

================================================================
== Vivado HLS Report for 'rint'
================================================================
* Date:           Mon Mar 12 22:43:21 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.32|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   44|    1|   44|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 88
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	88  / (tmp_1_demorgan)
	2  / (!tmp_1_demorgan & !tmp_5)
	45  / (!tmp_1_demorgan & tmp_5)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_15)
	88  / (tmp_15)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!tmp_28)
	88  / (tmp_28)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (tmp_43)
	88  / (!tmp_43)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	88  / true
45 --> 
	46  / (!tmp_1)
	88  / (tmp_1)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / (!tmp_20)
	88  / (tmp_20)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (!tmp_36)
	88  / (tmp_36)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / (tmp_51)
	88  / (!tmp_51)
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
* FSM state operations: 

 <State 1>: 4.19ns
ST_1: x_read (4)  [1/1] 0.00ns
:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

ST_1: p_Val2_s (5)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:309->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:1  %p_Val2_s = bitcast float %x_read to i32

ST_1: loc_V (6)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:2  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 (7)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:3  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i (8)  [1/1] 1.34ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:152->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:4  %tmp_i_i = icmp eq i8 %loc_V, -1

ST_1: tmp_i_i_17 (9)  [1/1] 1.36ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:152->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:5  %tmp_i_i_17 = icmp ne i23 %loc_V_1, 0

ST_1: tmp_1_demorgan (10)  [1/1] 0.71ns  loc: md.cpp:54
:6  %tmp_1_demorgan = and i1 %tmp_i_i, %tmp_i_i_17

ST_1: StgValue_96 (11)  [1/1] 1.07ns  loc: md.cpp:54
:7  br i1 %tmp_1_demorgan, label %._crit_edge, label %1

ST_1: notlhs (13)  [1/1] 1.34ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:0  %notlhs = icmp ne i8 %loc_V, -1

ST_1: notrhs (14)  [1/1] 1.36ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54
:1  %notrhs = icmp eq i23 %loc_V_1, 0

ST_1: tmp_3 (15)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:151->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303->md.cpp:54 (grouped into LUT with out node tmp_5)
:2  %tmp_3 = or i1 %notrhs, %notlhs

ST_1: tmp_4 (16)  [1/1] 3.48ns  loc: md.cpp:57
:3  %tmp_4 = fcmp ole float %x_read, 0.000000e+00

ST_1: tmp_5 (17)  [1/1] 0.71ns  loc: md.cpp:57 (out node of the LUT)
:4  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_1: StgValue_102 (18)  [1/1] 0.00ns  loc: md.cpp:57
:5  br i1 %tmp_5, label %2, label %7

ST_1: x_assign (20)  [7/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01

ST_1: tmp_1 (138)  [1/1] 3.48ns  loc: md.cpp:60
:0  %tmp_1 = fcmp oeq float %x_read, 0.000000e+00


 <State 2>: 4.09ns
ST_2: x_assign (20)  [6/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 3>: 4.09ns
ST_3: x_assign (20)  [5/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 4>: 4.09ns
ST_4: x_assign (20)  [4/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 5>: 4.09ns
ST_5: x_assign (20)  [3/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 6>: 4.09ns
ST_6: x_assign (20)  [2/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 7>: 4.09ns
ST_7: x_assign (20)  [1/7] 4.09ns  loc: md.cpp:114
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 8>: 3.48ns
ST_8: tmp_12 (27)  [1/1] 3.48ns  loc: md.cpp:115
:7  %tmp_12 = fcmp ole float %x_assign, 0.000000e+00


 <State 9>: 3.85ns
ST_9: x_assign_to_int (21)  [1/1] 0.00ns  loc: md.cpp:114
:1  %x_assign_to_int = bitcast float %x_assign to i32

ST_9: tmp_9 (22)  [1/1] 0.00ns  loc: md.cpp:114
:2  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_to_int, i32 23, i32 30)

ST_9: tmp_11 (23)  [1/1] 0.00ns  loc: md.cpp:114
:3  %tmp_11 = trunc i32 %x_assign_to_int to i23

ST_9: notlhs2 (24)  [1/1] 1.34ns  loc: md.cpp:114
:4  %notlhs2 = icmp ne i8 %tmp_9, -1

ST_9: notrhs2 (25)  [1/1] 1.36ns  loc: md.cpp:114
:5  %notrhs2 = icmp eq i23 %tmp_11, 0

ST_9: tmp_2 (26)  [1/1] 0.71ns  loc: md.cpp:114
:6  %tmp_2 = or i1 %notrhs2, %notlhs2

ST_9: tmp_15 (28)  [1/1] 0.71ns  loc: md.cpp:115
:8  %tmp_15 = and i1 %tmp_2, %tmp_12

ST_9: StgValue_119 (29)  [1/1] 1.07ns  loc: md.cpp:115
:9  br i1 %tmp_15, label %._crit_edge, label %8

ST_9: tmp_7 (32)  [1/1] 2.88ns  loc: md.cpp:117
:1  %tmp_7 = fpext float %x_read to double


 <State 10>: 3.71ns
ST_10: tmp_8 (33)  [8/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 11>: 3.71ns
ST_11: tmp_8 (33)  [7/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 12>: 3.71ns
ST_12: tmp_8 (33)  [6/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 13>: 3.71ns
ST_13: tmp_8 (33)  [5/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 14>: 3.71ns
ST_14: tmp_8 (33)  [4/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 15>: 3.71ns
ST_15: tmp_8 (33)  [3/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 16>: 3.71ns
ST_16: tmp_8 (33)  [2/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 17>: 3.71ns
ST_17: x_assign_8 (31)  [1/1] 2.88ns  loc: md.cpp:117
:0  %x_assign_8 = fpext float %x_assign to double

ST_17: tmp_8 (33)  [1/8] 3.71ns  loc: md.cpp:117
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00


 <State 18>: 3.52ns
ST_18: tmp_8_to_int (37)  [1/1] 0.00ns  loc: md.cpp:117
:6  %tmp_8_to_int = bitcast double %tmp_8 to i64

ST_18: tmp_22 (38)  [1/1] 0.00ns  loc: md.cpp:117
:7  %tmp_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_8_to_int, i32 52, i32 62)

ST_18: tmp_23 (39)  [1/1] 0.00ns  loc: md.cpp:117
:8  %tmp_23 = trunc i64 %tmp_8_to_int to i52

ST_18: notlhs5 (43)  [1/1] 1.31ns  loc: md.cpp:117
:12  %notlhs5 = icmp ne i11 %tmp_22, -1

ST_18: notrhs5 (44)  [1/1] 1.51ns  loc: md.cpp:117
:13  %notrhs5 = icmp eq i52 %tmp_23, 0

ST_18: tmp_27 (47)  [1/1] 3.52ns  loc: md.cpp:117
:16  %tmp_27 = fcmp oeq double %x_assign_8, %tmp_8


 <State 19>: 3.29ns
ST_19: p_Val2_3 (34)  [1/1] 0.00ns  loc: md.cpp:117
:3  %p_Val2_3 = bitcast double %x_assign_8 to i64

ST_19: loc_V_10 (35)  [1/1] 0.00ns  loc: md.cpp:117
:4  %loc_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 62)

ST_19: loc_V_11 (36)  [1/1] 0.00ns  loc: md.cpp:117
:5  %loc_V_11 = trunc i64 %p_Val2_3 to i52

ST_19: notlhs4 (40)  [1/1] 1.31ns  loc: md.cpp:117
:9  %notlhs4 = icmp ne i11 %loc_V_10, -1

ST_19: notrhs4 (41)  [1/1] 1.51ns  loc: md.cpp:117
:10  %notrhs4 = icmp eq i52 %loc_V_11, 0

ST_19: tmp_24 (42)  [1/1] 0.00ns  loc: md.cpp:117 (grouped into LUT with out node tmp_28)
:11  %tmp_24 = or i1 %notrhs4, %notlhs4

ST_19: tmp_25 (45)  [1/1] 0.00ns  loc: md.cpp:117 (grouped into LUT with out node tmp_28)
:14  %tmp_25 = or i1 %notrhs5, %notlhs5

ST_19: tmp_26 (46)  [1/1] 0.00ns  loc: md.cpp:117 (grouped into LUT with out node tmp_28)
:15  %tmp_26 = and i1 %tmp_24, %tmp_25

ST_19: tmp_28 (48)  [1/1] 0.71ns  loc: md.cpp:117 (out node of the LUT)
:17  %tmp_28 = and i1 %tmp_26, %tmp_27

ST_19: StgValue_145 (49)  [1/1] 1.07ns  loc: md.cpp:117
:18  br i1 %tmp_28, label %._crit_edge, label %9

ST_19: index_V (56)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:181->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:5  %index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 57) nounwind

ST_19: tmp_26_i (57)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:6  %tmp_26_i = zext i6 %index_V to i64

ST_19: mask_table3_addr (58)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:7  %mask_table3_addr = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_26_i

ST_19: mask_1 (59)  [2/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:8  %mask_1 = load i52* %mask_table3_addr, align 8


 <State 20>: 2.39ns
ST_20: mask_1 (59)  [1/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:8  %mask_1 = load i52* %mask_table3_addr, align 8


 <State 21>: 3.50ns
ST_21: p_Result_8 (51)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:0  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 63)

ST_21: tmp_i1 (52)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:1  %tmp_i1 = icmp ult i11 %loc_V_10, 1023

ST_21: tmp_i1_19 (53)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:2  %tmp_i1_19 = icmp ugt i11 %loc_V_10, -973

ST_21: tmp_25_i (54)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:3  %tmp_25_i = icmp eq i11 %loc_V_10, 0

ST_21: or_cond_i (55)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp2_i)
:4  %or_cond_i = and i1 %notrhs4, %tmp_25_i

ST_21: mask_i45_cast (60)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:9  %mask_i45_cast = zext i52 %mask_1 to i64

ST_21: p_Result_77 (61)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp2_i)
:10  %p_Result_77 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_8, i63 0) nounwind

ST_21: ret_i_i_i_i (62)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp2_i)
:11  %ret_i_i_i_i = bitcast i64 %p_Result_77 to double

ST_21: tmp_38 (63)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:12  %tmp_38 = trunc i64 %p_Val2_3 to i63

ST_21: p_Result_78 (64)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:13  %p_Result_78 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_38) nounwind

ST_21: p_Val2_7 (65)  [1/1] 2.08ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119
:14  %p_Val2_7 = add i64 %mask_i45_cast, %p_Result_78

ST_21: p_Result_79 (66)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:15  %p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 63)

ST_21: loc_V_12 (67)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:16  %loc_V_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_7, i32 52, i32 62) nounwind

ST_21: loc_V_13 (68)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:17  %loc_V_13 = trunc i64 %p_Val2_7 to i52

ST_21: xs_exp_V_12 (69)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:488->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:18  %xs_exp_V_12 = select i1 %p_Result_8, i11 %loc_V_10, i11 %loc_V_12

ST_21: xs_sign_V_15 (70)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:487->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:19  %xs_sign_V_15 = or i1 %p_Result_8, %p_Result_79

ST_21: xs_sig_V_1 (71)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:20  %xs_sig_V_1 = select i1 %p_Result_8, i52 %loc_V_11, i52 %loc_V_13

ST_21: tmp_28_i (72)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:189->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:21  %tmp_28_i = xor i52 %mask_1, -1

ST_21: xs_sig_V_16 (73)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:189->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:22  %xs_sig_V_16 = and i52 %xs_sig_V_1, %tmp_28_i

ST_21: p_Result_80 (74)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node ret_i_i_i)
:23  %p_Result_80 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_15, i11 %xs_exp_V_12, i52 %xs_sig_V_16) nounwind

ST_21: ret_i_i_i (75)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (out node of the LUT)
:24  %ret_i_i_i = bitcast i64 %p_Result_80 to double

ST_21: sel_tmp_i (76)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp2_i)
:25  %sel_tmp_i = or i1 %p_Result_8, %or_cond_i

ST_21: sel_tmp1_i (77)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp2_i)
:26  %sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i1

ST_21: sel_tmp2_i (78)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (out node of the LUT)
:27  %sel_tmp2_i = select i1 %sel_tmp1_i, double %ret_i_i_i_i, double 1.000000e+00

ST_21: sel_tmp5_demorgan_i (79)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node sel_tmp6_i1)
:28  %sel_tmp5_demorgan_i = or i1 %tmp_i1, %tmp_i1_19

ST_21: sel_tmp6_i1 (80)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (out node of the LUT)
:29  %sel_tmp6_i1 = select i1 %sel_tmp5_demorgan_i, double %sel_tmp2_i, double %ret_i_i_i


 <State 22>: 4.32ns
ST_22: sel_tmp7_i (81)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node p_i)
:30  %sel_tmp7_i = xor i1 %tmp_i1, true

ST_22: sel_tmp8_i1 (82)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (grouped into LUT with out node p_i)
:31  %sel_tmp8_i1 = and i1 %tmp_i1_19, %sel_tmp7_i

ST_22: p_i (83)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119 (out node of the LUT)
:32  %p_i = select i1 %sel_tmp8_i1, double %x_assign_8, double %sel_tmp6_i1

ST_22: r (84)  [1/1] 3.61ns  loc: md.cpp:119
:33  %r = fptrunc double %p_i to float


 <State 23>: 4.19ns
ST_23: r_to_int (85)  [1/1] 0.00ns  loc: md.cpp:119
:34  %r_to_int = bitcast float %r to i32

ST_23: tmp_37 (86)  [1/1] 0.00ns  loc: md.cpp:119
:35  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_to_int, i32 23, i32 30)

ST_23: tmp_41 (87)  [1/1] 0.00ns  loc: md.cpp:119
:36  %tmp_41 = trunc i32 %r_to_int to i23

ST_23: notlhs8 (88)  [1/1] 1.34ns  loc: md.cpp:119
:37  %notlhs8 = icmp ne i8 %tmp_37, -1

ST_23: notrhs8 (89)  [1/1] 1.36ns  loc: md.cpp:119
:38  %notrhs8 = icmp eq i23 %tmp_41, 0

ST_23: tmp_39 (90)  [1/1] 0.00ns  loc: md.cpp:119 (grouped into LUT with out node tmp_43)
:39  %tmp_39 = or i1 %notrhs8, %notlhs8

ST_23: tmp_40 (91)  [1/1] 0.00ns  loc: md.cpp:119 (grouped into LUT with out node tmp_43)
:40  %tmp_40 = and i1 %tmp_39, %tmp_2

ST_23: tmp_42 (92)  [1/1] 3.48ns  loc: md.cpp:120
:41  %tmp_42 = fcmp oeq float %r, %x_assign

ST_23: tmp_43 (93)  [1/1] 0.71ns  loc: md.cpp:120 (out node of the LUT)
:42  %tmp_43 = and i1 %tmp_40, %tmp_42


 <State 24>: 4.06ns
ST_24: StgValue_190 (94)  [1/1] 1.07ns  loc: md.cpp:120
:43  br i1 %tmp_43, label %10, label %._crit_edge

ST_24: x_assign_9 (96)  [8/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 25>: 4.06ns
ST_25: x_assign_9 (96)  [7/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 26>: 4.06ns
ST_26: x_assign_9 (96)  [6/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 27>: 4.06ns
ST_27: x_assign_9 (96)  [5/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 28>: 4.06ns
ST_28: x_assign_9 (96)  [4/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 29>: 4.06ns
ST_29: x_assign_9 (96)  [3/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 30>: 4.06ns
ST_30: x_assign_9 (96)  [2/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 31>: 4.06ns
ST_31: x_assign_9 (96)  [1/8] 4.06ns  loc: md.cpp:122
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01


 <State 32>: 2.39ns
ST_32: p_Val2_23 (97)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:1  %p_Val2_23 = bitcast double %x_assign_9 to i64

ST_32: p_Result_42 (98)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:2  %p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_23, i32 63)

ST_32: loc_V_14 (99)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:3  %loc_V_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 62) nounwind

ST_32: loc_V_15 (100)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:4  %loc_V_15 = trunc i64 %p_Val2_23 to i52

ST_32: index_V_2 (106)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:181->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:10  %index_V_2 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 57) nounwind

ST_32: tmp_26_i1 (107)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:11  %tmp_26_i1 = zext i6 %index_V_2 to i64

ST_32: mask_table3_addr_1 (108)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:12  %mask_table3_addr_1 = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_26_i1

ST_32: mask_2 (109)  [2/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:13  %mask_2 = load i52* %mask_table3_addr_1, align 8

ST_32: tmp_54 (113)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:17  %tmp_54 = trunc i64 %p_Val2_23 to i63


 <State 33>: 2.39ns
ST_33: mask_2 (109)  [1/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:13  %mask_2 = load i52* %mask_table3_addr_1, align 8


 <State 34>: 4.21ns
ST_34: tmp_i2 (101)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:5  %tmp_i2 = icmp ult i11 %loc_V_14, 1023

ST_34: tmp_i2_20 (102)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:6  %tmp_i2_20 = icmp ugt i11 %loc_V_14, -973

ST_34: tmp_24_i1 (103)  [1/1] 1.51ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:7  %tmp_24_i1 = icmp eq i52 %loc_V_15, 0

ST_34: tmp_25_i1 (104)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:8  %tmp_25_i1 = icmp eq i11 %loc_V_14, 0

ST_34: or_cond_i1 (105)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp2_i1)
:9  %or_cond_i1 = and i1 %tmp_24_i1, %tmp_25_i1

ST_34: mask_i65_cast (110)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:182->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:14  %mask_i65_cast = zext i52 %mask_2 to i64

ST_34: p_Result_81 (111)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp2_i1)
:15  %p_Result_81 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_42, i63 0) nounwind

ST_34: ret_i_i_i_i1 (112)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp2_i1)
:16  %ret_i_i_i_i1 = bitcast i64 %p_Result_81 to double

ST_34: p_Result_82 (114)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:18  %p_Result_82 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_54) nounwind

ST_34: p_Val2_27 (115)  [1/1] 2.08ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122
:19  %p_Val2_27 = add i64 %p_Result_82, %mask_i65_cast

ST_34: p_Result_83 (116)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:20  %p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_27, i32 63)

ST_34: loc_V_16 (117)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:21  %loc_V_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_27, i32 52, i32 62) nounwind

ST_34: loc_V_17 (118)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:22  %loc_V_17 = trunc i64 %p_Val2_27 to i52

ST_34: xs_exp_V (119)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:488->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:23  %xs_exp_V = select i1 %p_Result_42, i11 %loc_V_14, i11 %loc_V_16

ST_34: xs_sign_V (120)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:487->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:24  %xs_sign_V = or i1 %p_Result_42, %p_Result_83

ST_34: xs_sig_V_8 (121)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:25  %xs_sig_V_8 = select i1 %p_Result_42, i52 %loc_V_15, i52 %loc_V_17

ST_34: tmp_28_i1 (122)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:189->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:26  %tmp_28_i1 = xor i52 %mask_2, -1

ST_34: xs_sig_V (123)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:189->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:27  %xs_sig_V = and i52 %xs_sig_V_8, %tmp_28_i1

ST_34: p_Result_84 (124)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node ret_i_i_i1)
:28  %p_Result_84 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V) nounwind

ST_34: ret_i_i_i1 (125)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (out node of the LUT)
:29  %ret_i_i_i1 = bitcast i64 %p_Result_84 to double

ST_34: sel_tmp_i1 (126)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp2_i1)
:30  %sel_tmp_i1 = or i1 %p_Result_42, %or_cond_i1

ST_34: sel_tmp1_i1 (127)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp2_i1)
:31  %sel_tmp1_i1 = and i1 %sel_tmp_i1, %tmp_i2

ST_34: sel_tmp2_i1 (128)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (out node of the LUT)
:32  %sel_tmp2_i1 = select i1 %sel_tmp1_i1, double %ret_i_i_i_i1, double 1.000000e+00

ST_34: sel_tmp5_demorgan_i1 (129)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node sel_tmp6_i2)
:33  %sel_tmp5_demorgan_i1 = or i1 %tmp_i2, %tmp_i2_20

ST_34: sel_tmp6_i2 (130)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (out node of the LUT)
:34  %sel_tmp6_i2 = select i1 %sel_tmp5_demorgan_i1, double %sel_tmp2_i1, double %ret_i_i_i1

ST_34: sel_tmp7_i1 (131)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:169->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node p_i1)
:35  %sel_tmp7_i1 = xor i1 %tmp_i2, true

ST_34: sel_tmp8_i2 (132)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (grouped into LUT with out node p_i1)
:36  %sel_tmp8_i2 = and i1 %tmp_i2_20, %sel_tmp7_i1

ST_34: p_i1 (133)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:122 (out node of the LUT)
:37  %p_i1 = select i1 %sel_tmp8_i2, double %x_assign_9, double %sel_tmp6_i2


 <State 35>: 4.06ns
ST_35: tmp_10 (134)  [8/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 36>: 4.06ns
ST_36: tmp_10 (134)  [7/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 37>: 4.06ns
ST_37: tmp_10 (134)  [6/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 38>: 4.06ns
ST_38: tmp_10 (134)  [5/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 39>: 4.06ns
ST_39: tmp_10 (134)  [4/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 40>: 4.06ns
ST_40: tmp_10 (134)  [3/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 41>: 4.06ns
ST_41: tmp_10 (134)  [2/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 42>: 4.06ns
ST_42: tmp_10 (134)  [1/8] 4.06ns  loc: md.cpp:122
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00


 <State 43>: 3.61ns
ST_43: tmp_13 (135)  [1/1] 3.61ns  loc: md.cpp:122
:39  %tmp_13 = fptrunc double %tmp_10 to float


 <State 44>: 1.07ns
ST_44: StgValue_246 (136)  [1/1] 1.07ns  loc: md.cpp:122
:40  br label %._crit_edge


 <State 45>: 4.09ns
ST_45: StgValue_247 (139)  [1/1] 1.07ns  loc: md.cpp:60
:1  br i1 %tmp_1, label %._crit_edge, label %3

ST_45: x_assign_1 (141)  [7/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 46>: 4.09ns
ST_46: x_assign_1 (141)  [6/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 47>: 4.09ns
ST_47: x_assign_1 (141)  [5/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 48>: 4.09ns
ST_48: x_assign_1 (141)  [4/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 49>: 4.09ns
ST_49: x_assign_1 (141)  [3/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 50>: 4.09ns
ST_50: x_assign_1 (141)  [2/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 51>: 4.09ns
ST_51: x_assign_1 (141)  [1/7] 4.09ns  loc: md.cpp:71
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 52>: 3.48ns
ST_52: tmp_19 (148)  [1/1] 3.48ns  loc: md.cpp:77
:7  %tmp_19 = fcmp oge float %x_assign_1, 0.000000e+00


 <State 53>: 3.85ns
ST_53: x_assign_1_to_int (142)  [1/1] 0.00ns  loc: md.cpp:71
:1  %x_assign_1_to_int = bitcast float %x_assign_1 to i32

ST_53: tmp_16 (143)  [1/1] 0.00ns  loc: md.cpp:71
:2  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1_to_int, i32 23, i32 30)

ST_53: tmp_17 (144)  [1/1] 0.00ns  loc: md.cpp:71
:3  %tmp_17 = trunc i32 %x_assign_1_to_int to i23

ST_53: notlhs3 (145)  [1/1] 1.34ns  loc: md.cpp:71
:4  %notlhs3 = icmp ne i8 %tmp_16, -1

ST_53: notrhs3 (146)  [1/1] 1.36ns  loc: md.cpp:71
:5  %notrhs3 = icmp eq i23 %tmp_17, 0

ST_53: tmp_18 (147)  [1/1] 0.71ns  loc: md.cpp:71
:6  %tmp_18 = or i1 %notrhs3, %notlhs3

ST_53: tmp_20 (149)  [1/1] 0.71ns  loc: md.cpp:77
:8  %tmp_20 = and i1 %tmp_18, %tmp_19

ST_53: StgValue_263 (150)  [1/1] 1.07ns  loc: md.cpp:77
:9  br i1 %tmp_20, label %._crit_edge, label %4

ST_53: tmp_6 (153)  [1/1] 2.88ns  loc: md.cpp:85
:1  %tmp_6 = fpext float %x_read to double


 <State 54>: 3.71ns
ST_54: tmp_s (154)  [8/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 55>: 3.71ns
ST_55: tmp_s (154)  [7/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 56>: 3.71ns
ST_56: tmp_s (154)  [6/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 57>: 3.71ns
ST_57: tmp_s (154)  [5/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 58>: 3.71ns
ST_58: tmp_s (154)  [4/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 59>: 3.71ns
ST_59: tmp_s (154)  [3/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 60>: 3.71ns
ST_60: tmp_s (154)  [2/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 61>: 3.71ns
ST_61: x_assign_6 (152)  [1/1] 2.88ns  loc: md.cpp:85
:0  %x_assign_6 = fpext float %x_assign_1 to double

ST_61: tmp_s (154)  [1/8] 3.71ns  loc: md.cpp:85
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00


 <State 62>: 3.52ns
ST_62: tmp_10_to_int (158)  [1/1] 0.00ns  loc: md.cpp:85
:6  %tmp_10_to_int = bitcast double %tmp_s to i64

ST_62: tmp_30 (159)  [1/1] 0.00ns  loc: md.cpp:85
:7  %tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_10_to_int, i32 52, i32 62)

ST_62: tmp_31 (160)  [1/1] 0.00ns  loc: md.cpp:85
:8  %tmp_31 = trunc i64 %tmp_10_to_int to i52

ST_62: notlhs7 (164)  [1/1] 1.31ns  loc: md.cpp:85
:12  %notlhs7 = icmp ne i11 %tmp_30, -1

ST_62: notrhs7 (165)  [1/1] 1.51ns  loc: md.cpp:85
:13  %notrhs7 = icmp eq i52 %tmp_31, 0

ST_62: tmp_35 (168)  [1/1] 3.52ns  loc: md.cpp:85
:16  %tmp_35 = fcmp oeq double %x_assign_6, %tmp_s


 <State 63>: 3.29ns
ST_63: p_Val2_12 (155)  [1/1] 0.00ns  loc: md.cpp:85
:3  %p_Val2_12 = bitcast double %x_assign_6 to i64

ST_63: loc_V_2 (156)  [1/1] 0.00ns  loc: md.cpp:85
:4  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 62)

ST_63: loc_V_3 (157)  [1/1] 0.00ns  loc: md.cpp:85
:5  %loc_V_3 = trunc i64 %p_Val2_12 to i52

ST_63: notlhs6 (161)  [1/1] 1.31ns  loc: md.cpp:85
:9  %notlhs6 = icmp ne i11 %loc_V_2, -1

ST_63: notrhs6 (162)  [1/1] 1.51ns  loc: md.cpp:85
:10  %notrhs6 = icmp eq i52 %loc_V_3, 0

ST_63: tmp_32 (163)  [1/1] 0.00ns  loc: md.cpp:85 (grouped into LUT with out node tmp_36)
:11  %tmp_32 = or i1 %notrhs6, %notlhs6

ST_63: tmp_33 (166)  [1/1] 0.00ns  loc: md.cpp:85 (grouped into LUT with out node tmp_36)
:14  %tmp_33 = or i1 %notrhs7, %notlhs7

ST_63: tmp_34 (167)  [1/1] 0.00ns  loc: md.cpp:85 (grouped into LUT with out node tmp_36)
:15  %tmp_34 = and i1 %tmp_32, %tmp_33

ST_63: tmp_36 (169)  [1/1] 0.71ns  loc: md.cpp:85 (out node of the LUT)
:17  %tmp_36 = and i1 %tmp_34, %tmp_35

ST_63: StgValue_289 (170)  [1/1] 1.07ns  loc: md.cpp:85
:18  br i1 %tmp_36, label %._crit_edge, label %5

ST_63: index_V_1 (176)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:110->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:4  %index_V_1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 57) nounwind

ST_63: tmp_21_i (177)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:5  %tmp_21_i = zext i6 %index_V_1 to i64

ST_63: mask_table1_addr (178)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:6  %mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_21_i

ST_63: mask (179)  [2/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:7  %mask = load i52* %mask_table1_addr, align 8


 <State 64>: 2.39ns
ST_64: mask (179)  [1/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:7  %mask = load i52* %mask_table1_addr, align 8


 <State 65>: 2.79ns
ST_65: p_Result_25 (172)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:0  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 63)

ST_65: tmp_i4 (173)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:1  %tmp_i4 = icmp ult i11 %loc_V_2, 1023

ST_65: tmp_i (174)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:2  %tmp_i = icmp ugt i11 %loc_V_2, -973

ST_65: mask_i_cast (180)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:8  %mask_i_cast = zext i52 %mask to i64

ST_65: tmp_45 (181)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:9  %tmp_45 = trunc i64 %p_Val2_12 to i63

ST_65: p_Result_70 (182)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:10  %p_Result_70 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_45) nounwind

ST_65: p_Val2_17 (183)  [1/1] 2.08ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:11  %p_Val2_17 = add i64 %mask_i_cast, %p_Result_70

ST_65: p_Result_71 (184)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:12  %p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_17, i32 63)

ST_65: loc_V_4 (185)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:13  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_17, i32 52, i32 62) nounwind

ST_65: loc_V_5 (186)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:14  %loc_V_5 = trunc i64 %p_Val2_17 to i52

ST_65: xs_exp_V_10 (187)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:488->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:15  %xs_exp_V_10 = select i1 %p_Result_25, i11 %loc_V_4, i11 %loc_V_2

ST_65: xs_sign_V_13 (188)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:487->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:16  %xs_sign_V_13 = and i1 %p_Result_25, %p_Result_71

ST_65: xs_sig_V_4 (189)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:17  %xs_sig_V_4 = select i1 %p_Result_25, i52 %loc_V_5, i52 %loc_V_3

ST_65: tmp_23_i (190)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:118->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:18  %tmp_23_i = xor i52 %mask, -1

ST_65: xs_sig_V_14 (191)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:118->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node p_Result_72)
:19  %xs_sig_V_14 = and i52 %xs_sig_V_4, %tmp_23_i

ST_65: p_Result_72 (192)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (out node of the LUT)
:20  %p_Result_72 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_13, i11 %xs_exp_V_10, i52 %xs_sig_V_14) nounwind

ST_65: notlhs_i (199)  [1/1] 1.51ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:27  %notlhs_i = icmp ne i52 %loc_V_3, 0

ST_65: notrhs_i (200)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89
:28  %notrhs_i = icmp ne i11 %loc_V_2, 0


 <State 66>: 4.32ns
ST_66: p_Result_s (175)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:102->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node sel_tmp3_i)
:3  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_25, i63 0) nounwind

ST_66: sel_tmp2_demorgan_i (193)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node sel_tmp3_i)
:21  %sel_tmp2_demorgan_i = or i1 %tmp_i4, %tmp_i

ST_66: sel_tmp3_v_i (194)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node sel_tmp3_i)
:22  %sel_tmp3_v_i = select i1 %sel_tmp2_demorgan_i, i64 %p_Result_s, i64 %p_Result_72

ST_66: sel_tmp3_i (195)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (out node of the LUT)
:23  %sel_tmp3_i = bitcast i64 %sel_tmp3_v_i to double

ST_66: sel_tmp4_i (196)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node tmp_44)
:24  %sel_tmp4_i = xor i1 %tmp_i4, true

ST_66: sel_tmp5_i (197)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node tmp_44)
:25  %sel_tmp5_i = and i1 %tmp_i, %sel_tmp4_i

ST_66: sel_tmp6_i (198)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node tmp_44)
:26  %sel_tmp6_i = select i1 %sel_tmp5_i, double %x_assign_6, double %sel_tmp3_i

ST_66: tmp_44 (204)  [1/1] 3.61ns  loc: md.cpp:89 (out node of the LUT)
:32  %tmp_44 = fptrunc double %sel_tmp6_i to float


 <State 67>: 4.19ns
ST_67: sel_tmp8_i (201)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node r_1)
:29  %sel_tmp8_i = or i1 %notrhs_i, %notlhs_i

ST_67: tmp (202)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node r_1)
:30  %tmp = and i1 %p_Result_25, %sel_tmp8_i

ST_67: sel_tmp9_i (203)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89 (grouped into LUT with out node r_1)
:31  %sel_tmp9_i = and i1 %tmp, %tmp_i4

ST_67: r_1 (205)  [1/1] 0.71ns  loc: md.cpp:89 (out node of the LUT)
:33  %r_1 = select i1 %sel_tmp9_i, float -1.000000e+00, float %tmp_44

ST_67: tmp_50 (213)  [1/1] 3.48ns  loc: md.cpp:94
:41  %tmp_50 = fcmp oeq float %r_1, %x_assign_1


 <State 68>: 4.06ns
ST_68: r_1_to_int (206)  [1/1] 0.00ns  loc: md.cpp:89
:34  %r_1_to_int = bitcast float %r_1 to i32

ST_68: tmp_46 (207)  [1/1] 0.00ns  loc: md.cpp:89
:35  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_1_to_int, i32 23, i32 30)

ST_68: tmp_48 (208)  [1/1] 0.00ns  loc: md.cpp:89
:36  %tmp_48 = trunc i32 %r_1_to_int to i23

ST_68: notlhs1 (209)  [1/1] 1.34ns  loc: md.cpp:89
:37  %notlhs1 = icmp ne i8 %tmp_46, -1

ST_68: notrhs1 (210)  [1/1] 1.36ns  loc: md.cpp:89
:38  %notrhs1 = icmp eq i23 %tmp_48, 0

ST_68: tmp_47 (211)  [1/1] 0.00ns  loc: md.cpp:89 (grouped into LUT with out node tmp_51)
:39  %tmp_47 = or i1 %notrhs1, %notlhs1

ST_68: tmp_49 (212)  [1/1] 0.00ns  loc: md.cpp:89 (grouped into LUT with out node tmp_51)
:40  %tmp_49 = and i1 %tmp_47, %tmp_18

ST_68: tmp_51 (214)  [1/1] 0.71ns  loc: md.cpp:94 (out node of the LUT)
:42  %tmp_51 = and i1 %tmp_49, %tmp_50

ST_68: StgValue_334 (215)  [1/1] 1.07ns  loc: md.cpp:94
:43  br i1 %tmp_51, label %6, label %._crit_edge

ST_68: x_assign_7 (217)  [8/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 69>: 4.06ns
ST_69: x_assign_7 (217)  [7/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 70>: 4.06ns
ST_70: x_assign_7 (217)  [6/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 71>: 4.06ns
ST_71: x_assign_7 (217)  [5/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 72>: 4.06ns
ST_72: x_assign_7 (217)  [4/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 73>: 4.06ns
ST_73: x_assign_7 (217)  [3/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 74>: 4.06ns
ST_74: x_assign_7 (217)  [2/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 75>: 4.06ns
ST_75: x_assign_7 (217)  [1/8] 4.06ns  loc: md.cpp:105
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01


 <State 76>: 2.39ns
ST_76: p_Val2_32 (218)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:1  %p_Val2_32 = bitcast double %x_assign_7 to i64

ST_76: p_Result_59 (219)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:2  %p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_32, i32 63)

ST_76: loc_V_6 (220)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:3  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 62) nounwind

ST_76: loc_V_7 (221)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:4  %loc_V_7 = trunc i64 %p_Val2_32 to i52

ST_76: index_V_3 (225)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:110->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:8  %index_V_3 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 57) nounwind

ST_76: tmp_21_i1 (226)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:9  %tmp_21_i1 = zext i6 %index_V_3 to i64

ST_76: mask_table1_addr_1 (227)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:10  %mask_table1_addr_1 = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_21_i1

ST_76: mask_3 (228)  [2/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:11  %mask_3 = load i52* %mask_table1_addr_1, align 8

ST_76: tmp_60 (230)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:13  %tmp_60 = trunc i64 %p_Val2_32 to i63


 <State 77>: 2.39ns
ST_77: mask_3 (228)  [1/2] 2.39ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:11  %mask_3 = load i52* %mask_table1_addr_1, align 8


 <State 78>: 4.21ns
ST_78: tmp_i_18 (222)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:5  %tmp_i_18 = icmp ult i11 %loc_V_6, 1023

ST_78: tmp_i9 (223)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:6  %tmp_i9 = icmp ugt i11 %loc_V_6, -973

ST_78: p_Result_73 (224)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:102->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node sel_tmp3_i1)
:7  %p_Result_73 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_59, i63 0) nounwind

ST_78: mask_i14_cast (229)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:12  %mask_i14_cast = zext i52 %mask_3 to i64

ST_78: p_Result_74 (231)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:14  %p_Result_74 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_60) nounwind

ST_78: p_Val2_37 (232)  [1/1] 2.08ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:15  %p_Val2_37 = add i64 %p_Result_74, %mask_i14_cast

ST_78: p_Result_75 (233)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:16  %p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_37, i32 63)

ST_78: loc_V_8 (234)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:17  %loc_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_37, i32 52, i32 62) nounwind

ST_78: loc_V_9 (235)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:18  %loc_V_9 = trunc i64 %p_Val2_37 to i52

ST_78: xs_exp_V_11 (236)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:488->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:19  %xs_exp_V_11 = select i1 %p_Result_59, i11 %loc_V_8, i11 %loc_V_6

ST_78: xs_sign_V_14 (237)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:487->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:20  %xs_sign_V_14 = and i1 %p_Result_59, %p_Result_75

ST_78: xs_sig_V_12 (238)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:21  %xs_sig_V_12 = select i1 %p_Result_59, i52 %loc_V_9, i52 %loc_V_7

ST_78: tmp_23_i1 (239)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:118->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:22  %tmp_23_i1 = xor i52 %mask_3, -1

ST_78: xs_sig_V_15 (240)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:118->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node p_Result_76)
:23  %xs_sig_V_15 = and i52 %xs_sig_V_12, %tmp_23_i1

ST_78: p_Result_76 (241)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (out node of the LUT)
:24  %p_Result_76 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_14, i11 %xs_exp_V_11, i52 %xs_sig_V_15) nounwind

ST_78: sel_tmp2_demorgan_i1 (242)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node sel_tmp3_i1)
:25  %sel_tmp2_demorgan_i1 = or i1 %tmp_i_18, %tmp_i9

ST_78: sel_tmp3_v_i1 (243)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node sel_tmp3_i1)
:26  %sel_tmp3_v_i1 = select i1 %sel_tmp2_demorgan_i1, i64 %p_Result_73, i64 %p_Result_76

ST_78: sel_tmp3_i1 (244)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (out node of the LUT)
:27  %sel_tmp3_i1 = bitcast i64 %sel_tmp3_v_i1 to double

ST_78: sel_tmp4_i1 (245)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:98->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node sel_tmp6_i3)
:28  %sel_tmp4_i1 = xor i1 %tmp_i_18, true

ST_78: sel_tmp5_i1 (246)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node sel_tmp6_i3)
:29  %sel_tmp5_i1 = and i1 %tmp_i9, %sel_tmp4_i1

ST_78: sel_tmp6_i3 (247)  [1/1] 0.71ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (out node of the LUT)
:30  %sel_tmp6_i3 = select i1 %sel_tmp5_i1, double %x_assign_7, double %sel_tmp3_i1

ST_78: notlhs_i1 (248)  [1/1] 1.51ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:31  %notlhs_i1 = icmp ne i52 %loc_V_7, 0

ST_78: notrhs_i1 (249)  [1/1] 1.31ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105
:32  %notrhs_i1 = icmp ne i11 %loc_V_6, 0


 <State 79>: 4.06ns
ST_79: sel_tmp6_i32_op (253)  [8/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 80>: 4.06ns
ST_80: sel_tmp6_i32_op (253)  [7/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 81>: 4.06ns
ST_81: sel_tmp6_i32_op (253)  [6/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 82>: 4.06ns
ST_82: sel_tmp6_i32_op (253)  [5/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 83>: 4.06ns
ST_83: sel_tmp6_i32_op (253)  [4/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 84>: 4.06ns
ST_84: sel_tmp6_i32_op (253)  [3/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 85>: 4.06ns
ST_85: sel_tmp6_i32_op (253)  [2/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 86>: 4.06ns
ST_86: sel_tmp6_i32_op (253)  [1/8] 4.06ns  loc: md.cpp:105
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 87>: 3.61ns
ST_87: sel_tmp8_i3 (250)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node tmp_14)
:33  %sel_tmp8_i3 = or i1 %notrhs_i1, %notlhs_i1

ST_87: tmp1 (251)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node tmp_14)
:34  %tmp1 = and i1 %p_Result_59, %sel_tmp8_i3

ST_87: sel_tmp9_i1 (252)  [1/1] 0.00ns  loc: /wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:97->/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:105 (grouped into LUT with out node tmp_14)
:35  %sel_tmp9_i1 = and i1 %tmp1, %tmp_i_18

ST_87: tmp_52 (254)  [1/1] 0.00ns  loc: md.cpp:105 (grouped into LUT with out node tmp_14)
:37  %tmp_52 = fptrunc double %sel_tmp6_i32_op to float

ST_87: tmp_14 (255)  [1/1] 3.61ns  loc: md.cpp:105 (out node of the LUT)
:38  %tmp_14 = select i1 %sel_tmp9_i1, float -2.000000e+00, float %tmp_52


 <State 88>: 1.07ns
ST_88: StgValue_389 (256)  [1/1] 1.07ns  loc: md.cpp:105
:39  br label %._crit_edge

ST_88: p_0 (258)  [1/1] 0.00ns
._crit_edge:0  %p_0 = phi float [ %tmp_14, %6 ], [ %tmp_13, %10 ], [ %x_read, %0 ], [ %x_read, %2 ], [ -0.000000e+00, %3 ], [ %x_read, %4 ], [ %r_1, %5 ], [ 0.000000e+00, %7 ], [ %x_read, %8 ], [ %r, %9 ]

ST_88: StgValue_391 (259)  [1/1] 0.00ns  loc: md.cpp:124
._crit_edge:1  ret float %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_s             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_1              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_17           (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_demorgan       (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_96          (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
notlhs               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_102         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (fcmp          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_assign             (fadd          ) [ 00000000111111111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (fcmp          ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_to_int      (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs2              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs2              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (or            ) [ 00000000001111111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (and           ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119         (br            ) [ 01000000011111111111111111111111111111111111110000000100000000010000100000000000000000001]
tmp_7                (fpext         ) [ 00000000001111111100000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_8           (fpext         ) [ 00000000000000000011111111111111000000000000000000000000000000000000000000000000000000000]
tmp_8                (dadd          ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_to_int         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs5              (icmp          ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
notrhs5              (icmp          ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27               (dcmp          ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_3             (bitcast       ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
loc_V_10             (partselect    ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
loc_V_11             (trunc         ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
notlhs4              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs4              (icmp          ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (and           ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_145         (br            ) [ 01000000010000000001111111111111111111111111110000000100000000010000100000000000000000001]
index_V              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table3_addr     (getelementptr ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
mask_1               (load          ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
p_Result_8           (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1               (icmp          ) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1_19            (icmp          ) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_i             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i            (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i45_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_77          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_78          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_79          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_12             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_13             (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_12          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_15         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_1           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_i             (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_16          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_80          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i           (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_demorgan_i  (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i1          (select        ) [ 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i1          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                    (fptrunc       ) [ 01000000010000000001000111111111111111111111110000000100000000010000100000000000000000001]
r_to_int             (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs8              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs8              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42               (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (and           ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
StgValue_190         (br            ) [ 01000000010000000001000011111111111111111111110000000100000000010000100000000000000000001]
x_assign_9           (dmul          ) [ 00000000000000000000000000000000111000000000000000000000000000000000000000000000000000000]
p_Val2_23            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_42          (bitselect     ) [ 00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
loc_V_14             (partselect    ) [ 00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
loc_V_15             (trunc         ) [ 00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
index_V_2            (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i1            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table3_addr_1   (getelementptr ) [ 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
tmp_54               (trunc         ) [ 00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
mask_2               (load          ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
tmp_i2               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i2_20            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_i1            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_i1            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i1           (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i65_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_81          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i1         (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_82          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_27            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_83          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_16             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_17             (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V            (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_8           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_i1            (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V             (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_84          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i1           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i1           (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i1          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i1          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_demorgan_i1 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i2          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i1          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i2          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i1                 (select        ) [ 00000000000000000000000000000000000111111110000000000000000000000000000000000000000000000]
tmp_10               (dmul          ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_13               (fptrunc       ) [ 01000000010000000001000010000000000000000000110000000100000000010000100000000000000000001]
StgValue_246         (br            ) [ 01000000010000000001000010000000000000000000110000000100000000010000100000000000000000001]
StgValue_247         (br            ) [ 01000000010000000001000010000000000000000000111111111111111111111111111111111111111111111]
x_assign_1           (fadd          ) [ 00000000000000000000000000000000000000000000000000001111111111111111000000000000000000000]
tmp_19               (fcmp          ) [ 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
x_assign_1_to_int    (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs3              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs3              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (or            ) [ 00000000000000000000000000000000000000000000000000000011111111111111100000000000000000000]
tmp_20               (and           ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111111111111111]
StgValue_263         (br            ) [ 01000000010000000001000010000000000000000000110000000111111111111111111111111111111111111]
tmp_6                (fpext         ) [ 00000000000000000000000000000000000000000000000000000011111111000000000000000000000000000]
x_assign_6           (fpext         ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111110000000000000]
tmp_s                (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_10_to_int        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs7              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
notrhs7              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
tmp_35               (dcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
p_Val2_12            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
loc_V_2              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
loc_V_3              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
notlhs6              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs6              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
StgValue_289         (br            ) [ 01000000010000000001000010000000000000000000110000000100000000011111111111111111111111111]
index_V_1            (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_i             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table1_addr     (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
mask                 (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
p_Result_25          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
tmp_i4               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
tmp_i                (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
mask_i_cast          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_70          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_17            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_71          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_4              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_5              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_10          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_13         (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_4           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i             (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_14          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_72          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
notlhs_i             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
notrhs_i             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
p_Result_s           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan_i  (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_v_i         (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_i           (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (fptrunc       ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
sel_tmp8_i           (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp9_i           (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_1                  (select        ) [ 01000000010000000001000010000000000000000000110000000100000000010000111111111111111111111]
tmp_50               (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
r_1_to_int           (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs1              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs1              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51               (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
StgValue_334         (br            ) [ 01000000010000000001000010000000000000000000110000000100000000010000111111111111111111111]
x_assign_7           (dmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001110000000000]
p_Val2_32            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_59          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
loc_V_6              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000110000000000]
loc_V_7              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000110000000000]
index_V_3            (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_i1            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table1_addr_1   (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
tmp_60               (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000110000000000]
mask_3               (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
tmp_i_18             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111111110]
tmp_i9               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_73          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i14_cast        (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_74          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_37            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_75          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_8              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_9              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_11          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_14         (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_12          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i1            (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_15          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_76          (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan_i1 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_v_i1        (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i1          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i1          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_i1          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i3          (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111111100]
notlhs_i1            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111111110]
notrhs_i1            (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111111110]
sel_tmp6_i32_op      (dmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
sel_tmp8_i3          (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp9_i1          (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52               (fptrunc       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (select        ) [ 01000000010000000001000010000000000000000000110000000100000000010000100000000000000000001]
StgValue_389         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0                  (phi           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_391         (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mask_table3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="35"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="x_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mask_table3_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="52" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table3_addr/19 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_1/19 mask_2/32 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mask_table3_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="52" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table3_addr_1/32 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mask_table1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="52" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/63 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/63 mask_3/76 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mask_table1_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="52" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr_1/76 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="35"/>
<pin id="124" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="2"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="4" bw="32" slack="44"/>
<pin id="133" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="32" slack="44"/>
<pin id="135" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="8" bw="32" slack="35"/>
<pin id="137" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="10" bw="32" slack="44"/>
<pin id="139" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="12" bw="32" slack="21"/>
<pin id="141" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="14" bw="32" slack="36"/>
<pin id="143" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="16" bw="32" slack="44"/>
<pin id="145" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="18" bw="32" slack="23"/>
<pin id="147" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="20" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/88 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/1 x_assign_1/45 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="r/22 tmp_13/43 tmp_44/66 tmp_52/87 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="8"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_7/9 x_assign_8/17 tmp_6/53 x_assign_6/61 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/1 tmp_12/8 tmp_42/23 tmp_19/52 tmp_50/67 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_8/10 tmp_s/54 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign_9/24 tmp_10/35 x_assign_7/68 sel_tmp6_i32_op/79 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_27/18 tmp_35/62 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 x_assign_8 tmp_6 x_assign_6 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_s "/>
</bind>
</comp>

<comp id="211" class="1005" name="reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="52" slack="1"/>
<pin id="213" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="mask_1 mask_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r tmp_44 "/>
</bind>
</comp>

<comp id="221" class="1005" name="reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_9 tmp_10 x_assign_7 sel_tmp6_i32_op "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="52" slack="1"/>
<pin id="228" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="mask mask_3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="loc_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="loc_V_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_i_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_i_i_17_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="23" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_17/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_demorgan_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="44"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_demorgan/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="notlhs_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="notrhs_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="23" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="44"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_assign_to_int_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_assign_to_int/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_11_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="notlhs2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="notrhs2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="23" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_15_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="1"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_8_to_int_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_8_to_int/18 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_22_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/18 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_23_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="notlhs5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/18 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notrhs5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="52" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/18 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Val2_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/19 "/>
</bind>
</comp>

<comp id="365" class="1004" name="loc_V_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_10/19 "/>
</bind>
</comp>

<comp id="375" class="1004" name="loc_V_11_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_11/19 "/>
</bind>
</comp>

<comp id="379" class="1004" name="notlhs4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/19 "/>
</bind>
</comp>

<comp id="385" class="1004" name="notrhs4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="52" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/19 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/19 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="1"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/19 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/19 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_28_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="1"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="index_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/19 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_26_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_i/19 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="2"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/21 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_i1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="2"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/21 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_i1_19_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="2"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1_19/21 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_25_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="2"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/21 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_cond_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="2"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/21 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mask_i45_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="52" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i45_cast/21 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Result_77_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_77/21 "/>
</bind>
</comp>

<comp id="466" class="1004" name="ret_i_i_i_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i/21 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_38_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="2"/>
<pin id="472" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/21 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_78_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="63" slack="0"/>
<pin id="477" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_78/21 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Val2_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="52" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/21 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_79_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_79/21 "/>
</bind>
</comp>

<comp id="495" class="1004" name="loc_V_12_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="0" index="3" bw="7" slack="0"/>
<pin id="500" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_12/21 "/>
</bind>
</comp>

<comp id="505" class="1004" name="loc_V_13_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_13/21 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xs_exp_V_12_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="11" slack="2"/>
<pin id="512" dir="0" index="2" bw="11" slack="0"/>
<pin id="513" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_12/21 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xs_sign_V_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="xs_sign_V_15/21 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xs_sig_V_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="52" slack="2"/>
<pin id="525" dir="0" index="2" bw="52" slack="0"/>
<pin id="526" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_1/21 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_28_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="52" slack="1"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28_i/21 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xs_sig_V_16_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="52" slack="0"/>
<pin id="537" dir="0" index="1" bw="52" slack="0"/>
<pin id="538" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_16/21 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Result_80_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="11" slack="0"/>
<pin id="545" dir="0" index="3" bw="52" slack="0"/>
<pin id="546" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_80/21 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ret_i_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i/21 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sel_tmp_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp_i/21 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sel_tmp1_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/21 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sel_tmp2_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="0" index="2" bw="64" slack="0"/>
<pin id="571" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i/21 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sel_tmp5_demorgan_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan_i/21 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp6_i1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="0" index="2" bw="64" slack="0"/>
<pin id="585" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i1/21 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sel_tmp7_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/22 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sel_tmp8_i1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i1/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="5"/>
<pin id="602" dir="0" index="2" bw="64" slack="1"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/22 "/>
</bind>
</comp>

<comp id="607" class="1004" name="r_to_int_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="r_to_int/23 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_37_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/23 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_41_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/23 "/>
</bind>
</comp>

<comp id="625" class="1004" name="notlhs8_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/23 "/>
</bind>
</comp>

<comp id="631" class="1004" name="notrhs8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/23 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_39_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/23 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_40_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="14"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_40/23 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_43_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_43/23 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_Val2_23_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="1"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_23/32 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Result_42_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_42/32 "/>
</bind>
</comp>

<comp id="666" class="1004" name="loc_V_14_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="0" index="3" bw="7" slack="0"/>
<pin id="671" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_14/32 "/>
</bind>
</comp>

<comp id="676" class="1004" name="loc_V_15_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="0"/>
<pin id="678" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_15/32 "/>
</bind>
</comp>

<comp id="680" class="1004" name="index_V_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="0" index="3" bw="7" slack="0"/>
<pin id="685" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_2/32 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_26_i1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_i1/32 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_54_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/32 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_i2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="2"/>
<pin id="701" dir="0" index="1" bw="11" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/34 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_i2_20_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="2"/>
<pin id="706" dir="0" index="1" bw="11" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2_20/34 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_24_i1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="52" slack="2"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i1/34 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_25_i1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="2"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i1/34 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_cond_i1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1/34 "/>
</bind>
</comp>

<comp id="725" class="1004" name="mask_i65_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="52" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i65_cast/34 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Result_81_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="2"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_81/34 "/>
</bind>
</comp>

<comp id="736" class="1004" name="ret_i_i_i_i1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i1/34 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Result_82_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="0" index="2" bw="63" slack="2"/>
<pin id="744" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_82/34 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Val2_27_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="0"/>
<pin id="749" dir="0" index="1" bw="52" slack="0"/>
<pin id="750" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/34 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Result_83_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="64" slack="0"/>
<pin id="756" dir="0" index="2" bw="7" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_83/34 "/>
</bind>
</comp>

<comp id="761" class="1004" name="loc_V_16_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="0" index="1" bw="64" slack="0"/>
<pin id="764" dir="0" index="2" bw="7" slack="0"/>
<pin id="765" dir="0" index="3" bw="7" slack="0"/>
<pin id="766" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_16/34 "/>
</bind>
</comp>

<comp id="771" class="1004" name="loc_V_17_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_17/34 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xs_exp_V_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="0" index="1" bw="11" slack="2"/>
<pin id="778" dir="0" index="2" bw="11" slack="0"/>
<pin id="779" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V/34 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xs_sign_V_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="2"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="xs_sign_V/34 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xs_sig_V_8_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="2"/>
<pin id="788" dir="0" index="1" bw="52" slack="2"/>
<pin id="789" dir="0" index="2" bw="52" slack="0"/>
<pin id="790" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_8/34 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_28_i1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="52" slack="1"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_28_i1/34 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xs_sig_V_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="52" slack="0"/>
<pin id="800" dir="0" index="1" bw="52" slack="0"/>
<pin id="801" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/34 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_Result_84_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="0" index="2" bw="11" slack="0"/>
<pin id="808" dir="0" index="3" bw="52" slack="0"/>
<pin id="809" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_84/34 "/>
</bind>
</comp>

<comp id="814" class="1004" name="ret_i_i_i1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i1/34 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sel_tmp_i1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="2"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp_i1/34 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sel_tmp1_i1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i1/34 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sel_tmp2_i1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="64" slack="0"/>
<pin id="832" dir="0" index="2" bw="64" slack="0"/>
<pin id="833" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i1/34 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sel_tmp5_demorgan_i1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan_i1/34 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sel_tmp6_i2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="0"/>
<pin id="846" dir="0" index="2" bw="64" slack="0"/>
<pin id="847" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i2/34 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sel_tmp7_i1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i1/34 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sel_tmp8_i2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i2/34 "/>
</bind>
</comp>

<comp id="863" class="1004" name="p_i1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="64" slack="3"/>
<pin id="866" dir="0" index="2" bw="64" slack="0"/>
<pin id="867" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i1/34 "/>
</bind>
</comp>

<comp id="871" class="1004" name="x_assign_1_to_int_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="2"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_assign_1_to_int/53 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_16_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="6" slack="0"/>
<pin id="879" dir="0" index="3" bw="6" slack="0"/>
<pin id="880" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/53 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_17_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/53 "/>
</bind>
</comp>

<comp id="889" class="1004" name="notlhs3_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/53 "/>
</bind>
</comp>

<comp id="895" class="1004" name="notrhs3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="23" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/53 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_18_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/53 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_20_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="1"/>
<pin id="910" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/53 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_10_to_int_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="1"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_10_to_int/62 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_30_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="0"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="0" index="2" bw="7" slack="0"/>
<pin id="920" dir="0" index="3" bw="7" slack="0"/>
<pin id="921" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/62 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_31_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/62 "/>
</bind>
</comp>

<comp id="930" class="1004" name="notlhs7_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/62 "/>
</bind>
</comp>

<comp id="936" class="1004" name="notrhs7_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="52" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/62 "/>
</bind>
</comp>

<comp id="942" class="1004" name="p_Val2_12_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="2"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_12/63 "/>
</bind>
</comp>

<comp id="946" class="1004" name="loc_V_2_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="0" index="2" bw="7" slack="0"/>
<pin id="950" dir="0" index="3" bw="7" slack="0"/>
<pin id="951" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/63 "/>
</bind>
</comp>

<comp id="956" class="1004" name="loc_V_3_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="0"/>
<pin id="958" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/63 "/>
</bind>
</comp>

<comp id="960" class="1004" name="notlhs6_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="11" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/63 "/>
</bind>
</comp>

<comp id="966" class="1004" name="notrhs6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="52" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/63 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_32_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/63 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_33_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="0" index="1" bw="1" slack="1"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/63 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_34_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_34/63 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_36_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="1"/>
<pin id="991" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/63 "/>
</bind>
</comp>

<comp id="993" class="1004" name="index_V_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="0" index="1" bw="64" slack="0"/>
<pin id="996" dir="0" index="2" bw="7" slack="0"/>
<pin id="997" dir="0" index="3" bw="7" slack="0"/>
<pin id="998" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_1/63 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_21_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i/63 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_Result_25_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="64" slack="2"/>
<pin id="1011" dir="0" index="2" bw="7" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/65 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_i4_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="2"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4/65 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="2"/>
<pin id="1022" dir="0" index="1" bw="11" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/65 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="mask_i_cast_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="52" slack="1"/>
<pin id="1027" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i_cast/65 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_45_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="2"/>
<pin id="1031" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/65 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="p_Result_70_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="0" index="2" bw="63" slack="0"/>
<pin id="1036" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_70/65 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="p_Val2_17_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="52" slack="0"/>
<pin id="1042" dir="0" index="1" bw="64" slack="0"/>
<pin id="1043" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/65 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="p_Result_71_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="64" slack="0"/>
<pin id="1049" dir="0" index="2" bw="7" slack="0"/>
<pin id="1050" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_71/65 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="loc_V_4_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="0" index="2" bw="7" slack="0"/>
<pin id="1058" dir="0" index="3" bw="7" slack="0"/>
<pin id="1059" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_4/65 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="loc_V_5_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="64" slack="0"/>
<pin id="1066" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_5/65 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xs_exp_V_10_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="11" slack="0"/>
<pin id="1071" dir="0" index="2" bw="11" slack="2"/>
<pin id="1072" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_10/65 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="xs_sign_V_13_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_V_13/65 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="xs_sig_V_4_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="52" slack="0"/>
<pin id="1084" dir="0" index="2" bw="52" slack="2"/>
<pin id="1085" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_4/65 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_23_i_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="52" slack="1"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_i/65 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="xs_sig_V_14_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="52" slack="0"/>
<pin id="1096" dir="0" index="1" bw="52" slack="0"/>
<pin id="1097" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_14/65 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_Result_72_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="64" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="0" index="2" bw="11" slack="0"/>
<pin id="1104" dir="0" index="3" bw="52" slack="0"/>
<pin id="1105" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_72/65 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="notlhs_i_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="52" slack="2"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i/65 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="notrhs_i_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="2"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/65 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_Result_s_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="1"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/66 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sel_tmp2_demorgan_i_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i/66 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sel_tmp3_v_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="64" slack="0"/>
<pin id="1134" dir="0" index="2" bw="64" slack="1"/>
<pin id="1135" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_v_i/66 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="sel_tmp3_i_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="64" slack="0"/>
<pin id="1140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp3_i/66 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sel_tmp4_i_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i/66 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sel_tmp5_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i/66 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sel_tmp6_i_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="64" slack="5"/>
<pin id="1155" dir="0" index="2" bw="64" slack="0"/>
<pin id="1156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i/66 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sel_tmp8_i_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="2"/>
<pin id="1163" dir="0" index="1" bw="1" slack="2"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_i/67 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="2"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/67 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sel_tmp9_i_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="2"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i/67 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="r_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="32" slack="0"/>
<pin id="1178" dir="0" index="2" bw="32" slack="1"/>
<pin id="1179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_1/67 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="r_1_to_int_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="r_1_to_int/68 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="tmp_46_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="0"/>
<pin id="1189" dir="0" index="1" bw="32" slack="0"/>
<pin id="1190" dir="0" index="2" bw="6" slack="0"/>
<pin id="1191" dir="0" index="3" bw="6" slack="0"/>
<pin id="1192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/68 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_48_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/68 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="notlhs1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/68 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="notrhs1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="23" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/68 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_47_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/68 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_49_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="15"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/68 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_51_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="1"/>
<pin id="1227" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_51/68 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="p_Val2_32_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="1"/>
<pin id="1231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_32/76 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="p_Result_59_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="64" slack="0"/>
<pin id="1236" dir="0" index="2" bw="7" slack="0"/>
<pin id="1237" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_59/76 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="loc_V_6_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="11" slack="0"/>
<pin id="1243" dir="0" index="1" bw="64" slack="0"/>
<pin id="1244" dir="0" index="2" bw="7" slack="0"/>
<pin id="1245" dir="0" index="3" bw="7" slack="0"/>
<pin id="1246" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_6/76 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="loc_V_7_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_7/76 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="index_V_3_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="6" slack="0"/>
<pin id="1257" dir="0" index="1" bw="64" slack="0"/>
<pin id="1258" dir="0" index="2" bw="7" slack="0"/>
<pin id="1259" dir="0" index="3" bw="7" slack="0"/>
<pin id="1260" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_3/76 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_21_i1_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="6" slack="0"/>
<pin id="1267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i1/76 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="tmp_60_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="64" slack="0"/>
<pin id="1272" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/76 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_i_18_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="11" slack="2"/>
<pin id="1276" dir="0" index="1" bw="11" slack="0"/>
<pin id="1277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_18/78 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_i9_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="11" slack="2"/>
<pin id="1281" dir="0" index="1" bw="11" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/78 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="p_Result_73_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="64" slack="0"/>
<pin id="1286" dir="0" index="1" bw="1" slack="2"/>
<pin id="1287" dir="0" index="2" bw="1" slack="0"/>
<pin id="1288" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_73/78 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="mask_i14_cast_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="52" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i14_cast/78 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="p_Result_74_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="64" slack="0"/>
<pin id="1297" dir="0" index="1" bw="1" slack="0"/>
<pin id="1298" dir="0" index="2" bw="63" slack="2"/>
<pin id="1299" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_74/78 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="p_Val2_37_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="0"/>
<pin id="1304" dir="0" index="1" bw="52" slack="0"/>
<pin id="1305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/78 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="p_Result_75_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="64" slack="0"/>
<pin id="1311" dir="0" index="2" bw="7" slack="0"/>
<pin id="1312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_75/78 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="loc_V_8_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="0"/>
<pin id="1318" dir="0" index="1" bw="64" slack="0"/>
<pin id="1319" dir="0" index="2" bw="7" slack="0"/>
<pin id="1320" dir="0" index="3" bw="7" slack="0"/>
<pin id="1321" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_8/78 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="loc_V_9_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="0"/>
<pin id="1328" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_9/78 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="xs_exp_V_11_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="2"/>
<pin id="1332" dir="0" index="1" bw="11" slack="0"/>
<pin id="1333" dir="0" index="2" bw="11" slack="2"/>
<pin id="1334" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_11/78 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="xs_sign_V_14_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="2"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_V_14/78 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="xs_sig_V_12_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="2"/>
<pin id="1343" dir="0" index="1" bw="52" slack="0"/>
<pin id="1344" dir="0" index="2" bw="52" slack="2"/>
<pin id="1345" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_12/78 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_23_i1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="52" slack="1"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_i1/78 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="xs_sig_V_15_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="52" slack="0"/>
<pin id="1355" dir="0" index="1" bw="52" slack="0"/>
<pin id="1356" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_15/78 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="p_Result_76_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="64" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1362" dir="0" index="2" bw="11" slack="0"/>
<pin id="1363" dir="0" index="3" bw="52" slack="0"/>
<pin id="1364" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_76/78 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sel_tmp2_demorgan_i1_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i1/78 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sel_tmp3_v_i1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="64" slack="0"/>
<pin id="1378" dir="0" index="2" bw="64" slack="0"/>
<pin id="1379" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_v_i1/78 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="sel_tmp3_i1_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="0"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp3_i1/78 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="sel_tmp4_i1_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="0" index="1" bw="1" slack="0"/>
<pin id="1390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i1/78 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="sel_tmp5_i1_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="0" index="1" bw="1" slack="0"/>
<pin id="1396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i1/78 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="sel_tmp6_i3_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="0"/>
<pin id="1401" dir="0" index="1" bw="64" slack="3"/>
<pin id="1402" dir="0" index="2" bw="64" slack="0"/>
<pin id="1403" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i3/78 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="notlhs_i1_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="52" slack="2"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i1/78 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="notrhs_i1_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="11" slack="2"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i1/78 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="sel_tmp8_i3_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="9"/>
<pin id="1419" dir="0" index="1" bw="1" slack="9"/>
<pin id="1420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_i3/87 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp1_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="11"/>
<pin id="1423" dir="0" index="1" bw="1" slack="0"/>
<pin id="1424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/87 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="sel_tmp9_i1_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="9"/>
<pin id="1429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i1/87 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_14_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="32" slack="0"/>
<pin id="1434" dir="0" index="2" bw="32" slack="0"/>
<pin id="1435" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/87 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="x_read_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_1_demorgan_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="44"/>
<pin id="1451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_demorgan "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_5_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="44"/>
<pin id="1455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_1_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="1"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="tmp_12_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="1"/>
<pin id="1463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_2_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="14"/>
<pin id="1468" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="notlhs5_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs5 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="notrhs5_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs5 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_27_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_3_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="64" slack="2"/>
<pin id="1491" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="loc_V_10_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="11" slack="2"/>
<pin id="1497" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_10 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="loc_V_11_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="52" slack="2"/>
<pin id="1505" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_11 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="notrhs4_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="2"/>
<pin id="1510" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs4 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="mask_table3_addr_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="6" slack="1"/>
<pin id="1518" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table3_addr "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_i1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_i1_19_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_19 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="sel_tmp6_i1_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="64" slack="1"/>
<pin id="1533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i1 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_43_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="1"/>
<pin id="1538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="p_Result_42_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="2"/>
<pin id="1542" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_42 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="loc_V_14_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="11" slack="2"/>
<pin id="1551" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_14 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="loc_V_15_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="52" slack="2"/>
<pin id="1559" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_15 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="mask_table3_addr_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="6" slack="1"/>
<pin id="1565" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table3_addr_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_54_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="63" slack="2"/>
<pin id="1570" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="p_i1_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="64" slack="1"/>
<pin id="1575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i1 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_13_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="2"/>
<pin id="1580" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_19_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="1"/>
<pin id="1585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_18_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="15"/>
<pin id="1590" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_20_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="35"/>
<pin id="1595" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="notlhs7_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="1"/>
<pin id="1599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs7 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="notrhs7_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs7 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="tmp_35_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="p_Val2_12_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="64" slack="2"/>
<pin id="1614" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="loc_V_2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="11" slack="2"/>
<pin id="1620" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="loc_V_3_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="52" slack="2"/>
<pin id="1628" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="tmp_36_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="25"/>
<pin id="1634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="mask_table1_addr_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="6" slack="1"/>
<pin id="1638" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="1641" class="1005" name="p_Result_25_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_25 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_i4_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="1"/>
<pin id="1649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i4 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="tmp_i_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="1"/>
<pin id="1656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1660" class="1005" name="p_Result_72_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="64" slack="1"/>
<pin id="1662" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_72 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="notlhs_i_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="2"/>
<pin id="1667" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs_i "/>
</bind>
</comp>

<comp id="1670" class="1005" name="notrhs_i_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="2"/>
<pin id="1672" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs_i "/>
</bind>
</comp>

<comp id="1675" class="1005" name="r_1_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_50_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="1"/>
<pin id="1683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="tmp_51_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="1" slack="20"/>
<pin id="1688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="p_Result_59_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="2"/>
<pin id="1692" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_59 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="loc_V_6_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="11" slack="2"/>
<pin id="1701" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_6 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="loc_V_7_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="52" slack="2"/>
<pin id="1709" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_7 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="mask_table1_addr_1_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="6" slack="1"/>
<pin id="1715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr_1 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="tmp_60_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="63" slack="2"/>
<pin id="1720" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="tmp_i_18_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="9"/>
<pin id="1725" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_i_18 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="sel_tmp6_i3_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="64" slack="1"/>
<pin id="1730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i3 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="notlhs_i1_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="1" slack="9"/>
<pin id="1735" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="notlhs_i1 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="notrhs_i1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="9"/>
<pin id="1740" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="notrhs_i1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="tmp_14_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="1"/>
<pin id="1745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="122" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="150"><net_src comp="122" pin="1"/><net_sink comp="127" pin=14"/></net>

<net id="155"><net_src comp="76" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="76" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="151" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="202"><net_src comp="161" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="209"><net_src comp="176" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="214"><net_src comp="89" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="158" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="127" pin=18"/></net>

<net id="224"><net_src comp="182" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="229"><net_src comp="109" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="76" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="234" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="234" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="244" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="164" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="192" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="290" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="294" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="304" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="206" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="331" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="335" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="345" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="199" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="365" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="375" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="379" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="405"><net_src comp="391" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="361" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="432"><net_src comp="40" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="211" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="427" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="454" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="501"><net_src comp="24" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="481" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="28" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="508"><net_src comp="481" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="427" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="495" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="427" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="487" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="427" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="505" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="211" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="522" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="516" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="509" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="535" pin="2"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="427" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="449" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="434" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="466" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="434" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="439" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="567" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="551" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="62" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="199" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="599" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="610"><net_src comp="215" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="8" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="10" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="12" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="607" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="611" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="14" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="621" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="16" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="625" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="164" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="221" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="40" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="42" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="672"><net_src comp="24" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="654" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="26" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="28" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="679"><net_src comp="654" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="34" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="654" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="26" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="680" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="698"><net_src comp="654" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="44" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="46" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="32" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="48" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="709" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="211" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="50" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="52" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="739"><net_src comp="729" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="54" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="725" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="40" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="42" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="767"><net_src comp="24" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="747" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="26" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="28" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="747" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="761" pin="4"/><net_sink comp="775" pin=2"/></net>

<net id="785"><net_src comp="753" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="771" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="796"><net_src comp="211" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="786" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="58" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="781" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="775" pin="3"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="798" pin="2"/><net_sink comp="804" pin=3"/></net>

<net id="817"><net_src comp="804" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="719" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="699" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="736" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="60" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="699" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="704" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="829" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="814" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="699" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="62" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="704" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="851" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="221" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="843" pin="3"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="192" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="8" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="10" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="12" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="888"><net_src comp="871" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="875" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="14" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="885" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="16" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="889" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="206" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="24" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="26" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="28" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="929"><net_src comp="912" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="916" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="30" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="926" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="32" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="199" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="952"><net_src comp="24" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="26" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="955"><net_src comp="28" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="959"><net_src comp="942" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="946" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="30" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="956" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="32" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="960" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="986"><net_src comp="972" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="982" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="999"><net_src comp="34" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="942" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="36" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1006"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1013"><net_src comp="40" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="42" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="44" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="46" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="226" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1037"><net_src comp="50" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="62" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=2"/></net>

<net id="1044"><net_src comp="1025" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1032" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1051"><net_src comp="40" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="42" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1060"><net_src comp="24" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1040" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="26" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="28" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1067"><net_src comp="1040" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1073"><net_src comp="1008" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1054" pin="4"/><net_sink comp="1068" pin=1"/></net>

<net id="1079"><net_src comp="1008" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1046" pin="3"/><net_sink comp="1075" pin=1"/></net>

<net id="1086"><net_src comp="1008" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1064" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1092"><net_src comp="226" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="56" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1081" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1106"><net_src comp="58" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="1075" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1108"><net_src comp="1068" pin="3"/><net_sink comp="1100" pin=2"/></net>

<net id="1109"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=3"/></net>

<net id="1114"><net_src comp="32" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="48" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="50" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="52" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1136"><net_src comp="1127" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="1120" pin="3"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1146"><net_src comp="62" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1142" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="199" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1138" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="1160"><net_src comp="1152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="1169"><net_src comp="1161" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1174"><net_src comp="1165" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1180"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="70" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="215" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="1193"><net_src comp="8" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="1184" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1195"><net_src comp="10" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1196"><net_src comp="12" pin="0"/><net_sink comp="1187" pin=3"/></net>

<net id="1200"><net_src comp="1184" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="1187" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="14" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1197" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="16" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1201" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1228"><net_src comp="1219" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1232"><net_src comp="221" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="40" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1229" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="42" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1247"><net_src comp="24" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="1229" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1249"><net_src comp="26" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1250"><net_src comp="28" pin="0"/><net_sink comp="1241" pin=3"/></net>

<net id="1254"><net_src comp="1229" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1261"><net_src comp="34" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="1229" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="26" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1264"><net_src comp="36" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1268"><net_src comp="1255" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="1273"><net_src comp="1229" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1278"><net_src comp="44" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1283"><net_src comp="46" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="50" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="52" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1294"><net_src comp="226" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1300"><net_src comp="50" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="62" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1306"><net_src comp="1295" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1291" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1313"><net_src comp="40" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="42" pin="0"/><net_sink comp="1308" pin=2"/></net>

<net id="1322"><net_src comp="24" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="1302" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1324"><net_src comp="26" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1325"><net_src comp="28" pin="0"/><net_sink comp="1316" pin=3"/></net>

<net id="1329"><net_src comp="1302" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1335"><net_src comp="1316" pin="4"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="1308" pin="3"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1326" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="226" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="56" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="1341" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1365"><net_src comp="58" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="1336" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1367"><net_src comp="1330" pin="3"/><net_sink comp="1359" pin=2"/></net>

<net id="1368"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=3"/></net>

<net id="1373"><net_src comp="1274" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1279" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1380"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1284" pin="3"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="1359" pin="4"/><net_sink comp="1375" pin=2"/></net>

<net id="1386"><net_src comp="1375" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1274" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="62" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1397"><net_src comp="1279" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1398"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1404"><net_src comp="1393" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1405"><net_src comp="221" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1406"><net_src comp="1383" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="1411"><net_src comp="32" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1416"><net_src comp="48" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1425"><net_src comp="1417" pin="2"/><net_sink comp="1421" pin=1"/></net>

<net id="1430"><net_src comp="1421" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1436"><net_src comp="1426" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="72" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="158" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1442"><net_src comp="76" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="127" pin=6"/></net>

<net id="1447"><net_src comp="1439" pin="1"/><net_sink comp="127" pin=10"/></net>

<net id="1448"><net_src comp="1439" pin="1"/><net_sink comp="127" pin=16"/></net>

<net id="1452"><net_src comp="260" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="284" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="170" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="164" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1469"><net_src comp="320" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1477"><net_src comp="349" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1482"><net_src comp="355" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1487"><net_src comp="188" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1492"><net_src comp="361" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1498"><net_src comp="365" pin="4"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1501"><net_src comp="1495" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1502"><net_src comp="1495" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1506"><net_src comp="375" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1511"><net_src comp="385" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1519"><net_src comp="82" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1524"><net_src comp="434" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1529"><net_src comp="439" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1534"><net_src comp="581" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1539"><net_src comp="648" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="658" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1547"><net_src comp="1540" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1552"><net_src comp="666" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1555"><net_src comp="1549" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1556"><net_src comp="1549" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1560"><net_src comp="676" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1566"><net_src comp="94" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1571"><net_src comp="695" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="1576"><net_src comp="863" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1581"><net_src comp="158" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1586"><net_src comp="164" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1591"><net_src comp="901" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1596"><net_src comp="907" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1600"><net_src comp="930" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1605"><net_src comp="936" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1610"><net_src comp="188" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1615"><net_src comp="942" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1621"><net_src comp="946" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1624"><net_src comp="1618" pin="1"/><net_sink comp="1068" pin=2"/></net>

<net id="1625"><net_src comp="1618" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1629"><net_src comp="956" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1631"><net_src comp="1626" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1635"><net_src comp="988" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1639"><net_src comp="102" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1644"><net_src comp="1008" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1650"><net_src comp="1015" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1653"><net_src comp="1647" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1657"><net_src comp="1020" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1663"><net_src comp="1100" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1131" pin=2"/></net>

<net id="1668"><net_src comp="1110" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1673"><net_src comp="1115" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1678"><net_src comp="1175" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1680"><net_src comp="1675" pin="1"/><net_sink comp="127" pin=12"/></net>

<net id="1684"><net_src comp="164" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1689"><net_src comp="1224" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1693"><net_src comp="1233" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1696"><net_src comp="1690" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1697"><net_src comp="1690" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1698"><net_src comp="1690" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1702"><net_src comp="1241" pin="4"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1704"><net_src comp="1699" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1705"><net_src comp="1699" pin="1"/><net_sink comp="1330" pin=2"/></net>

<net id="1706"><net_src comp="1699" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1710"><net_src comp="1251" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1341" pin=2"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1716"><net_src comp="114" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1721"><net_src comp="1270" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1295" pin=2"/></net>

<net id="1726"><net_src comp="1274" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1731"><net_src comp="1399" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1736"><net_src comp="1407" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1741"><net_src comp="1412" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1746"><net_src comp="1431" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rint : x | {1 }
	Port: rint : mask_table1 | {63 64 76 77 }
	Port: rint : mask_table3 | {19 20 32 33 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i : 2
		tmp_i_i_17 : 2
		tmp_1_demorgan : 3
		StgValue_96 : 3
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		StgValue_102 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_9 : 1
		tmp_11 : 1
		notlhs2 : 2
		notrhs2 : 2
		tmp_2 : 3
		tmp_15 : 3
		StgValue_119 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_22 : 1
		tmp_23 : 1
		notlhs5 : 2
		notrhs5 : 2
	State 19
		loc_V_10 : 1
		loc_V_11 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_24 : 3
		tmp_26 : 3
		tmp_28 : 3
		StgValue_145 : 3
		index_V : 1
		tmp_26_i : 2
		mask_table3_addr : 3
		mask_1 : 4
	State 20
	State 21
		or_cond_i : 1
		p_Result_77 : 1
		ret_i_i_i_i : 2
		p_Result_78 : 1
		p_Val2_7 : 2
		p_Result_79 : 3
		loc_V_12 : 3
		loc_V_13 : 3
		xs_exp_V_12 : 4
		xs_sign_V_15 : 4
		xs_sig_V_1 : 4
		xs_sig_V_16 : 5
		p_Result_80 : 5
		ret_i_i_i : 6
		sel_tmp_i : 1
		sel_tmp1_i : 1
		sel_tmp2_i : 1
		sel_tmp5_demorgan_i : 1
		sel_tmp6_i1 : 7
	State 22
		r : 1
	State 23
		tmp_37 : 1
		tmp_41 : 1
		notlhs8 : 2
		notrhs8 : 2
		tmp_39 : 3
		tmp_40 : 3
		tmp_43 : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		p_Result_42 : 1
		loc_V_14 : 1
		loc_V_15 : 1
		index_V_2 : 1
		tmp_26_i1 : 2
		mask_table3_addr_1 : 3
		mask_2 : 4
		tmp_54 : 1
	State 33
	State 34
		or_cond_i1 : 1
		ret_i_i_i_i1 : 1
		p_Val2_27 : 1
		p_Result_83 : 2
		loc_V_16 : 2
		loc_V_17 : 2
		xs_exp_V : 3
		xs_sign_V : 3
		xs_sig_V_8 : 3
		xs_sig_V : 4
		p_Result_84 : 4
		ret_i_i_i1 : 5
		sel_tmp_i1 : 1
		sel_tmp1_i1 : 1
		sel_tmp2_i1 : 1
		sel_tmp5_demorgan_i1 : 1
		sel_tmp6_i2 : 6
		sel_tmp7_i1 : 1
		sel_tmp8_i2 : 1
		p_i1 : 7
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		tmp_16 : 1
		tmp_17 : 1
		notlhs3 : 2
		notrhs3 : 2
		tmp_18 : 3
		tmp_20 : 3
		StgValue_263 : 3
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		tmp_30 : 1
		tmp_31 : 1
		notlhs7 : 2
		notrhs7 : 2
	State 63
		loc_V_2 : 1
		loc_V_3 : 1
		notlhs6 : 2
		notrhs6 : 2
		tmp_32 : 3
		tmp_34 : 3
		tmp_36 : 3
		StgValue_289 : 3
		index_V_1 : 1
		tmp_21_i : 2
		mask_table1_addr : 3
		mask : 4
	State 64
	State 65
		p_Result_70 : 1
		p_Val2_17 : 2
		p_Result_71 : 3
		loc_V_4 : 3
		loc_V_5 : 3
		xs_exp_V_10 : 4
		xs_sign_V_13 : 4
		xs_sig_V_4 : 4
		xs_sig_V_14 : 5
		p_Result_72 : 5
	State 66
		sel_tmp3_i : 1
		sel_tmp6_i : 2
		tmp_44 : 3
	State 67
		tmp_50 : 1
	State 68
		tmp_46 : 1
		tmp_48 : 1
		notlhs1 : 2
		notrhs1 : 2
		tmp_47 : 3
		tmp_49 : 3
		tmp_51 : 3
		StgValue_334 : 3
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		p_Result_59 : 1
		loc_V_6 : 1
		loc_V_7 : 1
		index_V_3 : 1
		tmp_21_i1 : 2
		mask_table1_addr_1 : 3
		mask_3 : 4
		tmp_60 : 1
	State 77
	State 78
		p_Val2_37 : 1
		p_Result_75 : 2
		loc_V_8 : 2
		loc_V_9 : 2
		xs_exp_V_11 : 3
		xs_sign_V_14 : 3
		xs_sig_V_12 : 3
		xs_sig_V_15 : 4
		p_Result_76 : 4
		sel_tmp2_demorgan_i1 : 1
		sel_tmp3_v_i1 : 5
		sel_tmp3_i1 : 6
		sel_tmp4_i1 : 1
		sel_tmp5_i1 : 1
		sel_tmp6_i3 : 7
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		p_0 : 1
		StgValue_391 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dadd   |          grp_fu_176          |    3    |   687   |   711   |
|----------|------------------------------|---------|---------|---------|
|          |      xs_exp_V_12_fu_509      |    0    |    0    |    11   |
|          |       xs_sig_V_1_fu_522      |    0    |    0    |    52   |
|          |       sel_tmp2_i_fu_567      |    0    |    0    |    64   |
|          |      sel_tmp6_i1_fu_581      |    0    |    0    |    64   |
|          |          p_i_fu_599          |    0    |    0    |    64   |
|          |        xs_exp_V_fu_775       |    0    |    0    |    11   |
|          |       xs_sig_V_8_fu_786      |    0    |    0    |    52   |
|          |      sel_tmp2_i1_fu_829      |    0    |    0    |    64   |
|          |      sel_tmp6_i2_fu_843      |    0    |    0    |    64   |
|  select  |          p_i1_fu_863         |    0    |    0    |    64   |
|          |      xs_exp_V_10_fu_1068     |    0    |    0    |    11   |
|          |      xs_sig_V_4_fu_1081      |    0    |    0    |    52   |
|          |     sel_tmp3_v_i_fu_1131     |    0    |    0    |    64   |
|          |      sel_tmp6_i_fu_1152      |    0    |    0    |    64   |
|          |          r_1_fu_1175         |    0    |    0    |    32   |
|          |      xs_exp_V_11_fu_1330     |    0    |    0    |    11   |
|          |      xs_sig_V_12_fu_1341     |    0    |    0    |    52   |
|          |     sel_tmp3_v_i1_fu_1375    |    0    |    0    |    64   |
|          |      sel_tmp6_i3_fu_1399     |    0    |    0    |    64   |
|          |        tmp_14_fu_1431        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   dmul   |          grp_fu_182          |    11   |   397   |   213   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_151          |    2    |   306   |   246   |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_1_demorgan_fu_260    |    0    |    0    |    1    |
|          |         tmp_5_fu_284         |    0    |    0    |    1    |
|          |         tmp_15_fu_326        |    0    |    0    |    1    |
|          |         tmp_26_fu_401        |    0    |    0    |    1    |
|          |         tmp_28_fu_407        |    0    |    0    |    1    |
|          |       or_cond_i_fu_449       |    0    |    0    |    1    |
|          |      xs_sig_V_16_fu_535      |    0    |    0    |    64   |
|          |       sel_tmp1_i_fu_561      |    0    |    0    |    1    |
|          |      sel_tmp8_i1_fu_594      |    0    |    0    |    1    |
|          |         tmp_40_fu_643        |    0    |    0    |    1    |
|          |         tmp_43_fu_648        |    0    |    0    |    1    |
|          |       or_cond_i1_fu_719      |    0    |    0    |    1    |
|          |        xs_sig_V_fu_798       |    0    |    0    |    64   |
|          |      sel_tmp1_i1_fu_823      |    0    |    0    |    1    |
|    and   |      sel_tmp8_i2_fu_857      |    0    |    0    |    1    |
|          |         tmp_20_fu_907        |    0    |    0    |    1    |
|          |         tmp_34_fu_982        |    0    |    0    |    1    |
|          |         tmp_36_fu_988        |    0    |    0    |    1    |
|          |     xs_sign_V_13_fu_1075     |    0    |    0    |    1    |
|          |      xs_sig_V_14_fu_1094     |    0    |    0    |    64   |
|          |      sel_tmp5_i_fu_1147      |    0    |    0    |    1    |
|          |          tmp_fu_1165         |    0    |    0    |    1    |
|          |      sel_tmp9_i_fu_1170      |    0    |    0    |    1    |
|          |        tmp_49_fu_1219        |    0    |    0    |    1    |
|          |        tmp_51_fu_1224        |    0    |    0    |    1    |
|          |     xs_sign_V_14_fu_1336     |    0    |    0    |    1    |
|          |      xs_sig_V_15_fu_1353     |    0    |    0    |    64   |
|          |      sel_tmp5_i1_fu_1393     |    0    |    0    |    1    |
|          |         tmp1_fu_1421         |    0    |    0    |    1    |
|          |      sel_tmp9_i1_fu_1426     |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_164          |    0    |    66   |    72   |
|          |         tmp_1_fu_170         |    0    |    66   |    72   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_28_i_fu_529       |    0    |    0    |    64   |
|          |       sel_tmp7_i_fu_589      |    0    |    0    |    1    |
|          |       tmp_28_i1_fu_792       |    0    |    0    |    64   |
|    xor   |      sel_tmp7_i1_fu_851      |    0    |    0    |    1    |
|          |       tmp_23_i_fu_1088       |    0    |    0    |    64   |
|          |      sel_tmp4_i_fu_1142      |    0    |    0    |    1    |
|          |       tmp_23_i1_fu_1347      |    0    |    0    |    64   |
|          |      sel_tmp4_i1_fu_1387     |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_i_i_fu_248        |    0    |    0    |    3    |
|          |       tmp_i_i_17_fu_254      |    0    |    0    |    8    |
|          |         notlhs_fu_266        |    0    |    0    |    3    |
|          |         notrhs_fu_272        |    0    |    0    |    8    |
|          |        notlhs2_fu_308        |    0    |    0    |    3    |
|          |        notrhs2_fu_314        |    0    |    0    |    8    |
|          |        notlhs5_fu_349        |    0    |    0    |    4    |
|          |        notrhs5_fu_355        |    0    |    0    |    18   |
|          |        notlhs4_fu_379        |    0    |    0    |    4    |
|          |        notrhs4_fu_385        |    0    |    0    |    18   |
|          |         tmp_i1_fu_434        |    0    |    0    |    4    |
|          |       tmp_i1_19_fu_439       |    0    |    0    |    4    |
|          |        tmp_25_i_fu_444       |    0    |    0    |    4    |
|          |        notlhs8_fu_625        |    0    |    0    |    3    |
|          |        notrhs8_fu_631        |    0    |    0    |    8    |
|          |         tmp_i2_fu_699        |    0    |    0    |    4    |
|          |       tmp_i2_20_fu_704       |    0    |    0    |    4    |
|   icmp   |       tmp_24_i1_fu_709       |    0    |    0    |    18   |
|          |       tmp_25_i1_fu_714       |    0    |    0    |    4    |
|          |        notlhs3_fu_889        |    0    |    0    |    3    |
|          |        notrhs3_fu_895        |    0    |    0    |    8    |
|          |        notlhs7_fu_930        |    0    |    0    |    4    |
|          |        notrhs7_fu_936        |    0    |    0    |    18   |
|          |        notlhs6_fu_960        |    0    |    0    |    4    |
|          |        notrhs6_fu_966        |    0    |    0    |    18   |
|          |        tmp_i4_fu_1015        |    0    |    0    |    4    |
|          |         tmp_i_fu_1020        |    0    |    0    |    4    |
|          |       notlhs_i_fu_1110       |    0    |    0    |    18   |
|          |       notrhs_i_fu_1115       |    0    |    0    |    4    |
|          |        notlhs1_fu_1201       |    0    |    0    |    3    |
|          |        notrhs1_fu_1207       |    0    |    0    |    8    |
|          |       tmp_i_18_fu_1274       |    0    |    0    |    4    |
|          |        tmp_i9_fu_1279        |    0    |    0    |    4    |
|          |       notlhs_i1_fu_1407      |    0    |    0    |    18   |
|          |       notrhs_i1_fu_1412      |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_7_fu_481       |    0    |    0    |    64   |
|    add   |       p_Val2_27_fu_747       |    0    |    0    |    64   |
|          |       p_Val2_17_fu_1040      |    0    |    0    |    64   |
|          |       p_Val2_37_fu_1302      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   dcmp   |          grp_fu_188          |    0    |   130   |   118   |
|----------|------------------------------|---------|---------|---------|
|   fpext  |          grp_fu_161          |    0    |   100   |   138   |
|----------|------------------------------|---------|---------|---------|
|  fptrunc |          grp_fu_158          |    0    |   128   |    94   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_278         |    0    |    0    |    1    |
|          |         tmp_2_fu_320         |    0    |    0    |    1    |
|          |         tmp_24_fu_391        |    0    |    0    |    1    |
|          |         tmp_25_fu_397        |    0    |    0    |    1    |
|          |      xs_sign_V_15_fu_516     |    0    |    0    |    1    |
|          |       sel_tmp_i_fu_555       |    0    |    0    |    1    |
|          |  sel_tmp5_demorgan_i_fu_575  |    0    |    0    |    1    |
|          |         tmp_39_fu_637        |    0    |    0    |    1    |
|          |       xs_sign_V_fu_781       |    0    |    0    |    1    |
|    or    |       sel_tmp_i1_fu_818      |    0    |    0    |    1    |
|          |  sel_tmp5_demorgan_i1_fu_837 |    0    |    0    |    1    |
|          |         tmp_18_fu_901        |    0    |    0    |    1    |
|          |         tmp_32_fu_972        |    0    |    0    |    1    |
|          |         tmp_33_fu_978        |    0    |    0    |    1    |
|          |  sel_tmp2_demorgan_i_fu_1127 |    0    |    0    |    1    |
|          |      sel_tmp8_i_fu_1161      |    0    |    0    |    1    |
|          |        tmp_47_fu_1213        |    0    |    0    |    1    |
|          | sel_tmp2_demorgan_i1_fu_1369 |    0    |    0    |    1    |
|          |      sel_tmp8_i3_fu_1417     |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|   read   |       x_read_read_fu_76      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_234         |    0    |    0    |    0    |
|          |         tmp_9_fu_294         |    0    |    0    |    0    |
|          |         tmp_22_fu_335        |    0    |    0    |    0    |
|          |        loc_V_10_fu_365       |    0    |    0    |    0    |
|          |        index_V_fu_412        |    0    |    0    |    0    |
|          |        loc_V_12_fu_495       |    0    |    0    |    0    |
|          |         tmp_37_fu_611        |    0    |    0    |    0    |
|          |        loc_V_14_fu_666       |    0    |    0    |    0    |
|          |       index_V_2_fu_680       |    0    |    0    |    0    |
|partselect|        loc_V_16_fu_761       |    0    |    0    |    0    |
|          |         tmp_16_fu_875        |    0    |    0    |    0    |
|          |         tmp_30_fu_916        |    0    |    0    |    0    |
|          |        loc_V_2_fu_946        |    0    |    0    |    0    |
|          |       index_V_1_fu_993       |    0    |    0    |    0    |
|          |        loc_V_4_fu_1054       |    0    |    0    |    0    |
|          |        tmp_46_fu_1187        |    0    |    0    |    0    |
|          |        loc_V_6_fu_1241       |    0    |    0    |    0    |
|          |       index_V_3_fu_1255      |    0    |    0    |    0    |
|          |        loc_V_8_fu_1316       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_244        |    0    |    0    |    0    |
|          |         tmp_11_fu_304        |    0    |    0    |    0    |
|          |         tmp_23_fu_345        |    0    |    0    |    0    |
|          |        loc_V_11_fu_375       |    0    |    0    |    0    |
|          |         tmp_38_fu_470        |    0    |    0    |    0    |
|          |        loc_V_13_fu_505       |    0    |    0    |    0    |
|          |         tmp_41_fu_621        |    0    |    0    |    0    |
|          |        loc_V_15_fu_676       |    0    |    0    |    0    |
|          |         tmp_54_fu_695        |    0    |    0    |    0    |
|   trunc  |        loc_V_17_fu_771       |    0    |    0    |    0    |
|          |         tmp_17_fu_885        |    0    |    0    |    0    |
|          |         tmp_31_fu_926        |    0    |    0    |    0    |
|          |        loc_V_3_fu_956        |    0    |    0    |    0    |
|          |        tmp_45_fu_1029        |    0    |    0    |    0    |
|          |        loc_V_5_fu_1064       |    0    |    0    |    0    |
|          |        tmp_48_fu_1197        |    0    |    0    |    0    |
|          |        loc_V_7_fu_1251       |    0    |    0    |    0    |
|          |        tmp_60_fu_1270        |    0    |    0    |    0    |
|          |        loc_V_9_fu_1326       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_26_i_fu_422       |    0    |    0    |    0    |
|          |     mask_i45_cast_fu_454     |    0    |    0    |    0    |
|          |       tmp_26_i1_fu_690       |    0    |    0    |    0    |
|   zext   |     mask_i65_cast_fu_725     |    0    |    0    |    0    |
|          |       tmp_21_i_fu_1003       |    0    |    0    |    0    |
|          |      mask_i_cast_fu_1025     |    0    |    0    |    0    |
|          |       tmp_21_i1_fu_1265      |    0    |    0    |    0    |
|          |     mask_i14_cast_fu_1291    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_8_fu_427      |    0    |    0    |    0    |
|          |      p_Result_79_fu_487      |    0    |    0    |    0    |
|          |      p_Result_42_fu_658      |    0    |    0    |    0    |
| bitselect|      p_Result_83_fu_753      |    0    |    0    |    0    |
|          |      p_Result_25_fu_1008     |    0    |    0    |    0    |
|          |      p_Result_71_fu_1046     |    0    |    0    |    0    |
|          |      p_Result_59_fu_1233     |    0    |    0    |    0    |
|          |      p_Result_75_fu_1308     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_77_fu_458      |    0    |    0    |    0    |
|          |      p_Result_78_fu_473      |    0    |    0    |    0    |
|          |      p_Result_80_fu_541      |    0    |    0    |    0    |
|          |      p_Result_81_fu_729      |    0    |    0    |    0    |
|          |      p_Result_82_fu_740      |    0    |    0    |    0    |
|bitconcatenate|      p_Result_84_fu_804      |    0    |    0    |    0    |
|          |      p_Result_70_fu_1032     |    0    |    0    |    0    |
|          |      p_Result_72_fu_1100     |    0    |    0    |    0    |
|          |      p_Result_s_fu_1120      |    0    |    0    |    0    |
|          |      p_Result_73_fu_1284     |    0    |    0    |    0    |
|          |      p_Result_74_fu_1295     |    0    |    0    |    0    |
|          |      p_Result_76_fu_1359     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   1880  |   3693  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     loc_V_10_reg_1495     |   11   |
|     loc_V_11_reg_1503     |   52   |
|     loc_V_14_reg_1549     |   11   |
|     loc_V_15_reg_1557     |   52   |
|      loc_V_2_reg_1618     |   11   |
|      loc_V_3_reg_1626     |   52   |
|      loc_V_6_reg_1699     |   11   |
|      loc_V_7_reg_1707     |   52   |
|mask_table1_addr_1_reg_1713|    6   |
| mask_table1_addr_reg_1636 |    6   |
|mask_table3_addr_1_reg_1563|    6   |
| mask_table3_addr_reg_1516 |    6   |
|      notlhs5_reg_1474     |    1   |
|      notlhs7_reg_1597     |    1   |
|     notlhs_i1_reg_1733    |    1   |
|     notlhs_i_reg_1665     |    1   |
|      notrhs4_reg_1508     |    1   |
|      notrhs5_reg_1479     |    1   |
|      notrhs7_reg_1602     |    1   |
|     notrhs_i1_reg_1738    |    1   |
|     notrhs_i_reg_1670     |    1   |
|        p_0_reg_122        |   32   |
|    p_Result_25_reg_1641   |    1   |
|    p_Result_42_reg_1540   |    1   |
|    p_Result_59_reg_1690   |    1   |
|    p_Result_72_reg_1660   |   64   |
|     p_Val2_12_reg_1612    |   64   |
|     p_Val2_3_reg_1489     |   64   |
|       p_i1_reg_1573       |   64   |
|        r_1_reg_1675       |   32   |
|          reg_192          |   32   |
|          reg_199          |   64   |
|          reg_206          |   64   |
|          reg_211          |   52   |
|          reg_215          |   32   |
|          reg_221          |   64   |
|          reg_226          |   52   |
|    sel_tmp6_i1_reg_1531   |   64   |
|    sel_tmp6_i3_reg_1728   |   64   |
|      tmp_12_reg_1461      |    1   |
|      tmp_13_reg_1578      |   32   |
|      tmp_14_reg_1743      |   32   |
|      tmp_18_reg_1588      |    1   |
|      tmp_19_reg_1583      |    1   |
|  tmp_1_demorgan_reg_1449  |    1   |
|       tmp_1_reg_1457      |    1   |
|      tmp_20_reg_1593      |    1   |
|      tmp_27_reg_1484      |    1   |
|       tmp_2_reg_1466      |    1   |
|      tmp_35_reg_1607      |    1   |
|      tmp_36_reg_1632      |    1   |
|      tmp_43_reg_1536      |    1   |
|      tmp_50_reg_1681      |    1   |
|      tmp_51_reg_1686      |    1   |
|      tmp_54_reg_1568      |   63   |
|       tmp_5_reg_1453      |    1   |
|      tmp_60_reg_1718      |   63   |
|     tmp_i1_19_reg_1526    |    1   |
|      tmp_i1_reg_1521      |    1   |
|      tmp_i4_reg_1647      |    1   |
|     tmp_i_18_reg_1723     |    1   |
|       tmp_i_reg_1654      |    1   |
|      x_read_reg_1439      |   32   |
+---------------------------+--------+
|           Total           |  1337  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_109 |  p0  |   4  |   6  |   24   ||    6    |
|    p_0_reg_122    |  p0  |   2  |  32  |   64   |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_151    |  p1  |   2  |  32  |   64   |
|     grp_fu_158    |  p0  |   3  |  64  |   192  ||    64   |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_164    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_176    |  p1  |   2  |  64  |   128  |
|     grp_fu_182    |  p0  |   3  |  64  |   192  ||    64   |
|     grp_fu_182    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1136  ||  10.704 ||   268   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1880  |  3693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   268  |
|  Register |    -   |    -   |  1337  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   10   |  3217  |  3961  |
+-----------+--------+--------+--------+--------+
