<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCGenGlobalISel.inc source code [llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCGenGlobalISel.inc.html'>PPCGenGlobalISel.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Global Instruction Selector for the PPC target                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp.html#29" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="10">10</th><td><em>const</em> <em>unsigned</em> <dfn class="decl def" id="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" title='(anonymous namespace)::MAX_SUBTARGET_PREDICATES' data-ref="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" data-ref-filename="(anonymousnamespace)..MAX_SUBTARGET_PREDICATES">MAX_SUBTARGET_PREDICATES</dfn> = <var>31</var>;</td></tr>
<tr><th id="11">11</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::PredicateBitset" title='(anonymous namespace)::PredicateBitset' data-type='llvm::PredicateBitsetImpl&lt;MAX_SUBTARGET_PREDICATES&gt;' data-ref="(anonymousnamespace)::PredicateBitset" data-ref-filename="(anonymousnamespace)..PredicateBitset">PredicateBitset</dfn> = <span class="namespace">llvm::</span><a class="type" href="../../../../llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::PredicateBitsetImpl" title='llvm::PredicateBitsetImpl' data-ref="llvm::PredicateBitsetImpl" data-ref-filename="llvm..PredicateBitsetImpl">PredicateBitsetImpl</a>&lt;<a class="ref" href="#(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" title='(anonymous namespace)::MAX_SUBTARGET_PREDICATES' data-ref="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" data-ref-filename="(anonymousnamespace)..MAX_SUBTARGET_PREDICATES">MAX_SUBTARGET_PREDICATES</a>&gt;;</td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="9">endif</span> // ifdef GET_GLOBALISEL_PREDICATE_BITSET</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</span></u></td></tr>
<tr><th id="15">15</th><td>  <em>mutable</em> MatcherState State;</td></tr>
<tr><th id="16">16</th><td>  <b>typedef</b> ComplexRendererFns(PPCInstructionSelector::*ComplexMatcherMemFn)(MachineOperand &amp;) <em>const</em>;</td></tr>
<tr><th id="17">17</th><td>  <b>typedef</b> <em>void</em>(PPCInstructionSelector::*CustomRendererFn)(MachineInstrBuilder &amp;, <em>const</em> MachineInstr &amp;, <em>int</em>) <em>const</em>;</td></tr>
<tr><th id="18">18</th><td>  <em>const</em> ISelInfoTy&lt;PredicateBitset, ComplexMatcherMemFn, CustomRendererFn&gt; ISelInfo;</td></tr>
<tr><th id="19">19</th><td>  <em>static</em> PPCInstructionSelector::ComplexMatcherMemFn ComplexPredicateFns[];</td></tr>
<tr><th id="20">20</th><td>  <em>static</em> PPCInstructionSelector::CustomRendererFn CustomRenderers[];</td></tr>
<tr><th id="21">21</th><td>  <em>bool</em> testImmPredicate_I64(<em>unsigned</em> PredicateID, int64_t Imm) <em>const</em> override;</td></tr>
<tr><th id="22">22</th><td>  <em>bool</em> testImmPredicate_APInt(<em>unsigned</em> PredicateID, <em>const</em> APInt &amp;Imm) <em>const</em> override;</td></tr>
<tr><th id="23">23</th><td>  <em>bool</em> testImmPredicate_APFloat(<em>unsigned</em> PredicateID, <em>const</em> APFloat &amp;Imm) <em>const</em> override;</td></tr>
<tr><th id="24">24</th><td>  <em>const</em> int64_t *getMatchTable() <em>const</em> override;</td></tr>
<tr><th id="25">25</th><td>  <em>bool</em> testMIPredicate_MI(<em>unsigned</em> PredicateID, <em>const</em> MachineInstr &amp;MI, <em>const</em> std::array&lt;<em>const</em> MachineOperand *, <var>3</var>&gt; &amp;Operands) <em>const</em> override;</td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="14">endif</span> // ifdef GET_GLOBALISEL_TEMPORARIES_DECL</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</span></u></td></tr>
<tr><th id="29">29</th><td>, State(<var>0</var>),</td></tr>
<tr><th id="30">30</th><td>ISelInfo(TypeObjects, NumTypeObjects, FeatureBitsets, ComplexPredicateFns, CustomRenderers)</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="28">endif</span> // ifdef GET_GLOBALISEL_TEMPORARIES_INIT</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</span></u></td></tr>
<tr><th id="34">34</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="35">35</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="36">36</th><td>  Feature_In32BitModeBit = <var>1</var>,</td></tr>
<tr><th id="37">37</th><td>  Feature_In64BitModeBit = <var>9</var>,</td></tr>
<tr><th id="38">38</th><td>  Feature_HasOnlyMSYNCBit = <var>21</var>,</td></tr>
<tr><th id="39">39</th><td>  Feature_HasSYNCBit = <var>20</var>,</td></tr>
<tr><th id="40">40</th><td>  Feature_HasSPEBit = <var>8</var>,</td></tr>
<tr><th id="41">41</th><td>  Feature_HasICBTBit = <var>19</var>,</td></tr>
<tr><th id="42">42</th><td>  Feature_HasBPERMDBit = <var>10</var>,</td></tr>
<tr><th id="43">43</th><td>  Feature_HasExtDivBit = <var>3</var>,</td></tr>
<tr><th id="44">44</th><td>  Feature_IsISA3_0Bit = <var>2</var>,</td></tr>
<tr><th id="45">45</th><td>  Feature_HasFPUBit = <var>0</var>,</td></tr>
<tr><th id="46">46</th><td>  Feature_PCRelativeMemopsBit = <var>29</var>,</td></tr>
<tr><th id="47">47</th><td>  Feature_IsNotISA3_1Bit = <var>30</var>,</td></tr>
<tr><th id="48">48</th><td>  Feature_HasAltivecBit = <var>4</var>,</td></tr>
<tr><th id="49">49</th><td>  Feature_HasP8AltivecBit = <var>5</var>,</td></tr>
<tr><th id="50">50</th><td>  Feature_HasP8CryptoBit = <var>6</var>,</td></tr>
<tr><th id="51">51</th><td>  Feature_HasP9AltivecBit = <var>7</var>,</td></tr>
<tr><th id="52">52</th><td>  Feature_HasVSXBit = <var>11</var>,</td></tr>
<tr><th id="53">53</th><td>  Feature_IsLittleEndianBit = <var>22</var>,</td></tr>
<tr><th id="54">54</th><td>  Feature_IsBigEndianBit = <var>23</var>,</td></tr>
<tr><th id="55">55</th><td>  Feature_IsPPC64Bit = <var>25</var>,</td></tr>
<tr><th id="56">56</th><td>  Feature_HasOnlySwappingMemOpsBit = <var>12</var>,</td></tr>
<tr><th id="57">57</th><td>  Feature_HasP8VectorBit = <var>13</var>,</td></tr>
<tr><th id="58">58</th><td>  Feature_HasDirectMoveBit = <var>14</var>,</td></tr>
<tr><th id="59">59</th><td>  Feature_NoP9VectorBit = <var>24</var>,</td></tr>
<tr><th id="60">60</th><td>  Feature_HasP9VectorBit = <var>15</var>,</td></tr>
<tr><th id="61">61</th><td>  Feature_NoP9AltivecBit = <var>26</var>,</td></tr>
<tr><th id="62">62</th><td>  Feature_HasHTMBit = <var>27</var>,</td></tr>
<tr><th id="63">63</th><td>  Feature_PrefixInstrsBit = <var>17</var>,</td></tr>
<tr><th id="64">64</th><td>  Feature_IsISA3_1Bit = <var>18</var>,</td></tr>
<tr><th id="65">65</th><td>  Feature_PairedVectorMemopsBit = <var>28</var>,</td></tr>
<tr><th id="66">66</th><td>  Feature_MMABit = <var>16</var>,</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>PredicateBitset PPCInstructionSelector::</td></tr>
<tr><th id="70">70</th><td>computeAvailableModuleFeatures(<em>const</em> PPCSubtarget *Subtarget) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>  PredicateBitset Features;</td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (!Subtarget-&gt;isPPC64())</td></tr>
<tr><th id="73">73</th><td>    Features.set(Feature_In32BitModeBit);</td></tr>
<tr><th id="74">74</th><td>  <b>if</b> (Subtarget-&gt;isPPC64())</td></tr>
<tr><th id="75">75</th><td>    Features.set(Feature_In64BitModeBit);</td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (Subtarget-&gt;hasOnlyMSYNC())</td></tr>
<tr><th id="77">77</th><td>    Features.set(Feature_HasOnlyMSYNCBit);</td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (!Subtarget-&gt;hasOnlyMSYNC())</td></tr>
<tr><th id="79">79</th><td>    Features.set(Feature_HasSYNCBit);</td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (Subtarget-&gt;hasSPE())</td></tr>
<tr><th id="81">81</th><td>    Features.set(Feature_HasSPEBit);</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (Subtarget-&gt;hasICBT())</td></tr>
<tr><th id="83">83</th><td>    Features.set(Feature_HasICBTBit);</td></tr>
<tr><th id="84">84</th><td>  <b>if</b> (Subtarget-&gt;hasBPERMD())</td></tr>
<tr><th id="85">85</th><td>    Features.set(Feature_HasBPERMDBit);</td></tr>
<tr><th id="86">86</th><td>  <b>if</b> (Subtarget-&gt;hasExtDiv())</td></tr>
<tr><th id="87">87</th><td>    Features.set(Feature_HasExtDivBit);</td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (Subtarget-&gt;isISA3_0())</td></tr>
<tr><th id="89">89</th><td>    Features.set(Feature_IsISA3_0Bit);</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (Subtarget-&gt;hasFPU())</td></tr>
<tr><th id="91">91</th><td>    Features.set(Feature_HasFPUBit);</td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (Subtarget-&gt;hasPCRelativeMemops())</td></tr>
<tr><th id="93">93</th><td>    Features.set(Feature_PCRelativeMemopsBit);</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (!Subtarget-&gt;isISA3_1())</td></tr>
<tr><th id="95">95</th><td>    Features.set(Feature_IsNotISA3_1Bit);</td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (Subtarget-&gt;hasAltivec())</td></tr>
<tr><th id="97">97</th><td>    Features.set(Feature_HasAltivecBit);</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (Subtarget-&gt;hasP8Altivec())</td></tr>
<tr><th id="99">99</th><td>    Features.set(Feature_HasP8AltivecBit);</td></tr>
<tr><th id="100">100</th><td>  <b>if</b> (Subtarget-&gt;hasP8Crypto())</td></tr>
<tr><th id="101">101</th><td>    Features.set(Feature_HasP8CryptoBit);</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (Subtarget-&gt;hasP9Altivec())</td></tr>
<tr><th id="103">103</th><td>    Features.set(Feature_HasP9AltivecBit);</td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (Subtarget-&gt;hasVSX())</td></tr>
<tr><th id="105">105</th><td>    Features.set(Feature_HasVSXBit);</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (Subtarget-&gt;isLittleEndian())</td></tr>
<tr><th id="107">107</th><td>    Features.set(Feature_IsLittleEndianBit);</td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (!Subtarget-&gt;isLittleEndian())</td></tr>
<tr><th id="109">109</th><td>    Features.set(Feature_IsBigEndianBit);</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (Subtarget-&gt;isPPC64())</td></tr>
<tr><th id="111">111</th><td>    Features.set(Feature_IsPPC64Bit);</td></tr>
<tr><th id="112">112</th><td>  <b>if</b> (!Subtarget-&gt;hasP9Vector())</td></tr>
<tr><th id="113">113</th><td>    Features.set(Feature_HasOnlySwappingMemOpsBit);</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (Subtarget-&gt;hasP8Vector())</td></tr>
<tr><th id="115">115</th><td>    Features.set(Feature_HasP8VectorBit);</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (Subtarget-&gt;hasDirectMove())</td></tr>
<tr><th id="117">117</th><td>    Features.set(Feature_HasDirectMoveBit);</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (!Subtarget-&gt;hasP9Vector())</td></tr>
<tr><th id="119">119</th><td>    Features.set(Feature_NoP9VectorBit);</td></tr>
<tr><th id="120">120</th><td>  <b>if</b> (Subtarget-&gt;hasP9Vector())</td></tr>
<tr><th id="121">121</th><td>    Features.set(Feature_HasP9VectorBit);</td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (!Subtarget-&gt;hasP9Altivec())</td></tr>
<tr><th id="123">123</th><td>    Features.set(Feature_NoP9AltivecBit);</td></tr>
<tr><th id="124">124</th><td>  <b>if</b> (Subtarget-&gt;hasHTM())</td></tr>
<tr><th id="125">125</th><td>    Features.set(Feature_HasHTMBit);</td></tr>
<tr><th id="126">126</th><td>  <b>if</b> (Subtarget-&gt;hasPrefixInstrs())</td></tr>
<tr><th id="127">127</th><td>    Features.set(Feature_PrefixInstrsBit);</td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (Subtarget-&gt;isISA3_1())</td></tr>
<tr><th id="129">129</th><td>    Features.set(Feature_IsISA3_1Bit);</td></tr>
<tr><th id="130">130</th><td>  <b>if</b> (Subtarget-&gt;pairedVectorMemops())</td></tr>
<tr><th id="131">131</th><td>    Features.set(Feature_PairedVectorMemopsBit);</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (Subtarget-&gt;hasMMA())</td></tr>
<tr><th id="133">133</th><td>    Features.set(Feature_MMABit);</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>void</em> PPCInstructionSelector::setupGeneratedPerFunctionState(MachineFunction &amp;MF) {</td></tr>
<tr><th id="138">138</th><td>  AvailableFunctionFeatures = computeAvailableFunctionFeatures((<em>const</em> PPCSubtarget *)&amp;MF.getSubtarget(), &amp;MF);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td>PredicateBitset PPCInstructionSelector::</td></tr>
<tr><th id="141">141</th><td>computeAvailableFunctionFeatures(<em>const</em> PPCSubtarget *Subtarget, <em>const</em> MachineFunction *MF) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  PredicateBitset Features;</td></tr>
<tr><th id="143">143</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>// LLT Objects.</i></td></tr>
<tr><th id="147">147</th><td><b>enum</b> {</td></tr>
<tr><th id="148">148</th><td>  GILLT_s1,</td></tr>
<tr><th id="149">149</th><td>  GILLT_s32,</td></tr>
<tr><th id="150">150</th><td>  GILLT_s64,</td></tr>
<tr><th id="151">151</th><td>  GILLT_s128,</td></tr>
<tr><th id="152">152</th><td>  GILLT_v2s64,</td></tr>
<tr><th id="153">153</th><td>  GILLT_v4s32,</td></tr>
<tr><th id="154">154</th><td>  GILLT_v8s16,</td></tr>
<tr><th id="155">155</th><td>  GILLT_v16s8,</td></tr>
<tr><th id="156">156</th><td>  GILLT_v256s1,</td></tr>
<tr><th id="157">157</th><td>  GILLT_v512s1,</td></tr>
<tr><th id="158">158</th><td>};</td></tr>
<tr><th id="159">159</th><td><em>const</em> <em>static</em> size_t NumTypeObjects = <var>10</var>;</td></tr>
<tr><th id="160">160</th><td><em>const</em> <em>static</em> LLT TypeObjects[] = {</td></tr>
<tr><th id="161">161</th><td>  LLT::scalar(<var>1</var>),</td></tr>
<tr><th id="162">162</th><td>  LLT::scalar(<var>32</var>),</td></tr>
<tr><th id="163">163</th><td>  LLT::scalar(<var>64</var>),</td></tr>
<tr><th id="164">164</th><td>  LLT::scalar(<var>128</var>),</td></tr>
<tr><th id="165">165</th><td>  LLT::vector(<var>2</var>, <var>64</var>),</td></tr>
<tr><th id="166">166</th><td>  LLT::vector(<var>4</var>, <var>32</var>),</td></tr>
<tr><th id="167">167</th><td>  LLT::vector(<var>8</var>, <var>16</var>),</td></tr>
<tr><th id="168">168</th><td>  LLT::vector(<var>16</var>, <var>8</var>),</td></tr>
<tr><th id="169">169</th><td>  LLT::vector(<var>256</var>, <var>1</var>),</td></tr>
<tr><th id="170">170</th><td>  LLT::vector(<var>512</var>, <var>1</var>),</td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="174">174</th><td><b>enum</b> {</td></tr>
<tr><th id="175">175</th><td>  GIFBS_Invalid,</td></tr>
<tr><th id="176">176</th><td>  GIFBS_HasAltivec,</td></tr>
<tr><th id="177">177</th><td>  GIFBS_HasBPERMD,</td></tr>
<tr><th id="178">178</th><td>  GIFBS_HasExtDiv,</td></tr>
<tr><th id="179">179</th><td>  GIFBS_HasFPU,</td></tr>
<tr><th id="180">180</th><td>  GIFBS_HasHTM,</td></tr>
<tr><th id="181">181</th><td>  GIFBS_HasOnlyMSYNC,</td></tr>
<tr><th id="182">182</th><td>  GIFBS_HasP8Altivec,</td></tr>
<tr><th id="183">183</th><td>  GIFBS_HasP8Crypto,</td></tr>
<tr><th id="184">184</th><td>  GIFBS_HasP9Altivec,</td></tr>
<tr><th id="185">185</th><td>  GIFBS_HasSPE,</td></tr>
<tr><th id="186">186</th><td>  GIFBS_HasSYNC,</td></tr>
<tr><th id="187">187</th><td>  GIFBS_HasVSX,</td></tr>
<tr><th id="188">188</th><td>  GIFBS_IsISA3_0,</td></tr>
<tr><th id="189">189</th><td>  GIFBS_IsISA3_1,</td></tr>
<tr><th id="190">190</th><td>  GIFBS_MMA,</td></tr>
<tr><th id="191">191</th><td>  GIFBS_PrefixInstrs,</td></tr>
<tr><th id="192">192</th><td>  GIFBS_HasDirectMove_HasVSX,</td></tr>
<tr><th id="193">193</th><td>  GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="194">194</th><td>  GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="195">195</th><td>};</td></tr>
<tr><th id="196">196</th><td><em>const</em> <em>static</em> PredicateBitset FeatureBitsets[] {</td></tr>
<tr><th id="197">197</th><td>  {}, <i>// GIFBS_Invalid</i></td></tr>
<tr><th id="198">198</th><td>  {Feature_HasAltivecBit, },</td></tr>
<tr><th id="199">199</th><td>  {Feature_HasBPERMDBit, },</td></tr>
<tr><th id="200">200</th><td>  {Feature_HasExtDivBit, },</td></tr>
<tr><th id="201">201</th><td>  {Feature_HasFPUBit, },</td></tr>
<tr><th id="202">202</th><td>  {Feature_HasHTMBit, },</td></tr>
<tr><th id="203">203</th><td>  {Feature_HasOnlyMSYNCBit, },</td></tr>
<tr><th id="204">204</th><td>  {Feature_HasP8AltivecBit, },</td></tr>
<tr><th id="205">205</th><td>  {Feature_HasP8CryptoBit, },</td></tr>
<tr><th id="206">206</th><td>  {Feature_HasP9AltivecBit, },</td></tr>
<tr><th id="207">207</th><td>  {Feature_HasSPEBit, },</td></tr>
<tr><th id="208">208</th><td>  {Feature_HasSYNCBit, },</td></tr>
<tr><th id="209">209</th><td>  {Feature_HasVSXBit, },</td></tr>
<tr><th id="210">210</th><td>  {Feature_IsISA3_0Bit, },</td></tr>
<tr><th id="211">211</th><td>  {Feature_IsISA3_1Bit, },</td></tr>
<tr><th id="212">212</th><td>  {Feature_MMABit, },</td></tr>
<tr><th id="213">213</th><td>  {Feature_PrefixInstrsBit, },</td></tr>
<tr><th id="214">214</th><td>  {Feature_HasDirectMoveBit, Feature_HasVSXBit, },</td></tr>
<tr><th id="215">215</th><td>  {Feature_HasP8VectorBit, Feature_HasVSXBit, },</td></tr>
<tr><th id="216">216</th><td>  {Feature_HasP9VectorBit, Feature_HasVSXBit, },</td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>// ComplexPattern predicates.</i></td></tr>
<tr><th id="220">220</th><td><b>enum</b> {</td></tr>
<tr><th id="221">221</th><td>  GICP_Invalid,</td></tr>
<tr><th id="222">222</th><td>};</td></tr>
<tr><th id="223">223</th><td><i>// See constructor for table contents</i></td></tr>
<tr><th id="224">224</th><td><i></i></td></tr>
<tr><th id="225">225</th><td><i>// PatFrag predicates.</i></td></tr>
<tr><th id="226">226</th><td><b>enum</b> {</td></tr>
<tr><th id="227">227</th><td>  GIPFP_I64_Predicate_Msk2Imm = GIPFP_I64_Invalid + <var>1</var>,</td></tr>
<tr><th id="228">228</th><td>  GIPFP_I64_Predicate_Msk4Imm,</td></tr>
<tr><th id="229">229</th><td>  GIPFP_I64_Predicate_Msk8Imm,</td></tr>
<tr><th id="230">230</th><td>  GIPFP_I64_Predicate_i32immNonAllOneNonZero,</td></tr>
<tr><th id="231">231</th><td>  GIPFP_I64_Predicate_imm32SExt16,</td></tr>
<tr><th id="232">232</th><td>  GIPFP_I64_Predicate_imm64SExt16,</td></tr>
<tr><th id="233">233</th><td>  GIPFP_I64_Predicate_imm64ZExt32,</td></tr>
<tr><th id="234">234</th><td>  GIPFP_I64_Predicate_immNonAllOneAnyExt8,</td></tr>
<tr><th id="235">235</th><td>  GIPFP_I64_Predicate_immSExt5NonZero,</td></tr>
<tr><th id="236">236</th><td>};</td></tr>
<tr><th id="237">237</th><td><em>bool</em> PPCInstructionSelector::testImmPredicate_I64(<em>unsigned</em> PredicateID, int64_t Imm) <em>const</em> {</td></tr>
<tr><th id="238">238</th><td>  <b>switch</b> (PredicateID) {</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> GIPFP_I64_Predicate_Msk2Imm: {</td></tr>
<tr><th id="240">240</th><td>     <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm); </td></tr>
<tr><th id="241">241</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> GIPFP_I64_Predicate_Msk4Imm: {</td></tr>
<tr><th id="245">245</th><td>     <b>return</b> isUInt&lt;<var>4</var>&gt;(Imm); </td></tr>
<tr><th id="246">246</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> GIPFP_I64_Predicate_Msk8Imm: {</td></tr>
<tr><th id="250">250</th><td>     <b>return</b> isUInt&lt;<var>8</var>&gt;(Imm); </td></tr>
<tr><th id="251">251</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td>  }</td></tr>
<tr><th id="254">254</th><td>  <b>case</b> GIPFP_I64_Predicate_i32immNonAllOneNonZero: {</td></tr>
<tr><th id="255">255</th><td>     <b>return</b> Imm &amp;&amp; (Imm != -<var>1</var>); </td></tr>
<tr><th id="256">256</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> GIPFP_I64_Predicate_imm32SExt16: {</td></tr>
<tr><th id="260">260</th><td>    </td></tr>
<tr><th id="261">261</th><td>  <i>// imm32SExt16 predicate - True if the i32 immediate fits in a 16-bit</i></td></tr>
<tr><th id="262">262</th><td><i>  // sign extended field.  Used by instructions like 'addi'.</i></td></tr>
<tr><th id="263">263</th><td>  <b>return</b> (int32_t)Imm == (<em>short</em>)Imm;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> GIPFP_I64_Predicate_imm64SExt16: {</td></tr>
<tr><th id="269">269</th><td>    </td></tr>
<tr><th id="270">270</th><td>  <i>// imm64SExt16 predicate - True if the i64 immediate fits in a 16-bit</i></td></tr>
<tr><th id="271">271</th><td><i>  // sign extended field.  Used by instructions like 'addi'.</i></td></tr>
<tr><th id="272">272</th><td>  <b>return</b> (int64_t)Imm == (<em>short</em>)Imm;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="275">275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="276">276</th><td>  }</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> GIPFP_I64_Predicate_imm64ZExt32: {</td></tr>
<tr><th id="278">278</th><td>    </td></tr>
<tr><th id="279">279</th><td>  <i>// imm64ZExt32 predicate - True if the i64 immediate fits in a 32-bit</i></td></tr>
<tr><th id="280">280</th><td><i>  // zero extended field.</i></td></tr>
<tr><th id="281">281</th><td>  <b>return</b> isUInt&lt;<var>32</var>&gt;(Imm);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> GIPFP_I64_Predicate_immNonAllOneAnyExt8: {</td></tr>
<tr><th id="287">287</th><td>    </td></tr>
<tr><th id="288">288</th><td>  <b>return</b> (isInt&lt;<var>8</var>&gt;(Imm) &amp;&amp; (Imm != -<var>1</var>)) || (isUInt&lt;<var>8</var>&gt;(Imm) &amp;&amp; (Imm != <var>0xFF</var>));</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> GIPFP_I64_Predicate_immSExt5NonZero: {</td></tr>
<tr><th id="294">294</th><td>     <b>return</b> Imm &amp;&amp; isInt&lt;<var>5</var>&gt;(Imm); </td></tr>
<tr><th id="295">295</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td><em>bool</em> PPCInstructionSelector::testImmPredicate_APFloat(<em>unsigned</em> PredicateID, <em>const</em> APFloat &amp; Imm) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="304">304</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td><em>bool</em> PPCInstructionSelector::testImmPredicate_APInt(<em>unsigned</em> PredicateID, <em>const</em> APInt &amp; Imm) <em>const</em> {</td></tr>
<tr><th id="307">307</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td><em>bool</em> PPCInstructionSelector::testMIPredicate_MI(<em>unsigned</em> PredicateID, <em>const</em> MachineInstr &amp; MI, <em>const</em> std::array&lt;<em>const</em> MachineOperand *, <var>3</var>&gt; &amp;Operands) <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>  <em>const</em> MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</td></tr>
<tr><th id="312">312</th><td>  <em>const</em> MachineRegisterInfo &amp;MRI = MF.getRegInfo();</td></tr>
<tr><th id="313">313</th><td>  (<em>void</em>)MRI;</td></tr>
<tr><th id="314">314</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="315">315</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>PPCInstructionSelector::ComplexMatcherMemFn</td></tr>
<tr><th id="319">319</th><td>PPCInstructionSelector::ComplexPredicateFns[] = {</td></tr>
<tr><th id="320">320</th><td>  <b>nullptr</b>, <i>// GICP_Invalid</i></td></tr>
<tr><th id="321">321</th><td>};</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>// Custom renderers.</i></td></tr>
<tr><th id="324">324</th><td><b>enum</b> {</td></tr>
<tr><th id="325">325</th><td>  GICR_Invalid,</td></tr>
<tr><th id="326">326</th><td>};</td></tr>
<tr><th id="327">327</th><td>PPCInstructionSelector::CustomRendererFn</td></tr>
<tr><th id="328">328</th><td>PPCInstructionSelector::CustomRenderers[] = {</td></tr>
<tr><th id="329">329</th><td>  <b>nullptr</b>, <i>// GICR_Invalid</i></td></tr>
<tr><th id="330">330</th><td>};</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><em>bool</em> PPCInstructionSelector::selectImpl(MachineInstr &amp;I, CodeGenCoverage &amp;CoverageInfo) <em>const</em> {</td></tr>
<tr><th id="333">333</th><td>  MachineFunction &amp;MF = *I.getParent()-&gt;getParent();</td></tr>
<tr><th id="334">334</th><td>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</td></tr>
<tr><th id="335">335</th><td>  <em>const</em> PredicateBitset AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="336">336</th><td>  NewMIVector OutMIs;</td></tr>
<tr><th id="337">337</th><td>  State.MIs.clear();</td></tr>
<tr><th id="338">338</th><td>  State.MIs.push_back(&amp;I);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (executeMatchTable(*<b>this</b>, OutMIs, State, ISelInfo, getMatchTable(), TII, MRI, TRI, RBI, AvailableFeatures, CoverageInfo)) {</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>const</em> int64_t *PPCInstructionSelector::getMatchTable() <em>const</em> {</td></tr>
<tr><th id="348">348</th><td>  <b>constexpr</b> <em>static</em> int64_t MatchTable0[] = {</td></tr>
<tr><th id="349">349</th><td>    GIM_SwitchOpcode, <i>/*MI*/</i><var>0</var>, <i>/*[*/</i><var>39</var>, <var>207</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 54*/</i> <var>29033</var>,</td></tr>
<tr><th id="350">350</th><td>    <i>/*TargetOpcode::G_ADD*/</i><i>/*Label 0*/</i> <var>173</var>,</td></tr>
<tr><th id="351">351</th><td>    <i>/*TargetOpcode::G_SUB*/</i><i>/*Label 1*/</i> <var>423</var>,</td></tr>
<tr><th id="352">352</th><td>    <i>/*TargetOpcode::G_MUL*/</i><i>/*Label 2*/</i> <var>760</var>,</td></tr>
<tr><th id="353">353</th><td>    <i>/*TargetOpcode::G_SDIV*/</i><i>/*Label 3*/</i> <var>936</var>,</td></tr>
<tr><th id="354">354</th><td>    <i>/*TargetOpcode::G_UDIV*/</i><i>/*Label 4*/</i> <var>1064</var>,</td></tr>
<tr><th id="355">355</th><td>    <i>/*TargetOpcode::G_SREM*/</i><i>/*Label 5*/</i> <var>1192</var>,</td></tr>
<tr><th id="356">356</th><td>    <i>/*TargetOpcode::G_UREM*/</i><i>/*Label 6*/</i> <var>1324</var>,</td></tr>
<tr><th id="357">357</th><td>    <i>/*TargetOpcode::G_AND*/</i><i>/*Label 7*/</i> <var>1456</var>,</td></tr>
<tr><th id="358">358</th><td>    <i>/*TargetOpcode::G_OR*/</i><i>/*Label 8*/</i> <var>2404</var>,</td></tr>
<tr><th id="359">359</th><td>    <i>/*TargetOpcode::G_XOR*/</i><i>/*Label 9*/</i> <var>3352</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="360">360</th><td>    <i>/*TargetOpcode::G_BUILD_VECTOR*/</i><i>/*Label 10*/</i> <var>5527</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="361">361</th><td>    <i>/*TargetOpcode::G_BITCAST*/</i><i>/*Label 11*/</i> <var>5781</var>, <var>0</var>,</td></tr>
<tr><th id="362">362</th><td>    <i>/*TargetOpcode::G_INTRINSIC_TRUNC*/</i><i>/*Label 12*/</i> <var>7356</var>,</td></tr>
<tr><th id="363">363</th><td>    <i>/*TargetOpcode::G_INTRINSIC_ROUND*/</i><i>/*Label 13*/</i> <var>7466</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="364">364</th><td>    <i>/*TargetOpcode::G_READCYCLECOUNTER*/</i><i>/*Label 14*/</i> <var>7576</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="365">365</th><td>    <i>/*TargetOpcode::G_FENCE*/</i><i>/*Label 15*/</i> <var>7594</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="366">366</th><td>    <i>/*TargetOpcode::G_INTRINSIC*/</i><i>/*Label 16*/</i> <var>7701</var>,</td></tr>
<tr><th id="367">367</th><td>    <i>/*TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS*/</i><i>/*Label 17*/</i> <var>19296</var>, <var>0</var>,</td></tr>
<tr><th id="368">368</th><td>    <i>/*TargetOpcode::G_TRUNC*/</i><i>/*Label 18*/</i> <var>21161</var>,</td></tr>
<tr><th id="369">369</th><td>    <i>/*TargetOpcode::G_CONSTANT*/</i><i>/*Label 19*/</i> <var>21301</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="370">370</th><td>    <i>/*TargetOpcode::G_SEXT*/</i><i>/*Label 20*/</i> <var>21423</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="371">371</th><td>    <i>/*TargetOpcode::G_ASHR*/</i><i>/*Label 21*/</i> <var>21445</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="372">372</th><td>    <i>/*TargetOpcode::G_SELECT*/</i><i>/*Label 22*/</i> <var>21540</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="373">373</th><td>    <i>/*TargetOpcode::G_UMULH*/</i><i>/*Label 23*/</i> <var>21782</var>,</td></tr>
<tr><th id="374">374</th><td>    <i>/*TargetOpcode::G_SMULH*/</i><i>/*Label 24*/</i> <var>21886</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="375">375</th><td>    <i>/*TargetOpcode::G_FADD*/</i><i>/*Label 25*/</i> <var>21990</var>,</td></tr>
<tr><th id="376">376</th><td>    <i>/*TargetOpcode::G_FSUB*/</i><i>/*Label 26*/</i> <var>22221</var>,</td></tr>
<tr><th id="377">377</th><td>    <i>/*TargetOpcode::G_FMUL*/</i><i>/*Label 27*/</i> <var>22452</var>,</td></tr>
<tr><th id="378">378</th><td>    <i>/*TargetOpcode::G_FMA*/</i><i>/*Label 28*/</i> <var>22665</var>, <var>0</var>,</td></tr>
<tr><th id="379">379</th><td>    <i>/*TargetOpcode::G_FDIV*/</i><i>/*Label 29*/</i> <var>23275</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="380">380</th><td>    <i>/*TargetOpcode::G_FNEG*/</i><i>/*Label 30*/</i> <var>23488</var>,</td></tr>
<tr><th id="381">381</th><td>    <i>/*TargetOpcode::G_FPEXT*/</i><i>/*Label 31*/</i> <var>25729</var>,</td></tr>
<tr><th id="382">382</th><td>    <i>/*TargetOpcode::G_FPTRUNC*/</i><i>/*Label 32*/</i> <var>25778</var>,</td></tr>
<tr><th id="383">383</th><td>    <i>/*TargetOpcode::G_FPTOSI*/</i><i>/*Label 33*/</i> <var>25838</var>,</td></tr>
<tr><th id="384">384</th><td>    <i>/*TargetOpcode::G_FPTOUI*/</i><i>/*Label 34*/</i> <var>25935</var>,</td></tr>
<tr><th id="385">385</th><td>    <i>/*TargetOpcode::G_SITOFP*/</i><i>/*Label 35*/</i> <var>26032</var>,</td></tr>
<tr><th id="386">386</th><td>    <i>/*TargetOpcode::G_UITOFP*/</i><i>/*Label 36*/</i> <var>26130</var>,</td></tr>
<tr><th id="387">387</th><td>    <i>/*TargetOpcode::G_FABS*/</i><i>/*Label 37*/</i> <var>26228</var>,</td></tr>
<tr><th id="388">388</th><td>    <i>/*TargetOpcode::G_FCOPYSIGN*/</i><i>/*Label 38*/</i> <var>26400</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="389">389</th><td>    <i>/*TargetOpcode::G_BR*/</i><i>/*Label 39*/</i> <var>26628</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="390">390</th><td>    <i>/*TargetOpcode::G_CTTZ*/</i><i>/*Label 40*/</i> <var>26641</var>, <var>0</var>,</td></tr>
<tr><th id="391">391</th><td>    <i>/*TargetOpcode::G_CTLZ*/</i><i>/*Label 41*/</i> <var>26775</var>, <var>0</var>,</td></tr>
<tr><th id="392">392</th><td>    <i>/*TargetOpcode::G_CTPOP*/</i><i>/*Label 42*/</i> <var>26905</var>,</td></tr>
<tr><th id="393">393</th><td>    <i>/*TargetOpcode::G_BSWAP*/</i><i>/*Label 43*/</i> <var>27035</var>, <var>0</var>,</td></tr>
<tr><th id="394">394</th><td>    <i>/*TargetOpcode::G_FCEIL*/</i><i>/*Label 44*/</i> <var>27084</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="395">395</th><td>    <i>/*TargetOpcode::G_FSQRT*/</i><i>/*Label 45*/</i> <var>27194</var>,</td></tr>
<tr><th id="396">396</th><td>    <i>/*TargetOpcode::G_FFLOOR*/</i><i>/*Label 46*/</i> <var>27357</var>, <var>0</var>,</td></tr>
<tr><th id="397">397</th><td>    <i>/*TargetOpcode::G_FNEARBYINT*/</i><i>/*Label 47*/</i> <var>27467</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="398">398</th><td>    <i>/*TargetOpcode::G_STRICT_FADD*/</i><i>/*Label 48*/</i> <var>27547</var>,</td></tr>
<tr><th id="399">399</th><td>    <i>/*TargetOpcode::G_STRICT_FSUB*/</i><i>/*Label 49*/</i> <var>27730</var>,</td></tr>
<tr><th id="400">400</th><td>    <i>/*TargetOpcode::G_STRICT_FMUL*/</i><i>/*Label 50*/</i> <var>27913</var>,</td></tr>
<tr><th id="401">401</th><td>    <i>/*TargetOpcode::G_STRICT_FDIV*/</i><i>/*Label 51*/</i> <var>28096</var>, <var>0</var>,</td></tr>
<tr><th id="402">402</th><td>    <i>/*TargetOpcode::G_STRICT_FMA*/</i><i>/*Label 52*/</i> <var>28279</var>,</td></tr>
<tr><th id="403">403</th><td>    <i>/*TargetOpcode::G_STRICT_FSQRT*/</i><i>/*Label 53*/</i> <var>28870</var>,</td></tr>
<tr><th id="404">404</th><td>    <i>// Label 0: @173</i></td></tr>
<tr><th id="405">405</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 62*/</i> <var>422</var>,</td></tr>
<tr><th id="406">406</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 55*/</i> <var>186</var>,</td></tr>
<tr><th id="407">407</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 56*/</i> <var>244</var>,</td></tr>
<tr><th id="408">408</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 57*/</i> <var>302</var>,</td></tr>
<tr><th id="409">409</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 58*/</i> <var>326</var>,</td></tr>
<tr><th id="410">410</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 59*/</i> <var>350</var>,</td></tr>
<tr><th id="411">411</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 60*/</i> <var>374</var>,</td></tr>
<tr><th id="412">412</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 61*/</i> <var>398</var>,</td></tr>
<tr><th id="413">413</th><td>    <i>// Label 55: @186</i></td></tr>
<tr><th id="414">414</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 63*/</i> <var>243</var>,</td></tr>
<tr><th id="415">415</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="416">416</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="417">417</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="418">418</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 64*/</i> <var>233</var>, <i>// Rule ID 99 //</i></td></tr>
<tr><th id="419">419</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="420">420</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="421">421</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm32SExt16,</td></tr>
<tr><th id="422">422</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="423">423</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="424">424</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="425">425</th><td>        <i>// (add:{ *:[i32] } i32:{ *:[i32] }:$rA, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32SExt16&gt;&gt;:$imm)  =&gt;  (ADDI:{ *:[i32] } i32:{ *:[i32] }:$rA, (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="426">426</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ADDI,</td></tr>
<tr><th id="427">427</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="428">428</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="429">429</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="430">430</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="431">431</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="432">432</th><td>        <i>// GIR_Coverage, 99,</i></td></tr>
<tr><th id="433">433</th><td>        GIR_Done,</td></tr>
<tr><th id="434">434</th><td>      <i>// Label 64: @233</i></td></tr>
<tr><th id="435">435</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 65*/</i> <var>242</var>, <i>// Rule ID 186 //</i></td></tr>
<tr><th id="436">436</th><td>        <i>// (add:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (ADD4:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="437">437</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ADD4,</td></tr>
<tr><th id="438">438</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="439">439</th><td>        <i>// GIR_Coverage, 186,</i></td></tr>
<tr><th id="440">440</th><td>        GIR_Done,</td></tr>
<tr><th id="441">441</th><td>      <i>// Label 65: @242</i></td></tr>
<tr><th id="442">442</th><td>      GIM_Reject,</td></tr>
<tr><th id="443">443</th><td>    <i>// Label 63: @243</i></td></tr>
<tr><th id="444">444</th><td>    GIM_Reject,</td></tr>
<tr><th id="445">445</th><td>    <i>// Label 56: @244</i></td></tr>
<tr><th id="446">446</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 66*/</i> <var>301</var>,</td></tr>
<tr><th id="447">447</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="448">448</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="449">449</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="450">450</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 67*/</i> <var>291</var>, <i>// Rule ID 627 //</i></td></tr>
<tr><th id="451">451</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="452">452</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="453">453</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm64SExt16,</td></tr>
<tr><th id="454">454</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="455">455</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="456">456</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="457">457</th><td>        <i>// (add:{ *:[i64] } i64:{ *:[i64] }:$rA, (imm:{ *:[i64] })&lt;&lt;P:Predicate_imm64SExt16&gt;&gt;:$imm)  =&gt;  (ADDI8:{ *:[i64] } i64:{ *:[i64] }:$rA, (imm:{ *:[i64] }):$imm)</i></td></tr>
<tr><th id="458">458</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ADDI8,</td></tr>
<tr><th id="459">459</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="460">460</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="461">461</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="462">462</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="463">463</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="464">464</th><td>        <i>// GIR_Coverage, 627,</i></td></tr>
<tr><th id="465">465</th><td>        GIR_Done,</td></tr>
<tr><th id="466">466</th><td>      <i>// Label 67: @291</i></td></tr>
<tr><th id="467">467</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 68*/</i> <var>300</var>, <i>// Rule ID 623 //</i></td></tr>
<tr><th id="468">468</th><td>        <i>// (add:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (ADD8:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="469">469</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ADD8,</td></tr>
<tr><th id="470">470</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="471">471</th><td>        <i>// GIR_Coverage, 623,</i></td></tr>
<tr><th id="472">472</th><td>        GIR_Done,</td></tr>
<tr><th id="473">473</th><td>      <i>// Label 68: @300</i></td></tr>
<tr><th id="474">474</th><td>      GIM_Reject,</td></tr>
<tr><th id="475">475</th><td>    <i>// Label 66: @301</i></td></tr>
<tr><th id="476">476</th><td>    GIM_Reject,</td></tr>
<tr><th id="477">477</th><td>    <i>// Label 57: @302</i></td></tr>
<tr><th id="478">478</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 69*/</i> <var>325</var>, <i>// Rule ID 454 //</i></td></tr>
<tr><th id="479">479</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="480">480</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="481">481</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="482">482</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="483">483</th><td>      <i>// (add:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VADDUQM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="484">484</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUQM,</td></tr>
<tr><th id="485">485</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="486">486</th><td>      <i>// GIR_Coverage, 454,</i></td></tr>
<tr><th id="487">487</th><td>      GIR_Done,</td></tr>
<tr><th id="488">488</th><td>    <i>// Label 69: @325</i></td></tr>
<tr><th id="489">489</th><td>    GIM_Reject,</td></tr>
<tr><th id="490">490</th><td>    <i>// Label 58: @326</i></td></tr>
<tr><th id="491">491</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 70*/</i> <var>349</var>, <i>// Rule ID 453 //</i></td></tr>
<tr><th id="492">492</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="493">493</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="494">494</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="495">495</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="496">496</th><td>      <i>// (add:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VADDUDM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="497">497</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUDM,</td></tr>
<tr><th id="498">498</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="499">499</th><td>      <i>// GIR_Coverage, 453,</i></td></tr>
<tr><th id="500">500</th><td>      GIR_Done,</td></tr>
<tr><th id="501">501</th><td>    <i>// Label 70: @349</i></td></tr>
<tr><th id="502">502</th><td>    GIM_Reject,</td></tr>
<tr><th id="503">503</th><td>    <i>// Label 59: @350</i></td></tr>
<tr><th id="504">504</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 71*/</i> <var>373</var>, <i>// Rule ID 287 //</i></td></tr>
<tr><th id="505">505</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="506">506</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="507">507</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="508">508</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="509">509</th><td>      <i>// (add:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VADDUWM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="510">510</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUWM,</td></tr>
<tr><th id="511">511</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="512">512</th><td>      <i>// GIR_Coverage, 287,</i></td></tr>
<tr><th id="513">513</th><td>      GIR_Done,</td></tr>
<tr><th id="514">514</th><td>    <i>// Label 71: @373</i></td></tr>
<tr><th id="515">515</th><td>    GIM_Reject,</td></tr>
<tr><th id="516">516</th><td>    <i>// Label 60: @374</i></td></tr>
<tr><th id="517">517</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 72*/</i> <var>397</var>, <i>// Rule ID 286 //</i></td></tr>
<tr><th id="518">518</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="519">519</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="520">520</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="521">521</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="522">522</th><td>      <i>// (add:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VADDUHM:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="523">523</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUHM,</td></tr>
<tr><th id="524">524</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="525">525</th><td>      <i>// GIR_Coverage, 286,</i></td></tr>
<tr><th id="526">526</th><td>      GIR_Done,</td></tr>
<tr><th id="527">527</th><td>    <i>// Label 72: @397</i></td></tr>
<tr><th id="528">528</th><td>    GIM_Reject,</td></tr>
<tr><th id="529">529</th><td>    <i>// Label 61: @398</i></td></tr>
<tr><th id="530">530</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 73*/</i> <var>421</var>, <i>// Rule ID 285 //</i></td></tr>
<tr><th id="531">531</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="532">532</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="533">533</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="534">534</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="535">535</th><td>      <i>// (add:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VADDUBM:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="536">536</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUBM,</td></tr>
<tr><th id="537">537</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="538">538</th><td>      <i>// GIR_Coverage, 285,</i></td></tr>
<tr><th id="539">539</th><td>      GIR_Done,</td></tr>
<tr><th id="540">540</th><td>    <i>// Label 73: @421</i></td></tr>
<tr><th id="541">541</th><td>    GIM_Reject,</td></tr>
<tr><th id="542">542</th><td>    <i>// Label 62: @422</i></td></tr>
<tr><th id="543">543</th><td>    GIM_Reject,</td></tr>
<tr><th id="544">544</th><td>    <i>// Label 1: @423</i></td></tr>
<tr><th id="545">545</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 81*/</i> <var>759</var>,</td></tr>
<tr><th id="546">546</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 74*/</i> <var>436</var>,</td></tr>
<tr><th id="547">547</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 75*/</i> <var>496</var>,</td></tr>
<tr><th id="548">548</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 76*/</i> <var>556</var>,</td></tr>
<tr><th id="549">549</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 77*/</i> <var>580</var>,</td></tr>
<tr><th id="550">550</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 78*/</i> <var>652</var>,</td></tr>
<tr><th id="551">551</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 79*/</i> <var>711</var>,</td></tr>
<tr><th id="552">552</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 80*/</i> <var>735</var>,</td></tr>
<tr><th id="553">553</th><td>    <i>// Label 74: @436</i></td></tr>
<tr><th id="554">554</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 82*/</i> <var>495</var>,</td></tr>
<tr><th id="555">555</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="556">556</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="557">557</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="558">558</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 83*/</i> <var>472</var>, <i>// Rule ID 198 //</i></td></tr>
<tr><th id="559">559</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <var>0</var>,</td></tr>
<tr><th id="560">560</th><td>        <i>// (sub:{ *:[i32] } 0:{ *:[i32] }, i32:{ *:[i32] }:$rA)  =&gt;  (NEG:{ *:[i32] } i32:{ *:[i32] }:$rA)</i></td></tr>
<tr><th id="561">561</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NEG,</td></tr>
<tr><th id="562">562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="563">563</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="564">564</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="565">565</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="566">566</th><td>        <i>// GIR_Coverage, 198,</i></td></tr>
<tr><th id="567">567</th><td>        GIR_Done,</td></tr>
<tr><th id="568">568</th><td>      <i>// Label 83: @472</i></td></tr>
<tr><th id="569">569</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 84*/</i> <var>494</var>, <i>// Rule ID 196 //</i></td></tr>
<tr><th id="570">570</th><td>        <i>// (sub:{ *:[i32] } i32:{ *:[i32] }:$rB, i32:{ *:[i32] }:$rA)  =&gt;  (SUBF:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="571">571</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SUBF,</td></tr>
<tr><th id="572">572</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="573">573</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="574">574</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="575">575</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="576">576</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="577">577</th><td>        <i>// GIR_Coverage, 196,</i></td></tr>
<tr><th id="578">578</th><td>        GIR_Done,</td></tr>
<tr><th id="579">579</th><td>      <i>// Label 84: @494</i></td></tr>
<tr><th id="580">580</th><td>      GIM_Reject,</td></tr>
<tr><th id="581">581</th><td>    <i>// Label 82: @495</i></td></tr>
<tr><th id="582">582</th><td>    GIM_Reject,</td></tr>
<tr><th id="583">583</th><td>    <i>// Label 75: @496</i></td></tr>
<tr><th id="584">584</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 85*/</i> <var>555</var>,</td></tr>
<tr><th id="585">585</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="586">586</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="587">587</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="588">588</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 86*/</i> <var>532</var>, <i>// Rule ID 632 //</i></td></tr>
<tr><th id="589">589</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <var>0</var>,</td></tr>
<tr><th id="590">590</th><td>        <i>// (sub:{ *:[i64] } 0:{ *:[i64] }, i64:{ *:[i64] }:$rA)  =&gt;  (NEG8:{ *:[i64] } i64:{ *:[i64] }:$rA)</i></td></tr>
<tr><th id="591">591</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NEG8,</td></tr>
<tr><th id="592">592</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="593">593</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="594">594</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="595">595</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="596">596</th><td>        <i>// GIR_Coverage, 632,</i></td></tr>
<tr><th id="597">597</th><td>        GIR_Done,</td></tr>
<tr><th id="598">598</th><td>      <i>// Label 86: @532</i></td></tr>
<tr><th id="599">599</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 87*/</i> <var>554</var>, <i>// Rule ID 631 //</i></td></tr>
<tr><th id="600">600</th><td>        <i>// (sub:{ *:[i64] } i64:{ *:[i64] }:$rB, i64:{ *:[i64] }:$rA)  =&gt;  (SUBF8:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="601">601</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SUBF8,</td></tr>
<tr><th id="602">602</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="603">603</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="604">604</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="605">605</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="606">606</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="607">607</th><td>        <i>// GIR_Coverage, 631,</i></td></tr>
<tr><th id="608">608</th><td>        GIR_Done,</td></tr>
<tr><th id="609">609</th><td>      <i>// Label 87: @554</i></td></tr>
<tr><th id="610">610</th><td>      GIM_Reject,</td></tr>
<tr><th id="611">611</th><td>    <i>// Label 85: @555</i></td></tr>
<tr><th id="612">612</th><td>    GIM_Reject,</td></tr>
<tr><th id="613">613</th><td>    <i>// Label 76: @556</i></td></tr>
<tr><th id="614">614</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 88*/</i> <var>579</var>, <i>// Rule ID 459 //</i></td></tr>
<tr><th id="615">615</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="616">616</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="617">617</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="618">618</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="619">619</th><td>      <i>// (sub:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VSUBUQM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="620">620</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUQM,</td></tr>
<tr><th id="621">621</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="622">622</th><td>      <i>// GIR_Coverage, 459,</i></td></tr>
<tr><th id="623">623</th><td>      GIR_Done,</td></tr>
<tr><th id="624">624</th><td>    <i>// Label 88: @579</i></td></tr>
<tr><th id="625">625</th><td>    GIM_Reject,</td></tr>
<tr><th id="626">626</th><td>    <i>// Label 77: @580</i></td></tr>
<tr><th id="627">627</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 89*/</i> <var>651</var>,</td></tr>
<tr><th id="628">628</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="629">629</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="630">630</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="631">631</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 90*/</i> <var>639</var>, <i>// Rule ID 526 //</i></td></tr>
<tr><th id="632">632</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="633">633</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="634">634</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="635">635</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="636">636</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="637">637</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="638">638</th><td>        GIM_CheckIsBuildVectorAllZeros, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="639">639</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="640">640</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="641">641</th><td>        <i>// (sub:{ *:[v2i64] } (bitconvert:{ *:[v2i64] } immAllZerosV:{ *:[v4i32] }), v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VNEGD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="642">642</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNEGD,</td></tr>
<tr><th id="643">643</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="644">644</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="645">645</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="646">646</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="647">647</th><td>        <i>// GIR_Coverage, 526,</i></td></tr>
<tr><th id="648">648</th><td>        GIR_Done,</td></tr>
<tr><th id="649">649</th><td>      <i>// Label 90: @639</i></td></tr>
<tr><th id="650">650</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 91*/</i> <var>650</var>, <i>// Rule ID 458 //</i></td></tr>
<tr><th id="651">651</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="652">652</th><td>        <i>// (sub:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VSUBUDM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="653">653</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUDM,</td></tr>
<tr><th id="654">654</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="655">655</th><td>        <i>// GIR_Coverage, 458,</i></td></tr>
<tr><th id="656">656</th><td>        GIR_Done,</td></tr>
<tr><th id="657">657</th><td>      <i>// Label 91: @650</i></td></tr>
<tr><th id="658">658</th><td>      GIM_Reject,</td></tr>
<tr><th id="659">659</th><td>    <i>// Label 89: @651</i></td></tr>
<tr><th id="660">660</th><td>    GIM_Reject,</td></tr>
<tr><th id="661">661</th><td>    <i>// Label 78: @652</i></td></tr>
<tr><th id="662">662</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 92*/</i> <var>710</var>,</td></tr>
<tr><th id="663">663</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="664">664</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="665">665</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="666">666</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 93*/</i> <var>698</var>, <i>// Rule ID 525 //</i></td></tr>
<tr><th id="667">667</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="668">668</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="669">669</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="670">670</th><td>        GIM_CheckIsBuildVectorAllZeros, <i>/*MI*/</i><var>1</var>,</td></tr>
<tr><th id="671">671</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="672">672</th><td>        <i>// (sub:{ *:[v4i32] } immAllZerosV:{ *:[v4i32] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VNEGW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="673">673</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNEGW,</td></tr>
<tr><th id="674">674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="675">675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="676">676</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="677">677</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="678">678</th><td>        <i>// GIR_Coverage, 525,</i></td></tr>
<tr><th id="679">679</th><td>        GIR_Done,</td></tr>
<tr><th id="680">680</th><td>      <i>// Label 93: @698</i></td></tr>
<tr><th id="681">681</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 94*/</i> <var>709</var>, <i>// Rule ID 357 //</i></td></tr>
<tr><th id="682">682</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="683">683</th><td>        <i>// (sub:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUBUWM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="684">684</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUWM,</td></tr>
<tr><th id="685">685</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="686">686</th><td>        <i>// GIR_Coverage, 357,</i></td></tr>
<tr><th id="687">687</th><td>        GIR_Done,</td></tr>
<tr><th id="688">688</th><td>      <i>// Label 94: @709</i></td></tr>
<tr><th id="689">689</th><td>      GIM_Reject,</td></tr>
<tr><th id="690">690</th><td>    <i>// Label 92: @710</i></td></tr>
<tr><th id="691">691</th><td>    GIM_Reject,</td></tr>
<tr><th id="692">692</th><td>    <i>// Label 79: @711</i></td></tr>
<tr><th id="693">693</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 95*/</i> <var>734</var>, <i>// Rule ID 356 //</i></td></tr>
<tr><th id="694">694</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="695">695</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="696">696</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="697">697</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="698">698</th><td>      <i>// (sub:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSUBUHM:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="699">699</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUHM,</td></tr>
<tr><th id="700">700</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="701">701</th><td>      <i>// GIR_Coverage, 356,</i></td></tr>
<tr><th id="702">702</th><td>      GIR_Done,</td></tr>
<tr><th id="703">703</th><td>    <i>// Label 95: @734</i></td></tr>
<tr><th id="704">704</th><td>    GIM_Reject,</td></tr>
<tr><th id="705">705</th><td>    <i>// Label 80: @735</i></td></tr>
<tr><th id="706">706</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 96*/</i> <var>758</var>, <i>// Rule ID 355 //</i></td></tr>
<tr><th id="707">707</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="708">708</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="709">709</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="710">710</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="711">711</th><td>      <i>// (sub:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSUBUBM:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="712">712</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUBM,</td></tr>
<tr><th id="713">713</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="714">714</th><td>      <i>// GIR_Coverage, 355,</i></td></tr>
<tr><th id="715">715</th><td>      GIR_Done,</td></tr>
<tr><th id="716">716</th><td>    <i>// Label 96: @758</i></td></tr>
<tr><th id="717">717</th><td>    GIM_Reject,</td></tr>
<tr><th id="718">718</th><td>    <i>// Label 81: @759</i></td></tr>
<tr><th id="719">719</th><td>    GIM_Reject,</td></tr>
<tr><th id="720">720</th><td>    <i>// Label 2: @760</i></td></tr>
<tr><th id="721">721</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 101*/</i> <var>935</var>,</td></tr>
<tr><th id="722">722</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 97*/</i> <var>771</var>,</td></tr>
<tr><th id="723">723</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 98*/</i> <var>829</var>, <var>0</var>,</td></tr>
<tr><th id="724">724</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 99*/</i> <var>887</var>,</td></tr>
<tr><th id="725">725</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 100*/</i> <var>911</var>,</td></tr>
<tr><th id="726">726</th><td>    <i>// Label 97: @771</i></td></tr>
<tr><th id="727">727</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 102*/</i> <var>828</var>,</td></tr>
<tr><th id="728">728</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="729">729</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="730">730</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="731">731</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 103*/</i> <var>818</var>, <i>// Rule ID 103 //</i></td></tr>
<tr><th id="732">732</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="733">733</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="734">734</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm32SExt16,</td></tr>
<tr><th id="735">735</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="736">736</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="737">737</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="738">738</th><td>        <i>// (mul:{ *:[i32] } i32:{ *:[i32] }:$rA, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32SExt16&gt;&gt;:$imm)  =&gt;  (MULLI:{ *:[i32] } i32:{ *:[i32] }:$rA, (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="739">739</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULLI,</td></tr>
<tr><th id="740">740</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="741">741</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="742">742</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="743">743</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="744">744</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="745">745</th><td>        <i>// GIR_Coverage, 103,</i></td></tr>
<tr><th id="746">746</th><td>        GIR_Done,</td></tr>
<tr><th id="747">747</th><td>      <i>// Label 103: @818</i></td></tr>
<tr><th id="748">748</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 104*/</i> <var>827</var>, <i>// Rule ID 195 //</i></td></tr>
<tr><th id="749">749</th><td>        <i>// (mul:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (MULLW:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="750">750</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULLW,</td></tr>
<tr><th id="751">751</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="752">752</th><td>        <i>// GIR_Coverage, 195,</i></td></tr>
<tr><th id="753">753</th><td>        GIR_Done,</td></tr>
<tr><th id="754">754</th><td>      <i>// Label 104: @827</i></td></tr>
<tr><th id="755">755</th><td>      GIM_Reject,</td></tr>
<tr><th id="756">756</th><td>    <i>// Label 102: @828</i></td></tr>
<tr><th id="757">757</th><td>    GIM_Reject,</td></tr>
<tr><th id="758">758</th><td>    <i>// Label 98: @829</i></td></tr>
<tr><th id="759">759</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 105*/</i> <var>886</var>,</td></tr>
<tr><th id="760">760</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="761">761</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="762">762</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="763">763</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 106*/</i> <var>876</var>, <i>// Rule ID 666 //</i></td></tr>
<tr><th id="764">764</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="765">765</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="766">766</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm64SExt16,</td></tr>
<tr><th id="767">767</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="768">768</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="769">769</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="770">770</th><td>        <i>// (mul:{ *:[i64] } i64:{ *:[i64] }:$rA, (imm:{ *:[i64] })&lt;&lt;P:Predicate_imm64SExt16&gt;&gt;:$imm)  =&gt;  (MULLI8:{ *:[i64] } i64:{ *:[i64] }:$rA, (imm:{ *:[i64] }):$imm)</i></td></tr>
<tr><th id="771">771</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULLI8,</td></tr>
<tr><th id="772">772</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="773">773</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="774">774</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="775">775</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="776">776</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="777">777</th><td>        <i>// GIR_Coverage, 666,</i></td></tr>
<tr><th id="778">778</th><td>        GIR_Done,</td></tr>
<tr><th id="779">779</th><td>      <i>// Label 106: @876</i></td></tr>
<tr><th id="780">780</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 107*/</i> <var>885</var>, <i>// Rule ID 665 //</i></td></tr>
<tr><th id="781">781</th><td>        <i>// (mul:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (MULLD:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="782">782</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULLD,</td></tr>
<tr><th id="783">783</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="784">784</th><td>        <i>// GIR_Coverage, 665,</i></td></tr>
<tr><th id="785">785</th><td>        GIR_Done,</td></tr>
<tr><th id="786">786</th><td>      <i>// Label 107: @885</i></td></tr>
<tr><th id="787">787</th><td>      GIM_Reject,</td></tr>
<tr><th id="788">788</th><td>    <i>// Label 105: @886</i></td></tr>
<tr><th id="789">789</th><td>    GIM_Reject,</td></tr>
<tr><th id="790">790</th><td>    <i>// Label 99: @887</i></td></tr>
<tr><th id="791">791</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 108*/</i> <var>910</var>, <i>// Rule ID 1073 //</i></td></tr>
<tr><th id="792">792</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="793">793</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="794">794</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="795">795</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="796">796</th><td>      <i>// (mul:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULLD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="797">797</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULLD,</td></tr>
<tr><th id="798">798</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="799">799</th><td>      <i>// GIR_Coverage, 1073,</i></td></tr>
<tr><th id="800">800</th><td>      GIR_Done,</td></tr>
<tr><th id="801">801</th><td>    <i>// Label 108: @910</i></td></tr>
<tr><th id="802">802</th><td>    GIM_Reject,</td></tr>
<tr><th id="803">803</th><td>    <i>// Label 100: @911</i></td></tr>
<tr><th id="804">804</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 109*/</i> <var>934</var>, <i>// Rule ID 445 //</i></td></tr>
<tr><th id="805">805</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="806">806</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="807">807</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="808">808</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="809">809</th><td>      <i>// (mul:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULUWM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="810">810</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULUWM,</td></tr>
<tr><th id="811">811</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="812">812</th><td>      <i>// GIR_Coverage, 445,</i></td></tr>
<tr><th id="813">813</th><td>      GIR_Done,</td></tr>
<tr><th id="814">814</th><td>    <i>// Label 109: @934</i></td></tr>
<tr><th id="815">815</th><td>    GIM_Reject,</td></tr>
<tr><th id="816">816</th><td>    <i>// Label 101: @935</i></td></tr>
<tr><th id="817">817</th><td>    GIM_Reject,</td></tr>
<tr><th id="818">818</th><td>    <i>// Label 3: @936</i></td></tr>
<tr><th id="819">819</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 115*/</i> <var>1063</var>,</td></tr>
<tr><th id="820">820</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 110*/</i> <var>947</var>,</td></tr>
<tr><th id="821">821</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 111*/</i> <var>969</var>,</td></tr>
<tr><th id="822">822</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 112*/</i> <var>991</var>,</td></tr>
<tr><th id="823">823</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 113*/</i> <var>1015</var>,</td></tr>
<tr><th id="824">824</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 114*/</i> <var>1039</var>,</td></tr>
<tr><th id="825">825</th><td>    <i>// Label 110: @947</i></td></tr>
<tr><th id="826">826</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 116*/</i> <var>968</var>, <i>// Rule ID 189 //</i></td></tr>
<tr><th id="827">827</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="828">828</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="829">829</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="830">830</th><td>      <i>// (sdiv:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (DIVW:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="831">831</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVW,</td></tr>
<tr><th id="832">832</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="833">833</th><td>      <i>// GIR_Coverage, 189,</i></td></tr>
<tr><th id="834">834</th><td>      GIR_Done,</td></tr>
<tr><th id="835">835</th><td>    <i>// Label 116: @968</i></td></tr>
<tr><th id="836">836</th><td>    GIM_Reject,</td></tr>
<tr><th id="837">837</th><td>    <i>// Label 111: @969</i></td></tr>
<tr><th id="838">838</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 117*/</i> <var>990</var>, <i>// Rule ID 657 //</i></td></tr>
<tr><th id="839">839</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="840">840</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="841">841</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="842">842</th><td>      <i>// (sdiv:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (DIVD:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="843">843</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVD,</td></tr>
<tr><th id="844">844</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="845">845</th><td>      <i>// GIR_Coverage, 657,</i></td></tr>
<tr><th id="846">846</th><td>      GIR_Done,</td></tr>
<tr><th id="847">847</th><td>    <i>// Label 117: @990</i></td></tr>
<tr><th id="848">848</th><td>    GIM_Reject,</td></tr>
<tr><th id="849">849</th><td>    <i>// Label 112: @991</i></td></tr>
<tr><th id="850">850</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 118*/</i> <var>1014</var>, <i>// Rule ID 1095 //</i></td></tr>
<tr><th id="851">851</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="852">852</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="853">853</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="854">854</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="855">855</th><td>      <i>// (sdiv:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VDIVSQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="856">856</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVSQ,</td></tr>
<tr><th id="857">857</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="858">858</th><td>      <i>// GIR_Coverage, 1095,</i></td></tr>
<tr><th id="859">859</th><td>      GIR_Done,</td></tr>
<tr><th id="860">860</th><td>    <i>// Label 118: @1014</i></td></tr>
<tr><th id="861">861</th><td>    GIM_Reject,</td></tr>
<tr><th id="862">862</th><td>    <i>// Label 113: @1015</i></td></tr>
<tr><th id="863">863</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 119*/</i> <var>1038</var>, <i>// Rule ID 1084 //</i></td></tr>
<tr><th id="864">864</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="865">865</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="866">866</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="867">867</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="868">868</th><td>      <i>// (sdiv:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VDIVSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="869">869</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVSD,</td></tr>
<tr><th id="870">870</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="871">871</th><td>      <i>// GIR_Coverage, 1084,</i></td></tr>
<tr><th id="872">872</th><td>      GIR_Done,</td></tr>
<tr><th id="873">873</th><td>    <i>// Label 119: @1038</i></td></tr>
<tr><th id="874">874</th><td>    GIM_Reject,</td></tr>
<tr><th id="875">875</th><td>    <i>// Label 114: @1039</i></td></tr>
<tr><th id="876">876</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 120*/</i> <var>1062</var>, <i>// Rule ID 1082 //</i></td></tr>
<tr><th id="877">877</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="878">878</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="879">879</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="880">880</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="881">881</th><td>      <i>// (sdiv:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VDIVSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="882">882</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVSW,</td></tr>
<tr><th id="883">883</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="884">884</th><td>      <i>// GIR_Coverage, 1082,</i></td></tr>
<tr><th id="885">885</th><td>      GIR_Done,</td></tr>
<tr><th id="886">886</th><td>    <i>// Label 120: @1062</i></td></tr>
<tr><th id="887">887</th><td>    GIM_Reject,</td></tr>
<tr><th id="888">888</th><td>    <i>// Label 115: @1063</i></td></tr>
<tr><th id="889">889</th><td>    GIM_Reject,</td></tr>
<tr><th id="890">890</th><td>    <i>// Label 4: @1064</i></td></tr>
<tr><th id="891">891</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 126*/</i> <var>1191</var>,</td></tr>
<tr><th id="892">892</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 121*/</i> <var>1075</var>,</td></tr>
<tr><th id="893">893</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 122*/</i> <var>1097</var>,</td></tr>
<tr><th id="894">894</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 123*/</i> <var>1119</var>,</td></tr>
<tr><th id="895">895</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 124*/</i> <var>1143</var>,</td></tr>
<tr><th id="896">896</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 125*/</i> <var>1167</var>,</td></tr>
<tr><th id="897">897</th><td>    <i>// Label 121: @1075</i></td></tr>
<tr><th id="898">898</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 127*/</i> <var>1096</var>, <i>// Rule ID 190 //</i></td></tr>
<tr><th id="899">899</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="900">900</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="901">901</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="902">902</th><td>      <i>// (udiv:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (DIVWU:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="903">903</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVWU,</td></tr>
<tr><th id="904">904</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="905">905</th><td>      <i>// GIR_Coverage, 190,</i></td></tr>
<tr><th id="906">906</th><td>      GIR_Done,</td></tr>
<tr><th id="907">907</th><td>    <i>// Label 127: @1096</i></td></tr>
<tr><th id="908">908</th><td>    GIM_Reject,</td></tr>
<tr><th id="909">909</th><td>    <i>// Label 122: @1097</i></td></tr>
<tr><th id="910">910</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 128*/</i> <var>1118</var>, <i>// Rule ID 658 //</i></td></tr>
<tr><th id="911">911</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="912">912</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="913">913</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="914">914</th><td>      <i>// (udiv:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (DIVDU:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="915">915</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVDU,</td></tr>
<tr><th id="916">916</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="917">917</th><td>      <i>// GIR_Coverage, 658,</i></td></tr>
<tr><th id="918">918</th><td>      GIR_Done,</td></tr>
<tr><th id="919">919</th><td>    <i>// Label 128: @1118</i></td></tr>
<tr><th id="920">920</th><td>    GIM_Reject,</td></tr>
<tr><th id="921">921</th><td>    <i>// Label 123: @1119</i></td></tr>
<tr><th id="922">922</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 129*/</i> <var>1142</var>, <i>// Rule ID 1096 //</i></td></tr>
<tr><th id="923">923</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="924">924</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="925">925</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="926">926</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="927">927</th><td>      <i>// (udiv:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VDIVUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="928">928</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVUQ,</td></tr>
<tr><th id="929">929</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="930">930</th><td>      <i>// GIR_Coverage, 1096,</i></td></tr>
<tr><th id="931">931</th><td>      GIR_Done,</td></tr>
<tr><th id="932">932</th><td>    <i>// Label 129: @1142</i></td></tr>
<tr><th id="933">933</th><td>    GIM_Reject,</td></tr>
<tr><th id="934">934</th><td>    <i>// Label 124: @1143</i></td></tr>
<tr><th id="935">935</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 130*/</i> <var>1166</var>, <i>// Rule ID 1085 //</i></td></tr>
<tr><th id="936">936</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="937">937</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="938">938</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="939">939</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="940">940</th><td>      <i>// (udiv:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VDIVUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="941">941</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVUD,</td></tr>
<tr><th id="942">942</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="943">943</th><td>      <i>// GIR_Coverage, 1085,</i></td></tr>
<tr><th id="944">944</th><td>      GIR_Done,</td></tr>
<tr><th id="945">945</th><td>    <i>// Label 130: @1166</i></td></tr>
<tr><th id="946">946</th><td>    GIM_Reject,</td></tr>
<tr><th id="947">947</th><td>    <i>// Label 125: @1167</i></td></tr>
<tr><th id="948">948</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 131*/</i> <var>1190</var>, <i>// Rule ID 1083 //</i></td></tr>
<tr><th id="949">949</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="950">950</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="951">951</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="952">952</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="953">953</th><td>      <i>// (udiv:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VDIVUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="954">954</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVUW,</td></tr>
<tr><th id="955">955</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="956">956</th><td>      <i>// GIR_Coverage, 1083,</i></td></tr>
<tr><th id="957">957</th><td>      GIR_Done,</td></tr>
<tr><th id="958">958</th><td>    <i>// Label 131: @1190</i></td></tr>
<tr><th id="959">959</th><td>    GIM_Reject,</td></tr>
<tr><th id="960">960</th><td>    <i>// Label 126: @1191</i></td></tr>
<tr><th id="961">961</th><td>    GIM_Reject,</td></tr>
<tr><th id="962">962</th><td>    <i>// Label 5: @1192</i></td></tr>
<tr><th id="963">963</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 137*/</i> <var>1323</var>,</td></tr>
<tr><th id="964">964</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 132*/</i> <var>1203</var>,</td></tr>
<tr><th id="965">965</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 133*/</i> <var>1227</var>,</td></tr>
<tr><th id="966">966</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 134*/</i> <var>1251</var>,</td></tr>
<tr><th id="967">967</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 135*/</i> <var>1275</var>,</td></tr>
<tr><th id="968">968</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 136*/</i> <var>1299</var>,</td></tr>
<tr><th id="969">969</th><td>    <i>// Label 132: @1203</i></td></tr>
<tr><th id="970">970</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 138*/</i> <var>1226</var>, <i>// Rule ID 184 //</i></td></tr>
<tr><th id="971">971</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="972">972</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="973">973</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="974">974</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="975">975</th><td>      <i>// (srem:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (MODSW:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="976">976</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MODSW,</td></tr>
<tr><th id="977">977</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="978">978</th><td>      <i>// GIR_Coverage, 184,</i></td></tr>
<tr><th id="979">979</th><td>      GIR_Done,</td></tr>
<tr><th id="980">980</th><td>    <i>// Label 138: @1226</i></td></tr>
<tr><th id="981">981</th><td>    GIM_Reject,</td></tr>
<tr><th id="982">982</th><td>    <i>// Label 133: @1227</i></td></tr>
<tr><th id="983">983</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 139*/</i> <var>1250</var>, <i>// Rule ID 662 //</i></td></tr>
<tr><th id="984">984</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="985">985</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="986">986</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="987">987</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="988">988</th><td>      <i>// (srem:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (MODSD:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="989">989</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MODSD,</td></tr>
<tr><th id="990">990</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="991">991</th><td>      <i>// GIR_Coverage, 662,</i></td></tr>
<tr><th id="992">992</th><td>      GIR_Done,</td></tr>
<tr><th id="993">993</th><td>    <i>// Label 139: @1250</i></td></tr>
<tr><th id="994">994</th><td>    GIM_Reject,</td></tr>
<tr><th id="995">995</th><td>    <i>// Label 134: @1251</i></td></tr>
<tr><th id="996">996</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 140*/</i> <var>1274</var>, <i>// Rule ID 1105 //</i></td></tr>
<tr><th id="997">997</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="998">998</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="999">999</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="1000">1000</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1001">1001</th><td>      <i>// (srem:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VMODSQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="1002">1002</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODSQ,</td></tr>
<tr><th id="1003">1003</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1004">1004</th><td>      <i>// GIR_Coverage, 1105,</i></td></tr>
<tr><th id="1005">1005</th><td>      GIR_Done,</td></tr>
<tr><th id="1006">1006</th><td>    <i>// Label 140: @1274</i></td></tr>
<tr><th id="1007">1007</th><td>    GIM_Reject,</td></tr>
<tr><th id="1008">1008</th><td>    <i>// Label 135: @1275</i></td></tr>
<tr><th id="1009">1009</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 141*/</i> <var>1298</var>, <i>// Rule ID 1080 //</i></td></tr>
<tr><th id="1010">1010</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="1011">1011</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1012">1012</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1013">1013</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1014">1014</th><td>      <i>// (srem:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMODSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="1015">1015</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODSD,</td></tr>
<tr><th id="1016">1016</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1017">1017</th><td>      <i>// GIR_Coverage, 1080,</i></td></tr>
<tr><th id="1018">1018</th><td>      GIR_Done,</td></tr>
<tr><th id="1019">1019</th><td>    <i>// Label 141: @1298</i></td></tr>
<tr><th id="1020">1020</th><td>    GIM_Reject,</td></tr>
<tr><th id="1021">1021</th><td>    <i>// Label 136: @1299</i></td></tr>
<tr><th id="1022">1022</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 142*/</i> <var>1322</var>, <i>// Rule ID 1078 //</i></td></tr>
<tr><th id="1023">1023</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="1024">1024</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1025">1025</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1026">1026</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1027">1027</th><td>      <i>// (srem:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMODSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1028">1028</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODSW,</td></tr>
<tr><th id="1029">1029</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1030">1030</th><td>      <i>// GIR_Coverage, 1078,</i></td></tr>
<tr><th id="1031">1031</th><td>      GIR_Done,</td></tr>
<tr><th id="1032">1032</th><td>    <i>// Label 142: @1322</i></td></tr>
<tr><th id="1033">1033</th><td>    GIM_Reject,</td></tr>
<tr><th id="1034">1034</th><td>    <i>// Label 137: @1323</i></td></tr>
<tr><th id="1035">1035</th><td>    GIM_Reject,</td></tr>
<tr><th id="1036">1036</th><td>    <i>// Label 6: @1324</i></td></tr>
<tr><th id="1037">1037</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 148*/</i> <var>1455</var>,</td></tr>
<tr><th id="1038">1038</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 143*/</i> <var>1335</var>,</td></tr>
<tr><th id="1039">1039</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 144*/</i> <var>1359</var>,</td></tr>
<tr><th id="1040">1040</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 145*/</i> <var>1383</var>,</td></tr>
<tr><th id="1041">1041</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 146*/</i> <var>1407</var>,</td></tr>
<tr><th id="1042">1042</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 147*/</i> <var>1431</var>,</td></tr>
<tr><th id="1043">1043</th><td>    <i>// Label 143: @1335</i></td></tr>
<tr><th id="1044">1044</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 149*/</i> <var>1358</var>, <i>// Rule ID 185 //</i></td></tr>
<tr><th id="1045">1045</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="1046">1046</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1047">1047</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1048">1048</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="1049">1049</th><td>      <i>// (urem:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (MODUW:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1050">1050</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MODUW,</td></tr>
<tr><th id="1051">1051</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1052">1052</th><td>      <i>// GIR_Coverage, 185,</i></td></tr>
<tr><th id="1053">1053</th><td>      GIR_Done,</td></tr>
<tr><th id="1054">1054</th><td>    <i>// Label 149: @1358</i></td></tr>
<tr><th id="1055">1055</th><td>    GIM_Reject,</td></tr>
<tr><th id="1056">1056</th><td>    <i>// Label 144: @1359</i></td></tr>
<tr><th id="1057">1057</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 150*/</i> <var>1382</var>, <i>// Rule ID 663 //</i></td></tr>
<tr><th id="1058">1058</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="1059">1059</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1060">1060</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1061">1061</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="1062">1062</th><td>      <i>// (urem:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (MODUD:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1063">1063</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MODUD,</td></tr>
<tr><th id="1064">1064</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1065">1065</th><td>      <i>// GIR_Coverage, 663,</i></td></tr>
<tr><th id="1066">1066</th><td>      GIR_Done,</td></tr>
<tr><th id="1067">1067</th><td>    <i>// Label 150: @1382</i></td></tr>
<tr><th id="1068">1068</th><td>    GIM_Reject,</td></tr>
<tr><th id="1069">1069</th><td>    <i>// Label 145: @1383</i></td></tr>
<tr><th id="1070">1070</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 151*/</i> <var>1406</var>, <i>// Rule ID 1106 //</i></td></tr>
<tr><th id="1071">1071</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="1072">1072</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="1073">1073</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="1074">1074</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1075">1075</th><td>      <i>// (urem:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VMODUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="1076">1076</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODUQ,</td></tr>
<tr><th id="1077">1077</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1078">1078</th><td>      <i>// GIR_Coverage, 1106,</i></td></tr>
<tr><th id="1079">1079</th><td>      GIR_Done,</td></tr>
<tr><th id="1080">1080</th><td>    <i>// Label 151: @1406</i></td></tr>
<tr><th id="1081">1081</th><td>    GIM_Reject,</td></tr>
<tr><th id="1082">1082</th><td>    <i>// Label 146: @1407</i></td></tr>
<tr><th id="1083">1083</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 152*/</i> <var>1430</var>, <i>// Rule ID 1081 //</i></td></tr>
<tr><th id="1084">1084</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="1085">1085</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1086">1086</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1087">1087</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1088">1088</th><td>      <i>// (urem:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMODUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="1089">1089</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODUD,</td></tr>
<tr><th id="1090">1090</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1091">1091</th><td>      <i>// GIR_Coverage, 1081,</i></td></tr>
<tr><th id="1092">1092</th><td>      GIR_Done,</td></tr>
<tr><th id="1093">1093</th><td>    <i>// Label 152: @1430</i></td></tr>
<tr><th id="1094">1094</th><td>    GIM_Reject,</td></tr>
<tr><th id="1095">1095</th><td>    <i>// Label 147: @1431</i></td></tr>
<tr><th id="1096">1096</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 153*/</i> <var>1454</var>, <i>// Rule ID 1079 //</i></td></tr>
<tr><th id="1097">1097</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="1098">1098</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1099">1099</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1100">1100</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1101">1101</th><td>      <i>// (urem:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMODUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1102">1102</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMODUW,</td></tr>
<tr><th id="1103">1103</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1104">1104</th><td>      <i>// GIR_Coverage, 1079,</i></td></tr>
<tr><th id="1105">1105</th><td>      GIR_Done,</td></tr>
<tr><th id="1106">1106</th><td>    <i>// Label 153: @1454</i></td></tr>
<tr><th id="1107">1107</th><td>    GIM_Reject,</td></tr>
<tr><th id="1108">1108</th><td>    <i>// Label 148: @1455</i></td></tr>
<tr><th id="1109">1109</th><td>    GIM_Reject,</td></tr>
<tr><th id="1110">1110</th><td>    <i>// Label 7: @1456</i></td></tr>
<tr><th id="1111">1111</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>0</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 158*/</i> <var>2403</var>,</td></tr>
<tr><th id="1112">1112</th><td>    <i>/*GILLT_s1*/</i><i>/*Label 154*/</i> <var>1468</var>,</td></tr>
<tr><th id="1113">1113</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 155*/</i> <var>1579</var>,</td></tr>
<tr><th id="1114">1114</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 156*/</i> <var>1690</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="1115">1115</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 157*/</i> <var>1801</var>,</td></tr>
<tr><th id="1116">1116</th><td>    <i>// Label 154: @1468</i></td></tr>
<tr><th id="1117">1117</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 159*/</i> <var>1578</var>,</td></tr>
<tr><th id="1118">1118</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1119">1119</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1120">1120</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="1121">1121</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 160*/</i> <var>1525</var>, <i>// Rule ID 4130 //</i></td></tr>
<tr><th id="1122">1122</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1123">1123</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1124">1124</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1125">1125</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1126">1126</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1127">1127</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1128">1128</th><td>        <i>// (and:{ *:[i1] } (xor:{ *:[i1] } i1:{ *:[i1] }:$CRB, -1:{ *:[i1] }), i1:{ *:[i1] }:$CRA)  =&gt;  (CRANDC:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1129">1129</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRANDC,</td></tr>
<tr><th id="1130">1130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1131">1131</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRA</i></td></tr>
<tr><th id="1132">1132</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRB</i></td></tr>
<tr><th id="1133">1133</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1134">1134</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1135">1135</th><td>        <i>// GIR_Coverage, 4130,</i></td></tr>
<tr><th id="1136">1136</th><td>        GIR_Done,</td></tr>
<tr><th id="1137">1137</th><td>      <i>// Label 160: @1525</i></td></tr>
<tr><th id="1138">1138</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 161*/</i> <var>1568</var>, <i>// Rule ID 173 //</i></td></tr>
<tr><th id="1139">1139</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1140">1140</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1141">1141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1142">1142</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1143">1143</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1144">1144</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1145">1145</th><td>        <i>// (and:{ *:[i1] } i1:{ *:[i1] }:$CRA, (xor:{ *:[i1] } i1:{ *:[i1] }:$CRB, -1:{ *:[i1] }))  =&gt;  (CRANDC:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1146">1146</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRANDC,</td></tr>
<tr><th id="1147">1147</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1148">1148</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1149">1149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRB</i></td></tr>
<tr><th id="1150">1150</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1151">1151</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1152">1152</th><td>        <i>// GIR_Coverage, 173,</i></td></tr>
<tr><th id="1153">1153</th><td>        GIR_Done,</td></tr>
<tr><th id="1154">1154</th><td>      <i>// Label 161: @1568</i></td></tr>
<tr><th id="1155">1155</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 162*/</i> <var>1577</var>, <i>// Rule ID 167 //</i></td></tr>
<tr><th id="1156">1156</th><td>        <i>// (and:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)  =&gt;  (CRAND:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1157">1157</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRAND,</td></tr>
<tr><th id="1158">1158</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1159">1159</th><td>        <i>// GIR_Coverage, 167,</i></td></tr>
<tr><th id="1160">1160</th><td>        GIR_Done,</td></tr>
<tr><th id="1161">1161</th><td>      <i>// Label 162: @1577</i></td></tr>
<tr><th id="1162">1162</th><td>      GIM_Reject,</td></tr>
<tr><th id="1163">1163</th><td>    <i>// Label 159: @1578</i></td></tr>
<tr><th id="1164">1164</th><td>    GIM_Reject,</td></tr>
<tr><th id="1165">1165</th><td>    <i>// Label 155: @1579</i></td></tr>
<tr><th id="1166">1166</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 163*/</i> <var>1689</var>,</td></tr>
<tr><th id="1167">1167</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1168">1168</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1169">1169</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="1170">1170</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 164*/</i> <var>1636</var>, <i>// Rule ID 4124 //</i></td></tr>
<tr><th id="1171">1171</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1172">1172</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1173">1173</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1174">1174</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1175">1175</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1176">1176</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1177">1177</th><td>        <i>// (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rB, -1:{ *:[i32] }), i32:{ *:[i32] }:$rS)  =&gt;  (ANDC:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1178">1178</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDC,</td></tr>
<tr><th id="1179">1179</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1180">1180</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="1181">1181</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1182">1182</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1183">1183</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1184">1184</th><td>        <i>// GIR_Coverage, 4124,</i></td></tr>
<tr><th id="1185">1185</th><td>        GIR_Done,</td></tr>
<tr><th id="1186">1186</th><td>      <i>// Label 164: @1636</i></td></tr>
<tr><th id="1187">1187</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 165*/</i> <var>1679</var>, <i>// Rule ID 115 //</i></td></tr>
<tr><th id="1188">1188</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1189">1189</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1190">1190</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1191">1191</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1192">1192</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1193">1193</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1194">1194</th><td>        <i>// (and:{ *:[i32] } i32:{ *:[i32] }:$rS, (xor:{ *:[i32] } i32:{ *:[i32] }:$rB, -1:{ *:[i32] }))  =&gt;  (ANDC:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1195">1195</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDC,</td></tr>
<tr><th id="1196">1196</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1197">1197</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="1198">1198</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1199">1199</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1200">1200</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1201">1201</th><td>        <i>// GIR_Coverage, 115,</i></td></tr>
<tr><th id="1202">1202</th><td>        GIR_Done,</td></tr>
<tr><th id="1203">1203</th><td>      <i>// Label 165: @1679</i></td></tr>
<tr><th id="1204">1204</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 166*/</i> <var>1688</var>, <i>// Rule ID 114 //</i></td></tr>
<tr><th id="1205">1205</th><td>        <i>// (and:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)  =&gt;  (AND:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1206">1206</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::AND,</td></tr>
<tr><th id="1207">1207</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1208">1208</th><td>        <i>// GIR_Coverage, 114,</i></td></tr>
<tr><th id="1209">1209</th><td>        GIR_Done,</td></tr>
<tr><th id="1210">1210</th><td>      <i>// Label 166: @1688</i></td></tr>
<tr><th id="1211">1211</th><td>      GIM_Reject,</td></tr>
<tr><th id="1212">1212</th><td>    <i>// Label 163: @1689</i></td></tr>
<tr><th id="1213">1213</th><td>    GIM_Reject,</td></tr>
<tr><th id="1214">1214</th><td>    <i>// Label 156: @1690</i></td></tr>
<tr><th id="1215">1215</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 167*/</i> <var>1800</var>,</td></tr>
<tr><th id="1216">1216</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1217">1217</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1218">1218</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="1219">1219</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 168*/</i> <var>1747</var>, <i>// Rule ID 4146 //</i></td></tr>
<tr><th id="1220">1220</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1221">1221</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1222">1222</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1223">1223</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1224">1224</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1225">1225</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1226">1226</th><td>        <i>// (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$rB, -1:{ *:[i64] }), i64:{ *:[i64] }:$rS)  =&gt;  (ANDC8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1227">1227</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDC8,</td></tr>
<tr><th id="1228">1228</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1229">1229</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="1230">1230</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1231">1231</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1232">1232</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1233">1233</th><td>        <i>// GIR_Coverage, 4146,</i></td></tr>
<tr><th id="1234">1234</th><td>        GIR_Done,</td></tr>
<tr><th id="1235">1235</th><td>      <i>// Label 168: @1747</i></td></tr>
<tr><th id="1236">1236</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 169*/</i> <var>1790</var>, <i>// Rule ID 611 //</i></td></tr>
<tr><th id="1237">1237</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1238">1238</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1239">1239</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1240">1240</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1241">1241</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1242">1242</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1243">1243</th><td>        <i>// (and:{ *:[i64] } i64:{ *:[i64] }:$rS, (xor:{ *:[i64] } i64:{ *:[i64] }:$rB, -1:{ *:[i64] }))  =&gt;  (ANDC8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1244">1244</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDC8,</td></tr>
<tr><th id="1245">1245</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1246">1246</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="1247">1247</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1248">1248</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1249">1249</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1250">1250</th><td>        <i>// GIR_Coverage, 611,</i></td></tr>
<tr><th id="1251">1251</th><td>        GIR_Done,</td></tr>
<tr><th id="1252">1252</th><td>      <i>// Label 169: @1790</i></td></tr>
<tr><th id="1253">1253</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 170*/</i> <var>1799</var>, <i>// Rule ID 610 //</i></td></tr>
<tr><th id="1254">1254</th><td>        <i>// (and:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (AND8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1255">1255</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::AND8,</td></tr>
<tr><th id="1256">1256</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1257">1257</th><td>        <i>// GIR_Coverage, 610,</i></td></tr>
<tr><th id="1258">1258</th><td>        GIR_Done,</td></tr>
<tr><th id="1259">1259</th><td>      <i>// Label 170: @1799</i></td></tr>
<tr><th id="1260">1260</th><td>      GIM_Reject,</td></tr>
<tr><th id="1261">1261</th><td>    <i>// Label 167: @1800</i></td></tr>
<tr><th id="1262">1262</th><td>    GIM_Reject,</td></tr>
<tr><th id="1263">1263</th><td>    <i>// Label 157: @1801</i></td></tr>
<tr><th id="1264">1264</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 171*/</i> <var>2402</var>,</td></tr>
<tr><th id="1265">1265</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1266">1266</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1267">1267</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 172*/</i> <var>1881</var>, <i>// Rule ID 4155 //</i></td></tr>
<tr><th id="1268">1268</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1269">1269</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1270">1270</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1271">1271</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1272">1272</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1273">1273</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1274">1274</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1275">1275</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1276">1276</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1277">1277</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1278">1278</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1279">1279</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1280">1280</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1281">1281</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1282">1282</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1283">1283</th><td>        <i>// (and:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XB), v4i32:{ *:[v4i32] }:$XA)  =&gt;  (XXLANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1284">1284</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLANDC,</td></tr>
<tr><th id="1285">1285</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1286">1286</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="1287">1287</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="1288">1288</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1289">1289</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1290">1290</th><td>        <i>// GIR_Coverage, 4155,</i></td></tr>
<tr><th id="1291">1291</th><td>        GIR_Done,</td></tr>
<tr><th id="1292">1292</th><td>      <i>// Label 172: @1881</i></td></tr>
<tr><th id="1293">1293</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 173*/</i> <var>1951</var>, <i>// Rule ID 4154 //</i></td></tr>
<tr><th id="1294">1294</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1295">1295</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1296">1296</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1297">1297</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1298">1298</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1299">1299</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1300">1300</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1301">1301</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1302">1302</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1303">1303</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1304">1304</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1305">1305</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1306">1306</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1307">1307</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1308">1308</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1309">1309</th><td>        <i>// (and:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$XA)  =&gt;  (XXLANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1310">1310</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLANDC,</td></tr>
<tr><th id="1311">1311</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1312">1312</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="1313">1313</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="1314">1314</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1315">1315</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1316">1316</th><td>        <i>// GIR_Coverage, 4154,</i></td></tr>
<tr><th id="1317">1317</th><td>        GIR_Done,</td></tr>
<tr><th id="1318">1318</th><td>      <i>// Label 173: @1951</i></td></tr>
<tr><th id="1319">1319</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 174*/</i> <var>2021</var>, <i>// Rule ID 4153 //</i></td></tr>
<tr><th id="1320">1320</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1321">1321</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1322">1322</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1323">1323</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1324">1324</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1325">1325</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1326">1326</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1327">1327</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1328">1328</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1329">1329</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1330">1330</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1331">1331</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1332">1332</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1333">1333</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1334">1334</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1335">1335</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XB))  =&gt;  (XXLANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1336">1336</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLANDC,</td></tr>
<tr><th id="1337">1337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1338">1338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="1339">1339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="1340">1340</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1341">1341</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1342">1342</th><td>        <i>// GIR_Coverage, 4153,</i></td></tr>
<tr><th id="1343">1343</th><td>        GIR_Done,</td></tr>
<tr><th id="1344">1344</th><td>      <i>// Label 174: @2021</i></td></tr>
<tr><th id="1345">1345</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 175*/</i> <var>2091</var>, <i>// Rule ID 889 //</i></td></tr>
<tr><th id="1346">1346</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1347">1347</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1348">1348</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1349">1349</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1350">1350</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1351">1351</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1352">1352</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1353">1353</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1354">1354</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1355">1355</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1356">1356</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1357">1357</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1358">1358</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1359">1359</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1360">1360</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1361">1361</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (XXLANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1362">1362</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLANDC,</td></tr>
<tr><th id="1363">1363</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1364">1364</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="1365">1365</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="1366">1366</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1367">1367</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1368">1368</th><td>        <i>// GIR_Coverage, 889,</i></td></tr>
<tr><th id="1369">1369</th><td>        GIR_Done,</td></tr>
<tr><th id="1370">1370</th><td>      <i>// Label 175: @2091</i></td></tr>
<tr><th id="1371">1371</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 176*/</i> <var>2106</var>, <i>// Rule ID 888 //</i></td></tr>
<tr><th id="1372">1372</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1373">1373</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1374">1374</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXLAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1375">1375</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLAND,</td></tr>
<tr><th id="1376">1376</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1377">1377</th><td>        <i>// GIR_Coverage, 888,</i></td></tr>
<tr><th id="1378">1378</th><td>        GIR_Done,</td></tr>
<tr><th id="1379">1379</th><td>      <i>// Label 176: @2106</i></td></tr>
<tr><th id="1380">1380</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 177*/</i> <var>2176</var>, <i>// Rule ID 4135 //</i></td></tr>
<tr><th id="1381">1381</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1382">1382</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1383">1383</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1384">1384</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1385">1385</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1386">1386</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1387">1387</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1388">1388</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1389">1389</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1390">1390</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1391">1391</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1392">1392</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1393">1393</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1394">1394</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1395">1395</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1396">1396</th><td>        <i>// (and:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vB), v4i32:{ *:[v4i32] }:$vA)  =&gt;  (VANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1397">1397</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VANDC,</td></tr>
<tr><th id="1398">1398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1399">1399</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="1400">1400</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="1401">1401</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1402">1402</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1403">1403</th><td>        <i>// GIR_Coverage, 4135,</i></td></tr>
<tr><th id="1404">1404</th><td>        GIR_Done,</td></tr>
<tr><th id="1405">1405</th><td>      <i>// Label 177: @2176</i></td></tr>
<tr><th id="1406">1406</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 178*/</i> <var>2246</var>, <i>// Rule ID 4134 //</i></td></tr>
<tr><th id="1407">1407</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1408">1408</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1409">1409</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1410">1410</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1411">1411</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1412">1412</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1413">1413</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1414">1414</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1415">1415</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1416">1416</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1417">1417</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1418">1418</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1419">1419</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1420">1420</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1421">1421</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1422">1422</th><td>        <i>// (and:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$vA)  =&gt;  (VANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1423">1423</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VANDC,</td></tr>
<tr><th id="1424">1424</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1425">1425</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="1426">1426</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="1427">1427</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1428">1428</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1429">1429</th><td>        <i>// GIR_Coverage, 4134,</i></td></tr>
<tr><th id="1430">1430</th><td>        GIR_Done,</td></tr>
<tr><th id="1431">1431</th><td>      <i>// Label 178: @2246</i></td></tr>
<tr><th id="1432">1432</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 179*/</i> <var>2316</var>, <i>// Rule ID 4133 //</i></td></tr>
<tr><th id="1433">1433</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1434">1434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1435">1435</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1436">1436</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1437">1437</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1438">1438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1439">1439</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1440">1440</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1441">1441</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1442">1442</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1443">1443</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1444">1444</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1445">1445</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1446">1446</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1447">1447</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1448">1448</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vB))  =&gt;  (VANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1449">1449</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VANDC,</td></tr>
<tr><th id="1450">1450</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1451">1451</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="1452">1452</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="1453">1453</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1454">1454</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1455">1455</th><td>        <i>// GIR_Coverage, 4133,</i></td></tr>
<tr><th id="1456">1456</th><td>        GIR_Done,</td></tr>
<tr><th id="1457">1457</th><td>      <i>// Label 179: @2316</i></td></tr>
<tr><th id="1458">1458</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 180*/</i> <var>2386</var>, <i>// Rule ID 296 //</i></td></tr>
<tr><th id="1459">1459</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1460">1460</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1461">1461</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1462">1462</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1463">1463</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1464">1464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1465">1465</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1466">1466</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1467">1467</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1468">1468</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1469">1469</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1470">1470</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1471">1471</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1472">1472</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1473">1473</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1474">1474</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (VANDC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1475">1475</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VANDC,</td></tr>
<tr><th id="1476">1476</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1477">1477</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="1478">1478</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="1479">1479</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1480">1480</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1481">1481</th><td>        <i>// GIR_Coverage, 296,</i></td></tr>
<tr><th id="1482">1482</th><td>        GIR_Done,</td></tr>
<tr><th id="1483">1483</th><td>      <i>// Label 180: @2386</i></td></tr>
<tr><th id="1484">1484</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 181*/</i> <var>2401</var>, <i>// Rule ID 295 //</i></td></tr>
<tr><th id="1485">1485</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1486">1486</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1487">1487</th><td>        <i>// (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1488">1488</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAND,</td></tr>
<tr><th id="1489">1489</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1490">1490</th><td>        <i>// GIR_Coverage, 295,</i></td></tr>
<tr><th id="1491">1491</th><td>        GIR_Done,</td></tr>
<tr><th id="1492">1492</th><td>      <i>// Label 181: @2401</i></td></tr>
<tr><th id="1493">1493</th><td>      GIM_Reject,</td></tr>
<tr><th id="1494">1494</th><td>    <i>// Label 171: @2402</i></td></tr>
<tr><th id="1495">1495</th><td>    GIM_Reject,</td></tr>
<tr><th id="1496">1496</th><td>    <i>// Label 158: @2403</i></td></tr>
<tr><th id="1497">1497</th><td>    GIM_Reject,</td></tr>
<tr><th id="1498">1498</th><td>    <i>// Label 8: @2404</i></td></tr>
<tr><th id="1499">1499</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>0</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 186*/</i> <var>3351</var>,</td></tr>
<tr><th id="1500">1500</th><td>    <i>/*GILLT_s1*/</i><i>/*Label 182*/</i> <var>2416</var>,</td></tr>
<tr><th id="1501">1501</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 183*/</i> <var>2527</var>,</td></tr>
<tr><th id="1502">1502</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 184*/</i> <var>2638</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="1503">1503</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 185*/</i> <var>2749</var>,</td></tr>
<tr><th id="1504">1504</th><td>    <i>// Label 182: @2416</i></td></tr>
<tr><th id="1505">1505</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 187*/</i> <var>2526</var>,</td></tr>
<tr><th id="1506">1506</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1507">1507</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1508">1508</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="1509">1509</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 188*/</i> <var>2473</var>, <i>// Rule ID 4131 //</i></td></tr>
<tr><th id="1510">1510</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1511">1511</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1512">1512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1513">1513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1514">1514</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1515">1515</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1516">1516</th><td>        <i>// (or:{ *:[i1] } (xor:{ *:[i1] } i1:{ *:[i1] }:$CRB, -1:{ *:[i1] }), i1:{ *:[i1] }:$CRA)  =&gt;  (CRORC:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1517">1517</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRORC,</td></tr>
<tr><th id="1518">1518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1519">1519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRA</i></td></tr>
<tr><th id="1520">1520</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRB</i></td></tr>
<tr><th id="1521">1521</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1522">1522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1523">1523</th><td>        <i>// GIR_Coverage, 4131,</i></td></tr>
<tr><th id="1524">1524</th><td>        GIR_Done,</td></tr>
<tr><th id="1525">1525</th><td>      <i>// Label 188: @2473</i></td></tr>
<tr><th id="1526">1526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 189*/</i> <var>2516</var>, <i>// Rule ID 174 //</i></td></tr>
<tr><th id="1527">1527</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1528">1528</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1529">1529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1530">1530</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1531">1531</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1532">1532</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1533">1533</th><td>        <i>// (or:{ *:[i1] } i1:{ *:[i1] }:$CRA, (xor:{ *:[i1] } i1:{ *:[i1] }:$CRB, -1:{ *:[i1] }))  =&gt;  (CRORC:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1534">1534</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRORC,</td></tr>
<tr><th id="1535">1535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1536">1536</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1537">1537</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRB</i></td></tr>
<tr><th id="1538">1538</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1539">1539</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1540">1540</th><td>        <i>// GIR_Coverage, 174,</i></td></tr>
<tr><th id="1541">1541</th><td>        GIR_Done,</td></tr>
<tr><th id="1542">1542</th><td>      <i>// Label 189: @2516</i></td></tr>
<tr><th id="1543">1543</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 190*/</i> <var>2525</var>, <i>// Rule ID 169 //</i></td></tr>
<tr><th id="1544">1544</th><td>        <i>// (or:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)  =&gt;  (CROR:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1545">1545</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CROR,</td></tr>
<tr><th id="1546">1546</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1547">1547</th><td>        <i>// GIR_Coverage, 169,</i></td></tr>
<tr><th id="1548">1548</th><td>        GIR_Done,</td></tr>
<tr><th id="1549">1549</th><td>      <i>// Label 190: @2525</i></td></tr>
<tr><th id="1550">1550</th><td>      GIM_Reject,</td></tr>
<tr><th id="1551">1551</th><td>    <i>// Label 187: @2526</i></td></tr>
<tr><th id="1552">1552</th><td>    GIM_Reject,</td></tr>
<tr><th id="1553">1553</th><td>    <i>// Label 183: @2527</i></td></tr>
<tr><th id="1554">1554</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 191*/</i> <var>2637</var>,</td></tr>
<tr><th id="1555">1555</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1556">1556</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1557">1557</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="1558">1558</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 192*/</i> <var>2584</var>, <i>// Rule ID 4125 //</i></td></tr>
<tr><th id="1559">1559</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1560">1560</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1561">1561</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1562">1562</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1563">1563</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1564">1564</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1565">1565</th><td>        <i>// (or:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rB, -1:{ *:[i32] }), i32:{ *:[i32] }:$rS)  =&gt;  (ORC:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1566">1566</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ORC,</td></tr>
<tr><th id="1567">1567</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1568">1568</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="1569">1569</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1570">1570</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1571">1571</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1572">1572</th><td>        <i>// GIR_Coverage, 4125,</i></td></tr>
<tr><th id="1573">1573</th><td>        GIR_Done,</td></tr>
<tr><th id="1574">1574</th><td>      <i>// Label 192: @2584</i></td></tr>
<tr><th id="1575">1575</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 193*/</i> <var>2627</var>, <i>// Rule ID 118 //</i></td></tr>
<tr><th id="1576">1576</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1577">1577</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1578">1578</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1579">1579</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1580">1580</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1581">1581</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1582">1582</th><td>        <i>// (or:{ *:[i32] } i32:{ *:[i32] }:$rS, (xor:{ *:[i32] } i32:{ *:[i32] }:$rB, -1:{ *:[i32] }))  =&gt;  (ORC:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1583">1583</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ORC,</td></tr>
<tr><th id="1584">1584</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1585">1585</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="1586">1586</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1587">1587</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1588">1588</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1589">1589</th><td>        <i>// GIR_Coverage, 118,</i></td></tr>
<tr><th id="1590">1590</th><td>        GIR_Done,</td></tr>
<tr><th id="1591">1591</th><td>      <i>// Label 193: @2627</i></td></tr>
<tr><th id="1592">1592</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 194*/</i> <var>2636</var>, <i>// Rule ID 116 //</i></td></tr>
<tr><th id="1593">1593</th><td>        <i>// (or:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)  =&gt;  (OR:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="1594">1594</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::OR,</td></tr>
<tr><th id="1595">1595</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1596">1596</th><td>        <i>// GIR_Coverage, 116,</i></td></tr>
<tr><th id="1597">1597</th><td>        GIR_Done,</td></tr>
<tr><th id="1598">1598</th><td>      <i>// Label 194: @2636</i></td></tr>
<tr><th id="1599">1599</th><td>      GIM_Reject,</td></tr>
<tr><th id="1600">1600</th><td>    <i>// Label 191: @2637</i></td></tr>
<tr><th id="1601">1601</th><td>    GIM_Reject,</td></tr>
<tr><th id="1602">1602</th><td>    <i>// Label 184: @2638</i></td></tr>
<tr><th id="1603">1603</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 195*/</i> <var>2748</var>,</td></tr>
<tr><th id="1604">1604</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1605">1605</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1606">1606</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="1607">1607</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 196*/</i> <var>2695</var>, <i>// Rule ID 4147 //</i></td></tr>
<tr><th id="1608">1608</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1609">1609</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1610">1610</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1611">1611</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1612">1612</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1613">1613</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1614">1614</th><td>        <i>// (or:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$rB, -1:{ *:[i64] }), i64:{ *:[i64] }:$rS)  =&gt;  (ORC8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1615">1615</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ORC8,</td></tr>
<tr><th id="1616">1616</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1617">1617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="1618">1618</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1619">1619</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1620">1620</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1621">1621</th><td>        <i>// GIR_Coverage, 4147,</i></td></tr>
<tr><th id="1622">1622</th><td>        GIR_Done,</td></tr>
<tr><th id="1623">1623</th><td>      <i>// Label 196: @2695</i></td></tr>
<tr><th id="1624">1624</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 197*/</i> <var>2738</var>, <i>// Rule ID 614 //</i></td></tr>
<tr><th id="1625">1625</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1626">1626</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1627">1627</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1628">1628</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1629">1629</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1630">1630</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1631">1631</th><td>        <i>// (or:{ *:[i64] } i64:{ *:[i64] }:$rS, (xor:{ *:[i64] } i64:{ *:[i64] }:$rB, -1:{ *:[i64] }))  =&gt;  (ORC8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1632">1632</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ORC8,</td></tr>
<tr><th id="1633">1633</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="1634">1634</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="1635">1635</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="1636">1636</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1637">1637</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1638">1638</th><td>        <i>// GIR_Coverage, 614,</i></td></tr>
<tr><th id="1639">1639</th><td>        GIR_Done,</td></tr>
<tr><th id="1640">1640</th><td>      <i>// Label 197: @2738</i></td></tr>
<tr><th id="1641">1641</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 198*/</i> <var>2747</var>, <i>// Rule ID 612 //</i></td></tr>
<tr><th id="1642">1642</th><td>        <i>// (or:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (OR8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="1643">1643</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::OR8,</td></tr>
<tr><th id="1644">1644</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1645">1645</th><td>        <i>// GIR_Coverage, 612,</i></td></tr>
<tr><th id="1646">1646</th><td>        GIR_Done,</td></tr>
<tr><th id="1647">1647</th><td>      <i>// Label 198: @2747</i></td></tr>
<tr><th id="1648">1648</th><td>      GIM_Reject,</td></tr>
<tr><th id="1649">1649</th><td>    <i>// Label 195: @2748</i></td></tr>
<tr><th id="1650">1650</th><td>    GIM_Reject,</td></tr>
<tr><th id="1651">1651</th><td>    <i>// Label 185: @2749</i></td></tr>
<tr><th id="1652">1652</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 199*/</i> <var>3350</var>,</td></tr>
<tr><th id="1653">1653</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1654">1654</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1655">1655</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 200*/</i> <var>2829</var>, <i>// Rule ID 4165 //</i></td></tr>
<tr><th id="1656">1656</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="1657">1657</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1658">1658</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1659">1659</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1660">1660</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1661">1661</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1662">1662</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1663">1663</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1664">1664</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1665">1665</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1666">1666</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1667">1667</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1668">1668</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1669">1669</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1670">1670</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1671">1671</th><td>        <i>// (or:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XB), v4i32:{ *:[v4i32] }:$XA)  =&gt;  (XXLORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1672">1672</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLORC,</td></tr>
<tr><th id="1673">1673</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1674">1674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="1675">1675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="1676">1676</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1677">1677</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1678">1678</th><td>        <i>// GIR_Coverage, 4165,</i></td></tr>
<tr><th id="1679">1679</th><td>        GIR_Done,</td></tr>
<tr><th id="1680">1680</th><td>      <i>// Label 200: @2829</i></td></tr>
<tr><th id="1681">1681</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 201*/</i> <var>2899</var>, <i>// Rule ID 4164 //</i></td></tr>
<tr><th id="1682">1682</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="1683">1683</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1684">1684</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1685">1685</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1686">1686</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1687">1687</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1688">1688</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1689">1689</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1690">1690</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1691">1691</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1692">1692</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1693">1693</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1694">1694</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1695">1695</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1696">1696</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1697">1697</th><td>        <i>// (or:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$XA)  =&gt;  (XXLORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1698">1698</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLORC,</td></tr>
<tr><th id="1699">1699</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1700">1700</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="1701">1701</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="1702">1702</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1703">1703</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1704">1704</th><td>        <i>// GIR_Coverage, 4164,</i></td></tr>
<tr><th id="1705">1705</th><td>        GIR_Done,</td></tr>
<tr><th id="1706">1706</th><td>      <i>// Label 201: @2899</i></td></tr>
<tr><th id="1707">1707</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 202*/</i> <var>2969</var>, <i>// Rule ID 4163 //</i></td></tr>
<tr><th id="1708">1708</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="1709">1709</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1710">1710</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1711">1711</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1712">1712</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1713">1713</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1714">1714</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1715">1715</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1716">1716</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1717">1717</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1718">1718</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1719">1719</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1720">1720</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1721">1721</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1722">1722</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1723">1723</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XB))  =&gt;  (XXLORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1724">1724</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLORC,</td></tr>
<tr><th id="1725">1725</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1726">1726</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="1727">1727</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="1728">1728</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1729">1729</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1730">1730</th><td>        <i>// GIR_Coverage, 4163,</i></td></tr>
<tr><th id="1731">1731</th><td>        GIR_Done,</td></tr>
<tr><th id="1732">1732</th><td>      <i>// Label 202: @2969</i></td></tr>
<tr><th id="1733">1733</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 203*/</i> <var>3039</var>, <i>// Rule ID 902 //</i></td></tr>
<tr><th id="1734">1734</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="1735">1735</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1736">1736</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1737">1737</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1738">1738</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1739">1739</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1740">1740</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1741">1741</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1742">1742</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1743">1743</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1744">1744</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1745">1745</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1746">1746</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1747">1747</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1748">1748</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1749">1749</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (XXLORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1750">1750</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLORC,</td></tr>
<tr><th id="1751">1751</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="1752">1752</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="1753">1753</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="1754">1754</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1755">1755</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1756">1756</th><td>        <i>// GIR_Coverage, 902,</i></td></tr>
<tr><th id="1757">1757</th><td>        GIR_Done,</td></tr>
<tr><th id="1758">1758</th><td>      <i>// Label 203: @3039</i></td></tr>
<tr><th id="1759">1759</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 204*/</i> <var>3054</var>, <i>// Rule ID 891 //</i></td></tr>
<tr><th id="1760">1760</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="1761">1761</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="1762">1762</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXLOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="1763">1763</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLOR,</td></tr>
<tr><th id="1764">1764</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1765">1765</th><td>        <i>// GIR_Coverage, 891,</i></td></tr>
<tr><th id="1766">1766</th><td>        GIR_Done,</td></tr>
<tr><th id="1767">1767</th><td>      <i>// Label 204: @3054</i></td></tr>
<tr><th id="1768">1768</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 205*/</i> <var>3124</var>, <i>// Rule ID 4145 //</i></td></tr>
<tr><th id="1769">1769</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="1770">1770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1771">1771</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1772">1772</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1773">1773</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1774">1774</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1775">1775</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1776">1776</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1777">1777</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1778">1778</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1779">1779</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1780">1780</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1781">1781</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1782">1782</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1783">1783</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1784">1784</th><td>        <i>// (or:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vB), v4i32:{ *:[v4i32] }:$vA)  =&gt;  (VORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1785">1785</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VORC,</td></tr>
<tr><th id="1786">1786</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1787">1787</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="1788">1788</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="1789">1789</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1790">1790</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1791">1791</th><td>        <i>// GIR_Coverage, 4145,</i></td></tr>
<tr><th id="1792">1792</th><td>        GIR_Done,</td></tr>
<tr><th id="1793">1793</th><td>      <i>// Label 205: @3124</i></td></tr>
<tr><th id="1794">1794</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 206*/</i> <var>3194</var>, <i>// Rule ID 4144 //</i></td></tr>
<tr><th id="1795">1795</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="1796">1796</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1797">1797</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1798">1798</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1799">1799</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1800">1800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1801">1801</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1802">1802</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1803">1803</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1804">1804</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1805">1805</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1806">1806</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1807">1807</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1808">1808</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1809">1809</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1810">1810</th><td>        <i>// (or:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$vA)  =&gt;  (VORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1811">1811</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VORC,</td></tr>
<tr><th id="1812">1812</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1813">1813</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="1814">1814</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="1815">1815</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1816">1816</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1817">1817</th><td>        <i>// GIR_Coverage, 4144,</i></td></tr>
<tr><th id="1818">1818</th><td>        GIR_Done,</td></tr>
<tr><th id="1819">1819</th><td>      <i>// Label 206: @3194</i></td></tr>
<tr><th id="1820">1820</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 207*/</i> <var>3264</var>, <i>// Rule ID 4143 //</i></td></tr>
<tr><th id="1821">1821</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="1822">1822</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1823">1823</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1824">1824</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1825">1825</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1826">1826</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1827">1827</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1828">1828</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1829">1829</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1830">1830</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1831">1831</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1832">1832</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1833">1833</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1834">1834</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1835">1835</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1836">1836</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vB))  =&gt;  (VORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1837">1837</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VORC,</td></tr>
<tr><th id="1838">1838</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1839">1839</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="1840">1840</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="1841">1841</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1842">1842</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1843">1843</th><td>        <i>// GIR_Coverage, 4143,</i></td></tr>
<tr><th id="1844">1844</th><td>        GIR_Done,</td></tr>
<tr><th id="1845">1845</th><td>      <i>// Label 207: @3264</i></td></tr>
<tr><th id="1846">1846</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 208*/</i> <var>3334</var>, <i>// Rule ID 473 //</i></td></tr>
<tr><th id="1847">1847</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="1848">1848</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1849">1849</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1850">1850</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1851">1851</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1852">1852</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1853">1853</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="1854">1854</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="1855">1855</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1856">1856</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="1857">1857</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="1858">1858</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="1859">1859</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1860">1860</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="1861">1861</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="1862">1862</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (VORC:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1863">1863</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VORC,</td></tr>
<tr><th id="1864">1864</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="1865">1865</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="1866">1866</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="1867">1867</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1868">1868</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1869">1869</th><td>        <i>// GIR_Coverage, 473,</i></td></tr>
<tr><th id="1870">1870</th><td>        GIR_Done,</td></tr>
<tr><th id="1871">1871</th><td>      <i>// Label 208: @3334</i></td></tr>
<tr><th id="1872">1872</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 209*/</i> <var>3349</var>, <i>// Rule ID 370 //</i></td></tr>
<tr><th id="1873">1873</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="1874">1874</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="1875">1875</th><td>        <i>// (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="1876">1876</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VOR,</td></tr>
<tr><th id="1877">1877</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1878">1878</th><td>        <i>// GIR_Coverage, 370,</i></td></tr>
<tr><th id="1879">1879</th><td>        GIR_Done,</td></tr>
<tr><th id="1880">1880</th><td>      <i>// Label 209: @3349</i></td></tr>
<tr><th id="1881">1881</th><td>      GIM_Reject,</td></tr>
<tr><th id="1882">1882</th><td>    <i>// Label 199: @3350</i></td></tr>
<tr><th id="1883">1883</th><td>    GIM_Reject,</td></tr>
<tr><th id="1884">1884</th><td>    <i>// Label 186: @3351</i></td></tr>
<tr><th id="1885">1885</th><td>    GIM_Reject,</td></tr>
<tr><th id="1886">1886</th><td>    <i>// Label 9: @3352</i></td></tr>
<tr><th id="1887">1887</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>0</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 214*/</i> <var>5526</var>,</td></tr>
<tr><th id="1888">1888</th><td>    <i>/*GILLT_s1*/</i><i>/*Label 210*/</i> <var>3364</var>,</td></tr>
<tr><th id="1889">1889</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 211*/</i> <var>3604</var>,</td></tr>
<tr><th id="1890">1890</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 212*/</i> <var>3844</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="1891">1891</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 213*/</i> <var>4084</var>,</td></tr>
<tr><th id="1892">1892</th><td>    <i>// Label 210: @3364</i></td></tr>
<tr><th id="1893">1893</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 215*/</i> <var>3603</var>,</td></tr>
<tr><th id="1894">1894</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1895">1895</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1896">1896</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="1897">1897</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 216*/</i> <var>3421</var>, <i>// Rule ID 168 //</i></td></tr>
<tr><th id="1898">1898</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1899">1899</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="1900">1900</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1901">1901</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1902">1902</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1903">1903</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1904">1904</th><td>        <i>// (xor:{ *:[i1] } (and:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB), -1:{ *:[i1] })  =&gt;  (CRNAND:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1905">1905</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRNAND,</td></tr>
<tr><th id="1906">1906</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1907">1907</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1908">1908</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRB</i></td></tr>
<tr><th id="1909">1909</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1910">1910</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1911">1911</th><td>        <i>// GIR_Coverage, 168,</i></td></tr>
<tr><th id="1912">1912</th><td>        GIR_Done,</td></tr>
<tr><th id="1913">1913</th><td>      <i>// Label 216: @3421</i></td></tr>
<tr><th id="1914">1914</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 217*/</i> <var>3464</var>, <i>// Rule ID 171 //</i></td></tr>
<tr><th id="1915">1915</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1916">1916</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="1917">1917</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1918">1918</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1919">1919</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1920">1920</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1921">1921</th><td>        <i>// (xor:{ *:[i1] } (or:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB), -1:{ *:[i1] })  =&gt;  (CRNOR:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1922">1922</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRNOR,</td></tr>
<tr><th id="1923">1923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1924">1924</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1925">1925</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRB</i></td></tr>
<tr><th id="1926">1926</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1927">1927</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1928">1928</th><td>        <i>// GIR_Coverage, 171,</i></td></tr>
<tr><th id="1929">1929</th><td>        GIR_Done,</td></tr>
<tr><th id="1930">1930</th><td>      <i>// Label 217: @3464</i></td></tr>
<tr><th id="1931">1931</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 218*/</i> <var>3507</var>, <i>// Rule ID 4128 //</i></td></tr>
<tr><th id="1932">1932</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1933">1933</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1934">1934</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1935">1935</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1936">1936</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1937">1937</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1938">1938</th><td>        <i>// (xor:{ *:[i1] } (xor:{ *:[i1] } i1:{ *:[i1] }:$CRA, -1:{ *:[i1] }), i1:{ *:[i1] }:$CRB)  =&gt;  (CREQV:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1939">1939</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CREQV,</td></tr>
<tr><th id="1940">1940</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1941">1941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1942">1942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRB</i></td></tr>
<tr><th id="1943">1943</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1944">1944</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1945">1945</th><td>        <i>// GIR_Coverage, 4128,</i></td></tr>
<tr><th id="1946">1946</th><td>        GIR_Done,</td></tr>
<tr><th id="1947">1947</th><td>      <i>// Label 218: @3507</i></td></tr>
<tr><th id="1948">1948</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 219*/</i> <var>3550</var>, <i>// Rule ID 172 //</i></td></tr>
<tr><th id="1949">1949</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1950">1950</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1951">1951</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1952">1952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1953">1953</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1954">1954</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1955">1955</th><td>        <i>// (xor:{ *:[i1] } (xor:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB), -1:{ *:[i1] })  =&gt;  (CREQV:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1956">1956</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CREQV,</td></tr>
<tr><th id="1957">1957</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1958">1958</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1959">1959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// CRB</i></td></tr>
<tr><th id="1960">1960</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1961">1961</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1962">1962</th><td>        <i>// GIR_Coverage, 172,</i></td></tr>
<tr><th id="1963">1963</th><td>        GIR_Done,</td></tr>
<tr><th id="1964">1964</th><td>      <i>// Label 219: @3550</i></td></tr>
<tr><th id="1965">1965</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 220*/</i> <var>3593</var>, <i>// Rule ID 4129 //</i></td></tr>
<tr><th id="1966">1966</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1967">1967</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="1968">1968</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1969">1969</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="1970">1970</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1971">1971</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1972">1972</th><td>        <i>// (xor:{ *:[i1] } i1:{ *:[i1] }:$CRB, (xor:{ *:[i1] } i1:{ *:[i1] }:$CRA, -1:{ *:[i1] }))  =&gt;  (CREQV:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1973">1973</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CREQV,</td></tr>
<tr><th id="1974">1974</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// CRD</i></td></tr>
<tr><th id="1975">1975</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRA</i></td></tr>
<tr><th id="1976">1976</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// CRB</i></td></tr>
<tr><th id="1977">1977</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1978">1978</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1979">1979</th><td>        <i>// GIR_Coverage, 4129,</i></td></tr>
<tr><th id="1980">1980</th><td>        GIR_Done,</td></tr>
<tr><th id="1981">1981</th><td>      <i>// Label 220: @3593</i></td></tr>
<tr><th id="1982">1982</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 221*/</i> <var>3602</var>, <i>// Rule ID 170 //</i></td></tr>
<tr><th id="1983">1983</th><td>        <i>// (xor:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)  =&gt;  (CRXOR:{ *:[i1] } i1:{ *:[i1] }:$CRA, i1:{ *:[i1] }:$CRB)</i></td></tr>
<tr><th id="1984">1984</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRXOR,</td></tr>
<tr><th id="1985">1985</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1986">1986</th><td>        <i>// GIR_Coverage, 170,</i></td></tr>
<tr><th id="1987">1987</th><td>        GIR_Done,</td></tr>
<tr><th id="1988">1988</th><td>      <i>// Label 221: @3602</i></td></tr>
<tr><th id="1989">1989</th><td>      GIM_Reject,</td></tr>
<tr><th id="1990">1990</th><td>    <i>// Label 215: @3603</i></td></tr>
<tr><th id="1991">1991</th><td>    GIM_Reject,</td></tr>
<tr><th id="1992">1992</th><td>    <i>// Label 211: @3604</i></td></tr>
<tr><th id="1993">1993</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 222*/</i> <var>3843</var>,</td></tr>
<tr><th id="1994">1994</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1995">1995</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1996">1996</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="1997">1997</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 223*/</i> <var>3661</var>, <i>// Rule ID 113 //</i></td></tr>
<tr><th id="1998">1998</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1999">1999</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2000">2000</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2001">2001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2002">2002</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2003">2003</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2004">2004</th><td>        <i>// (xor:{ *:[i32] } (and:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB), -1:{ *:[i32] })  =&gt;  (NAND:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2005">2005</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NAND,</td></tr>
<tr><th id="2006">2006</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2007">2007</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2008">2008</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2009">2009</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2010">2010</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2011">2011</th><td>        <i>// GIR_Coverage, 113,</i></td></tr>
<tr><th id="2012">2012</th><td>        GIR_Done,</td></tr>
<tr><th id="2013">2013</th><td>      <i>// Label 223: @3661</i></td></tr>
<tr><th id="2014">2014</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 224*/</i> <var>3704</var>, <i>// Rule ID 117 //</i></td></tr>
<tr><th id="2015">2015</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2016">2016</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2017">2017</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2018">2018</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2019">2019</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2020">2020</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2021">2021</th><td>        <i>// (xor:{ *:[i32] } (or:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB), -1:{ *:[i32] })  =&gt;  (NOR:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2022">2022</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NOR,</td></tr>
<tr><th id="2023">2023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2024">2024</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2025">2025</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2026">2026</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2027">2027</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2028">2028</th><td>        <i>// GIR_Coverage, 117,</i></td></tr>
<tr><th id="2029">2029</th><td>        GIR_Done,</td></tr>
<tr><th id="2030">2030</th><td>      <i>// Label 224: @3704</i></td></tr>
<tr><th id="2031">2031</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 225*/</i> <var>3747</var>, <i>// Rule ID 4126 //</i></td></tr>
<tr><th id="2032">2032</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2033">2033</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2034">2034</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2035">2035</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2036">2036</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2037">2037</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2038">2038</th><td>        <i>// (xor:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rS, -1:{ *:[i32] }), i32:{ *:[i32] }:$rB)  =&gt;  (EQV:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2039">2039</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV,</td></tr>
<tr><th id="2040">2040</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2041">2041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2042">2042</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2043">2043</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2044">2044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2045">2045</th><td>        <i>// GIR_Coverage, 4126,</i></td></tr>
<tr><th id="2046">2046</th><td>        GIR_Done,</td></tr>
<tr><th id="2047">2047</th><td>      <i>// Label 225: @3747</i></td></tr>
<tr><th id="2048">2048</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 226*/</i> <var>3790</var>, <i>// Rule ID 119 //</i></td></tr>
<tr><th id="2049">2049</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2050">2050</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2051">2051</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2052">2052</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2053">2053</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2054">2054</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2055">2055</th><td>        <i>// (xor:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB), -1:{ *:[i32] })  =&gt;  (EQV:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2056">2056</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV,</td></tr>
<tr><th id="2057">2057</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2058">2058</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2059">2059</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2060">2060</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2061">2061</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2062">2062</th><td>        <i>// GIR_Coverage, 119,</i></td></tr>
<tr><th id="2063">2063</th><td>        GIR_Done,</td></tr>
<tr><th id="2064">2064</th><td>      <i>// Label 226: @3790</i></td></tr>
<tr><th id="2065">2065</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 227*/</i> <var>3833</var>, <i>// Rule ID 4127 //</i></td></tr>
<tr><th id="2066">2066</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2067">2067</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2068">2068</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2069">2069</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2070">2070</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2071">2071</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2072">2072</th><td>        <i>// (xor:{ *:[i32] } i32:{ *:[i32] }:$rB, (xor:{ *:[i32] } i32:{ *:[i32] }:$rS, -1:{ *:[i32] }))  =&gt;  (EQV:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2073">2073</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV,</td></tr>
<tr><th id="2074">2074</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2075">2075</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2076">2076</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="2077">2077</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2078">2078</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2079">2079</th><td>        <i>// GIR_Coverage, 4127,</i></td></tr>
<tr><th id="2080">2080</th><td>        GIR_Done,</td></tr>
<tr><th id="2081">2081</th><td>      <i>// Label 227: @3833</i></td></tr>
<tr><th id="2082">2082</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 228*/</i> <var>3842</var>, <i>// Rule ID 120 //</i></td></tr>
<tr><th id="2083">2083</th><td>        <i>// (xor:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)  =&gt;  (XOR:{ *:[i32] } i32:{ *:[i32] }:$rS, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="2084">2084</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XOR,</td></tr>
<tr><th id="2085">2085</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2086">2086</th><td>        <i>// GIR_Coverage, 120,</i></td></tr>
<tr><th id="2087">2087</th><td>        GIR_Done,</td></tr>
<tr><th id="2088">2088</th><td>      <i>// Label 228: @3842</i></td></tr>
<tr><th id="2089">2089</th><td>      GIM_Reject,</td></tr>
<tr><th id="2090">2090</th><td>    <i>// Label 222: @3843</i></td></tr>
<tr><th id="2091">2091</th><td>    GIM_Reject,</td></tr>
<tr><th id="2092">2092</th><td>    <i>// Label 212: @3844</i></td></tr>
<tr><th id="2093">2093</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 229*/</i> <var>4083</var>,</td></tr>
<tr><th id="2094">2094</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2095">2095</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2096">2096</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="2097">2097</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 230*/</i> <var>3901</var>, <i>// Rule ID 609 //</i></td></tr>
<tr><th id="2098">2098</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2099">2099</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2100">2100</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2101">2101</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2102">2102</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2103">2103</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2104">2104</th><td>        <i>// (xor:{ *:[i64] } (and:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB), -1:{ *:[i64] })  =&gt;  (NAND8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2105">2105</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NAND8,</td></tr>
<tr><th id="2106">2106</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2107">2107</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2108">2108</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2109">2109</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2110">2110</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2111">2111</th><td>        <i>// GIR_Coverage, 609,</i></td></tr>
<tr><th id="2112">2112</th><td>        GIR_Done,</td></tr>
<tr><th id="2113">2113</th><td>      <i>// Label 230: @3901</i></td></tr>
<tr><th id="2114">2114</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 231*/</i> <var>3944</var>, <i>// Rule ID 613 //</i></td></tr>
<tr><th id="2115">2115</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2116">2116</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2117">2117</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2118">2118</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2119">2119</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2120">2120</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2121">2121</th><td>        <i>// (xor:{ *:[i64] } (or:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB), -1:{ *:[i64] })  =&gt;  (NOR8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2122">2122</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::NOR8,</td></tr>
<tr><th id="2123">2123</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2124">2124</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2125">2125</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2126">2126</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2127">2127</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2128">2128</th><td>        <i>// GIR_Coverage, 613,</i></td></tr>
<tr><th id="2129">2129</th><td>        GIR_Done,</td></tr>
<tr><th id="2130">2130</th><td>      <i>// Label 231: @3944</i></td></tr>
<tr><th id="2131">2131</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 232*/</i> <var>3987</var>, <i>// Rule ID 4148 //</i></td></tr>
<tr><th id="2132">2132</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2133">2133</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2134">2134</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2135">2135</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2136">2136</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2137">2137</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2138">2138</th><td>        <i>// (xor:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$rS, -1:{ *:[i64] }), i64:{ *:[i64] }:$rB)  =&gt;  (EQV8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2139">2139</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV8,</td></tr>
<tr><th id="2140">2140</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2141">2141</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2142">2142</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2143">2143</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2144">2144</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2145">2145</th><td>        <i>// GIR_Coverage, 4148,</i></td></tr>
<tr><th id="2146">2146</th><td>        GIR_Done,</td></tr>
<tr><th id="2147">2147</th><td>      <i>// Label 232: @3987</i></td></tr>
<tr><th id="2148">2148</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 233*/</i> <var>4030</var>, <i>// Rule ID 615 //</i></td></tr>
<tr><th id="2149">2149</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2150">2150</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2151">2151</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2152">2152</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2153">2153</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2154">2154</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2155">2155</th><td>        <i>// (xor:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB), -1:{ *:[i64] })  =&gt;  (EQV8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2156">2156</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV8,</td></tr>
<tr><th id="2157">2157</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2158">2158</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2159">2159</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="2160">2160</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2161">2161</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2162">2162</th><td>        <i>// GIR_Coverage, 615,</i></td></tr>
<tr><th id="2163">2163</th><td>        GIR_Done,</td></tr>
<tr><th id="2164">2164</th><td>      <i>// Label 233: @4030</i></td></tr>
<tr><th id="2165">2165</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 234*/</i> <var>4073</var>, <i>// Rule ID 4149 //</i></td></tr>
<tr><th id="2166">2166</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2167">2167</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2168">2168</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2169">2169</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2170">2170</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2171">2171</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2172">2172</th><td>        <i>// (xor:{ *:[i64] } i64:{ *:[i64] }:$rB, (xor:{ *:[i64] } i64:{ *:[i64] }:$rS, -1:{ *:[i64] }))  =&gt;  (EQV8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2173">2173</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EQV8,</td></tr>
<tr><th id="2174">2174</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="2175">2175</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="2176">2176</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rB</i></td></tr>
<tr><th id="2177">2177</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2178">2178</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2179">2179</th><td>        <i>// GIR_Coverage, 4149,</i></td></tr>
<tr><th id="2180">2180</th><td>        GIR_Done,</td></tr>
<tr><th id="2181">2181</th><td>      <i>// Label 234: @4073</i></td></tr>
<tr><th id="2182">2182</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 235*/</i> <var>4082</var>, <i>// Rule ID 616 //</i></td></tr>
<tr><th id="2183">2183</th><td>        <i>// (xor:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (XOR8:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="2184">2184</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XOR8,</td></tr>
<tr><th id="2185">2185</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2186">2186</th><td>        <i>// GIR_Coverage, 616,</i></td></tr>
<tr><th id="2187">2187</th><td>        GIR_Done,</td></tr>
<tr><th id="2188">2188</th><td>      <i>// Label 235: @4082</i></td></tr>
<tr><th id="2189">2189</th><td>      GIM_Reject,</td></tr>
<tr><th id="2190">2190</th><td>    <i>// Label 229: @4083</i></td></tr>
<tr><th id="2191">2191</th><td>    GIM_Reject,</td></tr>
<tr><th id="2192">2192</th><td>    <i>// Label 213: @4084</i></td></tr>
<tr><th id="2193">2193</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 236*/</i> <var>5525</var>,</td></tr>
<tr><th id="2194">2194</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2195">2195</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2196">2196</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 237*/</i> <var>4164</var>, <i>// Rule ID 900 //</i></td></tr>
<tr><th id="2197">2197</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2198">2198</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2199">2199</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2200">2200</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2201">2201</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2202">2202</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2203">2203</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2204">2204</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2205">2205</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2206">2206</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2207">2207</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2208">2208</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2209">2209</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2210">2210</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2211">2211</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2212">2212</th><td>        <i>// (xor:{ *:[v4i32] } (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (XXLNAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2213">2213</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLNAND,</td></tr>
<tr><th id="2214">2214</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2215">2215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2216">2216</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2217">2217</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2218">2218</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2219">2219</th><td>        <i>// GIR_Coverage, 900,</i></td></tr>
<tr><th id="2220">2220</th><td>        GIR_Done,</td></tr>
<tr><th id="2221">2221</th><td>      <i>// Label 237: @4164</i></td></tr>
<tr><th id="2222">2222</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 238*/</i> <var>4234</var>, <i>// Rule ID 890 //</i></td></tr>
<tr><th id="2223">2223</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="2224">2224</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2225">2225</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2226">2226</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2227">2227</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2228">2228</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2229">2229</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2230">2230</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2231">2231</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2232">2232</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2233">2233</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2234">2234</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2235">2235</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2236">2236</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2237">2237</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2238">2238</th><td>        <i>// (xor:{ *:[v4i32] } (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (XXLNOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2239">2239</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLNOR,</td></tr>
<tr><th id="2240">2240</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2241">2241</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2242">2242</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2243">2243</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2244">2244</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2245">2245</th><td>        <i>// GIR_Coverage, 890,</i></td></tr>
<tr><th id="2246">2246</th><td>        GIR_Done,</td></tr>
<tr><th id="2247">2247</th><td>      <i>// Label 238: @4234</i></td></tr>
<tr><th id="2248">2248</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 239*/</i> <var>4304</var>, <i>// Rule ID 4158 //</i></td></tr>
<tr><th id="2249">2249</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2250">2250</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2251">2251</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2252">2252</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2253">2253</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2254">2254</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2255">2255</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2256">2256</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2257">2257</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2258">2258</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2259">2259</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2260">2260</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2261">2261</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2262">2262</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2263">2263</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2264">2264</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XA), v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2265">2265</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2266">2266</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2267">2267</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="2268">2268</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2269">2269</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2270">2270</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2271">2271</th><td>        <i>// GIR_Coverage, 4158,</i></td></tr>
<tr><th id="2272">2272</th><td>        GIR_Done,</td></tr>
<tr><th id="2273">2273</th><td>      <i>// Label 239: @4304</i></td></tr>
<tr><th id="2274">2274</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 240*/</i> <var>4374</var>, <i>// Rule ID 4157 //</i></td></tr>
<tr><th id="2275">2275</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2276">2276</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2277">2277</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2278">2278</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2279">2279</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2280">2280</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2281">2281</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2282">2282</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2283">2283</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2284">2284</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2285">2285</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2286">2286</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2287">2287</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2288">2288</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2289">2289</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2290">2290</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2291">2291</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2292">2292</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2293">2293</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2294">2294</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2295">2295</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2296">2296</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2297">2297</th><td>        <i>// GIR_Coverage, 4157,</i></td></tr>
<tr><th id="2298">2298</th><td>        GIR_Done,</td></tr>
<tr><th id="2299">2299</th><td>      <i>// Label 240: @4374</i></td></tr>
<tr><th id="2300">2300</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 241*/</i> <var>4444</var>, <i>// Rule ID 899 //</i></td></tr>
<tr><th id="2301">2301</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2302">2302</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2303">2303</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2304">2304</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2305">2305</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2306">2306</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2307">2307</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2308">2308</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2309">2309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2310">2310</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2311">2311</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2312">2312</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2313">2313</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2314">2314</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2315">2315</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2316">2316</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2317">2317</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2318">2318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2319">2319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2320">2320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2321">2321</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2322">2322</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2323">2323</th><td>        <i>// GIR_Coverage, 899,</i></td></tr>
<tr><th id="2324">2324</th><td>        GIR_Done,</td></tr>
<tr><th id="2325">2325</th><td>      <i>// Label 241: @4444</i></td></tr>
<tr><th id="2326">2326</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 242*/</i> <var>4514</var>, <i>// Rule ID 4162 //</i></td></tr>
<tr><th id="2327">2327</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2328">2328</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2329">2329</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2330">2330</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2331">2331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2332">2332</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2333">2333</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2334">2334</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2335">2335</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2336">2336</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2337">2337</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2338">2338</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2339">2339</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2340">2340</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2341">2341</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2342">2342</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB))  =&gt;  (XXLNAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2343">2343</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLNAND,</td></tr>
<tr><th id="2344">2344</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2345">2345</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2346">2346</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2347">2347</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2348">2348</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2349">2349</th><td>        <i>// GIR_Coverage, 4162,</i></td></tr>
<tr><th id="2350">2350</th><td>        GIR_Done,</td></tr>
<tr><th id="2351">2351</th><td>      <i>// Label 242: @4514</i></td></tr>
<tr><th id="2352">2352</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 243*/</i> <var>4584</var>, <i>// Rule ID 4156 //</i></td></tr>
<tr><th id="2353">2353</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="2354">2354</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2355">2355</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2356">2356</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2357">2357</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2358">2358</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2359">2359</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2360">2360</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2361">2361</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2362">2362</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2363">2363</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2364">2364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2365">2365</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2366">2366</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2367">2367</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2368">2368</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB))  =&gt;  (XXLNOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2369">2369</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLNOR,</td></tr>
<tr><th id="2370">2370</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2371">2371</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2372">2372</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2373">2373</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2374">2374</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2375">2375</th><td>        <i>// GIR_Coverage, 4156,</i></td></tr>
<tr><th id="2376">2376</th><td>        GIR_Done,</td></tr>
<tr><th id="2377">2377</th><td>      <i>// Label 243: @4584</i></td></tr>
<tr><th id="2378">2378</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 244*/</i> <var>4654</var>, <i>// Rule ID 4159 //</i></td></tr>
<tr><th id="2379">2379</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2380">2380</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2381">2381</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2382">2382</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2383">2383</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2384">2384</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2385">2385</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2386">2386</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2387">2387</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2388">2388</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2389">2389</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2390">2390</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2391">2391</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2392">2392</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2393">2393</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2394">2394</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB))  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2395">2395</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2396">2396</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2397">2397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2398">2398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="2399">2399</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2400">2400</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2401">2401</th><td>        <i>// GIR_Coverage, 4159,</i></td></tr>
<tr><th id="2402">2402</th><td>        GIR_Done,</td></tr>
<tr><th id="2403">2403</th><td>      <i>// Label 244: @4654</i></td></tr>
<tr><th id="2404">2404</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 245*/</i> <var>4724</var>, <i>// Rule ID 4161 //</i></td></tr>
<tr><th id="2405">2405</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2406">2406</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2407">2407</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2408">2408</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2409">2409</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2410">2410</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2411">2411</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2412">2412</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2413">2413</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2414">2414</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2415">2415</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2416">2416</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2417">2417</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2418">2418</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2419">2419</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2420">2420</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$XA))  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2421">2421</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2422">2422</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2423">2423</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="2424">2424</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="2425">2425</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2426">2426</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2427">2427</th><td>        <i>// GIR_Coverage, 4161,</i></td></tr>
<tr><th id="2428">2428</th><td>        GIR_Done,</td></tr>
<tr><th id="2429">2429</th><td>      <i>// Label 245: @4724</i></td></tr>
<tr><th id="2430">2430</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 246*/</i> <var>4794</var>, <i>// Rule ID 4160 //</i></td></tr>
<tr><th id="2431">2431</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2432">2432</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2433">2433</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2434">2434</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2435">2435</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2436">2436</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2437">2437</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2438">2438</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2439">2439</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2440">2440</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2441">2441</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2442">2442</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2443">2443</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2444">2444</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2445">2445</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2446">2446</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (XXLEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2447">2447</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQV,</td></tr>
<tr><th id="2448">2448</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2449">2449</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="2450">2450</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="2451">2451</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2452">2452</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2453">2453</th><td>        <i>// GIR_Coverage, 4160,</i></td></tr>
<tr><th id="2454">2454</th><td>        GIR_Done,</td></tr>
<tr><th id="2455">2455</th><td>      <i>// Label 246: @4794</i></td></tr>
<tr><th id="2456">2456</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 247*/</i> <var>4809</var>, <i>// Rule ID 892 //</i></td></tr>
<tr><th id="2457">2457</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="2458">2458</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2459">2459</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXLXOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="2460">2460</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLXOR,</td></tr>
<tr><th id="2461">2461</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2462">2462</th><td>        <i>// GIR_Coverage, 892,</i></td></tr>
<tr><th id="2463">2463</th><td>        GIR_Done,</td></tr>
<tr><th id="2464">2464</th><td>      <i>// Label 247: @4809</i></td></tr>
<tr><th id="2465">2465</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 248*/</i> <var>4879</var>, <i>// Rule ID 472 //</i></td></tr>
<tr><th id="2466">2466</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2467">2467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2468">2468</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2469">2469</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2470">2470</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2471">2471</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2472">2472</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2473">2473</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2474">2474</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2475">2475</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2476">2476</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2477">2477</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2478">2478</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2479">2479</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2480">2480</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2481">2481</th><td>        <i>// (xor:{ *:[v4i32] } (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (VNAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2482">2482</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNAND,</td></tr>
<tr><th id="2483">2483</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2484">2484</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2485">2485</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2486">2486</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2487">2487</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2488">2488</th><td>        <i>// GIR_Coverage, 472,</i></td></tr>
<tr><th id="2489">2489</th><td>        GIR_Done,</td></tr>
<tr><th id="2490">2490</th><td>      <i>// Label 248: @4879</i></td></tr>
<tr><th id="2491">2491</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 249*/</i> <var>4949</var>, <i>// Rule ID 369 //</i></td></tr>
<tr><th id="2492">2492</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2493">2493</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2494">2494</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2495">2495</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2496">2496</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2497">2497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2498">2498</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2499">2499</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2500">2500</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2501">2501</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2502">2502</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2503">2503</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2504">2504</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2505">2505</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2506">2506</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2507">2507</th><td>        <i>// (xor:{ *:[v4i32] } (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (VNOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2508">2508</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNOR,</td></tr>
<tr><th id="2509">2509</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2510">2510</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2511">2511</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2512">2512</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2513">2513</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2514">2514</th><td>        <i>// GIR_Coverage, 369,</i></td></tr>
<tr><th id="2515">2515</th><td>        GIR_Done,</td></tr>
<tr><th id="2516">2516</th><td>      <i>// Label 249: @4949</i></td></tr>
<tr><th id="2517">2517</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 250*/</i> <var>5019</var>, <i>// Rule ID 4138 //</i></td></tr>
<tr><th id="2518">2518</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2519">2519</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2520">2520</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2521">2521</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2522">2522</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2523">2523</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2524">2524</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2525">2525</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2526">2526</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2527">2527</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2528">2528</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2529">2529</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2530">2530</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2531">2531</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2532">2532</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2533">2533</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vA), v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2534">2534</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2535">2535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2536">2536</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="2537">2537</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2538">2538</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2539">2539</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2540">2540</th><td>        <i>// GIR_Coverage, 4138,</i></td></tr>
<tr><th id="2541">2541</th><td>        GIR_Done,</td></tr>
<tr><th id="2542">2542</th><td>      <i>// Label 250: @5019</i></td></tr>
<tr><th id="2543">2543</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 251*/</i> <var>5089</var>, <i>// Rule ID 4137 //</i></td></tr>
<tr><th id="2544">2544</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2545">2545</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2546">2546</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2547">2547</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2548">2548</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2549">2549</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2550">2550</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2551">2551</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2552">2552</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2553">2553</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2554">2554</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2555">2555</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2556">2556</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2557">2557</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2558">2558</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2559">2559</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })), v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2560">2560</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2561">2561</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2562">2562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2563">2563</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2564">2564</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2565">2565</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2566">2566</th><td>        <i>// GIR_Coverage, 4137,</i></td></tr>
<tr><th id="2567">2567</th><td>        GIR_Done,</td></tr>
<tr><th id="2568">2568</th><td>      <i>// Label 251: @5089</i></td></tr>
<tr><th id="2569">2569</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 252*/</i> <var>5159</var>, <i>// Rule ID 471 //</i></td></tr>
<tr><th id="2570">2570</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2571">2571</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2572">2572</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2573">2573</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2574">2574</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2575">2575</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2576">2576</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2577">2577</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2578">2578</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2579">2579</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2580">2580</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2581">2581</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2582">2582</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2583">2583</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2584">2584</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2585">2585</th><td>        <i>// (xor:{ *:[v4i32] } (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB), (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }))  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2586">2586</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2587">2587</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2588">2588</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2589">2589</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2590">2590</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2591">2591</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2592">2592</th><td>        <i>// GIR_Coverage, 471,</i></td></tr>
<tr><th id="2593">2593</th><td>        GIR_Done,</td></tr>
<tr><th id="2594">2594</th><td>      <i>// Label 252: @5159</i></td></tr>
<tr><th id="2595">2595</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 253*/</i> <var>5229</var>, <i>// Rule ID 4142 //</i></td></tr>
<tr><th id="2596">2596</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2597">2597</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2598">2598</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2599">2599</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2600">2600</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2601">2601</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2602">2602</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2603">2603</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2604">2604</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2605">2605</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="2606">2606</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2607">2607</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2608">2608</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2609">2609</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2610">2610</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2611">2611</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB))  =&gt;  (VNAND:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2612">2612</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNAND,</td></tr>
<tr><th id="2613">2613</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2614">2614</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2615">2615</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2616">2616</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2617">2617</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2618">2618</th><td>        <i>// GIR_Coverage, 4142,</i></td></tr>
<tr><th id="2619">2619</th><td>        GIR_Done,</td></tr>
<tr><th id="2620">2620</th><td>      <i>// Label 253: @5229</i></td></tr>
<tr><th id="2621">2621</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 254*/</i> <var>5299</var>, <i>// Rule ID 4136 //</i></td></tr>
<tr><th id="2622">2622</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2623">2623</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2624">2624</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2625">2625</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2626">2626</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2627">2627</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2628">2628</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2629">2629</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2630">2630</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2631">2631</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2632">2632</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2633">2633</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2634">2634</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2635">2635</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2636">2636</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2637">2637</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (or:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB))  =&gt;  (VNOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2638">2638</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNOR,</td></tr>
<tr><th id="2639">2639</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2640">2640</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2641">2641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2642">2642</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2643">2643</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2644">2644</th><td>        <i>// GIR_Coverage, 4136,</i></td></tr>
<tr><th id="2645">2645</th><td>        GIR_Done,</td></tr>
<tr><th id="2646">2646</th><td>      <i>// Label 254: @5299</i></td></tr>
<tr><th id="2647">2647</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 255*/</i> <var>5369</var>, <i>// Rule ID 4139 //</i></td></tr>
<tr><th id="2648">2648</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2649">2649</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2650">2650</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2651">2651</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2652">2652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2653">2653</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2654">2654</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2655">2655</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>2</var>,</td></tr>
<tr><th id="2656">2656</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2657">2657</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2658">2658</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2659">2659</th><td>        GIM_CheckType, <i>/*MI*/</i><var>3</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2660">2660</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2661">2661</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2662">2662</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2663">2663</th><td>        <i>// (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB))  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2664">2664</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2665">2665</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2666">2666</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2667">2667</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>3</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="2668">2668</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2669">2669</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2670">2670</th><td>        <i>// GIR_Coverage, 4139,</i></td></tr>
<tr><th id="2671">2671</th><td>        GIR_Done,</td></tr>
<tr><th id="2672">2672</th><td>      <i>// Label 255: @5369</i></td></tr>
<tr><th id="2673">2673</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 256*/</i> <var>5439</var>, <i>// Rule ID 4141 //</i></td></tr>
<tr><th id="2674">2674</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2675">2675</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2676">2676</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2677">2677</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2678">2678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2679">2679</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2680">2680</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2681">2681</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2682">2682</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2683">2683</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2684">2684</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2685">2685</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2686">2686</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2687">2687</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2688">2688</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2689">2689</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (xor:{ *:[v4i32] } (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] }), v4i32:{ *:[v4i32] }:$vA))  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2690">2690</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2691">2691</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2692">2692</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="2693">2693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="2694">2694</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2695">2695</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2696">2696</th><td>        <i>// GIR_Coverage, 4141,</i></td></tr>
<tr><th id="2697">2697</th><td>        GIR_Done,</td></tr>
<tr><th id="2698">2698</th><td>      <i>// Label 256: @5439</i></td></tr>
<tr><th id="2699">2699</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 257*/</i> <var>5509</var>, <i>// Rule ID 4140 //</i></td></tr>
<tr><th id="2700">2700</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="2701">2701</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2702">2702</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2703">2703</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="2704">2704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2705">2705</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2706">2706</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="2707">2707</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BITCAST,</td></tr>
<tr><th id="2708">2708</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2709">2709</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="2710">2710</th><td>        GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2711">2711</th><td>        GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>3</var>,</td></tr>
<tr><th id="2712">2712</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2713">2713</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="2714">2714</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="2715">2715</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB, (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })))  =&gt;  (VEQV:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2716">2716</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEQV,</td></tr>
<tr><th id="2717">2717</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2718">2718</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="2719">2719</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="2720">2720</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2721">2721</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2722">2722</th><td>        <i>// GIR_Coverage, 4140,</i></td></tr>
<tr><th id="2723">2723</th><td>        GIR_Done,</td></tr>
<tr><th id="2724">2724</th><td>      <i>// Label 257: @5509</i></td></tr>
<tr><th id="2725">2725</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 258*/</i> <var>5524</var>, <i>// Rule ID 371 //</i></td></tr>
<tr><th id="2726">2726</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2727">2727</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2728">2728</th><td>        <i>// (xor:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VXOR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="2729">2729</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VXOR,</td></tr>
<tr><th id="2730">2730</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2731">2731</th><td>        <i>// GIR_Coverage, 371,</i></td></tr>
<tr><th id="2732">2732</th><td>        GIR_Done,</td></tr>
<tr><th id="2733">2733</th><td>      <i>// Label 258: @5524</i></td></tr>
<tr><th id="2734">2734</th><td>      GIM_Reject,</td></tr>
<tr><th id="2735">2735</th><td>    <i>// Label 236: @5525</i></td></tr>
<tr><th id="2736">2736</th><td>    GIM_Reject,</td></tr>
<tr><th id="2737">2737</th><td>    <i>// Label 214: @5526</i></td></tr>
<tr><th id="2738">2738</th><td>    GIM_Reject,</td></tr>
<tr><th id="2739">2739</th><td>    <i>// Label 10: @5527</i></td></tr>
<tr><th id="2740">2740</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 259*/</i> <var>5641</var>,</td></tr>
<tr><th id="2741">2741</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="2742">2742</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2743">2743</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2744">2744</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 260*/</i> <var>5590</var>, <i>// Rule ID 1844 //</i></td></tr>
<tr><th id="2745">2745</th><td>        GIM_CheckFeatures, GIFBS_HasDirectMove_HasVSX,</td></tr>
<tr><th id="2746">2746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2747">2747</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2748">2748</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2749">2749</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immSExt5NonZero,</td></tr>
<tr><th id="2750">2750</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2751">2751</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2752">2752</th><td><i>        // MIs[0] A</i></td></tr>
<tr><th id="2753">2753</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2754">2754</th><td>        <i>// MIs[0] A</i></td></tr>
<tr><th id="2755">2755</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2756">2756</th><td>        <i>// MIs[0] A</i></td></tr>
<tr><th id="2757">2757</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2758">2758</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2759">2759</th><td>        <i>// (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt5NonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt5NonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt5NonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt5NonZero&gt;&gt;:$A)  =&gt;  (VSPLTISW:{ *:[v4i32] } (imm:{ *:[i32] }):$A)</i></td></tr>
<tr><th id="2760">2760</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSPLTISW,</td></tr>
<tr><th id="2761">2761</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="2762">2762</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// A</i></td></tr>
<tr><th id="2763">2763</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2764">2764</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2765">2765</th><td>        <i>// GIR_Coverage, 1844,</i></td></tr>
<tr><th id="2766">2766</th><td>        GIR_Done,</td></tr>
<tr><th id="2767">2767</th><td>      <i>// Label 260: @5590</i></td></tr>
<tr><th id="2768">2768</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 261*/</i> <var>5640</var>, <i>// Rule ID 3003 //</i></td></tr>
<tr><th id="2769">2769</th><td>        GIM_CheckFeatures, GIFBS_PrefixInstrs,</td></tr>
<tr><th id="2770">2770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2771">2771</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2772">2772</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2773">2773</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_i32immNonAllOneNonZero,</td></tr>
<tr><th id="2774">2774</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2775">2775</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2776">2776</th><td><i>        // MIs[0] A</i></td></tr>
<tr><th id="2777">2777</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2778">2778</th><td>        <i>// MIs[0] A</i></td></tr>
<tr><th id="2779">2779</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2780">2780</th><td>        <i>// MIs[0] A</i></td></tr>
<tr><th id="2781">2781</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2782">2782</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2783">2783</th><td>        <i>// (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_i32immNonAllOneNonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_i32immNonAllOneNonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_i32immNonAllOneNonZero&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_i32immNonAllOneNonZero&gt;&gt;:$A)  =&gt;  (XXSPLTIW:{ *:[v4i32] } (imm:{ *:[i32] }):$A)</i></td></tr>
<tr><th id="2784">2784</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXSPLTIW,</td></tr>
<tr><th id="2785">2785</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="2786">2786</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// A</i></td></tr>
<tr><th id="2787">2787</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2788">2788</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2789">2789</th><td>        <i>// GIR_Coverage, 3003,</i></td></tr>
<tr><th id="2790">2790</th><td>        GIR_Done,</td></tr>
<tr><th id="2791">2791</th><td>      <i>// Label 261: @5640</i></td></tr>
<tr><th id="2792">2792</th><td>      GIM_Reject,</td></tr>
<tr><th id="2793">2793</th><td>    <i>// Label 259: @5641</i></td></tr>
<tr><th id="2794">2794</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 262*/</i> <var>5780</var>, <i>// Rule ID 2078 //</i></td></tr>
<tr><th id="2795">2795</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="2796">2796</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="2797">2797</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2798">2798</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2799">2799</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2800">2800</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2801">2801</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2802">2802</th><td>      GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immNonAllOneAnyExt8,</td></tr>
<tr><th id="2803">2803</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2804">2804</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="2805">2805</th><td><i>      // MIs[0] A</i></td></tr>
<tr><th id="2806">2806</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2807">2807</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2808">2808</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2809">2809</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2810">2810</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2811">2811</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2812">2812</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>5</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2813">2813</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2814">2814</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>6</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2815">2815</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2816">2816</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>7</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2817">2817</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2818">2818</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>8</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2819">2819</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2820">2820</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>9</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2821">2821</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2822">2822</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>10</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2823">2823</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2824">2824</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>11</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2825">2825</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2826">2826</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>12</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2827">2827</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2828">2828</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>13</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2829">2829</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2830">2830</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>14</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2831">2831</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2832">2832</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>15</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2833">2833</th><td>      <i>// MIs[0] A</i></td></tr>
<tr><th id="2834">2834</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>16</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2835">2835</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2836">2836</th><td>      <i>// (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immNonAllOneAnyExt8&gt;&gt;:$A)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (XXSPLTIB:{ *:[v4i32] } (imm:{ *:[i32] }):$A), VSRC:{ *:[i32] })</i></td></tr>
<tr><th id="2837">2837</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2838">2838</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>PPC::XXSPLTIB,</td></tr>
<tr><th id="2839">2839</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="2840">2840</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// A</i></td></tr>
<tr><th id="2841">2841</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2842">2842</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2843">2843</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2844">2844</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="2845">2845</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2846">2846</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VSRCRegClassID,</td></tr>
<tr><th id="2847">2847</th><td>      <i>// GIR_Coverage, 2078,</i></td></tr>
<tr><th id="2848">2848</th><td>      GIR_Done,</td></tr>
<tr><th id="2849">2849</th><td>    <i>// Label 262: @5780</i></td></tr>
<tr><th id="2850">2850</th><td>    GIM_Reject,</td></tr>
<tr><th id="2851">2851</th><td>    <i>// Label 11: @5781</i></td></tr>
<tr><th id="2852">2852</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>3</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 268*/</i> <var>7355</var>,</td></tr>
<tr><th id="2853">2853</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 263*/</i> <var>5792</var>,</td></tr>
<tr><th id="2854">2854</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 264*/</i> <var>6187</var>,</td></tr>
<tr><th id="2855">2855</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 265*/</i> <var>6446</var>,</td></tr>
<tr><th id="2856">2856</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 266*/</i> <var>6891</var>,</td></tr>
<tr><th id="2857">2857</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 267*/</i> <var>7150</var>,</td></tr>
<tr><th id="2858">2858</th><td>    <i>// Label 263: @5792</i></td></tr>
<tr><th id="2859">2859</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 269*/</i> <var>5846</var>, <i>// Rule ID 1749 //</i></td></tr>
<tr><th id="2860">2860</th><td>      GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="2861">2861</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2862">2862</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="2863">2863</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2864">2864</th><td>      GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="2865">2865</th><td>      GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>1</var>,</td></tr>
<tr><th id="2866">2866</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2867">2867</th><td>      <i>// (bitconvert:{ *:[v1i128] } immAllOnesV:{ *:[v16i8] })  =&gt;  (COPY_TO_REGCLASS:{ *:[v1i128] } (XXLEQVOnes:{ *:[v4i32] }), VSRC:{ *:[i32] })</i></td></tr>
<tr><th id="2868">2868</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2869">2869</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>PPC::XXLEQVOnes,</td></tr>
<tr><th id="2870">2870</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="2871">2871</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2872">2872</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2873">2873</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2874">2874</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="2875">2875</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2876">2876</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VSRCRegClassID,</td></tr>
<tr><th id="2877">2877</th><td>      <i>// GIR_Coverage, 1749,</i></td></tr>
<tr><th id="2878">2878</th><td>      GIR_Done,</td></tr>
<tr><th id="2879">2879</th><td>    <i>// Label 269: @5846</i></td></tr>
<tr><th id="2880">2880</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 270*/</i> <var>5880</var>, <i>// Rule ID 1246 //</i></td></tr>
<tr><th id="2881">2881</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2882">2882</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2883">2883</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2884">2884</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2885">2885</th><td>      <i>// (bitconvert:{ *:[v1i128] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[v1i128] }:$src</i></td></tr>
<tr><th id="2886">2886</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2887">2887</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2888">2888</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2889">2889</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2890">2890</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2891">2891</th><td>      <i>// GIR_Coverage, 1246,</i></td></tr>
<tr><th id="2892">2892</th><td>      GIR_Done,</td></tr>
<tr><th id="2893">2893</th><td>    <i>// Label 270: @5880</i></td></tr>
<tr><th id="2894">2894</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 271*/</i> <var>5914</var>, <i>// Rule ID 1247 //</i></td></tr>
<tr><th id="2895">2895</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2896">2896</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2897">2897</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2898">2898</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2899">2899</th><td>      <i>// (bitconvert:{ *:[v1i128] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[v1i128] }:$src</i></td></tr>
<tr><th id="2900">2900</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2901">2901</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2902">2902</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2903">2903</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2904">2904</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2905">2905</th><td>      <i>// GIR_Coverage, 1247,</i></td></tr>
<tr><th id="2906">2906</th><td>      GIR_Done,</td></tr>
<tr><th id="2907">2907</th><td>    <i>// Label 271: @5914</i></td></tr>
<tr><th id="2908">2908</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 272*/</i> <var>5948</var>, <i>// Rule ID 1248 //</i></td></tr>
<tr><th id="2909">2909</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2910">2910</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2911">2911</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2912">2912</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2913">2913</th><td>      <i>// (bitconvert:{ *:[v1i128] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[v1i128] }:$src</i></td></tr>
<tr><th id="2914">2914</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2915">2915</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2916">2916</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2917">2917</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2918">2918</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2919">2919</th><td>      <i>// GIR_Coverage, 1248,</i></td></tr>
<tr><th id="2920">2920</th><td>      GIR_Done,</td></tr>
<tr><th id="2921">2921</th><td>    <i>// Label 272: @5948</i></td></tr>
<tr><th id="2922">2922</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 273*/</i> <var>5982</var>, <i>// Rule ID 1249 //</i></td></tr>
<tr><th id="2923">2923</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2924">2924</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2925">2925</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2926">2926</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2927">2927</th><td>      <i>// (bitconvert:{ *:[v1i128] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[v1i128] }:$src</i></td></tr>
<tr><th id="2928">2928</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2929">2929</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2930">2930</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2931">2931</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2932">2932</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2933">2933</th><td>      <i>// GIR_Coverage, 1249,</i></td></tr>
<tr><th id="2934">2934</th><td>      GIR_Done,</td></tr>
<tr><th id="2935">2935</th><td>    <i>// Label 273: @5982</i></td></tr>
<tr><th id="2936">2936</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 274*/</i> <var>6016</var>, <i>// Rule ID 1250 //</i></td></tr>
<tr><th id="2937">2937</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2938">2938</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2939">2939</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2940">2940</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2941">2941</th><td>      <i>// (bitconvert:{ *:[v1i128] } VRRC:{ *:[v2i64] }:$src)  =&gt;  VRRC:{ *:[v1i128] }:$src</i></td></tr>
<tr><th id="2942">2942</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2943">2943</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2944">2944</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2945">2945</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2946">2946</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2947">2947</th><td>      <i>// GIR_Coverage, 1250,</i></td></tr>
<tr><th id="2948">2948</th><td>      GIR_Done,</td></tr>
<tr><th id="2949">2949</th><td>    <i>// Label 274: @6016</i></td></tr>
<tr><th id="2950">2950</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 275*/</i> <var>6050</var>, <i>// Rule ID 1251 //</i></td></tr>
<tr><th id="2951">2951</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2952">2952</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2953">2953</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2954">2954</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2955">2955</th><td>      <i>// (bitconvert:{ *:[f128] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[f128] }:$src</i></td></tr>
<tr><th id="2956">2956</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2957">2957</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2958">2958</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2959">2959</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2960">2960</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2961">2961</th><td>      <i>// GIR_Coverage, 1251,</i></td></tr>
<tr><th id="2962">2962</th><td>      GIR_Done,</td></tr>
<tr><th id="2963">2963</th><td>    <i>// Label 275: @6050</i></td></tr>
<tr><th id="2964">2964</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 276*/</i> <var>6084</var>, <i>// Rule ID 1252 //</i></td></tr>
<tr><th id="2965">2965</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2966">2966</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2967">2967</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2968">2968</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2969">2969</th><td>      <i>// (bitconvert:{ *:[f128] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[f128] }:$src</i></td></tr>
<tr><th id="2970">2970</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2971">2971</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2972">2972</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2973">2973</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2974">2974</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2975">2975</th><td>      <i>// GIR_Coverage, 1252,</i></td></tr>
<tr><th id="2976">2976</th><td>      GIR_Done,</td></tr>
<tr><th id="2977">2977</th><td>    <i>// Label 276: @6084</i></td></tr>
<tr><th id="2978">2978</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 277*/</i> <var>6118</var>, <i>// Rule ID 1253 //</i></td></tr>
<tr><th id="2979">2979</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2980">2980</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2981">2981</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2982">2982</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2983">2983</th><td>      <i>// (bitconvert:{ *:[f128] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[f128] }:$src</i></td></tr>
<tr><th id="2984">2984</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2985">2985</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="2986">2986</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2987">2987</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2988">2988</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="2989">2989</th><td>      <i>// GIR_Coverage, 1253,</i></td></tr>
<tr><th id="2990">2990</th><td>      GIR_Done,</td></tr>
<tr><th id="2991">2991</th><td>    <i>// Label 277: @6118</i></td></tr>
<tr><th id="2992">2992</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 278*/</i> <var>6152</var>, <i>// Rule ID 1254 //</i></td></tr>
<tr><th id="2993">2993</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="2994">2994</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2995">2995</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2996">2996</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="2997">2997</th><td>      <i>// (bitconvert:{ *:[f128] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[f128] }:$src</i></td></tr>
<tr><th id="2998">2998</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="2999">2999</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3000">3000</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3001">3001</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3002">3002</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3003">3003</th><td>      <i>// GIR_Coverage, 1254,</i></td></tr>
<tr><th id="3004">3004</th><td>      GIR_Done,</td></tr>
<tr><th id="3005">3005</th><td>    <i>// Label 278: @6152</i></td></tr>
<tr><th id="3006">3006</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 279*/</i> <var>6186</var>, <i>// Rule ID 1255 //</i></td></tr>
<tr><th id="3007">3007</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3008">3008</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3009">3009</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3010">3010</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3011">3011</th><td>      <i>// (bitconvert:{ *:[f128] } VRRC:{ *:[v2f64] }:$src)  =&gt;  VRRC:{ *:[f128] }:$src</i></td></tr>
<tr><th id="3012">3012</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3013">3013</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3014">3014</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3015">3015</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3016">3016</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3017">3017</th><td>      <i>// GIR_Coverage, 1255,</i></td></tr>
<tr><th id="3018">3018</th><td>      GIR_Done,</td></tr>
<tr><th id="3019">3019</th><td>    <i>// Label 279: @6186</i></td></tr>
<tr><th id="3020">3020</th><td>    GIM_Reject,</td></tr>
<tr><th id="3021">3021</th><td>    <i>// Label 264: @6187</i></td></tr>
<tr><th id="3022">3022</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 280*/</i> <var>6241</var>, <i>// Rule ID 1750 //</i></td></tr>
<tr><th id="3023">3023</th><td>      GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="3024">3024</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3025">3025</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3026">3026</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="3027">3027</th><td>      GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="3028">3028</th><td>      GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>1</var>,</td></tr>
<tr><th id="3029">3029</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3030">3030</th><td>      <i>// (bitconvert:{ *:[v2i64] } immAllOnesV:{ *:[v16i8] })  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (XXLEQVOnes:{ *:[v4i32] }), VSRC:{ *:[i32] })</i></td></tr>
<tr><th id="3031">3031</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3032">3032</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>PPC::XXLEQVOnes,</td></tr>
<tr><th id="3033">3033</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3034">3034</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3035">3035</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3036">3036</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3037">3037</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3038">3038</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3039">3039</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VSRCRegClassID,</td></tr>
<tr><th id="3040">3040</th><td>      <i>// GIR_Coverage, 1750,</i></td></tr>
<tr><th id="3041">3041</th><td>      GIR_Done,</td></tr>
<tr><th id="3042">3042</th><td>    <i>// Label 280: @6241</i></td></tr>
<tr><th id="3043">3043</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 281*/</i> <var>6275</var>, <i>// Rule ID 1241 //</i></td></tr>
<tr><th id="3044">3044</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3045">3045</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3046">3046</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3047">3047</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3048">3048</th><td>      <i>// (bitconvert:{ *:[v2i64] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[v2i64] }:$src</i></td></tr>
<tr><th id="3049">3049</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3050">3050</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3051">3051</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3052">3052</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3053">3053</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3054">3054</th><td>      <i>// GIR_Coverage, 1241,</i></td></tr>
<tr><th id="3055">3055</th><td>      GIR_Done,</td></tr>
<tr><th id="3056">3056</th><td>    <i>// Label 281: @6275</i></td></tr>
<tr><th id="3057">3057</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 282*/</i> <var>6309</var>, <i>// Rule ID 1242 //</i></td></tr>
<tr><th id="3058">3058</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3059">3059</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3060">3060</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3061">3061</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3062">3062</th><td>      <i>// (bitconvert:{ *:[v2i64] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[v2i64] }:$src</i></td></tr>
<tr><th id="3063">3063</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3064">3064</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3065">3065</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3066">3066</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3067">3067</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3068">3068</th><td>      <i>// GIR_Coverage, 1242,</i></td></tr>
<tr><th id="3069">3069</th><td>      GIR_Done,</td></tr>
<tr><th id="3070">3070</th><td>    <i>// Label 282: @6309</i></td></tr>
<tr><th id="3071">3071</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 283*/</i> <var>6343</var>, <i>// Rule ID 1243 //</i></td></tr>
<tr><th id="3072">3072</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3073">3073</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3074">3074</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3075">3075</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3076">3076</th><td>      <i>// (bitconvert:{ *:[v2i64] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[v2i64] }:$src</i></td></tr>
<tr><th id="3077">3077</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3078">3078</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3079">3079</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3080">3080</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3081">3081</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3082">3082</th><td>      <i>// GIR_Coverage, 1243,</i></td></tr>
<tr><th id="3083">3083</th><td>      GIR_Done,</td></tr>
<tr><th id="3084">3084</th><td>    <i>// Label 283: @6343</i></td></tr>
<tr><th id="3085">3085</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 284*/</i> <var>6377</var>, <i>// Rule ID 1244 //</i></td></tr>
<tr><th id="3086">3086</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3087">3087</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3088">3088</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3089">3089</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3090">3090</th><td>      <i>// (bitconvert:{ *:[v2i64] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[v2i64] }:$src</i></td></tr>
<tr><th id="3091">3091</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3092">3092</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3093">3093</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3094">3094</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3095">3095</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3096">3096</th><td>      <i>// GIR_Coverage, 1244,</i></td></tr>
<tr><th id="3097">3097</th><td>      GIR_Done,</td></tr>
<tr><th id="3098">3098</th><td>    <i>// Label 284: @6377</i></td></tr>
<tr><th id="3099">3099</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 285*/</i> <var>6411</var>, <i>// Rule ID 1245 //</i></td></tr>
<tr><th id="3100">3100</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3101">3101</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3102">3102</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3103">3103</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3104">3104</th><td>      <i>// (bitconvert:{ *:[v2i64] } VRRC:{ *:[v1i128] }:$src)  =&gt;  VRRC:{ *:[v2i64] }:$src</i></td></tr>
<tr><th id="3105">3105</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3106">3106</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3107">3107</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3108">3108</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3109">3109</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3110">3110</th><td>      <i>// GIR_Coverage, 1245,</i></td></tr>
<tr><th id="3111">3111</th><td>      GIR_Done,</td></tr>
<tr><th id="3112">3112</th><td>    <i>// Label 285: @6411</i></td></tr>
<tr><th id="3113">3113</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 286*/</i> <var>6445</var>, <i>// Rule ID 1260 //</i></td></tr>
<tr><th id="3114">3114</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3115">3115</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3116">3116</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3117">3117</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3118">3118</th><td>      <i>// (bitconvert:{ *:[v2f64] } VRRC:{ *:[f128] }:$src)  =&gt;  VRRC:{ *:[v2f64] }:$src</i></td></tr>
<tr><th id="3119">3119</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3120">3120</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3121">3121</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3122">3122</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3123">3123</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3124">3124</th><td>      <i>// GIR_Coverage, 1260,</i></td></tr>
<tr><th id="3125">3125</th><td>      GIR_Done,</td></tr>
<tr><th id="3126">3126</th><td>    <i>// Label 286: @6445</i></td></tr>
<tr><th id="3127">3127</th><td>    GIM_Reject,</td></tr>
<tr><th id="3128">3128</th><td>    <i>// Label 265: @6446</i></td></tr>
<tr><th id="3129">3129</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 287*/</i> <var>6482</var>, <i>// Rule ID 901 //</i></td></tr>
<tr><th id="3130">3130</th><td>      GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="3131">3131</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3132">3132</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3133">3133</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="3134">3134</th><td>      GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="3135">3135</th><td>      GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>1</var>,</td></tr>
<tr><th id="3136">3136</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3137">3137</th><td>      <i>// (bitconvert:{ *:[v4i32] } immAllOnesV:{ *:[v16i8] })  =&gt;  (XXLEQVOnes:{ *:[v4i32] })</i></td></tr>
<tr><th id="3138">3138</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXLEQVOnes,</td></tr>
<tr><th id="3139">3139</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3140">3140</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3141">3141</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3142">3142</th><td>      <i>// GIR_Coverage, 901,</i></td></tr>
<tr><th id="3143">3143</th><td>      GIR_Done,</td></tr>
<tr><th id="3144">3144</th><td>    <i>// Label 287: @6482</i></td></tr>
<tr><th id="3145">3145</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 288*/</i> <var>6516</var>, <i>// Rule ID 1231 //</i></td></tr>
<tr><th id="3146">3146</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3147">3147</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3148">3148</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3149">3149</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3150">3150</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3151">3151</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3152">3152</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3153">3153</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3154">3154</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3155">3155</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3156">3156</th><td>      <i>// GIR_Coverage, 1231,</i></td></tr>
<tr><th id="3157">3157</th><td>      GIR_Done,</td></tr>
<tr><th id="3158">3158</th><td>    <i>// Label 288: @6516</i></td></tr>
<tr><th id="3159">3159</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 289*/</i> <var>6550</var>, <i>// Rule ID 1232 //</i></td></tr>
<tr><th id="3160">3160</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3161">3161</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3162">3162</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3163">3163</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3164">3164</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3165">3165</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3166">3166</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3167">3167</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3168">3168</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3169">3169</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3170">3170</th><td>      <i>// GIR_Coverage, 1232,</i></td></tr>
<tr><th id="3171">3171</th><td>      GIR_Done,</td></tr>
<tr><th id="3172">3172</th><td>    <i>// Label 289: @6550</i></td></tr>
<tr><th id="3173">3173</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 290*/</i> <var>6584</var>, <i>// Rule ID 1233 //</i></td></tr>
<tr><th id="3174">3174</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3175">3175</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3176">3176</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3177">3177</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3178">3178</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3179">3179</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3180">3180</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3181">3181</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3182">3182</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3183">3183</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3184">3184</th><td>      <i>// GIR_Coverage, 1233,</i></td></tr>
<tr><th id="3185">3185</th><td>      GIR_Done,</td></tr>
<tr><th id="3186">3186</th><td>    <i>// Label 290: @6584</i></td></tr>
<tr><th id="3187">3187</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 291*/</i> <var>6618</var>, <i>// Rule ID 1234 //</i></td></tr>
<tr><th id="3188">3188</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3189">3189</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3190">3190</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3191">3191</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3192">3192</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[v2i64] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3193">3193</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3194">3194</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3195">3195</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3196">3196</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3197">3197</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3198">3198</th><td>      <i>// GIR_Coverage, 1234,</i></td></tr>
<tr><th id="3199">3199</th><td>      GIR_Done,</td></tr>
<tr><th id="3200">3200</th><td>    <i>// Label 291: @6618</i></td></tr>
<tr><th id="3201">3201</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 292*/</i> <var>6652</var>, <i>// Rule ID 1235 //</i></td></tr>
<tr><th id="3202">3202</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3203">3203</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3204">3204</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3205">3205</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3206">3206</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[v1i128] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3207">3207</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3208">3208</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3209">3209</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3210">3210</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3211">3211</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3212">3212</th><td>      <i>// GIR_Coverage, 1235,</i></td></tr>
<tr><th id="3213">3213</th><td>      GIR_Done,</td></tr>
<tr><th id="3214">3214</th><td>    <i>// Label 292: @6652</i></td></tr>
<tr><th id="3215">3215</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 293*/</i> <var>6686</var>, <i>// Rule ID 1236 //</i></td></tr>
<tr><th id="3216">3216</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3217">3217</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3218">3218</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3219">3219</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3220">3220</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3221">3221</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3222">3222</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3223">3223</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3224">3224</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3225">3225</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3226">3226</th><td>      <i>// GIR_Coverage, 1236,</i></td></tr>
<tr><th id="3227">3227</th><td>      GIR_Done,</td></tr>
<tr><th id="3228">3228</th><td>    <i>// Label 293: @6686</i></td></tr>
<tr><th id="3229">3229</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 294*/</i> <var>6720</var>, <i>// Rule ID 1237 //</i></td></tr>
<tr><th id="3230">3230</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3231">3231</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3232">3232</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3233">3233</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3234">3234</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3235">3235</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3236">3236</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3237">3237</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3238">3238</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3239">3239</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3240">3240</th><td>      <i>// GIR_Coverage, 1237,</i></td></tr>
<tr><th id="3241">3241</th><td>      GIR_Done,</td></tr>
<tr><th id="3242">3242</th><td>    <i>// Label 294: @6720</i></td></tr>
<tr><th id="3243">3243</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 295*/</i> <var>6754</var>, <i>// Rule ID 1238 //</i></td></tr>
<tr><th id="3244">3244</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3245">3245</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3246">3246</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3247">3247</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3248">3248</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3249">3249</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3250">3250</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3251">3251</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3252">3252</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3253">3253</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3254">3254</th><td>      <i>// GIR_Coverage, 1238,</i></td></tr>
<tr><th id="3255">3255</th><td>      GIR_Done,</td></tr>
<tr><th id="3256">3256</th><td>    <i>// Label 295: @6754</i></td></tr>
<tr><th id="3257">3257</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 296*/</i> <var>6788</var>, <i>// Rule ID 1239 //</i></td></tr>
<tr><th id="3258">3258</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3259">3259</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3260">3260</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3261">3261</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3262">3262</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[v2i64] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3263">3263</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3264">3264</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3265">3265</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3266">3266</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3267">3267</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3268">3268</th><td>      <i>// GIR_Coverage, 1239,</i></td></tr>
<tr><th id="3269">3269</th><td>      GIR_Done,</td></tr>
<tr><th id="3270">3270</th><td>    <i>// Label 296: @6788</i></td></tr>
<tr><th id="3271">3271</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 297*/</i> <var>6822</var>, <i>// Rule ID 1240 //</i></td></tr>
<tr><th id="3272">3272</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3273">3273</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3274">3274</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3275">3275</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3276">3276</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[v1i128] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3277">3277</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3278">3278</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3279">3279</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3280">3280</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3281">3281</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3282">3282</th><td>      <i>// GIR_Coverage, 1240,</i></td></tr>
<tr><th id="3283">3283</th><td>      GIR_Done,</td></tr>
<tr><th id="3284">3284</th><td>    <i>// Label 297: @6822</i></td></tr>
<tr><th id="3285">3285</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 298*/</i> <var>6856</var>, <i>// Rule ID 1258 //</i></td></tr>
<tr><th id="3286">3286</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3287">3287</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3288">3288</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3289">3289</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3290">3290</th><td>      <i>// (bitconvert:{ *:[v4i32] } VRRC:{ *:[f128] }:$src)  =&gt;  VRRC:{ *:[v4i32] }:$src</i></td></tr>
<tr><th id="3291">3291</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3292">3292</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3293">3293</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3294">3294</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3295">3295</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3296">3296</th><td>      <i>// GIR_Coverage, 1258,</i></td></tr>
<tr><th id="3297">3297</th><td>      GIR_Done,</td></tr>
<tr><th id="3298">3298</th><td>    <i>// Label 298: @6856</i></td></tr>
<tr><th id="3299">3299</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 299*/</i> <var>6890</var>, <i>// Rule ID 1259 //</i></td></tr>
<tr><th id="3300">3300</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3301">3301</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3302">3302</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3303">3303</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3304">3304</th><td>      <i>// (bitconvert:{ *:[v4f32] } VRRC:{ *:[f128] }:$src)  =&gt;  VRRC:{ *:[v4f32] }:$src</i></td></tr>
<tr><th id="3305">3305</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3306">3306</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3307">3307</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3308">3308</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3309">3309</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3310">3310</th><td>      <i>// GIR_Coverage, 1259,</i></td></tr>
<tr><th id="3311">3311</th><td>      GIR_Done,</td></tr>
<tr><th id="3312">3312</th><td>    <i>// Label 299: @6890</i></td></tr>
<tr><th id="3313">3313</th><td>    GIM_Reject,</td></tr>
<tr><th id="3314">3314</th><td>    <i>// Label 266: @6891</i></td></tr>
<tr><th id="3315">3315</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 300*/</i> <var>6945</var>, <i>// Rule ID 1751 //</i></td></tr>
<tr><th id="3316">3316</th><td>      GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="3317">3317</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3318">3318</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3319">3319</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="3320">3320</th><td>      GIM_CheckOpcodeIsEither, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD_VECTOR_TRUNC,</td></tr>
<tr><th id="3321">3321</th><td>      GIM_CheckIsBuildVectorAllOnes, <i>/*MI*/</i><var>1</var>,</td></tr>
<tr><th id="3322">3322</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3323">3323</th><td>      <i>// (bitconvert:{ *:[v8i16] } immAllOnesV:{ *:[v16i8] })  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (XXLEQVOnes:{ *:[v4i32] }), VSRC:{ *:[i32] })</i></td></tr>
<tr><th id="3324">3324</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3325">3325</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>PPC::XXLEQVOnes,</td></tr>
<tr><th id="3326">3326</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3327">3327</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3328">3328</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3329">3329</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3330">3330</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3331">3331</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3332">3332</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VSRCRegClassID,</td></tr>
<tr><th id="3333">3333</th><td>      <i>// GIR_Coverage, 1751,</i></td></tr>
<tr><th id="3334">3334</th><td>      GIR_Done,</td></tr>
<tr><th id="3335">3335</th><td>    <i>// Label 300: @6945</i></td></tr>
<tr><th id="3336">3336</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 301*/</i> <var>6979</var>, <i>// Rule ID 1226 //</i></td></tr>
<tr><th id="3337">3337</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3338">3338</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3339">3339</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3340">3340</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3341">3341</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[v16i8] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3342">3342</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3343">3343</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3344">3344</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3345">3345</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3346">3346</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3347">3347</th><td>      <i>// GIR_Coverage, 1226,</i></td></tr>
<tr><th id="3348">3348</th><td>      GIR_Done,</td></tr>
<tr><th id="3349">3349</th><td>    <i>// Label 301: @6979</i></td></tr>
<tr><th id="3350">3350</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 302*/</i> <var>7013</var>, <i>// Rule ID 1227 //</i></td></tr>
<tr><th id="3351">3351</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3352">3352</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3353">3353</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3354">3354</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3355">3355</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3356">3356</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3357">3357</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3358">3358</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3359">3359</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3360">3360</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3361">3361</th><td>      <i>// GIR_Coverage, 1227,</i></td></tr>
<tr><th id="3362">3362</th><td>      GIR_Done,</td></tr>
<tr><th id="3363">3363</th><td>    <i>// Label 302: @7013</i></td></tr>
<tr><th id="3364">3364</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 303*/</i> <var>7047</var>, <i>// Rule ID 1228 //</i></td></tr>
<tr><th id="3365">3365</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3366">3366</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3367">3367</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3368">3368</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3369">3369</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3370">3370</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3371">3371</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3372">3372</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3373">3373</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3374">3374</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3375">3375</th><td>      <i>// GIR_Coverage, 1228,</i></td></tr>
<tr><th id="3376">3376</th><td>      GIR_Done,</td></tr>
<tr><th id="3377">3377</th><td>    <i>// Label 303: @7047</i></td></tr>
<tr><th id="3378">3378</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 304*/</i> <var>7081</var>, <i>// Rule ID 1229 //</i></td></tr>
<tr><th id="3379">3379</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3380">3380</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3381">3381</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3382">3382</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3383">3383</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[v2i64] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3384">3384</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3385">3385</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3386">3386</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3387">3387</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3388">3388</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3389">3389</th><td>      <i>// GIR_Coverage, 1229,</i></td></tr>
<tr><th id="3390">3390</th><td>      GIR_Done,</td></tr>
<tr><th id="3391">3391</th><td>    <i>// Label 304: @7081</i></td></tr>
<tr><th id="3392">3392</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 305*/</i> <var>7115</var>, <i>// Rule ID 1230 //</i></td></tr>
<tr><th id="3393">3393</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3394">3394</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3395">3395</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3396">3396</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3397">3397</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[v1i128] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3398">3398</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3399">3399</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3400">3400</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3401">3401</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3402">3402</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3403">3403</th><td>      <i>// GIR_Coverage, 1230,</i></td></tr>
<tr><th id="3404">3404</th><td>      GIR_Done,</td></tr>
<tr><th id="3405">3405</th><td>    <i>// Label 305: @7115</i></td></tr>
<tr><th id="3406">3406</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 306*/</i> <var>7149</var>, <i>// Rule ID 1257 //</i></td></tr>
<tr><th id="3407">3407</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3408">3408</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3409">3409</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3410">3410</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3411">3411</th><td>      <i>// (bitconvert:{ *:[v8i16] } VRRC:{ *:[f128] }:$src)  =&gt;  VRRC:{ *:[v8i16] }:$src</i></td></tr>
<tr><th id="3412">3412</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3413">3413</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3414">3414</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3415">3415</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3416">3416</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3417">3417</th><td>      <i>// GIR_Coverage, 1257,</i></td></tr>
<tr><th id="3418">3418</th><td>      GIR_Done,</td></tr>
<tr><th id="3419">3419</th><td>    <i>// Label 306: @7149</i></td></tr>
<tr><th id="3420">3420</th><td>    GIM_Reject,</td></tr>
<tr><th id="3421">3421</th><td>    <i>// Label 267: @7150</i></td></tr>
<tr><th id="3422">3422</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 307*/</i> <var>7184</var>, <i>// Rule ID 1221 //</i></td></tr>
<tr><th id="3423">3423</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3424">3424</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3425">3425</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3426">3426</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3427">3427</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[v8i16] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3428">3428</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3429">3429</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3430">3430</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3431">3431</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3432">3432</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3433">3433</th><td>      <i>// GIR_Coverage, 1221,</i></td></tr>
<tr><th id="3434">3434</th><td>      GIR_Done,</td></tr>
<tr><th id="3435">3435</th><td>    <i>// Label 307: @7184</i></td></tr>
<tr><th id="3436">3436</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 308*/</i> <var>7218</var>, <i>// Rule ID 1222 //</i></td></tr>
<tr><th id="3437">3437</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3438">3438</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3439">3439</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3440">3440</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3441">3441</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[v4i32] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3442">3442</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3443">3443</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3444">3444</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3445">3445</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3446">3446</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3447">3447</th><td>      <i>// GIR_Coverage, 1222,</i></td></tr>
<tr><th id="3448">3448</th><td>      GIR_Done,</td></tr>
<tr><th id="3449">3449</th><td>    <i>// Label 308: @7218</i></td></tr>
<tr><th id="3450">3450</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 309*/</i> <var>7252</var>, <i>// Rule ID 1223 //</i></td></tr>
<tr><th id="3451">3451</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3452">3452</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3453">3453</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3454">3454</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3455">3455</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[v4f32] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3456">3456</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3457">3457</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3458">3458</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3459">3459</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3460">3460</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3461">3461</th><td>      <i>// GIR_Coverage, 1223,</i></td></tr>
<tr><th id="3462">3462</th><td>      GIR_Done,</td></tr>
<tr><th id="3463">3463</th><td>    <i>// Label 309: @7252</i></td></tr>
<tr><th id="3464">3464</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 310*/</i> <var>7286</var>, <i>// Rule ID 1224 //</i></td></tr>
<tr><th id="3465">3465</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3466">3466</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3467">3467</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3468">3468</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3469">3469</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[v2i64] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3470">3470</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3471">3471</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3472">3472</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3473">3473</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3474">3474</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3475">3475</th><td>      <i>// GIR_Coverage, 1224,</i></td></tr>
<tr><th id="3476">3476</th><td>      GIR_Done,</td></tr>
<tr><th id="3477">3477</th><td>    <i>// Label 310: @7286</i></td></tr>
<tr><th id="3478">3478</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 311*/</i> <var>7320</var>, <i>// Rule ID 1225 //</i></td></tr>
<tr><th id="3479">3479</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3480">3480</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3481">3481</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3482">3482</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3483">3483</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[v1i128] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3484">3484</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3485">3485</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3486">3486</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3487">3487</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3488">3488</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3489">3489</th><td>      <i>// GIR_Coverage, 1225,</i></td></tr>
<tr><th id="3490">3490</th><td>      GIR_Done,</td></tr>
<tr><th id="3491">3491</th><td>    <i>// Label 311: @7320</i></td></tr>
<tr><th id="3492">3492</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 312*/</i> <var>7354</var>, <i>// Rule ID 1256 //</i></td></tr>
<tr><th id="3493">3493</th><td>      GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="3494">3494</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3495">3495</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3496">3496</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3497">3497</th><td>      <i>// (bitconvert:{ *:[v16i8] } VRRC:{ *:[f128] }:$src)  =&gt;  VRRC:{ *:[v16i8] }:$src</i></td></tr>
<tr><th id="3498">3498</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3499">3499</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3500">3500</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3501">3501</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3502">3502</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::VRRCRegClassID,</td></tr>
<tr><th id="3503">3503</th><td>      <i>// GIR_Coverage, 1256,</i></td></tr>
<tr><th id="3504">3504</th><td>      GIR_Done,</td></tr>
<tr><th id="3505">3505</th><td>    <i>// Label 312: @7354</i></td></tr>
<tr><th id="3506">3506</th><td>    GIM_Reject,</td></tr>
<tr><th id="3507">3507</th><td>    <i>// Label 268: @7355</i></td></tr>
<tr><th id="3508">3508</th><td>    GIM_Reject,</td></tr>
<tr><th id="3509">3509</th><td>    <i>// Label 12: @7356</i></td></tr>
<tr><th id="3510">3510</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 317*/</i> <var>7465</var>,</td></tr>
<tr><th id="3511">3511</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 313*/</i> <var>7367</var>,</td></tr>
<tr><th id="3512">3512</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 314*/</i> <var>7387</var>, <var>0</var>,</td></tr>
<tr><th id="3513">3513</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 315*/</i> <var>7425</var>,</td></tr>
<tr><th id="3514">3514</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 316*/</i> <var>7445</var>,</td></tr>
<tr><th id="3515">3515</th><td>    <i>// Label 313: @7367</i></td></tr>
<tr><th id="3516">3516</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 318*/</i> <var>7386</var>, <i>// Rule ID 142 //</i></td></tr>
<tr><th id="3517">3517</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="3518">3518</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3519">3519</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="3520">3520</th><td>      <i>// (ftrunc:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FRIZS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="3521">3521</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIZS,</td></tr>
<tr><th id="3522">3522</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3523">3523</th><td>      <i>// GIR_Coverage, 142,</i></td></tr>
<tr><th id="3524">3524</th><td>      GIR_Done,</td></tr>
<tr><th id="3525">3525</th><td>    <i>// Label 318: @7386</i></td></tr>
<tr><th id="3526">3526</th><td>    GIM_Reject,</td></tr>
<tr><th id="3527">3527</th><td>    <i>// Label 314: @7387</i></td></tr>
<tr><th id="3528">3528</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 319*/</i> <var>7424</var>,</td></tr>
<tr><th id="3529">3529</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3530">3530</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 320*/</i> <var>7408</var>, <i>// Rule ID 871 //</i></td></tr>
<tr><th id="3531">3531</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3532">3532</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="3533">3533</th><td>        <i>// (ftrunc:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRDPIZ:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="3534">3534</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRDPIZ,</td></tr>
<tr><th id="3535">3535</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3536">3536</th><td>        <i>// GIR_Coverage, 871,</i></td></tr>
<tr><th id="3537">3537</th><td>        GIR_Done,</td></tr>
<tr><th id="3538">3538</th><td>      <i>// Label 320: @7408</i></td></tr>
<tr><th id="3539">3539</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 321*/</i> <var>7423</var>, <i>// Rule ID 140 //</i></td></tr>
<tr><th id="3540">3540</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="3541">3541</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="3542">3542</th><td>        <i>// (ftrunc:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FRIZD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="3543">3543</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIZD,</td></tr>
<tr><th id="3544">3544</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3545">3545</th><td>        <i>// GIR_Coverage, 140,</i></td></tr>
<tr><th id="3546">3546</th><td>        GIR_Done,</td></tr>
<tr><th id="3547">3547</th><td>      <i>// Label 321: @7423</i></td></tr>
<tr><th id="3548">3548</th><td>      GIM_Reject,</td></tr>
<tr><th id="3549">3549</th><td>    <i>// Label 319: @7424</i></td></tr>
<tr><th id="3550">3550</th><td>    GIM_Reject,</td></tr>
<tr><th id="3551">3551</th><td>    <i>// Label 315: @7425</i></td></tr>
<tr><th id="3552">3552</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 322*/</i> <var>7444</var>, <i>// Rule ID 879 //</i></td></tr>
<tr><th id="3553">3553</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3554">3554</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3555">3555</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3556">3556</th><td>      <i>// (ftrunc:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVRDPIZ:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3557">3557</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRDPIZ,</td></tr>
<tr><th id="3558">3558</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3559">3559</th><td>      <i>// GIR_Coverage, 879,</i></td></tr>
<tr><th id="3560">3560</th><td>      GIR_Done,</td></tr>
<tr><th id="3561">3561</th><td>    <i>// Label 322: @7444</i></td></tr>
<tr><th id="3562">3562</th><td>    GIM_Reject,</td></tr>
<tr><th id="3563">3563</th><td>    <i>// Label 316: @7445</i></td></tr>
<tr><th id="3564">3564</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 323*/</i> <var>7464</var>, <i>// Rule ID 887 //</i></td></tr>
<tr><th id="3565">3565</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3566">3566</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3567">3567</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3568">3568</th><td>      <i>// (ftrunc:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVRSPIZ:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="3569">3569</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRSPIZ,</td></tr>
<tr><th id="3570">3570</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3571">3571</th><td>      <i>// GIR_Coverage, 887,</i></td></tr>
<tr><th id="3572">3572</th><td>      GIR_Done,</td></tr>
<tr><th id="3573">3573</th><td>    <i>// Label 323: @7464</i></td></tr>
<tr><th id="3574">3574</th><td>    GIM_Reject,</td></tr>
<tr><th id="3575">3575</th><td>    <i>// Label 317: @7465</i></td></tr>
<tr><th id="3576">3576</th><td>    GIM_Reject,</td></tr>
<tr><th id="3577">3577</th><td>    <i>// Label 13: @7466</i></td></tr>
<tr><th id="3578">3578</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 328*/</i> <var>7575</var>,</td></tr>
<tr><th id="3579">3579</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 324*/</i> <var>7477</var>,</td></tr>
<tr><th id="3580">3580</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 325*/</i> <var>7497</var>, <var>0</var>,</td></tr>
<tr><th id="3581">3581</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 326*/</i> <var>7535</var>,</td></tr>
<tr><th id="3582">3582</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 327*/</i> <var>7555</var>,</td></tr>
<tr><th id="3583">3583</th><td>    <i>// Label 324: @7477</i></td></tr>
<tr><th id="3584">3584</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 329*/</i> <var>7496</var>, <i>// Rule ID 134 //</i></td></tr>
<tr><th id="3585">3585</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="3586">3586</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3587">3587</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="3588">3588</th><td>      <i>// (fround:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FRINS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="3589">3589</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRINS,</td></tr>
<tr><th id="3590">3590</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3591">3591</th><td>      <i>// GIR_Coverage, 134,</i></td></tr>
<tr><th id="3592">3592</th><td>      GIR_Done,</td></tr>
<tr><th id="3593">3593</th><td>    <i>// Label 329: @7496</i></td></tr>
<tr><th id="3594">3594</th><td>    GIM_Reject,</td></tr>
<tr><th id="3595">3595</th><td>    <i>// Label 325: @7497</i></td></tr>
<tr><th id="3596">3596</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 330*/</i> <var>7534</var>,</td></tr>
<tr><th id="3597">3597</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3598">3598</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 331*/</i> <var>7518</var>, <i>// Rule ID 865 //</i></td></tr>
<tr><th id="3599">3599</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3600">3600</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="3601">3601</th><td>        <i>// (fround:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRDPI:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="3602">3602</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRDPI,</td></tr>
<tr><th id="3603">3603</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3604">3604</th><td>        <i>// GIR_Coverage, 865,</i></td></tr>
<tr><th id="3605">3605</th><td>        GIR_Done,</td></tr>
<tr><th id="3606">3606</th><td>      <i>// Label 331: @7518</i></td></tr>
<tr><th id="3607">3607</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 332*/</i> <var>7533</var>, <i>// Rule ID 132 //</i></td></tr>
<tr><th id="3608">3608</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="3609">3609</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="3610">3610</th><td>        <i>// (fround:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FRIND:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="3611">3611</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIND,</td></tr>
<tr><th id="3612">3612</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3613">3613</th><td>        <i>// GIR_Coverage, 132,</i></td></tr>
<tr><th id="3614">3614</th><td>        GIR_Done,</td></tr>
<tr><th id="3615">3615</th><td>      <i>// Label 332: @7533</i></td></tr>
<tr><th id="3616">3616</th><td>      GIM_Reject,</td></tr>
<tr><th id="3617">3617</th><td>    <i>// Label 330: @7534</i></td></tr>
<tr><th id="3618">3618</th><td>    GIM_Reject,</td></tr>
<tr><th id="3619">3619</th><td>    <i>// Label 326: @7535</i></td></tr>
<tr><th id="3620">3620</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 333*/</i> <var>7554</var>, <i>// Rule ID 873 //</i></td></tr>
<tr><th id="3621">3621</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3622">3622</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3623">3623</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3624">3624</th><td>      <i>// (fround:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVRDPI:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3625">3625</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRDPI,</td></tr>
<tr><th id="3626">3626</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3627">3627</th><td>      <i>// GIR_Coverage, 873,</i></td></tr>
<tr><th id="3628">3628</th><td>      GIR_Done,</td></tr>
<tr><th id="3629">3629</th><td>    <i>// Label 333: @7554</i></td></tr>
<tr><th id="3630">3630</th><td>    GIM_Reject,</td></tr>
<tr><th id="3631">3631</th><td>    <i>// Label 327: @7555</i></td></tr>
<tr><th id="3632">3632</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 334*/</i> <var>7574</var>, <i>// Rule ID 881 //</i></td></tr>
<tr><th id="3633">3633</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3634">3634</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3635">3635</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3636">3636</th><td>      <i>// (fround:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVRSPI:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="3637">3637</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRSPI,</td></tr>
<tr><th id="3638">3638</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3639">3639</th><td>      <i>// GIR_Coverage, 881,</i></td></tr>
<tr><th id="3640">3640</th><td>      GIR_Done,</td></tr>
<tr><th id="3641">3641</th><td>    <i>// Label 334: @7574</i></td></tr>
<tr><th id="3642">3642</th><td>    GIM_Reject,</td></tr>
<tr><th id="3643">3643</th><td>    <i>// Label 328: @7575</i></td></tr>
<tr><th id="3644">3644</th><td>    GIM_Reject,</td></tr>
<tr><th id="3645">3645</th><td>    <i>// Label 14: @7576</i></td></tr>
<tr><th id="3646">3646</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 335*/</i> <var>7593</var>, <i>// Rule ID 603 //</i></td></tr>
<tr><th id="3647">3647</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3648">3648</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="3649">3649</th><td>      <i>// (readcyclecounter:{ *:[i64] })  =&gt;  (MFTB8:{ *:[i64] })</i></td></tr>
<tr><th id="3650">3650</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFTB8,</td></tr>
<tr><th id="3651">3651</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3652">3652</th><td>      <i>// GIR_Coverage, 603,</i></td></tr>
<tr><th id="3653">3653</th><td>      GIR_Done,</td></tr>
<tr><th id="3654">3654</th><td>    <i>// Label 335: @7593</i></td></tr>
<tr><th id="3655">3655</th><td>    GIM_Reject,</td></tr>
<tr><th id="3656">3656</th><td>    <i>// Label 15: @7594</i></td></tr>
<tr><th id="3657">3657</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 338*/</i> <var>7656</var>,</td></tr>
<tr><th id="3658">3658</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 336*/</i> <var>7602</var>,</td></tr>
<tr><th id="3659">3659</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 337*/</i> <var>7629</var>,</td></tr>
<tr><th id="3660">3660</th><td>    <i>// Label 336: @7602</i></td></tr>
<tr><th id="3661">3661</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 339*/</i> <var>7628</var>, <i>// Rule ID 1191 //</i></td></tr>
<tr><th id="3662">3662</th><td>      GIM_CheckFeatures, GIFBS_HasSYNC,</td></tr>
<tr><th id="3663">3663</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <var>7</var>,</td></tr>
<tr><th id="3664">3664</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="3665">3665</th><td>      GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>,</td></tr>
<tr><th id="3666">3666</th><td>      <i>// (atomic_fence 7:{ *:[i32] }, (timm:{ *:[i32] }))  =&gt;  (SYNC 0:{ *:[i32] })</i></td></tr>
<tr><th id="3667">3667</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SYNC,</td></tr>
<tr><th id="3668">3668</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="3669">3669</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="3670">3670</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3671">3671</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3672">3672</th><td>      <i>// GIR_Coverage, 1191,</i></td></tr>
<tr><th id="3673">3673</th><td>      GIR_Done,</td></tr>
<tr><th id="3674">3674</th><td>    <i>// Label 339: @7628</i></td></tr>
<tr><th id="3675">3675</th><td>    GIM_Reject,</td></tr>
<tr><th id="3676">3676</th><td>    <i>// Label 337: @7629</i></td></tr>
<tr><th id="3677">3677</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 340*/</i> <var>7655</var>, <i>// Rule ID 1190 //</i></td></tr>
<tr><th id="3678">3678</th><td>      GIM_CheckFeatures, GIFBS_HasSYNC,</td></tr>
<tr><th id="3679">3679</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <var>7</var>,</td></tr>
<tr><th id="3680">3680</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="3681">3681</th><td>      GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>,</td></tr>
<tr><th id="3682">3682</th><td>      <i>// (atomic_fence 7:{ *:[i64] }, (timm:{ *:[i64] }))  =&gt;  (SYNC 0:{ *:[i32] })</i></td></tr>
<tr><th id="3683">3683</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SYNC,</td></tr>
<tr><th id="3684">3684</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="3685">3685</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="3686">3686</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3687">3687</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3688">3688</th><td>      <i>// GIR_Coverage, 1190,</i></td></tr>
<tr><th id="3689">3689</th><td>      GIR_Done,</td></tr>
<tr><th id="3690">3690</th><td>    <i>// Label 340: @7655</i></td></tr>
<tr><th id="3691">3691</th><td>    GIM_Reject,</td></tr>
<tr><th id="3692">3692</th><td>    <i>// Label 338: @7656</i></td></tr>
<tr><th id="3693">3693</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 341*/</i> <var>7700</var>,</td></tr>
<tr><th id="3694">3694</th><td>      GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>,</td></tr>
<tr><th id="3695">3695</th><td>      GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>,</td></tr>
<tr><th id="3696">3696</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 342*/</i> <var>7683</var>, <i>// Rule ID 1192 //</i></td></tr>
<tr><th id="3697">3697</th><td>        GIM_CheckFeatures, GIFBS_HasSYNC,</td></tr>
<tr><th id="3698">3698</th><td>        <i>// (atomic_fence (timm:{ *:[iPTR] }), (timm:{ *:[iPTR] }))  =&gt;  (SYNC 1:{ *:[i32] })</i></td></tr>
<tr><th id="3699">3699</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SYNC,</td></tr>
<tr><th id="3700">3700</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="3701">3701</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="3702">3702</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3703">3703</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3704">3704</th><td>        <i>// GIR_Coverage, 1192,</i></td></tr>
<tr><th id="3705">3705</th><td>        GIR_Done,</td></tr>
<tr><th id="3706">3706</th><td>      <i>// Label 342: @7683</i></td></tr>
<tr><th id="3707">3707</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 343*/</i> <var>7699</var>, <i>// Rule ID 1193 //</i></td></tr>
<tr><th id="3708">3708</th><td>        GIM_CheckFeatures, GIFBS_HasOnlyMSYNC,</td></tr>
<tr><th id="3709">3709</th><td>        <i>// (atomic_fence (timm:{ *:[iPTR] }), (timm:{ *:[iPTR] }))  =&gt;  (MSYNC)</i></td></tr>
<tr><th id="3710">3710</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MSYNC,</td></tr>
<tr><th id="3711">3711</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="3712">3712</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3713">3713</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3714">3714</th><td>        <i>// GIR_Coverage, 1193,</i></td></tr>
<tr><th id="3715">3715</th><td>        GIR_Done,</td></tr>
<tr><th id="3716">3716</th><td>      <i>// Label 343: @7699</i></td></tr>
<tr><th id="3717">3717</th><td>      GIM_Reject,</td></tr>
<tr><th id="3718">3718</th><td>    <i>// Label 341: @7700</i></td></tr>
<tr><th id="3719">3719</th><td>    GIM_Reject,</td></tr>
<tr><th id="3720">3720</th><td>    <i>// Label 16: @7701</i></td></tr>
<tr><th id="3721">3721</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 344*/</i> <var>7877</var>,</td></tr>
<tr><th id="3722">3722</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>2</var>,</td></tr>
<tr><th id="3723">3723</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 345*/</i> <var>7734</var>, <i>// Rule ID 1006 //</i></td></tr>
<tr><th id="3724">3724</th><td>        GIM_CheckFeatures, GIFBS_MMA,</td></tr>
<tr><th id="3725">3725</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_mma_xxsetaccz,</td></tr>
<tr><th id="3726">3726</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v512s1,</td></tr>
<tr><th id="3727">3727</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::ACCRCRegClassID,</td></tr>
<tr><th id="3728">3728</th><td>        <i>// (intrinsic_wo_chain:{ *:[v512i1] } 6474:{ *:[iPTR] })  =&gt;  (XXSETACCZ:{ *:[v512i1] })</i></td></tr>
<tr><th id="3729">3729</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXSETACCZ,</td></tr>
<tr><th id="3730">3730</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// AT</i></td></tr>
<tr><th id="3731">3731</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3732">3732</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3733">3733</th><td>        <i>// GIR_Coverage, 1006,</i></td></tr>
<tr><th id="3734">3734</th><td>        GIR_Done,</td></tr>
<tr><th id="3735">3735</th><td>      <i>// Label 345: @7734</i></td></tr>
<tr><th id="3736">3736</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 346*/</i> <var>7760</var>, <i>// Rule ID 1159 //</i></td></tr>
<tr><th id="3737">3737</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_readflm,</td></tr>
<tr><th id="3738">3738</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3739">3739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="3740">3740</th><td>        <i>// (intrinsic_wo_chain:{ *:[f64] } 6479:{ *:[iPTR] })  =&gt;  (MFFS:{ *:[f64] })</i></td></tr>
<tr><th id="3741">3741</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFFS,</td></tr>
<tr><th id="3742">3742</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="3743">3743</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3744">3744</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3745">3745</th><td>        <i>// GIR_Coverage, 1159,</i></td></tr>
<tr><th id="3746">3746</th><td>        GIR_Done,</td></tr>
<tr><th id="3747">3747</th><td>      <i>// Label 346: @7760</i></td></tr>
<tr><th id="3748">3748</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 347*/</i> <var>7814</var>, <i>// Rule ID 1448 //</i></td></tr>
<tr><th id="3749">3749</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="3750">3750</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_darn32,</td></tr>
<tr><th id="3751">3751</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3752">3752</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="3753">3753</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6383:{ *:[iPTR] })  =&gt;  (EXTRACT_SUBREG:{ *:[i32] } (DARN:{ *:[i64] } 0:{ *:[i32] }), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="3754">3754</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="3755">3755</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>PPC::DARN,</td></tr>
<tr><th id="3756">3756</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3757">3757</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="3758">3758</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3759">3759</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3760">3760</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3761">3761</th><td>        GIR_AddTempSubRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>, PPC::sub_32,</td></tr>
<tr><th id="3762">3762</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3763">3763</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, PPC::GPRCRegClassID,</td></tr>
<tr><th id="3764">3764</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, PPC::G8RCRegClassID,</td></tr>
<tr><th id="3765">3765</th><td>        <i>// GIR_Coverage, 1448,</i></td></tr>
<tr><th id="3766">3766</th><td>        GIR_Done,</td></tr>
<tr><th id="3767">3767</th><td>      <i>// Label 347: @7814</i></td></tr>
<tr><th id="3768">3768</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 348*/</i> <var>7845</var>, <i>// Rule ID 1449 //</i></td></tr>
<tr><th id="3769">3769</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="3770">3770</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_darn,</td></tr>
<tr><th id="3771">3771</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3772">3772</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="3773">3773</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6382:{ *:[iPTR] })  =&gt;  (DARN:{ *:[i64] } 1:{ *:[i32] })</i></td></tr>
<tr><th id="3774">3774</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DARN,</td></tr>
<tr><th id="3775">3775</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="3776">3776</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="3777">3777</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3778">3778</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3779">3779</th><td>        <i>// GIR_Coverage, 1449,</i></td></tr>
<tr><th id="3780">3780</th><td>        GIR_Done,</td></tr>
<tr><th id="3781">3781</th><td>      <i>// Label 348: @7845</i></td></tr>
<tr><th id="3782">3782</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 349*/</i> <var>7876</var>, <i>// Rule ID 1450 //</i></td></tr>
<tr><th id="3783">3783</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="3784">3784</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_darnraw,</td></tr>
<tr><th id="3785">3785</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3786">3786</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="3787">3787</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6384:{ *:[iPTR] })  =&gt;  (DARN:{ *:[i64] } 2:{ *:[i32] })</i></td></tr>
<tr><th id="3788">3788</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DARN,</td></tr>
<tr><th id="3789">3789</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="3790">3790</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>2</var>,</td></tr>
<tr><th id="3791">3791</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3792">3792</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3793">3793</th><td>        <i>// GIR_Coverage, 1450,</i></td></tr>
<tr><th id="3794">3794</th><td>        GIR_Done,</td></tr>
<tr><th id="3795">3795</th><td>      <i>// Label 349: @7876</i></td></tr>
<tr><th id="3796">3796</th><td>      GIM_Reject,</td></tr>
<tr><th id="3797">3797</th><td>    <i>// Label 344: @7877</i></td></tr>
<tr><th id="3798">3798</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 350*/</i> <var>10301</var>,</td></tr>
<tr><th id="3799">3799</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="3800">3800</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 351*/</i> <var>7918</var>, <i>// Rule ID 831 //</i></td></tr>
<tr><th id="3801">3801</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3802">3802</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvdpsp,</td></tr>
<tr><th id="3803">3803</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3804">3804</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3805">3805</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3806">3806</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6538:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCVDPSP:{ *:[v4f32] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3807">3807</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVDPSP,</td></tr>
<tr><th id="3808">3808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3809">3809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3810">3810</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3811">3811</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3812">3812</th><td>        <i>// GIR_Coverage, 831,</i></td></tr>
<tr><th id="3813">3813</th><td>        GIR_Done,</td></tr>
<tr><th id="3814">3814</th><td>      <i>// Label 351: @7918</i></td></tr>
<tr><th id="3815">3815</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 352*/</i> <var>7954</var>, <i>// Rule ID 834 //</i></td></tr>
<tr><th id="3816">3816</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3817">3817</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvdpsxws,</td></tr>
<tr><th id="3818">3818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3819">3819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3820">3820</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3821">3821</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6539:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCVDPSXWS:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3822">3822</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVDPSXWS,</td></tr>
<tr><th id="3823">3823</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3824">3824</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3825">3825</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3826">3826</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3827">3827</th><td>        <i>// GIR_Coverage, 834,</i></td></tr>
<tr><th id="3828">3828</th><td>        GIR_Done,</td></tr>
<tr><th id="3829">3829</th><td>      <i>// Label 352: @7954</i></td></tr>
<tr><th id="3830">3830</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 353*/</i> <var>7990</var>, <i>// Rule ID 837 //</i></td></tr>
<tr><th id="3831">3831</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3832">3832</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvdpuxws,</td></tr>
<tr><th id="3833">3833</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3834">3834</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3835">3835</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3836">3836</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6540:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCVDPUXWS:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3837">3837</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVDPUXWS,</td></tr>
<tr><th id="3838">3838</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3839">3839</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3840">3840</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3841">3841</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3842">3842</th><td>        <i>// GIR_Coverage, 837,</i></td></tr>
<tr><th id="3843">3843</th><td>        GIR_Done,</td></tr>
<tr><th id="3844">3844</th><td>      <i>// Label 353: @7990</i></td></tr>
<tr><th id="3845">3845</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 354*/</i> <var>8026</var>, <i>// Rule ID 838 //</i></td></tr>
<tr><th id="3846">3846</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3847">3847</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvspdp,</td></tr>
<tr><th id="3848">3848</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3849">3849</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3850">3850</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3851">3851</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6543:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCVSPDP:{ *:[v2f64] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="3852">3852</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSPDP,</td></tr>
<tr><th id="3853">3853</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3854">3854</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3855">3855</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3856">3856</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3857">3857</th><td>        <i>// GIR_Coverage, 838,</i></td></tr>
<tr><th id="3858">3858</th><td>        GIR_Done,</td></tr>
<tr><th id="3859">3859</th><td>      <i>// Label 354: @8026</i></td></tr>
<tr><th id="3860">3860</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 355*/</i> <var>8062</var>, <i>// Rule ID 845 //</i></td></tr>
<tr><th id="3861">3861</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3862">3862</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvsxdsp,</td></tr>
<tr><th id="3863">3863</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3864">3864</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3865">3865</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3866">3866</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6545:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XVCVSXDSP:{ *:[v4f32] } v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="3867">3867</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSXDSP,</td></tr>
<tr><th id="3868">3868</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3869">3869</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3870">3870</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3871">3871</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3872">3872</th><td>        <i>// GIR_Coverage, 845,</i></td></tr>
<tr><th id="3873">3873</th><td>        GIR_Done,</td></tr>
<tr><th id="3874">3874</th><td>      <i>// Label 355: @8062</i></td></tr>
<tr><th id="3875">3875</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 356*/</i> <var>8098</var>, <i>// Rule ID 850 //</i></td></tr>
<tr><th id="3876">3876</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3877">3877</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvuxdsp,</td></tr>
<tr><th id="3878">3878</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3879">3879</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3880">3880</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3881">3881</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6547:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XVCVUXDSP:{ *:[v4f32] } v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="3882">3882</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVUXDSP,</td></tr>
<tr><th id="3883">3883</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3884">3884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3885">3885</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3886">3886</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3887">3887</th><td>        <i>// GIR_Coverage, 850,</i></td></tr>
<tr><th id="3888">3888</th><td>        GIR_Done,</td></tr>
<tr><th id="3889">3889</th><td>      <i>// Label 356: @8098</i></td></tr>
<tr><th id="3890">3890</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 357*/</i> <var>8134</var>, <i>// Rule ID 853 //</i></td></tr>
<tr><th id="3891">3891</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3892">3892</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvsxwdp,</td></tr>
<tr><th id="3893">3893</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3894">3894</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3895">3895</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3896">3896</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6546:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XVCVSXWDP:{ *:[v2f64] } v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="3897">3897</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSXWDP,</td></tr>
<tr><th id="3898">3898</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3899">3899</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3900">3900</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3901">3901</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3902">3902</th><td>        <i>// GIR_Coverage, 853,</i></td></tr>
<tr><th id="3903">3903</th><td>        GIR_Done,</td></tr>
<tr><th id="3904">3904</th><td>      <i>// Label 357: @8134</i></td></tr>
<tr><th id="3905">3905</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 358*/</i> <var>8170</var>, <i>// Rule ID 854 //</i></td></tr>
<tr><th id="3906">3906</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="3907">3907</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvuxwdp,</td></tr>
<tr><th id="3908">3908</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3909">3909</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3910">3910</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3911">3911</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6548:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XVCVUXWDP:{ *:[v2f64] } v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="3912">3912</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVUXWDP,</td></tr>
<tr><th id="3913">3913</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3914">3914</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3915">3915</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3916">3916</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3917">3917</th><td>        <i>// GIR_Coverage, 854,</i></td></tr>
<tr><th id="3918">3918</th><td>        GIR_Done,</td></tr>
<tr><th id="3919">3919</th><td>      <i>// Label 358: @8170</i></td></tr>
<tr><th id="3920">3920</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 359*/</i> <var>8206</var>, <i>// Rule ID 965 //</i></td></tr>
<tr><th id="3921">3921</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3922">3922</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_sqrtf128_round_to_odd,</td></tr>
<tr><th id="3923">3923</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3924">3924</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3925">3925</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="3926">3926</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6488:{ *:[iPTR] }, f128:{ *:[f128] }:$vB)  =&gt;  (XSSQRTQPO:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="3927">3927</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTQPO,</td></tr>
<tr><th id="3928">3928</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="3929">3929</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="3930">3930</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3931">3931</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3932">3932</th><td>        <i>// GIR_Coverage, 965,</i></td></tr>
<tr><th id="3933">3933</th><td>        GIR_Done,</td></tr>
<tr><th id="3934">3934</th><td>      <i>// Label 359: @8206</i></td></tr>
<tr><th id="3935">3935</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 360*/</i> <var>8242</var>, <i>// Rule ID 972 //</i></td></tr>
<tr><th id="3936">3936</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3937">3937</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_truncf128_round_to_odd,</td></tr>
<tr><th id="3938">3938</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3939">3939</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="3940">3940</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VFRCRegClassID,</td></tr>
<tr><th id="3941">3941</th><td>        <i>// (intrinsic_wo_chain:{ *:[f64] } 6503:{ *:[iPTR] }, f128:{ *:[f128] }:$vB)  =&gt;  (XSCVQPDPO:{ *:[f64] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="3942">3942</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSCVQPDPO,</td></tr>
<tr><th id="3943">3943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="3944">3944</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="3945">3945</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3946">3946</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3947">3947</th><td>        <i>// GIR_Coverage, 972,</i></td></tr>
<tr><th id="3948">3948</th><td>        GIR_Done,</td></tr>
<tr><th id="3949">3949</th><td>      <i>// Label 360: @8242</i></td></tr>
<tr><th id="3950">3950</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 361*/</i> <var>8278</var>, <i>// Rule ID 973 //</i></td></tr>
<tr><th id="3951">3951</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3952">3952</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcvsphp,</td></tr>
<tr><th id="3953">3953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3954">3954</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3955">3955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3956">3956</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6544:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCVSPHP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="3957">3957</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSPHP,</td></tr>
<tr><th id="3958">3958</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3959">3959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3960">3960</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3961">3961</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3962">3962</th><td>        <i>// GIR_Coverage, 973,</i></td></tr>
<tr><th id="3963">3963</th><td>        GIR_Done,</td></tr>
<tr><th id="3964">3964</th><td>      <i>// Label 361: @8278</i></td></tr>
<tr><th id="3965">3965</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 362*/</i> <var>8314</var>, <i>// Rule ID 977 //</i></td></tr>
<tr><th id="3966">3966</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3967">3967</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvxexpdp,</td></tr>
<tr><th id="3968">3968</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3969">3969</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3970">3970</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3971">3971</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6570:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVXEXPDP:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="3972">3972</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVXEXPDP,</td></tr>
<tr><th id="3973">3973</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3974">3974</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3975">3975</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3976">3976</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3977">3977</th><td>        <i>// GIR_Coverage, 977,</i></td></tr>
<tr><th id="3978">3978</th><td>        GIR_Done,</td></tr>
<tr><th id="3979">3979</th><td>      <i>// Label 362: @8314</i></td></tr>
<tr><th id="3980">3980</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 363*/</i> <var>8350</var>, <i>// Rule ID 978 //</i></td></tr>
<tr><th id="3981">3981</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3982">3982</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvxexpsp,</td></tr>
<tr><th id="3983">3983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3984">3984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3985">3985</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="3986">3986</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6571:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVXEXPSP:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="3987">3987</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVXEXPSP,</td></tr>
<tr><th id="3988">3988</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="3989">3989</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="3990">3990</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3991">3991</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3992">3992</th><td>        <i>// GIR_Coverage, 978,</i></td></tr>
<tr><th id="3993">3993</th><td>        GIR_Done,</td></tr>
<tr><th id="3994">3994</th><td>      <i>// Label 363: @8350</i></td></tr>
<tr><th id="3995">3995</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 364*/</i> <var>8386</var>, <i>// Rule ID 979 //</i></td></tr>
<tr><th id="3996">3996</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="3997">3997</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvxsigdp,</td></tr>
<tr><th id="3998">3998</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3999">3999</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4000">4000</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4001">4001</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6572:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVXSIGDP:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="4002">4002</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVXSIGDP,</td></tr>
<tr><th id="4003">4003</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4004">4004</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="4005">4005</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4006">4006</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4007">4007</th><td>        <i>// GIR_Coverage, 979,</i></td></tr>
<tr><th id="4008">4008</th><td>        GIR_Done,</td></tr>
<tr><th id="4009">4009</th><td>      <i>// Label 364: @8386</i></td></tr>
<tr><th id="4010">4010</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 365*/</i> <var>8422</var>, <i>// Rule ID 980 //</i></td></tr>
<tr><th id="4011">4011</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="4012">4012</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvxsigsp,</td></tr>
<tr><th id="4013">4013</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4014">4014</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4015">4015</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4016">4016</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6573:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVXSIGSP:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="4017">4017</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVXSIGSP,</td></tr>
<tr><th id="4018">4018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4019">4019</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="4020">4020</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4021">4021</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4022">4022</th><td>        <i>// GIR_Coverage, 980,</i></td></tr>
<tr><th id="4023">4023</th><td>        GIR_Done,</td></tr>
<tr><th id="4024">4024</th><td>      <i>// Label 365: @8422</i></td></tr>
<tr><th id="4025">4025</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 366*/</i> <var>8466</var>, <i>// Rule ID 1046 //</i></td></tr>
<tr><th id="4026">4026</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4027">4027</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrbm,</td></tr>
<tr><th id="4028">4028</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4029">4029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4030">4030</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4031">4031</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4032">4032</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="4033">4033</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="4034">4034</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="4035">4035</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4036">4036</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6100:{ *:[iPTR] }, (imm:{ *:[i64] }):$D)  =&gt;  (MTVSRBMI:{ *:[v16i8] } (imm:{ *:[i64] }):$D)</i></td></tr>
<tr><th id="4037">4037</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRBMI,</td></tr>
<tr><th id="4038">4038</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4039">4039</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// D</i></td></tr>
<tr><th id="4040">4040</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4041">4041</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4042">4042</th><td>        <i>// GIR_Coverage, 1046,</i></td></tr>
<tr><th id="4043">4043</th><td>        GIR_Done,</td></tr>
<tr><th id="4044">4044</th><td>      <i>// Label 366: @8466</i></td></tr>
<tr><th id="4045">4045</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 367*/</i> <var>8502</var>, <i>// Rule ID 305 //</i></td></tr>
<tr><th id="4046">4046</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4047">4047</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexptefp,</td></tr>
<tr><th id="4048">4048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4049">4049</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4050">4050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4051">4051</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6206:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VEXPTEFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4052">4052</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPTEFP,</td></tr>
<tr><th id="4053">4053</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4054">4054</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4055">4055</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4056">4056</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4057">4057</th><td>        <i>// GIR_Coverage, 305,</i></td></tr>
<tr><th id="4058">4058</th><td>        GIR_Done,</td></tr>
<tr><th id="4059">4059</th><td>      <i>// Label 367: @8502</i></td></tr>
<tr><th id="4060">4060</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 368*/</i> <var>8538</var>, <i>// Rule ID 306 //</i></td></tr>
<tr><th id="4061">4061</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4062">4062</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vlogefp,</td></tr>
<tr><th id="4063">4063</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4064">4064</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4065">4065</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4066">4066</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6244:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VLOGEFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4067">4067</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VLOGEFP,</td></tr>
<tr><th id="4068">4068</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4069">4069</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4070">4070</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4071">4071</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4072">4072</th><td>        <i>// GIR_Coverage, 306,</i></td></tr>
<tr><th id="4073">4073</th><td>        GIR_Done,</td></tr>
<tr><th id="4074">4074</th><td>      <i>// Label 368: @8538</i></td></tr>
<tr><th id="4075">4075</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 369*/</i> <var>8574</var>, <i>// Rule ID 347 //</i></td></tr>
<tr><th id="4076">4076</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4077">4077</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrefp,</td></tr>
<tr><th id="4078">4078</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4079">4079</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4080">4080</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4081">4081</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6312:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VREFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4082">4082</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VREFP,</td></tr>
<tr><th id="4083">4083</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4084">4084</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4085">4085</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4086">4086</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4087">4087</th><td>        <i>// GIR_Coverage, 347,</i></td></tr>
<tr><th id="4088">4088</th><td>        GIR_Done,</td></tr>
<tr><th id="4089">4089</th><td>      <i>// Label 369: @8574</i></td></tr>
<tr><th id="4090">4090</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 370*/</i> <var>8610</var>, <i>// Rule ID 348 //</i></td></tr>
<tr><th id="4091">4091</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4092">4092</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrfim,</td></tr>
<tr><th id="4093">4093</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4094">4094</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4095">4095</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4096">4096</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6313:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VRFIM:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4097">4097</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRFIM,</td></tr>
<tr><th id="4098">4098</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4099">4099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4100">4100</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4101">4101</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4102">4102</th><td>        <i>// GIR_Coverage, 348,</i></td></tr>
<tr><th id="4103">4103</th><td>        GIR_Done,</td></tr>
<tr><th id="4104">4104</th><td>      <i>// Label 370: @8610</i></td></tr>
<tr><th id="4105">4105</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 371*/</i> <var>8646</var>, <i>// Rule ID 349 //</i></td></tr>
<tr><th id="4106">4106</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4107">4107</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrfin,</td></tr>
<tr><th id="4108">4108</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4109">4109</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4110">4110</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4111">4111</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6314:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VRFIN:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4112">4112</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRFIN,</td></tr>
<tr><th id="4113">4113</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4114">4114</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4115">4115</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4116">4116</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4117">4117</th><td>        <i>// GIR_Coverage, 349,</i></td></tr>
<tr><th id="4118">4118</th><td>        GIR_Done,</td></tr>
<tr><th id="4119">4119</th><td>      <i>// Label 371: @8646</i></td></tr>
<tr><th id="4120">4120</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 372*/</i> <var>8682</var>, <i>// Rule ID 350 //</i></td></tr>
<tr><th id="4121">4121</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4122">4122</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrfip,</td></tr>
<tr><th id="4123">4123</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4124">4124</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4125">4125</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4126">4126</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6315:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VRFIP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4127">4127</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRFIP,</td></tr>
<tr><th id="4128">4128</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4129">4129</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4130">4130</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4131">4131</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4132">4132</th><td>        <i>// GIR_Coverage, 350,</i></td></tr>
<tr><th id="4133">4133</th><td>        GIR_Done,</td></tr>
<tr><th id="4134">4134</th><td>      <i>// Label 372: @8682</i></td></tr>
<tr><th id="4135">4135</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 373*/</i> <var>8718</var>, <i>// Rule ID 351 //</i></td></tr>
<tr><th id="4136">4136</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4137">4137</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrfiz,</td></tr>
<tr><th id="4138">4138</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4139">4139</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4140">4140</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4141">4141</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6316:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VRFIZ:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4142">4142</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRFIZ,</td></tr>
<tr><th id="4143">4143</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4144">4144</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4145">4145</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4146">4146</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4147">4147</th><td>        <i>// GIR_Coverage, 351,</i></td></tr>
<tr><th id="4148">4148</th><td>        GIR_Done,</td></tr>
<tr><th id="4149">4149</th><td>      <i>// Label 373: @8718</i></td></tr>
<tr><th id="4150">4150</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 374*/</i> <var>8754</var>, <i>// Rule ID 352 //</i></td></tr>
<tr><th id="4151">4151</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4152">4152</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrsqrtefp,</td></tr>
<tr><th id="4153">4153</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4154">4154</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4155">4155</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4156">4156</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6327:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VRSQRTEFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="4157">4157</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRSQRTEFP,</td></tr>
<tr><th id="4158">4158</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4159">4159</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4160">4160</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4161">4161</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4162">4162</th><td>        <i>// GIR_Coverage, 352,</i></td></tr>
<tr><th id="4163">4163</th><td>        GIR_Done,</td></tr>
<tr><th id="4164">4164</th><td>      <i>// Label 374: @8754</i></td></tr>
<tr><th id="4165">4165</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 375*/</i> <var>8790</var>, <i>// Rule ID 403 //</i></td></tr>
<tr><th id="4166">4166</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4167">4167</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupkhpx,</td></tr>
<tr><th id="4168">4168</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4169">4169</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4170">4170</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4171">4171</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6369:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VUPKHPX:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4172">4172</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKHPX,</td></tr>
<tr><th id="4173">4173</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4174">4174</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4175">4175</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4176">4176</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4177">4177</th><td>        <i>// GIR_Coverage, 403,</i></td></tr>
<tr><th id="4178">4178</th><td>        GIR_Done,</td></tr>
<tr><th id="4179">4179</th><td>      <i>// Label 375: @8790</i></td></tr>
<tr><th id="4180">4180</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 376*/</i> <var>8826</var>, <i>// Rule ID 404 //</i></td></tr>
<tr><th id="4181">4181</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4182">4182</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupkhsb,</td></tr>
<tr><th id="4183">4183</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4184">4184</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4185">4185</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4186">4186</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6370:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VUPKHSB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4187">4187</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKHSB,</td></tr>
<tr><th id="4188">4188</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4189">4189</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4190">4190</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4191">4191</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4192">4192</th><td>        <i>// GIR_Coverage, 404,</i></td></tr>
<tr><th id="4193">4193</th><td>        GIR_Done,</td></tr>
<tr><th id="4194">4194</th><td>      <i>// Label 376: @8826</i></td></tr>
<tr><th id="4195">4195</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 377*/</i> <var>8862</var>, <i>// Rule ID 405 //</i></td></tr>
<tr><th id="4196">4196</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4197">4197</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupkhsh,</td></tr>
<tr><th id="4198">4198</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4199">4199</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4200">4200</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4201">4201</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6371:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VUPKHSH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4202">4202</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKHSH,</td></tr>
<tr><th id="4203">4203</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4204">4204</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4205">4205</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4206">4206</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4207">4207</th><td>        <i>// GIR_Coverage, 405,</i></td></tr>
<tr><th id="4208">4208</th><td>        GIR_Done,</td></tr>
<tr><th id="4209">4209</th><td>      <i>// Label 377: @8862</i></td></tr>
<tr><th id="4210">4210</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 378*/</i> <var>8898</var>, <i>// Rule ID 406 //</i></td></tr>
<tr><th id="4211">4211</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4212">4212</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupklpx,</td></tr>
<tr><th id="4213">4213</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4214">4214</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4215">4215</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4216">4216</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6373:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VUPKLPX:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4217">4217</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKLPX,</td></tr>
<tr><th id="4218">4218</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4219">4219</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4220">4220</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4221">4221</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4222">4222</th><td>        <i>// GIR_Coverage, 406,</i></td></tr>
<tr><th id="4223">4223</th><td>        GIR_Done,</td></tr>
<tr><th id="4224">4224</th><td>      <i>// Label 378: @8898</i></td></tr>
<tr><th id="4225">4225</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 379*/</i> <var>8934</var>, <i>// Rule ID 407 //</i></td></tr>
<tr><th id="4226">4226</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4227">4227</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupklsb,</td></tr>
<tr><th id="4228">4228</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4229">4229</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4230">4230</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4231">4231</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6374:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VUPKLSB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4232">4232</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKLSB,</td></tr>
<tr><th id="4233">4233</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4234">4234</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4235">4235</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4236">4236</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4237">4237</th><td>        <i>// GIR_Coverage, 407,</i></td></tr>
<tr><th id="4238">4238</th><td>        GIR_Done,</td></tr>
<tr><th id="4239">4239</th><td>      <i>// Label 379: @8934</i></td></tr>
<tr><th id="4240">4240</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 380*/</i> <var>8970</var>, <i>// Rule ID 408 //</i></td></tr>
<tr><th id="4241">4241</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="4242">4242</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupklsh,</td></tr>
<tr><th id="4243">4243</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4244">4244</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4245">4245</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4246">4246</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6375:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VUPKLSH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4247">4247</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKLSH,</td></tr>
<tr><th id="4248">4248</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4249">4249</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4250">4250</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4251">4251</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4252">4252</th><td>        <i>// GIR_Coverage, 408,</i></td></tr>
<tr><th id="4253">4253</th><td>        GIR_Done,</td></tr>
<tr><th id="4254">4254</th><td>      <i>// Label 380: @8970</i></td></tr>
<tr><th id="4255">4255</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 381*/</i> <var>9006</var>, <i>// Rule ID 488 //</i></td></tr>
<tr><th id="4256">4256</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="4257">4257</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupkhsw,</td></tr>
<tr><th id="4258">4258</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4259">4259</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4260">4260</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4261">4261</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6372:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VUPKHSW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4262">4262</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKHSW,</td></tr>
<tr><th id="4263">4263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4264">4264</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4265">4265</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4266">4266</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4267">4267</th><td>        <i>// GIR_Coverage, 488,</i></td></tr>
<tr><th id="4268">4268</th><td>        GIR_Done,</td></tr>
<tr><th id="4269">4269</th><td>      <i>// Label 381: @9006</i></td></tr>
<tr><th id="4270">4270</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 382*/</i> <var>9042</var>, <i>// Rule ID 489 //</i></td></tr>
<tr><th id="4271">4271</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="4272">4272</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vupklsw,</td></tr>
<tr><th id="4273">4273</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4274">4274</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4275">4275</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4276">4276</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6376:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VUPKLSW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4277">4277</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VUPKLSW,</td></tr>
<tr><th id="4278">4278</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4279">4279</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4280">4280</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4281">4281</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4282">4282</th><td>        <i>// GIR_Coverage, 489,</i></td></tr>
<tr><th id="4283">4283</th><td>        GIR_Done,</td></tr>
<tr><th id="4284">4284</th><td>      <i>// Label 382: @9042</i></td></tr>
<tr><th id="4285">4285</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 383*/</i> <var>9078</var>, <i>// Rule ID 490 //</i></td></tr>
<tr><th id="4286">4286</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="4287">4287</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vgbbd,</td></tr>
<tr><th id="4288">4288</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4289">4289</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4290">4290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4291">4291</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6226:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VGBBD:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4292">4292</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VGBBD,</td></tr>
<tr><th id="4293">4293</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4294">4294</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4295">4295</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4296">4296</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4297">4297</th><td>        <i>// GIR_Coverage, 490,</i></td></tr>
<tr><th id="4298">4298</th><td>        GIR_Done,</td></tr>
<tr><th id="4299">4299</th><td>      <i>// Label 383: @9078</i></td></tr>
<tr><th id="4300">4300</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 384*/</i> <var>9114</var>, <i>// Rule ID 498 //</i></td></tr>
<tr><th id="4301">4301</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="4302">4302</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vsbox,</td></tr>
<tr><th id="4303">4303</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4304">4304</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4305">4305</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4306">4306</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6082:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA)  =&gt;  (VSBOX:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA)</i></td></tr>
<tr><th id="4307">4307</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSBOX,</td></tr>
<tr><th id="4308">4308</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4309">4309</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="4310">4310</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4311">4311</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4312">4312</th><td>        <i>// GIR_Coverage, 498,</i></td></tr>
<tr><th id="4313">4313</th><td>        GIR_Done,</td></tr>
<tr><th id="4314">4314</th><td>      <i>// Label 384: @9114</i></td></tr>
<tr><th id="4315">4315</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 385*/</i> <var>9150</var>, <i>// Rule ID 514 //</i></td></tr>
<tr><th id="4316">4316</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4317">4317</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vclzlsbb,</td></tr>
<tr><th id="4318">4318</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4319">4319</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4320">4320</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4321">4321</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6136:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VCLZLSBB:{ *:[i32] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4322">4322</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZLSBB,</td></tr>
<tr><th id="4323">4323</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4324">4324</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4325">4325</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4326">4326</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4327">4327</th><td>        <i>// GIR_Coverage, 514,</i></td></tr>
<tr><th id="4328">4328</th><td>        GIR_Done,</td></tr>
<tr><th id="4329">4329</th><td>      <i>// Label 385: @9150</i></td></tr>
<tr><th id="4330">4330</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 386*/</i> <var>9186</var>, <i>// Rule ID 515 //</i></td></tr>
<tr><th id="4331">4331</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4332">4332</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctzlsbb,</td></tr>
<tr><th id="4333">4333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4334">4334</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4335">4335</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4336">4336</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6194:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VCTZLSBB:{ *:[i32] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4337">4337</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZLSBB,</td></tr>
<tr><th id="4338">4338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4339">4339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4340">4340</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4341">4341</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4342">4342</th><td>        <i>// GIR_Coverage, 515,</i></td></tr>
<tr><th id="4343">4343</th><td>        GIR_Done,</td></tr>
<tr><th id="4344">4344</th><td>      <i>// Label 386: @9186</i></td></tr>
<tr><th id="4345">4345</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 387*/</i> <var>9222</var>, <i>// Rule ID 520 //</i></td></tr>
<tr><th id="4346">4346</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4347">4347</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsb2w,</td></tr>
<tr><th id="4348">4348</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4349">4349</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4350">4350</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4351">4351</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6221:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VEXTSB2W:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4352">4352</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSB2W,</td></tr>
<tr><th id="4353">4353</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4354">4354</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4355">4355</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4356">4356</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4357">4357</th><td>        <i>// GIR_Coverage, 520,</i></td></tr>
<tr><th id="4358">4358</th><td>        GIR_Done,</td></tr>
<tr><th id="4359">4359</th><td>      <i>// Label 387: @9222</i></td></tr>
<tr><th id="4360">4360</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 388*/</i> <var>9258</var>, <i>// Rule ID 521 //</i></td></tr>
<tr><th id="4361">4361</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4362">4362</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsh2w,</td></tr>
<tr><th id="4363">4363</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4364">4364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4365">4365</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4366">4366</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6224:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VEXTSH2W:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4367">4367</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSH2W,</td></tr>
<tr><th id="4368">4368</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4369">4369</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4370">4370</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4371">4371</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4372">4372</th><td>        <i>// GIR_Coverage, 521,</i></td></tr>
<tr><th id="4373">4373</th><td>        GIR_Done,</td></tr>
<tr><th id="4374">4374</th><td>      <i>// Label 388: @9258</i></td></tr>
<tr><th id="4375">4375</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 389*/</i> <var>9294</var>, <i>// Rule ID 522 //</i></td></tr>
<tr><th id="4376">4376</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4377">4377</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsb2d,</td></tr>
<tr><th id="4378">4378</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4379">4379</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4380">4380</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4381">4381</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6220:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VEXTSB2D:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4382">4382</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSB2D,</td></tr>
<tr><th id="4383">4383</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4384">4384</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4385">4385</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4386">4386</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4387">4387</th><td>        <i>// GIR_Coverage, 522,</i></td></tr>
<tr><th id="4388">4388</th><td>        GIR_Done,</td></tr>
<tr><th id="4389">4389</th><td>      <i>// Label 389: @9294</i></td></tr>
<tr><th id="4390">4390</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 390*/</i> <var>9330</var>, <i>// Rule ID 523 //</i></td></tr>
<tr><th id="4391">4391</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4392">4392</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsh2d,</td></tr>
<tr><th id="4393">4393</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4394">4394</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4395">4395</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4396">4396</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6223:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VEXTSH2D:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4397">4397</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSH2D,</td></tr>
<tr><th id="4398">4398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4399">4399</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4400">4400</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4401">4401</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4402">4402</th><td>        <i>// GIR_Coverage, 523,</i></td></tr>
<tr><th id="4403">4403</th><td>        GIR_Done,</td></tr>
<tr><th id="4404">4404</th><td>      <i>// Label 390: @9330</i></td></tr>
<tr><th id="4405">4405</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 391*/</i> <var>9366</var>, <i>// Rule ID 524 //</i></td></tr>
<tr><th id="4406">4406</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4407">4407</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsw2d,</td></tr>
<tr><th id="4408">4408</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4409">4409</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4410">4410</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4411">4411</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6225:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VEXTSW2D:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4412">4412</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSW2D,</td></tr>
<tr><th id="4413">4413</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4414">4414</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4415">4415</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4416">4416</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4417">4417</th><td>        <i>// GIR_Coverage, 524,</i></td></tr>
<tr><th id="4418">4418</th><td>        GIR_Done,</td></tr>
<tr><th id="4419">4419</th><td>      <i>// Label 391: @9366</i></td></tr>
<tr><th id="4420">4420</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 392*/</i> <var>9402</var>, <i>// Rule ID 527 //</i></td></tr>
<tr><th id="4421">4421</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4422">4422</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vprtybw,</td></tr>
<tr><th id="4423">4423</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4424">4424</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4425">4425</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4426">4426</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6311:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPRTYBW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4427">4427</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPRTYBW,</td></tr>
<tr><th id="4428">4428</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4429">4429</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4430">4430</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4431">4431</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4432">4432</th><td>        <i>// GIR_Coverage, 527,</i></td></tr>
<tr><th id="4433">4433</th><td>        GIR_Done,</td></tr>
<tr><th id="4434">4434</th><td>      <i>// Label 392: @9402</i></td></tr>
<tr><th id="4435">4435</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 393*/</i> <var>9438</var>, <i>// Rule ID 528 //</i></td></tr>
<tr><th id="4436">4436</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4437">4437</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vprtybd,</td></tr>
<tr><th id="4438">4438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4439">4439</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4440">4440</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4441">4441</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6309:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPRTYBD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="4442">4442</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPRTYBD,</td></tr>
<tr><th id="4443">4443</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4444">4444</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4445">4445</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4446">4446</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4447">4447</th><td>        <i>// GIR_Coverage, 528,</i></td></tr>
<tr><th id="4448">4448</th><td>        GIR_Done,</td></tr>
<tr><th id="4449">4449</th><td>      <i>// Label 393: @9438</i></td></tr>
<tr><th id="4450">4450</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 394*/</i> <var>9474</var>, <i>// Rule ID 529 //</i></td></tr>
<tr><th id="4451">4451</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="4452">4452</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vprtybq,</td></tr>
<tr><th id="4453">4453</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4454">4454</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4455">4455</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4456">4456</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6310:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VPRTYBQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="4457">4457</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPRTYBQ,</td></tr>
<tr><th id="4458">4458</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4459">4459</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4460">4460</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4461">4461</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4462">4462</th><td>        <i>// GIR_Coverage, 529,</i></td></tr>
<tr><th id="4463">4463</th><td>        GIR_Done,</td></tr>
<tr><th id="4464">4464</th><td>      <i>// Label 394: @9474</i></td></tr>
<tr><th id="4465">4465</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 395*/</i> <var>9508</var>, <i>// Rule ID 656 //</i></td></tr>
<tr><th id="4466">4466</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_popcntb,</td></tr>
<tr><th id="4467">4467</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4468">4468</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4469">4469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="4470">4470</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6478:{ *:[iPTR] }, i64:{ *:[i64] }:$rS)  =&gt;  (POPCNTB:{ *:[i64] } i64:{ *:[i64] }:$rS)</i></td></tr>
<tr><th id="4471">4471</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::POPCNTB,</td></tr>
<tr><th id="4472">4472</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="4473">4473</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="4474">4474</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4475">4475</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4476">4476</th><td>        <i>// GIR_Coverage, 656,</i></td></tr>
<tr><th id="4477">4477</th><td>        GIR_Done,</td></tr>
<tr><th id="4478">4478</th><td>      <i>// Label 395: @9508</i></td></tr>
<tr><th id="4479">4479</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 396*/</i> <var>9544</var>, <i>// Rule ID 1004 //</i></td></tr>
<tr><th id="4480">4480</th><td>        GIM_CheckFeatures, GIFBS_MMA,</td></tr>
<tr><th id="4481">4481</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_mma_xxmfacc,</td></tr>
<tr><th id="4482">4482</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v512s1,</td></tr>
<tr><th id="4483">4483</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v512s1,</td></tr>
<tr><th id="4484">4484</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::ACCRCRegClassID,</td></tr>
<tr><th id="4485">4485</th><td>        <i>// (intrinsic_wo_chain:{ *:[v512i1] } 6472:{ *:[iPTR] }, v512i1:{ *:[v512i1] }:$AS)  =&gt;  (XXMFACC:{ *:[v512i1] } v512i1:{ *:[v512i1] }:$AS)</i></td></tr>
<tr><th id="4486">4486</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXMFACC,</td></tr>
<tr><th id="4487">4487</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// ASo</i></td></tr>
<tr><th id="4488">4488</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// AS</i></td></tr>
<tr><th id="4489">4489</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4490">4490</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4491">4491</th><td>        <i>// GIR_Coverage, 1004,</i></td></tr>
<tr><th id="4492">4492</th><td>        GIR_Done,</td></tr>
<tr><th id="4493">4493</th><td>      <i>// Label 396: @9544</i></td></tr>
<tr><th id="4494">4494</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 397*/</i> <var>9580</var>, <i>// Rule ID 1005 //</i></td></tr>
<tr><th id="4495">4495</th><td>        GIM_CheckFeatures, GIFBS_MMA,</td></tr>
<tr><th id="4496">4496</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_mma_xxmtacc,</td></tr>
<tr><th id="4497">4497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v512s1,</td></tr>
<tr><th id="4498">4498</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v512s1,</td></tr>
<tr><th id="4499">4499</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::ACCRCRegClassID,</td></tr>
<tr><th id="4500">4500</th><td>        <i>// (intrinsic_wo_chain:{ *:[v512i1] } 6473:{ *:[iPTR] }, v512i1:{ *:[v512i1] }:$ATi)  =&gt;  (XXMTACC:{ *:[v512i1] } v512i1:{ *:[v512i1] }:$ATi)</i></td></tr>
<tr><th id="4501">4501</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXMTACC,</td></tr>
<tr><th id="4502">4502</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// AT</i></td></tr>
<tr><th id="4503">4503</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ATi</i></td></tr>
<tr><th id="4504">4504</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4505">4505</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4506">4506</th><td>        <i>// GIR_Coverage, 1005,</i></td></tr>
<tr><th id="4507">4507</th><td>        GIR_Done,</td></tr>
<tr><th id="4508">4508</th><td>      <i>// Label 397: @9580</i></td></tr>
<tr><th id="4509">4509</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 398*/</i> <var>9616</var>, <i>// Rule ID 1011 //</i></td></tr>
<tr><th id="4510">4510</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4511">4511</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vstribr,</td></tr>
<tr><th id="4512">4512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4513">4513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4514">4514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4515">4515</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6348:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSTRIBR:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4516">4516</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSTRIBR,</td></tr>
<tr><th id="4517">4517</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="4518">4518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4519">4519</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4520">4520</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4521">4521</th><td>        <i>// GIR_Coverage, 1011,</i></td></tr>
<tr><th id="4522">4522</th><td>        GIR_Done,</td></tr>
<tr><th id="4523">4523</th><td>      <i>// Label 398: @9616</i></td></tr>
<tr><th id="4524">4524</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 399*/</i> <var>9652</var>, <i>// Rule ID 1012 //</i></td></tr>
<tr><th id="4525">4525</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4526">4526</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vstribl,</td></tr>
<tr><th id="4527">4527</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4528">4528</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4529">4529</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4530">4530</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6346:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSTRIBL:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4531">4531</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSTRIBL,</td></tr>
<tr><th id="4532">4532</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="4533">4533</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4534">4534</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4535">4535</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4536">4536</th><td>        <i>// GIR_Coverage, 1012,</i></td></tr>
<tr><th id="4537">4537</th><td>        GIR_Done,</td></tr>
<tr><th id="4538">4538</th><td>      <i>// Label 399: @9652</i></td></tr>
<tr><th id="4539">4539</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 400*/</i> <var>9688</var>, <i>// Rule ID 1013 //</i></td></tr>
<tr><th id="4540">4540</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4541">4541</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vstrihr,</td></tr>
<tr><th id="4542">4542</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4543">4543</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4544">4544</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4545">4545</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6352:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSTRIHR:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4546">4546</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSTRIHR,</td></tr>
<tr><th id="4547">4547</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="4548">4548</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4549">4549</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4550">4550</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4551">4551</th><td>        <i>// GIR_Coverage, 1013,</i></td></tr>
<tr><th id="4552">4552</th><td>        GIR_Done,</td></tr>
<tr><th id="4553">4553</th><td>      <i>// Label 400: @9688</i></td></tr>
<tr><th id="4554">4554</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 401*/</i> <var>9724</var>, <i>// Rule ID 1014 //</i></td></tr>
<tr><th id="4555">4555</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4556">4556</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vstrihl,</td></tr>
<tr><th id="4557">4557</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4558">4558</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4559">4559</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4560">4560</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6350:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSTRIHL:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4561">4561</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSTRIHL,</td></tr>
<tr><th id="4562">4562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="4563">4563</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4564">4564</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4565">4565</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4566">4566</th><td>        <i>// GIR_Coverage, 1014,</i></td></tr>
<tr><th id="4567">4567</th><td>        GIR_Done,</td></tr>
<tr><th id="4568">4568</th><td>      <i>// Label 401: @9724</i></td></tr>
<tr><th id="4569">4569</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 402*/</i> <var>9760</var>, <i>// Rule ID 1031 //</i></td></tr>
<tr><th id="4570">4570</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4571">4571</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextractbm,</td></tr>
<tr><th id="4572">4572</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4573">4573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4574">4574</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4575">4575</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6215:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VEXTRACTBM:{ *:[i32] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4576">4576</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTRACTBM,</td></tr>
<tr><th id="4577">4577</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4578">4578</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4579">4579</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4580">4580</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4581">4581</th><td>        <i>// GIR_Coverage, 1031,</i></td></tr>
<tr><th id="4582">4582</th><td>        GIR_Done,</td></tr>
<tr><th id="4583">4583</th><td>      <i>// Label 402: @9760</i></td></tr>
<tr><th id="4584">4584</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 403*/</i> <var>9796</var>, <i>// Rule ID 1032 //</i></td></tr>
<tr><th id="4585">4585</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4586">4586</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextracthm,</td></tr>
<tr><th id="4587">4587</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4588">4588</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4589">4589</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4590">4590</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6217:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VEXTRACTHM:{ *:[i32] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4591">4591</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTRACTHM,</td></tr>
<tr><th id="4592">4592</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4593">4593</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4594">4594</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4595">4595</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4596">4596</th><td>        <i>// GIR_Coverage, 1032,</i></td></tr>
<tr><th id="4597">4597</th><td>        GIR_Done,</td></tr>
<tr><th id="4598">4598</th><td>      <i>// Label 403: @9796</i></td></tr>
<tr><th id="4599">4599</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 404*/</i> <var>9832</var>, <i>// Rule ID 1033 //</i></td></tr>
<tr><th id="4600">4600</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4601">4601</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextractwm,</td></tr>
<tr><th id="4602">4602</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4603">4603</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4604">4604</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4605">4605</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6219:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VEXTRACTWM:{ *:[i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4606">4606</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTRACTWM,</td></tr>
<tr><th id="4607">4607</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4608">4608</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4609">4609</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4610">4610</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4611">4611</th><td>        <i>// GIR_Coverage, 1033,</i></td></tr>
<tr><th id="4612">4612</th><td>        GIR_Done,</td></tr>
<tr><th id="4613">4613</th><td>      <i>// Label 404: @9832</i></td></tr>
<tr><th id="4614">4614</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 405*/</i> <var>9868</var>, <i>// Rule ID 1034 //</i></td></tr>
<tr><th id="4615">4615</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4616">4616</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextractdm,</td></tr>
<tr><th id="4617">4617</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4618">4618</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4619">4619</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4620">4620</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6216:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VEXTRACTDM:{ *:[i32] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="4621">4621</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTRACTDM,</td></tr>
<tr><th id="4622">4622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4623">4623</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4624">4624</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4625">4625</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4626">4626</th><td>        <i>// GIR_Coverage, 1034,</i></td></tr>
<tr><th id="4627">4627</th><td>        GIR_Done,</td></tr>
<tr><th id="4628">4628</th><td>      <i>// Label 405: @9868</i></td></tr>
<tr><th id="4629">4629</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 406*/</i> <var>9904</var>, <i>// Rule ID 1035 //</i></td></tr>
<tr><th id="4630">4630</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4631">4631</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextractqm,</td></tr>
<tr><th id="4632">4632</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4633">4633</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4634">4634</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="4635">4635</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6218:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VEXTRACTQM:{ *:[i32] } v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="4636">4636</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTRACTQM,</td></tr>
<tr><th id="4637">4637</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="4638">4638</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4639">4639</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4640">4640</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4641">4641</th><td>        <i>// GIR_Coverage, 1035,</i></td></tr>
<tr><th id="4642">4642</th><td>        GIR_Done,</td></tr>
<tr><th id="4643">4643</th><td>      <i>// Label 406: @9904</i></td></tr>
<tr><th id="4644">4644</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 407*/</i> <var>9940</var>, <i>// Rule ID 1036 //</i></td></tr>
<tr><th id="4645">4645</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4646">4646</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexpandbm,</td></tr>
<tr><th id="4647">4647</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4648">4648</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4649">4649</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4650">4650</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6201:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VEXPANDBM:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="4651">4651</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPANDBM,</td></tr>
<tr><th id="4652">4652</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4653">4653</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4654">4654</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4655">4655</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4656">4656</th><td>        <i>// GIR_Coverage, 1036,</i></td></tr>
<tr><th id="4657">4657</th><td>        GIR_Done,</td></tr>
<tr><th id="4658">4658</th><td>      <i>// Label 407: @9940</i></td></tr>
<tr><th id="4659">4659</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 408*/</i> <var>9976</var>, <i>// Rule ID 1037 //</i></td></tr>
<tr><th id="4660">4660</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4661">4661</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexpandhm,</td></tr>
<tr><th id="4662">4662</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4663">4663</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4664">4664</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4665">4665</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6203:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VEXPANDHM:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="4666">4666</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPANDHM,</td></tr>
<tr><th id="4667">4667</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4668">4668</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4669">4669</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4670">4670</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4671">4671</th><td>        <i>// GIR_Coverage, 1037,</i></td></tr>
<tr><th id="4672">4672</th><td>        GIR_Done,</td></tr>
<tr><th id="4673">4673</th><td>      <i>// Label 408: @9976</i></td></tr>
<tr><th id="4674">4674</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 409*/</i> <var>10012</var>, <i>// Rule ID 1038 //</i></td></tr>
<tr><th id="4675">4675</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4676">4676</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexpandwm,</td></tr>
<tr><th id="4677">4677</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4678">4678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4679">4679</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4680">4680</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6205:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VEXPANDWM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="4681">4681</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPANDWM,</td></tr>
<tr><th id="4682">4682</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4683">4683</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4684">4684</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4685">4685</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4686">4686</th><td>        <i>// GIR_Coverage, 1038,</i></td></tr>
<tr><th id="4687">4687</th><td>        GIR_Done,</td></tr>
<tr><th id="4688">4688</th><td>      <i>// Label 409: @10012</i></td></tr>
<tr><th id="4689">4689</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 410*/</i> <var>10048</var>, <i>// Rule ID 1039 //</i></td></tr>
<tr><th id="4690">4690</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4691">4691</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexpanddm,</td></tr>
<tr><th id="4692">4692</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4693">4693</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4694">4694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4695">4695</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6202:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VEXPANDDM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="4696">4696</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPANDDM,</td></tr>
<tr><th id="4697">4697</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4698">4698</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4699">4699</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4700">4700</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4701">4701</th><td>        <i>// GIR_Coverage, 1039,</i></td></tr>
<tr><th id="4702">4702</th><td>        GIR_Done,</td></tr>
<tr><th id="4703">4703</th><td>      <i>// Label 410: @10048</i></td></tr>
<tr><th id="4704">4704</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 411*/</i> <var>10084</var>, <i>// Rule ID 1040 //</i></td></tr>
<tr><th id="4705">4705</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4706">4706</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vexpandqm,</td></tr>
<tr><th id="4707">4707</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4708">4708</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4709">4709</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4710">4710</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6204:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VEXPANDQM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="4711">4711</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXPANDQM,</td></tr>
<tr><th id="4712">4712</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4713">4713</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4714">4714</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4715">4715</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4716">4716</th><td>        <i>// GIR_Coverage, 1040,</i></td></tr>
<tr><th id="4717">4717</th><td>        GIR_Done,</td></tr>
<tr><th id="4718">4718</th><td>      <i>// Label 411: @10084</i></td></tr>
<tr><th id="4719">4719</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 412*/</i> <var>10120</var>, <i>// Rule ID 1041 //</i></td></tr>
<tr><th id="4720">4720</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4721">4721</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrbm,</td></tr>
<tr><th id="4722">4722</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4723">4723</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4724">4724</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4725">4725</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6100:{ *:[iPTR] }, i64:{ *:[i64] }:$rB)  =&gt;  (MTVSRBM:{ *:[v16i8] } i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="4726">4726</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRBM,</td></tr>
<tr><th id="4727">4727</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4728">4728</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="4729">4729</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4730">4730</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4731">4731</th><td>        <i>// GIR_Coverage, 1041,</i></td></tr>
<tr><th id="4732">4732</th><td>        GIR_Done,</td></tr>
<tr><th id="4733">4733</th><td>      <i>// Label 412: @10120</i></td></tr>
<tr><th id="4734">4734</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 413*/</i> <var>10156</var>, <i>// Rule ID 1042 //</i></td></tr>
<tr><th id="4735">4735</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4736">4736</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrhm,</td></tr>
<tr><th id="4737">4737</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4738">4738</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4739">4739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4740">4740</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6102:{ *:[iPTR] }, i64:{ *:[i64] }:$rB)  =&gt;  (MTVSRHM:{ *:[v8i16] } i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="4741">4741</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRHM,</td></tr>
<tr><th id="4742">4742</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4743">4743</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="4744">4744</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4745">4745</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4746">4746</th><td>        <i>// GIR_Coverage, 1042,</i></td></tr>
<tr><th id="4747">4747</th><td>        GIR_Done,</td></tr>
<tr><th id="4748">4748</th><td>      <i>// Label 413: @10156</i></td></tr>
<tr><th id="4749">4749</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 414*/</i> <var>10192</var>, <i>// Rule ID 1043 //</i></td></tr>
<tr><th id="4750">4750</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4751">4751</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrwm,</td></tr>
<tr><th id="4752">4752</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4753">4753</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4754">4754</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4755">4755</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6104:{ *:[iPTR] }, i64:{ *:[i64] }:$rB)  =&gt;  (MTVSRWM:{ *:[v4i32] } i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="4756">4756</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRWM,</td></tr>
<tr><th id="4757">4757</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4758">4758</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="4759">4759</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4760">4760</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4761">4761</th><td>        <i>// GIR_Coverage, 1043,</i></td></tr>
<tr><th id="4762">4762</th><td>        GIR_Done,</td></tr>
<tr><th id="4763">4763</th><td>      <i>// Label 414: @10192</i></td></tr>
<tr><th id="4764">4764</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 415*/</i> <var>10228</var>, <i>// Rule ID 1044 //</i></td></tr>
<tr><th id="4765">4765</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4766">4766</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrdm,</td></tr>
<tr><th id="4767">4767</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4768">4768</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4769">4769</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4770">4770</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6101:{ *:[iPTR] }, i64:{ *:[i64] }:$rB)  =&gt;  (MTVSRDM:{ *:[v2i64] } i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="4771">4771</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRDM,</td></tr>
<tr><th id="4772">4772</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4773">4773</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="4774">4774</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4775">4775</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4776">4776</th><td>        <i>// GIR_Coverage, 1044,</i></td></tr>
<tr><th id="4777">4777</th><td>        GIR_Done,</td></tr>
<tr><th id="4778">4778</th><td>      <i>// Label 415: @10228</i></td></tr>
<tr><th id="4779">4779</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 416*/</i> <var>10264</var>, <i>// Rule ID 1045 //</i></td></tr>
<tr><th id="4780">4780</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4781">4781</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mtvsrqm,</td></tr>
<tr><th id="4782">4782</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4783">4783</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4784">4784</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4785">4785</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6103:{ *:[iPTR] }, i64:{ *:[i64] }:$rB)  =&gt;  (MTVSRQM:{ *:[v1i128] } i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="4786">4786</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSRQM,</td></tr>
<tr><th id="4787">4787</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4788">4788</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="4789">4789</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4790">4790</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4791">4791</th><td>        <i>// GIR_Coverage, 1045,</i></td></tr>
<tr><th id="4792">4792</th><td>        GIR_Done,</td></tr>
<tr><th id="4793">4793</th><td>      <i>// Label 416: @10264</i></td></tr>
<tr><th id="4794">4794</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 417*/</i> <var>10300</var>, <i>// Rule ID 1107 //</i></td></tr>
<tr><th id="4795">4795</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="4796">4796</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextsd2q,</td></tr>
<tr><th id="4797">4797</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="4798">4798</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4799">4799</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="4800">4800</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6222:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VEXTSD2Q:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="4801">4801</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTSD2Q,</td></tr>
<tr><th id="4802">4802</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="4803">4803</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="4804">4804</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4805">4805</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4806">4806</th><td>        <i>// GIR_Coverage, 1107,</i></td></tr>
<tr><th id="4807">4807</th><td>        GIR_Done,</td></tr>
<tr><th id="4808">4808</th><td>      <i>// Label 417: @10300</i></td></tr>
<tr><th id="4809">4809</th><td>      GIM_Reject,</td></tr>
<tr><th id="4810">4810</th><td>    <i>// Label 350: @10301</i></td></tr>
<tr><th id="4811">4811</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 418*/</i> <var>16836</var>,</td></tr>
<tr><th id="4812">4812</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>4</var>,</td></tr>
<tr><th id="4813">4813</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 419*/</i> <var>10349</var>, <i>// Rule ID 981 //</i></td></tr>
<tr><th id="4814">4814</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="4815">4815</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvtstdcsp,</td></tr>
<tr><th id="4816">4816</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4817">4817</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4818">4818</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4819">4819</th><td>        <i>// MIs[0] DCMX</i></td></tr>
<tr><th id="4820">4820</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="4821">4821</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6569:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XB, (timm:{ *:[i32] }):$DCMX)  =&gt;  (XVTSTDCSP:{ *:[v4i32] } (timm:{ *:[i32] }):$DCMX, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="4822">4822</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVTSTDCSP,</td></tr>
<tr><th id="4823">4823</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4824">4824</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// DCMX</i></td></tr>
<tr><th id="4825">4825</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="4826">4826</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4827">4827</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4828">4828</th><td>        <i>// GIR_Coverage, 981,</i></td></tr>
<tr><th id="4829">4829</th><td>        GIR_Done,</td></tr>
<tr><th id="4830">4830</th><td>      <i>// Label 419: @10349</i></td></tr>
<tr><th id="4831">4831</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 420*/</i> <var>10392</var>, <i>// Rule ID 982 //</i></td></tr>
<tr><th id="4832">4832</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="4833">4833</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvtstdcdp,</td></tr>
<tr><th id="4834">4834</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4835">4835</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4836">4836</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4837">4837</th><td>        <i>// MIs[0] DCMX</i></td></tr>
<tr><th id="4838">4838</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="4839">4839</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6568:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XB, (timm:{ *:[i32] }):$DCMX)  =&gt;  (XVTSTDCDP:{ *:[v2i64] } (timm:{ *:[i32] }):$DCMX, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="4840">4840</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVTSTDCDP,</td></tr>
<tr><th id="4841">4841</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4842">4842</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// DCMX</i></td></tr>
<tr><th id="4843">4843</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="4844">4844</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4845">4845</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4846">4846</th><td>        <i>// GIR_Coverage, 982,</i></td></tr>
<tr><th id="4847">4847</th><td>        GIR_Done,</td></tr>
<tr><th id="4848">4848</th><td>      <i>// Label 420: @10392</i></td></tr>
<tr><th id="4849">4849</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 421*/</i> <var>10444</var>, <i>// Rule ID 858 //</i></td></tr>
<tr><th id="4850">4850</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4851">4851</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xsmaxdp,</td></tr>
<tr><th id="4852">4852</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4853">4853</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4854">4854</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4855">4855</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4856">4856</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4857">4857</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4858">4858</th><td>        <i>// (intrinsic_wo_chain:{ *:[f64] } 6523:{ *:[iPTR] }, vsfrc:{ *:[f64] }:$XA, vsfrc:{ *:[f64] }:$XB)  =&gt;  (XSMAXDP:{ *:[f64] } vsfrc:{ *:[f64] }:$XA, vsfrc:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="4859">4859</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMAXDP,</td></tr>
<tr><th id="4860">4860</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4861">4861</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4862">4862</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4863">4863</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4864">4864</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4865">4865</th><td>        <i>// GIR_Coverage, 858,</i></td></tr>
<tr><th id="4866">4866</th><td>        GIR_Done,</td></tr>
<tr><th id="4867">4867</th><td>      <i>// Label 421: @10444</i></td></tr>
<tr><th id="4868">4868</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 422*/</i> <var>10496</var>, <i>// Rule ID 859 //</i></td></tr>
<tr><th id="4869">4869</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4870">4870</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xsmindp,</td></tr>
<tr><th id="4871">4871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4872">4872</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4873">4873</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="4874">4874</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4875">4875</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4876">4876</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="4877">4877</th><td>        <i>// (intrinsic_wo_chain:{ *:[f64] } 6524:{ *:[iPTR] }, vsfrc:{ *:[f64] }:$XA, vsfrc:{ *:[f64] }:$XB)  =&gt;  (XSMINDP:{ *:[f64] } vsfrc:{ *:[f64] }:$XA, vsfrc:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="4878">4878</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMINDP,</td></tr>
<tr><th id="4879">4879</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4880">4880</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4881">4881</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4882">4882</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4883">4883</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4884">4884</th><td>        <i>// GIR_Coverage, 859,</i></td></tr>
<tr><th id="4885">4885</th><td>        GIR_Done,</td></tr>
<tr><th id="4886">4886</th><td>      <i>// Label 422: @10496</i></td></tr>
<tr><th id="4887">4887</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 423*/</i> <var>10548</var>, <i>// Rule ID 860 //</i></td></tr>
<tr><th id="4888">4888</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4889">4889</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvmaxdp,</td></tr>
<tr><th id="4890">4890</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4891">4891</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4892">4892</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4893">4893</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4894">4894</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4895">4895</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4896">4896</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6553:{ *:[iPTR] }, vsrc:{ *:[v2f64] }:$XA, vsrc:{ *:[v2f64] }:$XB)  =&gt;  (XVMAXDP:{ *:[v2f64] } vsrc:{ *:[v2f64] }:$XA, vsrc:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="4897">4897</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMAXDP,</td></tr>
<tr><th id="4898">4898</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4899">4899</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4900">4900</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4901">4901</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4902">4902</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4903">4903</th><td>        <i>// GIR_Coverage, 860,</i></td></tr>
<tr><th id="4904">4904</th><td>        GIR_Done,</td></tr>
<tr><th id="4905">4905</th><td>      <i>// Label 423: @10548</i></td></tr>
<tr><th id="4906">4906</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 424*/</i> <var>10600</var>, <i>// Rule ID 861 //</i></td></tr>
<tr><th id="4907">4907</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4908">4908</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvmindp,</td></tr>
<tr><th id="4909">4909</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4910">4910</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4911">4911</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4912">4912</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4913">4913</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4914">4914</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4915">4915</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6555:{ *:[iPTR] }, vsrc:{ *:[v2f64] }:$XA, vsrc:{ *:[v2f64] }:$XB)  =&gt;  (XVMINDP:{ *:[v2f64] } vsrc:{ *:[v2f64] }:$XA, vsrc:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="4916">4916</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMINDP,</td></tr>
<tr><th id="4917">4917</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4918">4918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4919">4919</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4920">4920</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4921">4921</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4922">4922</th><td>        <i>// GIR_Coverage, 861,</i></td></tr>
<tr><th id="4923">4923</th><td>        GIR_Done,</td></tr>
<tr><th id="4924">4924</th><td>      <i>// Label 424: @10600</i></td></tr>
<tr><th id="4925">4925</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 425*/</i> <var>10652</var>, <i>// Rule ID 862 //</i></td></tr>
<tr><th id="4926">4926</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4927">4927</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvmaxsp,</td></tr>
<tr><th id="4928">4928</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4929">4929</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4930">4930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4931">4931</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4932">4932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4933">4933</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4934">4934</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6554:{ *:[iPTR] }, vsrc:{ *:[v4f32] }:$XA, vsrc:{ *:[v4f32] }:$XB)  =&gt;  (XVMAXSP:{ *:[v4f32] } vsrc:{ *:[v4f32] }:$XA, vsrc:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="4935">4935</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMAXSP,</td></tr>
<tr><th id="4936">4936</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4937">4937</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4938">4938</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4939">4939</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4940">4940</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4941">4941</th><td>        <i>// GIR_Coverage, 862,</i></td></tr>
<tr><th id="4942">4942</th><td>        GIR_Done,</td></tr>
<tr><th id="4943">4943</th><td>      <i>// Label 425: @10652</i></td></tr>
<tr><th id="4944">4944</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 426*/</i> <var>10704</var>, <i>// Rule ID 863 //</i></td></tr>
<tr><th id="4945">4945</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4946">4946</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvminsp,</td></tr>
<tr><th id="4947">4947</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4948">4948</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4949">4949</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4950">4950</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4951">4951</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4952">4952</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4953">4953</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6556:{ *:[iPTR] }, vsrc:{ *:[v4f32] }:$XA, vsrc:{ *:[v4f32] }:$XB)  =&gt;  (XVMINSP:{ *:[v4f32] } vsrc:{ *:[v4f32] }:$XA, vsrc:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="4954">4954</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMINSP,</td></tr>
<tr><th id="4955">4955</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4956">4956</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4957">4957</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4958">4958</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4959">4959</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4960">4960</th><td>        <i>// GIR_Coverage, 863,</i></td></tr>
<tr><th id="4961">4961</th><td>        GIR_Done,</td></tr>
<tr><th id="4962">4962</th><td>      <i>// Label 426: @10704</i></td></tr>
<tr><th id="4963">4963</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 427*/</i> <var>10748</var>, <i>// Rule ID 787 //</i></td></tr>
<tr><th id="4964">4964</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4965">4965</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpeqdp,</td></tr>
<tr><th id="4966">4966</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4967">4967</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4968">4968</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4969">4969</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4970">4970</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6525:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCMPEQDP:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="4971">4971</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPEQDP,</td></tr>
<tr><th id="4972">4972</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4973">4973</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4974">4974</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4975">4975</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4976">4976</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4977">4977</th><td>        <i>// GIR_Coverage, 787,</i></td></tr>
<tr><th id="4978">4978</th><td>        GIR_Done,</td></tr>
<tr><th id="4979">4979</th><td>      <i>// Label 427: @10748</i></td></tr>
<tr><th id="4980">4980</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 428*/</i> <var>10792</var>, <i>// Rule ID 789 //</i></td></tr>
<tr><th id="4981">4981</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4982">4982</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpeqsp,</td></tr>
<tr><th id="4983">4983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4984">4984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4985">4985</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4986">4986</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="4987">4987</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6527:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCMPEQSP:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="4988">4988</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPEQSP,</td></tr>
<tr><th id="4989">4989</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="4990">4990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="4991">4991</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="4992">4992</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4993">4993</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4994">4994</th><td>        <i>// GIR_Coverage, 789,</i></td></tr>
<tr><th id="4995">4995</th><td>        GIR_Done,</td></tr>
<tr><th id="4996">4996</th><td>      <i>// Label 428: @10792</i></td></tr>
<tr><th id="4997">4997</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 429*/</i> <var>10836</var>, <i>// Rule ID 791 //</i></td></tr>
<tr><th id="4998">4998</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="4999">4999</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpgedp,</td></tr>
<tr><th id="5000">5000</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5001">5001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5002">5002</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5003">5003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5004">5004</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6529:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCMPGEDP:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="5005">5005</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPGEDP,</td></tr>
<tr><th id="5006">5006</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5007">5007</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5008">5008</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5009">5009</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5010">5010</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5011">5011</th><td>        <i>// GIR_Coverage, 791,</i></td></tr>
<tr><th id="5012">5012</th><td>        GIR_Done,</td></tr>
<tr><th id="5013">5013</th><td>      <i>// Label 429: @10836</i></td></tr>
<tr><th id="5014">5014</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 430*/</i> <var>10880</var>, <i>// Rule ID 793 //</i></td></tr>
<tr><th id="5015">5015</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="5016">5016</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpgesp,</td></tr>
<tr><th id="5017">5017</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5018">5018</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5019">5019</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5020">5020</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5021">5021</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6531:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCMPGESP:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="5022">5022</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPGESP,</td></tr>
<tr><th id="5023">5023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5024">5024</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5025">5025</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5026">5026</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5027">5027</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5028">5028</th><td>        <i>// GIR_Coverage, 793,</i></td></tr>
<tr><th id="5029">5029</th><td>        GIR_Done,</td></tr>
<tr><th id="5030">5030</th><td>      <i>// Label 430: @10880</i></td></tr>
<tr><th id="5031">5031</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 431*/</i> <var>10924</var>, <i>// Rule ID 795 //</i></td></tr>
<tr><th id="5032">5032</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="5033">5033</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpgtdp,</td></tr>
<tr><th id="5034">5034</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5035">5035</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5036">5036</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5037">5037</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5038">5038</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6533:{ *:[iPTR] }, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCMPGTDP:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="5039">5039</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPGTDP,</td></tr>
<tr><th id="5040">5040</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5041">5041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5042">5042</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5043">5043</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5044">5044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5045">5045</th><td>        <i>// GIR_Coverage, 795,</i></td></tr>
<tr><th id="5046">5046</th><td>        GIR_Done,</td></tr>
<tr><th id="5047">5047</th><td>      <i>// Label 431: @10924</i></td></tr>
<tr><th id="5048">5048</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 432*/</i> <var>10968</var>, <i>// Rule ID 797 //</i></td></tr>
<tr><th id="5049">5049</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="5050">5050</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xvcmpgtsp,</td></tr>
<tr><th id="5051">5051</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5052">5052</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5053">5053</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5054">5054</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5055">5055</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6535:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCMPGTSP:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="5056">5056</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCMPGTSP,</td></tr>
<tr><th id="5057">5057</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5058">5058</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5059">5059</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5060">5060</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5061">5061</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5062">5062</th><td>        <i>// GIR_Coverage, 797,</i></td></tr>
<tr><th id="5063">5063</th><td>        GIR_Done,</td></tr>
<tr><th id="5064">5064</th><td>      <i>// Label 432: @10968</i></td></tr>
<tr><th id="5065">5065</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 433*/</i> <var>11012</var>, <i>// Rule ID 961 //</i></td></tr>
<tr><th id="5066">5066</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5067">5067</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_addf128_round_to_odd,</td></tr>
<tr><th id="5068">5068</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5069">5069</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5070">5070</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5071">5071</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5072">5072</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6072:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSADDQPO:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="5073">5073</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDQPO,</td></tr>
<tr><th id="5074">5074</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="5075">5075</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5076">5076</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5077">5077</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5078">5078</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5079">5079</th><td>        <i>// GIR_Coverage, 961,</i></td></tr>
<tr><th id="5080">5080</th><td>        GIR_Done,</td></tr>
<tr><th id="5081">5081</th><td>      <i>// Label 433: @11012</i></td></tr>
<tr><th id="5082">5082</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 434*/</i> <var>11056</var>, <i>// Rule ID 962 //</i></td></tr>
<tr><th id="5083">5083</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5084">5084</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_mulf128_round_to_odd,</td></tr>
<tr><th id="5085">5085</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5086">5086</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5087">5087</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5088">5088</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5089">5089</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6475:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSMULQPO:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="5090">5090</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULQPO,</td></tr>
<tr><th id="5091">5091</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="5092">5092</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5093">5093</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5094">5094</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5095">5095</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5096">5096</th><td>        <i>// GIR_Coverage, 962,</i></td></tr>
<tr><th id="5097">5097</th><td>        GIR_Done,</td></tr>
<tr><th id="5098">5098</th><td>      <i>// Label 434: @11056</i></td></tr>
<tr><th id="5099">5099</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 435*/</i> <var>11100</var>, <i>// Rule ID 963 //</i></td></tr>
<tr><th id="5100">5100</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5101">5101</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_subf128_round_to_odd,</td></tr>
<tr><th id="5102">5102</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5103">5103</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5104">5104</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5105">5105</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5106">5106</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6489:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSSUBQPO:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="5107">5107</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBQPO,</td></tr>
<tr><th id="5108">5108</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="5109">5109</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5110">5110</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5111">5111</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5112">5112</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5113">5113</th><td>        <i>// GIR_Coverage, 963,</i></td></tr>
<tr><th id="5114">5114</th><td>        GIR_Done,</td></tr>
<tr><th id="5115">5115</th><td>      <i>// Label 435: @11100</i></td></tr>
<tr><th id="5116">5116</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 436*/</i> <var>11144</var>, <i>// Rule ID 964 //</i></td></tr>
<tr><th id="5117">5117</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5118">5118</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_divf128_round_to_odd,</td></tr>
<tr><th id="5119">5119</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5120">5120</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5121">5121</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5122">5122</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5123">5123</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6401:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSDIVQPO:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="5124">5124</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVQPO,</td></tr>
<tr><th id="5125">5125</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="5126">5126</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5127">5127</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5128">5128</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5129">5129</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5130">5130</th><td>        <i>// GIR_Coverage, 964,</i></td></tr>
<tr><th id="5131">5131</th><td>        GIR_Done,</td></tr>
<tr><th id="5132">5132</th><td>      <i>// Label 436: @11144</i></td></tr>
<tr><th id="5133">5133</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 437*/</i> <var>11188</var>, <i>// Rule ID 975 //</i></td></tr>
<tr><th id="5134">5134</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5135">5135</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xviexpdp,</td></tr>
<tr><th id="5136">5136</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5137">5137</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5138">5138</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5139">5139</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5140">5140</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 6551:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$XA, v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XVIEXPDP:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$XA, v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="5141">5141</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVIEXPDP,</td></tr>
<tr><th id="5142">5142</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5143">5143</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5144">5144</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5145">5145</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5146">5146</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5147">5147</th><td>        <i>// GIR_Coverage, 975,</i></td></tr>
<tr><th id="5148">5148</th><td>        GIR_Done,</td></tr>
<tr><th id="5149">5149</th><td>      <i>// Label 437: @11188</i></td></tr>
<tr><th id="5150">5150</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 438*/</i> <var>11232</var>, <i>// Rule ID 976 //</i></td></tr>
<tr><th id="5151">5151</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="5152">5152</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xviexpsp,</td></tr>
<tr><th id="5153">5153</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5154">5154</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5155">5155</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5156">5156</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="5157">5157</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6552:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XVIEXPSP:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$XA, v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="5158">5158</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVIEXPSP,</td></tr>
<tr><th id="5159">5159</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="5160">5160</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="5161">5161</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="5162">5162</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5163">5163</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5164">5164</th><td>        <i>// GIR_Coverage, 976,</i></td></tr>
<tr><th id="5165">5165</th><td>        GIR_Done,</td></tr>
<tr><th id="5166">5166</th><td>      <i>// Label 438: @11232</i></td></tr>
<tr><th id="5167">5167</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 439*/</i> <var>11272</var>, <i>// Rule ID 301 //</i></td></tr>
<tr><th id="5168">5168</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5169">5169</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcfsx,</td></tr>
<tr><th id="5170">5170</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5171">5171</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5172">5172</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5173">5173</th><td>        <i>// MIs[0] Operand 3</i></td></tr>
<tr><th id="5174">5174</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="5175">5175</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6130:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB, 0:{ *:[i32] })  =&gt;  (VCFSX_0:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5176">5176</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCFSX_0,</td></tr>
<tr><th id="5177">5177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5178">5178</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5179">5179</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5180">5180</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5181">5181</th><td>        <i>// GIR_Coverage, 301,</i></td></tr>
<tr><th id="5182">5182</th><td>        GIR_Done,</td></tr>
<tr><th id="5183">5183</th><td>      <i>// Label 439: @11272</i></td></tr>
<tr><th id="5184">5184</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 440*/</i> <var>11312</var>, <i>// Rule ID 302 //</i></td></tr>
<tr><th id="5185">5185</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5186">5186</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctuxs,</td></tr>
<tr><th id="5187">5187</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5188">5188</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5189">5189</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5190">5190</th><td>        <i>// MIs[0] Operand 3</i></td></tr>
<tr><th id="5191">5191</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="5192">5192</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6192:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB, 0:{ *:[i32] })  =&gt;  (VCTUXS_0:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5193">5193</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTUXS_0,</td></tr>
<tr><th id="5194">5194</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5195">5195</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5196">5196</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5197">5197</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5198">5198</th><td>        <i>// GIR_Coverage, 302,</i></td></tr>
<tr><th id="5199">5199</th><td>        GIR_Done,</td></tr>
<tr><th id="5200">5200</th><td>      <i>// Label 440: @11312</i></td></tr>
<tr><th id="5201">5201</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 441*/</i> <var>11352</var>, <i>// Rule ID 303 //</i></td></tr>
<tr><th id="5202">5202</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5203">5203</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcfux,</td></tr>
<tr><th id="5204">5204</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5205">5205</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5206">5206</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5207">5207</th><td>        <i>// MIs[0] Operand 3</i></td></tr>
<tr><th id="5208">5208</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="5209">5209</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6132:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB, 0:{ *:[i32] })  =&gt;  (VCFUX_0:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5210">5210</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCFUX_0,</td></tr>
<tr><th id="5211">5211</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5212">5212</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5213">5213</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5214">5214</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5215">5215</th><td>        <i>// GIR_Coverage, 303,</i></td></tr>
<tr><th id="5216">5216</th><td>        GIR_Done,</td></tr>
<tr><th id="5217">5217</th><td>      <i>// Label 441: @11352</i></td></tr>
<tr><th id="5218">5218</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 442*/</i> <var>11392</var>, <i>// Rule ID 304 //</i></td></tr>
<tr><th id="5219">5219</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5220">5220</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctsxs,</td></tr>
<tr><th id="5221">5221</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5222">5222</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5223">5223</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5224">5224</th><td>        <i>// MIs[0] Operand 3</i></td></tr>
<tr><th id="5225">5225</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="5226">5226</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6191:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB, 0:{ *:[i32] })  =&gt;  (VCTSXS_0:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5227">5227</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTSXS_0,</td></tr>
<tr><th id="5228">5228</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5229">5229</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5230">5230</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5231">5231</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5232">5232</th><td>        <i>// GIR_Coverage, 304,</i></td></tr>
<tr><th id="5233">5233</th><td>        GIR_Done,</td></tr>
<tr><th id="5234">5234</th><td>      <i>// Label 442: @11392</i></td></tr>
<tr><th id="5235">5235</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 443*/</i> <var>11435</var>, <i>// Rule ID 297 //</i></td></tr>
<tr><th id="5236">5236</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5237">5237</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcfsx,</td></tr>
<tr><th id="5238">5238</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5239">5239</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5240">5240</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5241">5241</th><td>        <i>// MIs[0] UIMM</i></td></tr>
<tr><th id="5242">5242</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5243">5243</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6130:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB, (timm:{ *:[i32] }):$UIMM)  =&gt;  (VCFSX:{ *:[v4f32] } (timm:{ *:[i32] }):$UIMM, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5244">5244</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCFSX,</td></tr>
<tr><th id="5245">5245</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5246">5246</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// UIMM</i></td></tr>
<tr><th id="5247">5247</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5248">5248</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5249">5249</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5250">5250</th><td>        <i>// GIR_Coverage, 297,</i></td></tr>
<tr><th id="5251">5251</th><td>        GIR_Done,</td></tr>
<tr><th id="5252">5252</th><td>      <i>// Label 443: @11435</i></td></tr>
<tr><th id="5253">5253</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 444*/</i> <var>11478</var>, <i>// Rule ID 298 //</i></td></tr>
<tr><th id="5254">5254</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5255">5255</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcfux,</td></tr>
<tr><th id="5256">5256</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5257">5257</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5258">5258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5259">5259</th><td>        <i>// MIs[0] UIMM</i></td></tr>
<tr><th id="5260">5260</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5261">5261</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6132:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB, (timm:{ *:[i32] }):$UIMM)  =&gt;  (VCFUX:{ *:[v4f32] } (timm:{ *:[i32] }):$UIMM, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5262">5262</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCFUX,</td></tr>
<tr><th id="5263">5263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5264">5264</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// UIMM</i></td></tr>
<tr><th id="5265">5265</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5266">5266</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5267">5267</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5268">5268</th><td>        <i>// GIR_Coverage, 298,</i></td></tr>
<tr><th id="5269">5269</th><td>        GIR_Done,</td></tr>
<tr><th id="5270">5270</th><td>      <i>// Label 444: @11478</i></td></tr>
<tr><th id="5271">5271</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 445*/</i> <var>11521</var>, <i>// Rule ID 299 //</i></td></tr>
<tr><th id="5272">5272</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5273">5273</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctsxs,</td></tr>
<tr><th id="5274">5274</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5275">5275</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5276">5276</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5277">5277</th><td>        <i>// MIs[0] UIMM</i></td></tr>
<tr><th id="5278">5278</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5279">5279</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6191:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB, (timm:{ *:[i32] }):$UIMM)  =&gt;  (VCTSXS:{ *:[v4i32] } (timm:{ *:[i32] }):$UIMM, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5280">5280</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTSXS,</td></tr>
<tr><th id="5281">5281</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5282">5282</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// UIMM</i></td></tr>
<tr><th id="5283">5283</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5284">5284</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5285">5285</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5286">5286</th><td>        <i>// GIR_Coverage, 299,</i></td></tr>
<tr><th id="5287">5287</th><td>        GIR_Done,</td></tr>
<tr><th id="5288">5288</th><td>      <i>// Label 445: @11521</i></td></tr>
<tr><th id="5289">5289</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 446*/</i> <var>11564</var>, <i>// Rule ID 300 //</i></td></tr>
<tr><th id="5290">5290</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5291">5291</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctuxs,</td></tr>
<tr><th id="5292">5292</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5293">5293</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5294">5294</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5295">5295</th><td>        <i>// MIs[0] UIMM</i></td></tr>
<tr><th id="5296">5296</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5297">5297</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6192:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vB, (timm:{ *:[i32] }):$UIMM)  =&gt;  (VCTUXS:{ *:[v4i32] } (timm:{ *:[i32] }):$UIMM, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5298">5298</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTUXS,</td></tr>
<tr><th id="5299">5299</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5300">5300</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// UIMM</i></td></tr>
<tr><th id="5301">5301</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5302">5302</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5303">5303</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5304">5304</th><td>        <i>// GIR_Coverage, 300,</i></td></tr>
<tr><th id="5305">5305</th><td>        GIR_Done,</td></tr>
<tr><th id="5306">5306</th><td>      <i>// Label 446: @11564</i></td></tr>
<tr><th id="5307">5307</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 447*/</i> <var>11607</var>, <i>// Rule ID 1047 //</i></td></tr>
<tr><th id="5308">5308</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="5309">5309</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcntmbb,</td></tr>
<tr><th id="5310">5310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5311">5311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5312">5312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5313">5313</th><td>        <i>// MIs[0] MP</i></td></tr>
<tr><th id="5314">5314</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5315">5315</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6187:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vB, (timm:{ *:[i32] }):$MP)  =&gt;  (VCNTMBB:{ *:[i64] } v16i8:{ *:[v16i8] }:$vB, (timm:{ *:[i32] }):$MP)</i></td></tr>
<tr><th id="5316">5316</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCNTMBB,</td></tr>
<tr><th id="5317">5317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="5318">5318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5319">5319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MP</i></td></tr>
<tr><th id="5320">5320</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5321">5321</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5322">5322</th><td>        <i>// GIR_Coverage, 1047,</i></td></tr>
<tr><th id="5323">5323</th><td>        GIR_Done,</td></tr>
<tr><th id="5324">5324</th><td>      <i>// Label 447: @11607</i></td></tr>
<tr><th id="5325">5325</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 448*/</i> <var>11650</var>, <i>// Rule ID 1048 //</i></td></tr>
<tr><th id="5326">5326</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="5327">5327</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcntmbh,</td></tr>
<tr><th id="5328">5328</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5329">5329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5330">5330</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5331">5331</th><td>        <i>// MIs[0] MP</i></td></tr>
<tr><th id="5332">5332</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5333">5333</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6189:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vB, (timm:{ *:[i32] }):$MP)  =&gt;  (VCNTMBH:{ *:[i64] } v8i16:{ *:[v8i16] }:$vB, (timm:{ *:[i32] }):$MP)</i></td></tr>
<tr><th id="5334">5334</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCNTMBH,</td></tr>
<tr><th id="5335">5335</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="5336">5336</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5337">5337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MP</i></td></tr>
<tr><th id="5338">5338</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5339">5339</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5340">5340</th><td>        <i>// GIR_Coverage, 1048,</i></td></tr>
<tr><th id="5341">5341</th><td>        GIR_Done,</td></tr>
<tr><th id="5342">5342</th><td>      <i>// Label 448: @11650</i></td></tr>
<tr><th id="5343">5343</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 449*/</i> <var>11693</var>, <i>// Rule ID 1049 //</i></td></tr>
<tr><th id="5344">5344</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="5345">5345</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcntmbw,</td></tr>
<tr><th id="5346">5346</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5347">5347</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5348">5348</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5349">5349</th><td>        <i>// MIs[0] MP</i></td></tr>
<tr><th id="5350">5350</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5351">5351</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6190:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB, (timm:{ *:[i32] }):$MP)  =&gt;  (VCNTMBW:{ *:[i64] } v4i32:{ *:[v4i32] }:$vB, (timm:{ *:[i32] }):$MP)</i></td></tr>
<tr><th id="5352">5352</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCNTMBW,</td></tr>
<tr><th id="5353">5353</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="5354">5354</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5355">5355</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MP</i></td></tr>
<tr><th id="5356">5356</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5357">5357</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5358">5358</th><td>        <i>// GIR_Coverage, 1049,</i></td></tr>
<tr><th id="5359">5359</th><td>        GIR_Done,</td></tr>
<tr><th id="5360">5360</th><td>      <i>// Label 449: @11693</i></td></tr>
<tr><th id="5361">5361</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 450*/</i> <var>11736</var>, <i>// Rule ID 1050 //</i></td></tr>
<tr><th id="5362">5362</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="5363">5363</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcntmbd,</td></tr>
<tr><th id="5364">5364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5365">5365</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5366">5366</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5367">5367</th><td>        <i>// MIs[0] MP</i></td></tr>
<tr><th id="5368">5368</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5369">5369</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6188:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vB, (timm:{ *:[i32] }):$MP)  =&gt;  (VCNTMBD:{ *:[i64] } v2i64:{ *:[v2i64] }:$vB, (timm:{ *:[i32] }):$MP)</i></td></tr>
<tr><th id="5370">5370</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCNTMBD,</td></tr>
<tr><th id="5371">5371</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="5372">5372</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5373">5373</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MP</i></td></tr>
<tr><th id="5374">5374</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5375">5375</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5376">5376</th><td>        <i>// GIR_Coverage, 1050,</i></td></tr>
<tr><th id="5377">5377</th><td>        GIR_Done,</td></tr>
<tr><th id="5378">5378</th><td>      <i>// Label 450: @11736</i></td></tr>
<tr><th id="5379">5379</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 451*/</i> <var>11779</var>, <i>// Rule ID 1064 //</i></td></tr>
<tr><th id="5380">5380</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="5381">5381</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vgnb,</td></tr>
<tr><th id="5382">5382</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5383">5383</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="5384">5384</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5385">5385</th><td>        <i>// MIs[0] N</i></td></tr>
<tr><th id="5386">5386</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5387">5387</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6227:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vB, (timm:{ *:[i32] }):$N)  =&gt;  (VGNB:{ *:[i64] } v1i128:{ *:[v1i128] }:$vB, (timm:{ *:[i32] }):$N)</i></td></tr>
<tr><th id="5388">5388</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VGNB,</td></tr>
<tr><th id="5389">5389</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="5390">5390</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="5391">5391</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// N</i></td></tr>
<tr><th id="5392">5392</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5393">5393</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5394">5394</th><td>        <i>// GIR_Coverage, 1064,</i></td></tr>
<tr><th id="5395">5395</th><td>        GIR_Done,</td></tr>
<tr><th id="5396">5396</th><td>      <i>// Label 451: @11779</i></td></tr>
<tr><th id="5397">5397</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 452*/</i> <var>11831</var>, <i>// Rule ID 191 //</i></td></tr>
<tr><th id="5398">5398</th><td>        GIM_CheckFeatures, GIFBS_HasExtDiv,</td></tr>
<tr><th id="5399">5399</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_divwe,</td></tr>
<tr><th id="5400">5400</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5401">5401</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5402">5402</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5403">5403</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5404">5404</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5405">5405</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5406">5406</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6402:{ *:[iPTR] }, gprc:{ *:[i32] }:$rA, gprc:{ *:[i32] }:$rB)  =&gt;  (DIVWE:{ *:[i32] } gprc:{ *:[i32] }:$rA, gprc:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="5407">5407</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVWE,</td></tr>
<tr><th id="5408">5408</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="5409">5409</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="5410">5410</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="5411">5411</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5412">5412</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5413">5413</th><td>        <i>// GIR_Coverage, 191,</i></td></tr>
<tr><th id="5414">5414</th><td>        GIR_Done,</td></tr>
<tr><th id="5415">5415</th><td>      <i>// Label 452: @11831</i></td></tr>
<tr><th id="5416">5416</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 453*/</i> <var>11883</var>, <i>// Rule ID 192 //</i></td></tr>
<tr><th id="5417">5417</th><td>        GIM_CheckFeatures, GIFBS_HasExtDiv,</td></tr>
<tr><th id="5418">5418</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_divweu,</td></tr>
<tr><th id="5419">5419</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5420">5420</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5421">5421</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5422">5422</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5423">5423</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5424">5424</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="5425">5425</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 6403:{ *:[iPTR] }, gprc:{ *:[i32] }:$rA, gprc:{ *:[i32] }:$rB)  =&gt;  (DIVWEU:{ *:[i32] } gprc:{ *:[i32] }:$rA, gprc:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="5426">5426</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVWEU,</td></tr>
<tr><th id="5427">5427</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="5428">5428</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="5429">5429</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="5430">5430</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5431">5431</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5432">5432</th><td>        <i>// GIR_Coverage, 192,</i></td></tr>
<tr><th id="5433">5433</th><td>        GIR_Done,</td></tr>
<tr><th id="5434">5434</th><td>      <i>// Label 453: @11883</i></td></tr>
<tr><th id="5435">5435</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 454*/</i> <var>11935</var>, <i>// Rule ID 653 //</i></td></tr>
<tr><th id="5436">5436</th><td>        GIM_CheckFeatures, GIFBS_HasBPERMD,</td></tr>
<tr><th id="5437">5437</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_bpermd,</td></tr>
<tr><th id="5438">5438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5439">5439</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5440">5440</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5441">5441</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5442">5442</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5443">5443</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5444">5444</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6377:{ *:[iPTR] }, g8rc:{ *:[i64] }:$rS, g8rc:{ *:[i64] }:$rB)  =&gt;  (BPERMD:{ *:[i64] } g8rc:{ *:[i64] }:$rS, g8rc:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="5445">5445</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::BPERMD,</td></tr>
<tr><th id="5446">5446</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="5447">5447</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="5448">5448</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="5449">5449</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5450">5450</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5451">5451</th><td>        <i>// GIR_Coverage, 653,</i></td></tr>
<tr><th id="5452">5452</th><td>        GIR_Done,</td></tr>
<tr><th id="5453">5453</th><td>      <i>// Label 454: @11935</i></td></tr>
<tr><th id="5454">5454</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 455*/</i> <var>11987</var>, <i>// Rule ID 659 //</i></td></tr>
<tr><th id="5455">5455</th><td>        GIM_CheckFeatures, GIFBS_HasExtDiv,</td></tr>
<tr><th id="5456">5456</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_divde,</td></tr>
<tr><th id="5457">5457</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5458">5458</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5459">5459</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5460">5460</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5461">5461</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5462">5462</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5463">5463</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6399:{ *:[iPTR] }, g8rc:{ *:[i64] }:$rA, g8rc:{ *:[i64] }:$rB)  =&gt;  (DIVDE:{ *:[i64] } g8rc:{ *:[i64] }:$rA, g8rc:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="5464">5464</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVDE,</td></tr>
<tr><th id="5465">5465</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="5466">5466</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="5467">5467</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="5468">5468</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5469">5469</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5470">5470</th><td>        <i>// GIR_Coverage, 659,</i></td></tr>
<tr><th id="5471">5471</th><td>        GIR_Done,</td></tr>
<tr><th id="5472">5472</th><td>      <i>// Label 455: @11987</i></td></tr>
<tr><th id="5473">5473</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 456*/</i> <var>12039</var>, <i>// Rule ID 664 //</i></td></tr>
<tr><th id="5474">5474</th><td>        GIM_CheckFeatures, GIFBS_HasExtDiv,</td></tr>
<tr><th id="5475">5475</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_divdeu,</td></tr>
<tr><th id="5476">5476</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5477">5477</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5478">5478</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="5479">5479</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5480">5480</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5481">5481</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="5482">5482</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6400:{ *:[iPTR] }, g8rc:{ *:[i64] }:$rA, g8rc:{ *:[i64] }:$rB)  =&gt;  (DIVDEU:{ *:[i64] } g8rc:{ *:[i64] }:$rA, g8rc:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="5483">5483</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DIVDEU,</td></tr>
<tr><th id="5484">5484</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rT</i></td></tr>
<tr><th id="5485">5485</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rA</i></td></tr>
<tr><th id="5486">5486</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="5487">5487</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5488">5488</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5489">5489</th><td>        <i>// GIR_Coverage, 664,</i></td></tr>
<tr><th id="5490">5490</th><td>        GIR_Done,</td></tr>
<tr><th id="5491">5491</th><td>      <i>// Label 456: @12039</i></td></tr>
<tr><th id="5492">5492</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 457*/</i> <var>12083</var>, <i>// Rule ID 288 //</i></td></tr>
<tr><th id="5493">5493</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5494">5494</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddcuw,</td></tr>
<tr><th id="5495">5495</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5496">5496</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5497">5497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5498">5498</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5499">5499</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6114:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VADDCUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5500">5500</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDCUW,</td></tr>
<tr><th id="5501">5501</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5502">5502</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5503">5503</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5504">5504</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5505">5505</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5506">5506</th><td>        <i>// GIR_Coverage, 288,</i></td></tr>
<tr><th id="5507">5507</th><td>        GIR_Done,</td></tr>
<tr><th id="5508">5508</th><td>      <i>// Label 457: @12083</i></td></tr>
<tr><th id="5509">5509</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 458*/</i> <var>12127</var>, <i>// Rule ID 289 //</i></td></tr>
<tr><th id="5510">5510</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5511">5511</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddsbs,</td></tr>
<tr><th id="5512">5512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5513">5513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5514">5514</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5515">5515</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5516">5516</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6117:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VADDSBS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5517">5517</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDSBS,</td></tr>
<tr><th id="5518">5518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5519">5519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5520">5520</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5521">5521</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5522">5522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5523">5523</th><td>        <i>// GIR_Coverage, 289,</i></td></tr>
<tr><th id="5524">5524</th><td>        GIR_Done,</td></tr>
<tr><th id="5525">5525</th><td>      <i>// Label 458: @12127</i></td></tr>
<tr><th id="5526">5526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 459*/</i> <var>12171</var>, <i>// Rule ID 290 //</i></td></tr>
<tr><th id="5527">5527</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5528">5528</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddshs,</td></tr>
<tr><th id="5529">5529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5530">5530</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5531">5531</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5532">5532</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5533">5533</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6118:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VADDSHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5534">5534</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDSHS,</td></tr>
<tr><th id="5535">5535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5536">5536</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5537">5537</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5538">5538</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5539">5539</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5540">5540</th><td>        <i>// GIR_Coverage, 290,</i></td></tr>
<tr><th id="5541">5541</th><td>        GIR_Done,</td></tr>
<tr><th id="5542">5542</th><td>      <i>// Label 459: @12171</i></td></tr>
<tr><th id="5543">5543</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 460*/</i> <var>12215</var>, <i>// Rule ID 291 //</i></td></tr>
<tr><th id="5544">5544</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5545">5545</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddsws,</td></tr>
<tr><th id="5546">5546</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5547">5547</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5548">5548</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5549">5549</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5550">5550</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6119:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VADDSWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5551">5551</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDSWS,</td></tr>
<tr><th id="5552">5552</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5553">5553</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5554">5554</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5555">5555</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5556">5556</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5557">5557</th><td>        <i>// GIR_Coverage, 291,</i></td></tr>
<tr><th id="5558">5558</th><td>        GIR_Done,</td></tr>
<tr><th id="5559">5559</th><td>      <i>// Label 460: @12215</i></td></tr>
<tr><th id="5560">5560</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 461*/</i> <var>12259</var>, <i>// Rule ID 292 //</i></td></tr>
<tr><th id="5561">5561</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5562">5562</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddubs,</td></tr>
<tr><th id="5563">5563</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5564">5564</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5565">5565</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5566">5566</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5567">5567</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6120:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VADDUBS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5568">5568</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUBS,</td></tr>
<tr><th id="5569">5569</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5570">5570</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5571">5571</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5572">5572</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5573">5573</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5574">5574</th><td>        <i>// GIR_Coverage, 292,</i></td></tr>
<tr><th id="5575">5575</th><td>        GIR_Done,</td></tr>
<tr><th id="5576">5576</th><td>      <i>// Label 461: @12259</i></td></tr>
<tr><th id="5577">5577</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 462*/</i> <var>12303</var>, <i>// Rule ID 293 //</i></td></tr>
<tr><th id="5578">5578</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5579">5579</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vadduhs,</td></tr>
<tr><th id="5580">5580</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5581">5581</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5582">5582</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5583">5583</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5584">5584</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6121:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VADDUHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5585">5585</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUHS,</td></tr>
<tr><th id="5586">5586</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5587">5587</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5588">5588</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5589">5589</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5590">5590</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5591">5591</th><td>        <i>// GIR_Coverage, 293,</i></td></tr>
<tr><th id="5592">5592</th><td>        GIR_Done,</td></tr>
<tr><th id="5593">5593</th><td>      <i>// Label 462: @12303</i></td></tr>
<tr><th id="5594">5594</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 463*/</i> <var>12347</var>, <i>// Rule ID 294 //</i></td></tr>
<tr><th id="5595">5595</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5596">5596</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vadduws,</td></tr>
<tr><th id="5597">5597</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5598">5598</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5599">5599</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5600">5600</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5601">5601</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6122:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VADDUWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5602">5602</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDUWS,</td></tr>
<tr><th id="5603">5603</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5604">5604</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5605">5605</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5606">5606</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5607">5607</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5608">5608</th><td>        <i>// GIR_Coverage, 294,</i></td></tr>
<tr><th id="5609">5609</th><td>        GIR_Done,</td></tr>
<tr><th id="5610">5610</th><td>      <i>// Label 463: @12347</i></td></tr>
<tr><th id="5611">5611</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 464*/</i> <var>12391</var>, <i>// Rule ID 307 //</i></td></tr>
<tr><th id="5612">5612</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5613">5613</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavgsb,</td></tr>
<tr><th id="5614">5614</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5615">5615</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5616">5616</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5617">5617</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5618">5618</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6123:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VAVGSB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5619">5619</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGSB,</td></tr>
<tr><th id="5620">5620</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5621">5621</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5622">5622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5623">5623</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5624">5624</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5625">5625</th><td>        <i>// GIR_Coverage, 307,</i></td></tr>
<tr><th id="5626">5626</th><td>        GIR_Done,</td></tr>
<tr><th id="5627">5627</th><td>      <i>// Label 464: @12391</i></td></tr>
<tr><th id="5628">5628</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 465*/</i> <var>12435</var>, <i>// Rule ID 308 //</i></td></tr>
<tr><th id="5629">5629</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5630">5630</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavgsh,</td></tr>
<tr><th id="5631">5631</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5632">5632</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5633">5633</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5634">5634</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5635">5635</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6124:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VAVGSH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5636">5636</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGSH,</td></tr>
<tr><th id="5637">5637</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5638">5638</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5639">5639</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5640">5640</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5641">5641</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5642">5642</th><td>        <i>// GIR_Coverage, 308,</i></td></tr>
<tr><th id="5643">5643</th><td>        GIR_Done,</td></tr>
<tr><th id="5644">5644</th><td>      <i>// Label 465: @12435</i></td></tr>
<tr><th id="5645">5645</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 466*/</i> <var>12479</var>, <i>// Rule ID 309 //</i></td></tr>
<tr><th id="5646">5646</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5647">5647</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavgsw,</td></tr>
<tr><th id="5648">5648</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5649">5649</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5650">5650</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5651">5651</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5652">5652</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6125:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VAVGSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5653">5653</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGSW,</td></tr>
<tr><th id="5654">5654</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5655">5655</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5656">5656</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5657">5657</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5658">5658</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5659">5659</th><td>        <i>// GIR_Coverage, 309,</i></td></tr>
<tr><th id="5660">5660</th><td>        GIR_Done,</td></tr>
<tr><th id="5661">5661</th><td>      <i>// Label 466: @12479</i></td></tr>
<tr><th id="5662">5662</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 467*/</i> <var>12523</var>, <i>// Rule ID 310 //</i></td></tr>
<tr><th id="5663">5663</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5664">5664</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavgub,</td></tr>
<tr><th id="5665">5665</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5666">5666</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5667">5667</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5668">5668</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5669">5669</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6126:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VAVGUB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5670">5670</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGUB,</td></tr>
<tr><th id="5671">5671</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5672">5672</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5673">5673</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5674">5674</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5675">5675</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5676">5676</th><td>        <i>// GIR_Coverage, 310,</i></td></tr>
<tr><th id="5677">5677</th><td>        GIR_Done,</td></tr>
<tr><th id="5678">5678</th><td>      <i>// Label 467: @12523</i></td></tr>
<tr><th id="5679">5679</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 468*/</i> <var>12567</var>, <i>// Rule ID 311 //</i></td></tr>
<tr><th id="5680">5680</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5681">5681</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavguh,</td></tr>
<tr><th id="5682">5682</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5683">5683</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5684">5684</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5685">5685</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5686">5686</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6127:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VAVGUH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5687">5687</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGUH,</td></tr>
<tr><th id="5688">5688</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5689">5689</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5690">5690</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5691">5691</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5692">5692</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5693">5693</th><td>        <i>// GIR_Coverage, 311,</i></td></tr>
<tr><th id="5694">5694</th><td>        GIR_Done,</td></tr>
<tr><th id="5695">5695</th><td>      <i>// Label 468: @12567</i></td></tr>
<tr><th id="5696">5696</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 469*/</i> <var>12611</var>, <i>// Rule ID 312 //</i></td></tr>
<tr><th id="5697">5697</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5698">5698</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vavguw,</td></tr>
<tr><th id="5699">5699</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5700">5700</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5701">5701</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5702">5702</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5703">5703</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6128:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VAVGUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5704">5704</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VAVGUW,</td></tr>
<tr><th id="5705">5705</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5706">5706</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5707">5707</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5708">5708</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5709">5709</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5710">5710</th><td>        <i>// GIR_Coverage, 312,</i></td></tr>
<tr><th id="5711">5711</th><td>        GIR_Done,</td></tr>
<tr><th id="5712">5712</th><td>      <i>// Label 469: @12611</i></td></tr>
<tr><th id="5713">5713</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 470*/</i> <var>12655</var>, <i>// Rule ID 313 //</i></td></tr>
<tr><th id="5714">5714</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5715">5715</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxfp,</td></tr>
<tr><th id="5716">5716</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5717">5717</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5718">5718</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5719">5719</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5720">5720</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6246:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VMAXFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5721">5721</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXFP,</td></tr>
<tr><th id="5722">5722</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5723">5723</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5724">5724</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5725">5725</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5726">5726</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5727">5727</th><td>        <i>// GIR_Coverage, 313,</i></td></tr>
<tr><th id="5728">5728</th><td>        GIR_Done,</td></tr>
<tr><th id="5729">5729</th><td>      <i>// Label 470: @12655</i></td></tr>
<tr><th id="5730">5730</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 471*/</i> <var>12699</var>, <i>// Rule ID 314 //</i></td></tr>
<tr><th id="5731">5731</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5732">5732</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxsb,</td></tr>
<tr><th id="5733">5733</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5734">5734</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5735">5735</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5736">5736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5737">5737</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6247:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMAXSB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5738">5738</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXSB,</td></tr>
<tr><th id="5739">5739</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5740">5740</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5741">5741</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5742">5742</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5743">5743</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5744">5744</th><td>        <i>// GIR_Coverage, 314,</i></td></tr>
<tr><th id="5745">5745</th><td>        GIR_Done,</td></tr>
<tr><th id="5746">5746</th><td>      <i>// Label 471: @12699</i></td></tr>
<tr><th id="5747">5747</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 472*/</i> <var>12743</var>, <i>// Rule ID 315 //</i></td></tr>
<tr><th id="5748">5748</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5749">5749</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxsh,</td></tr>
<tr><th id="5750">5750</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5751">5751</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5752">5752</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5753">5753</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5754">5754</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6249:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMAXSH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5755">5755</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXSH,</td></tr>
<tr><th id="5756">5756</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5757">5757</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5758">5758</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5759">5759</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5760">5760</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5761">5761</th><td>        <i>// GIR_Coverage, 315,</i></td></tr>
<tr><th id="5762">5762</th><td>        GIR_Done,</td></tr>
<tr><th id="5763">5763</th><td>      <i>// Label 472: @12743</i></td></tr>
<tr><th id="5764">5764</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 473*/</i> <var>12787</var>, <i>// Rule ID 316 //</i></td></tr>
<tr><th id="5765">5765</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5766">5766</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxsw,</td></tr>
<tr><th id="5767">5767</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5768">5768</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5769">5769</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5770">5770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5771">5771</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6250:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMAXSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5772">5772</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXSW,</td></tr>
<tr><th id="5773">5773</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5774">5774</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5775">5775</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5776">5776</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5777">5777</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5778">5778</th><td>        <i>// GIR_Coverage, 316,</i></td></tr>
<tr><th id="5779">5779</th><td>        GIR_Done,</td></tr>
<tr><th id="5780">5780</th><td>      <i>// Label 473: @12787</i></td></tr>
<tr><th id="5781">5781</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 474*/</i> <var>12831</var>, <i>// Rule ID 317 //</i></td></tr>
<tr><th id="5782">5782</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5783">5783</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxub,</td></tr>
<tr><th id="5784">5784</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5785">5785</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5786">5786</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5787">5787</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5788">5788</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6251:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMAXUB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5789">5789</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXUB,</td></tr>
<tr><th id="5790">5790</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5791">5791</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5792">5792</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5793">5793</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5794">5794</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5795">5795</th><td>        <i>// GIR_Coverage, 317,</i></td></tr>
<tr><th id="5796">5796</th><td>        GIR_Done,</td></tr>
<tr><th id="5797">5797</th><td>      <i>// Label 474: @12831</i></td></tr>
<tr><th id="5798">5798</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 475*/</i> <var>12875</var>, <i>// Rule ID 318 //</i></td></tr>
<tr><th id="5799">5799</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5800">5800</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxuh,</td></tr>
<tr><th id="5801">5801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5802">5802</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5803">5803</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5804">5804</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5805">5805</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6253:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMAXUH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5806">5806</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXUH,</td></tr>
<tr><th id="5807">5807</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5808">5808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5809">5809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5810">5810</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5811">5811</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5812">5812</th><td>        <i>// GIR_Coverage, 318,</i></td></tr>
<tr><th id="5813">5813</th><td>        GIR_Done,</td></tr>
<tr><th id="5814">5814</th><td>      <i>// Label 475: @12875</i></td></tr>
<tr><th id="5815">5815</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 476*/</i> <var>12919</var>, <i>// Rule ID 319 //</i></td></tr>
<tr><th id="5816">5816</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5817">5817</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxuw,</td></tr>
<tr><th id="5818">5818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5819">5819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5820">5820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5821">5821</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5822">5822</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6254:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMAXUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5823">5823</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXUW,</td></tr>
<tr><th id="5824">5824</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5825">5825</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5826">5826</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5827">5827</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5828">5828</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5829">5829</th><td>        <i>// GIR_Coverage, 319,</i></td></tr>
<tr><th id="5830">5830</th><td>        GIR_Done,</td></tr>
<tr><th id="5831">5831</th><td>      <i>// Label 476: @12919</i></td></tr>
<tr><th id="5832">5832</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 477*/</i> <var>12963</var>, <i>// Rule ID 320 //</i></td></tr>
<tr><th id="5833">5833</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5834">5834</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminfp,</td></tr>
<tr><th id="5835">5835</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5836">5836</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5837">5837</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5838">5838</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5839">5839</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 6257:{ *:[iPTR] }, v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VMINFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="5840">5840</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINFP,</td></tr>
<tr><th id="5841">5841</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5842">5842</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5843">5843</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5844">5844</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5845">5845</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5846">5846</th><td>        <i>// GIR_Coverage, 320,</i></td></tr>
<tr><th id="5847">5847</th><td>        GIR_Done,</td></tr>
<tr><th id="5848">5848</th><td>      <i>// Label 477: @12963</i></td></tr>
<tr><th id="5849">5849</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 478*/</i> <var>13007</var>, <i>// Rule ID 321 //</i></td></tr>
<tr><th id="5850">5850</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5851">5851</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminsb,</td></tr>
<tr><th id="5852">5852</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5853">5853</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5854">5854</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5855">5855</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5856">5856</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6258:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMINSB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5857">5857</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINSB,</td></tr>
<tr><th id="5858">5858</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5859">5859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5860">5860</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5861">5861</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5862">5862</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5863">5863</th><td>        <i>// GIR_Coverage, 321,</i></td></tr>
<tr><th id="5864">5864</th><td>        GIR_Done,</td></tr>
<tr><th id="5865">5865</th><td>      <i>// Label 478: @13007</i></td></tr>
<tr><th id="5866">5866</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 479*/</i> <var>13051</var>, <i>// Rule ID 322 //</i></td></tr>
<tr><th id="5867">5867</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5868">5868</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminsh,</td></tr>
<tr><th id="5869">5869</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5870">5870</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5871">5871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5872">5872</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5873">5873</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6260:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMINSH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5874">5874</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINSH,</td></tr>
<tr><th id="5875">5875</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5876">5876</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5877">5877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5878">5878</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5879">5879</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5880">5880</th><td>        <i>// GIR_Coverage, 322,</i></td></tr>
<tr><th id="5881">5881</th><td>        GIR_Done,</td></tr>
<tr><th id="5882">5882</th><td>      <i>// Label 479: @13051</i></td></tr>
<tr><th id="5883">5883</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 480*/</i> <var>13095</var>, <i>// Rule ID 323 //</i></td></tr>
<tr><th id="5884">5884</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5885">5885</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminsw,</td></tr>
<tr><th id="5886">5886</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5887">5887</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5888">5888</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5889">5889</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5890">5890</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6261:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMINSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5891">5891</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINSW,</td></tr>
<tr><th id="5892">5892</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5893">5893</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5894">5894</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5895">5895</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5896">5896</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5897">5897</th><td>        <i>// GIR_Coverage, 323,</i></td></tr>
<tr><th id="5898">5898</th><td>        GIR_Done,</td></tr>
<tr><th id="5899">5899</th><td>      <i>// Label 480: @13095</i></td></tr>
<tr><th id="5900">5900</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 481*/</i> <var>13139</var>, <i>// Rule ID 324 //</i></td></tr>
<tr><th id="5901">5901</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5902">5902</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminub,</td></tr>
<tr><th id="5903">5903</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5904">5904</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5905">5905</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5906">5906</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5907">5907</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6262:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMINUB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5908">5908</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINUB,</td></tr>
<tr><th id="5909">5909</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5910">5910</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5911">5911</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5912">5912</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5913">5913</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5914">5914</th><td>        <i>// GIR_Coverage, 324,</i></td></tr>
<tr><th id="5915">5915</th><td>        GIR_Done,</td></tr>
<tr><th id="5916">5916</th><td>      <i>// Label 481: @13139</i></td></tr>
<tr><th id="5917">5917</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 482*/</i> <var>13183</var>, <i>// Rule ID 325 //</i></td></tr>
<tr><th id="5918">5918</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5919">5919</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminuh,</td></tr>
<tr><th id="5920">5920</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5921">5921</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5922">5922</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5923">5923</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5924">5924</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6264:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMINUH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5925">5925</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINUH,</td></tr>
<tr><th id="5926">5926</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5927">5927</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5928">5928</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5929">5929</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5930">5930</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5931">5931</th><td>        <i>// GIR_Coverage, 325,</i></td></tr>
<tr><th id="5932">5932</th><td>        GIR_Done,</td></tr>
<tr><th id="5933">5933</th><td>      <i>// Label 482: @13183</i></td></tr>
<tr><th id="5934">5934</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 483*/</i> <var>13227</var>, <i>// Rule ID 326 //</i></td></tr>
<tr><th id="5935">5935</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5936">5936</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminuw,</td></tr>
<tr><th id="5937">5937</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5938">5938</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5939">5939</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5940">5940</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5941">5941</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6265:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMINUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="5942">5942</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINUW,</td></tr>
<tr><th id="5943">5943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5944">5944</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5945">5945</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5946">5946</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5947">5947</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5948">5948</th><td>        <i>// GIR_Coverage, 326,</i></td></tr>
<tr><th id="5949">5949</th><td>        GIR_Done,</td></tr>
<tr><th id="5950">5950</th><td>      <i>// Label 483: @13227</i></td></tr>
<tr><th id="5951">5951</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 484*/</i> <var>13271</var>, <i>// Rule ID 339 //</i></td></tr>
<tr><th id="5952">5952</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5953">5953</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulesb,</td></tr>
<tr><th id="5954">5954</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5955">5955</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5956">5956</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5957">5957</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5958">5958</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6275:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMULESB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5959">5959</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULESB,</td></tr>
<tr><th id="5960">5960</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5961">5961</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5962">5962</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5963">5963</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5964">5964</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5965">5965</th><td>        <i>// GIR_Coverage, 339,</i></td></tr>
<tr><th id="5966">5966</th><td>        GIR_Done,</td></tr>
<tr><th id="5967">5967</th><td>      <i>// Label 484: @13271</i></td></tr>
<tr><th id="5968">5968</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 485*/</i> <var>13315</var>, <i>// Rule ID 340 //</i></td></tr>
<tr><th id="5969">5969</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5970">5970</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulesh,</td></tr>
<tr><th id="5971">5971</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5972">5972</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5973">5973</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5974">5974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5975">5975</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6277:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMULESH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="5976">5976</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULESH,</td></tr>
<tr><th id="5977">5977</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5978">5978</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5979">5979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5980">5980</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5981">5981</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5982">5982</th><td>        <i>// GIR_Coverage, 340,</i></td></tr>
<tr><th id="5983">5983</th><td>        GIR_Done,</td></tr>
<tr><th id="5984">5984</th><td>      <i>// Label 485: @13315</i></td></tr>
<tr><th id="5985">5985</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 486*/</i> <var>13359</var>, <i>// Rule ID 341 //</i></td></tr>
<tr><th id="5986">5986</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="5987">5987</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuleub,</td></tr>
<tr><th id="5988">5988</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5989">5989</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5990">5990</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5991">5991</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="5992">5992</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6279:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMULEUB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="5993">5993</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULEUB,</td></tr>
<tr><th id="5994">5994</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="5995">5995</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="5996">5996</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="5997">5997</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5998">5998</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5999">5999</th><td>        <i>// GIR_Coverage, 341,</i></td></tr>
<tr><th id="6000">6000</th><td>        GIR_Done,</td></tr>
<tr><th id="6001">6001</th><td>      <i>// Label 486: @13359</i></td></tr>
<tr><th id="6002">6002</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 487*/</i> <var>13403</var>, <i>// Rule ID 342 //</i></td></tr>
<tr><th id="6003">6003</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6004">6004</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuleuh,</td></tr>
<tr><th id="6005">6005</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6006">6006</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6007">6007</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6008">6008</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6009">6009</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6281:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMULEUH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6010">6010</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULEUH,</td></tr>
<tr><th id="6011">6011</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6012">6012</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6013">6013</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6014">6014</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6015">6015</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6016">6016</th><td>        <i>// GIR_Coverage, 342,</i></td></tr>
<tr><th id="6017">6017</th><td>        GIR_Done,</td></tr>
<tr><th id="6018">6018</th><td>      <i>// Label 487: @13403</i></td></tr>
<tr><th id="6019">6019</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 488*/</i> <var>13447</var>, <i>// Rule ID 343 //</i></td></tr>
<tr><th id="6020">6020</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6021">6021</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulosb,</td></tr>
<tr><th id="6022">6022</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6023">6023</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6024">6024</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6025">6025</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6026">6026</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6287:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMULOSB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6027">6027</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOSB,</td></tr>
<tr><th id="6028">6028</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6029">6029</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6030">6030</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6031">6031</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6032">6032</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6033">6033</th><td>        <i>// GIR_Coverage, 343,</i></td></tr>
<tr><th id="6034">6034</th><td>        GIR_Done,</td></tr>
<tr><th id="6035">6035</th><td>      <i>// Label 488: @13447</i></td></tr>
<tr><th id="6036">6036</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 489*/</i> <var>13491</var>, <i>// Rule ID 344 //</i></td></tr>
<tr><th id="6037">6037</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6038">6038</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulosh,</td></tr>
<tr><th id="6039">6039</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6040">6040</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6041">6041</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6042">6042</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6043">6043</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6289:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMULOSH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6044">6044</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOSH,</td></tr>
<tr><th id="6045">6045</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6046">6046</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6047">6047</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6048">6048</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6049">6049</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6050">6050</th><td>        <i>// GIR_Coverage, 344,</i></td></tr>
<tr><th id="6051">6051</th><td>        GIR_Done,</td></tr>
<tr><th id="6052">6052</th><td>      <i>// Label 489: @13491</i></td></tr>
<tr><th id="6053">6053</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 490*/</i> <var>13535</var>, <i>// Rule ID 345 //</i></td></tr>
<tr><th id="6054">6054</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6055">6055</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuloub,</td></tr>
<tr><th id="6056">6056</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6057">6057</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6058">6058</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6059">6059</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6060">6060</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6291:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VMULOUB:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6061">6061</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOUB,</td></tr>
<tr><th id="6062">6062</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6063">6063</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6064">6064</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6065">6065</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6066">6066</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6067">6067</th><td>        <i>// GIR_Coverage, 345,</i></td></tr>
<tr><th id="6068">6068</th><td>        GIR_Done,</td></tr>
<tr><th id="6069">6069</th><td>      <i>// Label 490: @13535</i></td></tr>
<tr><th id="6070">6070</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 491*/</i> <var>13579</var>, <i>// Rule ID 346 //</i></td></tr>
<tr><th id="6071">6071</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6072">6072</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulouh,</td></tr>
<tr><th id="6073">6073</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6074">6074</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6075">6075</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6076">6076</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6077">6077</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6293:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VMULOUH:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6078">6078</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOUH,</td></tr>
<tr><th id="6079">6079</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6080">6080</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6081">6081</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6082">6082</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6083">6083</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6084">6084</th><td>        <i>// GIR_Coverage, 346,</i></td></tr>
<tr><th id="6085">6085</th><td>        GIR_Done,</td></tr>
<tr><th id="6086">6086</th><td>      <i>// Label 491: @13579</i></td></tr>
<tr><th id="6087">6087</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 492*/</i> <var>13623</var>, <i>// Rule ID 353 //</i></td></tr>
<tr><th id="6088">6088</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6089">6089</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubcuw,</td></tr>
<tr><th id="6090">6090</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6091">6091</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6092">6092</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6093">6093</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6094">6094</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6355:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUBCUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6095">6095</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBCUW,</td></tr>
<tr><th id="6096">6096</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6097">6097</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6098">6098</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6099">6099</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6100">6100</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6101">6101</th><td>        <i>// GIR_Coverage, 353,</i></td></tr>
<tr><th id="6102">6102</th><td>        GIR_Done,</td></tr>
<tr><th id="6103">6103</th><td>      <i>// Label 492: @13623</i></td></tr>
<tr><th id="6104">6104</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 493*/</i> <var>13667</var>, <i>// Rule ID 358 //</i></td></tr>
<tr><th id="6105">6105</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6106">6106</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubsbs,</td></tr>
<tr><th id="6107">6107</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6108">6108</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6109">6109</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6110">6110</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6111">6111</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6358:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSUBSBS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6112">6112</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBSBS,</td></tr>
<tr><th id="6113">6113</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6114">6114</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6115">6115</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6116">6116</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6117">6117</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6118">6118</th><td>        <i>// GIR_Coverage, 358,</i></td></tr>
<tr><th id="6119">6119</th><td>        GIR_Done,</td></tr>
<tr><th id="6120">6120</th><td>      <i>// Label 493: @13667</i></td></tr>
<tr><th id="6121">6121</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 494*/</i> <var>13711</var>, <i>// Rule ID 359 //</i></td></tr>
<tr><th id="6122">6122</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6123">6123</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubshs,</td></tr>
<tr><th id="6124">6124</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6125">6125</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6126">6126</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6127">6127</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6128">6128</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6359:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSUBSHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6129">6129</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBSHS,</td></tr>
<tr><th id="6130">6130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6131">6131</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6132">6132</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6133">6133</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6134">6134</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6135">6135</th><td>        <i>// GIR_Coverage, 359,</i></td></tr>
<tr><th id="6136">6136</th><td>        GIR_Done,</td></tr>
<tr><th id="6137">6137</th><td>      <i>// Label 494: @13711</i></td></tr>
<tr><th id="6138">6138</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 495*/</i> <var>13755</var>, <i>// Rule ID 360 //</i></td></tr>
<tr><th id="6139">6139</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6140">6140</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubsws,</td></tr>
<tr><th id="6141">6141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6142">6142</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6143">6143</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6144">6144</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6145">6145</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6360:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUBSWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6146">6146</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBSWS,</td></tr>
<tr><th id="6147">6147</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6148">6148</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6149">6149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6150">6150</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6151">6151</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6152">6152</th><td>        <i>// GIR_Coverage, 360,</i></td></tr>
<tr><th id="6153">6153</th><td>        GIR_Done,</td></tr>
<tr><th id="6154">6154</th><td>      <i>// Label 495: @13755</i></td></tr>
<tr><th id="6155">6155</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 496*/</i> <var>13799</var>, <i>// Rule ID 361 //</i></td></tr>
<tr><th id="6156">6156</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6157">6157</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsububs,</td></tr>
<tr><th id="6158">6158</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6159">6159</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6160">6160</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6161">6161</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6162">6162</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6361:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSUBUBS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6163">6163</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUBS,</td></tr>
<tr><th id="6164">6164</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6165">6165</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6166">6166</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6167">6167</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6168">6168</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6169">6169</th><td>        <i>// GIR_Coverage, 361,</i></td></tr>
<tr><th id="6170">6170</th><td>        GIR_Done,</td></tr>
<tr><th id="6171">6171</th><td>      <i>// Label 496: @13799</i></td></tr>
<tr><th id="6172">6172</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 497*/</i> <var>13843</var>, <i>// Rule ID 362 //</i></td></tr>
<tr><th id="6173">6173</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6174">6174</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubuhs,</td></tr>
<tr><th id="6175">6175</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6176">6176</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6177">6177</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6178">6178</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6179">6179</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6362:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSUBUHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6180">6180</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUHS,</td></tr>
<tr><th id="6181">6181</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6182">6182</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6183">6183</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6184">6184</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6185">6185</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6186">6186</th><td>        <i>// GIR_Coverage, 362,</i></td></tr>
<tr><th id="6187">6187</th><td>        GIR_Done,</td></tr>
<tr><th id="6188">6188</th><td>      <i>// Label 497: @13843</i></td></tr>
<tr><th id="6189">6189</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 498*/</i> <var>13887</var>, <i>// Rule ID 363 //</i></td></tr>
<tr><th id="6190">6190</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6191">6191</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubuws,</td></tr>
<tr><th id="6192">6192</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6193">6193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6194">6194</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6195">6195</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6196">6196</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6363:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUBUWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6197">6197</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBUWS,</td></tr>
<tr><th id="6198">6198</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6199">6199</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6200">6200</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6201">6201</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6202">6202</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6203">6203</th><td>        <i>// GIR_Coverage, 363,</i></td></tr>
<tr><th id="6204">6204</th><td>        GIR_Done,</td></tr>
<tr><th id="6205">6205</th><td>      <i>// Label 498: @13887</i></td></tr>
<tr><th id="6206">6206</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 499*/</i> <var>13931</var>, <i>// Rule ID 372 //</i></td></tr>
<tr><th id="6207">6207</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6208">6208</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlb,</td></tr>
<tr><th id="6209">6209</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6210">6210</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6211">6211</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6212">6212</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6213">6213</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6317:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VRLB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6214">6214</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLB,</td></tr>
<tr><th id="6215">6215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6216">6216</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6217">6217</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6218">6218</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6219">6219</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6220">6220</th><td>        <i>// GIR_Coverage, 372,</i></td></tr>
<tr><th id="6221">6221</th><td>        GIR_Done,</td></tr>
<tr><th id="6222">6222</th><td>      <i>// Label 499: @13931</i></td></tr>
<tr><th id="6223">6223</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 500*/</i> <var>13975</var>, <i>// Rule ID 373 //</i></td></tr>
<tr><th id="6224">6224</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6225">6225</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlh,</td></tr>
<tr><th id="6226">6226</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6227">6227</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6228">6228</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6229">6229</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6230">6230</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6321:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VRLH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6231">6231</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLH,</td></tr>
<tr><th id="6232">6232</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6233">6233</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6234">6234</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6235">6235</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6236">6236</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6237">6237</th><td>        <i>// GIR_Coverage, 373,</i></td></tr>
<tr><th id="6238">6238</th><td>        GIR_Done,</td></tr>
<tr><th id="6239">6239</th><td>      <i>// Label 500: @13975</i></td></tr>
<tr><th id="6240">6240</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 501*/</i> <var>14019</var>, <i>// Rule ID 374 //</i></td></tr>
<tr><th id="6241">6241</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6242">6242</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlw,</td></tr>
<tr><th id="6243">6243</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6244">6244</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6245">6245</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6246">6246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6247">6247</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6324:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VRLW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6248">6248</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLW,</td></tr>
<tr><th id="6249">6249</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6250">6250</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6251">6251</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6252">6252</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6253">6253</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6254">6254</th><td>        <i>// GIR_Coverage, 374,</i></td></tr>
<tr><th id="6255">6255</th><td>        GIR_Done,</td></tr>
<tr><th id="6256">6256</th><td>      <i>// Label 501: @14019</i></td></tr>
<tr><th id="6257">6257</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 502*/</i> <var>14063</var>, <i>// Rule ID 375 //</i></td></tr>
<tr><th id="6258">6258</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6259">6259</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsl,</td></tr>
<tr><th id="6260">6260</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6261">6261</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6262">6262</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6263">6263</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6264">6264</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6329:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSL:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6265">6265</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSL,</td></tr>
<tr><th id="6266">6266</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6267">6267</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6268">6268</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6269">6269</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6270">6270</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6271">6271</th><td>        <i>// GIR_Coverage, 375,</i></td></tr>
<tr><th id="6272">6272</th><td>        GIR_Done,</td></tr>
<tr><th id="6273">6273</th><td>      <i>// Label 502: @14063</i></td></tr>
<tr><th id="6274">6274</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 503*/</i> <var>14107</var>, <i>// Rule ID 376 //</i></td></tr>
<tr><th id="6275">6275</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6276">6276</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vslo,</td></tr>
<tr><th id="6277">6277</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6278">6278</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6279">6279</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6280">6280</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6281">6281</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6333:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSLO:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6282">6282</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLO,</td></tr>
<tr><th id="6283">6283</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6284">6284</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6285">6285</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6286">6286</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6287">6287</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6288">6288</th><td>        <i>// GIR_Coverage, 376,</i></td></tr>
<tr><th id="6289">6289</th><td>        GIR_Done,</td></tr>
<tr><th id="6290">6290</th><td>      <i>// Label 503: @14107</i></td></tr>
<tr><th id="6291">6291</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 504*/</i> <var>14151</var>, <i>// Rule ID 377 //</i></td></tr>
<tr><th id="6292">6292</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6293">6293</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vslb,</td></tr>
<tr><th id="6294">6294</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6295">6295</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6296">6296</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6297">6297</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6298">6298</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6330:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSLB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6299">6299</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLB,</td></tr>
<tr><th id="6300">6300</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6301">6301</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6302">6302</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6303">6303</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6304">6304</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6305">6305</th><td>        <i>// GIR_Coverage, 377,</i></td></tr>
<tr><th id="6306">6306</th><td>        GIR_Done,</td></tr>
<tr><th id="6307">6307</th><td>      <i>// Label 504: @14151</i></td></tr>
<tr><th id="6308">6308</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 505*/</i> <var>14195</var>, <i>// Rule ID 378 //</i></td></tr>
<tr><th id="6309">6309</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6310">6310</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vslh,</td></tr>
<tr><th id="6311">6311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6312">6312</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6313">6313</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6314">6314</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6315">6315</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6332:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSLH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6316">6316</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLH,</td></tr>
<tr><th id="6317">6317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6318">6318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6319">6319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6320">6320</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6321">6321</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6322">6322</th><td>        <i>// GIR_Coverage, 378,</i></td></tr>
<tr><th id="6323">6323</th><td>        GIR_Done,</td></tr>
<tr><th id="6324">6324</th><td>      <i>// Label 505: @14195</i></td></tr>
<tr><th id="6325">6325</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 506*/</i> <var>14239</var>, <i>// Rule ID 379 //</i></td></tr>
<tr><th id="6326">6326</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6327">6327</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vslw,</td></tr>
<tr><th id="6328">6328</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6329">6329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6330">6330</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6331">6331</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6332">6332</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6335:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSLW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6333">6333</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLW,</td></tr>
<tr><th id="6334">6334</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6335">6335</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6336">6336</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6337">6337</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6338">6338</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6339">6339</th><td>        <i>// GIR_Coverage, 379,</i></td></tr>
<tr><th id="6340">6340</th><td>        GIR_Done,</td></tr>
<tr><th id="6341">6341</th><td>      <i>// Label 506: @14239</i></td></tr>
<tr><th id="6342">6342</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 507*/</i> <var>14283</var>, <i>// Rule ID 383 //</i></td></tr>
<tr><th id="6343">6343</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6344">6344</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsr,</td></tr>
<tr><th id="6345">6345</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6346">6346</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6347">6347</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6348">6348</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6349">6349</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6336:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSR:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6350">6350</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSR,</td></tr>
<tr><th id="6351">6351</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6352">6352</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6353">6353</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6354">6354</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6355">6355</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6356">6356</th><td>        <i>// GIR_Coverage, 383,</i></td></tr>
<tr><th id="6357">6357</th><td>        GIR_Done,</td></tr>
<tr><th id="6358">6358</th><td>      <i>// Label 507: @14283</i></td></tr>
<tr><th id="6359">6359</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 508*/</i> <var>14327</var>, <i>// Rule ID 384 //</i></td></tr>
<tr><th id="6360">6360</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6361">6361</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsro,</td></tr>
<tr><th id="6362">6362</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6363">6363</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6364">6364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6365">6365</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6366">6366</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6343:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSRO:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6367">6367</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRO,</td></tr>
<tr><th id="6368">6368</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6369">6369</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6370">6370</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6371">6371</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6372">6372</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6373">6373</th><td>        <i>// GIR_Coverage, 384,</i></td></tr>
<tr><th id="6374">6374</th><td>        GIR_Done,</td></tr>
<tr><th id="6375">6375</th><td>      <i>// Label 508: @14327</i></td></tr>
<tr><th id="6376">6376</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 509*/</i> <var>14371</var>, <i>// Rule ID 385 //</i></td></tr>
<tr><th id="6377">6377</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6378">6378</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrab,</td></tr>
<tr><th id="6379">6379</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6380">6380</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6381">6381</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6382">6382</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6383">6383</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6337:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSRAB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6384">6384</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRAB,</td></tr>
<tr><th id="6385">6385</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6386">6386</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6387">6387</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6388">6388</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6389">6389</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6390">6390</th><td>        <i>// GIR_Coverage, 385,</i></td></tr>
<tr><th id="6391">6391</th><td>        GIR_Done,</td></tr>
<tr><th id="6392">6392</th><td>      <i>// Label 509: @14371</i></td></tr>
<tr><th id="6393">6393</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 510*/</i> <var>14415</var>, <i>// Rule ID 386 //</i></td></tr>
<tr><th id="6394">6394</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6395">6395</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrah,</td></tr>
<tr><th id="6396">6396</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6397">6397</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6398">6398</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6399">6399</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6400">6400</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6338:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSRAH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6401">6401</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRAH,</td></tr>
<tr><th id="6402">6402</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6403">6403</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6404">6404</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6405">6405</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6406">6406</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6407">6407</th><td>        <i>// GIR_Coverage, 386,</i></td></tr>
<tr><th id="6408">6408</th><td>        GIR_Done,</td></tr>
<tr><th id="6409">6409</th><td>      <i>// Label 510: @14415</i></td></tr>
<tr><th id="6410">6410</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 511*/</i> <var>14459</var>, <i>// Rule ID 387 //</i></td></tr>
<tr><th id="6411">6411</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6412">6412</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsraw,</td></tr>
<tr><th id="6413">6413</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6414">6414</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6415">6415</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6416">6416</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6417">6417</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6339:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSRAW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6418">6418</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRAW,</td></tr>
<tr><th id="6419">6419</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6420">6420</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6421">6421</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6422">6422</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6423">6423</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6424">6424</th><td>        <i>// GIR_Coverage, 387,</i></td></tr>
<tr><th id="6425">6425</th><td>        GIR_Done,</td></tr>
<tr><th id="6426">6426</th><td>      <i>// Label 511: @14459</i></td></tr>
<tr><th id="6427">6427</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 512*/</i> <var>14503</var>, <i>// Rule ID 388 //</i></td></tr>
<tr><th id="6428">6428</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6429">6429</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrb,</td></tr>
<tr><th id="6430">6430</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6431">6431</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6432">6432</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6433">6433</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6434">6434</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6340:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSRB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6435">6435</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRB,</td></tr>
<tr><th id="6436">6436</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6437">6437</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6438">6438</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6439">6439</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6440">6440</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6441">6441</th><td>        <i>// GIR_Coverage, 388,</i></td></tr>
<tr><th id="6442">6442</th><td>        GIR_Done,</td></tr>
<tr><th id="6443">6443</th><td>      <i>// Label 512: @14503</i></td></tr>
<tr><th id="6444">6444</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 513*/</i> <var>14547</var>, <i>// Rule ID 389 //</i></td></tr>
<tr><th id="6445">6445</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6446">6446</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrh,</td></tr>
<tr><th id="6447">6447</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6448">6448</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6449">6449</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6450">6450</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6451">6451</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6342:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VSRH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6452">6452</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRH,</td></tr>
<tr><th id="6453">6453</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6454">6454</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6455">6455</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6456">6456</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6457">6457</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6458">6458</th><td>        <i>// GIR_Coverage, 389,</i></td></tr>
<tr><th id="6459">6459</th><td>        GIR_Done,</td></tr>
<tr><th id="6460">6460</th><td>      <i>// Label 513: @14547</i></td></tr>
<tr><th id="6461">6461</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 514*/</i> <var>14591</var>, <i>// Rule ID 390 //</i></td></tr>
<tr><th id="6462">6462</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6463">6463</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrw,</td></tr>
<tr><th id="6464">6464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6465">6465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6466">6466</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6467">6467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6468">6468</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6345:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSRW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6469">6469</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRW,</td></tr>
<tr><th id="6470">6470</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6471">6471</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6472">6472</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6473">6473</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6474">6474</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6475">6475</th><td>        <i>// GIR_Coverage, 390,</i></td></tr>
<tr><th id="6476">6476</th><td>        GIR_Done,</td></tr>
<tr><th id="6477">6477</th><td>      <i>// Label 514: @14591</i></td></tr>
<tr><th id="6478">6478</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 515*/</i> <var>14635</var>, <i>// Rule ID 394 //</i></td></tr>
<tr><th id="6479">6479</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="6480">6480</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkpx,</td></tr>
<tr><th id="6481">6481</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6482">6482</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6483">6483</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6484">6484</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6485">6485</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6299:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPKPX:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6486">6486</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKPX,</td></tr>
<tr><th id="6487">6487</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6488">6488</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6489">6489</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6490">6490</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6491">6491</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6492">6492</th><td>        <i>// GIR_Coverage, 394,</i></td></tr>
<tr><th id="6493">6493</th><td>        GIR_Done,</td></tr>
<tr><th id="6494">6494</th><td>      <i>// Label 515: @14635</i></td></tr>
<tr><th id="6495">6495</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 516*/</i> <var>14679</var>, <i>// Rule ID 441 //</i></td></tr>
<tr><th id="6496">6496</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6497">6497</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulesw,</td></tr>
<tr><th id="6498">6498</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6499">6499</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6500">6500</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6501">6501</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6502">6502</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6278:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULESW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6503">6503</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULESW,</td></tr>
<tr><th id="6504">6504</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6505">6505</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6506">6506</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6507">6507</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6508">6508</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6509">6509</th><td>        <i>// GIR_Coverage, 441,</i></td></tr>
<tr><th id="6510">6510</th><td>        GIR_Done,</td></tr>
<tr><th id="6511">6511</th><td>      <i>// Label 516: @14679</i></td></tr>
<tr><th id="6512">6512</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 517*/</i> <var>14723</var>, <i>// Rule ID 442 //</i></td></tr>
<tr><th id="6513">6513</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6514">6514</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuleuw,</td></tr>
<tr><th id="6515">6515</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6516">6516</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6517">6517</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6518">6518</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6519">6519</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6282:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULEUW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6520">6520</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULEUW,</td></tr>
<tr><th id="6521">6521</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6522">6522</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6523">6523</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6524">6524</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6525">6525</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6526">6526</th><td>        <i>// GIR_Coverage, 442,</i></td></tr>
<tr><th id="6527">6527</th><td>        GIR_Done,</td></tr>
<tr><th id="6528">6528</th><td>      <i>// Label 517: @14723</i></td></tr>
<tr><th id="6529">6529</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 518*/</i> <var>14767</var>, <i>// Rule ID 443 //</i></td></tr>
<tr><th id="6530">6530</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6531">6531</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulosw,</td></tr>
<tr><th id="6532">6532</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6533">6533</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6534">6534</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6535">6535</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6536">6536</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6290:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULOSW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6537">6537</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOSW,</td></tr>
<tr><th id="6538">6538</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6539">6539</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6540">6540</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6541">6541</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6542">6542</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6543">6543</th><td>        <i>// GIR_Coverage, 443,</i></td></tr>
<tr><th id="6544">6544</th><td>        GIR_Done,</td></tr>
<tr><th id="6545">6545</th><td>      <i>// Label 518: @14767</i></td></tr>
<tr><th id="6546">6546</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 519*/</i> <var>14811</var>, <i>// Rule ID 444 //</i></td></tr>
<tr><th id="6547">6547</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6548">6548</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulouw,</td></tr>
<tr><th id="6549">6549</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6550">6550</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6551">6551</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6552">6552</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6553">6553</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6294:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULOUW:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6554">6554</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOUW,</td></tr>
<tr><th id="6555">6555</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6556">6556</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6557">6557</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6558">6558</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6559">6559</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6560">6560</th><td>        <i>// GIR_Coverage, 444,</i></td></tr>
<tr><th id="6561">6561</th><td>        GIR_Done,</td></tr>
<tr><th id="6562">6562</th><td>      <i>// Label 519: @14811</i></td></tr>
<tr><th id="6563">6563</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 520*/</i> <var>14855</var>, <i>// Rule ID 446 //</i></td></tr>
<tr><th id="6564">6564</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6565">6565</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxsd,</td></tr>
<tr><th id="6566">6566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6567">6567</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6568">6568</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6569">6569</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6570">6570</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6248:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMAXSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6571">6571</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXSD,</td></tr>
<tr><th id="6572">6572</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6573">6573</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6574">6574</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6575">6575</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6576">6576</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6577">6577</th><td>        <i>// GIR_Coverage, 446,</i></td></tr>
<tr><th id="6578">6578</th><td>        GIR_Done,</td></tr>
<tr><th id="6579">6579</th><td>      <i>// Label 520: @14855</i></td></tr>
<tr><th id="6580">6580</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 521*/</i> <var>14899</var>, <i>// Rule ID 447 //</i></td></tr>
<tr><th id="6581">6581</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6582">6582</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmaxud,</td></tr>
<tr><th id="6583">6583</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6584">6584</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6585">6585</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6586">6586</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6587">6587</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6252:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMAXUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6588">6588</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMAXUD,</td></tr>
<tr><th id="6589">6589</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6590">6590</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6591">6591</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6592">6592</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6593">6593</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6594">6594</th><td>        <i>// GIR_Coverage, 447,</i></td></tr>
<tr><th id="6595">6595</th><td>        GIR_Done,</td></tr>
<tr><th id="6596">6596</th><td>      <i>// Label 521: @14899</i></td></tr>
<tr><th id="6597">6597</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 522*/</i> <var>14943</var>, <i>// Rule ID 448 //</i></td></tr>
<tr><th id="6598">6598</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6599">6599</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminsd,</td></tr>
<tr><th id="6600">6600</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6601">6601</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6602">6602</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6603">6603</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6604">6604</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6259:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMINSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6605">6605</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINSD,</td></tr>
<tr><th id="6606">6606</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6607">6607</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6608">6608</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6609">6609</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6610">6610</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6611">6611</th><td>        <i>// GIR_Coverage, 448,</i></td></tr>
<tr><th id="6612">6612</th><td>        GIR_Done,</td></tr>
<tr><th id="6613">6613</th><td>      <i>// Label 522: @14943</i></td></tr>
<tr><th id="6614">6614</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 523*/</i> <var>14987</var>, <i>// Rule ID 449 //</i></td></tr>
<tr><th id="6615">6615</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6616">6616</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vminud,</td></tr>
<tr><th id="6617">6617</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6618">6618</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6619">6619</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6620">6620</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6621">6621</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6263:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMINUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6622">6622</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMINUD,</td></tr>
<tr><th id="6623">6623</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6624">6624</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6625">6625</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6626">6626</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6627">6627</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6628">6628</th><td>        <i>// GIR_Coverage, 449,</i></td></tr>
<tr><th id="6629">6629</th><td>        GIR_Done,</td></tr>
<tr><th id="6630">6630</th><td>      <i>// Label 523: @14987</i></td></tr>
<tr><th id="6631">6631</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 524*/</i> <var>15031</var>, <i>// Rule ID 452 //</i></td></tr>
<tr><th id="6632">6632</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6633">6633</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrld,</td></tr>
<tr><th id="6634">6634</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6635">6635</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6636">6636</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6637">6637</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6638">6638</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6318:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VRLD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6639">6639</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLD,</td></tr>
<tr><th id="6640">6640</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6641">6641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6642">6642</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6643">6643</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6644">6644</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6645">6645</th><td>        <i>// GIR_Coverage, 452,</i></td></tr>
<tr><th id="6646">6646</th><td>        GIR_Done,</td></tr>
<tr><th id="6647">6647</th><td>      <i>// Label 524: @15031</i></td></tr>
<tr><th id="6648">6648</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 525*/</i> <var>15075</var>, <i>// Rule ID 456 //</i></td></tr>
<tr><th id="6649">6649</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6650">6650</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddcuq,</td></tr>
<tr><th id="6651">6651</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6652">6652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6653">6653</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6654">6654</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6655">6655</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6113:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VADDCUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="6656">6656</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDCUQ,</td></tr>
<tr><th id="6657">6657</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6658">6658</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6659">6659</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6660">6660</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6661">6661</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6662">6662</th><td>        <i>// GIR_Coverage, 456,</i></td></tr>
<tr><th id="6663">6663</th><td>        GIR_Done,</td></tr>
<tr><th id="6664">6664</th><td>      <i>// Label 525: @15075</i></td></tr>
<tr><th id="6665">6665</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 526*/</i> <var>15119</var>, <i>// Rule ID 461 //</i></td></tr>
<tr><th id="6666">6666</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6667">6667</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubcuq,</td></tr>
<tr><th id="6668">6668</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6669">6669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6670">6670</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="6671">6671</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6672">6672</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6354:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VSUBCUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="6673">6673</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBCUQ,</td></tr>
<tr><th id="6674">6674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6675">6675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6676">6676</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6677">6677</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6678">6678</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6679">6679</th><td>        <i>// GIR_Coverage, 461,</i></td></tr>
<tr><th id="6680">6680</th><td>        GIR_Done,</td></tr>
<tr><th id="6681">6681</th><td>      <i>// Label 526: @15119</i></td></tr>
<tr><th id="6682">6682</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 527*/</i> <var>15163</var>, <i>// Rule ID 480 //</i></td></tr>
<tr><th id="6683">6683</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6684">6684</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vpmsumb,</td></tr>
<tr><th id="6685">6685</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6686">6686</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6687">6687</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6688">6688</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6689">6689</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6078:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VPMSUMB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6690">6690</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPMSUMB,</td></tr>
<tr><th id="6691">6691</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6692">6692</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6693">6693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6694">6694</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6695">6695</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6696">6696</th><td>        <i>// GIR_Coverage, 480,</i></td></tr>
<tr><th id="6697">6697</th><td>        GIR_Done,</td></tr>
<tr><th id="6698">6698</th><td>      <i>// Label 527: @15163</i></td></tr>
<tr><th id="6699">6699</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 528*/</i> <var>15207</var>, <i>// Rule ID 481 //</i></td></tr>
<tr><th id="6700">6700</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6701">6701</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vpmsumh,</td></tr>
<tr><th id="6702">6702</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6703">6703</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6704">6704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6705">6705</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6706">6706</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6080:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VPMSUMH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6707">6707</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPMSUMH,</td></tr>
<tr><th id="6708">6708</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6709">6709</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6710">6710</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6711">6711</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6712">6712</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6713">6713</th><td>        <i>// GIR_Coverage, 481,</i></td></tr>
<tr><th id="6714">6714</th><td>        GIR_Done,</td></tr>
<tr><th id="6715">6715</th><td>      <i>// Label 528: @15207</i></td></tr>
<tr><th id="6716">6716</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 529*/</i> <var>15251</var>, <i>// Rule ID 482 //</i></td></tr>
<tr><th id="6717">6717</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6718">6718</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vpmsumw,</td></tr>
<tr><th id="6719">6719</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6720">6720</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6721">6721</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6722">6722</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6723">6723</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6081:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPMSUMW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6724">6724</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPMSUMW,</td></tr>
<tr><th id="6725">6725</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6726">6726</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6727">6727</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6728">6728</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6729">6729</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6730">6730</th><td>        <i>// GIR_Coverage, 482,</i></td></tr>
<tr><th id="6731">6731</th><td>        GIR_Done,</td></tr>
<tr><th id="6732">6732</th><td>      <i>// Label 529: @15251</i></td></tr>
<tr><th id="6733">6733</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 530*/</i> <var>15295</var>, <i>// Rule ID 483 //</i></td></tr>
<tr><th id="6734">6734</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6735">6735</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vpmsumd,</td></tr>
<tr><th id="6736">6736</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6737">6737</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6738">6738</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6739">6739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6740">6740</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6079:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPMSUMD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6741">6741</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPMSUMD,</td></tr>
<tr><th id="6742">6742</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6743">6743</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6744">6744</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6745">6745</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6746">6746</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6747">6747</th><td>        <i>// GIR_Coverage, 483,</i></td></tr>
<tr><th id="6748">6748</th><td>        GIR_Done,</td></tr>
<tr><th id="6749">6749</th><td>      <i>// Label 530: @15295</i></td></tr>
<tr><th id="6750">6750</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 531*/</i> <var>15339</var>, <i>// Rule ID 491 //</i></td></tr>
<tr><th id="6751">6751</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="6752">6752</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vbpermq,</td></tr>
<tr><th id="6753">6753</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6754">6754</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6755">6755</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6756">6756</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6757">6757</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6129:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VBPERMQ:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6758">6758</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VBPERMQ,</td></tr>
<tr><th id="6759">6759</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6760">6760</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6761">6761</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6762">6762</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6763">6763</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6764">6764</th><td>        <i>// GIR_Coverage, 491,</i></td></tr>
<tr><th id="6765">6765</th><td>        GIR_Done,</td></tr>
<tr><th id="6766">6766</th><td>      <i>// Label 531: @15339</i></td></tr>
<tr><th id="6767">6767</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 532*/</i> <var>15383</var>, <i>// Rule ID 494 //</i></td></tr>
<tr><th id="6768">6768</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="6769">6769</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vcipher,</td></tr>
<tr><th id="6770">6770</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6771">6771</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6772">6772</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6773">6773</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6774">6774</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6073:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCIPHER:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6775">6775</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCIPHER,</td></tr>
<tr><th id="6776">6776</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6777">6777</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6778">6778</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6779">6779</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6780">6780</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6781">6781</th><td>        <i>// GIR_Coverage, 494,</i></td></tr>
<tr><th id="6782">6782</th><td>        GIR_Done,</td></tr>
<tr><th id="6783">6783</th><td>      <i>// Label 532: @15383</i></td></tr>
<tr><th id="6784">6784</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 533*/</i> <var>15427</var>, <i>// Rule ID 495 //</i></td></tr>
<tr><th id="6785">6785</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="6786">6786</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vcipherlast,</td></tr>
<tr><th id="6787">6787</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6788">6788</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6789">6789</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6790">6790</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6791">6791</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6074:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCIPHERLAST:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6792">6792</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCIPHERLAST,</td></tr>
<tr><th id="6793">6793</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6794">6794</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6795">6795</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6796">6796</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6797">6797</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6798">6798</th><td>        <i>// GIR_Coverage, 495,</i></td></tr>
<tr><th id="6799">6799</th><td>        GIR_Done,</td></tr>
<tr><th id="6800">6800</th><td>      <i>// Label 533: @15427</i></td></tr>
<tr><th id="6801">6801</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 534*/</i> <var>15471</var>, <i>// Rule ID 496 //</i></td></tr>
<tr><th id="6802">6802</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="6803">6803</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vncipher,</td></tr>
<tr><th id="6804">6804</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6805">6805</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6806">6806</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6807">6807</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6808">6808</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6075:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VNCIPHER:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6809">6809</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNCIPHER,</td></tr>
<tr><th id="6810">6810</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6811">6811</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6812">6812</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6813">6813</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6814">6814</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6815">6815</th><td>        <i>// GIR_Coverage, 496,</i></td></tr>
<tr><th id="6816">6816</th><td>        GIR_Done,</td></tr>
<tr><th id="6817">6817</th><td>      <i>// Label 534: @15471</i></td></tr>
<tr><th id="6818">6818</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 535*/</i> <var>15515</var>, <i>// Rule ID 497 //</i></td></tr>
<tr><th id="6819">6819</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="6820">6820</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vncipherlast,</td></tr>
<tr><th id="6821">6821</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6822">6822</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6823">6823</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6824">6824</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6825">6825</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6076:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VNCIPHERLAST:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6826">6826</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNCIPHERLAST,</td></tr>
<tr><th id="6827">6827</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6828">6828</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6829">6829</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6830">6830</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6831">6831</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6832">6832</th><td>        <i>// GIR_Coverage, 497,</i></td></tr>
<tr><th id="6833">6833</th><td>        GIR_Done,</td></tr>
<tr><th id="6834">6834</th><td>      <i>// Label 535: @15515</i></td></tr>
<tr><th id="6835">6835</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 536*/</i> <var>15559</var>, <i>// Rule ID 530 //</i></td></tr>
<tr><th id="6836">6836</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6837">6837</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlwnm,</td></tr>
<tr><th id="6838">6838</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6839">6839</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6840">6840</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6841">6841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6842">6842</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6326:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VRLWNM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6843">6843</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLWNM,</td></tr>
<tr><th id="6844">6844</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6845">6845</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6846">6846</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6847">6847</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6848">6848</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6849">6849</th><td>        <i>// GIR_Coverage, 530,</i></td></tr>
<tr><th id="6850">6850</th><td>        GIR_Done,</td></tr>
<tr><th id="6851">6851</th><td>      <i>// Label 536: @15559</i></td></tr>
<tr><th id="6852">6852</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 537*/</i> <var>15603</var>, <i>// Rule ID 532 //</i></td></tr>
<tr><th id="6853">6853</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6854">6854</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrldnm,</td></tr>
<tr><th id="6855">6855</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6856">6856</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6857">6857</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6858">6858</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6859">6859</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6320:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VRLDNM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6860">6860</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLDNM,</td></tr>
<tr><th id="6861">6861</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6862">6862</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6863">6863</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6864">6864</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6865">6865</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6866">6866</th><td>        <i>// GIR_Coverage, 532,</i></td></tr>
<tr><th id="6867">6867</th><td>        GIR_Done,</td></tr>
<tr><th id="6868">6868</th><td>      <i>// Label 537: @15603</i></td></tr>
<tr><th id="6869">6869</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 538*/</i> <var>15647</var>, <i>// Rule ID 534 //</i></td></tr>
<tr><th id="6870">6870</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6871">6871</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vslv,</td></tr>
<tr><th id="6872">6872</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6873">6873</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6874">6874</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6875">6875</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6876">6876</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6334:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSLV:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6877">6877</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLV,</td></tr>
<tr><th id="6878">6878</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6879">6879</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6880">6880</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6881">6881</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6882">6882</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6883">6883</th><td>        <i>// GIR_Coverage, 534,</i></td></tr>
<tr><th id="6884">6884</th><td>        GIR_Done,</td></tr>
<tr><th id="6885">6885</th><td>      <i>// Label 538: @15647</i></td></tr>
<tr><th id="6886">6886</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 539*/</i> <var>15691</var>, <i>// Rule ID 535 //</i></td></tr>
<tr><th id="6887">6887</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6888">6888</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrv,</td></tr>
<tr><th id="6889">6889</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6890">6890</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6891">6891</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6892">6892</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6893">6893</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6344:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VSRV:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6894">6894</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRV,</td></tr>
<tr><th id="6895">6895</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6896">6896</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6897">6897</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6898">6898</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6899">6899</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6900">6900</th><td>        <i>// GIR_Coverage, 535,</i></td></tr>
<tr><th id="6901">6901</th><td>        GIR_Done,</td></tr>
<tr><th id="6902">6902</th><td>      <i>// Label 539: @15691</i></td></tr>
<tr><th id="6903">6903</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 540*/</i> <var>15735</var>, <i>// Rule ID 536 //</i></td></tr>
<tr><th id="6904">6904</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6905">6905</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vabsdub,</td></tr>
<tr><th id="6906">6906</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6907">6907</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6908">6908</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6909">6909</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6910">6910</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6110:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VABSDUB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="6911">6911</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VABSDUB,</td></tr>
<tr><th id="6912">6912</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6913">6913</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6914">6914</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6915">6915</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6916">6916</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6917">6917</th><td>        <i>// GIR_Coverage, 536,</i></td></tr>
<tr><th id="6918">6918</th><td>        GIR_Done,</td></tr>
<tr><th id="6919">6919</th><td>      <i>// Label 540: @15735</i></td></tr>
<tr><th id="6920">6920</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 541*/</i> <var>15779</var>, <i>// Rule ID 537 //</i></td></tr>
<tr><th id="6921">6921</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6922">6922</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vabsduh,</td></tr>
<tr><th id="6923">6923</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6924">6924</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6925">6925</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6926">6926</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6927">6927</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6111:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VABSDUH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="6928">6928</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VABSDUH,</td></tr>
<tr><th id="6929">6929</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6930">6930</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6931">6931</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6932">6932</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6933">6933</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6934">6934</th><td>        <i>// GIR_Coverage, 537,</i></td></tr>
<tr><th id="6935">6935</th><td>        GIR_Done,</td></tr>
<tr><th id="6936">6936</th><td>      <i>// Label 541: @15779</i></td></tr>
<tr><th id="6937">6937</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 542*/</i> <var>15823</var>, <i>// Rule ID 538 //</i></td></tr>
<tr><th id="6938">6938</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="6939">6939</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vabsduw,</td></tr>
<tr><th id="6940">6940</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6941">6941</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6942">6942</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6943">6943</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6944">6944</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6112:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VABSDUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="6945">6945</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VABSDUW,</td></tr>
<tr><th id="6946">6946</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6947">6947</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6948">6948</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6949">6949</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6950">6950</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6951">6951</th><td>        <i>// GIR_Coverage, 538,</i></td></tr>
<tr><th id="6952">6952</th><td>        GIR_Done,</td></tr>
<tr><th id="6953">6953</th><td>      <i>// Label 542: @15823</i></td></tr>
<tr><th id="6954">6954</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 543*/</i> <var>15867</var>, <i>// Rule ID 1059 //</i></td></tr>
<tr><th id="6955">6955</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="6956">6956</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpdepd,</td></tr>
<tr><th id="6957">6957</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6958">6958</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6959">6959</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6960">6960</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6961">6961</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6296:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPDEPD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6962">6962</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPDEPD,</td></tr>
<tr><th id="6963">6963</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6964">6964</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6965">6965</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6966">6966</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6967">6967</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6968">6968</th><td>        <i>// GIR_Coverage, 1059,</i></td></tr>
<tr><th id="6969">6969</th><td>        GIR_Done,</td></tr>
<tr><th id="6970">6970</th><td>      <i>// Label 543: @15867</i></td></tr>
<tr><th id="6971">6971</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 544*/</i> <var>15911</var>, <i>// Rule ID 1060 //</i></td></tr>
<tr><th id="6972">6972</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="6973">6973</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpextd,</td></tr>
<tr><th id="6974">6974</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6975">6975</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6976">6976</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6977">6977</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="6978">6978</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6298:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPEXTD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="6979">6979</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPEXTD,</td></tr>
<tr><th id="6980">6980</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="6981">6981</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="6982">6982</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="6983">6983</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6984">6984</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6985">6985</th><td>        <i>// GIR_Coverage, 1060,</i></td></tr>
<tr><th id="6986">6986</th><td>        GIR_Done,</td></tr>
<tr><th id="6987">6987</th><td>      <i>// Label 544: @15911</i></td></tr>
<tr><th id="6988">6988</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 545*/</i> <var>15955</var>, <i>// Rule ID 1061 //</i></td></tr>
<tr><th id="6989">6989</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="6990">6990</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_pdepd,</td></tr>
<tr><th id="6991">6991</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="6992">6992</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="6993">6993</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="6994">6994</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="6995">6995</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6476:{ *:[iPTR] }, i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (PDEPD:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="6996">6996</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::PDEPD,</td></tr>
<tr><th id="6997">6997</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="6998">6998</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="6999">6999</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7000">7000</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7001">7001</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7002">7002</th><td>        <i>// GIR_Coverage, 1061,</i></td></tr>
<tr><th id="7003">7003</th><td>        GIR_Done,</td></tr>
<tr><th id="7004">7004</th><td>      <i>// Label 545: @15955</i></td></tr>
<tr><th id="7005">7005</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 546*/</i> <var>15999</var>, <i>// Rule ID 1062 //</i></td></tr>
<tr><th id="7006">7006</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7007">7007</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_pextd,</td></tr>
<tr><th id="7008">7008</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7009">7009</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7010">7010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7011">7011</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="7012">7012</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6477:{ *:[iPTR] }, i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (PEXTD:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7013">7013</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::PEXTD,</td></tr>
<tr><th id="7014">7014</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="7015">7015</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="7016">7016</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7017">7017</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7018">7018</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7019">7019</th><td>        <i>// GIR_Coverage, 1062,</i></td></tr>
<tr><th id="7020">7020</th><td>        GIR_Done,</td></tr>
<tr><th id="7021">7021</th><td>      <i>// Label 546: @15999</i></td></tr>
<tr><th id="7022">7022</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 547*/</i> <var>16043</var>, <i>// Rule ID 1063 //</i></td></tr>
<tr><th id="7023">7023</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7024">7024</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vcfuged,</td></tr>
<tr><th id="7025">7025</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7026">7026</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7027">7027</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7028">7028</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7029">7029</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6131:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCFUGED:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7030">7030</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCFUGED,</td></tr>
<tr><th id="7031">7031</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7032">7032</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7033">7033</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7034">7034</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7035">7035</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7036">7036</th><td>        <i>// GIR_Coverage, 1063,</i></td></tr>
<tr><th id="7037">7037</th><td>        GIR_Done,</td></tr>
<tr><th id="7038">7038</th><td>      <i>// Label 547: @16043</i></td></tr>
<tr><th id="7039">7039</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 548*/</i> <var>16087</var>, <i>// Rule ID 1065 //</i></td></tr>
<tr><th id="7040">7040</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7041">7041</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_cfuged,</td></tr>
<tr><th id="7042">7042</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7043">7043</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7044">7044</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7045">7045</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="7046">7046</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6379:{ *:[iPTR] }, i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (CFUGED:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7047">7047</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CFUGED,</td></tr>
<tr><th id="7048">7048</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="7049">7049</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="7050">7050</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7051">7051</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7052">7052</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7053">7053</th><td>        <i>// GIR_Coverage, 1065,</i></td></tr>
<tr><th id="7054">7054</th><td>        GIR_Done,</td></tr>
<tr><th id="7055">7055</th><td>      <i>// Label 548: @16087</i></td></tr>
<tr><th id="7056">7056</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 549*/</i> <var>16131</var>, <i>// Rule ID 1067 //</i></td></tr>
<tr><th id="7057">7057</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7058">7058</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vclzdm,</td></tr>
<tr><th id="7059">7059</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7060">7060</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7061">7061</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7062">7062</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7063">7063</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6135:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCLZDM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7064">7064</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZDM,</td></tr>
<tr><th id="7065">7065</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7066">7066</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7067">7067</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7068">7068</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7069">7069</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7070">7070</th><td>        <i>// GIR_Coverage, 1067,</i></td></tr>
<tr><th id="7071">7071</th><td>        GIR_Done,</td></tr>
<tr><th id="7072">7072</th><td>      <i>// Label 549: @16131</i></td></tr>
<tr><th id="7073">7073</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 550*/</i> <var>16175</var>, <i>// Rule ID 1068 //</i></td></tr>
<tr><th id="7074">7074</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7075">7075</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vctzdm,</td></tr>
<tr><th id="7076">7076</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7077">7077</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7078">7078</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7079">7079</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7080">7080</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6193:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCTZDM:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7081">7081</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZDM,</td></tr>
<tr><th id="7082">7082</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7083">7083</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7084">7084</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7085">7085</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7086">7086</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7087">7087</th><td>        <i>// GIR_Coverage, 1068,</i></td></tr>
<tr><th id="7088">7088</th><td>        GIR_Done,</td></tr>
<tr><th id="7089">7089</th><td>      <i>// Label 550: @16175</i></td></tr>
<tr><th id="7090">7090</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 551*/</i> <var>16219</var>, <i>// Rule ID 1069 //</i></td></tr>
<tr><th id="7091">7091</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7092">7092</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_cntlzdm,</td></tr>
<tr><th id="7093">7093</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7094">7094</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7095">7095</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7096">7096</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="7097">7097</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6380:{ *:[iPTR] }, i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (CNTLZDM:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7098">7098</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTLZDM,</td></tr>
<tr><th id="7099">7099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="7100">7100</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="7101">7101</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7102">7102</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7103">7103</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7104">7104</th><td>        <i>// GIR_Coverage, 1069,</i></td></tr>
<tr><th id="7105">7105</th><td>        GIR_Done,</td></tr>
<tr><th id="7106">7106</th><td>      <i>// Label 551: @16219</i></td></tr>
<tr><th id="7107">7107</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 552*/</i> <var>16263</var>, <i>// Rule ID 1070 //</i></td></tr>
<tr><th id="7108">7108</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7109">7109</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_cnttzdm,</td></tr>
<tr><th id="7110">7110</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7111">7111</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7112">7112</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7113">7113</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="7114">7114</th><td>        <i>// (intrinsic_wo_chain:{ *:[i64] } 6381:{ *:[iPTR] }, i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)  =&gt;  (CNTTZDM:{ *:[i64] } i64:{ *:[i64] }:$rS, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7115">7115</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTTZDM,</td></tr>
<tr><th id="7116">7116</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="7117">7117</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rS</i></td></tr>
<tr><th id="7118">7118</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7119">7119</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7120">7120</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7121">7121</th><td>        <i>// GIR_Coverage, 1070,</i></td></tr>
<tr><th id="7122">7122</th><td>        GIR_Done,</td></tr>
<tr><th id="7123">7123</th><td>      <i>// Label 552: @16263</i></td></tr>
<tr><th id="7124">7124</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 553*/</i> <var>16307</var>, <i>// Rule ID 1071 //</i></td></tr>
<tr><th id="7125">7125</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7126">7126</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vclrlb,</td></tr>
<tr><th id="7127">7127</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7128">7128</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7129">7129</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7130">7130</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7131">7131</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6133:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, i32:{ *:[i32] }:$rB)  =&gt;  (VCLRLB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7132">7132</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLRLB,</td></tr>
<tr><th id="7133">7133</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7134">7134</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7135">7135</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7136">7136</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7137">7137</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7138">7138</th><td>        <i>// GIR_Coverage, 1071,</i></td></tr>
<tr><th id="7139">7139</th><td>        GIR_Done,</td></tr>
<tr><th id="7140">7140</th><td>      <i>// Label 553: @16307</i></td></tr>
<tr><th id="7141">7141</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 554*/</i> <var>16351</var>, <i>// Rule ID 1072 //</i></td></tr>
<tr><th id="7142">7142</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7143">7143</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vclrrb,</td></tr>
<tr><th id="7144">7144</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7145">7145</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7146">7146</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7147">7147</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7148">7148</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6134:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, i32:{ *:[i32] }:$rB)  =&gt;  (VCLRRB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7149">7149</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLRRB,</td></tr>
<tr><th id="7150">7150</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7151">7151</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7152">7152</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7153">7153</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7154">7154</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7155">7155</th><td>        <i>// GIR_Coverage, 1072,</i></td></tr>
<tr><th id="7156">7156</th><td>        GIR_Done,</td></tr>
<tr><th id="7157">7157</th><td>      <i>// Label 554: @16351</i></td></tr>
<tr><th id="7158">7158</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 555*/</i> <var>16395</var>, <i>// Rule ID 1086 //</i></td></tr>
<tr><th id="7159">7159</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7160">7160</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdivesw,</td></tr>
<tr><th id="7161">7161</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7162">7162</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7163">7163</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7164">7164</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7165">7165</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6197:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VDIVESW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="7166">7166</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVESW,</td></tr>
<tr><th id="7167">7167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7168">7168</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7169">7169</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7170">7170</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7171">7171</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7172">7172</th><td>        <i>// GIR_Coverage, 1086,</i></td></tr>
<tr><th id="7173">7173</th><td>        GIR_Done,</td></tr>
<tr><th id="7174">7174</th><td>      <i>// Label 555: @16395</i></td></tr>
<tr><th id="7175">7175</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 556*/</i> <var>16439</var>, <i>// Rule ID 1087 //</i></td></tr>
<tr><th id="7176">7176</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7177">7177</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdiveuw,</td></tr>
<tr><th id="7178">7178</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7179">7179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7180">7180</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7181">7181</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7182">7182</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6200:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VDIVEUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="7183">7183</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVEUW,</td></tr>
<tr><th id="7184">7184</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7185">7185</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7186">7186</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7187">7187</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7188">7188</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7189">7189</th><td>        <i>// GIR_Coverage, 1087,</i></td></tr>
<tr><th id="7190">7190</th><td>        GIR_Done,</td></tr>
<tr><th id="7191">7191</th><td>      <i>// Label 556: @16439</i></td></tr>
<tr><th id="7192">7192</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 557*/</i> <var>16483</var>, <i>// Rule ID 1088 //</i></td></tr>
<tr><th id="7193">7193</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7194">7194</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdivesd,</td></tr>
<tr><th id="7195">7195</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7196">7196</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7197">7197</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7198">7198</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7199">7199</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6195:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VDIVESD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7200">7200</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVESD,</td></tr>
<tr><th id="7201">7201</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7202">7202</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7203">7203</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7204">7204</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7205">7205</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7206">7206</th><td>        <i>// GIR_Coverage, 1088,</i></td></tr>
<tr><th id="7207">7207</th><td>        GIR_Done,</td></tr>
<tr><th id="7208">7208</th><td>      <i>// Label 557: @16483</i></td></tr>
<tr><th id="7209">7209</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 558*/</i> <var>16527</var>, <i>// Rule ID 1089 //</i></td></tr>
<tr><th id="7210">7210</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7211">7211</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdiveud,</td></tr>
<tr><th id="7212">7212</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7213">7213</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7214">7214</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7215">7215</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7216">7216</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6198:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VDIVEUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7217">7217</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVEUD,</td></tr>
<tr><th id="7218">7218</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7219">7219</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7220">7220</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7221">7221</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7222">7222</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7223">7223</th><td>        <i>// GIR_Coverage, 1089,</i></td></tr>
<tr><th id="7224">7224</th><td>        GIR_Done,</td></tr>
<tr><th id="7225">7225</th><td>      <i>// Label 558: @16527</i></td></tr>
<tr><th id="7226">7226</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 559*/</i> <var>16571</var>, <i>// Rule ID 1090 //</i></td></tr>
<tr><th id="7227">7227</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7228">7228</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulesd,</td></tr>
<tr><th id="7229">7229</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7230">7230</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7231">7231</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7232">7232</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7233">7233</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6276:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULESD:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7234">7234</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULESD,</td></tr>
<tr><th id="7235">7235</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7236">7236</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7237">7237</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7238">7238</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7239">7239</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7240">7240</th><td>        <i>// GIR_Coverage, 1090,</i></td></tr>
<tr><th id="7241">7241</th><td>        GIR_Done,</td></tr>
<tr><th id="7242">7242</th><td>      <i>// Label 559: @16571</i></td></tr>
<tr><th id="7243">7243</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 560*/</i> <var>16615</var>, <i>// Rule ID 1091 //</i></td></tr>
<tr><th id="7244">7244</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7245">7245</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuleud,</td></tr>
<tr><th id="7246">7246</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7247">7247</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7248">7248</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7249">7249</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7250">7250</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6280:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULEUD:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7251">7251</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULEUD,</td></tr>
<tr><th id="7252">7252</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7253">7253</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7254">7254</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7255">7255</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7256">7256</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7257">7257</th><td>        <i>// GIR_Coverage, 1091,</i></td></tr>
<tr><th id="7258">7258</th><td>        GIR_Done,</td></tr>
<tr><th id="7259">7259</th><td>      <i>// Label 560: @16615</i></td></tr>
<tr><th id="7260">7260</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 561*/</i> <var>16659</var>, <i>// Rule ID 1092 //</i></td></tr>
<tr><th id="7261">7261</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7262">7262</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmulosd,</td></tr>
<tr><th id="7263">7263</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7264">7264</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7265">7265</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7266">7266</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7267">7267</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6288:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULOSD:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7268">7268</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOSD,</td></tr>
<tr><th id="7269">7269</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7270">7270</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7271">7271</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7272">7272</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7273">7273</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7274">7274</th><td>        <i>// GIR_Coverage, 1092,</i></td></tr>
<tr><th id="7275">7275</th><td>        GIR_Done,</td></tr>
<tr><th id="7276">7276</th><td>      <i>// Label 561: @16659</i></td></tr>
<tr><th id="7277">7277</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 562*/</i> <var>16703</var>, <i>// Rule ID 1093 //</i></td></tr>
<tr><th id="7278">7278</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7279">7279</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmuloud,</td></tr>
<tr><th id="7280">7280</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7281">7281</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7282">7282</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7283">7283</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7284">7284</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6292:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULOUD:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="7285">7285</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULOUD,</td></tr>
<tr><th id="7286">7286</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7287">7287</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7288">7288</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7289">7289</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7290">7290</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7291">7291</th><td>        <i>// GIR_Coverage, 1093,</i></td></tr>
<tr><th id="7292">7292</th><td>        GIR_Done,</td></tr>
<tr><th id="7293">7293</th><td>      <i>// Label 562: @16703</i></td></tr>
<tr><th id="7294">7294</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 563*/</i> <var>16747</var>, <i>// Rule ID 1097 //</i></td></tr>
<tr><th id="7295">7295</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7296">7296</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdivesq,</td></tr>
<tr><th id="7297">7297</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7298">7298</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7299">7299</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7300">7300</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7301">7301</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6196:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VDIVESQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="7302">7302</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVESQ,</td></tr>
<tr><th id="7303">7303</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7304">7304</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7305">7305</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7306">7306</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7307">7307</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7308">7308</th><td>        <i>// GIR_Coverage, 1097,</i></td></tr>
<tr><th id="7309">7309</th><td>        GIR_Done,</td></tr>
<tr><th id="7310">7310</th><td>      <i>// Label 563: @16747</i></td></tr>
<tr><th id="7311">7311</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 564*/</i> <var>16791</var>, <i>// Rule ID 1098 //</i></td></tr>
<tr><th id="7312">7312</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7313">7313</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vdiveuq,</td></tr>
<tr><th id="7314">7314</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7315">7315</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7316">7316</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7317">7317</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7318">7318</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6199:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VDIVEUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="7319">7319</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VDIVEUQ,</td></tr>
<tr><th id="7320">7320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7321">7321</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7322">7322</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7323">7323</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7324">7324</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7325">7325</th><td>        <i>// GIR_Coverage, 1098,</i></td></tr>
<tr><th id="7326">7326</th><td>        GIR_Done,</td></tr>
<tr><th id="7327">7327</th><td>      <i>// Label 564: @16791</i></td></tr>
<tr><th id="7328">7328</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 565*/</i> <var>16835</var>, <i>// Rule ID 1108 //</i></td></tr>
<tr><th id="7329">7329</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7330">7330</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlqnm,</td></tr>
<tr><th id="7331">7331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7332">7332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7333">7333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7334">7334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7335">7335</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6323:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)  =&gt;  (VRLQNM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB)</i></td></tr>
<tr><th id="7336">7336</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLQNM,</td></tr>
<tr><th id="7337">7337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7338">7338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7339">7339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7340">7340</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7341">7341</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7342">7342</th><td>        <i>// GIR_Coverage, 1108,</i></td></tr>
<tr><th id="7343">7343</th><td>        GIR_Done,</td></tr>
<tr><th id="7344">7344</th><td>      <i>// Label 565: @16835</i></td></tr>
<tr><th id="7345">7345</th><td>      GIM_Reject,</td></tr>
<tr><th id="7346">7346</th><td>    <i>// Label 418: @16836</i></td></tr>
<tr><th id="7347">7347</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 566*/</i> <var>19233</var>,</td></tr>
<tr><th id="7348">7348</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="7349">7349</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 567*/</i> <var>16906</var>, <i>// Rule ID 967 //</i></td></tr>
<tr><th id="7350">7350</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="7351">7351</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_fmaf128_round_to_odd,</td></tr>
<tr><th id="7352">7352</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7353">7353</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7354">7354</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7355">7355</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7356">7356</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7357">7357</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="7358">7358</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="7359">7359</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7360">7360</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="7361">7361</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6405:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi))  =&gt;  (XSMSUBQPO:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="7362">7362</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBQPO,</td></tr>
<tr><th id="7363">7363</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="7364">7364</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="7365">7365</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7366">7366</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7367">7367</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7368">7368</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7369">7369</th><td>        <i>// GIR_Coverage, 967,</i></td></tr>
<tr><th id="7370">7370</th><td>        GIR_Done,</td></tr>
<tr><th id="7371">7371</th><td>      <i>// Label 567: @16906</i></td></tr>
<tr><th id="7372">7372</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 568*/</i> <var>16958</var>, <i>// Rule ID 966 //</i></td></tr>
<tr><th id="7373">7373</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="7374">7374</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_fmaf128_round_to_odd,</td></tr>
<tr><th id="7375">7375</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7376">7376</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7377">7377</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7378">7378</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7379">7379</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7380">7380</th><td>        <i>// (intrinsic_wo_chain:{ *:[f128] } 6405:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi)  =&gt;  (XSMADDQPO:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="7381">7381</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDQPO,</td></tr>
<tr><th id="7382">7382</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="7383">7383</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vTi</i></td></tr>
<tr><th id="7384">7384</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7385">7385</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7386">7386</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7387">7387</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7388">7388</th><td>        <i>// GIR_Coverage, 966,</i></td></tr>
<tr><th id="7389">7389</th><td>        GIR_Done,</td></tr>
<tr><th id="7390">7390</th><td>      <i>// Label 568: @16958</i></td></tr>
<tr><th id="7391">7391</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 569*/</i> <var>17008</var>, <i>// Rule ID 492 //</i></td></tr>
<tr><th id="7392">7392</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="7393">7393</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vshasigmaw,</td></tr>
<tr><th id="7394">7394</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7395">7395</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7396">7396</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7397">7397</th><td>        <i>// MIs[0] ST</i></td></tr>
<tr><th id="7398">7398</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="7399">7399</th><td>        <i>// MIs[0] SIX</i></td></tr>
<tr><th id="7400">7400</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="7401">7401</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6084:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, (timm:{ *:[i32] }):$ST, (timm:{ *:[i32] }):$SIX)  =&gt;  (VSHASIGMAW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, (timm:{ *:[i32] }):$ST, (timm:{ *:[i32] }):$SIX)</i></td></tr>
<tr><th id="7402">7402</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSHASIGMAW,</td></tr>
<tr><th id="7403">7403</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7404">7404</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7405">7405</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ST</i></td></tr>
<tr><th id="7406">7406</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// SIX</i></td></tr>
<tr><th id="7407">7407</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7408">7408</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7409">7409</th><td>        <i>// GIR_Coverage, 492,</i></td></tr>
<tr><th id="7410">7410</th><td>        GIR_Done,</td></tr>
<tr><th id="7411">7411</th><td>      <i>// Label 569: @17008</i></td></tr>
<tr><th id="7412">7412</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 570*/</i> <var>17058</var>, <i>// Rule ID 493 //</i></td></tr>
<tr><th id="7413">7413</th><td>        GIM_CheckFeatures, GIFBS_HasP8Crypto,</td></tr>
<tr><th id="7414">7414</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_crypto_vshasigmad,</td></tr>
<tr><th id="7415">7415</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7416">7416</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7417">7417</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7418">7418</th><td>        <i>// MIs[0] ST</i></td></tr>
<tr><th id="7419">7419</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="7420">7420</th><td>        <i>// MIs[0] SIX</i></td></tr>
<tr><th id="7421">7421</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="7422">7422</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6083:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, (timm:{ *:[i32] }):$ST, (timm:{ *:[i32] }):$SIX)  =&gt;  (VSHASIGMAD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, (timm:{ *:[i32] }):$ST, (timm:{ *:[i32] }):$SIX)</i></td></tr>
<tr><th id="7423">7423</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSHASIGMAD,</td></tr>
<tr><th id="7424">7424</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7425">7425</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7426">7426</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ST</i></td></tr>
<tr><th id="7427">7427</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// SIX</i></td></tr>
<tr><th id="7428">7428</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7429">7429</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7430">7430</th><td>        <i>// GIR_Coverage, 493,</i></td></tr>
<tr><th id="7431">7431</th><td>        GIR_Done,</td></tr>
<tr><th id="7432">7432</th><td>      <i>// Label 570: @17058</i></td></tr>
<tr><th id="7433">7433</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 571*/</i> <var>17109</var>, <i>// Rule ID 1015 //</i></td></tr>
<tr><th id="7434">7434</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7435">7435</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsw,</td></tr>
<tr><th id="7436">7436</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7437">7437</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7438">7438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7439">7439</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7440">7440</th><td>        <i>// MIs[0] UIM</i></td></tr>
<tr><th id="7441">7441</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="7442">7442</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6239:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rB, (timm:{ *:[i32] }):$UIM)  =&gt;  (VINSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vDi, (timm:{ *:[i32] }):$UIM, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7443">7443</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSW,</td></tr>
<tr><th id="7444">7444</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7445">7445</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7446">7446</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// UIM</i></td></tr>
<tr><th id="7447">7447</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7448">7448</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7449">7449</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7450">7450</th><td>        <i>// GIR_Coverage, 1015,</i></td></tr>
<tr><th id="7451">7451</th><td>        GIR_Done,</td></tr>
<tr><th id="7452">7452</th><td>      <i>// Label 571: @17109</i></td></tr>
<tr><th id="7453">7453</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 572*/</i> <var>17160</var>, <i>// Rule ID 1016 //</i></td></tr>
<tr><th id="7454">7454</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7455">7455</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsd,</td></tr>
<tr><th id="7456">7456</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7457">7457</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7458">7458</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7459">7459</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7460">7460</th><td>        <i>// MIs[0] UIM</i></td></tr>
<tr><th id="7461">7461</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="7462">7462</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6232:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vDi, i64:{ *:[i64] }:$rB, (timm:{ *:[i32] }):$UIM)  =&gt;  (VINSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vDi, (timm:{ *:[i32] }):$UIM, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7463">7463</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSD,</td></tr>
<tr><th id="7464">7464</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7465">7465</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7466">7466</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// UIM</i></td></tr>
<tr><th id="7467">7467</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rB</i></td></tr>
<tr><th id="7468">7468</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7469">7469</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7470">7470</th><td>        <i>// GIR_Coverage, 1016,</i></td></tr>
<tr><th id="7471">7471</th><td>        GIR_Done,</td></tr>
<tr><th id="7472">7472</th><td>      <i>// Label 572: @17160</i></td></tr>
<tr><th id="7473">7473</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 573*/</i> <var>17212</var>, <i>// Rule ID 280 //</i></td></tr>
<tr><th id="7474">7474</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7475">7475</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmladduhm,</td></tr>
<tr><th id="7476">7476</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7477">7477</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7478">7478</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7479">7479</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7480">7480</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7481">7481</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6266:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)  =&gt;  (VMLADDUHM:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)</i></td></tr>
<tr><th id="7482">7482</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMLADDUHM,</td></tr>
<tr><th id="7483">7483</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7484">7484</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7485">7485</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7486">7486</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7487">7487</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7488">7488</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7489">7489</th><td>        <i>// GIR_Coverage, 280,</i></td></tr>
<tr><th id="7490">7490</th><td>        GIR_Done,</td></tr>
<tr><th id="7491">7491</th><td>      <i>// Label 573: @17212</i></td></tr>
<tr><th id="7492">7492</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 574*/</i> <var>17264</var>, <i>// Rule ID 281 //</i></td></tr>
<tr><th id="7493">7493</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7494">7494</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vperm,</td></tr>
<tr><th id="7495">7495</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7496">7496</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7497">7497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7498">7498</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7499">7499</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7500">7500</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6297:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v16i8:{ *:[v16i8] }:$vC)  =&gt;  (VPERM:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v16i8:{ *:[v16i8] }:$vC)</i></td></tr>
<tr><th id="7501">7501</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPERM,</td></tr>
<tr><th id="7502">7502</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7503">7503</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7504">7504</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7505">7505</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7506">7506</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7507">7507</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7508">7508</th><td>        <i>// GIR_Coverage, 281,</i></td></tr>
<tr><th id="7509">7509</th><td>        GIR_Done,</td></tr>
<tr><th id="7510">7510</th><td>      <i>// Label 574: @17264</i></td></tr>
<tr><th id="7511">7511</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 575*/</i> <var>17316</var>, <i>// Rule ID 282 //</i></td></tr>
<tr><th id="7512">7512</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7513">7513</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsel,</td></tr>
<tr><th id="7514">7514</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7515">7515</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7516">7516</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7517">7517</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7518">7518</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7519">7519</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6328:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VSEL:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="7520">7520</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSEL,</td></tr>
<tr><th id="7521">7521</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7522">7522</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7523">7523</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7524">7524</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7525">7525</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7526">7526</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7527">7527</th><td>        <i>// GIR_Coverage, 282,</i></td></tr>
<tr><th id="7528">7528</th><td>        GIR_Done,</td></tr>
<tr><th id="7529">7529</th><td>      <i>// Label 575: @17316</i></td></tr>
<tr><th id="7530">7530</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 576*/</i> <var>17368</var>, <i>// Rule ID 333 //</i></td></tr>
<tr><th id="7531">7531</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7532">7532</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsummbm,</td></tr>
<tr><th id="7533">7533</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7534">7534</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7535">7535</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7536">7536</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7537">7537</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7538">7538</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6268:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMMBM:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="7539">7539</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMMBM,</td></tr>
<tr><th id="7540">7540</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7541">7541</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7542">7542</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7543">7543</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7544">7544</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7545">7545</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7546">7546</th><td>        <i>// GIR_Coverage, 333,</i></td></tr>
<tr><th id="7547">7547</th><td>        GIR_Done,</td></tr>
<tr><th id="7548">7548</th><td>      <i>// Label 576: @17368</i></td></tr>
<tr><th id="7549">7549</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 577*/</i> <var>17420</var>, <i>// Rule ID 334 //</i></td></tr>
<tr><th id="7550">7550</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7551">7551</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumshm,</td></tr>
<tr><th id="7552">7552</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7553">7553</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7554">7554</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7555">7555</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7556">7556</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7557">7557</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6269:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMSHM:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="7558">7558</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMSHM,</td></tr>
<tr><th id="7559">7559</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7560">7560</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7561">7561</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7562">7562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7563">7563</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7564">7564</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7565">7565</th><td>        <i>// GIR_Coverage, 334,</i></td></tr>
<tr><th id="7566">7566</th><td>        GIR_Done,</td></tr>
<tr><th id="7567">7567</th><td>      <i>// Label 577: @17420</i></td></tr>
<tr><th id="7568">7568</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 578*/</i> <var>17472</var>, <i>// Rule ID 335 //</i></td></tr>
<tr><th id="7569">7569</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7570">7570</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumubm,</td></tr>
<tr><th id="7571">7571</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7572">7572</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7573">7573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7574">7574</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7575">7575</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7576">7576</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6271:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMUBM:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="7577">7577</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMUBM,</td></tr>
<tr><th id="7578">7578</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7579">7579</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7580">7580</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7581">7581</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7582">7582</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7583">7583</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7584">7584</th><td>        <i>// GIR_Coverage, 335,</i></td></tr>
<tr><th id="7585">7585</th><td>        GIR_Done,</td></tr>
<tr><th id="7586">7586</th><td>      <i>// Label 578: @17472</i></td></tr>
<tr><th id="7587">7587</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 579*/</i> <var>17524</var>, <i>// Rule ID 336 //</i></td></tr>
<tr><th id="7588">7588</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="7589">7589</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumuhm,</td></tr>
<tr><th id="7590">7590</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7591">7591</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7592">7592</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7593">7593</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7594">7594</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7595">7595</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6273:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMUHM:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="7596">7596</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMUHM,</td></tr>
<tr><th id="7597">7597</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7598">7598</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7599">7599</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7600">7600</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7601">7601</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7602">7602</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7603">7603</th><td>        <i>// GIR_Coverage, 336,</i></td></tr>
<tr><th id="7604">7604</th><td>        GIR_Done,</td></tr>
<tr><th id="7605">7605</th><td>      <i>// Label 579: @17524</i></td></tr>
<tr><th id="7606">7606</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 580*/</i> <var>17576</var>, <i>// Rule ID 455 //</i></td></tr>
<tr><th id="7607">7607</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="7608">7608</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddeuqm,</td></tr>
<tr><th id="7609">7609</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7610">7610</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7611">7611</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7612">7612</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7613">7613</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7614">7614</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6116:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VADDEUQM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="7615">7615</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDEUQM,</td></tr>
<tr><th id="7616">7616</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7617">7617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7618">7618</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7619">7619</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7620">7620</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7621">7621</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7622">7622</th><td>        <i>// GIR_Coverage, 455,</i></td></tr>
<tr><th id="7623">7623</th><td>        GIR_Done,</td></tr>
<tr><th id="7624">7624</th><td>      <i>// Label 580: @17576</i></td></tr>
<tr><th id="7625">7625</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 581*/</i> <var>17628</var>, <i>// Rule ID 457 //</i></td></tr>
<tr><th id="7626">7626</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="7627">7627</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vaddecuq,</td></tr>
<tr><th id="7628">7628</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7629">7629</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7630">7630</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7631">7631</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7632">7632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7633">7633</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6115:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VADDECUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="7634">7634</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDECUQ,</td></tr>
<tr><th id="7635">7635</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7636">7636</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7637">7637</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7638">7638</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7639">7639</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7640">7640</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7641">7641</th><td>        <i>// GIR_Coverage, 457,</i></td></tr>
<tr><th id="7642">7642</th><td>        GIR_Done,</td></tr>
<tr><th id="7643">7643</th><td>      <i>// Label 581: @17628</i></td></tr>
<tr><th id="7644">7644</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 582*/</i> <var>17680</var>, <i>// Rule ID 460 //</i></td></tr>
<tr><th id="7645">7645</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="7646">7646</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubeuqm,</td></tr>
<tr><th id="7647">7647</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7648">7648</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7649">7649</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7650">7650</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7651">7651</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7652">7652</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6357:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VSUBEUQM:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="7653">7653</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBEUQM,</td></tr>
<tr><th id="7654">7654</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7655">7655</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7656">7656</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7657">7657</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7658">7658</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7659">7659</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7660">7660</th><td>        <i>// GIR_Coverage, 460,</i></td></tr>
<tr><th id="7661">7661</th><td>        GIR_Done,</td></tr>
<tr><th id="7662">7662</th><td>      <i>// Label 582: @17680</i></td></tr>
<tr><th id="7663">7663</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 583*/</i> <var>17732</var>, <i>// Rule ID 462 //</i></td></tr>
<tr><th id="7664">7664</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="7665">7665</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsubecuq,</td></tr>
<tr><th id="7666">7666</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7667">7667</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7668">7668</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7669">7669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7670">7670</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7671">7671</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6356:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VSUBECUQ:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="7672">7672</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBECUQ,</td></tr>
<tr><th id="7673">7673</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7674">7674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7675">7675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7676">7676</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7677">7677</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7678">7678</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7679">7679</th><td>        <i>// GIR_Coverage, 462,</i></td></tr>
<tr><th id="7680">7680</th><td>        GIR_Done,</td></tr>
<tr><th id="7681">7681</th><td>      <i>// Label 583: @17732</i></td></tr>
<tr><th id="7682">7682</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 584*/</i> <var>17784</var>, <i>// Rule ID 499 //</i></td></tr>
<tr><th id="7683">7683</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="7684">7684</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumudm,</td></tr>
<tr><th id="7685">7685</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7686">7686</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7687">7687</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7688">7688</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="7689">7689</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7690">7690</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6272:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VMSUMUDM:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="7691">7691</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMUDM,</td></tr>
<tr><th id="7692">7692</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7693">7693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7694">7694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7695">7695</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="7696">7696</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7697">7697</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7698">7698</th><td>        <i>// GIR_Coverage, 499,</i></td></tr>
<tr><th id="7699">7699</th><td>        GIR_Done,</td></tr>
<tr><th id="7700">7700</th><td>      <i>// Label 584: @17784</i></td></tr>
<tr><th id="7701">7701</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 585*/</i> <var>17836</var>, <i>// Rule ID 531 //</i></td></tr>
<tr><th id="7702">7702</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="7703">7703</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlwmi,</td></tr>
<tr><th id="7704">7704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7705">7705</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7706">7706</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7707">7707</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7708">7708</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7709">7709</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6325:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v4i32:{ *:[v4i32] }:$vDi)  =&gt;  (VRLWMI:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, v4i32:{ *:[v4i32] }:$vDi)</i></td></tr>
<tr><th id="7710">7710</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLWMI,</td></tr>
<tr><th id="7711">7711</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7712">7712</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7713">7713</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7714">7714</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vDi</i></td></tr>
<tr><th id="7715">7715</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7716">7716</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7717">7717</th><td>        <i>// GIR_Coverage, 531,</i></td></tr>
<tr><th id="7718">7718</th><td>        GIR_Done,</td></tr>
<tr><th id="7719">7719</th><td>      <i>// Label 585: @17836</i></td></tr>
<tr><th id="7720">7720</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 586*/</i> <var>17888</var>, <i>// Rule ID 533 //</i></td></tr>
<tr><th id="7721">7721</th><td>        GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="7722">7722</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrldmi,</td></tr>
<tr><th id="7723">7723</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7724">7724</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7725">7725</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7726">7726</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7727">7727</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7728">7728</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6319:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v2i64:{ *:[v2i64] }:$vDi)  =&gt;  (VRLDMI:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v2i64:{ *:[v2i64] }:$vDi)</i></td></tr>
<tr><th id="7729">7729</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLDMI,</td></tr>
<tr><th id="7730">7730</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7731">7731</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="7732">7732</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="7733">7733</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vDi</i></td></tr>
<tr><th id="7734">7734</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7735">7735</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7736">7736</th><td>        <i>// GIR_Coverage, 533,</i></td></tr>
<tr><th id="7737">7737</th><td>        GIR_Done,</td></tr>
<tr><th id="7738">7738</th><td>      <i>// Label 586: @17888</i></td></tr>
<tr><th id="7739">7739</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 587*/</i> <var>17940</var>, <i>// Rule ID 1017 //</i></td></tr>
<tr><th id="7740">7740</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7741">7741</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsbvlx,</td></tr>
<tr><th id="7742">7742</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7743">7743</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7744">7744</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7745">7745</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7746">7746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7747">7747</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6230:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VINSBVLX:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="7748">7748</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSBVLX,</td></tr>
<tr><th id="7749">7749</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7750">7750</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7751">7751</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7752">7752</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7753">7753</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7754">7754</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7755">7755</th><td>        <i>// GIR_Coverage, 1017,</i></td></tr>
<tr><th id="7756">7756</th><td>        GIR_Done,</td></tr>
<tr><th id="7757">7757</th><td>      <i>// Label 587: @17940</i></td></tr>
<tr><th id="7758">7758</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 588*/</i> <var>17992</var>, <i>// Rule ID 1018 //</i></td></tr>
<tr><th id="7759">7759</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7760">7760</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsbvrx,</td></tr>
<tr><th id="7761">7761</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7762">7762</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7763">7763</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7764">7764</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7765">7765</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7766">7766</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6231:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VINSBVRX:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="7767">7767</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSBVRX,</td></tr>
<tr><th id="7768">7768</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7769">7769</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7770">7770</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7771">7771</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7772">7772</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7773">7773</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7774">7774</th><td>        <i>// GIR_Coverage, 1018,</i></td></tr>
<tr><th id="7775">7775</th><td>        GIR_Done,</td></tr>
<tr><th id="7776">7776</th><td>      <i>// Label 588: @17992</i></td></tr>
<tr><th id="7777">7777</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 589*/</i> <var>18044</var>, <i>// Rule ID 1019 //</i></td></tr>
<tr><th id="7778">7778</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7779">7779</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinshvlx,</td></tr>
<tr><th id="7780">7780</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7781">7781</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7782">7782</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7783">7783</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7784">7784</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7785">7785</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6237:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VINSHVLX:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="7786">7786</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSHVLX,</td></tr>
<tr><th id="7787">7787</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7788">7788</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7789">7789</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7790">7790</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7791">7791</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7792">7792</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7793">7793</th><td>        <i>// GIR_Coverage, 1019,</i></td></tr>
<tr><th id="7794">7794</th><td>        GIR_Done,</td></tr>
<tr><th id="7795">7795</th><td>      <i>// Label 589: @18044</i></td></tr>
<tr><th id="7796">7796</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 590*/</i> <var>18096</var>, <i>// Rule ID 1020 //</i></td></tr>
<tr><th id="7797">7797</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7798">7798</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinshvrx,</td></tr>
<tr><th id="7799">7799</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7800">7800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7801">7801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7802">7802</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7803">7803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7804">7804</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6238:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VINSHVRX:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="7805">7805</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSHVRX,</td></tr>
<tr><th id="7806">7806</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7807">7807</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7808">7808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7809">7809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7810">7810</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7811">7811</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7812">7812</th><td>        <i>// GIR_Coverage, 1020,</i></td></tr>
<tr><th id="7813">7813</th><td>        GIR_Done,</td></tr>
<tr><th id="7814">7814</th><td>      <i>// Label 590: @18096</i></td></tr>
<tr><th id="7815">7815</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 591*/</i> <var>18148</var>, <i>// Rule ID 1021 //</i></td></tr>
<tr><th id="7816">7816</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7817">7817</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinswvlx,</td></tr>
<tr><th id="7818">7818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7819">7819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7820">7820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7821">7821</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7822">7822</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7823">7823</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6242:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VINSWVLX:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="7824">7824</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSWVLX,</td></tr>
<tr><th id="7825">7825</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7826">7826</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7827">7827</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7828">7828</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7829">7829</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7830">7830</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7831">7831</th><td>        <i>// GIR_Coverage, 1021,</i></td></tr>
<tr><th id="7832">7832</th><td>        GIR_Done,</td></tr>
<tr><th id="7833">7833</th><td>      <i>// Label 591: @18148</i></td></tr>
<tr><th id="7834">7834</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 592*/</i> <var>18200</var>, <i>// Rule ID 1022 //</i></td></tr>
<tr><th id="7835">7835</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7836">7836</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinswvrx,</td></tr>
<tr><th id="7837">7837</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7838">7838</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7839">7839</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7840">7840</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7841">7841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7842">7842</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6243:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VINSWVRX:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="7843">7843</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSWVRX,</td></tr>
<tr><th id="7844">7844</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7845">7845</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7846">7846</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7847">7847</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vB</i></td></tr>
<tr><th id="7848">7848</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7849">7849</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7850">7850</th><td>        <i>// GIR_Coverage, 1022,</i></td></tr>
<tr><th id="7851">7851</th><td>        GIR_Done,</td></tr>
<tr><th id="7852">7852</th><td>      <i>// Label 592: @18200</i></td></tr>
<tr><th id="7853">7853</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 593*/</i> <var>18252</var>, <i>// Rule ID 1023 //</i></td></tr>
<tr><th id="7854">7854</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7855">7855</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsblx,</td></tr>
<tr><th id="7856">7856</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7857">7857</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7858">7858</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7859">7859</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7860">7860</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7861">7861</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6228:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSBLX:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7862">7862</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSBLX,</td></tr>
<tr><th id="7863">7863</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7864">7864</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7865">7865</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7866">7866</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7867">7867</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7868">7868</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7869">7869</th><td>        <i>// GIR_Coverage, 1023,</i></td></tr>
<tr><th id="7870">7870</th><td>        GIR_Done,</td></tr>
<tr><th id="7871">7871</th><td>      <i>// Label 593: @18252</i></td></tr>
<tr><th id="7872">7872</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 594*/</i> <var>18304</var>, <i>// Rule ID 1024 //</i></td></tr>
<tr><th id="7873">7873</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7874">7874</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsbrx,</td></tr>
<tr><th id="7875">7875</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7876">7876</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7877">7877</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7878">7878</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7879">7879</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7880">7880</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 6229:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSBRX:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7881">7881</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSBRX,</td></tr>
<tr><th id="7882">7882</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7883">7883</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7884">7884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7885">7885</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7886">7886</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7887">7887</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7888">7888</th><td>        <i>// GIR_Coverage, 1024,</i></td></tr>
<tr><th id="7889">7889</th><td>        GIR_Done,</td></tr>
<tr><th id="7890">7890</th><td>      <i>// Label 594: @18304</i></td></tr>
<tr><th id="7891">7891</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 595*/</i> <var>18356</var>, <i>// Rule ID 1025 //</i></td></tr>
<tr><th id="7892">7892</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7893">7893</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinshlx,</td></tr>
<tr><th id="7894">7894</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7895">7895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7896">7896</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7897">7897</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7898">7898</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7899">7899</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6235:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSHLX:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7900">7900</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSHLX,</td></tr>
<tr><th id="7901">7901</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7902">7902</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7903">7903</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7904">7904</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7905">7905</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7906">7906</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7907">7907</th><td>        <i>// GIR_Coverage, 1025,</i></td></tr>
<tr><th id="7908">7908</th><td>        GIR_Done,</td></tr>
<tr><th id="7909">7909</th><td>      <i>// Label 595: @18356</i></td></tr>
<tr><th id="7910">7910</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 596*/</i> <var>18408</var>, <i>// Rule ID 1026 //</i></td></tr>
<tr><th id="7911">7911</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7912">7912</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinshrx,</td></tr>
<tr><th id="7913">7913</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7914">7914</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7915">7915</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7916">7916</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7917">7917</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7918">7918</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 6236:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSHRX:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7919">7919</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSHRX,</td></tr>
<tr><th id="7920">7920</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7921">7921</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7922">7922</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7923">7923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7924">7924</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7925">7925</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7926">7926</th><td>        <i>// GIR_Coverage, 1026,</i></td></tr>
<tr><th id="7927">7927</th><td>        GIR_Done,</td></tr>
<tr><th id="7928">7928</th><td>      <i>// Label 596: @18408</i></td></tr>
<tr><th id="7929">7929</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 597*/</i> <var>18460</var>, <i>// Rule ID 1027 //</i></td></tr>
<tr><th id="7930">7930</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7931">7931</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinswlx,</td></tr>
<tr><th id="7932">7932</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7933">7933</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7934">7934</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7935">7935</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7936">7936</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7937">7937</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6240:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSWLX:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7938">7938</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSWLX,</td></tr>
<tr><th id="7939">7939</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7940">7940</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7941">7941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7942">7942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7943">7943</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7944">7944</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7945">7945</th><td>        <i>// GIR_Coverage, 1027,</i></td></tr>
<tr><th id="7946">7946</th><td>        GIR_Done,</td></tr>
<tr><th id="7947">7947</th><td>      <i>// Label 597: @18460</i></td></tr>
<tr><th id="7948">7948</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 598*/</i> <var>18512</var>, <i>// Rule ID 1028 //</i></td></tr>
<tr><th id="7949">7949</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7950">7950</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinswrx,</td></tr>
<tr><th id="7951">7951</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7952">7952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7953">7953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7954">7954</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="7955">7955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7956">7956</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 6241:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (VINSWRX:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vDi, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="7957">7957</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSWRX,</td></tr>
<tr><th id="7958">7958</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7959">7959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7960">7960</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7961">7961</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7962">7962</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7963">7963</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7964">7964</th><td>        <i>// GIR_Coverage, 1028,</i></td></tr>
<tr><th id="7965">7965</th><td>        GIR_Done,</td></tr>
<tr><th id="7966">7966</th><td>      <i>// Label 598: @18512</i></td></tr>
<tr><th id="7967">7967</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 599*/</i> <var>18564</var>, <i>// Rule ID 1029 //</i></td></tr>
<tr><th id="7968">7968</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7969">7969</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsdlx,</td></tr>
<tr><th id="7970">7970</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7971">7971</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7972">7972</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7973">7973</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7974">7974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7975">7975</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6233:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vDi, i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (VINSDLX:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vDi, i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7976">7976</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSDLX,</td></tr>
<tr><th id="7977">7977</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7978">7978</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7979">7979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7980">7980</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="7981">7981</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7982">7982</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7983">7983</th><td>        <i>// GIR_Coverage, 1029,</i></td></tr>
<tr><th id="7984">7984</th><td>        GIR_Done,</td></tr>
<tr><th id="7985">7985</th><td>      <i>// Label 599: @18564</i></td></tr>
<tr><th id="7986">7986</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 600*/</i> <var>18616</var>, <i>// Rule ID 1030 //</i></td></tr>
<tr><th id="7987">7987</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="7988">7988</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vinsdrx,</td></tr>
<tr><th id="7989">7989</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7990">7990</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7991">7991</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7992">7992</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="7993">7993</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="7994">7994</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6234:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vDi, i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (VINSDRX:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vDi, i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="7995">7995</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VINSDRX,</td></tr>
<tr><th id="7996">7996</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="7997">7997</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vDi</i></td></tr>
<tr><th id="7998">7998</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rA</i></td></tr>
<tr><th id="7999">7999</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rB</i></td></tr>
<tr><th id="8000">8000</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8001">8001</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8002">8002</th><td>        <i>// GIR_Coverage, 1030,</i></td></tr>
<tr><th id="8003">8003</th><td>        GIR_Done,</td></tr>
<tr><th id="8004">8004</th><td>      <i>// Label 600: @18616</i></td></tr>
<tr><th id="8005">8005</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 601*/</i> <var>18668</var>, <i>// Rule ID 1051 //</i></td></tr>
<tr><th id="8006">8006</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8007">8007</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextdubvlx,</td></tr>
<tr><th id="8008">8008</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8009">8009</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8010">8010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8011">8011</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8012">8012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8013">8013</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6209:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUBVLX:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8014">8014</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUBVLX,</td></tr>
<tr><th id="8015">8015</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8016">8016</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8017">8017</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8018">8018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8019">8019</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8020">8020</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8021">8021</th><td>        <i>// GIR_Coverage, 1051,</i></td></tr>
<tr><th id="8022">8022</th><td>        GIR_Done,</td></tr>
<tr><th id="8023">8023</th><td>      <i>// Label 601: @18668</i></td></tr>
<tr><th id="8024">8024</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 602*/</i> <var>18720</var>, <i>// Rule ID 1052 //</i></td></tr>
<tr><th id="8025">8025</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8026">8026</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextdubvrx,</td></tr>
<tr><th id="8027">8027</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8028">8028</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8029">8029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8030">8030</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8031">8031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8032">8032</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6210:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUBVRX:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$vA, v16i8:{ *:[v16i8] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8033">8033</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUBVRX,</td></tr>
<tr><th id="8034">8034</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8035">8035</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8036">8036</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8037">8037</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8038">8038</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8039">8039</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8040">8040</th><td>        <i>// GIR_Coverage, 1052,</i></td></tr>
<tr><th id="8041">8041</th><td>        GIR_Done,</td></tr>
<tr><th id="8042">8042</th><td>      <i>// Label 602: @18720</i></td></tr>
<tr><th id="8043">8043</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 603*/</i> <var>18772</var>, <i>// Rule ID 1053 //</i></td></tr>
<tr><th id="8044">8044</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8045">8045</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextduhvlx,</td></tr>
<tr><th id="8046">8046</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8047">8047</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8048">8048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8049">8049</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8050">8050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8051">8051</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6211:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUHVLX:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8052">8052</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUHVLX,</td></tr>
<tr><th id="8053">8053</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8054">8054</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8055">8055</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8056">8056</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8057">8057</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8058">8058</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8059">8059</th><td>        <i>// GIR_Coverage, 1053,</i></td></tr>
<tr><th id="8060">8060</th><td>        GIR_Done,</td></tr>
<tr><th id="8061">8061</th><td>      <i>// Label 603: @18772</i></td></tr>
<tr><th id="8062">8062</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 604*/</i> <var>18824</var>, <i>// Rule ID 1054 //</i></td></tr>
<tr><th id="8063">8063</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8064">8064</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextduhvrx,</td></tr>
<tr><th id="8065">8065</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8066">8066</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8067">8067</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8068">8068</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8069">8069</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8070">8070</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6212:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUHVRX:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8071">8071</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUHVRX,</td></tr>
<tr><th id="8072">8072</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8073">8073</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8074">8074</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8075">8075</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8076">8076</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8077">8077</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8078">8078</th><td>        <i>// GIR_Coverage, 1054,</i></td></tr>
<tr><th id="8079">8079</th><td>        GIR_Done,</td></tr>
<tr><th id="8080">8080</th><td>      <i>// Label 604: @18824</i></td></tr>
<tr><th id="8081">8081</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 605*/</i> <var>18876</var>, <i>// Rule ID 1055 //</i></td></tr>
<tr><th id="8082">8082</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8083">8083</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextduwvlx,</td></tr>
<tr><th id="8084">8084</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8085">8085</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8086">8086</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8087">8087</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8088">8088</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8089">8089</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6213:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUWVLX:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8090">8090</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUWVLX,</td></tr>
<tr><th id="8091">8091</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8092">8092</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8093">8093</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8094">8094</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8095">8095</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8096">8096</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8097">8097</th><td>        <i>// GIR_Coverage, 1055,</i></td></tr>
<tr><th id="8098">8098</th><td>        GIR_Done,</td></tr>
<tr><th id="8099">8099</th><td>      <i>// Label 605: @18876</i></td></tr>
<tr><th id="8100">8100</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 606*/</i> <var>18928</var>, <i>// Rule ID 1056 //</i></td></tr>
<tr><th id="8101">8101</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8102">8102</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextduwvrx,</td></tr>
<tr><th id="8103">8103</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8104">8104</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8105">8105</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8106">8106</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8107">8107</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8108">8108</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6214:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDUWVRX:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8109">8109</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDUWVRX,</td></tr>
<tr><th id="8110">8110</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8111">8111</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8112">8112</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8113">8113</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8114">8114</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8115">8115</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8116">8116</th><td>        <i>// GIR_Coverage, 1056,</i></td></tr>
<tr><th id="8117">8117</th><td>        GIR_Done,</td></tr>
<tr><th id="8118">8118</th><td>      <i>// Label 606: @18928</i></td></tr>
<tr><th id="8119">8119</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 607*/</i> <var>18980</var>, <i>// Rule ID 1057 //</i></td></tr>
<tr><th id="8120">8120</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8121">8121</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextddvlx,</td></tr>
<tr><th id="8122">8122</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8123">8123</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8124">8124</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8125">8125</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8126">8126</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8127">8127</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6207:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDDVLX:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8128">8128</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDDVLX,</td></tr>
<tr><th id="8129">8129</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8130">8130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8131">8131</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8132">8132</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8133">8133</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8134">8134</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8135">8135</th><td>        <i>// GIR_Coverage, 1057,</i></td></tr>
<tr><th id="8136">8136</th><td>        GIR_Done,</td></tr>
<tr><th id="8137">8137</th><td>      <i>// Label 607: @18980</i></td></tr>
<tr><th id="8138">8138</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 608*/</i> <var>19032</var>, <i>// Rule ID 1058 //</i></td></tr>
<tr><th id="8139">8139</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8140">8140</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vextddvrx,</td></tr>
<tr><th id="8141">8141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8142">8142</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8143">8143</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8144">8144</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8145">8145</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8146">8146</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6208:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, i32:{ *:[i32] }:$rC)  =&gt;  (VEXTDDVRX:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, i32:{ *:[i32] }:$rC)</i></td></tr>
<tr><th id="8147">8147</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VEXTDDVRX,</td></tr>
<tr><th id="8148">8148</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8149">8149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8150">8150</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8151">8151</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rC</i></td></tr>
<tr><th id="8152">8152</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8153">8153</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8154">8154</th><td>        <i>// GIR_Coverage, 1058,</i></td></tr>
<tr><th id="8155">8155</th><td>        GIR_Done,</td></tr>
<tr><th id="8156">8156</th><td>      <i>// Label 608: @19032</i></td></tr>
<tr><th id="8157">8157</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 609*/</i> <var>19084</var>, <i>// Rule ID 1094 //</i></td></tr>
<tr><th id="8158">8158</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8159">8159</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumcud,</td></tr>
<tr><th id="8160">8160</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8161">8161</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8162">8162</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8163">8163</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8164">8164</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8165">8165</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6267:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v1i128:{ *:[v1i128] }:$vC)  =&gt;  (VMSUMCUD:{ *:[v1i128] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB, v1i128:{ *:[v1i128] }:$vC)</i></td></tr>
<tr><th id="8166">8166</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMCUD,</td></tr>
<tr><th id="8167">8167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8168">8168</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8169">8169</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8170">8170</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="8171">8171</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8172">8172</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8173">8173</th><td>        <i>// GIR_Coverage, 1094,</i></td></tr>
<tr><th id="8174">8174</th><td>        GIR_Done,</td></tr>
<tr><th id="8175">8175</th><td>      <i>// Label 609: @19084</i></td></tr>
<tr><th id="8176">8176</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 610*/</i> <var>19136</var>, <i>// Rule ID 1109 //</i></td></tr>
<tr><th id="8177">8177</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8178">8178</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vrlqmi,</td></tr>
<tr><th id="8179">8179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8180">8180</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8181">8181</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8182">8182</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="8183">8183</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8184">8184</th><td>        <i>// (intrinsic_wo_chain:{ *:[v1i128] } 6322:{ *:[iPTR] }, v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vDi)  =&gt;  (VRLQMI:{ *:[v1i128] } v1i128:{ *:[v1i128] }:$vA, v1i128:{ *:[v1i128] }:$vB, v1i128:{ *:[v1i128] }:$vDi)</i></td></tr>
<tr><th id="8185">8185</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VRLQMI,</td></tr>
<tr><th id="8186">8186</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8187">8187</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8188">8188</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8189">8189</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vDi</i></td></tr>
<tr><th id="8190">8190</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8191">8191</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8192">8192</th><td>        <i>// GIR_Coverage, 1109,</i></td></tr>
<tr><th id="8193">8193</th><td>        GIR_Done,</td></tr>
<tr><th id="8194">8194</th><td>      <i>// Label 610: @19136</i></td></tr>
<tr><th id="8195">8195</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 611*/</i> <var>19184</var>, <i>// Rule ID 1009 //</i></td></tr>
<tr><th id="8196">8196</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8197">8197</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsldbi,</td></tr>
<tr><th id="8198">8198</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8199">8199</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8200">8200</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8201">8201</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8202">8202</th><td>        <i>// MIs[0] SH</i></td></tr>
<tr><th id="8203">8203</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8204">8204</th><td><i>        // (intrinsic_wo_chain:{ *:[v16i8] } 6331:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$VRA, v16i8:{ *:[v16i8] }:$VRB, i32:{ *:[i32] }:$SH)  =&gt;  (VSLDBI:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$VRA, v16i8:{ *:[v16i8] }:$VRB, i32:{ *:[i32] }:$SH)</i></td></tr>
<tr><th id="8205">8205</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSLDBI,</td></tr>
<tr><th id="8206">8206</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// VRT</i></td></tr>
<tr><th id="8207">8207</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// VRA</i></td></tr>
<tr><th id="8208">8208</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// VRB</i></td></tr>
<tr><th id="8209">8209</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// SH</i></td></tr>
<tr><th id="8210">8210</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8211">8211</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8212">8212</th><td>        <i>// GIR_Coverage, 1009,</i></td></tr>
<tr><th id="8213">8213</th><td>        GIR_Done,</td></tr>
<tr><th id="8214">8214</th><td>      <i>// Label 611: @19184</i></td></tr>
<tr><th id="8215">8215</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 612*/</i> <var>19232</var>, <i>// Rule ID 1010 //</i></td></tr>
<tr><th id="8216">8216</th><td>        GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8217">8217</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsrdbi,</td></tr>
<tr><th id="8218">8218</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8219">8219</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8220">8220</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8221">8221</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8222">8222</th><td>        <i>// MIs[0] SH</i></td></tr>
<tr><th id="8223">8223</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8224">8224</th><td><i>        // (intrinsic_wo_chain:{ *:[v16i8] } 6341:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$VRA, v16i8:{ *:[v16i8] }:$VRB, i32:{ *:[i32] }:$SH)  =&gt;  (VSRDBI:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$VRA, v16i8:{ *:[v16i8] }:$VRB, i32:{ *:[i32] }:$SH)</i></td></tr>
<tr><th id="8225">8225</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSRDBI,</td></tr>
<tr><th id="8226">8226</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// VRT</i></td></tr>
<tr><th id="8227">8227</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// VRA</i></td></tr>
<tr><th id="8228">8228</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// VRB</i></td></tr>
<tr><th id="8229">8229</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// SH</i></td></tr>
<tr><th id="8230">8230</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8231">8231</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8232">8232</th><td>        <i>// GIR_Coverage, 1010,</i></td></tr>
<tr><th id="8233">8233</th><td>        GIR_Done,</td></tr>
<tr><th id="8234">8234</th><td>      <i>// Label 612: @19232</i></td></tr>
<tr><th id="8235">8235</th><td>      GIM_Reject,</td></tr>
<tr><th id="8236">8236</th><td>    <i>// Label 566: @19233</i></td></tr>
<tr><th id="8237">8237</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 613*/</i> <var>19295</var>, <i>// Rule ID 1066 //</i></td></tr>
<tr><th id="8238">8238</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="8239">8239</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>6</var>,</td></tr>
<tr><th id="8240">8240</th><td>      GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_vsx_xxeval,</td></tr>
<tr><th id="8241">8241</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8242">8242</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8243">8243</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8244">8244</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8245">8245</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="8246">8246</th><td>      <i>// MIs[0] IMM</i></td></tr>
<tr><th id="8247">8247</th><td>      GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>5</var>,</td></tr>
<tr><th id="8248">8248</th><td>      <i>// (intrinsic_wo_chain:{ *:[v2i64] } 6578:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$XA, v2i64:{ *:[v2i64] }:$XB, v2i64:{ *:[v2i64] }:$XC, (timm:{ *:[i32] }):$IMM)  =&gt;  (XXEVAL:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$XA, v2i64:{ *:[v2i64] }:$XB, v2i64:{ *:[v2i64] }:$XC, (timm:{ *:[i32] }):$IMM)</i></td></tr>
<tr><th id="8249">8249</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXEVAL,</td></tr>
<tr><th id="8250">8250</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="8251">8251</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="8252">8252</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XB</i></td></tr>
<tr><th id="8253">8253</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// XC</i></td></tr>
<tr><th id="8254">8254</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// IMM</i></td></tr>
<tr><th id="8255">8255</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8256">8256</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8257">8257</th><td>      <i>// GIR_Coverage, 1066,</i></td></tr>
<tr><th id="8258">8258</th><td>      GIR_Done,</td></tr>
<tr><th id="8259">8259</th><td>    <i>// Label 613: @19295</i></td></tr>
<tr><th id="8260">8260</th><td>    GIM_Reject,</td></tr>
<tr><th id="8261">8261</th><td>    <i>// Label 17: @19296</i></td></tr>
<tr><th id="8262">8262</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 614*/</i> <var>19444</var>,</td></tr>
<tr><th id="8263">8263</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>1</var>,</td></tr>
<tr><th id="8264">8264</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 615*/</i> <var>19321</var>, <i>// Rule ID 253 //</i></td></tr>
<tr><th id="8265">8265</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8266">8266</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dssall,</td></tr>
<tr><th id="8267">8267</th><td>        <i>// (intrinsic_void 6086:{ *:[iPTR] })  =&gt;  (DSSALL)</i></td></tr>
<tr><th id="8268">8268</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSSALL,</td></tr>
<tr><th id="8269">8269</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8270">8270</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8271">8271</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8272">8272</th><td>        <i>// GIR_Coverage, 253,</i></td></tr>
<tr><th id="8273">8273</th><td>        GIR_Done,</td></tr>
<tr><th id="8274">8274</th><td>      <i>// Label 615: @19321</i></td></tr>
<tr><th id="8275">8275</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 616*/</i> <var>19344</var>, <i>// Rule ID 1134 //</i></td></tr>
<tr><th id="8276">8276</th><td>        GIM_CheckFeatures, GIFBS_HasSYNC,</td></tr>
<tr><th id="8277">8277</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_sync,</td></tr>
<tr><th id="8278">8278</th><td>        <i>// (intrinsic_void 6490:{ *:[iPTR] })  =&gt;  (SYNC 0:{ *:[i32] })</i></td></tr>
<tr><th id="8279">8279</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SYNC,</td></tr>
<tr><th id="8280">8280</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="8281">8281</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8282">8282</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8283">8283</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8284">8284</th><td>        <i>// GIR_Coverage, 1134,</i></td></tr>
<tr><th id="8285">8285</th><td>        GIR_Done,</td></tr>
<tr><th id="8286">8286</th><td>      <i>// Label 616: @19344</i></td></tr>
<tr><th id="8287">8287</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 617*/</i> <var>19367</var>, <i>// Rule ID 1135 //</i></td></tr>
<tr><th id="8288">8288</th><td>        GIM_CheckFeatures, GIFBS_HasSYNC,</td></tr>
<tr><th id="8289">8289</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_lwsync,</td></tr>
<tr><th id="8290">8290</th><td>        <i>// (intrinsic_void 6411:{ *:[iPTR] })  =&gt;  (SYNC 1:{ *:[i32] })</i></td></tr>
<tr><th id="8291">8291</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SYNC,</td></tr>
<tr><th id="8292">8292</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="8293">8293</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8294">8294</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8295">8295</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8296">8296</th><td>        <i>// GIR_Coverage, 1135,</i></td></tr>
<tr><th id="8297">8297</th><td>        GIR_Done,</td></tr>
<tr><th id="8298">8298</th><td>      <i>// Label 617: @19367</i></td></tr>
<tr><th id="8299">8299</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 618*/</i> <var>19387</var>, <i>// Rule ID 1136 //</i></td></tr>
<tr><th id="8300">8300</th><td>        GIM_CheckFeatures, GIFBS_HasOnlyMSYNC,</td></tr>
<tr><th id="8301">8301</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_sync,</td></tr>
<tr><th id="8302">8302</th><td>        <i>// (intrinsic_void 6490:{ *:[iPTR] })  =&gt;  (MSYNC)</i></td></tr>
<tr><th id="8303">8303</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MSYNC,</td></tr>
<tr><th id="8304">8304</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8305">8305</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8306">8306</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8307">8307</th><td>        <i>// GIR_Coverage, 1136,</i></td></tr>
<tr><th id="8308">8308</th><td>        GIR_Done,</td></tr>
<tr><th id="8309">8309</th><td>      <i>// Label 618: @19387</i></td></tr>
<tr><th id="8310">8310</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 619*/</i> <var>19407</var>, <i>// Rule ID 1137 //</i></td></tr>
<tr><th id="8311">8311</th><td>        GIM_CheckFeatures, GIFBS_HasOnlyMSYNC,</td></tr>
<tr><th id="8312">8312</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_lwsync,</td></tr>
<tr><th id="8313">8313</th><td>        <i>// (intrinsic_void 6411:{ *:[iPTR] })  =&gt;  (MSYNC)</i></td></tr>
<tr><th id="8314">8314</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MSYNC,</td></tr>
<tr><th id="8315">8315</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8316">8316</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8317">8317</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8318">8318</th><td>        <i>// GIR_Coverage, 1137,</i></td></tr>
<tr><th id="8319">8319</th><td>        GIR_Done,</td></tr>
<tr><th id="8320">8320</th><td>      <i>// Label 619: @19407</i></td></tr>
<tr><th id="8321">8321</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 620*/</i> <var>19425</var>, <i>// Rule ID 1138 //</i></td></tr>
<tr><th id="8322">8322</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_eieio,</td></tr>
<tr><th id="8323">8323</th><td>        <i>// (intrinsic_void 6404:{ *:[iPTR] })  =&gt;  (EnforceIEIO)</i></td></tr>
<tr><th id="8324">8324</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EnforceIEIO,</td></tr>
<tr><th id="8325">8325</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8326">8326</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8327">8327</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8328">8328</th><td>        <i>// GIR_Coverage, 1138,</i></td></tr>
<tr><th id="8329">8329</th><td>        GIR_Done,</td></tr>
<tr><th id="8330">8330</th><td>      <i>// Label 620: @19425</i></td></tr>
<tr><th id="8331">8331</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 621*/</i> <var>19443</var>, <i>// Rule ID 4103 //</i></td></tr>
<tr><th id="8332">8332</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_isync,</td></tr>
<tr><th id="8333">8333</th><td>        <i>// (intrinsic_void 6410:{ *:[iPTR] })  =&gt;  (ISYNC)</i></td></tr>
<tr><th id="8334">8334</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ISYNC,</td></tr>
<tr><th id="8335">8335</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8336">8336</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8337">8337</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8338">8338</th><td>        <i>// GIR_Coverage, 4103,</i></td></tr>
<tr><th id="8339">8339</th><td>        GIR_Done,</td></tr>
<tr><th id="8340">8340</th><td>      <i>// Label 621: @19443</i></td></tr>
<tr><th id="8341">8341</th><td>      GIM_Reject,</td></tr>
<tr><th id="8342">8342</th><td>    <i>// Label 614: @19444</i></td></tr>
<tr><th id="8343">8343</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 622*/</i> <var>19763</var>,</td></tr>
<tr><th id="8344">8344</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>2</var>,</td></tr>
<tr><th id="8345">8345</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 623*/</i> <var>19486</var>, <i>// Rule ID 252 //</i></td></tr>
<tr><th id="8346">8346</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8347">8347</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dss,</td></tr>
<tr><th id="8348">8348</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8349">8349</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8350">8350</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8351">8351</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8352">8352</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8353">8353</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8354">8354</th><td>        <i>// (intrinsic_void 6085:{ *:[iPTR] }, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSS (imm:{ *:[i32] }):$STRM)</i></td></tr>
<tr><th id="8355">8355</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSS,</td></tr>
<tr><th id="8356">8356</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8357">8357</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8358">8358</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8359">8359</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8360">8360</th><td>        <i>// GIR_Coverage, 252,</i></td></tr>
<tr><th id="8361">8361</th><td>        GIR_Done,</td></tr>
<tr><th id="8362">8362</th><td>      <i>// Label 623: @19486</i></td></tr>
<tr><th id="8363">8363</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 624*/</i> <var>19514</var>, <i>// Rule ID 262 //</i></td></tr>
<tr><th id="8364">8364</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8365">8365</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_mfvscr,</td></tr>
<tr><th id="8366">8366</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8367">8367</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8368">8368</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6098:{ *:[iPTR] })  =&gt;  (MFVSCR:{ *:[v8i16] })</i></td></tr>
<tr><th id="8369">8369</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFVSCR,</td></tr>
<tr><th id="8370">8370</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8371">8371</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8372">8372</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8373">8373</th><td>        <i>// GIR_Coverage, 262,</i></td></tr>
<tr><th id="8374">8374</th><td>        GIR_Done,</td></tr>
<tr><th id="8375">8375</th><td>      <i>// Label 624: @19514</i></td></tr>
<tr><th id="8376">8376</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 625*/</i> <var>19546</var>, <i>// Rule ID 2458 //</i></td></tr>
<tr><th id="8377">8377</th><td>        GIM_CheckFeatures, GIFBS_HasHTM,</td></tr>
<tr><th id="8378">8378</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_tcheck,</td></tr>
<tr><th id="8379">8379</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8380">8380</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="8381">8381</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 6497:{ *:[iPTR] })  =&gt;  (TCHECK_RET:{ *:[i32] })</i></td></tr>
<tr><th id="8382">8382</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::TCHECK_RET,</td></tr>
<tr><th id="8383">8383</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// out</i></td></tr>
<tr><th id="8384">8384</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8385">8385</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8386">8386</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8387">8387</th><td>        <i>// GIR_Coverage, 2458,</i></td></tr>
<tr><th id="8388">8388</th><td>        GIR_Done,</td></tr>
<tr><th id="8389">8389</th><td>      <i>// Label 625: @19546</i></td></tr>
<tr><th id="8390">8390</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 626*/</i> <var>19581</var>, <i>// Rule ID 2462 //</i></td></tr>
<tr><th id="8391">8391</th><td>        GIM_CheckFeatures, GIFBS_HasHTM,</td></tr>
<tr><th id="8392">8392</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_get_texasr,</td></tr>
<tr><th id="8393">8393</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8394">8394</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="8395">8395</th><td>        <i>// (intrinsic_w_chain:{ *:[i64] } 6406:{ *:[iPTR] })  =&gt;  (MFSPR8:{ *:[i64] } 130:{ *:[i32] })</i></td></tr>
<tr><th id="8396">8396</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFSPR8,</td></tr>
<tr><th id="8397">8397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="8398">8398</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>130</var>,</td></tr>
<tr><th id="8399">8399</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8400">8400</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8401">8401</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8402">8402</th><td>        <i>// GIR_Coverage, 2462,</i></td></tr>
<tr><th id="8403">8403</th><td>        GIR_Done,</td></tr>
<tr><th id="8404">8404</th><td>      <i>// Label 626: @19581</i></td></tr>
<tr><th id="8405">8405</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 627*/</i> <var>19616</var>, <i>// Rule ID 2463 //</i></td></tr>
<tr><th id="8406">8406</th><td>        GIM_CheckFeatures, GIFBS_HasHTM,</td></tr>
<tr><th id="8407">8407</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_get_texasru,</td></tr>
<tr><th id="8408">8408</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8409">8409</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="8410">8410</th><td>        <i>// (intrinsic_w_chain:{ *:[i64] } 6407:{ *:[iPTR] })  =&gt;  (MFSPR8:{ *:[i64] } 131:{ *:[i32] })</i></td></tr>
<tr><th id="8411">8411</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFSPR8,</td></tr>
<tr><th id="8412">8412</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="8413">8413</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>131</var>,</td></tr>
<tr><th id="8414">8414</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8415">8415</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8416">8416</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8417">8417</th><td>        <i>// GIR_Coverage, 2463,</i></td></tr>
<tr><th id="8418">8418</th><td>        GIR_Done,</td></tr>
<tr><th id="8419">8419</th><td>      <i>// Label 627: @19616</i></td></tr>
<tr><th id="8420">8420</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 628*/</i> <var>19651</var>, <i>// Rule ID 2464 //</i></td></tr>
<tr><th id="8421">8421</th><td>        GIM_CheckFeatures, GIFBS_HasHTM,</td></tr>
<tr><th id="8422">8422</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_get_tfhar,</td></tr>
<tr><th id="8423">8423</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8424">8424</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="8425">8425</th><td>        <i>// (intrinsic_w_chain:{ *:[i64] } 6408:{ *:[iPTR] })  =&gt;  (MFSPR8:{ *:[i64] } 128:{ *:[i32] })</i></td></tr>
<tr><th id="8426">8426</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFSPR8,</td></tr>
<tr><th id="8427">8427</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="8428">8428</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>128</var>,</td></tr>
<tr><th id="8429">8429</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8430">8430</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8431">8431</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8432">8432</th><td>        <i>// GIR_Coverage, 2464,</i></td></tr>
<tr><th id="8433">8433</th><td>        GIR_Done,</td></tr>
<tr><th id="8434">8434</th><td>      <i>// Label 628: @19651</i></td></tr>
<tr><th id="8435">8435</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 629*/</i> <var>19686</var>, <i>// Rule ID 2465 //</i></td></tr>
<tr><th id="8436">8436</th><td>        GIM_CheckFeatures, GIFBS_HasHTM,</td></tr>
<tr><th id="8437">8437</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_get_tfiar,</td></tr>
<tr><th id="8438">8438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8439">8439</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="8440">8440</th><td>        <i>// (intrinsic_w_chain:{ *:[i64] } 6409:{ *:[iPTR] })  =&gt;  (MFSPR8:{ *:[i64] } 129:{ *:[i32] })</i></td></tr>
<tr><th id="8441">8441</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MFSPR8,</td></tr>
<tr><th id="8442">8442</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="8443">8443</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>129</var>,</td></tr>
<tr><th id="8444">8444</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8445">8445</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8446">8446</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8447">8447</th><td>        <i>// GIR_Coverage, 2465,</i></td></tr>
<tr><th id="8448">8448</th><td>        GIR_Done,</td></tr>
<tr><th id="8449">8449</th><td>      <i>// Label 629: @19686</i></td></tr>
<tr><th id="8450">8450</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 630*/</i> <var>19712</var>, <i>// Rule ID 180 //</i></td></tr>
<tr><th id="8451">8451</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::set_loop_iterations,</td></tr>
<tr><th id="8452">8452</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8453">8453</th><td>        <i>// (intrinsic_void 243:{ *:[iPTR] }, i32:{ *:[i32] }:$rS)  =&gt;  (MTCTRloop:{ *:[i32] } i32:{ *:[i32] }:$rS)</i></td></tr>
<tr><th id="8454">8454</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTCTRloop,</td></tr>
<tr><th id="8455">8455</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="8456">8456</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8457">8457</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8458">8458</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8459">8459</th><td>        <i>// GIR_Coverage, 180,</i></td></tr>
<tr><th id="8460">8460</th><td>        GIR_Done,</td></tr>
<tr><th id="8461">8461</th><td>      <i>// Label 630: @19712</i></td></tr>
<tr><th id="8462">8462</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 631*/</i> <var>19736</var>, <i>// Rule ID 263 //</i></td></tr>
<tr><th id="8463">8463</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8464">8464</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_mtvscr,</td></tr>
<tr><th id="8465">8465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8466">8466</th><td>        <i>// (intrinsic_void 6099:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (MTVSCR v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8467">8467</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTVSCR,</td></tr>
<tr><th id="8468">8468</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="8469">8469</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8470">8470</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8471">8471</th><td>        <i>// GIR_Coverage, 263,</i></td></tr>
<tr><th id="8472">8472</th><td>        GIR_Done,</td></tr>
<tr><th id="8473">8473</th><td>      <i>// Label 631: @19736</i></td></tr>
<tr><th id="8474">8474</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 632*/</i> <var>19762</var>, <i>// Rule ID 602 //</i></td></tr>
<tr><th id="8475">8475</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::set_loop_iterations,</td></tr>
<tr><th id="8476">8476</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8477">8477</th><td>        <i>// (intrinsic_void 243:{ *:[iPTR] }, i64:{ *:[i64] }:$rS)  =&gt;  (MTCTR8loop:{ *:[i64] } i64:{ *:[i64] }:$rS)</i></td></tr>
<tr><th id="8478">8478</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MTCTR8loop,</td></tr>
<tr><th id="8479">8479</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="8480">8480</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8481">8481</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8482">8482</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8483">8483</th><td>        <i>// GIR_Coverage, 602,</i></td></tr>
<tr><th id="8484">8484</th><td>        GIR_Done,</td></tr>
<tr><th id="8485">8485</th><td>      <i>// Label 632: @19762</i></td></tr>
<tr><th id="8486">8486</th><td>      GIM_Reject,</td></tr>
<tr><th id="8487">8487</th><td>    <i>// Label 622: @19763</i></td></tr>
<tr><th id="8488">8488</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 633*/</i> <var>19900</var>,</td></tr>
<tr><th id="8489">8489</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="8490">8490</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 634*/</i> <var>19815</var>, <i>// Rule ID 12 //</i></td></tr>
<tr><th id="8491">8491</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_setrnd,</td></tr>
<tr><th id="8492">8492</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8493">8493</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8494">8494</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="8495">8495</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8496">8496</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8497">8497</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8498">8498</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8499">8499</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8500">8500</th><td>        <i>// (intrinsic_w_chain:{ *:[f64] } 6487:{ *:[iPTR] }, (imm:{ *:[i32] }):$RND)  =&gt;  (SETRNDi:{ *:[f64] } (imm:{ *:[i32] }):$RND)</i></td></tr>
<tr><th id="8501">8501</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SETRNDi,</td></tr>
<tr><th id="8502">8502</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="8503">8503</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// RND</i></td></tr>
<tr><th id="8504">8504</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8505">8505</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8506">8506</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8507">8507</th><td>        <i>// GIR_Coverage, 12,</i></td></tr>
<tr><th id="8508">8508</th><td>        GIR_Done,</td></tr>
<tr><th id="8509">8509</th><td>      <i>// Label 634: @19815</i></td></tr>
<tr><th id="8510">8510</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 635*/</i> <var>19857</var>, <i>// Rule ID 13 //</i></td></tr>
<tr><th id="8511">8511</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_setrnd,</td></tr>
<tr><th id="8512">8512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8513">8513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8514">8514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="8515">8515</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="8516">8516</th><td>        <i>// (intrinsic_w_chain:{ *:[f64] } 6487:{ *:[iPTR] }, gprc:{ *:[i32] }:$in)  =&gt;  (SETRND:{ *:[f64] } gprc:{ *:[i32] }:$in)</i></td></tr>
<tr><th id="8517">8517</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SETRND,</td></tr>
<tr><th id="8518">8518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="8519">8519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// in</i></td></tr>
<tr><th id="8520">8520</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8521">8521</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8522">8522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8523">8523</th><td>        <i>// GIR_Coverage, 13,</i></td></tr>
<tr><th id="8524">8524</th><td>        GIR_Done,</td></tr>
<tr><th id="8525">8525</th><td>      <i>// Label 635: @19857</i></td></tr>
<tr><th id="8526">8526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 636*/</i> <var>19899</var>, <i>// Rule ID 14 //</i></td></tr>
<tr><th id="8527">8527</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_setflm,</td></tr>
<tr><th id="8528">8528</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8529">8529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="8530">8530</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="8531">8531</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="8532">8532</th><td>        <i>// (intrinsic_w_chain:{ *:[f64] } 6486:{ *:[iPTR] }, f8rc:{ *:[f64] }:$FLM)  =&gt;  (SETFLM:{ *:[f64] } f8rc:{ *:[f64] }:$FLM)</i></td></tr>
<tr><th id="8533">8533</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SETFLM,</td></tr>
<tr><th id="8534">8534</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="8535">8535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FLM</i></td></tr>
<tr><th id="8536">8536</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8537">8537</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8538">8538</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8539">8539</th><td>        <i>// GIR_Coverage, 14,</i></td></tr>
<tr><th id="8540">8540</th><td>        GIR_Done,</td></tr>
<tr><th id="8541">8541</th><td>      <i>// Label 636: @19899</i></td></tr>
<tr><th id="8542">8542</th><td>      GIM_Reject,</td></tr>
<tr><th id="8543">8543</th><td>    <i>// Label 633: @19900</i></td></tr>
<tr><th id="8544">8544</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 637*/</i> <var>20946</var>,</td></tr>
<tr><th id="8545">8545</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>4</var>,</td></tr>
<tr><th id="8546">8546</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 638*/</i> <var>19958</var>, <i>// Rule ID 254 //</i></td></tr>
<tr><th id="8547">8547</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8548">8548</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dst,</td></tr>
<tr><th id="8549">8549</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8550">8550</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8551">8551</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8552">8552</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="8553">8553</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8554">8554</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8555">8555</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8556">8556</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8557">8557</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8558">8558</th><td>        <i>// (intrinsic_void 6087:{ *:[iPTR] }, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DST (imm:{ *:[i32] }):$STRM, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8559">8559</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DST,</td></tr>
<tr><th id="8560">8560</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8561">8561</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8562">8562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8563">8563</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8564">8564</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8565">8565</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8566">8566</th><td>        <i>// GIR_Coverage, 254,</i></td></tr>
<tr><th id="8567">8567</th><td>        GIR_Done,</td></tr>
<tr><th id="8568">8568</th><td>      <i>// Label 638: @19958</i></td></tr>
<tr><th id="8569">8569</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 639*/</i> <var>20011</var>, <i>// Rule ID 255 //</i></td></tr>
<tr><th id="8570">8570</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8571">8571</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dstt,</td></tr>
<tr><th id="8572">8572</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8573">8573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8574">8574</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8575">8575</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="8576">8576</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8577">8577</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8578">8578</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8579">8579</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8580">8580</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8581">8581</th><td>        <i>// (intrinsic_void 6090:{ *:[iPTR] }, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTT (imm:{ *:[i32] }):$STRM, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8582">8582</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTT,</td></tr>
<tr><th id="8583">8583</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8584">8584</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8585">8585</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8586">8586</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8587">8587</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8588">8588</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8589">8589</th><td>        <i>// GIR_Coverage, 255,</i></td></tr>
<tr><th id="8590">8590</th><td>        GIR_Done,</td></tr>
<tr><th id="8591">8591</th><td>      <i>// Label 639: @20011</i></td></tr>
<tr><th id="8592">8592</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 640*/</i> <var>20064</var>, <i>// Rule ID 256 //</i></td></tr>
<tr><th id="8593">8593</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8594">8594</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dstst,</td></tr>
<tr><th id="8595">8595</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8596">8596</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8597">8597</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8598">8598</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="8599">8599</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8600">8600</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8601">8601</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8602">8602</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8603">8603</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8604">8604</th><td>        <i>// (intrinsic_void 6088:{ *:[iPTR] }, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTST (imm:{ *:[i32] }):$STRM, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8605">8605</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTST,</td></tr>
<tr><th id="8606">8606</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8607">8607</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8608">8608</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8609">8609</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8610">8610</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8611">8611</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8612">8612</th><td>        <i>// GIR_Coverage, 256,</i></td></tr>
<tr><th id="8613">8613</th><td>        GIR_Done,</td></tr>
<tr><th id="8614">8614</th><td>      <i>// Label 640: @20064</i></td></tr>
<tr><th id="8615">8615</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 641*/</i> <var>20117</var>, <i>// Rule ID 257 //</i></td></tr>
<tr><th id="8616">8616</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8617">8617</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dststt,</td></tr>
<tr><th id="8618">8618</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8619">8619</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8620">8620</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8621">8621</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="8622">8622</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8623">8623</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8624">8624</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8625">8625</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8626">8626</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8627">8627</th><td>        <i>// (intrinsic_void 6089:{ *:[iPTR] }, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTSTT (imm:{ *:[i32] }):$STRM, i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8628">8628</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTSTT,</td></tr>
<tr><th id="8629">8629</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8630">8630</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8631">8631</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8632">8632</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8633">8633</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8634">8634</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8635">8635</th><td>        <i>// GIR_Coverage, 257,</i></td></tr>
<tr><th id="8636">8636</th><td>        GIR_Done,</td></tr>
<tr><th id="8637">8637</th><td>      <i>// Label 641: @20117</i></td></tr>
<tr><th id="8638">8638</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 642*/</i> <var>20170</var>, <i>// Rule ID 258 //</i></td></tr>
<tr><th id="8639">8639</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8640">8640</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dst,</td></tr>
<tr><th id="8641">8641</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8642">8642</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8643">8643</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8644">8644</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>64</var>,</td></tr>
<tr><th id="8645">8645</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8646">8646</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8647">8647</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8648">8648</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8649">8649</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8650">8650</th><td>        <i>// (intrinsic_void 6087:{ *:[iPTR] }, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DST64 (imm:{ *:[i32] }):$STRM, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8651">8651</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DST64,</td></tr>
<tr><th id="8652">8652</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8653">8653</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8654">8654</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8655">8655</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8656">8656</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8657">8657</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8658">8658</th><td>        <i>// GIR_Coverage, 258,</i></td></tr>
<tr><th id="8659">8659</th><td>        GIR_Done,</td></tr>
<tr><th id="8660">8660</th><td>      <i>// Label 642: @20170</i></td></tr>
<tr><th id="8661">8661</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 643*/</i> <var>20223</var>, <i>// Rule ID 259 //</i></td></tr>
<tr><th id="8662">8662</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8663">8663</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dstt,</td></tr>
<tr><th id="8664">8664</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8665">8665</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8666">8666</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8667">8667</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>64</var>,</td></tr>
<tr><th id="8668">8668</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8669">8669</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8670">8670</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8671">8671</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8672">8672</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8673">8673</th><td>        <i>// (intrinsic_void 6090:{ *:[iPTR] }, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTT64 (imm:{ *:[i32] }):$STRM, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8674">8674</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTT64,</td></tr>
<tr><th id="8675">8675</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8676">8676</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8677">8677</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8678">8678</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8679">8679</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8680">8680</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8681">8681</th><td>        <i>// GIR_Coverage, 259,</i></td></tr>
<tr><th id="8682">8682</th><td>        GIR_Done,</td></tr>
<tr><th id="8683">8683</th><td>      <i>// Label 643: @20223</i></td></tr>
<tr><th id="8684">8684</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 644*/</i> <var>20276</var>, <i>// Rule ID 260 //</i></td></tr>
<tr><th id="8685">8685</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8686">8686</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dstst,</td></tr>
<tr><th id="8687">8687</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8688">8688</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8689">8689</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8690">8690</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>64</var>,</td></tr>
<tr><th id="8691">8691</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8692">8692</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8693">8693</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8694">8694</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8695">8695</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8696">8696</th><td>        <i>// (intrinsic_void 6088:{ *:[iPTR] }, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTST64 (imm:{ *:[i32] }):$STRM, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8697">8697</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTST64,</td></tr>
<tr><th id="8698">8698</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8699">8699</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8700">8700</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8701">8701</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8702">8702</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8703">8703</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8704">8704</th><td>        <i>// GIR_Coverage, 260,</i></td></tr>
<tr><th id="8705">8705</th><td>        GIR_Done,</td></tr>
<tr><th id="8706">8706</th><td>      <i>// Label 644: @20276</i></td></tr>
<tr><th id="8707">8707</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 645*/</i> <var>20329</var>, <i>// Rule ID 261 //</i></td></tr>
<tr><th id="8708">8708</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8709">8709</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::ppc_altivec_dststt,</td></tr>
<tr><th id="8710">8710</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8711">8711</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="8712">8712</th><td>        <i>// MIs[0] rA</i></td></tr>
<tr><th id="8713">8713</th><td>        GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>64</var>,</td></tr>
<tr><th id="8714">8714</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="8715">8715</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="8716">8716</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="8717">8717</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="8718">8718</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="8719">8719</th><td>        <i>// (intrinsic_void 6089:{ *:[iPTR] }, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB, (imm:{ *:[i32] }):$STRM)  =&gt;  (DSTSTT64 (imm:{ *:[i32] }):$STRM, i64:{ *:[i64] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="8720">8720</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::DSTSTT64,</td></tr>
<tr><th id="8721">8721</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// STRM</i></td></tr>
<tr><th id="8722">8722</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rA</i></td></tr>
<tr><th id="8723">8723</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rB</i></td></tr>
<tr><th id="8724">8724</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="8725">8725</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8726">8726</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8727">8727</th><td>        <i>// GIR_Coverage, 261,</i></td></tr>
<tr><th id="8728">8728</th><td>        GIR_Done,</td></tr>
<tr><th id="8729">8729</th><td>      <i>// Label 645: @20329</i></td></tr>
<tr><th id="8730">8730</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 646*/</i> <var>20373</var>, <i>// Rule ID 364 //</i></td></tr>
<tr><th id="8731">8731</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8732">8732</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsumsws,</td></tr>
<tr><th id="8733">8733</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8734">8734</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8735">8735</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8736">8736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8737">8737</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6368:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUMSWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8738">8738</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUMSWS,</td></tr>
<tr><th id="8739">8739</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8740">8740</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8741">8741</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8742">8742</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8743">8743</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8744">8744</th><td>        <i>// GIR_Coverage, 364,</i></td></tr>
<tr><th id="8745">8745</th><td>        GIR_Done,</td></tr>
<tr><th id="8746">8746</th><td>      <i>// Label 646: @20373</i></td></tr>
<tr><th id="8747">8747</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 647*/</i> <var>20417</var>, <i>// Rule ID 365 //</i></td></tr>
<tr><th id="8748">8748</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8749">8749</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsum2sws,</td></tr>
<tr><th id="8750">8750</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8751">8751</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8752">8752</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8753">8753</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8754">8754</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6364:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUM2SWS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8755">8755</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUM2SWS,</td></tr>
<tr><th id="8756">8756</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8757">8757</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8758">8758</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8759">8759</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8760">8760</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8761">8761</th><td>        <i>// GIR_Coverage, 365,</i></td></tr>
<tr><th id="8762">8762</th><td>        GIR_Done,</td></tr>
<tr><th id="8763">8763</th><td>      <i>// Label 647: @20417</i></td></tr>
<tr><th id="8764">8764</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 648*/</i> <var>20461</var>, <i>// Rule ID 366 //</i></td></tr>
<tr><th id="8765">8765</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8766">8766</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsum4sbs,</td></tr>
<tr><th id="8767">8767</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8768">8768</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8769">8769</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8770">8770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8771">8771</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6365:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUM4SBS:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8772">8772</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUM4SBS,</td></tr>
<tr><th id="8773">8773</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8774">8774</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8775">8775</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8776">8776</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8777">8777</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8778">8778</th><td>        <i>// GIR_Coverage, 366,</i></td></tr>
<tr><th id="8779">8779</th><td>        GIR_Done,</td></tr>
<tr><th id="8780">8780</th><td>      <i>// Label 648: @20461</i></td></tr>
<tr><th id="8781">8781</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 649*/</i> <var>20505</var>, <i>// Rule ID 367 //</i></td></tr>
<tr><th id="8782">8782</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8783">8783</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsum4shs,</td></tr>
<tr><th id="8784">8784</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8785">8785</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8786">8786</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8787">8787</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8788">8788</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6366:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUM4SHS:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8789">8789</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUM4SHS,</td></tr>
<tr><th id="8790">8790</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8791">8791</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8792">8792</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8793">8793</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8794">8794</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8795">8795</th><td>        <i>// GIR_Coverage, 367,</i></td></tr>
<tr><th id="8796">8796</th><td>        GIR_Done,</td></tr>
<tr><th id="8797">8797</th><td>      <i>// Label 649: @20505</i></td></tr>
<tr><th id="8798">8798</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 650*/</i> <var>20549</var>, <i>// Rule ID 368 //</i></td></tr>
<tr><th id="8799">8799</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8800">8800</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vsum4ubs,</td></tr>
<tr><th id="8801">8801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8802">8802</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8803">8803</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8804">8804</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8805">8805</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6367:{ *:[iPTR] }, v16i8:{ *:[v16i8] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VSUM4UBS:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8806">8806</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUM4UBS,</td></tr>
<tr><th id="8807">8807</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8808">8808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8809">8809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8810">8810</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8811">8811</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8812">8812</th><td>        <i>// GIR_Coverage, 368,</i></td></tr>
<tr><th id="8813">8813</th><td>        GIR_Done,</td></tr>
<tr><th id="8814">8814</th><td>      <i>// Label 650: @20549</i></td></tr>
<tr><th id="8815">8815</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 651*/</i> <var>20593</var>, <i>// Rule ID 395 //</i></td></tr>
<tr><th id="8816">8816</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8817">8817</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkshss,</td></tr>
<tr><th id="8818">8818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8819">8819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8820">8820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8821">8821</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8822">8822</th><td>        <i>// (intrinsic_w_chain:{ *:[v16i8] } 6302:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VPKSHSS:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="8823">8823</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSHSS,</td></tr>
<tr><th id="8824">8824</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8825">8825</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8826">8826</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8827">8827</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8828">8828</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8829">8829</th><td>        <i>// GIR_Coverage, 395,</i></td></tr>
<tr><th id="8830">8830</th><td>        GIR_Done,</td></tr>
<tr><th id="8831">8831</th><td>      <i>// Label 651: @20593</i></td></tr>
<tr><th id="8832">8832</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 652*/</i> <var>20637</var>, <i>// Rule ID 396 //</i></td></tr>
<tr><th id="8833">8833</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8834">8834</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkshus,</td></tr>
<tr><th id="8835">8835</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8836">8836</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8837">8837</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8838">8838</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8839">8839</th><td>        <i>// (intrinsic_w_chain:{ *:[v16i8] } 6303:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VPKSHUS:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="8840">8840</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSHUS,</td></tr>
<tr><th id="8841">8841</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8842">8842</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8843">8843</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8844">8844</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8845">8845</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8846">8846</th><td>        <i>// GIR_Coverage, 396,</i></td></tr>
<tr><th id="8847">8847</th><td>        GIR_Done,</td></tr>
<tr><th id="8848">8848</th><td>      <i>// Label 652: @20637</i></td></tr>
<tr><th id="8849">8849</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 653*/</i> <var>20681</var>, <i>// Rule ID 397 //</i></td></tr>
<tr><th id="8850">8850</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8851">8851</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkswss,</td></tr>
<tr><th id="8852">8852</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8853">8853</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8854">8854</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8855">8855</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8856">8856</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6304:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPKSWSS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8857">8857</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSWSS,</td></tr>
<tr><th id="8858">8858</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8859">8859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8860">8860</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8861">8861</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8862">8862</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8863">8863</th><td>        <i>// GIR_Coverage, 397,</i></td></tr>
<tr><th id="8864">8864</th><td>        GIR_Done,</td></tr>
<tr><th id="8865">8865</th><td>      <i>// Label 653: @20681</i></td></tr>
<tr><th id="8866">8866</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 654*/</i> <var>20725</var>, <i>// Rule ID 398 //</i></td></tr>
<tr><th id="8867">8867</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8868">8868</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkswus,</td></tr>
<tr><th id="8869">8869</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8870">8870</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8871">8871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8872">8872</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8873">8873</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6305:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPKSWUS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8874">8874</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSWUS,</td></tr>
<tr><th id="8875">8875</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8876">8876</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8877">8877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8878">8878</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8879">8879</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8880">8880</th><td>        <i>// GIR_Coverage, 398,</i></td></tr>
<tr><th id="8881">8881</th><td>        GIR_Done,</td></tr>
<tr><th id="8882">8882</th><td>      <i>// Label 654: @20725</i></td></tr>
<tr><th id="8883">8883</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 655*/</i> <var>20769</var>, <i>// Rule ID 399 //</i></td></tr>
<tr><th id="8884">8884</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8885">8885</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkuhus,</td></tr>
<tr><th id="8886">8886</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8887">8887</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8888">8888</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8889">8889</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8890">8890</th><td>        <i>// (intrinsic_w_chain:{ *:[v16i8] } 6307:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VPKUHUS:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="8891">8891</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKUHUS,</td></tr>
<tr><th id="8892">8892</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8893">8893</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8894">8894</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8895">8895</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8896">8896</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8897">8897</th><td>        <i>// GIR_Coverage, 399,</i></td></tr>
<tr><th id="8898">8898</th><td>        GIR_Done,</td></tr>
<tr><th id="8899">8899</th><td>      <i>// Label 655: @20769</i></td></tr>
<tr><th id="8900">8900</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 656*/</i> <var>20813</var>, <i>// Rule ID 400 //</i></td></tr>
<tr><th id="8901">8901</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8902">8902</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkuwus,</td></tr>
<tr><th id="8903">8903</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8904">8904</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8905">8905</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8906">8906</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8907">8907</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6308:{ *:[iPTR] }, v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPKUWUS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="8908">8908</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKUWUS,</td></tr>
<tr><th id="8909">8909</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8910">8910</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8911">8911</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8912">8912</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8913">8913</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8914">8914</th><td>        <i>// GIR_Coverage, 400,</i></td></tr>
<tr><th id="8915">8915</th><td>        GIR_Done,</td></tr>
<tr><th id="8916">8916</th><td>      <i>// Label 656: @20813</i></td></tr>
<tr><th id="8917">8917</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 657*/</i> <var>20857</var>, <i>// Rule ID 484 //</i></td></tr>
<tr><th id="8918">8918</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="8919">8919</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpksdss,</td></tr>
<tr><th id="8920">8920</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8921">8921</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8922">8922</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8923">8923</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8924">8924</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6300:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPKSDSS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="8925">8925</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSDSS,</td></tr>
<tr><th id="8926">8926</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8927">8927</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8928">8928</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8929">8929</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8930">8930</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8931">8931</th><td>        <i>// GIR_Coverage, 484,</i></td></tr>
<tr><th id="8932">8932</th><td>        GIR_Done,</td></tr>
<tr><th id="8933">8933</th><td>      <i>// Label 657: @20857</i></td></tr>
<tr><th id="8934">8934</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 658*/</i> <var>20901</var>, <i>// Rule ID 485 //</i></td></tr>
<tr><th id="8935">8935</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="8936">8936</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpksdus,</td></tr>
<tr><th id="8937">8937</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8938">8938</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8939">8939</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8940">8940</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8941">8941</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6301:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPKSDUS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="8942">8942</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKSDUS,</td></tr>
<tr><th id="8943">8943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8944">8944</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8945">8945</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8946">8946</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8947">8947</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8948">8948</th><td>        <i>// GIR_Coverage, 485,</i></td></tr>
<tr><th id="8949">8949</th><td>        GIR_Done,</td></tr>
<tr><th id="8950">8950</th><td>      <i>// Label 658: @20901</i></td></tr>
<tr><th id="8951">8951</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 659*/</i> <var>20945</var>, <i>// Rule ID 486 //</i></td></tr>
<tr><th id="8952">8952</th><td>        GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="8953">8953</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vpkudus,</td></tr>
<tr><th id="8954">8954</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8955">8955</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8956">8956</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8957">8957</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8958">8958</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6306:{ *:[iPTR] }, v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPKUDUS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="8959">8959</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPKUDUS,</td></tr>
<tr><th id="8960">8960</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8961">8961</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8962">8962</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8963">8963</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8964">8964</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8965">8965</th><td>        <i>// GIR_Coverage, 486,</i></td></tr>
<tr><th id="8966">8966</th><td>        GIR_Done,</td></tr>
<tr><th id="8967">8967</th><td>      <i>// Label 659: @20945</i></td></tr>
<tr><th id="8968">8968</th><td>      GIM_Reject,</td></tr>
<tr><th id="8969">8969</th><td>    <i>// Label 637: @20946</i></td></tr>
<tr><th id="8970">8970</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 660*/</i> <var>21160</var>,</td></tr>
<tr><th id="8971">8971</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="8972">8972</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 661*/</i> <var>21003</var>, <i>// Rule ID 278 //</i></td></tr>
<tr><th id="8973">8973</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8974">8974</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmhaddshs,</td></tr>
<tr><th id="8975">8975</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8976">8976</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8977">8977</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8978">8978</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8979">8979</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8980">8980</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6255:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)  =&gt;  (VMHADDSHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)</i></td></tr>
<tr><th id="8981">8981</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMHADDSHS,</td></tr>
<tr><th id="8982">8982</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="8983">8983</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="8984">8984</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="8985">8985</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="8986">8986</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8987">8987</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8988">8988</th><td>        <i>// GIR_Coverage, 278,</i></td></tr>
<tr><th id="8989">8989</th><td>        GIR_Done,</td></tr>
<tr><th id="8990">8990</th><td>      <i>// Label 661: @21003</i></td></tr>
<tr><th id="8991">8991</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 662*/</i> <var>21055</var>, <i>// Rule ID 279 //</i></td></tr>
<tr><th id="8992">8992</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="8993">8993</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmhraddshs,</td></tr>
<tr><th id="8994">8994</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8995">8995</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8996">8996</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8997">8997</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8998">8998</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="8999">8999</th><td>        <i>// (intrinsic_w_chain:{ *:[v8i16] } 6256:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)  =&gt;  (VMHRADDSHS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v8i16:{ *:[v8i16] }:$vC)</i></td></tr>
<tr><th id="9000">9000</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMHRADDSHS,</td></tr>
<tr><th id="9001">9001</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="9002">9002</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="9003">9003</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="9004">9004</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="9005">9005</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9006">9006</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9007">9007</th><td>        <i>// GIR_Coverage, 279,</i></td></tr>
<tr><th id="9008">9008</th><td>        GIR_Done,</td></tr>
<tr><th id="9009">9009</th><td>      <i>// Label 662: @21055</i></td></tr>
<tr><th id="9010">9010</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 663*/</i> <var>21107</var>, <i>// Rule ID 337 //</i></td></tr>
<tr><th id="9011">9011</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="9012">9012</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumshs,</td></tr>
<tr><th id="9013">9013</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9014">9014</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9015">9015</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9016">9016</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9017">9017</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9018">9018</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6270:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMSHS:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="9019">9019</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMSHS,</td></tr>
<tr><th id="9020">9020</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="9021">9021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="9022">9022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="9023">9023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="9024">9024</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9025">9025</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9026">9026</th><td>        <i>// GIR_Coverage, 337,</i></td></tr>
<tr><th id="9027">9027</th><td>        GIR_Done,</td></tr>
<tr><th id="9028">9028</th><td>      <i>// Label 663: @21107</i></td></tr>
<tr><th id="9029">9029</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 664*/</i> <var>21159</var>, <i>// Rule ID 338 //</i></td></tr>
<tr><th id="9030">9030</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="9031">9031</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_altivec_vmsumuhs,</td></tr>
<tr><th id="9032">9032</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9033">9033</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9034">9034</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9035">9035</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9036">9036</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9037">9037</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i32] } 6274:{ *:[iPTR] }, v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)  =&gt;  (VMSUMUHS:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$vA, v8i16:{ *:[v8i16] }:$vB, v4i32:{ *:[v4i32] }:$vC)</i></td></tr>
<tr><th id="9038">9038</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMSUMUHS,</td></tr>
<tr><th id="9039">9039</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="9040">9040</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="9041">9041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="9042">9042</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vC</i></td></tr>
<tr><th id="9043">9043</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9044">9044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9045">9045</th><td>        <i>// GIR_Coverage, 338,</i></td></tr>
<tr><th id="9046">9046</th><td>        GIR_Done,</td></tr>
<tr><th id="9047">9047</th><td>      <i>// Label 664: @21159</i></td></tr>
<tr><th id="9048">9048</th><td>      GIM_Reject,</td></tr>
<tr><th id="9049">9049</th><td>    <i>// Label 660: @21160</i></td></tr>
<tr><th id="9050">9050</th><td>    GIM_Reject,</td></tr>
<tr><th id="9051">9051</th><td>    <i>// Label 18: @21161</i></td></tr>
<tr><th id="9052">9052</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 665*/</i> <var>21300</var>,</td></tr>
<tr><th id="9053">9053</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9054">9054</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 668*/</i> <var>21263</var>,</td></tr>
<tr><th id="9055">9055</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 666*/</i> <var>21175</var>,</td></tr>
<tr><th id="9056">9056</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 667*/</i> <var>21219</var>,</td></tr>
<tr><th id="9057">9057</th><td>      <i>// Label 666: @21175</i></td></tr>
<tr><th id="9058">9058</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 669*/</i> <var>21218</var>, <i>// Rule ID 1110 //</i></td></tr>
<tr><th id="9059">9059</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="9060">9060</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9061">9061</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="9062">9062</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9063">9063</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9064">9064</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="9065">9065</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9066">9066</th><td>        <i>// (trunc:{ *:[i1] } (xor:{ *:[i32] } i32:{ *:[i32] }:$in, -1:{ *:[i32] }))  =&gt;  (ANDI_rec_1_EQ_BIT:{ *:[i1] } i32:{ *:[i32] }:$in)</i></td></tr>
<tr><th id="9067">9067</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDI_rec_1_EQ_BIT,</td></tr>
<tr><th id="9068">9068</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="9069">9069</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="9070">9070</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9071">9071</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9072">9072</th><td>        <i>// GIR_Coverage, 1110,</i></td></tr>
<tr><th id="9073">9073</th><td>        GIR_Done,</td></tr>
<tr><th id="9074">9074</th><td>      <i>// Label 669: @21218</i></td></tr>
<tr><th id="9075">9075</th><td>      GIM_Reject,</td></tr>
<tr><th id="9076">9076</th><td>      <i>// Label 667: @21219</i></td></tr>
<tr><th id="9077">9077</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 670*/</i> <var>21262</var>, <i>// Rule ID 1112 //</i></td></tr>
<tr><th id="9078">9078</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="9079">9079</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9080">9080</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="9081">9081</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9082">9082</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9083">9083</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="9084">9084</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9085">9085</th><td>        <i>// (trunc:{ *:[i1] } (xor:{ *:[i64] } i64:{ *:[i64] }:$in, -1:{ *:[i64] }))  =&gt;  (ANDI_rec_1_EQ_BIT8:{ *:[i1] } i64:{ *:[i64] }:$in)</i></td></tr>
<tr><th id="9086">9086</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDI_rec_1_EQ_BIT8,</td></tr>
<tr><th id="9087">9087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="9088">9088</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="9089">9089</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9090">9090</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9091">9091</th><td>        <i>// GIR_Coverage, 1112,</i></td></tr>
<tr><th id="9092">9092</th><td>        GIR_Done,</td></tr>
<tr><th id="9093">9093</th><td>      <i>// Label 670: @21262</i></td></tr>
<tr><th id="9094">9094</th><td>      GIM_Reject,</td></tr>
<tr><th id="9095">9095</th><td>      <i>// Label 668: @21263</i></td></tr>
<tr><th id="9096">9096</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 673*/</i> <var>21299</var>,</td></tr>
<tr><th id="9097">9097</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 671*/</i> <var>21271</var>,</td></tr>
<tr><th id="9098">9098</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 672*/</i> <var>21285</var>,</td></tr>
<tr><th id="9099">9099</th><td>      <i>// Label 671: @21271</i></td></tr>
<tr><th id="9100">9100</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 674*/</i> <var>21284</var>, <i>// Rule ID 1111 //</i></td></tr>
<tr><th id="9101">9101</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="9102">9102</th><td>        <i>// (trunc:{ *:[i1] } i32:{ *:[i32] }:$in)  =&gt;  (ANDI_rec_1_GT_BIT:{ *:[i1] } i32:{ *:[i32] }:$in)</i></td></tr>
<tr><th id="9103">9103</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDI_rec_1_GT_BIT,</td></tr>
<tr><th id="9104">9104</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9105">9105</th><td>        <i>// GIR_Coverage, 1111,</i></td></tr>
<tr><th id="9106">9106</th><td>        GIR_Done,</td></tr>
<tr><th id="9107">9107</th><td>      <i>// Label 674: @21284</i></td></tr>
<tr><th id="9108">9108</th><td>      GIM_Reject,</td></tr>
<tr><th id="9109">9109</th><td>      <i>// Label 672: @21285</i></td></tr>
<tr><th id="9110">9110</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 675*/</i> <var>21298</var>, <i>// Rule ID 1113 //</i></td></tr>
<tr><th id="9111">9111</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="9112">9112</th><td>        <i>// (trunc:{ *:[i1] } i64:{ *:[i64] }:$in)  =&gt;  (ANDI_rec_1_GT_BIT8:{ *:[i1] } i64:{ *:[i64] }:$in)</i></td></tr>
<tr><th id="9113">9113</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::ANDI_rec_1_GT_BIT8,</td></tr>
<tr><th id="9114">9114</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9115">9115</th><td>        <i>// GIR_Coverage, 1113,</i></td></tr>
<tr><th id="9116">9116</th><td>        GIR_Done,</td></tr>
<tr><th id="9117">9117</th><td>      <i>// Label 675: @21298</i></td></tr>
<tr><th id="9118">9118</th><td>      GIM_Reject,</td></tr>
<tr><th id="9119">9119</th><td>      <i>// Label 673: @21299</i></td></tr>
<tr><th id="9120">9120</th><td>      GIM_Reject,</td></tr>
<tr><th id="9121">9121</th><td>    <i>// Label 665: @21300</i></td></tr>
<tr><th id="9122">9122</th><td>    GIM_Reject,</td></tr>
<tr><th id="9123">9123</th><td>    <i>// Label 19: @21301</i></td></tr>
<tr><th id="9124">9124</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>0</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 679*/</i> <var>21422</var>,</td></tr>
<tr><th id="9125">9125</th><td>    <i>/*GILLT_s1*/</i><i>/*Label 676*/</i> <var>21310</var>,</td></tr>
<tr><th id="9126">9126</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 677*/</i> <var>21372</var>,</td></tr>
<tr><th id="9127">9127</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 678*/</i> <var>21397</var>,</td></tr>
<tr><th id="9128">9128</th><td>    <i>// Label 676: @21310</i></td></tr>
<tr><th id="9129">9129</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 680*/</i> <var>21371</var>,</td></tr>
<tr><th id="9130">9130</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::CRBITRCRegClassID,</td></tr>
<tr><th id="9131">9131</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 681*/</i> <var>21334</var>, <i>// Rule ID 175 //</i></td></tr>
<tr><th id="9132">9132</th><td>        <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="9133">9133</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <var>1</var>,</td></tr>
<tr><th id="9134">9134</th><td>        <i>// 1:{ *:[i1] }  =&gt;  (CRSET:{ *:[i1] })</i></td></tr>
<tr><th id="9135">9135</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRSET,</td></tr>
<tr><th id="9136">9136</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="9137">9137</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9138">9138</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9139">9139</th><td>        <i>// GIR_Coverage, 175,</i></td></tr>
<tr><th id="9140">9140</th><td>        GIR_Done,</td></tr>
<tr><th id="9141">9141</th><td>      <i>// Label 681: @21334</i></td></tr>
<tr><th id="9142">9142</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 682*/</i> <var>21352</var>, <i>// Rule ID 176 //</i></td></tr>
<tr><th id="9143">9143</th><td>        <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="9144">9144</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <var>0</var>,</td></tr>
<tr><th id="9145">9145</th><td>        <i>// 0:{ *:[i1] }  =&gt;  (CRUNSET:{ *:[i1] })</i></td></tr>
<tr><th id="9146">9146</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRUNSET,</td></tr>
<tr><th id="9147">9147</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="9148">9148</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9149">9149</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9150">9150</th><td>        <i>// GIR_Coverage, 176,</i></td></tr>
<tr><th id="9151">9151</th><td>        GIR_Done,</td></tr>
<tr><th id="9152">9152</th><td>      <i>// Label 682: @21352</i></td></tr>
<tr><th id="9153">9153</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 683*/</i> <var>21370</var>, <i>// Rule ID 3026 //</i></td></tr>
<tr><th id="9154">9154</th><td>        <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="9155">9155</th><td>        GIM_CheckLiteralInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="9156">9156</th><td>        <i>// -1:{ *:[i1] }  =&gt;  (CRSET:{ *:[i1] })</i></td></tr>
<tr><th id="9157">9157</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CRSET,</td></tr>
<tr><th id="9158">9158</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="9159">9159</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9160">9160</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9161">9161</th><td>        <i>// GIR_Coverage, 3026,</i></td></tr>
<tr><th id="9162">9162</th><td>        GIR_Done,</td></tr>
<tr><th id="9163">9163</th><td>      <i>// Label 683: @21370</i></td></tr>
<tr><th id="9164">9164</th><td>      GIM_Reject,</td></tr>
<tr><th id="9165">9165</th><td>    <i>// Label 680: @21371</i></td></tr>
<tr><th id="9166">9166</th><td>    GIM_Reject,</td></tr>
<tr><th id="9167">9167</th><td>    <i>// Label 677: @21372</i></td></tr>
<tr><th id="9168">9168</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 684*/</i> <var>21396</var>, <i>// Rule ID 105 //</i></td></tr>
<tr><th id="9169">9169</th><td>      GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm32SExt16,</td></tr>
<tr><th id="9170">9170</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9171">9171</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="9172">9172</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="9173">9173</th><td><i>      // (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32SExt16&gt;&gt;:$imm  =&gt;  (LI:{ *:[i32] } (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="9174">9174</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::LI,</td></tr>
<tr><th id="9175">9175</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="9176">9176</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>// imm</i></td></tr>
<tr><th id="9177">9177</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9178">9178</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9179">9179</th><td>      <i>// GIR_Coverage, 105,</i></td></tr>
<tr><th id="9180">9180</th><td>      GIR_Done,</td></tr>
<tr><th id="9181">9181</th><td>    <i>// Label 684: @21396</i></td></tr>
<tr><th id="9182">9182</th><td>    GIM_Reject,</td></tr>
<tr><th id="9183">9183</th><td>    <i>// Label 678: @21397</i></td></tr>
<tr><th id="9184">9184</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 685*/</i> <var>21421</var>, <i>// Rule ID 607 //</i></td></tr>
<tr><th id="9185">9185</th><td>      GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_imm64SExt16,</td></tr>
<tr><th id="9186">9186</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9187">9187</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="9188">9188</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="9189">9189</th><td><i>      // (imm:{ *:[i64] })&lt;&lt;P:Predicate_imm64SExt16&gt;&gt;:$imm  =&gt;  (LI8:{ *:[i64] } (imm:{ *:[i64] }):$imm)</i></td></tr>
<tr><th id="9190">9190</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::LI8,</td></tr>
<tr><th id="9191">9191</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rD</i></td></tr>
<tr><th id="9192">9192</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>// imm</i></td></tr>
<tr><th id="9193">9193</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9194">9194</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9195">9195</th><td>      <i>// GIR_Coverage, 607,</i></td></tr>
<tr><th id="9196">9196</th><td>      GIR_Done,</td></tr>
<tr><th id="9197">9197</th><td>    <i>// Label 685: @21421</i></td></tr>
<tr><th id="9198">9198</th><td>    GIM_Reject,</td></tr>
<tr><th id="9199">9199</th><td>    <i>// Label 679: @21422</i></td></tr>
<tr><th id="9200">9200</th><td>    GIM_Reject,</td></tr>
<tr><th id="9201">9201</th><td>    <i>// Label 20: @21423</i></td></tr>
<tr><th id="9202">9202</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 686*/</i> <var>21444</var>, <i>// Rule ID 647 //</i></td></tr>
<tr><th id="9203">9203</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9204">9204</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9205">9205</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9206">9206</th><td>      <i>// (sext:{ *:[i64] } i32:{ *:[i32] }:$rS)  =&gt;  (EXTSW_32_64:{ *:[i64] } i32:{ *:[i32] }:$rS)</i></td></tr>
<tr><th id="9207">9207</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EXTSW_32_64,</td></tr>
<tr><th id="9208">9208</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9209">9209</th><td>      <i>// GIR_Coverage, 647,</i></td></tr>
<tr><th id="9210">9210</th><td>      GIR_Done,</td></tr>
<tr><th id="9211">9211</th><td>    <i>// Label 686: @21444</i></td></tr>
<tr><th id="9212">9212</th><td>    GIM_Reject,</td></tr>
<tr><th id="9213">9213</th><td>    <i>// Label 21: @21445</i></td></tr>
<tr><th id="9214">9214</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 689*/</i> <var>21539</var>,</td></tr>
<tr><th id="9215">9215</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 687*/</i> <var>21453</var>,</td></tr>
<tr><th id="9216">9216</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 688*/</i> <var>21496</var>,</td></tr>
<tr><th id="9217">9217</th><td>    <i>// Label 687: @21453</i></td></tr>
<tr><th id="9218">9218</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 690*/</i> <var>21495</var>, <i>// Rule ID 124 //</i></td></tr>
<tr><th id="9219">9219</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9220">9220</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9221">9221</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9222">9222</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9223">9223</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="9224">9224</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="9225">9225</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="9226">9226</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9227">9227</th><td>      <i>// (sra:{ *:[i32] } i32:{ *:[i32] }:$rS, (imm:{ *:[i32] }):$SH)  =&gt;  (SRAWI:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rS, (imm:{ *:[i32] }):$SH)</i></td></tr>
<tr><th id="9228">9228</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SRAWI,</td></tr>
<tr><th id="9229">9229</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="9230">9230</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="9231">9231</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// SH</i></td></tr>
<tr><th id="9232">9232</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9233">9233</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9234">9234</th><td>      <i>// GIR_Coverage, 124,</i></td></tr>
<tr><th id="9235">9235</th><td>      GIR_Done,</td></tr>
<tr><th id="9236">9236</th><td>    <i>// Label 690: @21495</i></td></tr>
<tr><th id="9237">9237</th><td>    GIM_Reject,</td></tr>
<tr><th id="9238">9238</th><td>    <i>// Label 688: @21496</i></td></tr>
<tr><th id="9239">9239</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 691*/</i> <var>21538</var>, <i>// Rule ID 648 //</i></td></tr>
<tr><th id="9240">9240</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9241">9241</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9242">9242</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9243">9243</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9244">9244</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="9245">9245</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="9246">9246</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="9247">9247</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9248">9248</th><td>      <i>// (sra:{ *:[i64] } i64:{ *:[i64] }:$rS, (imm:{ *:[i32] }):$SH)  =&gt;  (SRADI:{ *:[i64] }:{ *:[i32] } i64:{ *:[i64] }:$rS, (imm:{ *:[i32] }):$SH)</i></td></tr>
<tr><th id="9249">9249</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SRADI,</td></tr>
<tr><th id="9250">9250</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rA</i></td></tr>
<tr><th id="9251">9251</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rS</i></td></tr>
<tr><th id="9252">9252</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// SH</i></td></tr>
<tr><th id="9253">9253</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9254">9254</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9255">9255</th><td>      <i>// GIR_Coverage, 648,</i></td></tr>
<tr><th id="9256">9256</th><td>      GIR_Done,</td></tr>
<tr><th id="9257">9257</th><td>    <i>// Label 691: @21538</i></td></tr>
<tr><th id="9258">9258</th><td>    GIM_Reject,</td></tr>
<tr><th id="9259">9259</th><td>    <i>// Label 689: @21539</i></td></tr>
<tr><th id="9260">9260</th><td>    GIM_Reject,</td></tr>
<tr><th id="9261">9261</th><td>    <i>// Label 22: @21540</i></td></tr>
<tr><th id="9262">9262</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 697*/</i> <var>21781</var>,</td></tr>
<tr><th id="9263">9263</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 692*/</i> <var>21551</var>,</td></tr>
<tr><th id="9264">9264</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 693*/</i> <var>21625</var>,</td></tr>
<tr><th id="9265">9265</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 694*/</i> <var>21699</var>,</td></tr>
<tr><th id="9266">9266</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 695*/</i> <var>21727</var>,</td></tr>
<tr><th id="9267">9267</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 696*/</i> <var>21755</var>,</td></tr>
<tr><th id="9268">9268</th><td>    <i>// Label 692: @21551</i></td></tr>
<tr><th id="9269">9269</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 698*/</i> <var>21624</var>,</td></tr>
<tr><th id="9270">9270</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9271">9271</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9272">9272</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9273">9273</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 699*/</i> <var>21580</var>, <i>// Rule ID 1003 //</i></td></tr>
<tr><th id="9274">9274</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9275">9275</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9276">9276</th><td>        <i>// (select:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)  =&gt;  (SELECT_VSSRC:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="9277">9277</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_VSSRC,</td></tr>
<tr><th id="9278">9278</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9279">9279</th><td>        <i>// GIR_Coverage, 1003,</i></td></tr>
<tr><th id="9280">9280</th><td>        GIR_Done,</td></tr>
<tr><th id="9281">9281</th><td>      <i>// Label 699: @21580</i></td></tr>
<tr><th id="9282">9282</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 700*/</i> <var>21593</var>, <i>// Rule ID 5 //</i></td></tr>
<tr><th id="9283">9283</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9284">9284</th><td>        <i>// (select:{ *:[i32] } i1:{ *:[i1] }:$cond, i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F)  =&gt;  (SELECT_I4:{ *:[i32] } i1:{ *:[i1] }:$cond, i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="9285">9285</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_I4,</td></tr>
<tr><th id="9286">9286</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9287">9287</th><td>        <i>// GIR_Coverage, 5,</i></td></tr>
<tr><th id="9288">9288</th><td>        GIR_Done,</td></tr>
<tr><th id="9289">9289</th><td>      <i>// Label 700: @21593</i></td></tr>
<tr><th id="9290">9290</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 701*/</i> <var>21608</var>, <i>// Rule ID 7 //</i></td></tr>
<tr><th id="9291">9291</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9292">9292</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9293">9293</th><td>        <i>// (select:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)  =&gt;  (SELECT_F4:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="9294">9294</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_F4,</td></tr>
<tr><th id="9295">9295</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9296">9296</th><td>        <i>// GIR_Coverage, 7,</i></td></tr>
<tr><th id="9297">9297</th><td>        GIR_Done,</td></tr>
<tr><th id="9298">9298</th><td>      <i>// Label 701: @21608</i></td></tr>
<tr><th id="9299">9299</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 702*/</i> <var>21623</var>, <i>// Rule ID 579 //</i></td></tr>
<tr><th id="9300">9300</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9301">9301</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9302">9302</th><td>        <i>// (select:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)  =&gt;  (SELECT_SPE4:{ *:[f32] } i1:{ *:[i1] }:$cond, f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="9303">9303</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_SPE4,</td></tr>
<tr><th id="9304">9304</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9305">9305</th><td>        <i>// GIR_Coverage, 579,</i></td></tr>
<tr><th id="9306">9306</th><td>        GIR_Done,</td></tr>
<tr><th id="9307">9307</th><td>      <i>// Label 702: @21623</i></td></tr>
<tr><th id="9308">9308</th><td>      GIM_Reject,</td></tr>
<tr><th id="9309">9309</th><td>    <i>// Label 698: @21624</i></td></tr>
<tr><th id="9310">9310</th><td>    GIM_Reject,</td></tr>
<tr><th id="9311">9311</th><td>    <i>// Label 693: @21625</i></td></tr>
<tr><th id="9312">9312</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 703*/</i> <var>21698</var>,</td></tr>
<tr><th id="9313">9313</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9314">9314</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9315">9315</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9316">9316</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 704*/</i> <var>21654</var>, <i>// Rule ID 1002 //</i></td></tr>
<tr><th id="9317">9317</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9318">9318</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="9319">9319</th><td>        <i>// (select:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)  =&gt;  (SELECT_VSFRC:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="9320">9320</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_VSFRC,</td></tr>
<tr><th id="9321">9321</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9322">9322</th><td>        <i>// GIR_Coverage, 1002,</i></td></tr>
<tr><th id="9323">9323</th><td>        GIR_Done,</td></tr>
<tr><th id="9324">9324</th><td>      <i>// Label 704: @21654</i></td></tr>
<tr><th id="9325">9325</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 705*/</i> <var>21667</var>, <i>// Rule ID 6 //</i></td></tr>
<tr><th id="9326">9326</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9327">9327</th><td>        <i>// (select:{ *:[i64] } i1:{ *:[i1] }:$cond, i64:{ *:[i64] }:$T, i64:{ *:[i64] }:$F)  =&gt;  (SELECT_I8:{ *:[i64] } i1:{ *:[i1] }:$cond, i64:{ *:[i64] }:$T, i64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="9328">9328</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_I8,</td></tr>
<tr><th id="9329">9329</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9330">9330</th><td>        <i>// GIR_Coverage, 6,</i></td></tr>
<tr><th id="9331">9331</th><td>        GIR_Done,</td></tr>
<tr><th id="9332">9332</th><td>      <i>// Label 705: @21667</i></td></tr>
<tr><th id="9333">9333</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 706*/</i> <var>21682</var>, <i>// Rule ID 8 //</i></td></tr>
<tr><th id="9334">9334</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9335">9335</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="9336">9336</th><td>        <i>// (select:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)  =&gt;  (SELECT_F8:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="9337">9337</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_F8,</td></tr>
<tr><th id="9338">9338</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9339">9339</th><td>        <i>// GIR_Coverage, 8,</i></td></tr>
<tr><th id="9340">9340</th><td>        GIR_Done,</td></tr>
<tr><th id="9341">9341</th><td>      <i>// Label 706: @21682</i></td></tr>
<tr><th id="9342">9342</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 707*/</i> <var>21697</var>, <i>// Rule ID 580 //</i></td></tr>
<tr><th id="9343">9343</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9344">9344</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="9345">9345</th><td>        <i>// (select:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)  =&gt;  (SELECT_SPE:{ *:[f64] } i1:{ *:[i1] }:$cond, f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="9346">9346</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_SPE,</td></tr>
<tr><th id="9347">9347</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9348">9348</th><td>        <i>// GIR_Coverage, 580,</i></td></tr>
<tr><th id="9349">9349</th><td>        GIR_Done,</td></tr>
<tr><th id="9350">9350</th><td>      <i>// Label 707: @21697</i></td></tr>
<tr><th id="9351">9351</th><td>      GIM_Reject,</td></tr>
<tr><th id="9352">9352</th><td>    <i>// Label 703: @21698</i></td></tr>
<tr><th id="9353">9353</th><td>    GIM_Reject,</td></tr>
<tr><th id="9354">9354</th><td>    <i>// Label 694: @21699</i></td></tr>
<tr><th id="9355">9355</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 708*/</i> <var>21726</var>, <i>// Rule ID 9 //</i></td></tr>
<tr><th id="9356">9356</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9357">9357</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9358">9358</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9359">9359</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9360">9360</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9361">9361</th><td>      <i>// (select:{ *:[f128] } i1:{ *:[i1] }:$cond, f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F)  =&gt;  (SELECT_F16:{ *:[f128] } i1:{ *:[i1] }:$cond, f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F)</i></td></tr>
<tr><th id="9362">9362</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_F16,</td></tr>
<tr><th id="9363">9363</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9364">9364</th><td>      <i>// GIR_Coverage, 9,</i></td></tr>
<tr><th id="9365">9365</th><td>      GIR_Done,</td></tr>
<tr><th id="9366">9366</th><td>    <i>// Label 708: @21726</i></td></tr>
<tr><th id="9367">9367</th><td>    GIM_Reject,</td></tr>
<tr><th id="9368">9368</th><td>    <i>// Label 695: @21727</i></td></tr>
<tr><th id="9369">9369</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 709*/</i> <var>21754</var>, <i>// Rule ID 1001 //</i></td></tr>
<tr><th id="9370">9370</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9371">9371</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9372">9372</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9373">9373</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9374">9374</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9375">9375</th><td>      <i>// (select:{ *:[v2f64] } i1:{ *:[i1] }:$cond, v2f64:{ *:[v2f64] }:$T, v2f64:{ *:[v2f64] }:$F)  =&gt;  (SELECT_VSRC:{ *:[v2f64] } i1:{ *:[i1] }:$cond, v2f64:{ *:[v2f64] }:$T, v2f64:{ *:[v2f64] }:$F)</i></td></tr>
<tr><th id="9376">9376</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_VSRC,</td></tr>
<tr><th id="9377">9377</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9378">9378</th><td>      <i>// GIR_Coverage, 1001,</i></td></tr>
<tr><th id="9379">9379</th><td>      GIR_Done,</td></tr>
<tr><th id="9380">9380</th><td>    <i>// Label 709: @21754</i></td></tr>
<tr><th id="9381">9381</th><td>    GIM_Reject,</td></tr>
<tr><th id="9382">9382</th><td>    <i>// Label 696: @21755</i></td></tr>
<tr><th id="9383">9383</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 710*/</i> <var>21780</var>, <i>// Rule ID 10 //</i></td></tr>
<tr><th id="9384">9384</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s1,</td></tr>
<tr><th id="9385">9385</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9386">9386</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9387">9387</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9388">9388</th><td>      <i>// (select:{ *:[v4i32] } i1:{ *:[i1] }:$cond, v4i32:{ *:[v4i32] }:$T, v4i32:{ *:[v4i32] }:$F)  =&gt;  (SELECT_VRRC:{ *:[v4i32] } i1:{ *:[i1] }:$cond, v4i32:{ *:[v4i32] }:$T, v4i32:{ *:[v4i32] }:$F)</i></td></tr>
<tr><th id="9389">9389</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::SELECT_VRRC,</td></tr>
<tr><th id="9390">9390</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9391">9391</th><td>      <i>// GIR_Coverage, 10,</i></td></tr>
<tr><th id="9392">9392</th><td>      GIR_Done,</td></tr>
<tr><th id="9393">9393</th><td>    <i>// Label 710: @21780</i></td></tr>
<tr><th id="9394">9394</th><td>    GIM_Reject,</td></tr>
<tr><th id="9395">9395</th><td>    <i>// Label 697: @21781</i></td></tr>
<tr><th id="9396">9396</th><td>    GIM_Reject,</td></tr>
<tr><th id="9397">9397</th><td>    <i>// Label 23: @21782</i></td></tr>
<tr><th id="9398">9398</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 715*/</i> <var>21885</var>,</td></tr>
<tr><th id="9399">9399</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 711*/</i> <var>21793</var>,</td></tr>
<tr><th id="9400">9400</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 712*/</i> <var>21815</var>, <var>0</var>,</td></tr>
<tr><th id="9401">9401</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 713*/</i> <var>21837</var>,</td></tr>
<tr><th id="9402">9402</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 714*/</i> <var>21861</var>,</td></tr>
<tr><th id="9403">9403</th><td>    <i>// Label 711: @21793</i></td></tr>
<tr><th id="9404">9404</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 716*/</i> <var>21814</var>, <i>// Rule ID 194 //</i></td></tr>
<tr><th id="9405">9405</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9406">9406</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9407">9407</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9408">9408</th><td>      <i>// (mulhu:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (MULHWU:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="9409">9409</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULHWU,</td></tr>
<tr><th id="9410">9410</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9411">9411</th><td>      <i>// GIR_Coverage, 194,</i></td></tr>
<tr><th id="9412">9412</th><td>      GIR_Done,</td></tr>
<tr><th id="9413">9413</th><td>    <i>// Label 716: @21814</i></td></tr>
<tr><th id="9414">9414</th><td>    GIM_Reject,</td></tr>
<tr><th id="9415">9415</th><td>    <i>// Label 712: @21815</i></td></tr>
<tr><th id="9416">9416</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 717*/</i> <var>21836</var>, <i>// Rule ID 640 //</i></td></tr>
<tr><th id="9417">9417</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9418">9418</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9419">9419</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9420">9420</th><td>      <i>// (mulhu:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (MULHDU:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="9421">9421</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULHDU,</td></tr>
<tr><th id="9422">9422</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9423">9423</th><td>      <i>// GIR_Coverage, 640,</i></td></tr>
<tr><th id="9424">9424</th><td>      GIR_Done,</td></tr>
<tr><th id="9425">9425</th><td>    <i>// Label 717: @21836</i></td></tr>
<tr><th id="9426">9426</th><td>    GIM_Reject,</td></tr>
<tr><th id="9427">9427</th><td>    <i>// Label 713: @21837</i></td></tr>
<tr><th id="9428">9428</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 718*/</i> <var>21860</var>, <i>// Rule ID 1077 //</i></td></tr>
<tr><th id="9429">9429</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="9430">9430</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9431">9431</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9432">9432</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9433">9433</th><td>      <i>// (mulhu:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULHUD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="9434">9434</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULHUD,</td></tr>
<tr><th id="9435">9435</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9436">9436</th><td>      <i>// GIR_Coverage, 1077,</i></td></tr>
<tr><th id="9437">9437</th><td>      GIR_Done,</td></tr>
<tr><th id="9438">9438</th><td>    <i>// Label 718: @21860</i></td></tr>
<tr><th id="9439">9439</th><td>    GIM_Reject,</td></tr>
<tr><th id="9440">9440</th><td>    <i>// Label 714: @21861</i></td></tr>
<tr><th id="9441">9441</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 719*/</i> <var>21884</var>, <i>// Rule ID 1075 //</i></td></tr>
<tr><th id="9442">9442</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="9443">9443</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9444">9444</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9445">9445</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9446">9446</th><td>      <i>// (mulhu:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULHUW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="9447">9447</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULHUW,</td></tr>
<tr><th id="9448">9448</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9449">9449</th><td>      <i>// GIR_Coverage, 1075,</i></td></tr>
<tr><th id="9450">9450</th><td>      GIR_Done,</td></tr>
<tr><th id="9451">9451</th><td>    <i>// Label 719: @21884</i></td></tr>
<tr><th id="9452">9452</th><td>    GIM_Reject,</td></tr>
<tr><th id="9453">9453</th><td>    <i>// Label 715: @21885</i></td></tr>
<tr><th id="9454">9454</th><td>    GIM_Reject,</td></tr>
<tr><th id="9455">9455</th><td>    <i>// Label 24: @21886</i></td></tr>
<tr><th id="9456">9456</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 724*/</i> <var>21989</var>,</td></tr>
<tr><th id="9457">9457</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 720*/</i> <var>21897</var>,</td></tr>
<tr><th id="9458">9458</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 721*/</i> <var>21919</var>, <var>0</var>,</td></tr>
<tr><th id="9459">9459</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 722*/</i> <var>21941</var>,</td></tr>
<tr><th id="9460">9460</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 723*/</i> <var>21965</var>,</td></tr>
<tr><th id="9461">9461</th><td>    <i>// Label 720: @21897</i></td></tr>
<tr><th id="9462">9462</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 725*/</i> <var>21918</var>, <i>// Rule ID 193 //</i></td></tr>
<tr><th id="9463">9463</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9464">9464</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9465">9465</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9466">9466</th><td>      <i>// (mulhs:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)  =&gt;  (MULHW:{ *:[i32] } i32:{ *:[i32] }:$rA, i32:{ *:[i32] }:$rB)</i></td></tr>
<tr><th id="9467">9467</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULHW,</td></tr>
<tr><th id="9468">9468</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9469">9469</th><td>      <i>// GIR_Coverage, 193,</i></td></tr>
<tr><th id="9470">9470</th><td>      GIR_Done,</td></tr>
<tr><th id="9471">9471</th><td>    <i>// Label 725: @21918</i></td></tr>
<tr><th id="9472">9472</th><td>    GIM_Reject,</td></tr>
<tr><th id="9473">9473</th><td>    <i>// Label 721: @21919</i></td></tr>
<tr><th id="9474">9474</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 726*/</i> <var>21940</var>, <i>// Rule ID 639 //</i></td></tr>
<tr><th id="9475">9475</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9476">9476</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9477">9477</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="9478">9478</th><td>      <i>// (mulhs:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)  =&gt;  (MULHD:{ *:[i64] } i64:{ *:[i64] }:$rA, i64:{ *:[i64] }:$rB)</i></td></tr>
<tr><th id="9479">9479</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::MULHD,</td></tr>
<tr><th id="9480">9480</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9481">9481</th><td>      <i>// GIR_Coverage, 639,</i></td></tr>
<tr><th id="9482">9482</th><td>      GIR_Done,</td></tr>
<tr><th id="9483">9483</th><td>    <i>// Label 726: @21940</i></td></tr>
<tr><th id="9484">9484</th><td>    GIM_Reject,</td></tr>
<tr><th id="9485">9485</th><td>    <i>// Label 722: @21941</i></td></tr>
<tr><th id="9486">9486</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 727*/</i> <var>21964</var>, <i>// Rule ID 1076 //</i></td></tr>
<tr><th id="9487">9487</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="9488">9488</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9489">9489</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9490">9490</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9491">9491</th><td>      <i>// (mulhs:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VMULHSD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vA, v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="9492">9492</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULHSD,</td></tr>
<tr><th id="9493">9493</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9494">9494</th><td>      <i>// GIR_Coverage, 1076,</i></td></tr>
<tr><th id="9495">9495</th><td>      GIR_Done,</td></tr>
<tr><th id="9496">9496</th><td>    <i>// Label 727: @21964</i></td></tr>
<tr><th id="9497">9497</th><td>    GIM_Reject,</td></tr>
<tr><th id="9498">9498</th><td>    <i>// Label 723: @21965</i></td></tr>
<tr><th id="9499">9499</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 728*/</i> <var>21988</var>, <i>// Rule ID 1074 //</i></td></tr>
<tr><th id="9500">9500</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_1,</td></tr>
<tr><th id="9501">9501</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9502">9502</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9503">9503</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9504">9504</th><td>      <i>// (mulhs:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VMULHSW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vA, v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="9505">9505</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMULHSW,</td></tr>
<tr><th id="9506">9506</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9507">9507</th><td>      <i>// GIR_Coverage, 1074,</i></td></tr>
<tr><th id="9508">9508</th><td>      GIR_Done,</td></tr>
<tr><th id="9509">9509</th><td>    <i>// Label 728: @21988</i></td></tr>
<tr><th id="9510">9510</th><td>    GIM_Reject,</td></tr>
<tr><th id="9511">9511</th><td>    <i>// Label 724: @21989</i></td></tr>
<tr><th id="9512">9512</th><td>    GIM_Reject,</td></tr>
<tr><th id="9513">9513</th><td>    <i>// Label 25: @21990</i></td></tr>
<tr><th id="9514">9514</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 734*/</i> <var>22220</var>,</td></tr>
<tr><th id="9515">9515</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 729*/</i> <var>22001</var>,</td></tr>
<tr><th id="9516">9516</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 730*/</i> <var>22061</var>,</td></tr>
<tr><th id="9517">9517</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 731*/</i> <var>22124</var>,</td></tr>
<tr><th id="9518">9518</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 732*/</i> <var>22148</var>,</td></tr>
<tr><th id="9519">9519</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 733*/</i> <var>22175</var>,</td></tr>
<tr><th id="9520">9520</th><td>    <i>// Label 729: @22001</i></td></tr>
<tr><th id="9521">9521</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 735*/</i> <var>22060</var>,</td></tr>
<tr><th id="9522">9522</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9523">9523</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9524">9524</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 736*/</i> <var>22026</var>, <i>// Rule ID 909 //</i></td></tr>
<tr><th id="9525">9525</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="9526">9526</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="9527">9527</th><td>        <i>// (fadd:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSADDSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="9528">9528</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDSP,</td></tr>
<tr><th id="9529">9529</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9530">9530</th><td>        <i>// GIR_Coverage, 909,</i></td></tr>
<tr><th id="9531">9531</th><td>        GIR_Done,</td></tr>
<tr><th id="9532">9532</th><td>      <i>// Label 736: @22026</i></td></tr>
<tr><th id="9533">9533</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 737*/</i> <var>22044</var>, <i>// Rule ID 226 //</i></td></tr>
<tr><th id="9534">9534</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9535">9535</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9536">9536</th><td>        <i>// (fadd:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="9537">9537</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FADDS,</td></tr>
<tr><th id="9538">9538</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9539">9539</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9540">9540</th><td>        <i>// GIR_Coverage, 226,</i></td></tr>
<tr><th id="9541">9541</th><td>        GIR_Done,</td></tr>
<tr><th id="9542">9542</th><td>      <i>// Label 737: @22044</i></td></tr>
<tr><th id="9543">9543</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 738*/</i> <var>22059</var>, <i>// Rule ID 556 //</i></td></tr>
<tr><th id="9544">9544</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9545">9545</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9546">9546</th><td>        <i>// (fadd:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)  =&gt;  (EFSADD:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="9547">9547</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSADD,</td></tr>
<tr><th id="9548">9548</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9549">9549</th><td>        <i>// GIR_Coverage, 556,</i></td></tr>
<tr><th id="9550">9550</th><td>        GIR_Done,</td></tr>
<tr><th id="9551">9551</th><td>      <i>// Label 738: @22059</i></td></tr>
<tr><th id="9552">9552</th><td>      GIM_Reject,</td></tr>
<tr><th id="9553">9553</th><td>    <i>// Label 735: @22060</i></td></tr>
<tr><th id="9554">9554</th><td>    GIM_Reject,</td></tr>
<tr><th id="9555">9555</th><td>    <i>// Label 730: @22061</i></td></tr>
<tr><th id="9556">9556</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 739*/</i> <var>22123</var>,</td></tr>
<tr><th id="9557">9557</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9558">9558</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9559">9559</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 740*/</i> <var>22089</var>, <i>// Rule ID 726 //</i></td></tr>
<tr><th id="9560">9560</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9561">9561</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="9562">9562</th><td>        <i>// (fadd:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSADDDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="9563">9563</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDDP,</td></tr>
<tr><th id="9564">9564</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9565">9565</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9566">9566</th><td>        <i>// GIR_Coverage, 726,</i></td></tr>
<tr><th id="9567">9567</th><td>        GIR_Done,</td></tr>
<tr><th id="9568">9568</th><td>      <i>// Label 740: @22089</i></td></tr>
<tr><th id="9569">9569</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 741*/</i> <var>22107</var>, <i>// Rule ID 224 //</i></td></tr>
<tr><th id="9570">9570</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9571">9571</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="9572">9572</th><td>        <i>// (fadd:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="9573">9573</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FADD,</td></tr>
<tr><th id="9574">9574</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9575">9575</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9576">9576</th><td>        <i>// GIR_Coverage, 224,</i></td></tr>
<tr><th id="9577">9577</th><td>        GIR_Done,</td></tr>
<tr><th id="9578">9578</th><td>      <i>// Label 741: @22107</i></td></tr>
<tr><th id="9579">9579</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 742*/</i> <var>22122</var>, <i>// Rule ID 540 //</i></td></tr>
<tr><th id="9580">9580</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9581">9581</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="9582">9582</th><td>        <i>// (fadd:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)  =&gt;  (EFDADD:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="9583">9583</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDADD,</td></tr>
<tr><th id="9584">9584</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9585">9585</th><td>        <i>// GIR_Coverage, 540,</i></td></tr>
<tr><th id="9586">9586</th><td>        GIR_Done,</td></tr>
<tr><th id="9587">9587</th><td>      <i>// Label 742: @22122</i></td></tr>
<tr><th id="9588">9588</th><td>      GIM_Reject,</td></tr>
<tr><th id="9589">9589</th><td>    <i>// Label 739: @22123</i></td></tr>
<tr><th id="9590">9590</th><td>    GIM_Reject,</td></tr>
<tr><th id="9591">9591</th><td>    <i>// Label 731: @22124</i></td></tr>
<tr><th id="9592">9592</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 743*/</i> <var>22147</var>, <i>// Rule ID 944 //</i></td></tr>
<tr><th id="9593">9593</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="9594">9594</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9595">9595</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9596">9596</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9597">9597</th><td>      <i>// (fadd:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSADDQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="9598">9598</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDQP,</td></tr>
<tr><th id="9599">9599</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9600">9600</th><td>      <i>// GIR_Coverage, 944,</i></td></tr>
<tr><th id="9601">9601</th><td>      GIR_Done,</td></tr>
<tr><th id="9602">9602</th><td>    <i>// Label 743: @22147</i></td></tr>
<tr><th id="9603">9603</th><td>    GIM_Reject,</td></tr>
<tr><th id="9604">9604</th><td>    <i>// Label 732: @22148</i></td></tr>
<tr><th id="9605">9605</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 744*/</i> <var>22174</var>, <i>// Rule ID 730 //</i></td></tr>
<tr><th id="9606">9606</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9607">9607</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9608">9608</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9609">9609</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9610">9610</th><td>      <i>// (fadd:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVADDDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="9611">9611</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVADDDP,</td></tr>
<tr><th id="9612">9612</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9613">9613</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9614">9614</th><td>      <i>// GIR_Coverage, 730,</i></td></tr>
<tr><th id="9615">9615</th><td>      GIR_Done,</td></tr>
<tr><th id="9616">9616</th><td>    <i>// Label 744: @22174</i></td></tr>
<tr><th id="9617">9617</th><td>    GIM_Reject,</td></tr>
<tr><th id="9618">9618</th><td>    <i>// Label 733: @22175</i></td></tr>
<tr><th id="9619">9619</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 745*/</i> <var>22219</var>,</td></tr>
<tr><th id="9620">9620</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9621">9621</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9622">9622</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 746*/</i> <var>22203</var>, <i>// Rule ID 732 //</i></td></tr>
<tr><th id="9623">9623</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9624">9624</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9625">9625</th><td>        <i>// (fadd:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVADDSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="9626">9626</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVADDSP,</td></tr>
<tr><th id="9627">9627</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9628">9628</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9629">9629</th><td>        <i>// GIR_Coverage, 732,</i></td></tr>
<tr><th id="9630">9630</th><td>        GIR_Done,</td></tr>
<tr><th id="9631">9631</th><td>      <i>// Label 746: @22203</i></td></tr>
<tr><th id="9632">9632</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 747*/</i> <var>22218</var>, <i>// Rule ID 284 //</i></td></tr>
<tr><th id="9633">9633</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="9634">9634</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9635">9635</th><td>        <i>// (fadd:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VADDFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="9636">9636</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VADDFP,</td></tr>
<tr><th id="9637">9637</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9638">9638</th><td>        <i>// GIR_Coverage, 284,</i></td></tr>
<tr><th id="9639">9639</th><td>        GIR_Done,</td></tr>
<tr><th id="9640">9640</th><td>      <i>// Label 747: @22218</i></td></tr>
<tr><th id="9641">9641</th><td>      GIM_Reject,</td></tr>
<tr><th id="9642">9642</th><td>    <i>// Label 745: @22219</i></td></tr>
<tr><th id="9643">9643</th><td>    GIM_Reject,</td></tr>
<tr><th id="9644">9644</th><td>    <i>// Label 734: @22220</i></td></tr>
<tr><th id="9645">9645</th><td>    GIM_Reject,</td></tr>
<tr><th id="9646">9646</th><td>    <i>// Label 26: @22221</i></td></tr>
<tr><th id="9647">9647</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 753*/</i> <var>22451</var>,</td></tr>
<tr><th id="9648">9648</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 748*/</i> <var>22232</var>,</td></tr>
<tr><th id="9649">9649</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 749*/</i> <var>22292</var>,</td></tr>
<tr><th id="9650">9650</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 750*/</i> <var>22355</var>,</td></tr>
<tr><th id="9651">9651</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 751*/</i> <var>22379</var>,</td></tr>
<tr><th id="9652">9652</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 752*/</i> <var>22406</var>,</td></tr>
<tr><th id="9653">9653</th><td>    <i>// Label 748: @22232</i></td></tr>
<tr><th id="9654">9654</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 754*/</i> <var>22291</var>,</td></tr>
<tr><th id="9655">9655</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9656">9656</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9657">9657</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 755*/</i> <var>22257</var>, <i>// Rule ID 913 //</i></td></tr>
<tr><th id="9658">9658</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="9659">9659</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="9660">9660</th><td>        <i>// (fsub:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSSUBSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="9661">9661</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBSP,</td></tr>
<tr><th id="9662">9662</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9663">9663</th><td>        <i>// GIR_Coverage, 913,</i></td></tr>
<tr><th id="9664">9664</th><td>        GIR_Done,</td></tr>
<tr><th id="9665">9665</th><td>      <i>// Label 755: @22257</i></td></tr>
<tr><th id="9666">9666</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 756*/</i> <var>22275</var>, <i>// Rule ID 238 //</i></td></tr>
<tr><th id="9667">9667</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9668">9668</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9669">9669</th><td>        <i>// (fsub:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="9670">9670</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSUBS,</td></tr>
<tr><th id="9671">9671</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9672">9672</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9673">9673</th><td>        <i>// GIR_Coverage, 238,</i></td></tr>
<tr><th id="9674">9674</th><td>        GIR_Done,</td></tr>
<tr><th id="9675">9675</th><td>      <i>// Label 756: @22275</i></td></tr>
<tr><th id="9676">9676</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 757*/</i> <var>22290</var>, <i>// Rule ID 570 //</i></td></tr>
<tr><th id="9677">9677</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9678">9678</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9679">9679</th><td>        <i>// (fsub:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)  =&gt;  (EFSSUB:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="9680">9680</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSSUB,</td></tr>
<tr><th id="9681">9681</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9682">9682</th><td>        <i>// GIR_Coverage, 570,</i></td></tr>
<tr><th id="9683">9683</th><td>        GIR_Done,</td></tr>
<tr><th id="9684">9684</th><td>      <i>// Label 757: @22290</i></td></tr>
<tr><th id="9685">9685</th><td>      GIM_Reject,</td></tr>
<tr><th id="9686">9686</th><td>    <i>// Label 754: @22291</i></td></tr>
<tr><th id="9687">9687</th><td>    GIM_Reject,</td></tr>
<tr><th id="9688">9688</th><td>    <i>// Label 749: @22292</i></td></tr>
<tr><th id="9689">9689</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 758*/</i> <var>22354</var>,</td></tr>
<tr><th id="9690">9690</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9691">9691</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9692">9692</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 759*/</i> <var>22320</var>, <i>// Rule ID 738 //</i></td></tr>
<tr><th id="9693">9693</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9694">9694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="9695">9695</th><td>        <i>// (fsub:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSSUBDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="9696">9696</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBDP,</td></tr>
<tr><th id="9697">9697</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9698">9698</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9699">9699</th><td>        <i>// GIR_Coverage, 738,</i></td></tr>
<tr><th id="9700">9700</th><td>        GIR_Done,</td></tr>
<tr><th id="9701">9701</th><td>      <i>// Label 759: @22320</i></td></tr>
<tr><th id="9702">9702</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 760*/</i> <var>22338</var>, <i>// Rule ID 236 //</i></td></tr>
<tr><th id="9703">9703</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9704">9704</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="9705">9705</th><td>        <i>// (fsub:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="9706">9706</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSUB,</td></tr>
<tr><th id="9707">9707</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9708">9708</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9709">9709</th><td>        <i>// GIR_Coverage, 236,</i></td></tr>
<tr><th id="9710">9710</th><td>        GIR_Done,</td></tr>
<tr><th id="9711">9711</th><td>      <i>// Label 760: @22338</i></td></tr>
<tr><th id="9712">9712</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 761*/</i> <var>22353</var>, <i>// Rule ID 554 //</i></td></tr>
<tr><th id="9713">9713</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9714">9714</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="9715">9715</th><td>        <i>// (fsub:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)  =&gt;  (EFDSUB:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="9716">9716</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDSUB,</td></tr>
<tr><th id="9717">9717</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9718">9718</th><td>        <i>// GIR_Coverage, 554,</i></td></tr>
<tr><th id="9719">9719</th><td>        GIR_Done,</td></tr>
<tr><th id="9720">9720</th><td>      <i>// Label 761: @22353</i></td></tr>
<tr><th id="9721">9721</th><td>      GIM_Reject,</td></tr>
<tr><th id="9722">9722</th><td>    <i>// Label 758: @22354</i></td></tr>
<tr><th id="9723">9723</th><td>    GIM_Reject,</td></tr>
<tr><th id="9724">9724</th><td>    <i>// Label 750: @22355</i></td></tr>
<tr><th id="9725">9725</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 762*/</i> <var>22378</var>, <i>// Rule ID 948 //</i></td></tr>
<tr><th id="9726">9726</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="9727">9727</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9728">9728</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9729">9729</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9730">9730</th><td>      <i>// (fsub:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="9731">9731</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBQP,</td></tr>
<tr><th id="9732">9732</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9733">9733</th><td>      <i>// GIR_Coverage, 948,</i></td></tr>
<tr><th id="9734">9734</th><td>      GIR_Done,</td></tr>
<tr><th id="9735">9735</th><td>    <i>// Label 762: @22378</i></td></tr>
<tr><th id="9736">9736</th><td>    GIM_Reject,</td></tr>
<tr><th id="9737">9737</th><td>    <i>// Label 751: @22379</i></td></tr>
<tr><th id="9738">9738</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 763*/</i> <var>22405</var>, <i>// Rule ID 740 //</i></td></tr>
<tr><th id="9739">9739</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9740">9740</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9741">9741</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9742">9742</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9743">9743</th><td>      <i>// (fsub:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVSUBDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="9744">9744</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSUBDP,</td></tr>
<tr><th id="9745">9745</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9746">9746</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9747">9747</th><td>      <i>// GIR_Coverage, 740,</i></td></tr>
<tr><th id="9748">9748</th><td>      GIR_Done,</td></tr>
<tr><th id="9749">9749</th><td>    <i>// Label 763: @22405</i></td></tr>
<tr><th id="9750">9750</th><td>    GIM_Reject,</td></tr>
<tr><th id="9751">9751</th><td>    <i>// Label 752: @22406</i></td></tr>
<tr><th id="9752">9752</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 764*/</i> <var>22450</var>,</td></tr>
<tr><th id="9753">9753</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9754">9754</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9755">9755</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 765*/</i> <var>22434</var>, <i>// Rule ID 742 //</i></td></tr>
<tr><th id="9756">9756</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9757">9757</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9758">9758</th><td>        <i>// (fsub:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVSUBSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="9759">9759</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSUBSP,</td></tr>
<tr><th id="9760">9760</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9761">9761</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9762">9762</th><td>        <i>// GIR_Coverage, 742,</i></td></tr>
<tr><th id="9763">9763</th><td>        GIR_Done,</td></tr>
<tr><th id="9764">9764</th><td>      <i>// Label 765: @22434</i></td></tr>
<tr><th id="9765">9765</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 766*/</i> <var>22449</var>, <i>// Rule ID 354 //</i></td></tr>
<tr><th id="9766">9766</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="9767">9767</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9768">9768</th><td>        <i>// (fsub:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VSUBFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="9769">9769</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VSUBFP,</td></tr>
<tr><th id="9770">9770</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9771">9771</th><td>        <i>// GIR_Coverage, 354,</i></td></tr>
<tr><th id="9772">9772</th><td>        GIR_Done,</td></tr>
<tr><th id="9773">9773</th><td>      <i>// Label 766: @22449</i></td></tr>
<tr><th id="9774">9774</th><td>      GIM_Reject,</td></tr>
<tr><th id="9775">9775</th><td>    <i>// Label 764: @22450</i></td></tr>
<tr><th id="9776">9776</th><td>    GIM_Reject,</td></tr>
<tr><th id="9777">9777</th><td>    <i>// Label 753: @22451</i></td></tr>
<tr><th id="9778">9778</th><td>    GIM_Reject,</td></tr>
<tr><th id="9779">9779</th><td>    <i>// Label 27: @22452</i></td></tr>
<tr><th id="9780">9780</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 772*/</i> <var>22664</var>,</td></tr>
<tr><th id="9781">9781</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 767*/</i> <var>22463</var>,</td></tr>
<tr><th id="9782">9782</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 768*/</i> <var>22523</var>,</td></tr>
<tr><th id="9783">9783</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 769*/</i> <var>22586</var>,</td></tr>
<tr><th id="9784">9784</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 770*/</i> <var>22610</var>,</td></tr>
<tr><th id="9785">9785</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 771*/</i> <var>22637</var>,</td></tr>
<tr><th id="9786">9786</th><td>    <i>// Label 767: @22463</i></td></tr>
<tr><th id="9787">9787</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 773*/</i> <var>22522</var>,</td></tr>
<tr><th id="9788">9788</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9789">9789</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9790">9790</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 774*/</i> <var>22488</var>, <i>// Rule ID 911 //</i></td></tr>
<tr><th id="9791">9791</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="9792">9792</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="9793">9793</th><td>        <i>// (fmul:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSMULSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="9794">9794</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULSP,</td></tr>
<tr><th id="9795">9795</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9796">9796</th><td>        <i>// GIR_Coverage, 911,</i></td></tr>
<tr><th id="9797">9797</th><td>        GIR_Done,</td></tr>
<tr><th id="9798">9798</th><td>      <i>// Label 774: @22488</i></td></tr>
<tr><th id="9799">9799</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 775*/</i> <var>22506</var>, <i>// Rule ID 234 //</i></td></tr>
<tr><th id="9800">9800</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9801">9801</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9802">9802</th><td>        <i>// (fmul:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC)  =&gt;  (FMULS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC)</i></td></tr>
<tr><th id="9803">9803</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMULS,</td></tr>
<tr><th id="9804">9804</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9805">9805</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9806">9806</th><td>        <i>// GIR_Coverage, 234,</i></td></tr>
<tr><th id="9807">9807</th><td>        GIR_Done,</td></tr>
<tr><th id="9808">9808</th><td>      <i>// Label 775: @22506</i></td></tr>
<tr><th id="9809">9809</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 776*/</i> <var>22521</var>, <i>// Rule ID 567 //</i></td></tr>
<tr><th id="9810">9810</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9811">9811</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="9812">9812</th><td>        <i>// (fmul:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)  =&gt;  (EFSMUL:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="9813">9813</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSMUL,</td></tr>
<tr><th id="9814">9814</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9815">9815</th><td>        <i>// GIR_Coverage, 567,</i></td></tr>
<tr><th id="9816">9816</th><td>        GIR_Done,</td></tr>
<tr><th id="9817">9817</th><td>      <i>// Label 776: @22521</i></td></tr>
<tr><th id="9818">9818</th><td>      GIM_Reject,</td></tr>
<tr><th id="9819">9819</th><td>    <i>// Label 773: @22522</i></td></tr>
<tr><th id="9820">9820</th><td>    GIM_Reject,</td></tr>
<tr><th id="9821">9821</th><td>    <i>// Label 768: @22523</i></td></tr>
<tr><th id="9822">9822</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 777*/</i> <var>22585</var>,</td></tr>
<tr><th id="9823">9823</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9824">9824</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9825">9825</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 778*/</i> <var>22551</var>, <i>// Rule ID 728 //</i></td></tr>
<tr><th id="9826">9826</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9827">9827</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="9828">9828</th><td>        <i>// (fmul:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSMULDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="9829">9829</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULDP,</td></tr>
<tr><th id="9830">9830</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9831">9831</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9832">9832</th><td>        <i>// GIR_Coverage, 728,</i></td></tr>
<tr><th id="9833">9833</th><td>        GIR_Done,</td></tr>
<tr><th id="9834">9834</th><td>      <i>// Label 778: @22551</i></td></tr>
<tr><th id="9835">9835</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 779*/</i> <var>22569</var>, <i>// Rule ID 232 //</i></td></tr>
<tr><th id="9836">9836</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9837">9837</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="9838">9838</th><td>        <i>// (fmul:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC)  =&gt;  (FMUL:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC)</i></td></tr>
<tr><th id="9839">9839</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMUL,</td></tr>
<tr><th id="9840">9840</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9841">9841</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9842">9842</th><td>        <i>// GIR_Coverage, 232,</i></td></tr>
<tr><th id="9843">9843</th><td>        GIR_Done,</td></tr>
<tr><th id="9844">9844</th><td>      <i>// Label 779: @22569</i></td></tr>
<tr><th id="9845">9845</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 780*/</i> <var>22584</var>, <i>// Rule ID 551 //</i></td></tr>
<tr><th id="9846">9846</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="9847">9847</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="9848">9848</th><td>        <i>// (fmul:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)  =&gt;  (EFDMUL:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="9849">9849</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDMUL,</td></tr>
<tr><th id="9850">9850</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9851">9851</th><td>        <i>// GIR_Coverage, 551,</i></td></tr>
<tr><th id="9852">9852</th><td>        GIR_Done,</td></tr>
<tr><th id="9853">9853</th><td>      <i>// Label 780: @22584</i></td></tr>
<tr><th id="9854">9854</th><td>      GIM_Reject,</td></tr>
<tr><th id="9855">9855</th><td>    <i>// Label 777: @22585</i></td></tr>
<tr><th id="9856">9856</th><td>    GIM_Reject,</td></tr>
<tr><th id="9857">9857</th><td>    <i>// Label 769: @22586</i></td></tr>
<tr><th id="9858">9858</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 781*/</i> <var>22609</var>, <i>// Rule ID 946 //</i></td></tr>
<tr><th id="9859">9859</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="9860">9860</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9861">9861</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="9862">9862</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="9863">9863</th><td>      <i>// (fmul:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSMULQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="9864">9864</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULQP,</td></tr>
<tr><th id="9865">9865</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9866">9866</th><td>      <i>// GIR_Coverage, 946,</i></td></tr>
<tr><th id="9867">9867</th><td>      GIR_Done,</td></tr>
<tr><th id="9868">9868</th><td>    <i>// Label 781: @22609</i></td></tr>
<tr><th id="9869">9869</th><td>    GIM_Reject,</td></tr>
<tr><th id="9870">9870</th><td>    <i>// Label 770: @22610</i></td></tr>
<tr><th id="9871">9871</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 782*/</i> <var>22636</var>, <i>// Rule ID 734 //</i></td></tr>
<tr><th id="9872">9872</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9873">9873</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9874">9874</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9875">9875</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9876">9876</th><td>      <i>// (fmul:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVMULDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="9877">9877</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMULDP,</td></tr>
<tr><th id="9878">9878</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9879">9879</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9880">9880</th><td>      <i>// GIR_Coverage, 734,</i></td></tr>
<tr><th id="9881">9881</th><td>      GIR_Done,</td></tr>
<tr><th id="9882">9882</th><td>    <i>// Label 782: @22636</i></td></tr>
<tr><th id="9883">9883</th><td>    GIM_Reject,</td></tr>
<tr><th id="9884">9884</th><td>    <i>// Label 771: @22637</i></td></tr>
<tr><th id="9885">9885</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 783*/</i> <var>22663</var>, <i>// Rule ID 736 //</i></td></tr>
<tr><th id="9886">9886</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9887">9887</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9888">9888</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9889">9889</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="9890">9890</th><td>      <i>// (fmul:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVMULSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="9891">9891</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMULSP,</td></tr>
<tr><th id="9892">9892</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9893">9893</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9894">9894</th><td>      <i>// GIR_Coverage, 736,</i></td></tr>
<tr><th id="9895">9895</th><td>      GIR_Done,</td></tr>
<tr><th id="9896">9896</th><td>    <i>// Label 783: @22663</i></td></tr>
<tr><th id="9897">9897</th><td>    GIM_Reject,</td></tr>
<tr><th id="9898">9898</th><td>    <i>// Label 772: @22664</i></td></tr>
<tr><th id="9899">9899</th><td>    GIM_Reject,</td></tr>
<tr><th id="9900">9900</th><td>    <i>// Label 28: @22665</i></td></tr>
<tr><th id="9901">9901</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 789*/</i> <var>23274</var>,</td></tr>
<tr><th id="9902">9902</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 784*/</i> <var>22676</var>,</td></tr>
<tr><th id="9903">9903</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 785*/</i> <var>22832</var>,</td></tr>
<tr><th id="9904">9904</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 786*/</i> <var>22988</var>,</td></tr>
<tr><th id="9905">9905</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 787*/</i> <var>23077</var>,</td></tr>
<tr><th id="9906">9906</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 788*/</i> <var>23166</var>,</td></tr>
<tr><th id="9907">9907</th><td>    <i>// Label 784: @22676</i></td></tr>
<tr><th id="9908">9908</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 790*/</i> <var>22831</var>,</td></tr>
<tr><th id="9909">9909</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9910">9910</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9911">9911</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9912">9912</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 791*/</i> <var>22735</var>, <i>// Rule ID 925 //</i></td></tr>
<tr><th id="9913">9913</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="9914">9914</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="9915">9915</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9916">9916</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="9917">9917</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9918">9918</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9919">9919</th><td>        <i>// (fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, (fneg:{ *:[f32] } f32:{ *:[f32] }:$XTi))  =&gt;  (XSMSUBASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="9920">9920</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBASP,</td></tr>
<tr><th id="9921">9921</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="9922">9922</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="9923">9923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="9924">9924</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="9925">9925</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9926">9926</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9927">9927</th><td>        <i>// GIR_Coverage, 925,</i></td></tr>
<tr><th id="9928">9928</th><td>        GIR_Done,</td></tr>
<tr><th id="9929">9929</th><td>      <i>// Label 791: @22735</i></td></tr>
<tr><th id="9930">9930</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 792*/</i> <var>22767</var>, <i>// Rule ID 923 //</i></td></tr>
<tr><th id="9931">9931</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="9932">9932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="9933">9933</th><td>        <i>// (fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, f32:{ *:[f32] }:$XTi)  =&gt;  (XSMADDASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="9934">9934</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDASP,</td></tr>
<tr><th id="9935">9935</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="9936">9936</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="9937">9937</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="9938">9938</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="9939">9939</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9940">9940</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9941">9941</th><td>        <i>// GIR_Coverage, 923,</i></td></tr>
<tr><th id="9942">9942</th><td>        GIR_Done,</td></tr>
<tr><th id="9943">9943</th><td>      <i>// Label 792: @22767</i></td></tr>
<tr><th id="9944">9944</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 793*/</i> <var>22812</var>, <i>// Rule ID 212 //</i></td></tr>
<tr><th id="9945">9945</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9946">9946</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9947">9947</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9948">9948</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="9949">9949</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9950">9950</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9951">9951</th><td>        <i>// (fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, (fneg:{ *:[f32] } f32:{ *:[f32] }:$FRB))  =&gt;  (FMSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="9952">9952</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMSUBS,</td></tr>
<tr><th id="9953">9953</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="9954">9954</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="9955">9955</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="9956">9956</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="9957">9957</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9958">9958</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9959">9959</th><td>        <i>// GIR_Coverage, 212,</i></td></tr>
<tr><th id="9960">9960</th><td>        GIR_Done,</td></tr>
<tr><th id="9961">9961</th><td>      <i>// Label 793: @22812</i></td></tr>
<tr><th id="9962">9962</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 794*/</i> <var>22830</var>, <i>// Rule ID 208 //</i></td></tr>
<tr><th id="9963">9963</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="9964">9964</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="9965">9965</th><td>        <i>// (fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)  =&gt;  (FMADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="9966">9966</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMADDS,</td></tr>
<tr><th id="9967">9967</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="9968">9968</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9969">9969</th><td>        <i>// GIR_Coverage, 208,</i></td></tr>
<tr><th id="9970">9970</th><td>        GIR_Done,</td></tr>
<tr><th id="9971">9971</th><td>      <i>// Label 794: @22830</i></td></tr>
<tr><th id="9972">9972</th><td>      GIM_Reject,</td></tr>
<tr><th id="9973">9973</th><td>    <i>// Label 790: @22831</i></td></tr>
<tr><th id="9974">9974</th><td>    GIM_Reject,</td></tr>
<tr><th id="9975">9975</th><td>    <i>// Label 785: @22832</i></td></tr>
<tr><th id="9976">9976</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 795*/</i> <var>22987</var>,</td></tr>
<tr><th id="9977">9977</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9978">9978</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9979">9979</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9980">9980</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 796*/</i> <var>22891</var>, <i>// Rule ID 746 //</i></td></tr>
<tr><th id="9981">9981</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="9982">9982</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="9983">9983</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9984">9984</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="9985">9985</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="9986">9986</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9987">9987</th><td>        <i>// (fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, (fneg:{ *:[f64] } f64:{ *:[f64] }:$XTi))  =&gt;  (XSMSUBADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="9988">9988</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBADP,</td></tr>
<tr><th id="9989">9989</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="9990">9990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="9991">9991</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="9992">9992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="9993">9993</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9994">9994</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9995">9995</th><td>        <i>// GIR_Coverage, 746,</i></td></tr>
<tr><th id="9996">9996</th><td>        GIR_Done,</td></tr>
<tr><th id="9997">9997</th><td>      <i>// Label 796: @22891</i></td></tr>
<tr><th id="9998">9998</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 797*/</i> <var>22923</var>, <i>// Rule ID 744 //</i></td></tr>
<tr><th id="9999">9999</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10000">10000</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10001">10001</th><td>        <i>// (fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, f64:{ *:[f64] }:$XTi)  =&gt;  (XSMADDADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10002">10002</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDADP,</td></tr>
<tr><th id="10003">10003</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10004">10004</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10005">10005</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10006">10006</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10007">10007</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10008">10008</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10009">10009</th><td>        <i>// GIR_Coverage, 744,</i></td></tr>
<tr><th id="10010">10010</th><td>        GIR_Done,</td></tr>
<tr><th id="10011">10011</th><td>      <i>// Label 797: @22923</i></td></tr>
<tr><th id="10012">10012</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 798*/</i> <var>22968</var>, <i>// Rule ID 210 //</i></td></tr>
<tr><th id="10013">10013</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10014">10014</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10015">10015</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10016">10016</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10017">10017</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10018">10018</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10019">10019</th><td>        <i>// (fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, (fneg:{ *:[f64] } f64:{ *:[f64] }:$FRB))  =&gt;  (FMSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10020">10020</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMSUB,</td></tr>
<tr><th id="10021">10021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10022">10022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10023">10023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10024">10024</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="10025">10025</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10026">10026</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10027">10027</th><td>        <i>// GIR_Coverage, 210,</i></td></tr>
<tr><th id="10028">10028</th><td>        GIR_Done,</td></tr>
<tr><th id="10029">10029</th><td>      <i>// Label 798: @22968</i></td></tr>
<tr><th id="10030">10030</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 799*/</i> <var>22986</var>, <i>// Rule ID 206 //</i></td></tr>
<tr><th id="10031">10031</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10032">10032</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10033">10033</th><td>        <i>// (fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)  =&gt;  (FMADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10034">10034</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMADD,</td></tr>
<tr><th id="10035">10035</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10036">10036</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10037">10037</th><td>        <i>// GIR_Coverage, 206,</i></td></tr>
<tr><th id="10038">10038</th><td>        GIR_Done,</td></tr>
<tr><th id="10039">10039</th><td>      <i>// Label 799: @22986</i></td></tr>
<tr><th id="10040">10040</th><td>      GIM_Reject,</td></tr>
<tr><th id="10041">10041</th><td>    <i>// Label 795: @22987</i></td></tr>
<tr><th id="10042">10042</th><td>    GIM_Reject,</td></tr>
<tr><th id="10043">10043</th><td>    <i>// Label 786: @22988</i></td></tr>
<tr><th id="10044">10044</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 800*/</i> <var>23076</var>,</td></tr>
<tr><th id="10045">10045</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10046">10046</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10047">10047</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10048">10048</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="10049">10049</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 801*/</i> <var>23047</var>, <i>// Rule ID 956 //</i></td></tr>
<tr><th id="10050">10050</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10051">10051</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10052">10052</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10053">10053</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10054">10054</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10055">10055</th><td>        <i>// (fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi))  =&gt;  (XSMSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10056">10056</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBQP,</td></tr>
<tr><th id="10057">10057</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10058">10058</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="10059">10059</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10060">10060</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10061">10061</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10062">10062</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10063">10063</th><td>        <i>// GIR_Coverage, 956,</i></td></tr>
<tr><th id="10064">10064</th><td>        GIR_Done,</td></tr>
<tr><th id="10065">10065</th><td>      <i>// Label 801: @23047</i></td></tr>
<tr><th id="10066">10066</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 802*/</i> <var>23075</var>, <i>// Rule ID 954 //</i></td></tr>
<tr><th id="10067">10067</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10068">10068</th><td>        <i>// (fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi)  =&gt;  (XSMADDQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10069">10069</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDQP,</td></tr>
<tr><th id="10070">10070</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10071">10071</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vTi</i></td></tr>
<tr><th id="10072">10072</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10073">10073</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10074">10074</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10075">10075</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10076">10076</th><td>        <i>// GIR_Coverage, 954,</i></td></tr>
<tr><th id="10077">10077</th><td>        GIR_Done,</td></tr>
<tr><th id="10078">10078</th><td>      <i>// Label 802: @23075</i></td></tr>
<tr><th id="10079">10079</th><td>      GIM_Reject,</td></tr>
<tr><th id="10080">10080</th><td>    <i>// Label 800: @23076</i></td></tr>
<tr><th id="10081">10081</th><td>    GIM_Reject,</td></tr>
<tr><th id="10082">10082</th><td>    <i>// Label 787: @23077</i></td></tr>
<tr><th id="10083">10083</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 803*/</i> <var>23165</var>,</td></tr>
<tr><th id="10084">10084</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10085">10085</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10086">10086</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10087">10087</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10088">10088</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 804*/</i> <var>23136</var>, <i>// Rule ID 756 //</i></td></tr>
<tr><th id="10089">10089</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10090">10090</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10091">10091</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10092">10092</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10093">10093</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10094">10094</th><td>        <i>// (fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, (fneg:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi))  =&gt;  (XVMSUBADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="10095">10095</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMSUBADP,</td></tr>
<tr><th id="10096">10096</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10097">10097</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10098">10098</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10099">10099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10100">10100</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10101">10101</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10102">10102</th><td>        <i>// GIR_Coverage, 756,</i></td></tr>
<tr><th id="10103">10103</th><td>        GIR_Done,</td></tr>
<tr><th id="10104">10104</th><td>      <i>// Label 804: @23136</i></td></tr>
<tr><th id="10105">10105</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 805*/</i> <var>23164</var>, <i>// Rule ID 752 //</i></td></tr>
<tr><th id="10106">10106</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10107">10107</th><td>        <i>// (fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, v2f64:{ *:[v2f64] }:$XTi)  =&gt;  (XVMADDADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="10108">10108</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMADDADP,</td></tr>
<tr><th id="10109">10109</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10110">10110</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10111">10111</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10112">10112</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10113">10113</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10114">10114</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10115">10115</th><td>        <i>// GIR_Coverage, 752,</i></td></tr>
<tr><th id="10116">10116</th><td>        GIR_Done,</td></tr>
<tr><th id="10117">10117</th><td>      <i>// Label 805: @23164</i></td></tr>
<tr><th id="10118">10118</th><td>      GIM_Reject,</td></tr>
<tr><th id="10119">10119</th><td>    <i>// Label 803: @23165</i></td></tr>
<tr><th id="10120">10120</th><td>    GIM_Reject,</td></tr>
<tr><th id="10121">10121</th><td>    <i>// Label 788: @23166</i></td></tr>
<tr><th id="10122">10122</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 806*/</i> <var>23273</var>,</td></tr>
<tr><th id="10123">10123</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10124">10124</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10125">10125</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10126">10126</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 807*/</i> <var>23225</var>, <i>// Rule ID 758 //</i></td></tr>
<tr><th id="10127">10127</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10128">10128</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10129">10129</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10130">10130</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10131">10131</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10132">10132</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10133">10133</th><td>        <i>// (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi))  =&gt;  (XVMSUBASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="10134">10134</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMSUBASP,</td></tr>
<tr><th id="10135">10135</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10136">10136</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10137">10137</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10138">10138</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10139">10139</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10140">10140</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10141">10141</th><td>        <i>// GIR_Coverage, 758,</i></td></tr>
<tr><th id="10142">10142</th><td>        GIR_Done,</td></tr>
<tr><th id="10143">10143</th><td>      <i>// Label 807: @23225</i></td></tr>
<tr><th id="10144">10144</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 808*/</i> <var>23257</var>, <i>// Rule ID 754 //</i></td></tr>
<tr><th id="10145">10145</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10146">10146</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10147">10147</th><td>        <i>// (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, v4f32:{ *:[v4f32] }:$XTi)  =&gt;  (XVMADDASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="10148">10148</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMADDASP,</td></tr>
<tr><th id="10149">10149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10150">10150</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10151">10151</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10152">10152</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10153">10153</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10154">10154</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10155">10155</th><td>        <i>// GIR_Coverage, 754,</i></td></tr>
<tr><th id="10156">10156</th><td>        GIR_Done,</td></tr>
<tr><th id="10157">10157</th><td>      <i>// Label 808: @23257</i></td></tr>
<tr><th id="10158">10158</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 809*/</i> <var>23272</var>, <i>// Rule ID 276 //</i></td></tr>
<tr><th id="10159">10159</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="10160">10160</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="10161">10161</th><td>        <i>// (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vC, v4f32:{ *:[v4f32] }:$vB)  =&gt;  (VMADDFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vC, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="10162">10162</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VMADDFP,</td></tr>
<tr><th id="10163">10163</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10164">10164</th><td>        <i>// GIR_Coverage, 276,</i></td></tr>
<tr><th id="10165">10165</th><td>        GIR_Done,</td></tr>
<tr><th id="10166">10166</th><td>      <i>// Label 809: @23272</i></td></tr>
<tr><th id="10167">10167</th><td>      GIM_Reject,</td></tr>
<tr><th id="10168">10168</th><td>    <i>// Label 806: @23273</i></td></tr>
<tr><th id="10169">10169</th><td>    GIM_Reject,</td></tr>
<tr><th id="10170">10170</th><td>    <i>// Label 789: @23274</i></td></tr>
<tr><th id="10171">10171</th><td>    GIM_Reject,</td></tr>
<tr><th id="10172">10172</th><td>    <i>// Label 29: @23275</i></td></tr>
<tr><th id="10173">10173</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 815*/</i> <var>23487</var>,</td></tr>
<tr><th id="10174">10174</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 810*/</i> <var>23286</var>,</td></tr>
<tr><th id="10175">10175</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 811*/</i> <var>23346</var>,</td></tr>
<tr><th id="10176">10176</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 812*/</i> <var>23409</var>,</td></tr>
<tr><th id="10177">10177</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 813*/</i> <var>23433</var>,</td></tr>
<tr><th id="10178">10178</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 814*/</i> <var>23460</var>,</td></tr>
<tr><th id="10179">10179</th><td>    <i>// Label 810: @23286</i></td></tr>
<tr><th id="10180">10180</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 816*/</i> <var>23345</var>,</td></tr>
<tr><th id="10181">10181</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10182">10182</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10183">10183</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 817*/</i> <var>23311</var>, <i>// Rule ID 915 //</i></td></tr>
<tr><th id="10184">10184</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="10185">10185</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="10186">10186</th><td>        <i>// (fdiv:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSDIVSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="10187">10187</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVSP,</td></tr>
<tr><th id="10188">10188</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10189">10189</th><td>        <i>// GIR_Coverage, 915,</i></td></tr>
<tr><th id="10190">10190</th><td>        GIR_Done,</td></tr>
<tr><th id="10191">10191</th><td>      <i>// Label 817: @23311</i></td></tr>
<tr><th id="10192">10192</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 818*/</i> <var>23329</var>, <i>// Rule ID 230 //</i></td></tr>
<tr><th id="10193">10193</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10194">10194</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10195">10195</th><td>        <i>// (fdiv:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FDIVS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="10196">10196</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FDIVS,</td></tr>
<tr><th id="10197">10197</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10198">10198</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10199">10199</th><td>        <i>// GIR_Coverage, 230,</i></td></tr>
<tr><th id="10200">10200</th><td>        GIR_Done,</td></tr>
<tr><th id="10201">10201</th><td>      <i>// Label 818: @23329</i></td></tr>
<tr><th id="10202">10202</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 819*/</i> <var>23344</var>, <i>// Rule ID 566 //</i></td></tr>
<tr><th id="10203">10203</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10204">10204</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="10205">10205</th><td>        <i>// (fdiv:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)  =&gt;  (EFSDIV:{ *:[f32] } f32:{ *:[f32] }:$RA, f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="10206">10206</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSDIV,</td></tr>
<tr><th id="10207">10207</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10208">10208</th><td>        <i>// GIR_Coverage, 566,</i></td></tr>
<tr><th id="10209">10209</th><td>        GIR_Done,</td></tr>
<tr><th id="10210">10210</th><td>      <i>// Label 819: @23344</i></td></tr>
<tr><th id="10211">10211</th><td>      GIM_Reject,</td></tr>
<tr><th id="10212">10212</th><td>    <i>// Label 816: @23345</i></td></tr>
<tr><th id="10213">10213</th><td>    GIM_Reject,</td></tr>
<tr><th id="10214">10214</th><td>    <i>// Label 811: @23346</i></td></tr>
<tr><th id="10215">10215</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 820*/</i> <var>23408</var>,</td></tr>
<tr><th id="10216">10216</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10217">10217</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10218">10218</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 821*/</i> <var>23374</var>, <i>// Rule ID 767 //</i></td></tr>
<tr><th id="10219">10219</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10220">10220</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10221">10221</th><td>        <i>// (fdiv:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSDIVDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10222">10222</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVDP,</td></tr>
<tr><th id="10223">10223</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10224">10224</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10225">10225</th><td>        <i>// GIR_Coverage, 767,</i></td></tr>
<tr><th id="10226">10226</th><td>        GIR_Done,</td></tr>
<tr><th id="10227">10227</th><td>      <i>// Label 821: @23374</i></td></tr>
<tr><th id="10228">10228</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 822*/</i> <var>23392</var>, <i>// Rule ID 228 //</i></td></tr>
<tr><th id="10229">10229</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10230">10230</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10231">10231</th><td>        <i>// (fdiv:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FDIV:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10232">10232</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FDIV,</td></tr>
<tr><th id="10233">10233</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10234">10234</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10235">10235</th><td>        <i>// GIR_Coverage, 228,</i></td></tr>
<tr><th id="10236">10236</th><td>        GIR_Done,</td></tr>
<tr><th id="10237">10237</th><td>      <i>// Label 822: @23392</i></td></tr>
<tr><th id="10238">10238</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 823*/</i> <var>23407</var>, <i>// Rule ID 550 //</i></td></tr>
<tr><th id="10239">10239</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10240">10240</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="10241">10241</th><td>        <i>// (fdiv:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)  =&gt;  (EFDDIV:{ *:[f64] } f64:{ *:[f64] }:$RA, f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="10242">10242</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDDIV,</td></tr>
<tr><th id="10243">10243</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10244">10244</th><td>        <i>// GIR_Coverage, 550,</i></td></tr>
<tr><th id="10245">10245</th><td>        GIR_Done,</td></tr>
<tr><th id="10246">10246</th><td>      <i>// Label 823: @23407</i></td></tr>
<tr><th id="10247">10247</th><td>      GIM_Reject,</td></tr>
<tr><th id="10248">10248</th><td>    <i>// Label 820: @23408</i></td></tr>
<tr><th id="10249">10249</th><td>    GIM_Reject,</td></tr>
<tr><th id="10250">10250</th><td>    <i>// Label 812: @23409</i></td></tr>
<tr><th id="10251">10251</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 824*/</i> <var>23432</var>, <i>// Rule ID 950 //</i></td></tr>
<tr><th id="10252">10252</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10253">10253</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10254">10254</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10255">10255</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="10256">10256</th><td>      <i>// (fdiv:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSDIVQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10257">10257</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVQP,</td></tr>
<tr><th id="10258">10258</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10259">10259</th><td>      <i>// GIR_Coverage, 950,</i></td></tr>
<tr><th id="10260">10260</th><td>      GIR_Done,</td></tr>
<tr><th id="10261">10261</th><td>    <i>// Label 824: @23432</i></td></tr>
<tr><th id="10262">10262</th><td>    GIM_Reject,</td></tr>
<tr><th id="10263">10263</th><td>    <i>// Label 813: @23433</i></td></tr>
<tr><th id="10264">10264</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 825*/</i> <var>23459</var>, <i>// Rule ID 776 //</i></td></tr>
<tr><th id="10265">10265</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10266">10266</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10267">10267</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10268">10268</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10269">10269</th><td>      <i>// (fdiv:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVDIVDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="10270">10270</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVDIVDP,</td></tr>
<tr><th id="10271">10271</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10272">10272</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10273">10273</th><td>      <i>// GIR_Coverage, 776,</i></td></tr>
<tr><th id="10274">10274</th><td>      GIR_Done,</td></tr>
<tr><th id="10275">10275</th><td>    <i>// Label 825: @23459</i></td></tr>
<tr><th id="10276">10276</th><td>    GIM_Reject,</td></tr>
<tr><th id="10277">10277</th><td>    <i>// Label 814: @23460</i></td></tr>
<tr><th id="10278">10278</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 826*/</i> <var>23486</var>, <i>// Rule ID 778 //</i></td></tr>
<tr><th id="10279">10279</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10280">10280</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10281">10281</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10282">10282</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10283">10283</th><td>      <i>// (fdiv:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVDIVSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="10284">10284</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVDIVSP,</td></tr>
<tr><th id="10285">10285</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10286">10286</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10287">10287</th><td>      <i>// GIR_Coverage, 778,</i></td></tr>
<tr><th id="10288">10288</th><td>      GIR_Done,</td></tr>
<tr><th id="10289">10289</th><td>    <i>// Label 826: @23486</i></td></tr>
<tr><th id="10290">10290</th><td>    GIM_Reject,</td></tr>
<tr><th id="10291">10291</th><td>    <i>// Label 815: @23487</i></td></tr>
<tr><th id="10292">10292</th><td>    GIM_Reject,</td></tr>
<tr><th id="10293">10293</th><td>    <i>// Label 30: @23488</i></td></tr>
<tr><th id="10294">10294</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 832*/</i> <var>25728</var>,</td></tr>
<tr><th id="10295">10295</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 827*/</i> <var>23499</var>,</td></tr>
<tr><th id="10296">10296</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 828*/</i> <var>24087</var>,</td></tr>
<tr><th id="10297">10297</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 829*/</i> <var>24730</var>,</td></tr>
<tr><th id="10298">10298</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 830*/</i> <var>25133</var>,</td></tr>
<tr><th id="10299">10299</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 831*/</i> <var>25414</var>,</td></tr>
<tr><th id="10300">10300</th><td>    <i>// Label 827: @23499</i></td></tr>
<tr><th id="10301">10301</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 833*/</i> <var>24086</var>,</td></tr>
<tr><th id="10302">10302</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10303">10303</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 834*/</i> <var>23571</var>, <i>// Rule ID 929 //</i></td></tr>
<tr><th id="10304">10304</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="10305">10305</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="10306">10306</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10307">10307</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10308">10308</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10309">10309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10310">10310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10311">10311</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10312">10312</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10313">10313</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10314">10314</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10315">10315</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10316">10316</th><td>        <i>// (fneg:{ *:[f32] } (fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, (fneg:{ *:[f32] } f32:{ *:[f32] }:$XTi)))  =&gt;  (XSNMSUBASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="10317">10317</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBASP,</td></tr>
<tr><th id="10318">10318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10319">10319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10320">10320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10321">10321</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10322">10322</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10323">10323</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10324">10324</th><td>        <i>// GIR_Coverage, 929,</i></td></tr>
<tr><th id="10325">10325</th><td>        GIR_Done,</td></tr>
<tr><th id="10326">10326</th><td>      <i>// Label 834: @23571</i></td></tr>
<tr><th id="10327">10327</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 835*/</i> <var>23637</var>, <i>// Rule ID 928 //</i></td></tr>
<tr><th id="10328">10328</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="10329">10329</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="10330">10330</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10331">10331</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10332">10332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10333">10333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10334">10334</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10335">10335</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10336">10336</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10337">10337</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10338">10338</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10339">10339</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10340">10340</th><td>        <i>// (fneg:{ *:[f32] } (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, (fneg:{ *:[f32] } f32:{ *:[f32] }:$XTi)))  =&gt;  (XSNMSUBASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="10341">10341</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBASP,</td></tr>
<tr><th id="10342">10342</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10343">10343</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10344">10344</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10345">10345</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10346">10346</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10347">10347</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10348">10348</th><td>        <i>// GIR_Coverage, 928,</i></td></tr>
<tr><th id="10349">10349</th><td>        GIR_Done,</td></tr>
<tr><th id="10350">10350</th><td>      <i>// Label 835: @23637</i></td></tr>
<tr><th id="10351">10351</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 836*/</i> <var>23690</var>, <i>// Rule ID 927 //</i></td></tr>
<tr><th id="10352">10352</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="10353">10353</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="10354">10354</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10355">10355</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10356">10356</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10357">10357</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10358">10358</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10359">10359</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10360">10360</th><td>        <i>// (fneg:{ *:[f32] } (fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, f32:{ *:[f32] }:$XTi))  =&gt;  (XSNMADDASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="10361">10361</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDASP,</td></tr>
<tr><th id="10362">10362</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10363">10363</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10364">10364</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10365">10365</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10366">10366</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10367">10367</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10368">10368</th><td>        <i>// GIR_Coverage, 927,</i></td></tr>
<tr><th id="10369">10369</th><td>        GIR_Done,</td></tr>
<tr><th id="10370">10370</th><td>      <i>// Label 836: @23690</i></td></tr>
<tr><th id="10371">10371</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 837*/</i> <var>23743</var>, <i>// Rule ID 926 //</i></td></tr>
<tr><th id="10372">10372</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="10373">10373</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="10374">10374</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10375">10375</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10376">10376</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10377">10377</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10378">10378</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10379">10379</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10380">10380</th><td>        <i>// (fneg:{ *:[f32] } (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, f32:{ *:[f32] }:$XTi))  =&gt;  (XSNMADDASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="10381">10381</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDASP,</td></tr>
<tr><th id="10382">10382</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10383">10383</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10384">10384</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10385">10385</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10386">10386</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10387">10387</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10388">10388</th><td>        <i>// GIR_Coverage, 926,</i></td></tr>
<tr><th id="10389">10389</th><td>        GIR_Done,</td></tr>
<tr><th id="10390">10390</th><td>      <i>// Label 837: @23743</i></td></tr>
<tr><th id="10391">10391</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 838*/</i> <var>23809</var>, <i>// Rule ID 220 //</i></td></tr>
<tr><th id="10392">10392</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10393">10393</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10394">10394</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10395">10395</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10396">10396</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10397">10397</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10398">10398</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10399">10399</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10400">10400</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10401">10401</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10402">10402</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10403">10403</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10404">10404</th><td>        <i>// (fneg:{ *:[f32] } (fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, (fneg:{ *:[f32] } f32:{ *:[f32] }:$FRB)))  =&gt;  (FNMSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="10405">10405</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMSUBS,</td></tr>
<tr><th id="10406">10406</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10407">10407</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10408">10408</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10409">10409</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="10410">10410</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10411">10411</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10412">10412</th><td>        <i>// GIR_Coverage, 220,</i></td></tr>
<tr><th id="10413">10413</th><td>        GIR_Done,</td></tr>
<tr><th id="10414">10414</th><td>      <i>// Label 838: @23809</i></td></tr>
<tr><th id="10415">10415</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 839*/</i> <var>23875</var>, <i>// Rule ID 219 //</i></td></tr>
<tr><th id="10416">10416</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10417">10417</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10418">10418</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10419">10419</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10420">10420</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10421">10421</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10422">10422</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10423">10423</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10424">10424</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10425">10425</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10426">10426</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10427">10427</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10428">10428</th><td>        <i>// (fneg:{ *:[f32] } (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, (fneg:{ *:[f32] } f32:{ *:[f32] }:$FRB)))  =&gt;  (FNMSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="10429">10429</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMSUBS,</td></tr>
<tr><th id="10430">10430</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10431">10431</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10432">10432</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10433">10433</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="10434">10434</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10435">10435</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10436">10436</th><td>        <i>// GIR_Coverage, 219,</i></td></tr>
<tr><th id="10437">10437</th><td>        GIR_Done,</td></tr>
<tr><th id="10438">10438</th><td>      <i>// Label 839: @23875</i></td></tr>
<tr><th id="10439">10439</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 840*/</i> <var>23928</var>, <i>// Rule ID 216 //</i></td></tr>
<tr><th id="10440">10440</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10441">10441</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10442">10442</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10443">10443</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10444">10444</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10445">10445</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10446">10446</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10447">10447</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10448">10448</th><td>        <i>// (fneg:{ *:[f32] } (fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB))  =&gt;  (FNMADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="10449">10449</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMADDS,</td></tr>
<tr><th id="10450">10450</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10451">10451</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10452">10452</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10453">10453</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// FRB</i></td></tr>
<tr><th id="10454">10454</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10455">10455</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10456">10456</th><td>        <i>// GIR_Coverage, 216,</i></td></tr>
<tr><th id="10457">10457</th><td>        GIR_Done,</td></tr>
<tr><th id="10458">10458</th><td>      <i>// Label 840: @23928</i></td></tr>
<tr><th id="10459">10459</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 841*/</i> <var>23981</var>, <i>// Rule ID 215 //</i></td></tr>
<tr><th id="10460">10460</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10461">10461</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10462">10462</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10463">10463</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10464">10464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10465">10465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10466">10466</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10467">10467</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10468">10468</th><td>        <i>// (fneg:{ *:[f32] } (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB))  =&gt;  (FNMADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="10469">10469</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMADDS,</td></tr>
<tr><th id="10470">10470</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10471">10471</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10472">10472</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10473">10473</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// FRB</i></td></tr>
<tr><th id="10474">10474</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10475">10475</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10476">10476</th><td>        <i>// GIR_Coverage, 215,</i></td></tr>
<tr><th id="10477">10477</th><td>        GIR_Done,</td></tr>
<tr><th id="10478">10478</th><td>      <i>// Label 841: @23981</i></td></tr>
<tr><th id="10479">10479</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 842*/</i> <var>24018</var>, <i>// Rule ID 157 //</i></td></tr>
<tr><th id="10480">10480</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10481">10481</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10482">10482</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10483">10483</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10484">10484</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10485">10485</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10486">10486</th><td>        <i>// (fneg:{ *:[f32] } (fabs:{ *:[f32] } f32:{ *:[f32] }:$frB))  =&gt;  (FNABSS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="10487">10487</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNABSS,</td></tr>
<tr><th id="10488">10488</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// frD</i></td></tr>
<tr><th id="10489">10489</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// frB</i></td></tr>
<tr><th id="10490">10490</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10491">10491</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10492">10492</th><td>        <i>// GIR_Coverage, 157,</i></td></tr>
<tr><th id="10493">10493</th><td>        GIR_Done,</td></tr>
<tr><th id="10494">10494</th><td>      <i>// Label 842: @24018</i></td></tr>
<tr><th id="10495">10495</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 843*/</i> <var>24055</var>, <i>// Rule ID 568 //</i></td></tr>
<tr><th id="10496">10496</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10497">10497</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="10498">10498</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10499">10499</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10500">10500</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10501">10501</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10502">10502</th><td>        <i>// (fneg:{ *:[f32] } (fabs:{ *:[f32] } f32:{ *:[f32] }:$RA))  =&gt;  (EFSNABS:{ *:[f32] } f32:{ *:[f32] }:$RA)</i></td></tr>
<tr><th id="10503">10503</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSNABS,</td></tr>
<tr><th id="10504">10504</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="10505">10505</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// RA</i></td></tr>
<tr><th id="10506">10506</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10507">10507</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10508">10508</th><td>        <i>// GIR_Coverage, 568,</i></td></tr>
<tr><th id="10509">10509</th><td>        GIR_Done,</td></tr>
<tr><th id="10510">10510</th><td>      <i>// Label 843: @24055</i></td></tr>
<tr><th id="10511">10511</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 844*/</i> <var>24070</var>, <i>// Rule ID 159 //</i></td></tr>
<tr><th id="10512">10512</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10513">10513</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="10514">10514</th><td>        <i>// (fneg:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FNEGS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="10515">10515</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNEGS,</td></tr>
<tr><th id="10516">10516</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10517">10517</th><td>        <i>// GIR_Coverage, 159,</i></td></tr>
<tr><th id="10518">10518</th><td>        GIR_Done,</td></tr>
<tr><th id="10519">10519</th><td>      <i>// Label 844: @24070</i></td></tr>
<tr><th id="10520">10520</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 845*/</i> <var>24085</var>, <i>// Rule ID 569 //</i></td></tr>
<tr><th id="10521">10521</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10522">10522</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="10523">10523</th><td>        <i>// (fneg:{ *:[f32] } f32:{ *:[f32] }:$RA)  =&gt;  (EFSNEG:{ *:[f32] } f32:{ *:[f32] }:$RA)</i></td></tr>
<tr><th id="10524">10524</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSNEG,</td></tr>
<tr><th id="10525">10525</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10526">10526</th><td>        <i>// GIR_Coverage, 569,</i></td></tr>
<tr><th id="10527">10527</th><td>        GIR_Done,</td></tr>
<tr><th id="10528">10528</th><td>      <i>// Label 845: @24085</i></td></tr>
<tr><th id="10529">10529</th><td>      GIM_Reject,</td></tr>
<tr><th id="10530">10530</th><td>    <i>// Label 833: @24086</i></td></tr>
<tr><th id="10531">10531</th><td>    GIM_Reject,</td></tr>
<tr><th id="10532">10532</th><td>    <i>// Label 828: @24087</i></td></tr>
<tr><th id="10533">10533</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 846*/</i> <var>24729</var>,</td></tr>
<tr><th id="10534">10534</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10535">10535</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 847*/</i> <var>24159</var>, <i>// Rule ID 750 //</i></td></tr>
<tr><th id="10536">10536</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10537">10537</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10538">10538</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10539">10539</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10540">10540</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10541">10541</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10542">10542</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10543">10543</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10544">10544</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10545">10545</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10546">10546</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10547">10547</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10548">10548</th><td>        <i>// (fneg:{ *:[f64] } (fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, (fneg:{ *:[f64] } f64:{ *:[f64] }:$XTi)))  =&gt;  (XSNMSUBADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10549">10549</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBADP,</td></tr>
<tr><th id="10550">10550</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10551">10551</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10552">10552</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10553">10553</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10554">10554</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10555">10555</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10556">10556</th><td>        <i>// GIR_Coverage, 750,</i></td></tr>
<tr><th id="10557">10557</th><td>        GIR_Done,</td></tr>
<tr><th id="10558">10558</th><td>      <i>// Label 847: @24159</i></td></tr>
<tr><th id="10559">10559</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 848*/</i> <var>24225</var>, <i>// Rule ID 749 //</i></td></tr>
<tr><th id="10560">10560</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10561">10561</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10562">10562</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10563">10563</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10564">10564</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10565">10565</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10566">10566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10567">10567</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10568">10568</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10569">10569</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10570">10570</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10571">10571</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10572">10572</th><td>        <i>// (fneg:{ *:[f64] } (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, (fneg:{ *:[f64] } f64:{ *:[f64] }:$XTi)))  =&gt;  (XSNMSUBADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10573">10573</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBADP,</td></tr>
<tr><th id="10574">10574</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10575">10575</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10576">10576</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10577">10577</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10578">10578</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10579">10579</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10580">10580</th><td>        <i>// GIR_Coverage, 749,</i></td></tr>
<tr><th id="10581">10581</th><td>        GIR_Done,</td></tr>
<tr><th id="10582">10582</th><td>      <i>// Label 848: @24225</i></td></tr>
<tr><th id="10583">10583</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 849*/</i> <var>24278</var>, <i>// Rule ID 748 //</i></td></tr>
<tr><th id="10584">10584</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10585">10585</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10586">10586</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10587">10587</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10588">10588</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10589">10589</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10590">10590</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10591">10591</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10592">10592</th><td>        <i>// (fneg:{ *:[f64] } (fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, f64:{ *:[f64] }:$XTi))  =&gt;  (XSNMADDADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10593">10593</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDADP,</td></tr>
<tr><th id="10594">10594</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10595">10595</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10596">10596</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10597">10597</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10598">10598</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10599">10599</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10600">10600</th><td>        <i>// GIR_Coverage, 748,</i></td></tr>
<tr><th id="10601">10601</th><td>        GIR_Done,</td></tr>
<tr><th id="10602">10602</th><td>      <i>// Label 849: @24278</i></td></tr>
<tr><th id="10603">10603</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 850*/</i> <var>24331</var>, <i>// Rule ID 747 //</i></td></tr>
<tr><th id="10604">10604</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10605">10605</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10606">10606</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10607">10607</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10608">10608</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10609">10609</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10610">10610</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10611">10611</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10612">10612</th><td>        <i>// (fneg:{ *:[f64] } (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, f64:{ *:[f64] }:$XTi))  =&gt;  (XSNMADDADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10613">10613</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDADP,</td></tr>
<tr><th id="10614">10614</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10615">10615</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="10616">10616</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10617">10617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10618">10618</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10619">10619</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10620">10620</th><td>        <i>// GIR_Coverage, 747,</i></td></tr>
<tr><th id="10621">10621</th><td>        GIR_Done,</td></tr>
<tr><th id="10622">10622</th><td>      <i>// Label 850: @24331</i></td></tr>
<tr><th id="10623">10623</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 851*/</i> <var>24368</var>, <i>// Rule ID 800 //</i></td></tr>
<tr><th id="10624">10624</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10625">10625</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10626">10626</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10627">10627</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10628">10628</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10629">10629</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10630">10630</th><td>        <i>// (fneg:{ *:[f64] } (fabs:{ *:[f64] } f64:{ *:[f64] }:$XB))  =&gt;  (XSNABSDP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10631">10631</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNABSDP,</td></tr>
<tr><th id="10632">10632</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10633">10633</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="10634">10634</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10635">10635</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10636">10636</th><td>        <i>// GIR_Coverage, 800,</i></td></tr>
<tr><th id="10637">10637</th><td>        GIR_Done,</td></tr>
<tr><th id="10638">10638</th><td>      <i>// Label 851: @24368</i></td></tr>
<tr><th id="10639">10639</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 852*/</i> <var>24386</var>, <i>// Rule ID 801 //</i></td></tr>
<tr><th id="10640">10640</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10641">10641</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="10642">10642</th><td>        <i>// (fneg:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSNEGDP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="10643">10643</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNEGDP,</td></tr>
<tr><th id="10644">10644</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="10645">10645</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10646">10646</th><td>        <i>// GIR_Coverage, 801,</i></td></tr>
<tr><th id="10647">10647</th><td>        GIR_Done,</td></tr>
<tr><th id="10648">10648</th><td>      <i>// Label 852: @24386</i></td></tr>
<tr><th id="10649">10649</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 853*/</i> <var>24452</var>, <i>// Rule ID 218 //</i></td></tr>
<tr><th id="10650">10650</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10651">10651</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10652">10652</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10653">10653</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10654">10654</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10655">10655</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10656">10656</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10657">10657</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10658">10658</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10659">10659</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10660">10660</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10661">10661</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10662">10662</th><td>        <i>// (fneg:{ *:[f64] } (fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, (fneg:{ *:[f64] } f64:{ *:[f64] }:$FRB)))  =&gt;  (FNMSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10663">10663</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMSUB,</td></tr>
<tr><th id="10664">10664</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10665">10665</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10666">10666</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10667">10667</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="10668">10668</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10669">10669</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10670">10670</th><td>        <i>// GIR_Coverage, 218,</i></td></tr>
<tr><th id="10671">10671</th><td>        GIR_Done,</td></tr>
<tr><th id="10672">10672</th><td>      <i>// Label 853: @24452</i></td></tr>
<tr><th id="10673">10673</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 854*/</i> <var>24518</var>, <i>// Rule ID 217 //</i></td></tr>
<tr><th id="10674">10674</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10675">10675</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10676">10676</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10677">10677</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10678">10678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10679">10679</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10680">10680</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10681">10681</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10682">10682</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10683">10683</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10684">10684</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10685">10685</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10686">10686</th><td>        <i>// (fneg:{ *:[f64] } (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, (fneg:{ *:[f64] } f64:{ *:[f64] }:$FRB)))  =&gt;  (FNMSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10687">10687</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMSUB,</td></tr>
<tr><th id="10688">10688</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10689">10689</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10690">10690</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10691">10691</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="10692">10692</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10693">10693</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10694">10694</th><td>        <i>// GIR_Coverage, 217,</i></td></tr>
<tr><th id="10695">10695</th><td>        GIR_Done,</td></tr>
<tr><th id="10696">10696</th><td>      <i>// Label 854: @24518</i></td></tr>
<tr><th id="10697">10697</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 855*/</i> <var>24571</var>, <i>// Rule ID 214 //</i></td></tr>
<tr><th id="10698">10698</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10699">10699</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10700">10700</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10701">10701</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10702">10702</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10703">10703</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10704">10704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10705">10705</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10706">10706</th><td>        <i>// (fneg:{ *:[f64] } (fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB))  =&gt;  (FNMADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10707">10707</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMADD,</td></tr>
<tr><th id="10708">10708</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10709">10709</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10710">10710</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10711">10711</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// FRB</i></td></tr>
<tr><th id="10712">10712</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10713">10713</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10714">10714</th><td>        <i>// GIR_Coverage, 214,</i></td></tr>
<tr><th id="10715">10715</th><td>        GIR_Done,</td></tr>
<tr><th id="10716">10716</th><td>      <i>// Label 855: @24571</i></td></tr>
<tr><th id="10717">10717</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 856*/</i> <var>24624</var>, <i>// Rule ID 213 //</i></td></tr>
<tr><th id="10718">10718</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10719">10719</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10720">10720</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10721">10721</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10722">10722</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10723">10723</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10724">10724</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10725">10725</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10726">10726</th><td>        <i>// (fneg:{ *:[f64] } (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB))  =&gt;  (FNMADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="10727">10727</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNMADD,</td></tr>
<tr><th id="10728">10728</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="10729">10729</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="10730">10730</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="10731">10731</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// FRB</i></td></tr>
<tr><th id="10732">10732</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10733">10733</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10734">10734</th><td>        <i>// GIR_Coverage, 213,</i></td></tr>
<tr><th id="10735">10735</th><td>        GIR_Done,</td></tr>
<tr><th id="10736">10736</th><td>      <i>// Label 856: @24624</i></td></tr>
<tr><th id="10737">10737</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 857*/</i> <var>24661</var>, <i>// Rule ID 158 //</i></td></tr>
<tr><th id="10738">10738</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10739">10739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10740">10740</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10741">10741</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10742">10742</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10743">10743</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10744">10744</th><td>        <i>// (fneg:{ *:[f64] } (fabs:{ *:[f64] } f64:{ *:[f64] }:$frB))  =&gt;  (FNABSD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="10745">10745</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNABSD,</td></tr>
<tr><th id="10746">10746</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// frD</i></td></tr>
<tr><th id="10747">10747</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// frB</i></td></tr>
<tr><th id="10748">10748</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10749">10749</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10750">10750</th><td>        <i>// GIR_Coverage, 158,</i></td></tr>
<tr><th id="10751">10751</th><td>        GIR_Done,</td></tr>
<tr><th id="10752">10752</th><td>      <i>// Label 857: @24661</i></td></tr>
<tr><th id="10753">10753</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 858*/</i> <var>24698</var>, <i>// Rule ID 552 //</i></td></tr>
<tr><th id="10754">10754</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10755">10755</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="10756">10756</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10757">10757</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10758">10758</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="10759">10759</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10760">10760</th><td>        <i>// (fneg:{ *:[f64] } (fabs:{ *:[f64] } f64:{ *:[f64] }:$RA))  =&gt;  (EFDNABS:{ *:[f64] } f64:{ *:[f64] }:$RA)</i></td></tr>
<tr><th id="10761">10761</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDNABS,</td></tr>
<tr><th id="10762">10762</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// RT</i></td></tr>
<tr><th id="10763">10763</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// RA</i></td></tr>
<tr><th id="10764">10764</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10765">10765</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10766">10766</th><td>        <i>// GIR_Coverage, 552,</i></td></tr>
<tr><th id="10767">10767</th><td>        GIR_Done,</td></tr>
<tr><th id="10768">10768</th><td>      <i>// Label 858: @24698</i></td></tr>
<tr><th id="10769">10769</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 859*/</i> <var>24713</var>, <i>// Rule ID 160 //</i></td></tr>
<tr><th id="10770">10770</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="10771">10771</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="10772">10772</th><td>        <i>// (fneg:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FNEGD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="10773">10773</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FNEGD,</td></tr>
<tr><th id="10774">10774</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10775">10775</th><td>        <i>// GIR_Coverage, 160,</i></td></tr>
<tr><th id="10776">10776</th><td>        GIR_Done,</td></tr>
<tr><th id="10777">10777</th><td>      <i>// Label 859: @24713</i></td></tr>
<tr><th id="10778">10778</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 860*/</i> <var>24728</var>, <i>// Rule ID 553 //</i></td></tr>
<tr><th id="10779">10779</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="10780">10780</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="10781">10781</th><td>        <i>// (fneg:{ *:[f64] } f64:{ *:[f64] }:$RA)  =&gt;  (EFDNEG:{ *:[f64] } f64:{ *:[f64] }:$RA)</i></td></tr>
<tr><th id="10782">10782</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDNEG,</td></tr>
<tr><th id="10783">10783</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10784">10784</th><td>        <i>// GIR_Coverage, 553,</i></td></tr>
<tr><th id="10785">10785</th><td>        GIR_Done,</td></tr>
<tr><th id="10786">10786</th><td>      <i>// Label 860: @24728</i></td></tr>
<tr><th id="10787">10787</th><td>      GIM_Reject,</td></tr>
<tr><th id="10788">10788</th><td>    <i>// Label 846: @24729</i></td></tr>
<tr><th id="10789">10789</th><td>    GIM_Reject,</td></tr>
<tr><th id="10790">10790</th><td>    <i>// Label 829: @24730</i></td></tr>
<tr><th id="10791">10791</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 861*/</i> <var>25132</var>,</td></tr>
<tr><th id="10792">10792</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10793">10793</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="10794">10794</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 862*/</i> <var>24809</var>, <i>// Rule ID 969 //</i></td></tr>
<tr><th id="10795">10795</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10796">10796</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10797">10797</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_INTRINSIC,</td></tr>
<tr><th id="10798">10798</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>1</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="10799">10799</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_fmaf128_round_to_odd,</td></tr>
<tr><th id="10800">10800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10801">10801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10802">10802</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10803">10803</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10804">10804</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10805">10805</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10806">10806</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10807">10807</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10808">10808</th><td>        <i>// (fneg:{ *:[f128] } (intrinsic_wo_chain:{ *:[f128] } 6405:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi)))  =&gt;  (XSNMSUBQPO:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10809">10809</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBQPO,</td></tr>
<tr><th id="10810">10810</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10811">10811</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="10812">10812</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="10813">10813</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="10814">10814</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10815">10815</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10816">10816</th><td>        <i>// GIR_Coverage, 969,</i></td></tr>
<tr><th id="10817">10817</th><td>        GIR_Done,</td></tr>
<tr><th id="10818">10818</th><td>      <i>// Label 862: @24809</i></td></tr>
<tr><th id="10819">10819</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 863*/</i> <var>24865</var>, <i>// Rule ID 968 //</i></td></tr>
<tr><th id="10820">10820</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10821">10821</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10822">10822</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_INTRINSIC,</td></tr>
<tr><th id="10823">10823</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>1</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="10824">10824</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::ppc_fmaf128_round_to_odd,</td></tr>
<tr><th id="10825">10825</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10826">10826</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10827">10827</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10828">10828</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10829">10829</th><td>        <i>// (fneg:{ *:[f128] } (intrinsic_wo_chain:{ *:[f128] } 6405:{ *:[iPTR] }, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi))  =&gt;  (XSNMADDQPO:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10830">10830</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDQPO,</td></tr>
<tr><th id="10831">10831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10832">10832</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// vTi</i></td></tr>
<tr><th id="10833">10833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="10834">10834</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vB</i></td></tr>
<tr><th id="10835">10835</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10836">10836</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10837">10837</th><td>        <i>// GIR_Coverage, 968,</i></td></tr>
<tr><th id="10838">10838</th><td>        GIR_Done,</td></tr>
<tr><th id="10839">10839</th><td>      <i>// Label 863: @24865</i></td></tr>
<tr><th id="10840">10840</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 864*/</i> <var>24927</var>, <i>// Rule ID 960 //</i></td></tr>
<tr><th id="10841">10841</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10842">10842</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10843">10843</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10844">10844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10845">10845</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10846">10846</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10847">10847</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10848">10848</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10849">10849</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10850">10850</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10851">10851</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10852">10852</th><td>        <i>// (fneg:{ *:[f128] } (fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi)))  =&gt;  (XSNMSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10853">10853</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBQP,</td></tr>
<tr><th id="10854">10854</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10855">10855</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="10856">10856</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10857">10857</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10858">10858</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10859">10859</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10860">10860</th><td>        <i>// GIR_Coverage, 960,</i></td></tr>
<tr><th id="10861">10861</th><td>        GIR_Done,</td></tr>
<tr><th id="10862">10862</th><td>      <i>// Label 864: @24927</i></td></tr>
<tr><th id="10863">10863</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 865*/</i> <var>24989</var>, <i>// Rule ID 959 //</i></td></tr>
<tr><th id="10864">10864</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10865">10865</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10866">10866</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10867">10867</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10868">10868</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10869">10869</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10870">10870</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10871">10871</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10872">10872</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10873">10873</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10874">10874</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10875">10875</th><td>        <i>// (fneg:{ *:[f128] } (strict_fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi)))  =&gt;  (XSNMSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10876">10876</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMSUBQP,</td></tr>
<tr><th id="10877">10877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10878">10878</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="10879">10879</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10880">10880</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10881">10881</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10882">10882</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10883">10883</th><td>        <i>// GIR_Coverage, 959,</i></td></tr>
<tr><th id="10884">10884</th><td>        GIR_Done,</td></tr>
<tr><th id="10885">10885</th><td>      <i>// Label 865: @24989</i></td></tr>
<tr><th id="10886">10886</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 866*/</i> <var>25038</var>, <i>// Rule ID 958 //</i></td></tr>
<tr><th id="10887">10887</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10888">10888</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10889">10889</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10890">10890</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10891">10891</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10892">10892</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10893">10893</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10894">10894</th><td>        <i>// (fneg:{ *:[f128] } (fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi))  =&gt;  (XSNMADDQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10895">10895</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDQP,</td></tr>
<tr><th id="10896">10896</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10897">10897</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vTi</i></td></tr>
<tr><th id="10898">10898</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10899">10899</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10900">10900</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10901">10901</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10902">10902</th><td>        <i>// GIR_Coverage, 958,</i></td></tr>
<tr><th id="10903">10903</th><td>        GIR_Done,</td></tr>
<tr><th id="10904">10904</th><td>      <i>// Label 866: @25038</i></td></tr>
<tr><th id="10905">10905</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 867*/</i> <var>25087</var>, <i>// Rule ID 957 //</i></td></tr>
<tr><th id="10906">10906</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10907">10907</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10908">10908</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10909">10909</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10910">10910</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10911">10911</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10912">10912</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10913">10913</th><td>        <i>// (fneg:{ *:[f128] } (strict_fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi))  =&gt;  (XSNMADDQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10914">10914</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNMADDQP,</td></tr>
<tr><th id="10915">10915</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10916">10916</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vTi</i></td></tr>
<tr><th id="10917">10917</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="10918">10918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="10919">10919</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10920">10920</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10921">10921</th><td>        <i>// GIR_Coverage, 957,</i></td></tr>
<tr><th id="10922">10922</th><td>        GIR_Done,</td></tr>
<tr><th id="10923">10923</th><td>      <i>// Label 867: @25087</i></td></tr>
<tr><th id="10924">10924</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 868*/</i> <var>25120</var>, <i>// Rule ID 941 //</i></td></tr>
<tr><th id="10925">10925</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10926">10926</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10927">10927</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="10928">10928</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="10929">10929</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10930">10930</th><td>        <i>// (fneg:{ *:[f128] } (fabs:{ *:[f128] } f128:{ *:[f128] }:$vB))  =&gt;  (XSNABSQP:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10931">10931</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNABSQP,</td></tr>
<tr><th id="10932">10932</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="10933">10933</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="10934">10934</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10935">10935</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10936">10936</th><td>        <i>// GIR_Coverage, 941,</i></td></tr>
<tr><th id="10937">10937</th><td>        GIR_Done,</td></tr>
<tr><th id="10938">10938</th><td>      <i>// Label 868: @25120</i></td></tr>
<tr><th id="10939">10939</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 869*/</i> <var>25131</var>, <i>// Rule ID 942 //</i></td></tr>
<tr><th id="10940">10940</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="10941">10941</th><td>        <i>// (fneg:{ *:[f128] } f128:{ *:[f128] }:$vB)  =&gt;  (XSNEGQP:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="10942">10942</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSNEGQP,</td></tr>
<tr><th id="10943">10943</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10944">10944</th><td>        <i>// GIR_Coverage, 942,</i></td></tr>
<tr><th id="10945">10945</th><td>        GIR_Done,</td></tr>
<tr><th id="10946">10946</th><td>      <i>// Label 869: @25131</i></td></tr>
<tr><th id="10947">10947</th><td>      GIM_Reject,</td></tr>
<tr><th id="10948">10948</th><td>    <i>// Label 861: @25132</i></td></tr>
<tr><th id="10949">10949</th><td>    GIM_Reject,</td></tr>
<tr><th id="10950">10950</th><td>    <i>// Label 830: @25133</i></td></tr>
<tr><th id="10951">10951</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 870*/</i> <var>25413</var>,</td></tr>
<tr><th id="10952">10952</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10953">10953</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="10954">10954</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 871*/</i> <var>25205</var>, <i>// Rule ID 763 //</i></td></tr>
<tr><th id="10955">10955</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10956">10956</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10957">10957</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="10958">10958</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10959">10959</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10960">10960</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10961">10961</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10962">10962</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10963">10963</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10964">10964</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10965">10965</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10966">10966</th><td>        <i>// (fneg:{ *:[v2f64] } (fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, (fneg:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi)))  =&gt;  (XVNMSUBADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="10967">10967</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMSUBADP,</td></tr>
<tr><th id="10968">10968</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10969">10969</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10970">10970</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10971">10971</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10972">10972</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10973">10973</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10974">10974</th><td>        <i>// GIR_Coverage, 763,</i></td></tr>
<tr><th id="10975">10975</th><td>        GIR_Done,</td></tr>
<tr><th id="10976">10976</th><td>      <i>// Label 871: @25205</i></td></tr>
<tr><th id="10977">10977</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 872*/</i> <var>25267</var>, <i>// Rule ID 762 //</i></td></tr>
<tr><th id="10978">10978</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="10979">10979</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="10980">10980</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="10981">10981</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10982">10982</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10983">10983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10984">10984</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="10985">10985</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="10986">10986</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10987">10987</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="10988">10988</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="10989">10989</th><td>        <i>// (fneg:{ *:[v2f64] } (strict_fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, (fneg:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi)))  =&gt;  (XVNMSUBADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="10990">10990</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMSUBADP,</td></tr>
<tr><th id="10991">10991</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="10992">10992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="10993">10993</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="10994">10994</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="10995">10995</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10996">10996</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10997">10997</th><td>        <i>// GIR_Coverage, 762,</i></td></tr>
<tr><th id="10998">10998</th><td>        GIR_Done,</td></tr>
<tr><th id="10999">10999</th><td>      <i>// Label 872: @25267</i></td></tr>
<tr><th id="11000">11000</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 873*/</i> <var>25316</var>, <i>// Rule ID 760 //</i></td></tr>
<tr><th id="11001">11001</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11002">11002</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11003">11003</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="11004">11004</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11005">11005</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11006">11006</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11007">11007</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11008">11008</th><td>        <i>// (fneg:{ *:[v2f64] } (fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, v2f64:{ *:[v2f64] }:$XTi))  =&gt;  (XVNMADDADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11009">11009</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMADDADP,</td></tr>
<tr><th id="11010">11010</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11011">11011</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="11012">11012</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="11013">11013</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="11014">11014</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11015">11015</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11016">11016</th><td>        <i>// GIR_Coverage, 760,</i></td></tr>
<tr><th id="11017">11017</th><td>        GIR_Done,</td></tr>
<tr><th id="11018">11018</th><td>      <i>// Label 873: @25316</i></td></tr>
<tr><th id="11019">11019</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 874*/</i> <var>25365</var>, <i>// Rule ID 759 //</i></td></tr>
<tr><th id="11020">11020</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11021">11021</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11022">11022</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="11023">11023</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11024">11024</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11025">11025</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11026">11026</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11027">11027</th><td>        <i>// (fneg:{ *:[v2f64] } (strict_fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, v2f64:{ *:[v2f64] }:$XTi))  =&gt;  (XVNMADDADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11028">11028</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMADDADP,</td></tr>
<tr><th id="11029">11029</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11030">11030</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="11031">11031</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="11032">11032</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="11033">11033</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11034">11034</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11035">11035</th><td>        <i>// GIR_Coverage, 759,</i></td></tr>
<tr><th id="11036">11036</th><td>        GIR_Done,</td></tr>
<tr><th id="11037">11037</th><td>      <i>// Label 874: @25365</i></td></tr>
<tr><th id="11038">11038</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 875*/</i> <var>25398</var>, <i>// Rule ID 807 //</i></td></tr>
<tr><th id="11039">11039</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11040">11040</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11041">11041</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="11042">11042</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11043">11043</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11044">11044</th><td>        <i>// (fneg:{ *:[v2f64] } (fabs:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB))  =&gt;  (XVNABSDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11045">11045</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNABSDP,</td></tr>
<tr><th id="11046">11046</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11047">11047</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="11048">11048</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11049">11049</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11050">11050</th><td>        <i>// GIR_Coverage, 807,</i></td></tr>
<tr><th id="11051">11051</th><td>        GIR_Done,</td></tr>
<tr><th id="11052">11052</th><td>      <i>// Label 875: @25398</i></td></tr>
<tr><th id="11053">11053</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 876*/</i> <var>25412</var>, <i>// Rule ID 809 //</i></td></tr>
<tr><th id="11054">11054</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11055">11055</th><td>        <i>// (fneg:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVNEGDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11056">11056</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNEGDP,</td></tr>
<tr><th id="11057">11057</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11058">11058</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11059">11059</th><td>        <i>// GIR_Coverage, 809,</i></td></tr>
<tr><th id="11060">11060</th><td>        GIR_Done,</td></tr>
<tr><th id="11061">11061</th><td>      <i>// Label 876: @25412</i></td></tr>
<tr><th id="11062">11062</th><td>      GIM_Reject,</td></tr>
<tr><th id="11063">11063</th><td>    <i>// Label 870: @25413</i></td></tr>
<tr><th id="11064">11064</th><td>    GIM_Reject,</td></tr>
<tr><th id="11065">11065</th><td>    <i>// Label 831: @25414</i></td></tr>
<tr><th id="11066">11066</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 877*/</i> <var>25727</var>,</td></tr>
<tr><th id="11067">11067</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11068">11068</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 878*/</i> <var>25486</var>, <i>// Rule ID 765 //</i></td></tr>
<tr><th id="11069">11069</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11070">11070</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11071">11071</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11072">11072</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="11073">11073</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11074">11074</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11075">11075</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11076">11076</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="11077">11077</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="11078">11078</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11079">11079</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11080">11080</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="11081">11081</th><td>        <i>// (fneg:{ *:[v4f32] } (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi)))  =&gt;  (XVNMSUBASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11082">11082</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMSUBASP,</td></tr>
<tr><th id="11083">11083</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11084">11084</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="11085">11085</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="11086">11086</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="11087">11087</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11088">11088</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11089">11089</th><td>        <i>// GIR_Coverage, 765,</i></td></tr>
<tr><th id="11090">11090</th><td>        GIR_Done,</td></tr>
<tr><th id="11091">11091</th><td>      <i>// Label 878: @25486</i></td></tr>
<tr><th id="11092">11092</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 879*/</i> <var>25552</var>, <i>// Rule ID 764 //</i></td></tr>
<tr><th id="11093">11093</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11094">11094</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11095">11095</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11096">11096</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_STRICT_FMA,</td></tr>
<tr><th id="11097">11097</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11098">11098</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11099">11099</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11100">11100</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="11101">11101</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="11102">11102</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11103">11103</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11104">11104</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="11105">11105</th><td>        <i>// (fneg:{ *:[v4f32] } (strict_fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi)))  =&gt;  (XVNMSUBASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11106">11106</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMSUBASP,</td></tr>
<tr><th id="11107">11107</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11108">11108</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="11109">11109</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="11110">11110</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="11111">11111</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11112">11112</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11113">11113</th><td>        <i>// GIR_Coverage, 764,</i></td></tr>
<tr><th id="11114">11114</th><td>        GIR_Done,</td></tr>
<tr><th id="11115">11115</th><td>      <i>// Label 879: @25552</i></td></tr>
<tr><th id="11116">11116</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 880*/</i> <var>25605</var>, <i>// Rule ID 761 //</i></td></tr>
<tr><th id="11117">11117</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11118">11118</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11119">11119</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11120">11120</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="11121">11121</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11122">11122</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11123">11123</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11124">11124</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11125">11125</th><td>        <i>// (fneg:{ *:[v4f32] } (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, v4f32:{ *:[v4f32] }:$XTi))  =&gt;  (XVNMADDASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11126">11126</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNMADDASP,</td></tr>
<tr><th id="11127">11127</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11128">11128</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="11129">11129</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="11130">11130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="11131">11131</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11132">11132</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11133">11133</th><td>        <i>// GIR_Coverage, 761,</i></td></tr>
<tr><th id="11134">11134</th><td>        GIR_Done,</td></tr>
<tr><th id="11135">11135</th><td>      <i>// Label 880: @25605</i></td></tr>
<tr><th id="11136">11136</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 881*/</i> <var>25642</var>, <i>// Rule ID 808 //</i></td></tr>
<tr><th id="11137">11137</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11138">11138</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11139">11139</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11140">11140</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FABS,</td></tr>
<tr><th id="11141">11141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11142">11142</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11143">11143</th><td>        <i>// (fneg:{ *:[v4f32] } (fabs:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB))  =&gt;  (XVNABSSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11144">11144</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNABSSP,</td></tr>
<tr><th id="11145">11145</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11146">11146</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="11147">11147</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11148">11148</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11149">11149</th><td>        <i>// GIR_Coverage, 808,</i></td></tr>
<tr><th id="11150">11150</th><td>        GIR_Done,</td></tr>
<tr><th id="11151">11151</th><td>      <i>// Label 881: @25642</i></td></tr>
<tr><th id="11152">11152</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 882*/</i> <var>25660</var>, <i>// Rule ID 810 //</i></td></tr>
<tr><th id="11153">11153</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11154">11154</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11155">11155</th><td>        <i>// (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVNEGSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11156">11156</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVNEGSP,</td></tr>
<tr><th id="11157">11157</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11158">11158</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11159">11159</th><td>        <i>// GIR_Coverage, 810,</i></td></tr>
<tr><th id="11160">11160</th><td>        GIR_Done,</td></tr>
<tr><th id="11161">11161</th><td>      <i>// Label 882: @25660</i></td></tr>
<tr><th id="11162">11162</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 883*/</i> <var>25726</var>, <i>// Rule ID 277 //</i></td></tr>
<tr><th id="11163">11163</th><td>        GIM_CheckFeatures, GIFBS_HasAltivec,</td></tr>
<tr><th id="11164">11164</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11165">11165</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11166">11166</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMA,</td></tr>
<tr><th id="11167">11167</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11168">11168</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11169">11169</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11170">11170</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="11171">11171</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="11172">11172</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11173">11173</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11174">11174</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="11175">11175</th><td>        <i>// (fneg:{ *:[v4f32] } (fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vC, (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vB)))  =&gt;  (VNMSUBFP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$vA, v4f32:{ *:[v4f32] }:$vC, v4f32:{ *:[v4f32] }:$vB)</i></td></tr>
<tr><th id="11176">11176</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VNMSUBFP,</td></tr>
<tr><th id="11177">11177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vD</i></td></tr>
<tr><th id="11178">11178</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="11179">11179</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vC</i></td></tr>
<tr><th id="11180">11180</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="11181">11181</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11182">11182</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11183">11183</th><td>        <i>// GIR_Coverage, 277,</i></td></tr>
<tr><th id="11184">11184</th><td>        GIR_Done,</td></tr>
<tr><th id="11185">11185</th><td>      <i>// Label 883: @25726</i></td></tr>
<tr><th id="11186">11186</th><td>      GIM_Reject,</td></tr>
<tr><th id="11187">11187</th><td>    <i>// Label 877: @25727</i></td></tr>
<tr><th id="11188">11188</th><td>    GIM_Reject,</td></tr>
<tr><th id="11189">11189</th><td>    <i>// Label 832: @25728</i></td></tr>
<tr><th id="11190">11190</th><td>    GIM_Reject,</td></tr>
<tr><th id="11191">11191</th><td>    <i>// Label 31: @25729</i></td></tr>
<tr><th id="11192">11192</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>2</var>, <var>4</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 886*/</i> <var>25777</var>,</td></tr>
<tr><th id="11193">11193</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 884*/</i> <var>25737</var>,</td></tr>
<tr><th id="11194">11194</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 885*/</i> <var>25757</var>,</td></tr>
<tr><th id="11195">11195</th><td>    <i>// Label 884: @25737</i></td></tr>
<tr><th id="11196">11196</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 887*/</i> <var>25756</var>, <i>// Rule ID 541 //</i></td></tr>
<tr><th id="11197">11197</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11198">11198</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11199">11199</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="11200">11200</th><td>      <i>// (fpextend:{ *:[f64] } f32:{ *:[f32] }:$RB)  =&gt;  (EFDCFS:{ *:[f64] } f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="11201">11201</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDCFS,</td></tr>
<tr><th id="11202">11202</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11203">11203</th><td>      <i>// GIR_Coverage, 541,</i></td></tr>
<tr><th id="11204">11204</th><td>      GIR_Done,</td></tr>
<tr><th id="11205">11205</th><td>    <i>// Label 887: @25756</i></td></tr>
<tr><th id="11206">11206</th><td>    GIM_Reject,</td></tr>
<tr><th id="11207">11207</th><td>    <i>// Label 885: @25757</i></td></tr>
<tr><th id="11208">11208</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 888*/</i> <var>25776</var>, <i>// Rule ID 971 //</i></td></tr>
<tr><th id="11209">11209</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="11210">11210</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11211">11211</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11212">11212</th><td>      <i>// (fpextend:{ *:[f128] } f64:{ *:[f64] }:$vB)  =&gt;  (XSCVDPQP:{ *:[f128] } f64:{ *:[f64] }:$vB)</i></td></tr>
<tr><th id="11213">11213</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSCVDPQP,</td></tr>
<tr><th id="11214">11214</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11215">11215</th><td>      <i>// GIR_Coverage, 971,</i></td></tr>
<tr><th id="11216">11216</th><td>      GIR_Done,</td></tr>
<tr><th id="11217">11217</th><td>    <i>// Label 888: @25776</i></td></tr>
<tr><th id="11218">11218</th><td>    GIM_Reject,</td></tr>
<tr><th id="11219">11219</th><td>    <i>// Label 886: @25777</i></td></tr>
<tr><th id="11220">11220</th><td>    GIM_Reject,</td></tr>
<tr><th id="11221">11221</th><td>    <i>// Label 32: @25778</i></td></tr>
<tr><th id="11222">11222</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 889*/</i> <var>25837</var>,</td></tr>
<tr><th id="11223">11223</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11224">11224</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11225">11225</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 890*/</i> <var>25803</var>, <i>// Rule ID 918 //</i></td></tr>
<tr><th id="11226">11226</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="11227">11227</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="11228">11228</th><td>        <i>// (fpround:{ *:[f32] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRSP:{ *:[f32] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="11229">11229</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRSP,</td></tr>
<tr><th id="11230">11230</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11231">11231</th><td>        <i>// GIR_Coverage, 918,</i></td></tr>
<tr><th id="11232">11232</th><td>        GIR_Done,</td></tr>
<tr><th id="11233">11233</th><td>      <i>// Label 890: @25803</i></td></tr>
<tr><th id="11234">11234</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 891*/</i> <var>25821</var>, <i>// Rule ID 150 //</i></td></tr>
<tr><th id="11235">11235</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11236">11236</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="11237">11237</th><td>        <i>// (fpround:{ *:[f32] } f64:{ *:[f64] }:$frB)  =&gt;  (FRSP:{ *:[f32] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="11238">11238</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRSP,</td></tr>
<tr><th id="11239">11239</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11240">11240</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11241">11241</th><td>        <i>// GIR_Coverage, 150,</i></td></tr>
<tr><th id="11242">11242</th><td>        GIR_Done,</td></tr>
<tr><th id="11243">11243</th><td>      <i>// Label 891: @25821</i></td></tr>
<tr><th id="11244">11244</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 892*/</i> <var>25836</var>, <i>// Rule ID 557 //</i></td></tr>
<tr><th id="11245">11245</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11246">11246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11247">11247</th><td>        <i>// (fpround:{ *:[f32] } f64:{ *:[f64] }:$RB)  =&gt;  (EFSCFD:{ *:[f32] } f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="11248">11248</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSCFD,</td></tr>
<tr><th id="11249">11249</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11250">11250</th><td>        <i>// GIR_Coverage, 557,</i></td></tr>
<tr><th id="11251">11251</th><td>        GIR_Done,</td></tr>
<tr><th id="11252">11252</th><td>      <i>// Label 892: @25836</i></td></tr>
<tr><th id="11253">11253</th><td>      GIM_Reject,</td></tr>
<tr><th id="11254">11254</th><td>    <i>// Label 889: @25837</i></td></tr>
<tr><th id="11255">11255</th><td>    GIM_Reject,</td></tr>
<tr><th id="11256">11256</th><td>    <i>// Label 33: @25838</i></td></tr>
<tr><th id="11257">11257</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 896*/</i> <var>25934</var>,</td></tr>
<tr><th id="11258">11258</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 893*/</i> <var>25849</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="11259">11259</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 894*/</i> <var>25888</var>,</td></tr>
<tr><th id="11260">11260</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 895*/</i> <var>25911</var>,</td></tr>
<tr><th id="11261">11261</th><td>    <i>// Label 893: @25849</i></td></tr>
<tr><th id="11262">11262</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 897*/</i> <var>25868</var>, <i>// Rule ID 547 //</i></td></tr>
<tr><th id="11263">11263</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11264">11264</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11265">11265</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11266">11266</th><td>      <i>// (fp_to_sint:{ *:[i32] } f64:{ *:[f64] }:$RB)  =&gt;  (EFDCTSIZ:{ *:[i32] } f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="11267">11267</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDCTSIZ,</td></tr>
<tr><th id="11268">11268</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11269">11269</th><td>      <i>// GIR_Coverage, 547,</i></td></tr>
<tr><th id="11270">11270</th><td>      GIR_Done,</td></tr>
<tr><th id="11271">11271</th><td>    <i>// Label 897: @25868</i></td></tr>
<tr><th id="11272">11272</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 898*/</i> <var>25887</var>, <i>// Rule ID 563 //</i></td></tr>
<tr><th id="11273">11273</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11274">11274</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11275">11275</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11276">11276</th><td>      <i>// (fp_to_sint:{ *:[i32] } f32:{ *:[f32] }:$RB)  =&gt;  (EFSCTSIZ:{ *:[i32] } f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="11277">11277</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSCTSIZ,</td></tr>
<tr><th id="11278">11278</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11279">11279</th><td>      <i>// GIR_Coverage, 563,</i></td></tr>
<tr><th id="11280">11280</th><td>      GIR_Done,</td></tr>
<tr><th id="11281">11281</th><td>    <i>// Label 898: @25887</i></td></tr>
<tr><th id="11282">11282</th><td>    GIM_Reject,</td></tr>
<tr><th id="11283">11283</th><td>    <i>// Label 894: @25888</i></td></tr>
<tr><th id="11284">11284</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 899*/</i> <var>25910</var>, <i>// Rule ID 833 //</i></td></tr>
<tr><th id="11285">11285</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11286">11286</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11287">11287</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11288">11288</th><td>      <i>// (fp_to_sint:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCVDPSXDS:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11289">11289</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVDPSXDS,</td></tr>
<tr><th id="11290">11290</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11291">11291</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11292">11292</th><td>      <i>// GIR_Coverage, 833,</i></td></tr>
<tr><th id="11293">11293</th><td>      GIR_Done,</td></tr>
<tr><th id="11294">11294</th><td>    <i>// Label 899: @25910</i></td></tr>
<tr><th id="11295">11295</th><td>    GIM_Reject,</td></tr>
<tr><th id="11296">11296</th><td>    <i>// Label 895: @25911</i></td></tr>
<tr><th id="11297">11297</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 900*/</i> <var>25933</var>, <i>// Rule ID 840 //</i></td></tr>
<tr><th id="11298">11298</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11299">11299</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11300">11300</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11301">11301</th><td>      <i>// (fp_to_sint:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCVSPSXWS:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11302">11302</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSPSXWS,</td></tr>
<tr><th id="11303">11303</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11304">11304</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11305">11305</th><td>      <i>// GIR_Coverage, 840,</i></td></tr>
<tr><th id="11306">11306</th><td>      GIR_Done,</td></tr>
<tr><th id="11307">11307</th><td>    <i>// Label 900: @25933</i></td></tr>
<tr><th id="11308">11308</th><td>    GIM_Reject,</td></tr>
<tr><th id="11309">11309</th><td>    <i>// Label 896: @25934</i></td></tr>
<tr><th id="11310">11310</th><td>    GIM_Reject,</td></tr>
<tr><th id="11311">11311</th><td>    <i>// Label 34: @25935</i></td></tr>
<tr><th id="11312">11312</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 904*/</i> <var>26031</var>,</td></tr>
<tr><th id="11313">11313</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 901*/</i> <var>25946</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="11314">11314</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 902*/</i> <var>25985</var>,</td></tr>
<tr><th id="11315">11315</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 903*/</i> <var>26008</var>,</td></tr>
<tr><th id="11316">11316</th><td>    <i>// Label 901: @25946</i></td></tr>
<tr><th id="11317">11317</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 905*/</i> <var>25965</var>, <i>// Rule ID 549 //</i></td></tr>
<tr><th id="11318">11318</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11319">11319</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11320">11320</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11321">11321</th><td>      <i>// (fp_to_uint:{ *:[i32] } f64:{ *:[f64] }:$RB)  =&gt;  (EFDCTUIZ:{ *:[i32] } f64:{ *:[f64] }:$RB)</i></td></tr>
<tr><th id="11322">11322</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDCTUIZ,</td></tr>
<tr><th id="11323">11323</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11324">11324</th><td>      <i>// GIR_Coverage, 549,</i></td></tr>
<tr><th id="11325">11325</th><td>      GIR_Done,</td></tr>
<tr><th id="11326">11326</th><td>    <i>// Label 905: @25965</i></td></tr>
<tr><th id="11327">11327</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 906*/</i> <var>25984</var>, <i>// Rule ID 565 //</i></td></tr>
<tr><th id="11328">11328</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11329">11329</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11330">11330</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11331">11331</th><td>      <i>// (fp_to_uint:{ *:[i32] } f32:{ *:[f32] }:$RB)  =&gt;  (EFSCTUIZ:{ *:[i32] } f32:{ *:[f32] }:$RB)</i></td></tr>
<tr><th id="11332">11332</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSCTUIZ,</td></tr>
<tr><th id="11333">11333</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11334">11334</th><td>      <i>// GIR_Coverage, 565,</i></td></tr>
<tr><th id="11335">11335</th><td>      GIR_Done,</td></tr>
<tr><th id="11336">11336</th><td>    <i>// Label 906: @25984</i></td></tr>
<tr><th id="11337">11337</th><td>    GIM_Reject,</td></tr>
<tr><th id="11338">11338</th><td>    <i>// Label 902: @25985</i></td></tr>
<tr><th id="11339">11339</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 907*/</i> <var>26007</var>, <i>// Rule ID 836 //</i></td></tr>
<tr><th id="11340">11340</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11341">11341</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11342">11342</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11343">11343</th><td>      <i>// (fp_to_uint:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVCVDPUXDS:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11344">11344</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVDPUXDS,</td></tr>
<tr><th id="11345">11345</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11346">11346</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11347">11347</th><td>      <i>// GIR_Coverage, 836,</i></td></tr>
<tr><th id="11348">11348</th><td>      GIR_Done,</td></tr>
<tr><th id="11349">11349</th><td>    <i>// Label 907: @26007</i></td></tr>
<tr><th id="11350">11350</th><td>    GIM_Reject,</td></tr>
<tr><th id="11351">11351</th><td>    <i>// Label 903: @26008</i></td></tr>
<tr><th id="11352">11352</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 908*/</i> <var>26030</var>, <i>// Rule ID 842 //</i></td></tr>
<tr><th id="11353">11353</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11354">11354</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11355">11355</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11356">11356</th><td>      <i>// (fp_to_uint:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVCVSPUXWS:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11357">11357</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSPUXWS,</td></tr>
<tr><th id="11358">11358</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11359">11359</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11360">11360</th><td>      <i>// GIR_Coverage, 842,</i></td></tr>
<tr><th id="11361">11361</th><td>      GIR_Done,</td></tr>
<tr><th id="11362">11362</th><td>    <i>// Label 908: @26030</i></td></tr>
<tr><th id="11363">11363</th><td>    GIM_Reject,</td></tr>
<tr><th id="11364">11364</th><td>    <i>// Label 904: @26031</i></td></tr>
<tr><th id="11365">11365</th><td>    GIM_Reject,</td></tr>
<tr><th id="11366">11366</th><td>    <i>// Label 35: @26032</i></td></tr>
<tr><th id="11367">11367</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 913*/</i> <var>26129</var>,</td></tr>
<tr><th id="11368">11368</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 909*/</i> <var>26043</var>,</td></tr>
<tr><th id="11369">11369</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 910*/</i> <var>26063</var>, <var>0</var>,</td></tr>
<tr><th id="11370">11370</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 911*/</i> <var>26083</var>,</td></tr>
<tr><th id="11371">11371</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 912*/</i> <var>26106</var>,</td></tr>
<tr><th id="11372">11372</th><td>    <i>// Label 909: @26043</i></td></tr>
<tr><th id="11373">11373</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 914*/</i> <var>26062</var>, <i>// Rule ID 559 //</i></td></tr>
<tr><th id="11374">11374</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11375">11375</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11376">11376</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11377">11377</th><td>      <i>// (sint_to_fp:{ *:[f32] } i32:{ *:[i32] }:$RB)  =&gt;  (EFSCFSI:{ *:[f32] } i32:{ *:[i32] }:$RB)</i></td></tr>
<tr><th id="11378">11378</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSCFSI,</td></tr>
<tr><th id="11379">11379</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11380">11380</th><td>      <i>// GIR_Coverage, 559,</i></td></tr>
<tr><th id="11381">11381</th><td>      GIR_Done,</td></tr>
<tr><th id="11382">11382</th><td>    <i>// Label 914: @26062</i></td></tr>
<tr><th id="11383">11383</th><td>    GIM_Reject,</td></tr>
<tr><th id="11384">11384</th><td>    <i>// Label 910: @26063</i></td></tr>
<tr><th id="11385">11385</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 915*/</i> <var>26082</var>, <i>// Rule ID 543 //</i></td></tr>
<tr><th id="11386">11386</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11387">11387</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11388">11388</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="11389">11389</th><td>      <i>// (sint_to_fp:{ *:[f64] } i32:{ *:[i32] }:$RB)  =&gt;  (EFDCFSI:{ *:[f64] } i32:{ *:[i32] }:$RB)</i></td></tr>
<tr><th id="11390">11390</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDCFSI,</td></tr>
<tr><th id="11391">11391</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11392">11392</th><td>      <i>// GIR_Coverage, 543,</i></td></tr>
<tr><th id="11393">11393</th><td>      GIR_Done,</td></tr>
<tr><th id="11394">11394</th><td>    <i>// Label 915: @26082</i></td></tr>
<tr><th id="11395">11395</th><td>    GIM_Reject,</td></tr>
<tr><th id="11396">11396</th><td>    <i>// Label 911: @26083</i></td></tr>
<tr><th id="11397">11397</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 916*/</i> <var>26105</var>, <i>// Rule ID 844 //</i></td></tr>
<tr><th id="11398">11398</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11399">11399</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11400">11400</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11401">11401</th><td>      <i>// (sint_to_fp:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XVCVSXDDP:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="11402">11402</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSXDDP,</td></tr>
<tr><th id="11403">11403</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11404">11404</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11405">11405</th><td>      <i>// GIR_Coverage, 844,</i></td></tr>
<tr><th id="11406">11406</th><td>      GIR_Done,</td></tr>
<tr><th id="11407">11407</th><td>    <i>// Label 916: @26105</i></td></tr>
<tr><th id="11408">11408</th><td>    GIM_Reject,</td></tr>
<tr><th id="11409">11409</th><td>    <i>// Label 912: @26106</i></td></tr>
<tr><th id="11410">11410</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 917*/</i> <var>26128</var>, <i>// Rule ID 847 //</i></td></tr>
<tr><th id="11411">11411</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11412">11412</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11413">11413</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11414">11414</th><td>      <i>// (sint_to_fp:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XVCVSXWSP:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="11415">11415</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVSXWSP,</td></tr>
<tr><th id="11416">11416</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11417">11417</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11418">11418</th><td>      <i>// GIR_Coverage, 847,</i></td></tr>
<tr><th id="11419">11419</th><td>      GIR_Done,</td></tr>
<tr><th id="11420">11420</th><td>    <i>// Label 917: @26128</i></td></tr>
<tr><th id="11421">11421</th><td>    GIM_Reject,</td></tr>
<tr><th id="11422">11422</th><td>    <i>// Label 913: @26129</i></td></tr>
<tr><th id="11423">11423</th><td>    GIM_Reject,</td></tr>
<tr><th id="11424">11424</th><td>    <i>// Label 36: @26130</i></td></tr>
<tr><th id="11425">11425</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 922*/</i> <var>26227</var>,</td></tr>
<tr><th id="11426">11426</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 918*/</i> <var>26141</var>,</td></tr>
<tr><th id="11427">11427</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 919*/</i> <var>26161</var>, <var>0</var>,</td></tr>
<tr><th id="11428">11428</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 920*/</i> <var>26181</var>,</td></tr>
<tr><th id="11429">11429</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 921*/</i> <var>26204</var>,</td></tr>
<tr><th id="11430">11430</th><td>    <i>// Label 918: @26141</i></td></tr>
<tr><th id="11431">11431</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 923*/</i> <var>26160</var>, <i>// Rule ID 561 //</i></td></tr>
<tr><th id="11432">11432</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11433">11433</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11434">11434</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11435">11435</th><td>      <i>// (uint_to_fp:{ *:[f32] } i32:{ *:[i32] }:$RB)  =&gt;  (EFSCFUI:{ *:[f32] } i32:{ *:[i32] }:$RB)</i></td></tr>
<tr><th id="11436">11436</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSCFUI,</td></tr>
<tr><th id="11437">11437</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11438">11438</th><td>      <i>// GIR_Coverage, 561,</i></td></tr>
<tr><th id="11439">11439</th><td>      GIR_Done,</td></tr>
<tr><th id="11440">11440</th><td>    <i>// Label 923: @26160</i></td></tr>
<tr><th id="11441">11441</th><td>    GIM_Reject,</td></tr>
<tr><th id="11442">11442</th><td>    <i>// Label 919: @26161</i></td></tr>
<tr><th id="11443">11443</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 924*/</i> <var>26180</var>, <i>// Rule ID 545 //</i></td></tr>
<tr><th id="11444">11444</th><td>      GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11445">11445</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11446">11446</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="11447">11447</th><td>      <i>// (uint_to_fp:{ *:[f64] } i32:{ *:[i32] }:$RB)  =&gt;  (EFDCFUI:{ *:[f64] } i32:{ *:[i32] }:$RB)</i></td></tr>
<tr><th id="11448">11448</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDCFUI,</td></tr>
<tr><th id="11449">11449</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11450">11450</th><td>      <i>// GIR_Coverage, 545,</i></td></tr>
<tr><th id="11451">11451</th><td>      GIR_Done,</td></tr>
<tr><th id="11452">11452</th><td>    <i>// Label 924: @26180</i></td></tr>
<tr><th id="11453">11453</th><td>    GIM_Reject,</td></tr>
<tr><th id="11454">11454</th><td>    <i>// Label 920: @26181</i></td></tr>
<tr><th id="11455">11455</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 925*/</i> <var>26203</var>, <i>// Rule ID 849 //</i></td></tr>
<tr><th id="11456">11456</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11457">11457</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11458">11458</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11459">11459</th><td>      <i>// (uint_to_fp:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XVCVUXDDP:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="11460">11460</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVUXDDP,</td></tr>
<tr><th id="11461">11461</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11462">11462</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11463">11463</th><td>      <i>// GIR_Coverage, 849,</i></td></tr>
<tr><th id="11464">11464</th><td>      GIR_Done,</td></tr>
<tr><th id="11465">11465</th><td>    <i>// Label 925: @26203</i></td></tr>
<tr><th id="11466">11466</th><td>    GIM_Reject,</td></tr>
<tr><th id="11467">11467</th><td>    <i>// Label 921: @26204</i></td></tr>
<tr><th id="11468">11468</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 926*/</i> <var>26226</var>, <i>// Rule ID 852 //</i></td></tr>
<tr><th id="11469">11469</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11470">11470</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11471">11471</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11472">11472</th><td>      <i>// (uint_to_fp:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XVCVUXWSP:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="11473">11473</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCVUXWSP,</td></tr>
<tr><th id="11474">11474</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11475">11475</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11476">11476</th><td>      <i>// GIR_Coverage, 852,</i></td></tr>
<tr><th id="11477">11477</th><td>      GIR_Done,</td></tr>
<tr><th id="11478">11478</th><td>    <i>// Label 926: @26226</i></td></tr>
<tr><th id="11479">11479</th><td>    GIM_Reject,</td></tr>
<tr><th id="11480">11480</th><td>    <i>// Label 922: @26227</i></td></tr>
<tr><th id="11481">11481</th><td>    GIM_Reject,</td></tr>
<tr><th id="11482">11482</th><td>    <i>// Label 37: @26228</i></td></tr>
<tr><th id="11483">11483</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 932*/</i> <var>26399</var>,</td></tr>
<tr><th id="11484">11484</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 927*/</i> <var>26239</var>,</td></tr>
<tr><th id="11485">11485</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 928*/</i> <var>26277</var>,</td></tr>
<tr><th id="11486">11486</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 929*/</i> <var>26333</var>,</td></tr>
<tr><th id="11487">11487</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 930*/</i> <var>26353</var>,</td></tr>
<tr><th id="11488">11488</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 931*/</i> <var>26376</var>,</td></tr>
<tr><th id="11489">11489</th><td>    <i>// Label 927: @26239</i></td></tr>
<tr><th id="11490">11490</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 933*/</i> <var>26276</var>,</td></tr>
<tr><th id="11491">11491</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11492">11492</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 934*/</i> <var>26260</var>, <i>// Rule ID 155 //</i></td></tr>
<tr><th id="11493">11493</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11494">11494</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="11495">11495</th><td>        <i>// (fabs:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FABSS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="11496">11496</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FABSS,</td></tr>
<tr><th id="11497">11497</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11498">11498</th><td>        <i>// GIR_Coverage, 155,</i></td></tr>
<tr><th id="11499">11499</th><td>        GIR_Done,</td></tr>
<tr><th id="11500">11500</th><td>      <i>// Label 934: @26260</i></td></tr>
<tr><th id="11501">11501</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 935*/</i> <var>26275</var>, <i>// Rule ID 555 //</i></td></tr>
<tr><th id="11502">11502</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11503">11503</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11504">11504</th><td>        <i>// (fabs:{ *:[f32] } f32:{ *:[f32] }:$RA)  =&gt;  (EFSABS:{ *:[f32] } f32:{ *:[f32] }:$RA)</i></td></tr>
<tr><th id="11505">11505</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFSABS,</td></tr>
<tr><th id="11506">11506</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11507">11507</th><td>        <i>// GIR_Coverage, 555,</i></td></tr>
<tr><th id="11508">11508</th><td>        GIR_Done,</td></tr>
<tr><th id="11509">11509</th><td>      <i>// Label 935: @26275</i></td></tr>
<tr><th id="11510">11510</th><td>      GIM_Reject,</td></tr>
<tr><th id="11511">11511</th><td>    <i>// Label 933: @26276</i></td></tr>
<tr><th id="11512">11512</th><td>    GIM_Reject,</td></tr>
<tr><th id="11513">11513</th><td>    <i>// Label 928: @26277</i></td></tr>
<tr><th id="11514">11514</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 936*/</i> <var>26332</var>,</td></tr>
<tr><th id="11515">11515</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11516">11516</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 937*/</i> <var>26301</var>, <i>// Rule ID 799 //</i></td></tr>
<tr><th id="11517">11517</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11518">11518</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="11519">11519</th><td>        <i>// (fabs:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSABSDP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="11520">11520</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSABSDP,</td></tr>
<tr><th id="11521">11521</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11522">11522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11523">11523</th><td>        <i>// GIR_Coverage, 799,</i></td></tr>
<tr><th id="11524">11524</th><td>        GIR_Done,</td></tr>
<tr><th id="11525">11525</th><td>      <i>// Label 937: @26301</i></td></tr>
<tr><th id="11526">11526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 938*/</i> <var>26316</var>, <i>// Rule ID 156 //</i></td></tr>
<tr><th id="11527">11527</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11528">11528</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="11529">11529</th><td>        <i>// (fabs:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FABSD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="11530">11530</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FABSD,</td></tr>
<tr><th id="11531">11531</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11532">11532</th><td>        <i>// GIR_Coverage, 156,</i></td></tr>
<tr><th id="11533">11533</th><td>        GIR_Done,</td></tr>
<tr><th id="11534">11534</th><td>      <i>// Label 938: @26316</i></td></tr>
<tr><th id="11535">11535</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 939*/</i> <var>26331</var>, <i>// Rule ID 539 //</i></td></tr>
<tr><th id="11536">11536</th><td>        GIM_CheckFeatures, GIFBS_HasSPE,</td></tr>
<tr><th id="11537">11537</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::SPERCRegClassID,</td></tr>
<tr><th id="11538">11538</th><td>        <i>// (fabs:{ *:[f64] } f64:{ *:[f64] }:$RA)  =&gt;  (EFDABS:{ *:[f64] } f64:{ *:[f64] }:$RA)</i></td></tr>
<tr><th id="11539">11539</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::EFDABS,</td></tr>
<tr><th id="11540">11540</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11541">11541</th><td>        <i>// GIR_Coverage, 539,</i></td></tr>
<tr><th id="11542">11542</th><td>        GIR_Done,</td></tr>
<tr><th id="11543">11543</th><td>      <i>// Label 939: @26331</i></td></tr>
<tr><th id="11544">11544</th><td>      GIM_Reject,</td></tr>
<tr><th id="11545">11545</th><td>    <i>// Label 936: @26332</i></td></tr>
<tr><th id="11546">11546</th><td>    GIM_Reject,</td></tr>
<tr><th id="11547">11547</th><td>    <i>// Label 929: @26333</i></td></tr>
<tr><th id="11548">11548</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 940*/</i> <var>26352</var>, <i>// Rule ID 940 //</i></td></tr>
<tr><th id="11549">11549</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="11550">11550</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="11551">11551</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11552">11552</th><td>      <i>// (fabs:{ *:[f128] } f128:{ *:[f128] }:$vB)  =&gt;  (XSABSQP:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="11553">11553</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSABSQP,</td></tr>
<tr><th id="11554">11554</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11555">11555</th><td>      <i>// GIR_Coverage, 940,</i></td></tr>
<tr><th id="11556">11556</th><td>      GIR_Done,</td></tr>
<tr><th id="11557">11557</th><td>    <i>// Label 940: @26352</i></td></tr>
<tr><th id="11558">11558</th><td>    GIM_Reject,</td></tr>
<tr><th id="11559">11559</th><td>    <i>// Label 930: @26353</i></td></tr>
<tr><th id="11560">11560</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 941*/</i> <var>26375</var>, <i>// Rule ID 803 //</i></td></tr>
<tr><th id="11561">11561</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11562">11562</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11563">11563</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11564">11564</th><td>      <i>// (fabs:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVABSDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11565">11565</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVABSDP,</td></tr>
<tr><th id="11566">11566</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11567">11567</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11568">11568</th><td>      <i>// GIR_Coverage, 803,</i></td></tr>
<tr><th id="11569">11569</th><td>      GIR_Done,</td></tr>
<tr><th id="11570">11570</th><td>    <i>// Label 941: @26375</i></td></tr>
<tr><th id="11571">11571</th><td>    GIM_Reject,</td></tr>
<tr><th id="11572">11572</th><td>    <i>// Label 931: @26376</i></td></tr>
<tr><th id="11573">11573</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 942*/</i> <var>26398</var>, <i>// Rule ID 804 //</i></td></tr>
<tr><th id="11574">11574</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11575">11575</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11576">11576</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11577">11577</th><td>      <i>// (fabs:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVABSSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11578">11578</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVABSSP,</td></tr>
<tr><th id="11579">11579</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="11580">11580</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11581">11581</th><td>      <i>// GIR_Coverage, 804,</i></td></tr>
<tr><th id="11582">11582</th><td>      GIR_Done,</td></tr>
<tr><th id="11583">11583</th><td>    <i>// Label 942: @26398</i></td></tr>
<tr><th id="11584">11584</th><td>    GIM_Reject,</td></tr>
<tr><th id="11585">11585</th><td>    <i>// Label 932: @26399</i></td></tr>
<tr><th id="11586">11586</th><td>    GIM_Reject,</td></tr>
<tr><th id="11587">11587</th><td>    <i>// Label 38: @26400</i></td></tr>
<tr><th id="11588">11588</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 948*/</i> <var>26627</var>,</td></tr>
<tr><th id="11589">11589</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 943*/</i> <var>26411</var>,</td></tr>
<tr><th id="11590">11590</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 944*/</i> <var>26448</var>,</td></tr>
<tr><th id="11591">11591</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 945*/</i> <var>26516</var>,</td></tr>
<tr><th id="11592">11592</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 946*/</i> <var>26553</var>,</td></tr>
<tr><th id="11593">11593</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 947*/</i> <var>26590</var>,</td></tr>
<tr><th id="11594">11594</th><td>    <i>// Label 943: @26411</i></td></tr>
<tr><th id="11595">11595</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 949*/</i> <var>26447</var>, <i>// Rule ID 161 //</i></td></tr>
<tr><th id="11596">11596</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11597">11597</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11598">11598</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11599">11599</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="11600">11600</th><td>      <i>// (fcopysign:{ *:[f32] } f32:{ *:[f32] }:$frB, f32:{ *:[f32] }:$frA)  =&gt;  (FCPSGNS:{ *:[f32] } f32:{ *:[f32] }:$frA, f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="11601">11601</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FCPSGNS,</td></tr>
<tr><th id="11602">11602</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// frD</i></td></tr>
<tr><th id="11603">11603</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// frA</i></td></tr>
<tr><th id="11604">11604</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// frB</i></td></tr>
<tr><th id="11605">11605</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11606">11606</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11607">11607</th><td>      <i>// GIR_Coverage, 161,</i></td></tr>
<tr><th id="11608">11608</th><td>      GIR_Done,</td></tr>
<tr><th id="11609">11609</th><td>    <i>// Label 949: @26447</i></td></tr>
<tr><th id="11610">11610</th><td>    GIM_Reject,</td></tr>
<tr><th id="11611">11611</th><td>    <i>// Label 944: @26448</i></td></tr>
<tr><th id="11612">11612</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 950*/</i> <var>26515</var>,</td></tr>
<tr><th id="11613">11613</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11614">11614</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11615">11615</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 951*/</i> <var>26486</var>, <i>// Rule ID 802 //</i></td></tr>
<tr><th id="11616">11616</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11617">11617</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="11618">11618</th><td>        <i>// (fcopysign:{ *:[f64] } f64:{ *:[f64] }:$XB, f64:{ *:[f64] }:$XA)  =&gt;  (XSCPSGNDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="11619">11619</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSCPSGNDP,</td></tr>
<tr><th id="11620">11620</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11621">11621</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="11622">11622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="11623">11623</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11624">11624</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11625">11625</th><td>        <i>// GIR_Coverage, 802,</i></td></tr>
<tr><th id="11626">11626</th><td>        GIR_Done,</td></tr>
<tr><th id="11627">11627</th><td>      <i>// Label 951: @26486</i></td></tr>
<tr><th id="11628">11628</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 952*/</i> <var>26514</var>, <i>// Rule ID 162 //</i></td></tr>
<tr><th id="11629">11629</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11630">11630</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="11631">11631</th><td>        <i>// (fcopysign:{ *:[f64] } f64:{ *:[f64] }:$frB, f64:{ *:[f64] }:$frA)  =&gt;  (FCPSGND:{ *:[f64] } f64:{ *:[f64] }:$frA, f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="11632">11632</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FCPSGND,</td></tr>
<tr><th id="11633">11633</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// frD</i></td></tr>
<tr><th id="11634">11634</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// frA</i></td></tr>
<tr><th id="11635">11635</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// frB</i></td></tr>
<tr><th id="11636">11636</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11637">11637</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11638">11638</th><td>        <i>// GIR_Coverage, 162,</i></td></tr>
<tr><th id="11639">11639</th><td>        GIR_Done,</td></tr>
<tr><th id="11640">11640</th><td>      <i>// Label 952: @26514</i></td></tr>
<tr><th id="11641">11641</th><td>      GIM_Reject,</td></tr>
<tr><th id="11642">11642</th><td>    <i>// Label 950: @26515</i></td></tr>
<tr><th id="11643">11643</th><td>    GIM_Reject,</td></tr>
<tr><th id="11644">11644</th><td>    <i>// Label 945: @26516</i></td></tr>
<tr><th id="11645">11645</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 953*/</i> <var>26552</var>, <i>// Rule ID 939 //</i></td></tr>
<tr><th id="11646">11646</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="11647">11647</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="11648">11648</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="11649">11649</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11650">11650</th><td>      <i>// (fcopysign:{ *:[f128] } f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vA)  =&gt;  (XSCPSGNQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="11651">11651</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSCPSGNQP,</td></tr>
<tr><th id="11652">11652</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="11653">11653</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vA</i></td></tr>
<tr><th id="11654">11654</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vB</i></td></tr>
<tr><th id="11655">11655</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11656">11656</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11657">11657</th><td>      <i>// GIR_Coverage, 939,</i></td></tr>
<tr><th id="11658">11658</th><td>      GIR_Done,</td></tr>
<tr><th id="11659">11659</th><td>    <i>// Label 953: @26552</i></td></tr>
<tr><th id="11660">11660</th><td>    GIM_Reject,</td></tr>
<tr><th id="11661">11661</th><td>    <i>// Label 946: @26553</i></td></tr>
<tr><th id="11662">11662</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 954*/</i> <var>26589</var>, <i>// Rule ID 805 //</i></td></tr>
<tr><th id="11663">11663</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11664">11664</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11665">11665</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11666">11666</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11667">11667</th><td>      <i>// (fcopysign:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB, v2f64:{ *:[v2f64] }:$XA)  =&gt;  (XVCPSGNDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="11668">11668</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCPSGNDP,</td></tr>
<tr><th id="11669">11669</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11670">11670</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="11671">11671</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="11672">11672</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11673">11673</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11674">11674</th><td>      <i>// GIR_Coverage, 805,</i></td></tr>
<tr><th id="11675">11675</th><td>      GIR_Done,</td></tr>
<tr><th id="11676">11676</th><td>    <i>// Label 954: @26589</i></td></tr>
<tr><th id="11677">11677</th><td>    GIM_Reject,</td></tr>
<tr><th id="11678">11678</th><td>    <i>// Label 947: @26590</i></td></tr>
<tr><th id="11679">11679</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 955*/</i> <var>26626</var>, <i>// Rule ID 806 //</i></td></tr>
<tr><th id="11680">11680</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="11681">11681</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11682">11682</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11683">11683</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11684">11684</th><td>      <i>// (fcopysign:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB, v4f32:{ *:[v4f32] }:$XA)  =&gt;  (XVCPSGNSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="11685">11685</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVCPSGNSP,</td></tr>
<tr><th id="11686">11686</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="11687">11687</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XA</i></td></tr>
<tr><th id="11688">11688</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XB</i></td></tr>
<tr><th id="11689">11689</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11690">11690</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11691">11691</th><td>      <i>// GIR_Coverage, 806,</i></td></tr>
<tr><th id="11692">11692</th><td>      GIR_Done,</td></tr>
<tr><th id="11693">11693</th><td>    <i>// Label 955: @26626</i></td></tr>
<tr><th id="11694">11694</th><td>    GIM_Reject,</td></tr>
<tr><th id="11695">11695</th><td>    <i>// Label 948: @26627</i></td></tr>
<tr><th id="11696">11696</th><td>    GIM_Reject,</td></tr>
<tr><th id="11697">11697</th><td>    <i>// Label 39: @26628</i></td></tr>
<tr><th id="11698">11698</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 956*/</i> <var>26640</var>, <i>// Rule ID 15 //</i></td></tr>
<tr><th id="11699">11699</th><td>      <i>// MIs[0] dst</i></td></tr>
<tr><th id="11700">11700</th><td>      GIM_CheckIsMBB, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>,</td></tr>
<tr><th id="11701">11701</th><td>      <i>// (br (bb:{ *:[Other] }):$dst)  =&gt;  (B (bb:{ *:[Other] }):$dst)</i></td></tr>
<tr><th id="11702">11702</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::B,</td></tr>
<tr><th id="11703">11703</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11704">11704</th><td>      <i>// GIR_Coverage, 15,</i></td></tr>
<tr><th id="11705">11705</th><td>      GIR_Done,</td></tr>
<tr><th id="11706">11706</th><td>    <i>// Label 956: @26640</i></td></tr>
<tr><th id="11707">11707</th><td>    GIM_Reject,</td></tr>
<tr><th id="11708">11708</th><td>    <i>// Label 40: @26641</i></td></tr>
<tr><th id="11709">11709</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 963*/</i> <var>26774</var>,</td></tr>
<tr><th id="11710">11710</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 957*/</i> <var>26654</var>,</td></tr>
<tr><th id="11711">11711</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 958*/</i> <var>26674</var>, <var>0</var>,</td></tr>
<tr><th id="11712">11712</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 959*/</i> <var>26694</var>,</td></tr>
<tr><th id="11713">11713</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 960*/</i> <var>26714</var>,</td></tr>
<tr><th id="11714">11714</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 961*/</i> <var>26734</var>,</td></tr>
<tr><th id="11715">11715</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 962*/</i> <var>26754</var>,</td></tr>
<tr><th id="11716">11716</th><td>    <i>// Label 957: @26654</i></td></tr>
<tr><th id="11717">11717</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 964*/</i> <var>26673</var>, <i>// Rule ID 126 //</i></td></tr>
<tr><th id="11718">11718</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="11719">11719</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11720">11720</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11721">11721</th><td>      <i>// (cttz:{ *:[i32] } i32:{ *:[i32] }:$rS)  =&gt;  (CNTTZW:{ *:[i32] } i32:{ *:[i32] }:$rS)</i></td></tr>
<tr><th id="11722">11722</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTTZW,</td></tr>
<tr><th id="11723">11723</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11724">11724</th><td>      <i>// GIR_Coverage, 126,</i></td></tr>
<tr><th id="11725">11725</th><td>      GIR_Done,</td></tr>
<tr><th id="11726">11726</th><td>    <i>// Label 964: @26673</i></td></tr>
<tr><th id="11727">11727</th><td>    GIM_Reject,</td></tr>
<tr><th id="11728">11728</th><td>    <i>// Label 958: @26674</i></td></tr>
<tr><th id="11729">11729</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 965*/</i> <var>26693</var>, <i>// Rule ID 651 //</i></td></tr>
<tr><th id="11730">11730</th><td>      GIM_CheckFeatures, GIFBS_IsISA3_0,</td></tr>
<tr><th id="11731">11731</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11732">11732</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="11733">11733</th><td>      <i>// (cttz:{ *:[i64] } i64:{ *:[i64] }:$rS)  =&gt;  (CNTTZD:{ *:[i64] } i64:{ *:[i64] }:$rS)</i></td></tr>
<tr><th id="11734">11734</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTTZD,</td></tr>
<tr><th id="11735">11735</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11736">11736</th><td>      <i>// GIR_Coverage, 651,</i></td></tr>
<tr><th id="11737">11737</th><td>      GIR_Done,</td></tr>
<tr><th id="11738">11738</th><td>    <i>// Label 965: @26693</i></td></tr>
<tr><th id="11739">11739</th><td>    GIM_Reject,</td></tr>
<tr><th id="11740">11740</th><td>    <i>// Label 959: @26694</i></td></tr>
<tr><th id="11741">11741</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 966*/</i> <var>26713</var>, <i>// Rule ID 519 //</i></td></tr>
<tr><th id="11742">11742</th><td>      GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="11743">11743</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11744">11744</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11745">11745</th><td>      <i>// (cttz:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCTZD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="11746">11746</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZD,</td></tr>
<tr><th id="11747">11747</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11748">11748</th><td>      <i>// GIR_Coverage, 519,</i></td></tr>
<tr><th id="11749">11749</th><td>      GIR_Done,</td></tr>
<tr><th id="11750">11750</th><td>    <i>// Label 966: @26713</i></td></tr>
<tr><th id="11751">11751</th><td>    GIM_Reject,</td></tr>
<tr><th id="11752">11752</th><td>    <i>// Label 960: @26714</i></td></tr>
<tr><th id="11753">11753</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 967*/</i> <var>26733</var>, <i>// Rule ID 518 //</i></td></tr>
<tr><th id="11754">11754</th><td>      GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="11755">11755</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11756">11756</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11757">11757</th><td>      <i>// (cttz:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VCTZW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="11758">11758</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZW,</td></tr>
<tr><th id="11759">11759</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11760">11760</th><td>      <i>// GIR_Coverage, 518,</i></td></tr>
<tr><th id="11761">11761</th><td>      GIR_Done,</td></tr>
<tr><th id="11762">11762</th><td>    <i>// Label 967: @26733</i></td></tr>
<tr><th id="11763">11763</th><td>    GIM_Reject,</td></tr>
<tr><th id="11764">11764</th><td>    <i>// Label 961: @26734</i></td></tr>
<tr><th id="11765">11765</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 968*/</i> <var>26753</var>, <i>// Rule ID 517 //</i></td></tr>
<tr><th id="11766">11766</th><td>      GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="11767">11767</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="11768">11768</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11769">11769</th><td>      <i>// (cttz:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VCTZH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="11770">11770</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZH,</td></tr>
<tr><th id="11771">11771</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11772">11772</th><td>      <i>// GIR_Coverage, 517,</i></td></tr>
<tr><th id="11773">11773</th><td>      GIR_Done,</td></tr>
<tr><th id="11774">11774</th><td>    <i>// Label 968: @26753</i></td></tr>
<tr><th id="11775">11775</th><td>    GIM_Reject,</td></tr>
<tr><th id="11776">11776</th><td>    <i>// Label 962: @26754</i></td></tr>
<tr><th id="11777">11777</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 969*/</i> <var>26773</var>, <i>// Rule ID 516 //</i></td></tr>
<tr><th id="11778">11778</th><td>      GIM_CheckFeatures, GIFBS_HasP9Altivec,</td></tr>
<tr><th id="11779">11779</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="11780">11780</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11781">11781</th><td>      <i>// (cttz:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VCTZB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="11782">11782</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCTZB,</td></tr>
<tr><th id="11783">11783</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11784">11784</th><td>      <i>// GIR_Coverage, 516,</i></td></tr>
<tr><th id="11785">11785</th><td>      GIR_Done,</td></tr>
<tr><th id="11786">11786</th><td>    <i>// Label 969: @26773</i></td></tr>
<tr><th id="11787">11787</th><td>    GIM_Reject,</td></tr>
<tr><th id="11788">11788</th><td>    <i>// Label 963: @26774</i></td></tr>
<tr><th id="11789">11789</th><td>    GIM_Reject,</td></tr>
<tr><th id="11790">11790</th><td>    <i>// Label 41: @26775</i></td></tr>
<tr><th id="11791">11791</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 976*/</i> <var>26904</var>,</td></tr>
<tr><th id="11792">11792</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 970*/</i> <var>26788</var>,</td></tr>
<tr><th id="11793">11793</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 971*/</i> <var>26806</var>, <var>0</var>,</td></tr>
<tr><th id="11794">11794</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 972*/</i> <var>26824</var>,</td></tr>
<tr><th id="11795">11795</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 973*/</i> <var>26844</var>,</td></tr>
<tr><th id="11796">11796</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 974*/</i> <var>26864</var>,</td></tr>
<tr><th id="11797">11797</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 975*/</i> <var>26884</var>,</td></tr>
<tr><th id="11798">11798</th><td>    <i>// Label 970: @26788</i></td></tr>
<tr><th id="11799">11799</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 977*/</i> <var>26805</var>, <i>// Rule ID 125 //</i></td></tr>
<tr><th id="11800">11800</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11801">11801</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11802">11802</th><td>      <i>// (ctlz:{ *:[i32] } i32:{ *:[i32] }:$rS)  =&gt;  (CNTLZW:{ *:[i32] } i32:{ *:[i32] }:$rS)</i></td></tr>
<tr><th id="11803">11803</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTLZW,</td></tr>
<tr><th id="11804">11804</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11805">11805</th><td>      <i>// GIR_Coverage, 125,</i></td></tr>
<tr><th id="11806">11806</th><td>      GIR_Done,</td></tr>
<tr><th id="11807">11807</th><td>    <i>// Label 977: @26805</i></td></tr>
<tr><th id="11808">11808</th><td>    GIM_Reject,</td></tr>
<tr><th id="11809">11809</th><td>    <i>// Label 971: @26806</i></td></tr>
<tr><th id="11810">11810</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 978*/</i> <var>26823</var>, <i>// Rule ID 650 //</i></td></tr>
<tr><th id="11811">11811</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11812">11812</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="11813">11813</th><td>      <i>// (ctlz:{ *:[i64] } i64:{ *:[i64] }:$rS)  =&gt;  (CNTLZD:{ *:[i64] } i64:{ *:[i64] }:$rS)</i></td></tr>
<tr><th id="11814">11814</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::CNTLZD,</td></tr>
<tr><th id="11815">11815</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11816">11816</th><td>      <i>// GIR_Coverage, 650,</i></td></tr>
<tr><th id="11817">11817</th><td>      GIR_Done,</td></tr>
<tr><th id="11818">11818</th><td>    <i>// Label 978: @26823</i></td></tr>
<tr><th id="11819">11819</th><td>    GIM_Reject,</td></tr>
<tr><th id="11820">11820</th><td>    <i>// Label 972: @26824</i></td></tr>
<tr><th id="11821">11821</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 979*/</i> <var>26843</var>, <i>// Rule ID 466 //</i></td></tr>
<tr><th id="11822">11822</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11823">11823</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11824">11824</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11825">11825</th><td>      <i>// (ctlz:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VCLZD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="11826">11826</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZD,</td></tr>
<tr><th id="11827">11827</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11828">11828</th><td>      <i>// GIR_Coverage, 466,</i></td></tr>
<tr><th id="11829">11829</th><td>      GIR_Done,</td></tr>
<tr><th id="11830">11830</th><td>    <i>// Label 979: @26843</i></td></tr>
<tr><th id="11831">11831</th><td>    GIM_Reject,</td></tr>
<tr><th id="11832">11832</th><td>    <i>// Label 973: @26844</i></td></tr>
<tr><th id="11833">11833</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 980*/</i> <var>26863</var>, <i>// Rule ID 465 //</i></td></tr>
<tr><th id="11834">11834</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11835">11835</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11836">11836</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11837">11837</th><td>      <i>// (ctlz:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VCLZW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="11838">11838</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZW,</td></tr>
<tr><th id="11839">11839</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11840">11840</th><td>      <i>// GIR_Coverage, 465,</i></td></tr>
<tr><th id="11841">11841</th><td>      GIR_Done,</td></tr>
<tr><th id="11842">11842</th><td>    <i>// Label 980: @26863</i></td></tr>
<tr><th id="11843">11843</th><td>    GIM_Reject,</td></tr>
<tr><th id="11844">11844</th><td>    <i>// Label 974: @26864</i></td></tr>
<tr><th id="11845">11845</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 981*/</i> <var>26883</var>, <i>// Rule ID 464 //</i></td></tr>
<tr><th id="11846">11846</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11847">11847</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="11848">11848</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11849">11849</th><td>      <i>// (ctlz:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VCLZH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="11850">11850</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZH,</td></tr>
<tr><th id="11851">11851</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11852">11852</th><td>      <i>// GIR_Coverage, 464,</i></td></tr>
<tr><th id="11853">11853</th><td>      GIR_Done,</td></tr>
<tr><th id="11854">11854</th><td>    <i>// Label 981: @26883</i></td></tr>
<tr><th id="11855">11855</th><td>    GIM_Reject,</td></tr>
<tr><th id="11856">11856</th><td>    <i>// Label 975: @26884</i></td></tr>
<tr><th id="11857">11857</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 982*/</i> <var>26903</var>, <i>// Rule ID 463 //</i></td></tr>
<tr><th id="11858">11858</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11859">11859</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="11860">11860</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11861">11861</th><td>      <i>// (ctlz:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VCLZB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="11862">11862</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VCLZB,</td></tr>
<tr><th id="11863">11863</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11864">11864</th><td>      <i>// GIR_Coverage, 463,</i></td></tr>
<tr><th id="11865">11865</th><td>      GIR_Done,</td></tr>
<tr><th id="11866">11866</th><td>    <i>// Label 982: @26903</i></td></tr>
<tr><th id="11867">11867</th><td>    GIM_Reject,</td></tr>
<tr><th id="11868">11868</th><td>    <i>// Label 976: @26904</i></td></tr>
<tr><th id="11869">11869</th><td>    GIM_Reject,</td></tr>
<tr><th id="11870">11870</th><td>    <i>// Label 42: @26905</i></td></tr>
<tr><th id="11871">11871</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>8</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 989*/</i> <var>27034</var>,</td></tr>
<tr><th id="11872">11872</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 983*/</i> <var>26918</var>,</td></tr>
<tr><th id="11873">11873</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 984*/</i> <var>26936</var>, <var>0</var>,</td></tr>
<tr><th id="11874">11874</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 985*/</i> <var>26954</var>,</td></tr>
<tr><th id="11875">11875</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 986*/</i> <var>26974</var>,</td></tr>
<tr><th id="11876">11876</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 987*/</i> <var>26994</var>,</td></tr>
<tr><th id="11877">11877</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 988*/</i> <var>27014</var>,</td></tr>
<tr><th id="11878">11878</th><td>    <i>// Label 983: @26918</i></td></tr>
<tr><th id="11879">11879</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 990*/</i> <var>26935</var>, <i>// Rule ID 655 //</i></td></tr>
<tr><th id="11880">11880</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11881">11881</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::GPRCRegClassID,</td></tr>
<tr><th id="11882">11882</th><td>      <i>// (ctpop:{ *:[i32] } i32:{ *:[i32] }:$rS)  =&gt;  (POPCNTW:{ *:[i32] } i32:{ *:[i32] }:$rS)</i></td></tr>
<tr><th id="11883">11883</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::POPCNTW,</td></tr>
<tr><th id="11884">11884</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11885">11885</th><td>      <i>// GIR_Coverage, 655,</i></td></tr>
<tr><th id="11886">11886</th><td>      GIR_Done,</td></tr>
<tr><th id="11887">11887</th><td>    <i>// Label 990: @26935</i></td></tr>
<tr><th id="11888">11888</th><td>    GIM_Reject,</td></tr>
<tr><th id="11889">11889</th><td>    <i>// Label 984: @26936</i></td></tr>
<tr><th id="11890">11890</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 991*/</i> <var>26953</var>, <i>// Rule ID 652 //</i></td></tr>
<tr><th id="11891">11891</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="11892">11892</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::G8RCRegClassID,</td></tr>
<tr><th id="11893">11893</th><td>      <i>// (ctpop:{ *:[i64] } i64:{ *:[i64] }:$rS)  =&gt;  (POPCNTD:{ *:[i64] } i64:{ *:[i64] }:$rS)</i></td></tr>
<tr><th id="11894">11894</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::POPCNTD,</td></tr>
<tr><th id="11895">11895</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11896">11896</th><td>      <i>// GIR_Coverage, 652,</i></td></tr>
<tr><th id="11897">11897</th><td>      GIR_Done,</td></tr>
<tr><th id="11898">11898</th><td>    <i>// Label 991: @26953</i></td></tr>
<tr><th id="11899">11899</th><td>    GIM_Reject,</td></tr>
<tr><th id="11900">11900</th><td>    <i>// Label 985: @26954</i></td></tr>
<tr><th id="11901">11901</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 992*/</i> <var>26973</var>, <i>// Rule ID 470 //</i></td></tr>
<tr><th id="11902">11902</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11903">11903</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11904">11904</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11905">11905</th><td>      <i>// (ctpop:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)  =&gt;  (VPOPCNTD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$vB)</i></td></tr>
<tr><th id="11906">11906</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPOPCNTD,</td></tr>
<tr><th id="11907">11907</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11908">11908</th><td>      <i>// GIR_Coverage, 470,</i></td></tr>
<tr><th id="11909">11909</th><td>      GIR_Done,</td></tr>
<tr><th id="11910">11910</th><td>    <i>// Label 992: @26973</i></td></tr>
<tr><th id="11911">11911</th><td>    GIM_Reject,</td></tr>
<tr><th id="11912">11912</th><td>    <i>// Label 986: @26974</i></td></tr>
<tr><th id="11913">11913</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 993*/</i> <var>26993</var>, <i>// Rule ID 469 //</i></td></tr>
<tr><th id="11914">11914</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11915">11915</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11916">11916</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11917">11917</th><td>      <i>// (ctpop:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)  =&gt;  (VPOPCNTW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$vB)</i></td></tr>
<tr><th id="11918">11918</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPOPCNTW,</td></tr>
<tr><th id="11919">11919</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11920">11920</th><td>      <i>// GIR_Coverage, 469,</i></td></tr>
<tr><th id="11921">11921</th><td>      GIR_Done,</td></tr>
<tr><th id="11922">11922</th><td>    <i>// Label 993: @26993</i></td></tr>
<tr><th id="11923">11923</th><td>    GIM_Reject,</td></tr>
<tr><th id="11924">11924</th><td>    <i>// Label 987: @26994</i></td></tr>
<tr><th id="11925">11925</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 994*/</i> <var>27013</var>, <i>// Rule ID 468 //</i></td></tr>
<tr><th id="11926">11926</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11927">11927</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="11928">11928</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11929">11929</th><td>      <i>// (ctpop:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)  =&gt;  (VPOPCNTH:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$vB)</i></td></tr>
<tr><th id="11930">11930</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPOPCNTH,</td></tr>
<tr><th id="11931">11931</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11932">11932</th><td>      <i>// GIR_Coverage, 468,</i></td></tr>
<tr><th id="11933">11933</th><td>      GIR_Done,</td></tr>
<tr><th id="11934">11934</th><td>    <i>// Label 994: @27013</i></td></tr>
<tr><th id="11935">11935</th><td>    GIM_Reject,</td></tr>
<tr><th id="11936">11936</th><td>    <i>// Label 988: @27014</i></td></tr>
<tr><th id="11937">11937</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 995*/</i> <var>27033</var>, <i>// Rule ID 467 //</i></td></tr>
<tr><th id="11938">11938</th><td>      GIM_CheckFeatures, GIFBS_HasP8Altivec,</td></tr>
<tr><th id="11939">11939</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="11940">11940</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="11941">11941</th><td>      <i>// (ctpop:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)  =&gt;  (VPOPCNTB:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$vB)</i></td></tr>
<tr><th id="11942">11942</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::VPOPCNTB,</td></tr>
<tr><th id="11943">11943</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11944">11944</th><td>      <i>// GIR_Coverage, 467,</i></td></tr>
<tr><th id="11945">11945</th><td>      GIR_Done,</td></tr>
<tr><th id="11946">11946</th><td>    <i>// Label 995: @27033</i></td></tr>
<tr><th id="11947">11947</th><td>    GIM_Reject,</td></tr>
<tr><th id="11948">11948</th><td>    <i>// Label 989: @27034</i></td></tr>
<tr><th id="11949">11949</th><td>    GIM_Reject,</td></tr>
<tr><th id="11950">11950</th><td>    <i>// Label 43: @27035</i></td></tr>
<tr><th id="11951">11951</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 998*/</i> <var>27083</var>,</td></tr>
<tr><th id="11952">11952</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 996*/</i> <var>27043</var>,</td></tr>
<tr><th id="11953">11953</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 997*/</i> <var>27063</var>,</td></tr>
<tr><th id="11954">11954</th><td>    <i>// Label 996: @27043</i></td></tr>
<tr><th id="11955">11955</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 999*/</i> <var>27062</var>, <i>// Rule ID 986 //</i></td></tr>
<tr><th id="11956">11956</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="11957">11957</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="11958">11958</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11959">11959</th><td>      <i>// (bswap:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$XB)  =&gt;  (XXBRD:{ *:[v2i64] } v2i64:{ *:[v2i64] }:$XB)</i></td></tr>
<tr><th id="11960">11960</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXBRD,</td></tr>
<tr><th id="11961">11961</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11962">11962</th><td>      <i>// GIR_Coverage, 986,</i></td></tr>
<tr><th id="11963">11963</th><td>      GIR_Done,</td></tr>
<tr><th id="11964">11964</th><td>    <i>// Label 999: @27062</i></td></tr>
<tr><th id="11965">11965</th><td>    GIM_Reject,</td></tr>
<tr><th id="11966">11966</th><td>    <i>// Label 997: @27063</i></td></tr>
<tr><th id="11967">11967</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1000*/</i> <var>27082</var>, <i>// Rule ID 985 //</i></td></tr>
<tr><th id="11968">11968</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="11969">11969</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="11970">11970</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="11971">11971</th><td>      <i>// (bswap:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB)  =&gt;  (XXBRW:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$XB)</i></td></tr>
<tr><th id="11972">11972</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XXBRW,</td></tr>
<tr><th id="11973">11973</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11974">11974</th><td>      <i>// GIR_Coverage, 985,</i></td></tr>
<tr><th id="11975">11975</th><td>      GIR_Done,</td></tr>
<tr><th id="11976">11976</th><td>    <i>// Label 1000: @27082</i></td></tr>
<tr><th id="11977">11977</th><td>    GIM_Reject,</td></tr>
<tr><th id="11978">11978</th><td>    <i>// Label 998: @27083</i></td></tr>
<tr><th id="11979">11979</th><td>    GIM_Reject,</td></tr>
<tr><th id="11980">11980</th><td>    <i>// Label 44: @27084</i></td></tr>
<tr><th id="11981">11981</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1005*/</i> <var>27193</var>,</td></tr>
<tr><th id="11982">11982</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1001*/</i> <var>27095</var>,</td></tr>
<tr><th id="11983">11983</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1002*/</i> <var>27115</var>, <var>0</var>,</td></tr>
<tr><th id="11984">11984</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1003*/</i> <var>27153</var>,</td></tr>
<tr><th id="11985">11985</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1004*/</i> <var>27173</var>,</td></tr>
<tr><th id="11986">11986</th><td>    <i>// Label 1001: @27095</i></td></tr>
<tr><th id="11987">11987</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1006*/</i> <var>27114</var>, <i>// Rule ID 138 //</i></td></tr>
<tr><th id="11988">11988</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="11989">11989</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11990">11990</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="11991">11991</th><td>      <i>// (fceil:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FRIPS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="11992">11992</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIPS,</td></tr>
<tr><th id="11993">11993</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11994">11994</th><td>      <i>// GIR_Coverage, 138,</i></td></tr>
<tr><th id="11995">11995</th><td>      GIR_Done,</td></tr>
<tr><th id="11996">11996</th><td>    <i>// Label 1006: @27114</i></td></tr>
<tr><th id="11997">11997</th><td>    GIM_Reject,</td></tr>
<tr><th id="11998">11998</th><td>    <i>// Label 1002: @27115</i></td></tr>
<tr><th id="11999">11999</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1007*/</i> <var>27152</var>,</td></tr>
<tr><th id="12000">12000</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12001">12001</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1008*/</i> <var>27136</var>, <i>// Rule ID 869 //</i></td></tr>
<tr><th id="12002">12002</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12003">12003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12004">12004</th><td>        <i>// (fceil:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRDPIP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12005">12005</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRDPIP,</td></tr>
<tr><th id="12006">12006</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12007">12007</th><td>        <i>// GIR_Coverage, 869,</i></td></tr>
<tr><th id="12008">12008</th><td>        GIR_Done,</td></tr>
<tr><th id="12009">12009</th><td>      <i>// Label 1008: @27136</i></td></tr>
<tr><th id="12010">12010</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1009*/</i> <var>27151</var>, <i>// Rule ID 136 //</i></td></tr>
<tr><th id="12011">12011</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12012">12012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12013">12013</th><td>        <i>// (fceil:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FRIPD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="12014">12014</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIPD,</td></tr>
<tr><th id="12015">12015</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12016">12016</th><td>        <i>// GIR_Coverage, 136,</i></td></tr>
<tr><th id="12017">12017</th><td>        GIR_Done,</td></tr>
<tr><th id="12018">12018</th><td>      <i>// Label 1009: @27151</i></td></tr>
<tr><th id="12019">12019</th><td>      GIM_Reject,</td></tr>
<tr><th id="12020">12020</th><td>    <i>// Label 1007: @27152</i></td></tr>
<tr><th id="12021">12021</th><td>    GIM_Reject,</td></tr>
<tr><th id="12022">12022</th><td>    <i>// Label 1003: @27153</i></td></tr>
<tr><th id="12023">12023</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1010*/</i> <var>27172</var>, <i>// Rule ID 877 //</i></td></tr>
<tr><th id="12024">12024</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12025">12025</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12026">12026</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12027">12027</th><td>      <i>// (fceil:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVRDPIP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12028">12028</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRDPIP,</td></tr>
<tr><th id="12029">12029</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12030">12030</th><td>      <i>// GIR_Coverage, 877,</i></td></tr>
<tr><th id="12031">12031</th><td>      GIR_Done,</td></tr>
<tr><th id="12032">12032</th><td>    <i>// Label 1010: @27172</i></td></tr>
<tr><th id="12033">12033</th><td>    GIM_Reject,</td></tr>
<tr><th id="12034">12034</th><td>    <i>// Label 1004: @27173</i></td></tr>
<tr><th id="12035">12035</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1011*/</i> <var>27192</var>, <i>// Rule ID 885 //</i></td></tr>
<tr><th id="12036">12036</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12037">12037</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12038">12038</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12039">12039</th><td>      <i>// (fceil:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVRSPIP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12040">12040</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRSPIP,</td></tr>
<tr><th id="12041">12041</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12042">12042</th><td>      <i>// GIR_Coverage, 885,</i></td></tr>
<tr><th id="12043">12043</th><td>      GIR_Done,</td></tr>
<tr><th id="12044">12044</th><td>    <i>// Label 1011: @27192</i></td></tr>
<tr><th id="12045">12045</th><td>    GIM_Reject,</td></tr>
<tr><th id="12046">12046</th><td>    <i>// Label 1005: @27193</i></td></tr>
<tr><th id="12047">12047</th><td>    GIM_Reject,</td></tr>
<tr><th id="12048">12048</th><td>    <i>// Label 45: @27194</i></td></tr>
<tr><th id="12049">12049</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1017*/</i> <var>27356</var>,</td></tr>
<tr><th id="12050">12050</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1012*/</i> <var>27205</var>,</td></tr>
<tr><th id="12051">12051</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1013*/</i> <var>27246</var>,</td></tr>
<tr><th id="12052">12052</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1014*/</i> <var>27290</var>,</td></tr>
<tr><th id="12053">12053</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1015*/</i> <var>27310</var>,</td></tr>
<tr><th id="12054">12054</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1016*/</i> <var>27333</var>,</td></tr>
<tr><th id="12055">12055</th><td>    <i>// Label 1012: @27205</i></td></tr>
<tr><th id="12056">12056</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1018*/</i> <var>27245</var>,</td></tr>
<tr><th id="12057">12057</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12058">12058</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1019*/</i> <var>27226</var>, <i>// Rule ID 920 //</i></td></tr>
<tr><th id="12059">12059</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12060">12060</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12061">12061</th><td>        <i>// (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$XB)  =&gt;  (XSSQRTSP:{ *:[f32] } f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12062">12062</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTSP,</td></tr>
<tr><th id="12063">12063</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12064">12064</th><td>        <i>// GIR_Coverage, 920,</i></td></tr>
<tr><th id="12065">12065</th><td>        GIR_Done,</td></tr>
<tr><th id="12066">12066</th><td>      <i>// Label 1019: @27226</i></td></tr>
<tr><th id="12067">12067</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1020*/</i> <var>27244</var>, <i>// Rule ID 154 //</i></td></tr>
<tr><th id="12068">12068</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12069">12069</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12070">12070</th><td>        <i>// (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FSQRTS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="12071">12071</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSQRTS,</td></tr>
<tr><th id="12072">12072</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12073">12073</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12074">12074</th><td>        <i>// GIR_Coverage, 154,</i></td></tr>
<tr><th id="12075">12075</th><td>        GIR_Done,</td></tr>
<tr><th id="12076">12076</th><td>      <i>// Label 1020: @27244</i></td></tr>
<tr><th id="12077">12077</th><td>      GIM_Reject,</td></tr>
<tr><th id="12078">12078</th><td>    <i>// Label 1018: @27245</i></td></tr>
<tr><th id="12079">12079</th><td>    GIM_Reject,</td></tr>
<tr><th id="12080">12080</th><td>    <i>// Label 1013: @27246</i></td></tr>
<tr><th id="12081">12081</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1021*/</i> <var>27289</var>,</td></tr>
<tr><th id="12082">12082</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12083">12083</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1022*/</i> <var>27270</var>, <i>// Rule ID 769 //</i></td></tr>
<tr><th id="12084">12084</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12085">12085</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12086">12086</th><td>        <i>// (fsqrt:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSSQRTDP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12087">12087</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTDP,</td></tr>
<tr><th id="12088">12088</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12089">12089</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12090">12090</th><td>        <i>// GIR_Coverage, 769,</i></td></tr>
<tr><th id="12091">12091</th><td>        GIR_Done,</td></tr>
<tr><th id="12092">12092</th><td>      <i>// Label 1022: @27270</i></td></tr>
<tr><th id="12093">12093</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1023*/</i> <var>27288</var>, <i>// Rule ID 152 //</i></td></tr>
<tr><th id="12094">12094</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12095">12095</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12096">12096</th><td>        <i>// (fsqrt:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FSQRT:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="12097">12097</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSQRT,</td></tr>
<tr><th id="12098">12098</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12099">12099</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12100">12100</th><td>        <i>// GIR_Coverage, 152,</i></td></tr>
<tr><th id="12101">12101</th><td>        GIR_Done,</td></tr>
<tr><th id="12102">12102</th><td>      <i>// Label 1023: @27288</i></td></tr>
<tr><th id="12103">12103</th><td>      GIM_Reject,</td></tr>
<tr><th id="12104">12104</th><td>    <i>// Label 1021: @27289</i></td></tr>
<tr><th id="12105">12105</th><td>    GIM_Reject,</td></tr>
<tr><th id="12106">12106</th><td>    <i>// Label 1014: @27290</i></td></tr>
<tr><th id="12107">12107</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1024*/</i> <var>27309</var>, <i>// Rule ID 952 //</i></td></tr>
<tr><th id="12108">12108</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12109">12109</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12110">12110</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12111">12111</th><td>      <i>// (fsqrt:{ *:[f128] } f128:{ *:[f128] }:$vB)  =&gt;  (XSSQRTQP:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12112">12112</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTQP,</td></tr>
<tr><th id="12113">12113</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12114">12114</th><td>      <i>// GIR_Coverage, 952,</i></td></tr>
<tr><th id="12115">12115</th><td>      GIR_Done,</td></tr>
<tr><th id="12116">12116</th><td>    <i>// Label 1024: @27309</i></td></tr>
<tr><th id="12117">12117</th><td>    GIM_Reject,</td></tr>
<tr><th id="12118">12118</th><td>    <i>// Label 1015: @27310</i></td></tr>
<tr><th id="12119">12119</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1025*/</i> <var>27332</var>, <i>// Rule ID 780 //</i></td></tr>
<tr><th id="12120">12120</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12121">12121</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12122">12122</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12123">12123</th><td>      <i>// (fsqrt:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVSQRTDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12124">12124</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSQRTDP,</td></tr>
<tr><th id="12125">12125</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12126">12126</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12127">12127</th><td>      <i>// GIR_Coverage, 780,</i></td></tr>
<tr><th id="12128">12128</th><td>      GIR_Done,</td></tr>
<tr><th id="12129">12129</th><td>    <i>// Label 1025: @27332</i></td></tr>
<tr><th id="12130">12130</th><td>    GIM_Reject,</td></tr>
<tr><th id="12131">12131</th><td>    <i>// Label 1016: @27333</i></td></tr>
<tr><th id="12132">12132</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1026*/</i> <var>27355</var>, <i>// Rule ID 782 //</i></td></tr>
<tr><th id="12133">12133</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12134">12134</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12135">12135</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12136">12136</th><td>      <i>// (fsqrt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVSQRTSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12137">12137</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSQRTSP,</td></tr>
<tr><th id="12138">12138</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12139">12139</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12140">12140</th><td>      <i>// GIR_Coverage, 782,</i></td></tr>
<tr><th id="12141">12141</th><td>      GIR_Done,</td></tr>
<tr><th id="12142">12142</th><td>    <i>// Label 1026: @27355</i></td></tr>
<tr><th id="12143">12143</th><td>    GIM_Reject,</td></tr>
<tr><th id="12144">12144</th><td>    <i>// Label 1017: @27356</i></td></tr>
<tr><th id="12145">12145</th><td>    GIM_Reject,</td></tr>
<tr><th id="12146">12146</th><td>    <i>// Label 46: @27357</i></td></tr>
<tr><th id="12147">12147</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1031*/</i> <var>27466</var>,</td></tr>
<tr><th id="12148">12148</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1027*/</i> <var>27368</var>,</td></tr>
<tr><th id="12149">12149</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1028*/</i> <var>27388</var>, <var>0</var>,</td></tr>
<tr><th id="12150">12150</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1029*/</i> <var>27426</var>,</td></tr>
<tr><th id="12151">12151</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1030*/</i> <var>27446</var>,</td></tr>
<tr><th id="12152">12152</th><td>    <i>// Label 1027: @27368</i></td></tr>
<tr><th id="12153">12153</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1032*/</i> <var>27387</var>, <i>// Rule ID 146 //</i></td></tr>
<tr><th id="12154">12154</th><td>      GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12155">12155</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12156">12156</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12157">12157</th><td>      <i>// (ffloor:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FRIMS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="12158">12158</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIMS,</td></tr>
<tr><th id="12159">12159</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12160">12160</th><td>      <i>// GIR_Coverage, 146,</i></td></tr>
<tr><th id="12161">12161</th><td>      GIR_Done,</td></tr>
<tr><th id="12162">12162</th><td>    <i>// Label 1032: @27387</i></td></tr>
<tr><th id="12163">12163</th><td>    GIM_Reject,</td></tr>
<tr><th id="12164">12164</th><td>    <i>// Label 1028: @27388</i></td></tr>
<tr><th id="12165">12165</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1033*/</i> <var>27425</var>,</td></tr>
<tr><th id="12166">12166</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12167">12167</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1034*/</i> <var>27409</var>, <i>// Rule ID 867 //</i></td></tr>
<tr><th id="12168">12168</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12169">12169</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12170">12170</th><td>        <i>// (ffloor:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRDPIM:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12171">12171</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRDPIM,</td></tr>
<tr><th id="12172">12172</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12173">12173</th><td>        <i>// GIR_Coverage, 867,</i></td></tr>
<tr><th id="12174">12174</th><td>        GIR_Done,</td></tr>
<tr><th id="12175">12175</th><td>      <i>// Label 1034: @27409</i></td></tr>
<tr><th id="12176">12176</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1035*/</i> <var>27424</var>, <i>// Rule ID 144 //</i></td></tr>
<tr><th id="12177">12177</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12178">12178</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12179">12179</th><td>        <i>// (ffloor:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FRIMD:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="12180">12180</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FRIMD,</td></tr>
<tr><th id="12181">12181</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12182">12182</th><td>        <i>// GIR_Coverage, 144,</i></td></tr>
<tr><th id="12183">12183</th><td>        GIR_Done,</td></tr>
<tr><th id="12184">12184</th><td>      <i>// Label 1035: @27424</i></td></tr>
<tr><th id="12185">12185</th><td>      GIM_Reject,</td></tr>
<tr><th id="12186">12186</th><td>    <i>// Label 1033: @27425</i></td></tr>
<tr><th id="12187">12187</th><td>    GIM_Reject,</td></tr>
<tr><th id="12188">12188</th><td>    <i>// Label 1029: @27426</i></td></tr>
<tr><th id="12189">12189</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1036*/</i> <var>27445</var>, <i>// Rule ID 875 //</i></td></tr>
<tr><th id="12190">12190</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12191">12191</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12192">12192</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12193">12193</th><td>      <i>// (ffloor:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVRDPIM:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12194">12194</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRDPIM,</td></tr>
<tr><th id="12195">12195</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12196">12196</th><td>      <i>// GIR_Coverage, 875,</i></td></tr>
<tr><th id="12197">12197</th><td>      GIR_Done,</td></tr>
<tr><th id="12198">12198</th><td>    <i>// Label 1036: @27445</i></td></tr>
<tr><th id="12199">12199</th><td>    GIM_Reject,</td></tr>
<tr><th id="12200">12200</th><td>    <i>// Label 1030: @27446</i></td></tr>
<tr><th id="12201">12201</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1037*/</i> <var>27465</var>, <i>// Rule ID 883 //</i></td></tr>
<tr><th id="12202">12202</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12203">12203</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12204">12204</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12205">12205</th><td>      <i>// (ffloor:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVRSPIM:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12206">12206</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRSPIM,</td></tr>
<tr><th id="12207">12207</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12208">12208</th><td>      <i>// GIR_Coverage, 883,</i></td></tr>
<tr><th id="12209">12209</th><td>      GIR_Done,</td></tr>
<tr><th id="12210">12210</th><td>    <i>// Label 1037: @27465</i></td></tr>
<tr><th id="12211">12211</th><td>    GIM_Reject,</td></tr>
<tr><th id="12212">12212</th><td>    <i>// Label 1031: @27466</i></td></tr>
<tr><th id="12213">12213</th><td>    GIM_Reject,</td></tr>
<tr><th id="12214">12214</th><td>    <i>// Label 47: @27467</i></td></tr>
<tr><th id="12215">12215</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>2</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1041*/</i> <var>27546</var>,</td></tr>
<tr><th id="12216">12216</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1038*/</i> <var>27477</var>, <var>0</var>,</td></tr>
<tr><th id="12217">12217</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1039*/</i> <var>27500</var>,</td></tr>
<tr><th id="12218">12218</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1040*/</i> <var>27523</var>,</td></tr>
<tr><th id="12219">12219</th><td>    <i>// Label 1038: @27477</i></td></tr>
<tr><th id="12220">12220</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1042*/</i> <var>27499</var>, <i>// Rule ID 855 //</i></td></tr>
<tr><th id="12221">12221</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12222">12222</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12223">12223</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12224">12224</th><td>      <i>// (fnearbyint:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSRDPIC:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12225">12225</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSRDPIC,</td></tr>
<tr><th id="12226">12226</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12227">12227</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12228">12228</th><td>      <i>// GIR_Coverage, 855,</i></td></tr>
<tr><th id="12229">12229</th><td>      GIR_Done,</td></tr>
<tr><th id="12230">12230</th><td>    <i>// Label 1042: @27499</i></td></tr>
<tr><th id="12231">12231</th><td>    GIM_Reject,</td></tr>
<tr><th id="12232">12232</th><td>    <i>// Label 1039: @27500</i></td></tr>
<tr><th id="12233">12233</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1043*/</i> <var>27522</var>, <i>// Rule ID 856 //</i></td></tr>
<tr><th id="12234">12234</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12235">12235</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12236">12236</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12237">12237</th><td>      <i>// (fnearbyint:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVRDPIC:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12238">12238</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRDPIC,</td></tr>
<tr><th id="12239">12239</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12240">12240</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12241">12241</th><td>      <i>// GIR_Coverage, 856,</i></td></tr>
<tr><th id="12242">12242</th><td>      GIR_Done,</td></tr>
<tr><th id="12243">12243</th><td>    <i>// Label 1043: @27522</i></td></tr>
<tr><th id="12244">12244</th><td>    GIM_Reject,</td></tr>
<tr><th id="12245">12245</th><td>    <i>// Label 1040: @27523</i></td></tr>
<tr><th id="12246">12246</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1044*/</i> <var>27545</var>, <i>// Rule ID 857 //</i></td></tr>
<tr><th id="12247">12247</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12248">12248</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12249">12249</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12250">12250</th><td>      <i>// (fnearbyint:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVRSPIC:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12251">12251</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVRSPIC,</td></tr>
<tr><th id="12252">12252</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12253">12253</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12254">12254</th><td>      <i>// GIR_Coverage, 857,</i></td></tr>
<tr><th id="12255">12255</th><td>      GIR_Done,</td></tr>
<tr><th id="12256">12256</th><td>    <i>// Label 1044: @27545</i></td></tr>
<tr><th id="12257">12257</th><td>    GIM_Reject,</td></tr>
<tr><th id="12258">12258</th><td>    <i>// Label 1041: @27546</i></td></tr>
<tr><th id="12259">12259</th><td>    GIM_Reject,</td></tr>
<tr><th id="12260">12260</th><td>    <i>// Label 48: @27547</i></td></tr>
<tr><th id="12261">12261</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1050*/</i> <var>27729</var>,</td></tr>
<tr><th id="12262">12262</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1045*/</i> <var>27558</var>,</td></tr>
<tr><th id="12263">12263</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1046*/</i> <var>27603</var>,</td></tr>
<tr><th id="12264">12264</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1047*/</i> <var>27651</var>,</td></tr>
<tr><th id="12265">12265</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1048*/</i> <var>27675</var>,</td></tr>
<tr><th id="12266">12266</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1049*/</i> <var>27702</var>,</td></tr>
<tr><th id="12267">12267</th><td>    <i>// Label 1045: @27558</i></td></tr>
<tr><th id="12268">12268</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1051*/</i> <var>27602</var>,</td></tr>
<tr><th id="12269">12269</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12270">12270</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12271">12271</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1052*/</i> <var>27583</var>, <i>// Rule ID 908 //</i></td></tr>
<tr><th id="12272">12272</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12273">12273</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12274">12274</th><td>        <i>// (strict_fadd:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSADDSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12275">12275</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDSP,</td></tr>
<tr><th id="12276">12276</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12277">12277</th><td>        <i>// GIR_Coverage, 908,</i></td></tr>
<tr><th id="12278">12278</th><td>        GIR_Done,</td></tr>
<tr><th id="12279">12279</th><td>      <i>// Label 1052: @27583</i></td></tr>
<tr><th id="12280">12280</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1053*/</i> <var>27601</var>, <i>// Rule ID 225 //</i></td></tr>
<tr><th id="12281">12281</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12282">12282</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12283">12283</th><td>        <i>// (strict_fadd:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="12284">12284</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FADDS,</td></tr>
<tr><th id="12285">12285</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12286">12286</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12287">12287</th><td>        <i>// GIR_Coverage, 225,</i></td></tr>
<tr><th id="12288">12288</th><td>        GIR_Done,</td></tr>
<tr><th id="12289">12289</th><td>      <i>// Label 1053: @27601</i></td></tr>
<tr><th id="12290">12290</th><td>      GIM_Reject,</td></tr>
<tr><th id="12291">12291</th><td>    <i>// Label 1051: @27602</i></td></tr>
<tr><th id="12292">12292</th><td>    GIM_Reject,</td></tr>
<tr><th id="12293">12293</th><td>    <i>// Label 1046: @27603</i></td></tr>
<tr><th id="12294">12294</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1054*/</i> <var>27650</var>,</td></tr>
<tr><th id="12295">12295</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12296">12296</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12297">12297</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1055*/</i> <var>27631</var>, <i>// Rule ID 725 //</i></td></tr>
<tr><th id="12298">12298</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12299">12299</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12300">12300</th><td>        <i>// (strict_fadd:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSADDDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12301">12301</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDDP,</td></tr>
<tr><th id="12302">12302</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12303">12303</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12304">12304</th><td>        <i>// GIR_Coverage, 725,</i></td></tr>
<tr><th id="12305">12305</th><td>        GIR_Done,</td></tr>
<tr><th id="12306">12306</th><td>      <i>// Label 1055: @27631</i></td></tr>
<tr><th id="12307">12307</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1056*/</i> <var>27649</var>, <i>// Rule ID 223 //</i></td></tr>
<tr><th id="12308">12308</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12309">12309</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12310">12310</th><td>        <i>// (strict_fadd:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="12311">12311</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FADD,</td></tr>
<tr><th id="12312">12312</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12313">12313</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12314">12314</th><td>        <i>// GIR_Coverage, 223,</i></td></tr>
<tr><th id="12315">12315</th><td>        GIR_Done,</td></tr>
<tr><th id="12316">12316</th><td>      <i>// Label 1056: @27649</i></td></tr>
<tr><th id="12317">12317</th><td>      GIM_Reject,</td></tr>
<tr><th id="12318">12318</th><td>    <i>// Label 1054: @27650</i></td></tr>
<tr><th id="12319">12319</th><td>    GIM_Reject,</td></tr>
<tr><th id="12320">12320</th><td>    <i>// Label 1047: @27651</i></td></tr>
<tr><th id="12321">12321</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1057*/</i> <var>27674</var>, <i>// Rule ID 943 //</i></td></tr>
<tr><th id="12322">12322</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12323">12323</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12324">12324</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12325">12325</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12326">12326</th><td>      <i>// (strict_fadd:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSADDQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12327">12327</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSADDQP,</td></tr>
<tr><th id="12328">12328</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12329">12329</th><td>      <i>// GIR_Coverage, 943,</i></td></tr>
<tr><th id="12330">12330</th><td>      GIR_Done,</td></tr>
<tr><th id="12331">12331</th><td>    <i>// Label 1057: @27674</i></td></tr>
<tr><th id="12332">12332</th><td>    GIM_Reject,</td></tr>
<tr><th id="12333">12333</th><td>    <i>// Label 1048: @27675</i></td></tr>
<tr><th id="12334">12334</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1058*/</i> <var>27701</var>, <i>// Rule ID 729 //</i></td></tr>
<tr><th id="12335">12335</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12336">12336</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12337">12337</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12338">12338</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12339">12339</th><td>      <i>// (strict_fadd:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVADDDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12340">12340</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVADDDP,</td></tr>
<tr><th id="12341">12341</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12342">12342</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12343">12343</th><td>      <i>// GIR_Coverage, 729,</i></td></tr>
<tr><th id="12344">12344</th><td>      GIR_Done,</td></tr>
<tr><th id="12345">12345</th><td>    <i>// Label 1058: @27701</i></td></tr>
<tr><th id="12346">12346</th><td>    GIM_Reject,</td></tr>
<tr><th id="12347">12347</th><td>    <i>// Label 1049: @27702</i></td></tr>
<tr><th id="12348">12348</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1059*/</i> <var>27728</var>, <i>// Rule ID 731 //</i></td></tr>
<tr><th id="12349">12349</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12350">12350</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12351">12351</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12352">12352</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12353">12353</th><td>      <i>// (strict_fadd:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVADDSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12354">12354</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVADDSP,</td></tr>
<tr><th id="12355">12355</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12356">12356</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12357">12357</th><td>      <i>// GIR_Coverage, 731,</i></td></tr>
<tr><th id="12358">12358</th><td>      GIR_Done,</td></tr>
<tr><th id="12359">12359</th><td>    <i>// Label 1059: @27728</i></td></tr>
<tr><th id="12360">12360</th><td>    GIM_Reject,</td></tr>
<tr><th id="12361">12361</th><td>    <i>// Label 1050: @27729</i></td></tr>
<tr><th id="12362">12362</th><td>    GIM_Reject,</td></tr>
<tr><th id="12363">12363</th><td>    <i>// Label 49: @27730</i></td></tr>
<tr><th id="12364">12364</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1065*/</i> <var>27912</var>,</td></tr>
<tr><th id="12365">12365</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1060*/</i> <var>27741</var>,</td></tr>
<tr><th id="12366">12366</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1061*/</i> <var>27786</var>,</td></tr>
<tr><th id="12367">12367</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1062*/</i> <var>27834</var>,</td></tr>
<tr><th id="12368">12368</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1063*/</i> <var>27858</var>,</td></tr>
<tr><th id="12369">12369</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1064*/</i> <var>27885</var>,</td></tr>
<tr><th id="12370">12370</th><td>    <i>// Label 1060: @27741</i></td></tr>
<tr><th id="12371">12371</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1066*/</i> <var>27785</var>,</td></tr>
<tr><th id="12372">12372</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12373">12373</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12374">12374</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1067*/</i> <var>27766</var>, <i>// Rule ID 912 //</i></td></tr>
<tr><th id="12375">12375</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12376">12376</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12377">12377</th><td>        <i>// (strict_fsub:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSSUBSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12378">12378</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBSP,</td></tr>
<tr><th id="12379">12379</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12380">12380</th><td>        <i>// GIR_Coverage, 912,</i></td></tr>
<tr><th id="12381">12381</th><td>        GIR_Done,</td></tr>
<tr><th id="12382">12382</th><td>      <i>// Label 1067: @27766</i></td></tr>
<tr><th id="12383">12383</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1068*/</i> <var>27784</var>, <i>// Rule ID 237 //</i></td></tr>
<tr><th id="12384">12384</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12385">12385</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12386">12386</th><td>        <i>// (strict_fsub:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="12387">12387</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSUBS,</td></tr>
<tr><th id="12388">12388</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12389">12389</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12390">12390</th><td>        <i>// GIR_Coverage, 237,</i></td></tr>
<tr><th id="12391">12391</th><td>        GIR_Done,</td></tr>
<tr><th id="12392">12392</th><td>      <i>// Label 1068: @27784</i></td></tr>
<tr><th id="12393">12393</th><td>      GIM_Reject,</td></tr>
<tr><th id="12394">12394</th><td>    <i>// Label 1066: @27785</i></td></tr>
<tr><th id="12395">12395</th><td>    GIM_Reject,</td></tr>
<tr><th id="12396">12396</th><td>    <i>// Label 1061: @27786</i></td></tr>
<tr><th id="12397">12397</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1069*/</i> <var>27833</var>,</td></tr>
<tr><th id="12398">12398</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12399">12399</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12400">12400</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1070*/</i> <var>27814</var>, <i>// Rule ID 737 //</i></td></tr>
<tr><th id="12401">12401</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12402">12402</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12403">12403</th><td>        <i>// (strict_fsub:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSSUBDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12404">12404</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBDP,</td></tr>
<tr><th id="12405">12405</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12406">12406</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12407">12407</th><td>        <i>// GIR_Coverage, 737,</i></td></tr>
<tr><th id="12408">12408</th><td>        GIR_Done,</td></tr>
<tr><th id="12409">12409</th><td>      <i>// Label 1070: @27814</i></td></tr>
<tr><th id="12410">12410</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1071*/</i> <var>27832</var>, <i>// Rule ID 235 //</i></td></tr>
<tr><th id="12411">12411</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12412">12412</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12413">12413</th><td>        <i>// (strict_fsub:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="12414">12414</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSUB,</td></tr>
<tr><th id="12415">12415</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12416">12416</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12417">12417</th><td>        <i>// GIR_Coverage, 235,</i></td></tr>
<tr><th id="12418">12418</th><td>        GIR_Done,</td></tr>
<tr><th id="12419">12419</th><td>      <i>// Label 1071: @27832</i></td></tr>
<tr><th id="12420">12420</th><td>      GIM_Reject,</td></tr>
<tr><th id="12421">12421</th><td>    <i>// Label 1069: @27833</i></td></tr>
<tr><th id="12422">12422</th><td>    GIM_Reject,</td></tr>
<tr><th id="12423">12423</th><td>    <i>// Label 1062: @27834</i></td></tr>
<tr><th id="12424">12424</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1072*/</i> <var>27857</var>, <i>// Rule ID 947 //</i></td></tr>
<tr><th id="12425">12425</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12426">12426</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12427">12427</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12428">12428</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12429">12429</th><td>      <i>// (strict_fsub:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12430">12430</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSUBQP,</td></tr>
<tr><th id="12431">12431</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12432">12432</th><td>      <i>// GIR_Coverage, 947,</i></td></tr>
<tr><th id="12433">12433</th><td>      GIR_Done,</td></tr>
<tr><th id="12434">12434</th><td>    <i>// Label 1072: @27857</i></td></tr>
<tr><th id="12435">12435</th><td>    GIM_Reject,</td></tr>
<tr><th id="12436">12436</th><td>    <i>// Label 1063: @27858</i></td></tr>
<tr><th id="12437">12437</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1073*/</i> <var>27884</var>, <i>// Rule ID 739 //</i></td></tr>
<tr><th id="12438">12438</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12439">12439</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12440">12440</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12441">12441</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12442">12442</th><td>      <i>// (strict_fsub:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVSUBDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12443">12443</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSUBDP,</td></tr>
<tr><th id="12444">12444</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12445">12445</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12446">12446</th><td>      <i>// GIR_Coverage, 739,</i></td></tr>
<tr><th id="12447">12447</th><td>      GIR_Done,</td></tr>
<tr><th id="12448">12448</th><td>    <i>// Label 1073: @27884</i></td></tr>
<tr><th id="12449">12449</th><td>    GIM_Reject,</td></tr>
<tr><th id="12450">12450</th><td>    <i>// Label 1064: @27885</i></td></tr>
<tr><th id="12451">12451</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1074*/</i> <var>27911</var>, <i>// Rule ID 741 //</i></td></tr>
<tr><th id="12452">12452</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12453">12453</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12454">12454</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12455">12455</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12456">12456</th><td>      <i>// (strict_fsub:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVSUBSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12457">12457</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSUBSP,</td></tr>
<tr><th id="12458">12458</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12459">12459</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12460">12460</th><td>      <i>// GIR_Coverage, 741,</i></td></tr>
<tr><th id="12461">12461</th><td>      GIR_Done,</td></tr>
<tr><th id="12462">12462</th><td>    <i>// Label 1074: @27911</i></td></tr>
<tr><th id="12463">12463</th><td>    GIM_Reject,</td></tr>
<tr><th id="12464">12464</th><td>    <i>// Label 1065: @27912</i></td></tr>
<tr><th id="12465">12465</th><td>    GIM_Reject,</td></tr>
<tr><th id="12466">12466</th><td>    <i>// Label 50: @27913</i></td></tr>
<tr><th id="12467">12467</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1080*/</i> <var>28095</var>,</td></tr>
<tr><th id="12468">12468</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1075*/</i> <var>27924</var>,</td></tr>
<tr><th id="12469">12469</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1076*/</i> <var>27969</var>,</td></tr>
<tr><th id="12470">12470</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1077*/</i> <var>28017</var>,</td></tr>
<tr><th id="12471">12471</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1078*/</i> <var>28041</var>,</td></tr>
<tr><th id="12472">12472</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1079*/</i> <var>28068</var>,</td></tr>
<tr><th id="12473">12473</th><td>    <i>// Label 1075: @27924</i></td></tr>
<tr><th id="12474">12474</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1081*/</i> <var>27968</var>,</td></tr>
<tr><th id="12475">12475</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12476">12476</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12477">12477</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1082*/</i> <var>27949</var>, <i>// Rule ID 910 //</i></td></tr>
<tr><th id="12478">12478</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12479">12479</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12480">12480</th><td>        <i>// (strict_fmul:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSMULSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12481">12481</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULSP,</td></tr>
<tr><th id="12482">12482</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12483">12483</th><td>        <i>// GIR_Coverage, 910,</i></td></tr>
<tr><th id="12484">12484</th><td>        GIR_Done,</td></tr>
<tr><th id="12485">12485</th><td>      <i>// Label 1082: @27949</i></td></tr>
<tr><th id="12486">12486</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1083*/</i> <var>27967</var>, <i>// Rule ID 233 //</i></td></tr>
<tr><th id="12487">12487</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12488">12488</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12489">12489</th><td>        <i>// (strict_fmul:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC)  =&gt;  (FMULS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC)</i></td></tr>
<tr><th id="12490">12490</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMULS,</td></tr>
<tr><th id="12491">12491</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12492">12492</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12493">12493</th><td>        <i>// GIR_Coverage, 233,</i></td></tr>
<tr><th id="12494">12494</th><td>        GIR_Done,</td></tr>
<tr><th id="12495">12495</th><td>      <i>// Label 1083: @27967</i></td></tr>
<tr><th id="12496">12496</th><td>      GIM_Reject,</td></tr>
<tr><th id="12497">12497</th><td>    <i>// Label 1081: @27968</i></td></tr>
<tr><th id="12498">12498</th><td>    GIM_Reject,</td></tr>
<tr><th id="12499">12499</th><td>    <i>// Label 1076: @27969</i></td></tr>
<tr><th id="12500">12500</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1084*/</i> <var>28016</var>,</td></tr>
<tr><th id="12501">12501</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12502">12502</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12503">12503</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1085*/</i> <var>27997</var>, <i>// Rule ID 727 //</i></td></tr>
<tr><th id="12504">12504</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12505">12505</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12506">12506</th><td>        <i>// (strict_fmul:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSMULDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12507">12507</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULDP,</td></tr>
<tr><th id="12508">12508</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12509">12509</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12510">12510</th><td>        <i>// GIR_Coverage, 727,</i></td></tr>
<tr><th id="12511">12511</th><td>        GIR_Done,</td></tr>
<tr><th id="12512">12512</th><td>      <i>// Label 1085: @27997</i></td></tr>
<tr><th id="12513">12513</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1086*/</i> <var>28015</var>, <i>// Rule ID 231 //</i></td></tr>
<tr><th id="12514">12514</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12515">12515</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12516">12516</th><td>        <i>// (strict_fmul:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC)  =&gt;  (FMUL:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC)</i></td></tr>
<tr><th id="12517">12517</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMUL,</td></tr>
<tr><th id="12518">12518</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12519">12519</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12520">12520</th><td>        <i>// GIR_Coverage, 231,</i></td></tr>
<tr><th id="12521">12521</th><td>        GIR_Done,</td></tr>
<tr><th id="12522">12522</th><td>      <i>// Label 1086: @28015</i></td></tr>
<tr><th id="12523">12523</th><td>      GIM_Reject,</td></tr>
<tr><th id="12524">12524</th><td>    <i>// Label 1084: @28016</i></td></tr>
<tr><th id="12525">12525</th><td>    GIM_Reject,</td></tr>
<tr><th id="12526">12526</th><td>    <i>// Label 1077: @28017</i></td></tr>
<tr><th id="12527">12527</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1087*/</i> <var>28040</var>, <i>// Rule ID 945 //</i></td></tr>
<tr><th id="12528">12528</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12529">12529</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12530">12530</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12531">12531</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12532">12532</th><td>      <i>// (strict_fmul:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSMULQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12533">12533</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMULQP,</td></tr>
<tr><th id="12534">12534</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12535">12535</th><td>      <i>// GIR_Coverage, 945,</i></td></tr>
<tr><th id="12536">12536</th><td>      GIR_Done,</td></tr>
<tr><th id="12537">12537</th><td>    <i>// Label 1087: @28040</i></td></tr>
<tr><th id="12538">12538</th><td>    GIM_Reject,</td></tr>
<tr><th id="12539">12539</th><td>    <i>// Label 1078: @28041</i></td></tr>
<tr><th id="12540">12540</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1088*/</i> <var>28067</var>, <i>// Rule ID 733 //</i></td></tr>
<tr><th id="12541">12541</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12542">12542</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12543">12543</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12544">12544</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12545">12545</th><td>      <i>// (strict_fmul:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVMULDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12546">12546</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMULDP,</td></tr>
<tr><th id="12547">12547</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12548">12548</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12549">12549</th><td>      <i>// GIR_Coverage, 733,</i></td></tr>
<tr><th id="12550">12550</th><td>      GIR_Done,</td></tr>
<tr><th id="12551">12551</th><td>    <i>// Label 1088: @28067</i></td></tr>
<tr><th id="12552">12552</th><td>    GIM_Reject,</td></tr>
<tr><th id="12553">12553</th><td>    <i>// Label 1079: @28068</i></td></tr>
<tr><th id="12554">12554</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1089*/</i> <var>28094</var>, <i>// Rule ID 735 //</i></td></tr>
<tr><th id="12555">12555</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12556">12556</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12557">12557</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12558">12558</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12559">12559</th><td>      <i>// (strict_fmul:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVMULSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12560">12560</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMULSP,</td></tr>
<tr><th id="12561">12561</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12562">12562</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12563">12563</th><td>      <i>// GIR_Coverage, 735,</i></td></tr>
<tr><th id="12564">12564</th><td>      GIR_Done,</td></tr>
<tr><th id="12565">12565</th><td>    <i>// Label 1089: @28094</i></td></tr>
<tr><th id="12566">12566</th><td>    GIM_Reject,</td></tr>
<tr><th id="12567">12567</th><td>    <i>// Label 1080: @28095</i></td></tr>
<tr><th id="12568">12568</th><td>    GIM_Reject,</td></tr>
<tr><th id="12569">12569</th><td>    <i>// Label 51: @28096</i></td></tr>
<tr><th id="12570">12570</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1095*/</i> <var>28278</var>,</td></tr>
<tr><th id="12571">12571</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1090*/</i> <var>28107</var>,</td></tr>
<tr><th id="12572">12572</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1091*/</i> <var>28152</var>,</td></tr>
<tr><th id="12573">12573</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1092*/</i> <var>28200</var>,</td></tr>
<tr><th id="12574">12574</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1093*/</i> <var>28224</var>,</td></tr>
<tr><th id="12575">12575</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1094*/</i> <var>28251</var>,</td></tr>
<tr><th id="12576">12576</th><td>    <i>// Label 1090: @28107</i></td></tr>
<tr><th id="12577">12577</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1096*/</i> <var>28151</var>,</td></tr>
<tr><th id="12578">12578</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12579">12579</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12580">12580</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1097*/</i> <var>28132</var>, <i>// Rule ID 914 //</i></td></tr>
<tr><th id="12581">12581</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12582">12582</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12583">12583</th><td>        <i>// (strict_fdiv:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)  =&gt;  (XSDIVSP:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12584">12584</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVSP,</td></tr>
<tr><th id="12585">12585</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12586">12586</th><td>        <i>// GIR_Coverage, 914,</i></td></tr>
<tr><th id="12587">12587</th><td>        GIR_Done,</td></tr>
<tr><th id="12588">12588</th><td>      <i>// Label 1097: @28132</i></td></tr>
<tr><th id="12589">12589</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1098*/</i> <var>28150</var>, <i>// Rule ID 229 //</i></td></tr>
<tr><th id="12590">12590</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12591">12591</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12592">12592</th><td>        <i>// (strict_fdiv:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)  =&gt;  (FDIVS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="12593">12593</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FDIVS,</td></tr>
<tr><th id="12594">12594</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12595">12595</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12596">12596</th><td>        <i>// GIR_Coverage, 229,</i></td></tr>
<tr><th id="12597">12597</th><td>        GIR_Done,</td></tr>
<tr><th id="12598">12598</th><td>      <i>// Label 1098: @28150</i></td></tr>
<tr><th id="12599">12599</th><td>      GIM_Reject,</td></tr>
<tr><th id="12600">12600</th><td>    <i>// Label 1096: @28151</i></td></tr>
<tr><th id="12601">12601</th><td>    GIM_Reject,</td></tr>
<tr><th id="12602">12602</th><td>    <i>// Label 1091: @28152</i></td></tr>
<tr><th id="12603">12603</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1099*/</i> <var>28199</var>,</td></tr>
<tr><th id="12604">12604</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12605">12605</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12606">12606</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1100*/</i> <var>28180</var>, <i>// Rule ID 766 //</i></td></tr>
<tr><th id="12607">12607</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12608">12608</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12609">12609</th><td>        <i>// (strict_fdiv:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)  =&gt;  (XSDIVDP:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12610">12610</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVDP,</td></tr>
<tr><th id="12611">12611</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12612">12612</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12613">12613</th><td>        <i>// GIR_Coverage, 766,</i></td></tr>
<tr><th id="12614">12614</th><td>        GIR_Done,</td></tr>
<tr><th id="12615">12615</th><td>      <i>// Label 1100: @28180</i></td></tr>
<tr><th id="12616">12616</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1101*/</i> <var>28198</var>, <i>// Rule ID 227 //</i></td></tr>
<tr><th id="12617">12617</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12618">12618</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12619">12619</th><td>        <i>// (strict_fdiv:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)  =&gt;  (FDIV:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="12620">12620</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FDIV,</td></tr>
<tr><th id="12621">12621</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12622">12622</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12623">12623</th><td>        <i>// GIR_Coverage, 227,</i></td></tr>
<tr><th id="12624">12624</th><td>        GIR_Done,</td></tr>
<tr><th id="12625">12625</th><td>      <i>// Label 1101: @28198</i></td></tr>
<tr><th id="12626">12626</th><td>      GIM_Reject,</td></tr>
<tr><th id="12627">12627</th><td>    <i>// Label 1099: @28199</i></td></tr>
<tr><th id="12628">12628</th><td>    GIM_Reject,</td></tr>
<tr><th id="12629">12629</th><td>    <i>// Label 1092: @28200</i></td></tr>
<tr><th id="12630">12630</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1102*/</i> <var>28223</var>, <i>// Rule ID 949 //</i></td></tr>
<tr><th id="12631">12631</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12632">12632</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12633">12633</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12634">12634</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12635">12635</th><td>      <i>// (strict_fdiv:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)  =&gt;  (XSDIVQP:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12636">12636</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSDIVQP,</td></tr>
<tr><th id="12637">12637</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12638">12638</th><td>      <i>// GIR_Coverage, 949,</i></td></tr>
<tr><th id="12639">12639</th><td>      GIR_Done,</td></tr>
<tr><th id="12640">12640</th><td>    <i>// Label 1102: @28223</i></td></tr>
<tr><th id="12641">12641</th><td>    GIM_Reject,</td></tr>
<tr><th id="12642">12642</th><td>    <i>// Label 1093: @28224</i></td></tr>
<tr><th id="12643">12643</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1103*/</i> <var>28250</var>, <i>// Rule ID 775 //</i></td></tr>
<tr><th id="12644">12644</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12645">12645</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12646">12646</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12647">12647</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12648">12648</th><td>      <i>// (strict_fdiv:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVDIVDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12649">12649</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVDIVDP,</td></tr>
<tr><th id="12650">12650</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12651">12651</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12652">12652</th><td>      <i>// GIR_Coverage, 775,</i></td></tr>
<tr><th id="12653">12653</th><td>      GIR_Done,</td></tr>
<tr><th id="12654">12654</th><td>    <i>// Label 1103: @28250</i></td></tr>
<tr><th id="12655">12655</th><td>    GIM_Reject,</td></tr>
<tr><th id="12656">12656</th><td>    <i>// Label 1094: @28251</i></td></tr>
<tr><th id="12657">12657</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1104*/</i> <var>28277</var>, <i>// Rule ID 777 //</i></td></tr>
<tr><th id="12658">12658</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12659">12659</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12660">12660</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12661">12661</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12662">12662</th><td>      <i>// (strict_fdiv:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVDIVSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12663">12663</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVDIVSP,</td></tr>
<tr><th id="12664">12664</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12665">12665</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12666">12666</th><td>      <i>// GIR_Coverage, 777,</i></td></tr>
<tr><th id="12667">12667</th><td>      GIR_Done,</td></tr>
<tr><th id="12668">12668</th><td>    <i>// Label 1104: @28277</i></td></tr>
<tr><th id="12669">12669</th><td>    GIM_Reject,</td></tr>
<tr><th id="12670">12670</th><td>    <i>// Label 1095: @28278</i></td></tr>
<tr><th id="12671">12671</th><td>    GIM_Reject,</td></tr>
<tr><th id="12672">12672</th><td>    <i>// Label 52: @28279</i></td></tr>
<tr><th id="12673">12673</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1110*/</i> <var>28869</var>,</td></tr>
<tr><th id="12674">12674</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1105*/</i> <var>28290</var>,</td></tr>
<tr><th id="12675">12675</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1106*/</i> <var>28446</var>,</td></tr>
<tr><th id="12676">12676</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1107*/</i> <var>28602</var>,</td></tr>
<tr><th id="12677">12677</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1108*/</i> <var>28691</var>,</td></tr>
<tr><th id="12678">12678</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1109*/</i> <var>28780</var>,</td></tr>
<tr><th id="12679">12679</th><td>    <i>// Label 1105: @28290</i></td></tr>
<tr><th id="12680">12680</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1111*/</i> <var>28445</var>,</td></tr>
<tr><th id="12681">12681</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12682">12682</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12683">12683</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12684">12684</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1112*/</i> <var>28349</var>, <i>// Rule ID 924 //</i></td></tr>
<tr><th id="12685">12685</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12686">12686</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12687">12687</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12688">12688</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12689">12689</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12690">12690</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12691">12691</th><td>        <i>// (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, (fneg:{ *:[f32] } f32:{ *:[f32] }:$XTi))  =&gt;  (XSMSUBASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12692">12692</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBASP,</td></tr>
<tr><th id="12693">12693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12694">12694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="12695">12695</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12696">12696</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12697">12697</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12698">12698</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12699">12699</th><td>        <i>// GIR_Coverage, 924,</i></td></tr>
<tr><th id="12700">12700</th><td>        GIR_Done,</td></tr>
<tr><th id="12701">12701</th><td>      <i>// Label 1112: @28349</i></td></tr>
<tr><th id="12702">12702</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1113*/</i> <var>28381</var>, <i>// Rule ID 922 //</i></td></tr>
<tr><th id="12703">12703</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12704">12704</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12705">12705</th><td>        <i>// (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB, f32:{ *:[f32] }:$XTi)  =&gt;  (XSMADDASP:{ *:[f32] } f32:{ *:[f32] }:$XTi, f32:{ *:[f32] }:$XA, f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12706">12706</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDASP,</td></tr>
<tr><th id="12707">12707</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12708">12708</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="12709">12709</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12710">12710</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12711">12711</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12712">12712</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12713">12713</th><td>        <i>// GIR_Coverage, 922,</i></td></tr>
<tr><th id="12714">12714</th><td>        GIR_Done,</td></tr>
<tr><th id="12715">12715</th><td>      <i>// Label 1113: @28381</i></td></tr>
<tr><th id="12716">12716</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1114*/</i> <var>28426</var>, <i>// Rule ID 211 //</i></td></tr>
<tr><th id="12717">12717</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12718">12718</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12719">12719</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12720">12720</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12721">12721</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12722">12722</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12723">12723</th><td>        <i>// (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, (fneg:{ *:[f32] } f32:{ *:[f32] }:$FRB))  =&gt;  (FMSUBS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="12724">12724</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMSUBS,</td></tr>
<tr><th id="12725">12725</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="12726">12726</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="12727">12727</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="12728">12728</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="12729">12729</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12730">12730</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12731">12731</th><td>        <i>// GIR_Coverage, 211,</i></td></tr>
<tr><th id="12732">12732</th><td>        GIR_Done,</td></tr>
<tr><th id="12733">12733</th><td>      <i>// Label 1114: @28426</i></td></tr>
<tr><th id="12734">12734</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1115*/</i> <var>28444</var>, <i>// Rule ID 207 //</i></td></tr>
<tr><th id="12735">12735</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12736">12736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12737">12737</th><td>        <i>// (strict_fma:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)  =&gt;  (FMADDS:{ *:[f32] } f32:{ *:[f32] }:$FRA, f32:{ *:[f32] }:$FRC, f32:{ *:[f32] }:$FRB)</i></td></tr>
<tr><th id="12738">12738</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMADDS,</td></tr>
<tr><th id="12739">12739</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12740">12740</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12741">12741</th><td>        <i>// GIR_Coverage, 207,</i></td></tr>
<tr><th id="12742">12742</th><td>        GIR_Done,</td></tr>
<tr><th id="12743">12743</th><td>      <i>// Label 1115: @28444</i></td></tr>
<tr><th id="12744">12744</th><td>      GIM_Reject,</td></tr>
<tr><th id="12745">12745</th><td>    <i>// Label 1111: @28445</i></td></tr>
<tr><th id="12746">12746</th><td>    GIM_Reject,</td></tr>
<tr><th id="12747">12747</th><td>    <i>// Label 1106: @28446</i></td></tr>
<tr><th id="12748">12748</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1116*/</i> <var>28601</var>,</td></tr>
<tr><th id="12749">12749</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12750">12750</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12751">12751</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12752">12752</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1117*/</i> <var>28505</var>, <i>// Rule ID 745 //</i></td></tr>
<tr><th id="12753">12753</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12754">12754</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12755">12755</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12756">12756</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12757">12757</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12758">12758</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12759">12759</th><td>        <i>// (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, (fneg:{ *:[f64] } f64:{ *:[f64] }:$XTi))  =&gt;  (XSMSUBADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12760">12760</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBADP,</td></tr>
<tr><th id="12761">12761</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12762">12762</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="12763">12763</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12764">12764</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12765">12765</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12766">12766</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12767">12767</th><td>        <i>// GIR_Coverage, 745,</i></td></tr>
<tr><th id="12768">12768</th><td>        GIR_Done,</td></tr>
<tr><th id="12769">12769</th><td>      <i>// Label 1117: @28505</i></td></tr>
<tr><th id="12770">12770</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1118*/</i> <var>28537</var>, <i>// Rule ID 743 //</i></td></tr>
<tr><th id="12771">12771</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12772">12772</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12773">12773</th><td>        <i>// (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB, f64:{ *:[f64] }:$XTi)  =&gt;  (XSMADDADP:{ *:[f64] } f64:{ *:[f64] }:$XTi, f64:{ *:[f64] }:$XA, f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12774">12774</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDADP,</td></tr>
<tr><th id="12775">12775</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12776">12776</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="12777">12777</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12778">12778</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12779">12779</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12780">12780</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12781">12781</th><td>        <i>// GIR_Coverage, 743,</i></td></tr>
<tr><th id="12782">12782</th><td>        GIR_Done,</td></tr>
<tr><th id="12783">12783</th><td>      <i>// Label 1118: @28537</i></td></tr>
<tr><th id="12784">12784</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1119*/</i> <var>28582</var>, <i>// Rule ID 209 //</i></td></tr>
<tr><th id="12785">12785</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12786">12786</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12787">12787</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12788">12788</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12789">12789</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12790">12790</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12791">12791</th><td>        <i>// (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, (fneg:{ *:[f64] } f64:{ *:[f64] }:$FRB))  =&gt;  (FMSUB:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="12792">12792</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMSUB,</td></tr>
<tr><th id="12793">12793</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// FRT</i></td></tr>
<tr><th id="12794">12794</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRA</i></td></tr>
<tr><th id="12795">12795</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// FRC</i></td></tr>
<tr><th id="12796">12796</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// FRB</i></td></tr>
<tr><th id="12797">12797</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12798">12798</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12799">12799</th><td>        <i>// GIR_Coverage, 209,</i></td></tr>
<tr><th id="12800">12800</th><td>        GIR_Done,</td></tr>
<tr><th id="12801">12801</th><td>      <i>// Label 1119: @28582</i></td></tr>
<tr><th id="12802">12802</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1120*/</i> <var>28600</var>, <i>// Rule ID 205 //</i></td></tr>
<tr><th id="12803">12803</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12804">12804</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12805">12805</th><td>        <i>// (strict_fma:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)  =&gt;  (FMADD:{ *:[f64] } f64:{ *:[f64] }:$FRA, f64:{ *:[f64] }:$FRC, f64:{ *:[f64] }:$FRB)</i></td></tr>
<tr><th id="12806">12806</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FMADD,</td></tr>
<tr><th id="12807">12807</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12808">12808</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12809">12809</th><td>        <i>// GIR_Coverage, 205,</i></td></tr>
<tr><th id="12810">12810</th><td>        GIR_Done,</td></tr>
<tr><th id="12811">12811</th><td>      <i>// Label 1120: @28600</i></td></tr>
<tr><th id="12812">12812</th><td>      GIM_Reject,</td></tr>
<tr><th id="12813">12813</th><td>    <i>// Label 1116: @28601</i></td></tr>
<tr><th id="12814">12814</th><td>    GIM_Reject,</td></tr>
<tr><th id="12815">12815</th><td>    <i>// Label 1107: @28602</i></td></tr>
<tr><th id="12816">12816</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1121*/</i> <var>28690</var>,</td></tr>
<tr><th id="12817">12817</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12818">12818</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12819">12819</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12820">12820</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12821">12821</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1122*/</i> <var>28661</var>, <i>// Rule ID 955 //</i></td></tr>
<tr><th id="12822">12822</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12823">12823</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12824">12824</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12825">12825</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12826">12826</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12827">12827</th><td>        <i>// (strict_fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, (fneg:{ *:[f128] } f128:{ *:[f128] }:$vTi))  =&gt;  (XSMSUBQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12828">12828</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMSUBQP,</td></tr>
<tr><th id="12829">12829</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="12830">12830</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vTi</i></td></tr>
<tr><th id="12831">12831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="12832">12832</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="12833">12833</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12834">12834</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12835">12835</th><td>        <i>// GIR_Coverage, 955,</i></td></tr>
<tr><th id="12836">12836</th><td>        GIR_Done,</td></tr>
<tr><th id="12837">12837</th><td>      <i>// Label 1122: @28661</i></td></tr>
<tr><th id="12838">12838</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1123*/</i> <var>28689</var>, <i>// Rule ID 953 //</i></td></tr>
<tr><th id="12839">12839</th><td>        GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12840">12840</th><td>        <i>// (strict_fma:{ *:[f128] } f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB, f128:{ *:[f128] }:$vTi)  =&gt;  (XSMADDQP:{ *:[f128] } f128:{ *:[f128] }:$vTi, f128:{ *:[f128] }:$vA, f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12841">12841</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSMADDQP,</td></tr>
<tr><th id="12842">12842</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// vT</i></td></tr>
<tr><th id="12843">12843</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// vTi</i></td></tr>
<tr><th id="12844">12844</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// vA</i></td></tr>
<tr><th id="12845">12845</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// vB</i></td></tr>
<tr><th id="12846">12846</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12847">12847</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12848">12848</th><td>        <i>// GIR_Coverage, 953,</i></td></tr>
<tr><th id="12849">12849</th><td>        GIR_Done,</td></tr>
<tr><th id="12850">12850</th><td>      <i>// Label 1123: @28689</i></td></tr>
<tr><th id="12851">12851</th><td>      GIM_Reject,</td></tr>
<tr><th id="12852">12852</th><td>    <i>// Label 1121: @28690</i></td></tr>
<tr><th id="12853">12853</th><td>    GIM_Reject,</td></tr>
<tr><th id="12854">12854</th><td>    <i>// Label 1108: @28691</i></td></tr>
<tr><th id="12855">12855</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1124*/</i> <var>28779</var>,</td></tr>
<tr><th id="12856">12856</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12857">12857</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12858">12858</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12859">12859</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12860">12860</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1125*/</i> <var>28750</var>, <i>// Rule ID 755 //</i></td></tr>
<tr><th id="12861">12861</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12862">12862</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12863">12863</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12864">12864</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="12865">12865</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12866">12866</th><td>        <i>// (strict_fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, (fneg:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi))  =&gt;  (XVMSUBADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12867">12867</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMSUBADP,</td></tr>
<tr><th id="12868">12868</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12869">12869</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="12870">12870</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12871">12871</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12872">12872</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12873">12873</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12874">12874</th><td>        <i>// GIR_Coverage, 755,</i></td></tr>
<tr><th id="12875">12875</th><td>        GIR_Done,</td></tr>
<tr><th id="12876">12876</th><td>      <i>// Label 1125: @28750</i></td></tr>
<tr><th id="12877">12877</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1126*/</i> <var>28778</var>, <i>// Rule ID 751 //</i></td></tr>
<tr><th id="12878">12878</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12879">12879</th><td>        <i>// (strict_fma:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB, v2f64:{ *:[v2f64] }:$XTi)  =&gt;  (XVMADDADP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XTi, v2f64:{ *:[v2f64] }:$XA, v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="12880">12880</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMADDADP,</td></tr>
<tr><th id="12881">12881</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12882">12882</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="12883">12883</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12884">12884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12885">12885</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12886">12886</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12887">12887</th><td>        <i>// GIR_Coverage, 751,</i></td></tr>
<tr><th id="12888">12888</th><td>        GIR_Done,</td></tr>
<tr><th id="12889">12889</th><td>      <i>// Label 1126: @28778</i></td></tr>
<tr><th id="12890">12890</th><td>      GIM_Reject,</td></tr>
<tr><th id="12891">12891</th><td>    <i>// Label 1124: @28779</i></td></tr>
<tr><th id="12892">12892</th><td>    GIM_Reject,</td></tr>
<tr><th id="12893">12893</th><td>    <i>// Label 1109: @28780</i></td></tr>
<tr><th id="12894">12894</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1127*/</i> <var>28868</var>,</td></tr>
<tr><th id="12895">12895</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12896">12896</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12897">12897</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12898">12898</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="12899">12899</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1128*/</i> <var>28839</var>, <i>// Rule ID 757 //</i></td></tr>
<tr><th id="12900">12900</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12901">12901</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12902">12902</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FNEG,</td></tr>
<tr><th id="12903">12903</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="12904">12904</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12905">12905</th><td>        <i>// (strict_fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, (fneg:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi))  =&gt;  (XVMSUBASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12906">12906</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMSUBASP,</td></tr>
<tr><th id="12907">12907</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12908">12908</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XTi</i></td></tr>
<tr><th id="12909">12909</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12910">12910</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12911">12911</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12912">12912</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12913">12913</th><td>        <i>// GIR_Coverage, 757,</i></td></tr>
<tr><th id="12914">12914</th><td>        GIR_Done,</td></tr>
<tr><th id="12915">12915</th><td>      <i>// Label 1128: @28839</i></td></tr>
<tr><th id="12916">12916</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1129*/</i> <var>28867</var>, <i>// Rule ID 753 //</i></td></tr>
<tr><th id="12917">12917</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12918">12918</th><td>        <i>// (strict_fma:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB, v4f32:{ *:[v4f32] }:$XTi)  =&gt;  (XVMADDASP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XTi, v4f32:{ *:[v4f32] }:$XA, v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="12919">12919</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVMADDASP,</td></tr>
<tr><th id="12920">12920</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// XT</i></td></tr>
<tr><th id="12921">12921</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// XTi</i></td></tr>
<tr><th id="12922">12922</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// XA</i></td></tr>
<tr><th id="12923">12923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// XB</i></td></tr>
<tr><th id="12924">12924</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12925">12925</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12926">12926</th><td>        <i>// GIR_Coverage, 753,</i></td></tr>
<tr><th id="12927">12927</th><td>        GIR_Done,</td></tr>
<tr><th id="12928">12928</th><td>      <i>// Label 1129: @28867</i></td></tr>
<tr><th id="12929">12929</th><td>      GIM_Reject,</td></tr>
<tr><th id="12930">12930</th><td>    <i>// Label 1127: @28868</i></td></tr>
<tr><th id="12931">12931</th><td>    GIM_Reject,</td></tr>
<tr><th id="12932">12932</th><td>    <i>// Label 1110: @28869</i></td></tr>
<tr><th id="12933">12933</th><td>    GIM_Reject,</td></tr>
<tr><th id="12934">12934</th><td>    <i>// Label 53: @28870</i></td></tr>
<tr><th id="12935">12935</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>6</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1135*/</i> <var>29032</var>,</td></tr>
<tr><th id="12936">12936</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1130*/</i> <var>28881</var>,</td></tr>
<tr><th id="12937">12937</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1131*/</i> <var>28922</var>,</td></tr>
<tr><th id="12938">12938</th><td>    <i>/*GILLT_s128*/</i><i>/*Label 1132*/</i> <var>28966</var>,</td></tr>
<tr><th id="12939">12939</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1133*/</i> <var>28986</var>,</td></tr>
<tr><th id="12940">12940</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1134*/</i> <var>29009</var>,</td></tr>
<tr><th id="12941">12941</th><td>    <i>// Label 1130: @28881</i></td></tr>
<tr><th id="12942">12942</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1136*/</i> <var>28921</var>,</td></tr>
<tr><th id="12943">12943</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12944">12944</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1137*/</i> <var>28902</var>, <i>// Rule ID 919 //</i></td></tr>
<tr><th id="12945">12945</th><td>        GIM_CheckFeatures, GIFBS_HasP8Vector_HasVSX,</td></tr>
<tr><th id="12946">12946</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSSRCRegClassID,</td></tr>
<tr><th id="12947">12947</th><td>        <i>// (strict_fsqrt:{ *:[f32] } f32:{ *:[f32] }:$XB)  =&gt;  (XSSQRTSP:{ *:[f32] } f32:{ *:[f32] }:$XB)</i></td></tr>
<tr><th id="12948">12948</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTSP,</td></tr>
<tr><th id="12949">12949</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12950">12950</th><td>        <i>// GIR_Coverage, 919,</i></td></tr>
<tr><th id="12951">12951</th><td>        GIR_Done,</td></tr>
<tr><th id="12952">12952</th><td>      <i>// Label 1137: @28902</i></td></tr>
<tr><th id="12953">12953</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1138*/</i> <var>28920</var>, <i>// Rule ID 153 //</i></td></tr>
<tr><th id="12954">12954</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12955">12955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F4RCRegClassID,</td></tr>
<tr><th id="12956">12956</th><td>        <i>// (strict_fsqrt:{ *:[f32] } f32:{ *:[f32] }:$frB)  =&gt;  (FSQRTS:{ *:[f32] } f32:{ *:[f32] }:$frB)</i></td></tr>
<tr><th id="12957">12957</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSQRTS,</td></tr>
<tr><th id="12958">12958</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12959">12959</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12960">12960</th><td>        <i>// GIR_Coverage, 153,</i></td></tr>
<tr><th id="12961">12961</th><td>        GIR_Done,</td></tr>
<tr><th id="12962">12962</th><td>      <i>// Label 1138: @28920</i></td></tr>
<tr><th id="12963">12963</th><td>      GIM_Reject,</td></tr>
<tr><th id="12964">12964</th><td>    <i>// Label 1136: @28921</i></td></tr>
<tr><th id="12965">12965</th><td>    GIM_Reject,</td></tr>
<tr><th id="12966">12966</th><td>    <i>// Label 1131: @28922</i></td></tr>
<tr><th id="12967">12967</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1139*/</i> <var>28965</var>,</td></tr>
<tr><th id="12968">12968</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12969">12969</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1140*/</i> <var>28946</var>, <i>// Rule ID 768 //</i></td></tr>
<tr><th id="12970">12970</th><td>        GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="12971">12971</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSFRCRegClassID,</td></tr>
<tr><th id="12972">12972</th><td>        <i>// (strict_fsqrt:{ *:[f64] } f64:{ *:[f64] }:$XB)  =&gt;  (XSSQRTDP:{ *:[f64] } f64:{ *:[f64] }:$XB)</i></td></tr>
<tr><th id="12973">12973</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTDP,</td></tr>
<tr><th id="12974">12974</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12975">12975</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12976">12976</th><td>        <i>// GIR_Coverage, 768,</i></td></tr>
<tr><th id="12977">12977</th><td>        GIR_Done,</td></tr>
<tr><th id="12978">12978</th><td>      <i>// Label 1140: @28946</i></td></tr>
<tr><th id="12979">12979</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1141*/</i> <var>28964</var>, <i>// Rule ID 151 //</i></td></tr>
<tr><th id="12980">12980</th><td>        GIM_CheckFeatures, GIFBS_HasFPU,</td></tr>
<tr><th id="12981">12981</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::F8RCRegClassID,</td></tr>
<tr><th id="12982">12982</th><td>        <i>// (strict_fsqrt:{ *:[f64] } f64:{ *:[f64] }:$frB)  =&gt;  (FSQRT:{ *:[f64] } f64:{ *:[f64] }:$frB)</i></td></tr>
<tr><th id="12983">12983</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::FSQRT,</td></tr>
<tr><th id="12984">12984</th><td>        GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="12985">12985</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12986">12986</th><td>        <i>// GIR_Coverage, 151,</i></td></tr>
<tr><th id="12987">12987</th><td>        GIR_Done,</td></tr>
<tr><th id="12988">12988</th><td>      <i>// Label 1141: @28964</i></td></tr>
<tr><th id="12989">12989</th><td>      GIM_Reject,</td></tr>
<tr><th id="12990">12990</th><td>    <i>// Label 1139: @28965</i></td></tr>
<tr><th id="12991">12991</th><td>    GIM_Reject,</td></tr>
<tr><th id="12992">12992</th><td>    <i>// Label 1132: @28966</i></td></tr>
<tr><th id="12993">12993</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1142*/</i> <var>28985</var>, <i>// Rule ID 951 //</i></td></tr>
<tr><th id="12994">12994</th><td>      GIM_CheckFeatures, GIFBS_HasP9Vector_HasVSX,</td></tr>
<tr><th id="12995">12995</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s128,</td></tr>
<tr><th id="12996">12996</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VRRCRegClassID,</td></tr>
<tr><th id="12997">12997</th><td>      <i>// (strict_fsqrt:{ *:[f128] } f128:{ *:[f128] }:$vB)  =&gt;  (XSSQRTQP:{ *:[f128] } f128:{ *:[f128] }:$vB)</i></td></tr>
<tr><th id="12998">12998</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XSSQRTQP,</td></tr>
<tr><th id="12999">12999</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13000">13000</th><td>      <i>// GIR_Coverage, 951,</i></td></tr>
<tr><th id="13001">13001</th><td>      GIR_Done,</td></tr>
<tr><th id="13002">13002</th><td>    <i>// Label 1142: @28985</i></td></tr>
<tr><th id="13003">13003</th><td>    GIM_Reject,</td></tr>
<tr><th id="13004">13004</th><td>    <i>// Label 1133: @28986</i></td></tr>
<tr><th id="13005">13005</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1143*/</i> <var>29008</var>, <i>// Rule ID 779 //</i></td></tr>
<tr><th id="13006">13006</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="13007">13007</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="13008">13008</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="13009">13009</th><td>      <i>// (strict_fsqrt:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)  =&gt;  (XVSQRTDP:{ *:[v2f64] } v2f64:{ *:[v2f64] }:$XB)</i></td></tr>
<tr><th id="13010">13010</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSQRTDP,</td></tr>
<tr><th id="13011">13011</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="13012">13012</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13013">13013</th><td>      <i>// GIR_Coverage, 779,</i></td></tr>
<tr><th id="13014">13014</th><td>      GIR_Done,</td></tr>
<tr><th id="13015">13015</th><td>    <i>// Label 1143: @29008</i></td></tr>
<tr><th id="13016">13016</th><td>    GIM_Reject,</td></tr>
<tr><th id="13017">13017</th><td>    <i>// Label 1134: @29009</i></td></tr>
<tr><th id="13018">13018</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1144*/</i> <var>29031</var>, <i>// Rule ID 781 //</i></td></tr>
<tr><th id="13019">13019</th><td>      GIM_CheckFeatures, GIFBS_HasVSX,</td></tr>
<tr><th id="13020">13020</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13021">13021</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>PPC::VSRCRegClassID,</td></tr>
<tr><th id="13022">13022</th><td>      <i>// (strict_fsqrt:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)  =&gt;  (XVSQRTSP:{ *:[v4f32] } v4f32:{ *:[v4f32] }:$XB)</i></td></tr>
<tr><th id="13023">13023</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>PPC::XVSQRTSP,</td></tr>
<tr><th id="13024">13024</th><td>      GIR_AddImplicitUse, <i>/*InsnID*/</i><var>0</var>, PPC::RM,</td></tr>
<tr><th id="13025">13025</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13026">13026</th><td>      <i>// GIR_Coverage, 781,</i></td></tr>
<tr><th id="13027">13027</th><td>      GIR_Done,</td></tr>
<tr><th id="13028">13028</th><td>    <i>// Label 1144: @29031</i></td></tr>
<tr><th id="13029">13029</th><td>    GIM_Reject,</td></tr>
<tr><th id="13030">13030</th><td>    <i>// Label 1135: @29032</i></td></tr>
<tr><th id="13031">13031</th><td>    GIM_Reject,</td></tr>
<tr><th id="13032">13032</th><td>    <i>// Label 54: @29033</i></td></tr>
<tr><th id="13033">13033</th><td>    GIM_Reject,</td></tr>
<tr><th id="13034">13034</th><td>    };</td></tr>
<tr><th id="13035">13035</th><td>  <b>return</b> MatchTable0;</td></tr>
<tr><th id="13036">13036</th><td>}</td></tr>
<tr><th id="13037">13037</th><td><u>#<span data-ppcond="33">endif</span> // ifdef GET_GLOBALISEL_IMPL</u></td></tr>
<tr><th id="13038">13038</th><td><u>#<span data-ppcond="13038">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</span></u></td></tr>
<tr><th id="13039">13039</th><td>PredicateBitset AvailableModuleFeatures;</td></tr>
<tr><th id="13040">13040</th><td><em>mutable</em> PredicateBitset AvailableFunctionFeatures;</td></tr>
<tr><th id="13041">13041</th><td>PredicateBitset getAvailableFeatures() <em>const</em> {</td></tr>
<tr><th id="13042">13042</th><td>  <b>return</b> AvailableModuleFeatures | AvailableFunctionFeatures;</td></tr>
<tr><th id="13043">13043</th><td>}</td></tr>
<tr><th id="13044">13044</th><td>PredicateBitset</td></tr>
<tr><th id="13045">13045</th><td>computeAvailableModuleFeatures(<em>const</em> PPCSubtarget *Subtarget) <em>const</em>;</td></tr>
<tr><th id="13046">13046</th><td>PredicateBitset</td></tr>
<tr><th id="13047">13047</th><td>computeAvailableFunctionFeatures(<em>const</em> PPCSubtarget *Subtarget,</td></tr>
<tr><th id="13048">13048</th><td>                                 <em>const</em> MachineFunction *MF) <em>const</em>;</td></tr>
<tr><th id="13049">13049</th><td><em>void</em> setupGeneratedPerFunctionState(MachineFunction &amp;MF) override;</td></tr>
<tr><th id="13050">13050</th><td><u>#<span data-ppcond="13038">endif</span> // ifdef GET_GLOBALISEL_PREDICATES_DECL</u></td></tr>
<tr><th id="13051">13051</th><td><u>#<span data-ppcond="13051">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</span></u></td></tr>
<tr><th id="13052">13052</th><td>AvailableModuleFeatures(computeAvailableModuleFeatures(&amp;STI)),</td></tr>
<tr><th id="13053">13053</th><td>AvailableFunctionFeatures()</td></tr>
<tr><th id="13054">13054</th><td><u>#<span data-ppcond="13051">endif</span> // ifdef GET_GLOBALISEL_PREDICATES_INIT</u></td></tr>
<tr><th id="13055">13055</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp.html'>llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>