
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00026fb0  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60027420  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005d8  20000008  60027428  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c670  200005e0  60027a00  000305e0  2**2
                  ALLOC
  5 .comment      00000662  00000000  00000000  000305e0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00001390  00000000  00000000  00030c42  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002fac  00000000  00000000  00031fd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001bedd  00000000  00000000  00034f7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003925  00000000  00000000  00050e5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000dbe4  00000000  00000000  00054780  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004b1c  00000000  00000000  00062364  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000087d0  00000000  00000000  00066e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006b47  00000000  00000000  0006f650  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000f329e  00000000  00000000  00076197  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00169435  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000012d8  00000000  00000000  0016945a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00013e61 	.word	0x00013e61
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	000140f1 	.word	0x000140f1
  3c:	00014141 	.word	0x00014141
  40:	0000031b 	.word	0x0000031b
  44:	00009c29 	.word	0x00009c29
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	000053f5 	.word	0x000053f5
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	000024f5 	.word	0x000024f5
  6c:	00002521 	.word	0x00002521
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00003d55 	.word	0x00003d55
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003d81 	.word	0x00003d81
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007bf5 	.word	0x00007bf5
 21c:	00007c1d 	.word	0x00007c1d
 220:	00007c45 	.word	0x00007c45
 224:	00007c6d 	.word	0x00007c6d
 228:	00007c95 	.word	0x00007c95
 22c:	00007cbd 	.word	0x00007cbd
 230:	00007ce5 	.word	0x00007ce5
 234:	00007d0d 	.word	0x00007d0d
 238:	00007d35 	.word	0x00007d35
 23c:	00007d5d 	.word	0x00007d5d
 240:	00007d85 	.word	0x00007d85
 244:	00007dad 	.word	0x00007dad
 248:	00007dd5 	.word	0x00007dd5
 24c:	00007dfd 	.word	0x00007dfd
 250:	00007e25 	.word	0x00007e25
 254:	00007e4d 	.word	0x00007e4d
 258:	00007e75 	.word	0x00007e75
 25c:	00007e9d 	.word	0x00007e9d
 260:	00007ec5 	.word	0x00007ec5
 264:	00007eed 	.word	0x00007eed
 268:	00007f15 	.word	0x00007f15
 26c:	00007f3d 	.word	0x00007f3d
 270:	00007f65 	.word	0x00007f65
 274:	00007f8d 	.word	0x00007f8d
 278:	00007fb5 	.word	0x00007fb5
 27c:	00007fdd 	.word	0x00007fdd
 280:	00008005 	.word	0x00008005
 284:	0000802d 	.word	0x0000802d
 288:	00008055 	.word	0x00008055
 28c:	0000807d 	.word	0x0000807d
 290:	000080a5 	.word	0x000080a5
 294:	000080cd 	.word	0x000080cd

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00009f65 	.word	0x00009f65
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60027428 	.word	0x60027428
 454:	20000008 	.word	0x20000008
 458:	200005e0 	.word	0x200005e0
 45c:	00000000 	.word	0x00000000
 460:	200005e0 	.word	0x200005e0
 464:	2000cc50 	.word	0x2000cc50
 468:	00014b61 	.word	0x00014b61
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53e0 	movw	r3, #1504	; 0x5e0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fcab 	bl	3e20 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 fcd6 	bl	3e8c <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 53e4 	movw	r3, #1508	; 0x5e4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 53e4 	movw	r3, #1508	; 0x5e4
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 fd78 	bl	14018 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 53e4 	movw	r3, #1508	; 0x5e4
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 53e4 	movw	r3, #1508	; 0x5e4
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 53e4 	movw	r3, #1508	; 0x5e4
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 53e4 	movw	r3, #1508	; 0x5e4
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 53e4 	movw	r3, #1508	; 0x5e4
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 fd7e 	bl	14088 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 53e4 	movw	r3, #1508	; 0x5e4
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 53e4 	movw	r3, #1508	; 0x5e4
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 53e4 	movw	r3, #1508	; 0x5e4
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fce9 	bl	14018 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 53e4 	movw	r3, #1508	; 0x5e4
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 53e4 	movw	r3, #1508	; 0x5e4
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 53e4 	movw	r3, #1508	; 0x5e4
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 53e4 	movw	r3, #1508	; 0x5e4
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 fce5 	bl	14088 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fc9c 	bl	14018 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 53e4 	movw	r3, #1508	; 0x5e4
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fcc3 	bl	14088 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fbdb 	bl	f0d8 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 53e8 	movw	r3, #1512	; 0x5e8
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 53e8 	movw	r3, #1512	; 0x5e8
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f64a 51b8 	movw	r1, #44472	; 0xadb8
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f fd92 	bl	10488 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f64a 51bc 	movw	r1, #44476	; 0xadbc
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f fd7e 	bl	10488 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f64a 50c0 	movw	r0, #44480	; 0xadc0
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fc5d 	bl	13268 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 53ec 	movw	r3, #1516	; 0x5ec
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f640 605d 	movw	r0, #3677	; 0xe5d
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f64a 51cc 	movw	r1, #44492	; 0xadcc
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f fd53 	bl	10488 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f64a 51d0 	movw	r1, #44496	; 0xadd0
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f fd3f 	bl	10488 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fbad 	bl	11168 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 53f0 	movw	r3, #1520	; 0x5f0
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 53ec 	movw	r3, #1516	; 0x5ec
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fc62 	bl	1330c <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fb40 	bl	40e4 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 53ec 	movw	r3, #1516	; 0x5ec
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fcb8 	bl	11414 <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fc28 	bl	1330c <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fcaa 	bl	11414 <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f00f ff1d 	bl	1090c <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 53e8 	movw	r3, #1512	; 0x5e8
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fc08 	bl	f300 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 53e8 	movw	r3, #1512	; 0x5e8
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00e fe43 	bl	f7a0 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fa1e 	bl	9f70 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 1078 	movw	r0, #43384	; 0xa978
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f000 ffca 	bl	1ae0 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fa18 	bl	8f80 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 f98e 	bl	3e8c <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fa5c 	bl	4030 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 f8af 	bl	13d0c <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f64a 53dc 	movw	r3, #44508	; 0xaddc
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 53f0 	movw	r3, #1520	; 0x5f0
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b088      	sub	sp, #32
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f64a 50fc 	movw	r0, #44540	; 0xadfc
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fc16 	bl	a468 <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f64a 6038 	movw	r0, #44600	; 0xae38
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fc10 	bl	a468 <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f64a 603c 	movw	r0, #44604	; 0xae3c
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fc0a 	bl	a468 <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f64a 6070 	movw	r0, #44656	; 0xae70
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fc04 	bl	a468 <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f64a 60a4 	movw	r0, #44708	; 0xaea4
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fbfe 	bl	a468 <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 1078 	movw	r0, #43384	; 0xa978
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 51f4 	movw	r1, #1524	; 0x5f4
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 f9aa 	bl	1fd8 <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 53f5 	movw	r3, #1525	; 0x5f5
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 53f5 	movw	r3, #1525	; 0x5f5
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 53f5 	movw	r3, #1525	; 0x5f5
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 1341 	movw	r3, #43329	; 0xa941
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 53f4 	movw	r3, #1524	; 0x5f4
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d116      	bne.n	cf8 <uart_task+0xd0>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 1340 	movw	r3, #43328	; 0xa940
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a10e      	add	r1, pc, #56	; (adr r1, d18 <uart_task+0xf0>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f013 fed3 	bl	14a90 <gcvt>
	                //strcat(voltage_str, " mV");

	                uart_string_print((uint8_t *)voltage_str);
     cea:	f107 030c 	add.w	r3, r7, #12
     cee:	4618      	mov	r0, r3
     cf0:	f009 fbba 	bl	a468 <uart_string_print>

	                break;
     cf4:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     cf6:	e7a1      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     cf8:	f64a 60a8 	movw	r0, #44712	; 0xaea8
     cfc:	f2c0 0001 	movt	r0, #1
     d00:	f009 fbb2 	bl	a468 <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d04:	f64a 60b8 	movw	r0, #44728	; 0xaeb8
     d08:	f2c0 0001 	movt	r0, #1
     d0c:	f009 fbac 	bl	a468 <uart_string_print>
	                break;
	            }

	        }
		}
     d10:	e794      	b.n	c3c <uart_task+0x14>
     d12:	bf00      	nop
     d14:	f3af 8000 	nop.w
     d18:	66666666 	.word	0x66666666
     d1c:	404ba666 	.word	0x404ba666

00000d20 <get_internal_temp>:
/**************************************************************************/

#include "../drivers/mss_ace/mss_ace.h"

float get_internal_temp(void)
{
     d20:	b580      	push	{r7, lr}
     d22:	b082      	sub	sp, #8
     d24:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t internal_temp_channel;
		 internal_temp_channel = (ace_channel_handle_t)2;
     d26:	f04f 0302 	mov.w	r3, #2
     d2a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( internal_temp_channel );
     d2c:	78fb      	ldrb	r3, [r7, #3]
     d2e:	4618      	mov	r0, r3
     d30:	f008 ff50 	bl	9bd4 <ACE_get_ppe_sample>
     d34:	4603      	mov	r3, r0
     d36:	803b      	strh	r3, [r7, #0]
		 float real_temperature_value_tc;
		 real_temperature_value_tc = (float)ACE_convert_to_Celsius( internal_temp_channel,adc_result )/(float)10;
     d38:	78fa      	ldrb	r2, [r7, #3]
     d3a:	883b      	ldrh	r3, [r7, #0]
     d3c:	4610      	mov	r0, r2
     d3e:	4619      	mov	r1, r3
     d40:	f006 fb24 	bl	738c <ACE_convert_to_Celsius>
     d44:	4603      	mov	r3, r0
     d46:	4618      	mov	r0, r3
     d48:	f013 fcfe 	bl	14748 <__aeabi_i2f>
     d4c:	4603      	mov	r3, r0
     d4e:	4618      	mov	r0, r3
     d50:	4905      	ldr	r1, [pc, #20]	; (d68 <get_internal_temp+0x48>)
     d52:	f013 fe01 	bl	14958 <__aeabi_fdiv>
     d56:	4603      	mov	r3, r0
     d58:	607b      	str	r3, [r7, #4]

		 return real_temperature_value_tc;
     d5a:	687b      	ldr	r3, [r7, #4]
}
     d5c:	4618      	mov	r0, r3
     d5e:	f107 0708 	add.w	r7, r7, #8
     d62:	46bd      	mov	sp, r7
     d64:	bd80      	pop	{r7, pc}
     d66:	bf00      	nop
     d68:	41200000 	.word	0x41200000

00000d6c <get_pot_voltage>:

float get_pot_voltage(void)
{
     d6c:	b580      	push	{r7, lr}
     d6e:	b082      	sub	sp, #8
     d70:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t pot_voltage_channel;
		 pot_voltage_channel = (ace_channel_handle_t) 1;
     d72:	f04f 0301 	mov.w	r3, #1
     d76:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( pot_voltage_channel );
     d78:	78fb      	ldrb	r3, [r7, #3]
     d7a:	4618      	mov	r0, r3
     d7c:	f008 ff2a 	bl	9bd4 <ACE_get_ppe_sample>
     d80:	4603      	mov	r3, r0
     d82:	803b      	strh	r3, [r7, #0]
		 float real_voltage_uv;
		 real_voltage_uv = (float)ACE_convert_to_mV( pot_voltage_channel,adc_result )/(float)1000;
     d84:	78fa      	ldrb	r2, [r7, #3]
     d86:	883b      	ldrh	r3, [r7, #0]
     d88:	4610      	mov	r0, r2
     d8a:	4619      	mov	r1, r3
     d8c:	f006 f9a6 	bl	70dc <ACE_convert_to_mV>
     d90:	4603      	mov	r3, r0
     d92:	4618      	mov	r0, r3
     d94:	f013 fcd8 	bl	14748 <__aeabi_i2f>
     d98:	4603      	mov	r3, r0
     d9a:	4618      	mov	r0, r3
     d9c:	4905      	ldr	r1, [pc, #20]	; (db4 <get_pot_voltage+0x48>)
     d9e:	f013 fddb 	bl	14958 <__aeabi_fdiv>
     da2:	4603      	mov	r3, r0
     da4:	607b      	str	r3, [r7, #4]

		 return real_voltage_uv;
     da6:	687b      	ldr	r3, [r7, #4]
}
     da8:	4618      	mov	r0, r3
     daa:	f107 0708 	add.w	r7, r7, #8
     dae:	46bd      	mov	sp, r7
     db0:	bd80      	pop	{r7, pc}
     db2:	bf00      	nop
     db4:	447a0000 	.word	0x447a0000

00000db8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     db8:	b480      	push	{r7}
     dba:	b083      	sub	sp, #12
     dbc:	af00      	add	r7, sp, #0
     dbe:	4603      	mov	r3, r0
     dc0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     dc2:	f24e 1300 	movw	r3, #57600	; 0xe100
     dc6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     dca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     dce:	ea4f 1252 	mov.w	r2, r2, lsr #5
     dd2:	88f9      	ldrh	r1, [r7, #6]
     dd4:	f001 011f 	and.w	r1, r1, #31
     dd8:	f04f 0001 	mov.w	r0, #1
     ddc:	fa00 f101 	lsl.w	r1, r0, r1
     de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     de4:	f107 070c 	add.w	r7, r7, #12
     de8:	46bd      	mov	sp, r7
     dea:	bc80      	pop	{r7}
     dec:	4770      	bx	lr
     dee:	bf00      	nop

00000df0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     df0:	b480      	push	{r7}
     df2:	b083      	sub	sp, #12
     df4:	af00      	add	r7, sp, #0
     df6:	4603      	mov	r3, r0
     df8:	6039      	str	r1, [r7, #0]
     dfa:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     dfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     e00:	2b00      	cmp	r3, #0
     e02:	da10      	bge.n	e26 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     e04:	f64e 5300 	movw	r3, #60672	; 0xed00
     e08:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e0c:	88fa      	ldrh	r2, [r7, #6]
     e0e:	f002 020f 	and.w	r2, r2, #15
     e12:	f1a2 0104 	sub.w	r1, r2, #4
     e16:	683a      	ldr	r2, [r7, #0]
     e18:	b2d2      	uxtb	r2, r2
     e1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     e1e:	b2d2      	uxtb	r2, r2
     e20:	440b      	add	r3, r1
     e22:	761a      	strb	r2, [r3, #24]
     e24:	e00d      	b.n	e42 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     e26:	f24e 1300 	movw	r3, #57600	; 0xe100
     e2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     e2e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     e32:	683a      	ldr	r2, [r7, #0]
     e34:	b2d2      	uxtb	r2, r2
     e36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     e3a:	b2d2      	uxtb	r2, r2
     e3c:	440b      	add	r3, r1
     e3e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     e42:	f107 070c 	add.w	r7, r7, #12
     e46:	46bd      	mov	sp, r7
     e48:	bc80      	pop	{r7}
     e4a:	4770      	bx	lr

00000e4c <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
     e4c:	b580      	push	{r7, lr}
     e4e:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
     e50:	f010 fae0 	bl	11414 <xTaskGetTickCount>
     e54:	4603      	mov	r3, r0
}
     e56:	4618      	mov	r0, r3
     e58:	bd80      	pop	{r7, pc}
     e5a:	bf00      	nop

00000e5c <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
     e5c:	b590      	push	{r4, r7, lr}
     e5e:	b087      	sub	sp, #28
     e60:	af00      	add	r7, sp, #0
     e62:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
     e64:	f04f 0300 	mov.w	r3, #0
     e68:	60bb      	str	r3, [r7, #8]
     e6a:	f04f 0300 	mov.w	r3, #0
     e6e:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
     e70:	f000 f8fe 	bl	1070 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
     e74:	f000 fa06 	bl	1284 <prvInitEmac>
     e78:	e000      	b.n	e7c <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
     e7a:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
     e7c:	f003 ffea 	bl	4e54 <MSS_MAC_rx_packet>
     e80:	4603      	mov	r3, r0
     e82:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e84:	697b      	ldr	r3, [r7, #20]
     e86:	2b00      	cmp	r3, #0
     e88:	dd4f      	ble.n	f2a <vuIP_Task+0xce>
     e8a:	f240 631c 	movw	r3, #1564	; 0x61c
     e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e92:	681b      	ldr	r3, [r3, #0]
     e94:	2b00      	cmp	r3, #0
     e96:	d048      	beq.n	f2a <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
     e98:	697b      	ldr	r3, [r7, #20]
     e9a:	b29a      	uxth	r2, r3
     e9c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
     ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea4:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
     ea6:	f240 631c 	movw	r3, #1564	; 0x61c
     eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eae:	681b      	ldr	r3, [r3, #0]
     eb0:	7b1a      	ldrb	r2, [r3, #12]
     eb2:	7b5b      	ldrb	r3, [r3, #13]
     eb4:	ea4f 2303 	mov.w	r3, r3, lsl #8
     eb8:	ea43 0302 	orr.w	r3, r3, r2
     ebc:	b29c      	uxth	r4, r3
     ebe:	f44f 6000 	mov.w	r0, #2048	; 0x800
     ec2:	f00c fb15 	bl	d4f0 <htons>
     ec6:	4603      	mov	r3, r0
     ec8:	429c      	cmp	r4, r3
     eca:	d10f      	bne.n	eec <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
     ecc:	f04f 0001 	mov.w	r0, #1
     ed0:	f00a fa36 	bl	b340 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     ed4:	f64a 33bc 	movw	r3, #43964	; 0xabbc
     ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     edc:	881b      	ldrh	r3, [r3, #0]
     ede:	2b00      	cmp	r3, #0
     ee0:	d028      	beq.n	f34 <vuIP_Task+0xd8>
				{
					uip_arp_out();
     ee2:	f00c fefb 	bl	dcdc <uip_arp_out>
					vEMACWrite();
     ee6:	f000 f9eb 	bl	12c0 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     eea:	e028      	b.n	f3e <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
     eec:	f240 631c 	movw	r3, #1564	; 0x61c
     ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef4:	681b      	ldr	r3, [r3, #0]
     ef6:	7b1a      	ldrb	r2, [r3, #12]
     ef8:	7b5b      	ldrb	r3, [r3, #13]
     efa:	ea4f 2303 	mov.w	r3, r3, lsl #8
     efe:	ea43 0302 	orr.w	r3, r3, r2
     f02:	b29c      	uxth	r4, r3
     f04:	f640 0006 	movw	r0, #2054	; 0x806
     f08:	f00c faf2 	bl	d4f0 <htons>
     f0c:	4603      	mov	r3, r0
     f0e:	429c      	cmp	r4, r3
     f10:	d112      	bne.n	f38 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
     f12:	f00c fd5f 	bl	d9d4 <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     f16:	f64a 33bc 	movw	r3, #43964	; 0xabbc
     f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1e:	881b      	ldrh	r3, [r3, #0]
     f20:	2b00      	cmp	r3, #0
     f22:	d00b      	beq.n	f3c <vuIP_Task+0xe0>
				{
					vEMACWrite();
     f24:	f000 f9cc 	bl	12c0 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     f28:	e009      	b.n	f3e <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
     f2a:	693b      	ldr	r3, [r7, #16]
     f2c:	f023 0301 	bic.w	r3, r3, #1
     f30:	613b      	str	r3, [r7, #16]
     f32:	e004      	b.n	f3e <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     f34:	bf00      	nop
     f36:	e002      	b.n	f3e <vuIP_Task+0xe2>
     f38:	bf00      	nop
     f3a:	e000      	b.n	f3e <vuIP_Task+0xe2>
     f3c:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
     f3e:	693b      	ldr	r3, [r7, #16]
     f40:	f003 0308 	and.w	r3, r3, #8
     f44:	2b00      	cmp	r3, #0
     f46:	d033      	beq.n	fb0 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
     f48:	693b      	ldr	r3, [r7, #16]
     f4a:	f023 0308 	bic.w	r3, r3, #8
     f4e:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
     f50:	f240 631c 	movw	r3, #1564	; 0x61c
     f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f58:	681b      	ldr	r3, [r3, #0]
     f5a:	2b00      	cmp	r3, #0
     f5c:	d028      	beq.n	fb0 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
     f5e:	f04f 0300 	mov.w	r3, #0
     f62:	60fb      	str	r3, [r7, #12]
     f64:	e021      	b.n	faa <vuIP_Task+0x14e>
				{
					uip_periodic( i );
     f66:	68fb      	ldr	r3, [r7, #12]
     f68:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     f6c:	fb02 f203 	mul.w	r2, r2, r3
     f70:	f64a 33d4 	movw	r3, #43988	; 0xabd4
     f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f78:	441a      	add	r2, r3
     f7a:	f64a 33d0 	movw	r3, #43984	; 0xabd0
     f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f82:	601a      	str	r2, [r3, #0]
     f84:	f04f 0002 	mov.w	r0, #2
     f88:	f00a f9da 	bl	b340 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
     f8c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
     f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f94:	881b      	ldrh	r3, [r3, #0]
     f96:	2b00      	cmp	r3, #0
     f98:	d003      	beq.n	fa2 <vuIP_Task+0x146>
					{
						uip_arp_out();
     f9a:	f00c fe9f 	bl	dcdc <uip_arp_out>
						vEMACWrite();
     f9e:	f000 f98f 	bl	12c0 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
     fa2:	68fb      	ldr	r3, [r7, #12]
     fa4:	f103 0301 	add.w	r3, r3, #1
     fa8:	60fb      	str	r3, [r7, #12]
     faa:	68fb      	ldr	r3, [r7, #12]
     fac:	2b27      	cmp	r3, #39	; 0x27
     fae:	ddda      	ble.n	f66 <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
     fb0:	693b      	ldr	r3, [r7, #16]
     fb2:	f003 0304 	and.w	r3, r3, #4
     fb6:	2b00      	cmp	r3, #0
     fb8:	d005      	beq.n	fc6 <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
     fba:	693b      	ldr	r3, [r7, #16]
     fbc:	f023 0304 	bic.w	r3, r3, #4
     fc0:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
     fc2:	f00c fb55 	bl	d670 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
     fc6:	693b      	ldr	r3, [r7, #16]
     fc8:	2b00      	cmp	r3, #0
     fca:	f47f af56 	bne.w	e7a <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
     fce:	f240 53fc 	movw	r3, #1532	; 0x5fc
     fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd6:	681a      	ldr	r2, [r3, #0]
     fd8:	f107 0308 	add.w	r3, r7, #8
     fdc:	4610      	mov	r0, r2
     fde:	4619      	mov	r1, r3
     fe0:	f04f 32ff 	mov.w	r2, #4294967295
     fe4:	f00e fbdc 	bl	f7a0 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
     fe8:	68bb      	ldr	r3, [r7, #8]
     fea:	693a      	ldr	r2, [r7, #16]
     fec:	ea42 0303 	orr.w	r3, r2, r3
     ff0:	613b      	str	r3, [r7, #16]
		}
	}
     ff2:	e743      	b.n	e7c <vuIP_Task+0x20>

00000ff4 <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
     ff4:	b480      	push	{r7}
     ff6:	b083      	sub	sp, #12
     ff8:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
     ffa:	f04f 0300 	mov.w	r3, #0
     ffe:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    1000:	f04f 0312 	mov.w	r3, #18
    1004:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    1006:	f04f 0313 	mov.w	r3, #19
    100a:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    100c:	f04f 0310 	mov.w	r3, #16
    1010:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    1012:	f04f 0315 	mov.w	r3, #21
    1016:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    1018:	f04f 0311 	mov.w	r3, #17
    101c:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    101e:	783a      	ldrb	r2, [r7, #0]
    1020:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    1024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1028:	701a      	strb	r2, [r3, #0]
    102a:	787a      	ldrb	r2, [r7, #1]
    102c:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    1030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1034:	705a      	strb	r2, [r3, #1]
    1036:	78ba      	ldrb	r2, [r7, #2]
    1038:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1040:	709a      	strb	r2, [r3, #2]
    1042:	78fa      	ldrb	r2, [r7, #3]
    1044:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    1048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104c:	70da      	strb	r2, [r3, #3]
    104e:	793a      	ldrb	r2, [r7, #4]
    1050:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    1054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1058:	711a      	strb	r2, [r3, #4]
    105a:	797a      	ldrb	r2, [r7, #5]
    105c:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    1060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1064:	715a      	strb	r2, [r3, #5]
}
    1066:	f107 070c 	add.w	r7, r7, #12
    106a:	46bd      	mov	sp, r7
    106c:	bc80      	pop	{r7}
    106e:	4770      	bx	lr

00001070 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    1070:	b580      	push	{r7, lr}
    1072:	b088      	sub	sp, #32
    1074:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    1076:	f009 ff45 	bl	af04 <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    107a:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    107e:	713b      	strb	r3, [r7, #4]
    1080:	f06f 0357 	mvn.w	r3, #87	; 0x57
    1084:	717b      	strb	r3, [r7, #5]
    1086:	f04f 0300 	mov.w	r3, #0
    108a:	71bb      	strb	r3, [r7, #6]
    108c:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1090:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    1092:	793a      	ldrb	r2, [r7, #4]
    1094:	f64c 4344 	movw	r3, #52292	; 0xcc44
    1098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109c:	701a      	strb	r2, [r3, #0]
    109e:	797a      	ldrb	r2, [r7, #5]
    10a0:	f64c 4344 	movw	r3, #52292	; 0xcc44
    10a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10a8:	705a      	strb	r2, [r3, #1]
    10aa:	79ba      	ldrb	r2, [r7, #6]
    10ac:	f64c 4344 	movw	r3, #52292	; 0xcc44
    10b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b4:	709a      	strb	r2, [r3, #2]
    10b6:	79fa      	ldrb	r2, [r7, #7]
    10b8:	f64c 4344 	movw	r3, #52292	; 0xcc44
    10bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10c0:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    10c2:	f04f 33ff 	mov.w	r3, #4294967295
    10c6:	713b      	strb	r3, [r7, #4]
    10c8:	f04f 33ff 	mov.w	r3, #4294967295
    10cc:	717b      	strb	r3, [r7, #5]
    10ce:	f04f 33ff 	mov.w	r3, #4294967295
    10d2:	71bb      	strb	r3, [r7, #6]
    10d4:	f04f 0300 	mov.w	r3, #0
    10d8:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    10da:	793a      	ldrb	r2, [r7, #4]
    10dc:	f64c 4340 	movw	r3, #52288	; 0xcc40
    10e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e4:	701a      	strb	r2, [r3, #0]
    10e6:	797a      	ldrb	r2, [r7, #5]
    10e8:	f64c 4340 	movw	r3, #52288	; 0xcc40
    10ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10f0:	705a      	strb	r2, [r3, #1]
    10f2:	79ba      	ldrb	r2, [r7, #6]
    10f4:	f64c 4340 	movw	r3, #52288	; 0xcc40
    10f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10fc:	709a      	strb	r2, [r3, #2]
    10fe:	79fa      	ldrb	r2, [r7, #7]
    1100:	f64c 4340 	movw	r3, #52288	; 0xcc40
    1104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1108:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    110a:	f7ff ff73 	bl	ff4 <prvSetMACAddress>
	httpd_init();
    110e:	f00d fea9 	bl	ee64 <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    1112:	f04f 000a 	mov.w	r0, #10
    1116:	f04f 0104 	mov.w	r1, #4
    111a:	f04f 0200 	mov.w	r2, #0
    111e:	f00d ffdb 	bl	f0d8 <xQueueGenericCreate>
    1122:	4602      	mov	r2, r0
    1124:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    112c:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    112e:	f241 3315 	movw	r3, #4885	; 0x1315
    1132:	f2c0 0300 	movt	r3, #0
    1136:	9300      	str	r3, [sp, #0]
    1138:	f64a 60e8 	movw	r0, #44776	; 0xaee8
    113c:	f2c0 0001 	movt	r0, #1
    1140:	f242 7110 	movw	r1, #10000	; 0x2710
    1144:	f04f 0201 	mov.w	r2, #1
    1148:	f04f 0300 	mov.w	r3, #0
    114c:	f012 f88c 	bl	13268 <xTimerCreate>
    1150:	4603      	mov	r3, r0
    1152:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    1154:	f241 3315 	movw	r3, #4885	; 0x1315
    1158:	f2c0 0300 	movt	r3, #0
    115c:	9300      	str	r3, [sp, #0]
    115e:	f64a 60f4 	movw	r0, #44788	; 0xaef4
    1162:	f2c0 0001 	movt	r0, #1
    1166:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    116a:	f04f 0201 	mov.w	r2, #1
    116e:	f04f 0301 	mov.w	r3, #1
    1172:	f012 f879 	bl	13268 <xTimerCreate>
    1176:	4603      	mov	r3, r0
    1178:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    117a:	68bb      	ldr	r3, [r7, #8]
    117c:	2b00      	cmp	r3, #0
    117e:	d109      	bne.n	1194 <prvInitialise_uIP+0x124>
    1180:	f04f 0328 	mov.w	r3, #40	; 0x28
    1184:	f383 8811 	msr	BASEPRI, r3
    1188:	f3bf 8f6f 	isb	sy
    118c:	f3bf 8f4f 	dsb	sy
    1190:	613b      	str	r3, [r7, #16]
    1192:	e7fe      	b.n	1192 <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    1194:	68fb      	ldr	r3, [r7, #12]
    1196:	2b00      	cmp	r3, #0
    1198:	d109      	bne.n	11ae <prvInitialise_uIP+0x13e>
    119a:	f04f 0328 	mov.w	r3, #40	; 0x28
    119e:	f383 8811 	msr	BASEPRI, r3
    11a2:	f3bf 8f6f 	isb	sy
    11a6:	f3bf 8f4f 	dsb	sy
    11aa:	617b      	str	r3, [r7, #20]
    11ac:	e7fe      	b.n	11ac <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    11ae:	f010 f931 	bl	11414 <xTaskGetTickCount>
    11b2:	4603      	mov	r3, r0
    11b4:	f04f 32ff 	mov.w	r2, #4294967295
    11b8:	9200      	str	r2, [sp, #0]
    11ba:	68b8      	ldr	r0, [r7, #8]
    11bc:	f04f 0101 	mov.w	r1, #1
    11c0:	461a      	mov	r2, r3
    11c2:	f04f 0300 	mov.w	r3, #0
    11c6:	f012 f8a1 	bl	1330c <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    11ca:	f010 f923 	bl	11414 <xTaskGetTickCount>
    11ce:	4603      	mov	r3, r0
    11d0:	f04f 32ff 	mov.w	r2, #4294967295
    11d4:	9200      	str	r2, [sp, #0]
    11d6:	68f8      	ldr	r0, [r7, #12]
    11d8:	f04f 0101 	mov.w	r1, #1
    11dc:	461a      	mov	r2, r3
    11de:	f04f 0300 	mov.w	r3, #0
    11e2:	f012 f893 	bl	1330c <xTimerGenericCommand>
}
    11e6:	f107 0718 	add.w	r7, r7, #24
    11ea:	46bd      	mov	sp, r7
    11ec:	bd80      	pop	{r7, pc}
    11ee:	bf00      	nop

000011f0 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    11f0:	b580      	push	{r7, lr}
    11f2:	b086      	sub	sp, #24
    11f4:	af00      	add	r7, sp, #0
    11f6:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    11f8:	f04f 0300 	mov.w	r3, #0
    11fc:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    11fe:	f04f 0301 	mov.w	r3, #1
    1202:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    1204:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    120c:	681b      	ldr	r3, [r3, #0]
    120e:	2b00      	cmp	r3, #0
    1210:	d109      	bne.n	1226 <prvEMACEventListener+0x36>
    1212:	f04f 0328 	mov.w	r3, #40	; 0x28
    1216:	f383 8811 	msr	BASEPRI, r3
    121a:	f3bf 8f6f 	isb	sy
    121e:	f3bf 8f4f 	dsb	sy
    1222:	617b      	str	r3, [r7, #20]
    1224:	e7fe      	b.n	1224 <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    1226:	687b      	ldr	r3, [r7, #4]
    1228:	f003 0301 	and.w	r3, r3, #1
    122c:	b2db      	uxtb	r3, r3
    122e:	2b00      	cmp	r3, #0
    1230:	d001      	beq.n	1236 <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    1232:	f005 fad1 	bl	67d8 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    1236:	687b      	ldr	r3, [r7, #4]
    1238:	f003 0302 	and.w	r3, r3, #2
    123c:	2b00      	cmp	r3, #0
    123e:	d00f      	beq.n	1260 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    1240:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1248:	6819      	ldr	r1, [r3, #0]
    124a:	f107 020c 	add.w	r2, r7, #12
    124e:	f107 0310 	add.w	r3, r7, #16
    1252:	4608      	mov	r0, r1
    1254:	4611      	mov	r1, r2
    1256:	461a      	mov	r2, r3
    1258:	f04f 0300 	mov.w	r3, #0
    125c:	f00e f968 	bl	f530 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    1260:	693b      	ldr	r3, [r7, #16]
    1262:	2b00      	cmp	r3, #0
    1264:	d00a      	beq.n	127c <prvEMACEventListener+0x8c>
    1266:	f64e 5304 	movw	r3, #60676	; 0xed04
    126a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    126e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    1272:	601a      	str	r2, [r3, #0]
    1274:	f3bf 8f4f 	dsb	sy
    1278:	f3bf 8f6f 	isb	sy
}
    127c:	f107 0718 	add.w	r7, r7, #24
    1280:	46bd      	mov	sp, r7
    1282:	bd80      	pop	{r7, pc}

00001284 <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    1284:	b580      	push	{r7, lr}
    1286:	b082      	sub	sp, #8
    1288:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    128a:	f04f 0301 	mov.w	r3, #1
    128e:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1290:	79fb      	ldrb	r3, [r7, #7]
    1292:	4618      	mov	r0, r3
    1294:	f002 ff90 	bl	41b8 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1298:	f241 10f1 	movw	r0, #4593	; 0x11f1
    129c:	f2c0 0000 	movt	r0, #0
    12a0:	f004 f946 	bl	5530 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    12a4:	f04f 0005 	mov.w	r0, #5
    12a8:	f04f 0105 	mov.w	r1, #5
    12ac:	f7ff fda0 	bl	df0 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    12b0:	f04f 0005 	mov.w	r0, #5
    12b4:	f7ff fd80 	bl	db8 <NVIC_EnableIRQ>
}
    12b8:	f107 0708 	add.w	r7, r7, #8
    12bc:	46bd      	mov	sp, r7
    12be:	bd80      	pop	{r7, pc}

000012c0 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    12c0:	b580      	push	{r7, lr}
    12c2:	b084      	sub	sp, #16
    12c4:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    12c6:	f04f 030a 	mov.w	r3, #10
    12ca:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    12cc:	f04f 0305 	mov.w	r3, #5
    12d0:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    12d2:	f04f 0300 	mov.w	r3, #0
    12d6:	60bb      	str	r3, [r7, #8]
    12d8:	e011      	b.n	12fe <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    12da:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    12de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e2:	881b      	ldrh	r3, [r3, #0]
    12e4:	4618      	mov	r0, r3
    12e6:	f003 fad9 	bl	489c <MSS_MAC_tx_packet>
    12ea:	4603      	mov	r3, r0
    12ec:	2b00      	cmp	r3, #0
    12ee:	d10b      	bne.n	1308 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    12f0:	68f8      	ldr	r0, [r7, #12]
    12f2:	f00f fb93 	bl	10a1c <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    12f6:	68bb      	ldr	r3, [r7, #8]
    12f8:	f103 0301 	add.w	r3, r3, #1
    12fc:	60bb      	str	r3, [r7, #8]
    12fe:	68ba      	ldr	r2, [r7, #8]
    1300:	687b      	ldr	r3, [r7, #4]
    1302:	429a      	cmp	r2, r3
    1304:	dbe9      	blt.n	12da <vEMACWrite+0x1a>
    1306:	e000      	b.n	130a <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1308:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    130a:	f107 0710 	add.w	r7, r7, #16
    130e:	46bd      	mov	sp, r7
    1310:	bd80      	pop	{r7, pc}
    1312:	bf00      	nop

00001314 <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    1314:	b580      	push	{r7, lr}
    1316:	b082      	sub	sp, #8
    1318:	af00      	add	r7, sp, #0
    131a:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    131c:	6878      	ldr	r0, [r7, #4]
    131e:	f012 fba1 	bl	13a64 <pvTimerGetTimerID>
    1322:	4603      	mov	r3, r0
    1324:	2b00      	cmp	r3, #0
    1326:	d002      	beq.n	132e <prvUIPTimerCallback+0x1a>
    1328:	2b01      	cmp	r3, #1
    132a:	d011      	beq.n	1350 <prvUIPTimerCallback+0x3c>
    132c:	e020      	b.n	1370 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    132e:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1336:	681b      	ldr	r3, [r3, #0]
    1338:	4618      	mov	r0, r3
    133a:	f64a 711c 	movw	r1, #44828	; 0xaf1c
    133e:	f2c0 0101 	movt	r1, #1
    1342:	f04f 0200 	mov.w	r2, #0
    1346:	f04f 0300 	mov.w	r3, #0
    134a:	f00d ffd9 	bl	f300 <xQueueGenericSend>
									break;
    134e:	e00f      	b.n	1370 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    1350:	f240 53fc 	movw	r3, #1532	; 0x5fc
    1354:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1358:	681b      	ldr	r3, [r3, #0]
    135a:	4618      	mov	r0, r3
    135c:	f64a 7120 	movw	r1, #44832	; 0xaf20
    1360:	f2c0 0101 	movt	r1, #1
    1364:	f04f 0200 	mov.w	r2, #0
    1368:	f04f 0300 	mov.w	r3, #0
    136c:	f00d ffc8 	bl	f300 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    1370:	f107 0708 	add.w	r7, r7, #8
    1374:	46bd      	mov	sp, r7
    1376:	bd80      	pop	{r7, pc}

00001378 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    1378:	b580      	push	{r7, lr}
    137a:	b084      	sub	sp, #16
    137c:	af00      	add	r7, sp, #0
    137e:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "control.shtml" );
    1380:	6878      	ldr	r0, [r7, #4]
    1382:	f64a 7104 	movw	r1, #44804	; 0xaf04
    1386:	f2c0 0101 	movt	r1, #1
    138a:	f014 f91d 	bl	155c8 <strstr>
    138e:	4603      	mov	r3, r0
    1390:	60fb      	str	r3, [r7, #12]

	if( c )
    1392:	68fb      	ldr	r3, [r7, #12]
    1394:	2b00      	cmp	r3, #0
    1396:	d039      	beq.n	140c <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1398:	6878      	ldr	r0, [r7, #4]
    139a:	f04f 013f 	mov.w	r1, #63	; 0x3f
    139e:	f013 fdf1 	bl	14f84 <strchr>
    13a2:	4603      	mov	r3, r0
    13a4:	60fb      	str	r3, [r7, #12]
	    if( c )
    13a6:	68fb      	ldr	r3, [r7, #12]
    13a8:	2b00      	cmp	r3, #0
    13aa:	d023      	beq.n	13f4 <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    13ac:	68f8      	ldr	r0, [r7, #12]
    13ae:	f64a 7114 	movw	r1, #44820	; 0xaf14
    13b2:	f2c0 0101 	movt	r1, #1
    13b6:	f014 f907 	bl	155c8 <strstr>
    13ba:	4603      	mov	r3, r0
    13bc:	2b00      	cmp	r3, #0
    13be:	d00c      	beq.n	13da <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    13c0:	f04f 0003 	mov.w	r0, #3
    13c4:	f04f 0101 	mov.w	r1, #1
    13c8:	f7ff f8a4 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    13cc:	f04f 0004 	mov.w	r0, #4
    13d0:	f04f 0101 	mov.w	r1, #1
    13d4:	f7ff f89e 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    13d8:	e018      	b.n	140c <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    13da:	f04f 0003 	mov.w	r0, #3
    13de:	f04f 0100 	mov.w	r1, #0
    13e2:	f7ff f897 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    13e6:	f04f 0004 	mov.w	r0, #4
    13ea:	f04f 0100 	mov.w	r1, #0
    13ee:	f7ff f891 	bl	514 <vParTestSetLED>
    13f2:	e00b      	b.n	140c <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    13f4:	f04f 0003 	mov.w	r0, #3
    13f8:	f04f 0100 	mov.w	r1, #0
    13fc:	f7ff f88a 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1400:	f04f 0004 	mov.w	r0, #4
    1404:	f04f 0100 	mov.w	r1, #0
    1408:	f7ff f884 	bl	514 <vParTestSetLED>
		}
	}
}
    140c:	f107 0710 	add.w	r7, r7, #16
    1410:	46bd      	mov	sp, r7
    1412:	bd80      	pop	{r7, pc}

00001414 <nullfunction>:

float                            real_temperature_value_tc;

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    1414:	b480      	push	{r7}
    1416:	b085      	sub	sp, #20
    1418:	af00      	add	r7, sp, #0
    141a:	6078      	str	r0, [r7, #4]
    141c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    141e:	f04f 0301 	mov.w	r3, #1
    1422:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    1424:	f04f 0300 	mov.w	r3, #0
    1428:	73fb      	strb	r3, [r7, #15]
    142a:	687b      	ldr	r3, [r7, #4]
    142c:	f04f 0200 	mov.w	r2, #0
    1430:	851a      	strh	r2, [r3, #40]	; 0x28
    1432:	f04f 0302 	mov.w	r3, #2
}
    1436:	4618      	mov	r0, r3
    1438:	f107 0714 	add.w	r7, r7, #20
    143c:	46bd      	mov	sp, r7
    143e:	bc80      	pop	{r7}
    1440:	4770      	bx	lr
    1442:	bf00      	nop

00001444 <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    1444:	b590      	push	{r4, r7, lr}
    1446:	b085      	sub	sp, #20
    1448:	af00      	add	r7, sp, #0
    144a:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    144c:	f240 0310 	movw	r3, #16
    1450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1454:	60fb      	str	r3, [r7, #12]
    1456:	e019      	b.n	148c <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    1458:	68fb      	ldr	r3, [r7, #12]
    145a:	681b      	ldr	r3, [r3, #0]
    145c:	681c      	ldr	r4, [r3, #0]
    145e:	68fb      	ldr	r3, [r7, #12]
    1460:	681b      	ldr	r3, [r3, #0]
    1462:	681b      	ldr	r3, [r3, #0]
    1464:	4618      	mov	r0, r3
    1466:	f013 fe4b 	bl	15100 <strlen>
    146a:	4603      	mov	r3, r0
    146c:	4620      	mov	r0, r4
    146e:	6879      	ldr	r1, [r7, #4]
    1470:	461a      	mov	r2, r3
    1472:	f013 fe75 	bl	15160 <strncmp>
    1476:	4603      	mov	r3, r0
    1478:	2b00      	cmp	r3, #0
    147a:	d103      	bne.n	1484 <httpd_cgi+0x40>
		{
			return( *f )->function;
    147c:	68fb      	ldr	r3, [r7, #12]
    147e:	681b      	ldr	r3, [r3, #0]
    1480:	685b      	ldr	r3, [r3, #4]
    1482:	e00b      	b.n	149c <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    1484:	68fb      	ldr	r3, [r7, #12]
    1486:	f103 0304 	add.w	r3, r3, #4
    148a:	60fb      	str	r3, [r7, #12]
    148c:	68fb      	ldr	r3, [r7, #12]
    148e:	681b      	ldr	r3, [r3, #0]
    1490:	2b00      	cmp	r3, #0
    1492:	d1e1      	bne.n	1458 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    1494:	f241 4315 	movw	r3, #5141	; 0x1415
    1498:	f2c0 0300 	movt	r3, #0
}
    149c:	4618      	mov	r0, r3
    149e:	f107 0714 	add.w	r7, r7, #20
    14a2:	46bd      	mov	sp, r7
    14a4:	bd90      	pop	{r4, r7, pc}
    14a6:	bf00      	nop

000014a8 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    14a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    14ac:	b08e      	sub	sp, #56	; 0x38
    14ae:	af0a      	add	r7, sp, #40	; 0x28
    14b0:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    14b2:	687b      	ldr	r3, [r7, #4]
    14b4:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    14b6:	68fb      	ldr	r3, [r7, #12]
    14b8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    14bc:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    14c0:	fb02 f203 	mul.w	r2, r2, r3
    14c4:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    14c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14cc:	4413      	add	r3, r2
    14ce:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    14d0:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    14d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d8:	681b      	ldr	r3, [r3, #0]
    14da:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    14dc:	68bb      	ldr	r3, [r7, #8]
    14de:	889b      	ldrh	r3, [r3, #4]
    14e0:	4618      	mov	r0, r3
    14e2:	f00c f805 	bl	d4f0 <htons>
    14e6:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    14e8:	461d      	mov	r5, r3
    14ea:	68bb      	ldr	r3, [r7, #8]
    14ec:	881b      	ldrh	r3, [r3, #0]
    14ee:	4618      	mov	r0, r3
    14f0:	f00b fffe 	bl	d4f0 <htons>
    14f4:	4603      	mov	r3, r0
    14f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    14fa:	b29b      	uxth	r3, r3
    14fc:	461c      	mov	r4, r3
    14fe:	68bb      	ldr	r3, [r7, #8]
    1500:	881b      	ldrh	r3, [r3, #0]
    1502:	4618      	mov	r0, r3
    1504:	f00b fff4 	bl	d4f0 <htons>
    1508:	4603      	mov	r3, r0
    150a:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    150e:	68bb      	ldr	r3, [r7, #8]
    1510:	885b      	ldrh	r3, [r3, #2]
    1512:	4618      	mov	r0, r3
    1514:	f00b ffec 	bl	d4f0 <htons>
    1518:	4603      	mov	r3, r0
    151a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    151e:	b29b      	uxth	r3, r3
    1520:	469a      	mov	sl, r3
    1522:	68bb      	ldr	r3, [r7, #8]
    1524:	885b      	ldrh	r3, [r3, #2]
    1526:	4618      	mov	r0, r3
    1528:	f00b ffe2 	bl	d4f0 <htons>
    152c:	4603      	mov	r3, r0
    152e:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1532:	68bb      	ldr	r3, [r7, #8]
    1534:	88db      	ldrh	r3, [r3, #6]
    1536:	4618      	mov	r0, r3
    1538:	f00b ffda 	bl	d4f0 <htons>
    153c:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    153e:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1540:	68bb      	ldr	r3, [r7, #8]
    1542:	7e5b      	ldrb	r3, [r3, #25]
    1544:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1548:	f240 0324 	movw	r3, #36	; 0x24
    154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1550:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1554:	68bb      	ldr	r3, [r7, #8]
    1556:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1558:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    155a:	68bb      	ldr	r3, [r7, #8]
    155c:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    155e:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1560:	68bb      	ldr	r3, [r7, #8]
    1562:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1564:	2b00      	cmp	r3, #0
    1566:	d002      	beq.n	156e <generate_tcp_stats+0xc6>
    1568:	f04f 022a 	mov.w	r2, #42	; 0x2a
    156c:	e001      	b.n	1572 <generate_tcp_stats+0xca>
    156e:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1572:	68bb      	ldr	r3, [r7, #8]
    1574:	7e5b      	ldrb	r3, [r3, #25]
    1576:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    157a:	2b00      	cmp	r3, #0
    157c:	d002      	beq.n	1584 <generate_tcp_stats+0xdc>
    157e:	f04f 0321 	mov.w	r3, #33	; 0x21
    1582:	e001      	b.n	1588 <generate_tcp_stats+0xe0>
    1584:	f04f 0320 	mov.w	r3, #32
    1588:	f8cd 9000 	str.w	r9, [sp]
    158c:	f8cd a004 	str.w	sl, [sp, #4]
    1590:	f8cd 8008 	str.w	r8, [sp, #8]
    1594:	f8cd e00c 	str.w	lr, [sp, #12]
    1598:	f8cd c010 	str.w	ip, [sp, #16]
    159c:	9005      	str	r0, [sp, #20]
    159e:	9106      	str	r1, [sp, #24]
    15a0:	9207      	str	r2, [sp, #28]
    15a2:	9308      	str	r3, [sp, #32]
    15a4:	4630      	mov	r0, r6
    15a6:	f64a 7158 	movw	r1, #44888	; 0xaf58
    15aa:	f2c0 0101 	movt	r1, #1
    15ae:	462a      	mov	r2, r5
    15b0:	4623      	mov	r3, r4
    15b2:	f013 fc9d 	bl	14ef0 <sprintf>
    15b6:	4603      	mov	r3, r0
    15b8:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    15ba:	4618      	mov	r0, r3
    15bc:	f107 0710 	add.w	r7, r7, #16
    15c0:	46bd      	mov	sp, r7
    15c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    15c6:	bf00      	nop

000015c8 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    15c8:	b580      	push	{r7, lr}
    15ca:	b084      	sub	sp, #16
    15cc:	af00      	add	r7, sp, #0
    15ce:	6078      	str	r0, [r7, #4]
    15d0:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    15d2:	f04f 0301 	mov.w	r3, #1
    15d6:	73fb      	strb	r3, [r7, #15]
    15d8:	687b      	ldr	r3, [r7, #4]
    15da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    15dc:	2b00      	cmp	r3, #0
    15de:	d002      	beq.n	15e6 <tcp_stats+0x1e>
    15e0:	2b8b      	cmp	r3, #139	; 0x8b
    15e2:	d01e      	beq.n	1622 <tcp_stats+0x5a>
    15e4:	e03c      	b.n	1660 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    15e6:	687b      	ldr	r3, [r7, #4]
    15e8:	f04f 0200 	mov.w	r2, #0
    15ec:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    15f0:	e031      	b.n	1656 <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    15f2:	687b      	ldr	r3, [r7, #4]
    15f4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    15f8:	461a      	mov	r2, r3
    15fa:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    15fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1602:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1606:	fb01 f202 	mul.w	r2, r1, r2
    160a:	4413      	add	r3, r2
    160c:	f103 0318 	add.w	r3, r3, #24
    1610:	785b      	ldrb	r3, [r3, #1]
    1612:	f003 030f 	and.w	r3, r3, #15
    1616:	2b00      	cmp	r3, #0
    1618:	d014      	beq.n	1644 <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    161a:	687b      	ldr	r3, [r7, #4]
    161c:	f04f 028b 	mov.w	r2, #139	; 0x8b
    1620:	851a      	strh	r2, [r3, #40]	; 0x28
    1622:	687b      	ldr	r3, [r7, #4]
    1624:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1628:	4618      	mov	r0, r3
    162a:	f241 41a9 	movw	r1, #5289	; 0x14a9
    162e:	f2c0 0100 	movt	r1, #0
    1632:	687a      	ldr	r2, [r7, #4]
    1634:	f009 f8e2 	bl	a7fc <psock_generator_send>
    1638:	4603      	mov	r3, r0
    163a:	2b00      	cmp	r3, #0
    163c:	d102      	bne.n	1644 <tcp_stats+0x7c>
    163e:	f04f 0300 	mov.w	r3, #0
    1642:	e016      	b.n	1672 <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1644:	687b      	ldr	r3, [r7, #4]
    1646:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    164a:	f103 0301 	add.w	r3, r3, #1
    164e:	b29a      	uxth	r2, r3
    1650:	687b      	ldr	r3, [r7, #4]
    1652:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1656:	687b      	ldr	r3, [r7, #4]
    1658:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    165c:	2b27      	cmp	r3, #39	; 0x27
    165e:	d9c8      	bls.n	15f2 <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    1660:	f04f 0300 	mov.w	r3, #0
    1664:	73fb      	strb	r3, [r7, #15]
    1666:	687b      	ldr	r3, [r7, #4]
    1668:	f04f 0200 	mov.w	r2, #0
    166c:	851a      	strh	r2, [r3, #40]	; 0x28
    166e:	f04f 0302 	mov.w	r3, #2
}
    1672:	4618      	mov	r0, r3
    1674:	f107 0710 	add.w	r7, r7, #16
    1678:	46bd      	mov	sp, r7
    167a:	bd80      	pop	{r7, pc}

0000167c <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    167c:	b580      	push	{r7, lr}
    167e:	b084      	sub	sp, #16
    1680:	af00      	add	r7, sp, #0
    1682:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1688:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1690:	681b      	ldr	r3, [r3, #0]
    1692:	461a      	mov	r2, r3
    1694:	68fb      	ldr	r3, [r7, #12]
    1696:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    169a:	ea4f 0143 	mov.w	r1, r3, lsl #1
    169e:	f64c 4308 	movw	r3, #52232	; 0xcc08
    16a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a6:	440b      	add	r3, r1
    16a8:	881b      	ldrh	r3, [r3, #0]
    16aa:	4610      	mov	r0, r2
    16ac:	f64a 71b8 	movw	r1, #44984	; 0xafb8
    16b0:	f2c0 0101 	movt	r1, #1
    16b4:	461a      	mov	r2, r3
    16b6:	f013 fc1b 	bl	14ef0 <sprintf>
    16ba:	4603      	mov	r3, r0
    16bc:	b29b      	uxth	r3, r3
}
    16be:	4618      	mov	r0, r3
    16c0:	f107 0710 	add.w	r7, r7, #16
    16c4:	46bd      	mov	sp, r7
    16c6:	bd80      	pop	{r7, pc}

000016c8 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    16c8:	b580      	push	{r7, lr}
    16ca:	b084      	sub	sp, #16
    16cc:	af00      	add	r7, sp, #0
    16ce:	6078      	str	r0, [r7, #4]
    16d0:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    16d2:	f04f 0301 	mov.w	r3, #1
    16d6:	73fb      	strb	r3, [r7, #15]
    16d8:	687b      	ldr	r3, [r7, #4]
    16da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    16dc:	2b00      	cmp	r3, #0
    16de:	d002      	beq.n	16e6 <net_stats+0x1e>
    16e0:	2ba1      	cmp	r3, #161	; 0xa1
    16e2:	d00a      	beq.n	16fa <net_stats+0x32>
    16e4:	e028      	b.n	1738 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    16e6:	687b      	ldr	r3, [r7, #4]
    16e8:	f04f 0200 	mov.w	r2, #0
    16ec:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    16f0:	e01d      	b.n	172e <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    16f2:	687b      	ldr	r3, [r7, #4]
    16f4:	f04f 02a1 	mov.w	r2, #161	; 0xa1
    16f8:	851a      	strh	r2, [r3, #40]	; 0x28
    16fa:	687b      	ldr	r3, [r7, #4]
    16fc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1700:	4618      	mov	r0, r3
    1702:	f241 617d 	movw	r1, #5757	; 0x167d
    1706:	f2c0 0100 	movt	r1, #0
    170a:	687a      	ldr	r2, [r7, #4]
    170c:	f009 f876 	bl	a7fc <psock_generator_send>
    1710:	4603      	mov	r3, r0
    1712:	2b00      	cmp	r3, #0
    1714:	d102      	bne.n	171c <net_stats+0x54>
    1716:	f04f 0300 	mov.w	r3, #0
    171a:	e016      	b.n	174a <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    171c:	687b      	ldr	r3, [r7, #4]
    171e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1722:	f103 0301 	add.w	r3, r3, #1
    1726:	b29a      	uxth	r2, r3
    1728:	687b      	ldr	r3, [r7, #4]
    172a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    172e:	687b      	ldr	r3, [r7, #4]
    1730:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1734:	2b1b      	cmp	r3, #27
    1736:	d9dc      	bls.n	16f2 <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1738:	f04f 0300 	mov.w	r3, #0
    173c:	73fb      	strb	r3, [r7, #15]
    173e:	687b      	ldr	r3, [r7, #4]
    1740:	f04f 0200 	mov.w	r2, #0
    1744:	851a      	strh	r2, [r3, #40]	; 0x28
    1746:	f04f 0302 	mov.w	r3, #2
}
    174a:	4618      	mov	r0, r3
    174c:	f107 0710 	add.w	r7, r7, #16
    1750:	46bd      	mov	sp, r7
    1752:	bd80      	pop	{r7, pc}

00001754 <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    1754:	b580      	push	{r7, lr}
    1756:	b082      	sub	sp, #8
    1758:	af00      	add	r7, sp, #0
    175a:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    175c:	f04f 0003 	mov.w	r0, #3
    1760:	f7fe ffb2 	bl	6c8 <lParTestGetLEDState>
    1764:	4603      	mov	r3, r0
    1766:	2b00      	cmp	r3, #0
    1768:	d009      	beq.n	177e <generate_io_state+0x2a>
	{
		pcStatus = "checked";
    176a:	f64a 1348 	movw	r3, #43336	; 0xa948
    176e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1772:	f64a 72c0 	movw	r2, #44992	; 0xafc0
    1776:	f2c0 0201 	movt	r2, #1
    177a:	601a      	str	r2, [r3, #0]
    177c:	e008      	b.n	1790 <generate_io_state+0x3c>
	}
	else
	{
		pcStatus = "";
    177e:	f64a 1348 	movw	r3, #43336	; 0xa948
    1782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1786:	f64a 72c8 	movw	r2, #45000	; 0xafc8
    178a:	f2c0 0201 	movt	r2, #1
    178e:	601a      	str	r2, [r3, #0]
	}

	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p>", pcStatus );
    1790:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    1794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1798:	681b      	ldr	r3, [r3, #0]
    179a:	461a      	mov	r2, r3
    179c:	f64a 1348 	movw	r3, #43336	; 0xa948
    17a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a4:	681b      	ldr	r3, [r3, #0]
    17a6:	4610      	mov	r0, r2
    17a8:	f64a 71cc 	movw	r1, #45004	; 0xafcc
    17ac:	f2c0 0101 	movt	r1, #1
    17b0:	461a      	mov	r2, r3
    17b2:	f013 fb9d 	bl	14ef0 <sprintf>

	return strlen( uip_appdata );
    17b6:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    17ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17be:	681b      	ldr	r3, [r3, #0]
    17c0:	4618      	mov	r0, r3
    17c2:	f013 fc9d 	bl	15100 <strlen>
    17c6:	4603      	mov	r3, r0
    17c8:	b29b      	uxth	r3, r3
}
    17ca:	4618      	mov	r0, r3
    17cc:	f107 0708 	add.w	r7, r7, #8
    17d0:	46bd      	mov	sp, r7
    17d2:	bd80      	pop	{r7, pc}

000017d4 <led_io>:


/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    17d4:	b580      	push	{r7, lr}
    17d6:	b084      	sub	sp, #16
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    17dc:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    17de:	f04f 0301 	mov.w	r3, #1
    17e2:	73fb      	strb	r3, [r7, #15]
    17e4:	687b      	ldr	r3, [r7, #4]
    17e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    17e8:	2b00      	cmp	r3, #0
    17ea:	d002      	beq.n	17f2 <led_io+0x1e>
    17ec:	2bc8      	cmp	r3, #200	; 0xc8
    17ee:	d004      	beq.n	17fa <led_io+0x26>
    17f0:	e015      	b.n	181e <led_io+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    17f2:	687b      	ldr	r3, [r7, #4]
    17f4:	f04f 02c8 	mov.w	r2, #200	; 0xc8
    17f8:	851a      	strh	r2, [r3, #40]	; 0x28
    17fa:	687b      	ldr	r3, [r7, #4]
    17fc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1800:	4618      	mov	r0, r3
    1802:	f241 7155 	movw	r1, #5973	; 0x1755
    1806:	f2c0 0100 	movt	r1, #0
    180a:	f04f 0200 	mov.w	r2, #0
    180e:	f008 fff5 	bl	a7fc <psock_generator_send>
    1812:	4603      	mov	r3, r0
    1814:	2b00      	cmp	r3, #0
    1816:	d102      	bne.n	181e <led_io+0x4a>
    1818:	f04f 0300 	mov.w	r3, #0
    181c:	e008      	b.n	1830 <led_io+0x5c>
	PSOCK_END( &s->sout );
    181e:	f04f 0300 	mov.w	r3, #0
    1822:	73fb      	strb	r3, [r7, #15]
    1824:	687b      	ldr	r3, [r7, #4]
    1826:	f04f 0200 	mov.w	r2, #0
    182a:	851a      	strh	r2, [r3, #40]	; 0x28
    182c:	f04f 0302 	mov.w	r3, #2
}
    1830:	4618      	mov	r0, r3
    1832:	f107 0710 	add.w	r7, r7, #16
    1836:	46bd      	mov	sp, r7
    1838:	bd80      	pop	{r7, pc}
    183a:	bf00      	nop

0000183c <sensor_readings>:


static PT_THREAD( sensor_readings ( struct httpd_state *s, char *ptr ) )
{
    183c:	b5b0      	push	{r4, r5, r7, lr}
    183e:	b088      	sub	sp, #32
    1840:	af04      	add	r7, sp, #16
    1842:	6078      	str	r0, [r7, #4]
    1844:	6039      	str	r1, [r7, #0]
		static char buf[20];

		PSOCK_BEGIN( &s->sout );
    1846:	f04f 0301 	mov.w	r3, #1
    184a:	73fb      	strb	r3, [r7, #15]
    184c:	687b      	ldr	r3, [r7, #4]
    184e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1850:	2b00      	cmp	r3, #0
    1852:	d002      	beq.n	185a <sensor_readings+0x1e>
    1854:	2bd3      	cmp	r3, #211	; 0xd3
    1856:	d024      	beq.n	18a2 <sensor_readings+0x66>
    1858:	e03b      	b.n	18d2 <sensor_readings+0x96>
		snprintf( buf, sizeof(buf), "%.4f,%.4f", get_internal_temp() ,get_pot_voltage());
    185a:	f7ff fa61 	bl	d20 <get_internal_temp>
    185e:	4603      	mov	r3, r0
    1860:	4618      	mov	r0, r3
    1862:	f012 fe63 	bl	1452c <__aeabi_f2d>
    1866:	4604      	mov	r4, r0
    1868:	460d      	mov	r5, r1
    186a:	f7ff fa7f 	bl	d6c <get_pot_voltage>
    186e:	4603      	mov	r3, r0
    1870:	4618      	mov	r0, r3
    1872:	f012 fe5b 	bl	1452c <__aeabi_f2d>
    1876:	4602      	mov	r2, r0
    1878:	460b      	mov	r3, r1
    187a:	e9cd 4500 	strd	r4, r5, [sp]
    187e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    1882:	f240 6000 	movw	r0, #1536	; 0x600
    1886:	f2c2 0000 	movt	r0, #8192	; 0x2000
    188a:	f04f 0114 	mov.w	r1, #20
    188e:	f24b 0204 	movw	r2, #45060	; 0xb004
    1892:	f2c0 0201 	movt	r2, #1
    1896:	f013 fabd 	bl	14e14 <snprintf>
		PSOCK_SEND_STR( &s->sout, buf);
    189a:	687b      	ldr	r3, [r7, #4]
    189c:	f04f 02d3 	mov.w	r2, #211	; 0xd3
    18a0:	851a      	strh	r2, [r3, #40]	; 0x28
    18a2:	687b      	ldr	r3, [r7, #4]
    18a4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    18a8:	f240 6000 	movw	r0, #1536	; 0x600
    18ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18b0:	f013 fc26 	bl	15100 <strlen>
    18b4:	4603      	mov	r3, r0
    18b6:	4620      	mov	r0, r4
    18b8:	f240 6100 	movw	r1, #1536	; 0x600
    18bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    18c0:	461a      	mov	r2, r3
    18c2:	f008 ff51 	bl	a768 <psock_send>
    18c6:	4603      	mov	r3, r0
    18c8:	2b00      	cmp	r3, #0
    18ca:	d102      	bne.n	18d2 <sensor_readings+0x96>
    18cc:	f04f 0300 	mov.w	r3, #0
    18d0:	e008      	b.n	18e4 <sensor_readings+0xa8>
		PSOCK_END( &s->sout );
    18d2:	f04f 0300 	mov.w	r3, #0
    18d6:	73fb      	strb	r3, [r7, #15]
    18d8:	687b      	ldr	r3, [r7, #4]
    18da:	f04f 0200 	mov.w	r2, #0
    18de:	851a      	strh	r2, [r3, #40]	; 0x28
    18e0:	f04f 0302 	mov.w	r3, #2
}
    18e4:	4618      	mov	r0, r3
    18e6:	f107 0710 	add.w	r7, r7, #16
    18ea:	46bd      	mov	sp, r7
    18ec:	bdb0      	pop	{r4, r5, r7, pc}
    18ee:	bf00      	nop

000018f0 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    18f0:	b480      	push	{r7}
    18f2:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    18f4:	be00      	bkpt	0x0000
}
    18f6:	46bd      	mov	sp, r7
    18f8:	bc80      	pop	{r7}
    18fa:	4770      	bx	lr

000018fc <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    18fc:	b480      	push	{r7}
    18fe:	b083      	sub	sp, #12
    1900:	af00      	add	r7, sp, #0
    1902:	6078      	str	r0, [r7, #4]
    1904:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1906:	be00      	bkpt	0x0000
}
    1908:	f107 070c 	add.w	r7, r7, #12
    190c:	46bd      	mov	sp, r7
    190e:	bc80      	pop	{r7}
    1910:	4770      	bx	lr
    1912:	bf00      	nop

00001914 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1914:	b480      	push	{r7}
    1916:	b083      	sub	sp, #12
    1918:	af00      	add	r7, sp, #0
    191a:	6078      	str	r0, [r7, #4]
    191c:	460b      	mov	r3, r1
    191e:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1920:	be00      	bkpt	0x0000
}
    1922:	f107 070c 	add.w	r7, r7, #12
    1926:	46bd      	mov	sp, r7
    1928:	bc80      	pop	{r7}
    192a:	4770      	bx	lr

0000192c <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    192c:	b480      	push	{r7}
    192e:	b083      	sub	sp, #12
    1930:	af00      	add	r7, sp, #0
    1932:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1934:	be00      	bkpt	0x0000
}
    1936:	f107 070c 	add.w	r7, r7, #12
    193a:	46bd      	mov	sp, r7
    193c:	bc80      	pop	{r7}
    193e:	4770      	bx	lr

00001940 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1940:	b480      	push	{r7}
    1942:	b083      	sub	sp, #12
    1944:	af00      	add	r7, sp, #0
    1946:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1948:	be00      	bkpt	0x0000
}
    194a:	f107 070c 	add.w	r7, r7, #12
    194e:	46bd      	mov	sp, r7
    1950:	bc80      	pop	{r7}
    1952:	4770      	bx	lr

00001954 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1954:	b480      	push	{r7}
    1956:	b083      	sub	sp, #12
    1958:	af00      	add	r7, sp, #0
    195a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    195c:	be00      	bkpt	0x0000
}
    195e:	f107 070c 	add.w	r7, r7, #12
    1962:	46bd      	mov	sp, r7
    1964:	bc80      	pop	{r7}
    1966:	4770      	bx	lr

00001968 <HAL_disable_interrupts>:
    1968:	f3ef 8010 	mrs	r0, PRIMASK
    196c:	b672      	cpsid	i
    196e:	4770      	bx	lr

00001970 <HAL_restore_interrupts>:
    1970:	f380 8810 	msr	PRIMASK, r0
    1974:	4770      	bx	lr
	...

00001978 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1978:	b480      	push	{r7}
    197a:	b087      	sub	sp, #28
    197c:	af00      	add	r7, sp, #0
    197e:	6078      	str	r0, [r7, #4]
    1980:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1982:	687b      	ldr	r3, [r7, #4]
    1984:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1986:	683b      	ldr	r3, [r7, #0]
    1988:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    198a:	697b      	ldr	r3, [r7, #20]
    198c:	781b      	ldrb	r3, [r3, #0]
    198e:	b2db      	uxtb	r3, r3
    1990:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1992:	693b      	ldr	r3, [r7, #16]
    1994:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1996:	68bb      	ldr	r3, [r7, #8]
    1998:	f103 0301 	add.w	r3, r3, #1
    199c:	60bb      	str	r3, [r7, #8]
    }
    199e:	e7f0      	b.n	1982 <HAL_assert_fail+0xa>

000019a0 <HW_set_32bit_reg>:
    19a0:	6001      	str	r1, [r0, #0]
    19a2:	4770      	bx	lr

000019a4 <HW_get_32bit_reg>:
    19a4:	6800      	ldr	r0, [r0, #0]
    19a6:	4770      	bx	lr

000019a8 <HW_set_32bit_reg_field>:
    19a8:	b50e      	push	{r1, r2, r3, lr}
    19aa:	fa03 f301 	lsl.w	r3, r3, r1
    19ae:	ea03 0302 	and.w	r3, r3, r2
    19b2:	6801      	ldr	r1, [r0, #0]
    19b4:	ea6f 0202 	mvn.w	r2, r2
    19b8:	ea01 0102 	and.w	r1, r1, r2
    19bc:	ea41 0103 	orr.w	r1, r1, r3
    19c0:	6001      	str	r1, [r0, #0]
    19c2:	bd0e      	pop	{r1, r2, r3, pc}

000019c4 <HW_get_32bit_reg_field>:
    19c4:	6800      	ldr	r0, [r0, #0]
    19c6:	ea00 0002 	and.w	r0, r0, r2
    19ca:	fa20 f001 	lsr.w	r0, r0, r1
    19ce:	4770      	bx	lr

000019d0 <HW_set_16bit_reg>:
    19d0:	8001      	strh	r1, [r0, #0]
    19d2:	4770      	bx	lr

000019d4 <HW_get_16bit_reg>:
    19d4:	8800      	ldrh	r0, [r0, #0]
    19d6:	4770      	bx	lr

000019d8 <HW_set_16bit_reg_field>:
    19d8:	b50e      	push	{r1, r2, r3, lr}
    19da:	fa03 f301 	lsl.w	r3, r3, r1
    19de:	ea03 0302 	and.w	r3, r3, r2
    19e2:	8801      	ldrh	r1, [r0, #0]
    19e4:	ea6f 0202 	mvn.w	r2, r2
    19e8:	ea01 0102 	and.w	r1, r1, r2
    19ec:	ea41 0103 	orr.w	r1, r1, r3
    19f0:	8001      	strh	r1, [r0, #0]
    19f2:	bd0e      	pop	{r1, r2, r3, pc}

000019f4 <HW_get_16bit_reg_field>:
    19f4:	8800      	ldrh	r0, [r0, #0]
    19f6:	ea00 0002 	and.w	r0, r0, r2
    19fa:	fa20 f001 	lsr.w	r0, r0, r1
    19fe:	4770      	bx	lr

00001a00 <HW_set_8bit_reg>:
    1a00:	7001      	strb	r1, [r0, #0]
    1a02:	4770      	bx	lr

00001a04 <HW_get_8bit_reg>:
    1a04:	7800      	ldrb	r0, [r0, #0]
    1a06:	4770      	bx	lr

00001a08 <HW_set_8bit_reg_field>:
    1a08:	b50e      	push	{r1, r2, r3, lr}
    1a0a:	fa03 f301 	lsl.w	r3, r3, r1
    1a0e:	ea03 0302 	and.w	r3, r3, r2
    1a12:	7801      	ldrb	r1, [r0, #0]
    1a14:	ea6f 0202 	mvn.w	r2, r2
    1a18:	ea01 0102 	and.w	r1, r1, r2
    1a1c:	ea41 0103 	orr.w	r1, r1, r3
    1a20:	7001      	strb	r1, [r0, #0]
    1a22:	bd0e      	pop	{r1, r2, r3, pc}

00001a24 <HW_get_8bit_reg_field>:
    1a24:	7800      	ldrb	r0, [r0, #0]
    1a26:	ea00 0002 	and.w	r0, r0, r2
    1a2a:	fa20 f001 	lsr.w	r0, r0, r1
    1a2e:	4770      	bx	lr

00001a30 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1a30:	b480      	push	{r7}
    1a32:	b083      	sub	sp, #12
    1a34:	af00      	add	r7, sp, #0
    1a36:	4603      	mov	r3, r0
    1a38:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1a3a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1a46:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1a4a:	88f9      	ldrh	r1, [r7, #6]
    1a4c:	f001 011f 	and.w	r1, r1, #31
    1a50:	f04f 0001 	mov.w	r0, #1
    1a54:	fa00 f101 	lsl.w	r1, r0, r1
    1a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1a5c:	f107 070c 	add.w	r7, r7, #12
    1a60:	46bd      	mov	sp, r7
    1a62:	bc80      	pop	{r7}
    1a64:	4770      	bx	lr
    1a66:	bf00      	nop

00001a68 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1a68:	b480      	push	{r7}
    1a6a:	b083      	sub	sp, #12
    1a6c:	af00      	add	r7, sp, #0
    1a6e:	4603      	mov	r3, r0
    1a70:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1a72:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a76:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1a7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1a82:	88f9      	ldrh	r1, [r7, #6]
    1a84:	f001 011f 	and.w	r1, r1, #31
    1a88:	f04f 0001 	mov.w	r0, #1
    1a8c:	fa00 f101 	lsl.w	r1, r0, r1
    1a90:	f102 0220 	add.w	r2, r2, #32
    1a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1a98:	f107 070c 	add.w	r7, r7, #12
    1a9c:	46bd      	mov	sp, r7
    1a9e:	bc80      	pop	{r7}
    1aa0:	4770      	bx	lr
    1aa2:	bf00      	nop

00001aa4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1aa4:	b480      	push	{r7}
    1aa6:	b083      	sub	sp, #12
    1aa8:	af00      	add	r7, sp, #0
    1aaa:	4603      	mov	r3, r0
    1aac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1aae:	f24e 1300 	movw	r3, #57600	; 0xe100
    1ab2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1ab6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1aba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1abe:	88f9      	ldrh	r1, [r7, #6]
    1ac0:	f001 011f 	and.w	r1, r1, #31
    1ac4:	f04f 0001 	mov.w	r0, #1
    1ac8:	fa00 f101 	lsl.w	r1, r0, r1
    1acc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ad4:	f107 070c 	add.w	r7, r7, #12
    1ad8:	46bd      	mov	sp, r7
    1ada:	bc80      	pop	{r7}
    1adc:	4770      	bx	lr
    1ade:	bf00      	nop

00001ae0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1ae0:	b580      	push	{r7, lr}
    1ae2:	b088      	sub	sp, #32
    1ae4:	af00      	add	r7, sp, #0
    1ae6:	60f8      	str	r0, [r7, #12]
    1ae8:	60b9      	str	r1, [r7, #8]
    1aea:	4613      	mov	r3, r2
    1aec:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1aee:	f04f 0301 	mov.w	r3, #1
    1af2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1af4:	f04f 0300 	mov.w	r3, #0
    1af8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1afa:	68fa      	ldr	r2, [r7, #12]
    1afc:	f64a 1378 	movw	r3, #43384	; 0xa978
    1b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b04:	429a      	cmp	r2, r3
    1b06:	d007      	beq.n	1b18 <MSS_UART_init+0x38>
    1b08:	68fa      	ldr	r2, [r7, #12]
    1b0a:	f64a 1350 	movw	r3, #43344	; 0xa950
    1b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b12:	429a      	cmp	r2, r3
    1b14:	d000      	beq.n	1b18 <MSS_UART_init+0x38>
    1b16:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1b18:	68bb      	ldr	r3, [r7, #8]
    1b1a:	2b00      	cmp	r3, #0
    1b1c:	d100      	bne.n	1b20 <MSS_UART_init+0x40>
    1b1e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1b20:	f008 fa26 	bl	9f70 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1b24:	68fa      	ldr	r2, [r7, #12]
    1b26:	f64a 1378 	movw	r3, #43384	; 0xa978
    1b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b2e:	429a      	cmp	r2, r3
    1b30:	d12e      	bne.n	1b90 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1b32:	68fb      	ldr	r3, [r7, #12]
    1b34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b38:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1b3a:	68fb      	ldr	r3, [r7, #12]
    1b3c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1b40:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1b42:	68fb      	ldr	r3, [r7, #12]
    1b44:	f04f 020a 	mov.w	r2, #10
    1b48:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1b4a:	f240 03b0 	movw	r3, #176	; 0xb0
    1b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b52:	681b      	ldr	r3, [r3, #0]
    1b54:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1b56:	f242 0300 	movw	r3, #8192	; 0x2000
    1b5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b5e:	f242 0200 	movw	r2, #8192	; 0x2000
    1b62:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1b66:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1b68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1b6c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1b6e:	f04f 000a 	mov.w	r0, #10
    1b72:	f7ff ff97 	bl	1aa4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1b76:	f242 0300 	movw	r3, #8192	; 0x2000
    1b7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b7e:	f242 0200 	movw	r2, #8192	; 0x2000
    1b82:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1b86:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1b88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1b8c:	631a      	str	r2, [r3, #48]	; 0x30
    1b8e:	e031      	b.n	1bf4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1b90:	68fa      	ldr	r2, [r7, #12]
    1b92:	f240 0300 	movw	r3, #0
    1b96:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1b9a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1b9c:	68fa      	ldr	r2, [r7, #12]
    1b9e:	f240 0300 	movw	r3, #0
    1ba2:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1ba6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1ba8:	68fb      	ldr	r3, [r7, #12]
    1baa:	f04f 020b 	mov.w	r2, #11
    1bae:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1bb0:	f240 03b4 	movw	r3, #180	; 0xb4
    1bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb8:	681b      	ldr	r3, [r3, #0]
    1bba:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1bbc:	f242 0300 	movw	r3, #8192	; 0x2000
    1bc0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1bc4:	f242 0200 	movw	r2, #8192	; 0x2000
    1bc8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1bcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1bce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1bd2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1bd4:	f04f 000b 	mov.w	r0, #11
    1bd8:	f7ff ff64 	bl	1aa4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1bdc:	f242 0300 	movw	r3, #8192	; 0x2000
    1be0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1be4:	f242 0200 	movw	r2, #8192	; 0x2000
    1be8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1bec:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1bee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1bf2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1bf4:	68fb      	ldr	r3, [r7, #12]
    1bf6:	681b      	ldr	r3, [r3, #0]
    1bf8:	f04f 0200 	mov.w	r2, #0
    1bfc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1bfe:	68bb      	ldr	r3, [r7, #8]
    1c00:	2b00      	cmp	r3, #0
    1c02:	d021      	beq.n	1c48 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1c04:	69ba      	ldr	r2, [r7, #24]
    1c06:	68bb      	ldr	r3, [r7, #8]
    1c08:	fbb2 f3f3 	udiv	r3, r2, r3
    1c0c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1c0e:	69fb      	ldr	r3, [r7, #28]
    1c10:	f003 0308 	and.w	r3, r3, #8
    1c14:	2b00      	cmp	r3, #0
    1c16:	d006      	beq.n	1c26 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1c18:	69fb      	ldr	r3, [r7, #28]
    1c1a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1c1e:	f103 0301 	add.w	r3, r3, #1
    1c22:	61fb      	str	r3, [r7, #28]
    1c24:	e003      	b.n	1c2e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1c26:	69fb      	ldr	r3, [r7, #28]
    1c28:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1c2c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1c2e:	69fa      	ldr	r2, [r7, #28]
    1c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1c34:	429a      	cmp	r2, r3
    1c36:	d900      	bls.n	1c3a <MSS_UART_init+0x15a>
    1c38:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1c3a:	69fa      	ldr	r2, [r7, #28]
    1c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1c40:	429a      	cmp	r2, r3
    1c42:	d801      	bhi.n	1c48 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1c44:	69fb      	ldr	r3, [r7, #28]
    1c46:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1c48:	68fb      	ldr	r3, [r7, #12]
    1c4a:	685b      	ldr	r3, [r3, #4]
    1c4c:	f04f 0201 	mov.w	r2, #1
    1c50:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1c54:	68fb      	ldr	r3, [r7, #12]
    1c56:	681b      	ldr	r3, [r3, #0]
    1c58:	8afa      	ldrh	r2, [r7, #22]
    1c5a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1c5e:	b292      	uxth	r2, r2
    1c60:	b2d2      	uxtb	r2, r2
    1c62:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1c64:	68fb      	ldr	r3, [r7, #12]
    1c66:	681b      	ldr	r3, [r3, #0]
    1c68:	8afa      	ldrh	r2, [r7, #22]
    1c6a:	b2d2      	uxtb	r2, r2
    1c6c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1c6e:	68fb      	ldr	r3, [r7, #12]
    1c70:	685b      	ldr	r3, [r3, #4]
    1c72:	f04f 0200 	mov.w	r2, #0
    1c76:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1c7a:	68fb      	ldr	r3, [r7, #12]
    1c7c:	681b      	ldr	r3, [r3, #0]
    1c7e:	79fa      	ldrb	r2, [r7, #7]
    1c80:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1c82:	68fb      	ldr	r3, [r7, #12]
    1c84:	681b      	ldr	r3, [r3, #0]
    1c86:	f04f 020e 	mov.w	r2, #14
    1c8a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1c8c:	68fb      	ldr	r3, [r7, #12]
    1c8e:	685b      	ldr	r3, [r3, #4]
    1c90:	f04f 0200 	mov.w	r2, #0
    1c94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1c98:	68fb      	ldr	r3, [r7, #12]
    1c9a:	f04f 0200 	mov.w	r2, #0
    1c9e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1ca0:	68fb      	ldr	r3, [r7, #12]
    1ca2:	f04f 0200 	mov.w	r2, #0
    1ca6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1ca8:	68fb      	ldr	r3, [r7, #12]
    1caa:	f04f 0200 	mov.w	r2, #0
    1cae:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1cb0:	68fb      	ldr	r3, [r7, #12]
    1cb2:	f04f 0200 	mov.w	r2, #0
    1cb6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1cb8:	68fa      	ldr	r2, [r7, #12]
    1cba:	f242 23d5 	movw	r3, #8917	; 0x22d5
    1cbe:	f2c0 0300 	movt	r3, #0
    1cc2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1cc4:	68fb      	ldr	r3, [r7, #12]
    1cc6:	f04f 0200 	mov.w	r2, #0
    1cca:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1ccc:	68fb      	ldr	r3, [r7, #12]
    1cce:	f04f 0200 	mov.w	r2, #0
    1cd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1cd4:	68fb      	ldr	r3, [r7, #12]
    1cd6:	f04f 0200 	mov.w	r2, #0
    1cda:	729a      	strb	r2, [r3, #10]
}
    1cdc:	f107 0720 	add.w	r7, r7, #32
    1ce0:	46bd      	mov	sp, r7
    1ce2:	bd80      	pop	{r7, pc}

00001ce4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1ce4:	b480      	push	{r7}
    1ce6:	b089      	sub	sp, #36	; 0x24
    1ce8:	af00      	add	r7, sp, #0
    1cea:	60f8      	str	r0, [r7, #12]
    1cec:	60b9      	str	r1, [r7, #8]
    1cee:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1cf0:	f04f 0300 	mov.w	r3, #0
    1cf4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1cf6:	68fa      	ldr	r2, [r7, #12]
    1cf8:	f64a 1378 	movw	r3, #43384	; 0xa978
    1cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d00:	429a      	cmp	r2, r3
    1d02:	d007      	beq.n	1d14 <MSS_UART_polled_tx+0x30>
    1d04:	68fa      	ldr	r2, [r7, #12]
    1d06:	f64a 1350 	movw	r3, #43344	; 0xa950
    1d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d0e:	429a      	cmp	r2, r3
    1d10:	d000      	beq.n	1d14 <MSS_UART_polled_tx+0x30>
    1d12:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1d14:	68bb      	ldr	r3, [r7, #8]
    1d16:	2b00      	cmp	r3, #0
    1d18:	d100      	bne.n	1d1c <MSS_UART_polled_tx+0x38>
    1d1a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1d1c:	687b      	ldr	r3, [r7, #4]
    1d1e:	2b00      	cmp	r3, #0
    1d20:	d100      	bne.n	1d24 <MSS_UART_polled_tx+0x40>
    1d22:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d24:	68fa      	ldr	r2, [r7, #12]
    1d26:	f64a 1378 	movw	r3, #43384	; 0xa978
    1d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d2e:	429a      	cmp	r2, r3
    1d30:	d006      	beq.n	1d40 <MSS_UART_polled_tx+0x5c>
    1d32:	68fa      	ldr	r2, [r7, #12]
    1d34:	f64a 1350 	movw	r3, #43344	; 0xa950
    1d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d3c:	429a      	cmp	r2, r3
    1d3e:	d13d      	bne.n	1dbc <MSS_UART_polled_tx+0xd8>
    1d40:	68bb      	ldr	r3, [r7, #8]
    1d42:	2b00      	cmp	r3, #0
    1d44:	d03a      	beq.n	1dbc <MSS_UART_polled_tx+0xd8>
    1d46:	687b      	ldr	r3, [r7, #4]
    1d48:	2b00      	cmp	r3, #0
    1d4a:	d037      	beq.n	1dbc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1d4c:	68fb      	ldr	r3, [r7, #12]
    1d4e:	681b      	ldr	r3, [r3, #0]
    1d50:	7d1b      	ldrb	r3, [r3, #20]
    1d52:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1d54:	68fb      	ldr	r3, [r7, #12]
    1d56:	7a9a      	ldrb	r2, [r3, #10]
    1d58:	7efb      	ldrb	r3, [r7, #27]
    1d5a:	ea42 0303 	orr.w	r3, r2, r3
    1d5e:	b2da      	uxtb	r2, r3
    1d60:	68fb      	ldr	r3, [r7, #12]
    1d62:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1d64:	7efb      	ldrb	r3, [r7, #27]
    1d66:	f003 0320 	and.w	r3, r3, #32
    1d6a:	2b00      	cmp	r3, #0
    1d6c:	d023      	beq.n	1db6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1d6e:	f04f 0310 	mov.w	r3, #16
    1d72:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1d74:	687b      	ldr	r3, [r7, #4]
    1d76:	2b0f      	cmp	r3, #15
    1d78:	d801      	bhi.n	1d7e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1d7e:	f04f 0300 	mov.w	r3, #0
    1d82:	617b      	str	r3, [r7, #20]
    1d84:	e00e      	b.n	1da4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1d86:	68fb      	ldr	r3, [r7, #12]
    1d88:	681b      	ldr	r3, [r3, #0]
    1d8a:	68b9      	ldr	r1, [r7, #8]
    1d8c:	693a      	ldr	r2, [r7, #16]
    1d8e:	440a      	add	r2, r1
    1d90:	7812      	ldrb	r2, [r2, #0]
    1d92:	701a      	strb	r2, [r3, #0]
    1d94:	693b      	ldr	r3, [r7, #16]
    1d96:	f103 0301 	add.w	r3, r3, #1
    1d9a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1d9c:	697b      	ldr	r3, [r7, #20]
    1d9e:	f103 0301 	add.w	r3, r3, #1
    1da2:	617b      	str	r3, [r7, #20]
    1da4:	697a      	ldr	r2, [r7, #20]
    1da6:	69fb      	ldr	r3, [r7, #28]
    1da8:	429a      	cmp	r2, r3
    1daa:	d3ec      	bcc.n	1d86 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1dac:	687a      	ldr	r2, [r7, #4]
    1dae:	697b      	ldr	r3, [r7, #20]
    1db0:	ebc3 0302 	rsb	r3, r3, r2
    1db4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1db6:	687b      	ldr	r3, [r7, #4]
    1db8:	2b00      	cmp	r3, #0
    1dba:	d1c7      	bne.n	1d4c <MSS_UART_polled_tx+0x68>
    }
}
    1dbc:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1dc0:	46bd      	mov	sp, r7
    1dc2:	bc80      	pop	{r7}
    1dc4:	4770      	bx	lr
    1dc6:	bf00      	nop

00001dc8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1dc8:	b480      	push	{r7}
    1dca:	b087      	sub	sp, #28
    1dcc:	af00      	add	r7, sp, #0
    1dce:	6078      	str	r0, [r7, #4]
    1dd0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1dd2:	f04f 0300 	mov.w	r3, #0
    1dd6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1dd8:	687a      	ldr	r2, [r7, #4]
    1dda:	f64a 1378 	movw	r3, #43384	; 0xa978
    1dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de2:	429a      	cmp	r2, r3
    1de4:	d007      	beq.n	1df6 <MSS_UART_polled_tx_string+0x2e>
    1de6:	687a      	ldr	r2, [r7, #4]
    1de8:	f64a 1350 	movw	r3, #43344	; 0xa950
    1dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df0:	429a      	cmp	r2, r3
    1df2:	d000      	beq.n	1df6 <MSS_UART_polled_tx_string+0x2e>
    1df4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1df6:	683b      	ldr	r3, [r7, #0]
    1df8:	2b00      	cmp	r3, #0
    1dfa:	d100      	bne.n	1dfe <MSS_UART_polled_tx_string+0x36>
    1dfc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1dfe:	687a      	ldr	r2, [r7, #4]
    1e00:	f64a 1378 	movw	r3, #43384	; 0xa978
    1e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e08:	429a      	cmp	r2, r3
    1e0a:	d006      	beq.n	1e1a <MSS_UART_polled_tx_string+0x52>
    1e0c:	687a      	ldr	r2, [r7, #4]
    1e0e:	f64a 1350 	movw	r3, #43344	; 0xa950
    1e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e16:	429a      	cmp	r2, r3
    1e18:	d138      	bne.n	1e8c <MSS_UART_polled_tx_string+0xc4>
    1e1a:	683b      	ldr	r3, [r7, #0]
    1e1c:	2b00      	cmp	r3, #0
    1e1e:	d035      	beq.n	1e8c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1e20:	683a      	ldr	r2, [r7, #0]
    1e22:	68bb      	ldr	r3, [r7, #8]
    1e24:	4413      	add	r3, r2
    1e26:	781b      	ldrb	r3, [r3, #0]
    1e28:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1e2a:	e02c      	b.n	1e86 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1e2c:	687b      	ldr	r3, [r7, #4]
    1e2e:	681b      	ldr	r3, [r3, #0]
    1e30:	7d1b      	ldrb	r3, [r3, #20]
    1e32:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1e34:	687b      	ldr	r3, [r7, #4]
    1e36:	7a9a      	ldrb	r2, [r3, #10]
    1e38:	7dfb      	ldrb	r3, [r7, #23]
    1e3a:	ea42 0303 	orr.w	r3, r2, r3
    1e3e:	b2da      	uxtb	r2, r3
    1e40:	687b      	ldr	r3, [r7, #4]
    1e42:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1e44:	7dfb      	ldrb	r3, [r7, #23]
    1e46:	f003 0320 	and.w	r3, r3, #32
    1e4a:	2b00      	cmp	r3, #0
    1e4c:	d0ee      	beq.n	1e2c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1e4e:	f04f 0300 	mov.w	r3, #0
    1e52:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1e54:	e011      	b.n	1e7a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1e56:	687b      	ldr	r3, [r7, #4]
    1e58:	681b      	ldr	r3, [r3, #0]
    1e5a:	693a      	ldr	r2, [r7, #16]
    1e5c:	b2d2      	uxtb	r2, r2
    1e5e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1e60:	68fb      	ldr	r3, [r7, #12]
    1e62:	f103 0301 	add.w	r3, r3, #1
    1e66:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1e68:	68bb      	ldr	r3, [r7, #8]
    1e6a:	f103 0301 	add.w	r3, r3, #1
    1e6e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1e70:	683a      	ldr	r2, [r7, #0]
    1e72:	68bb      	ldr	r3, [r7, #8]
    1e74:	4413      	add	r3, r2
    1e76:	781b      	ldrb	r3, [r3, #0]
    1e78:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1e7a:	693b      	ldr	r3, [r7, #16]
    1e7c:	2b00      	cmp	r3, #0
    1e7e:	d002      	beq.n	1e86 <MSS_UART_polled_tx_string+0xbe>
    1e80:	68fb      	ldr	r3, [r7, #12]
    1e82:	2b0f      	cmp	r3, #15
    1e84:	d9e7      	bls.n	1e56 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1e86:	693b      	ldr	r3, [r7, #16]
    1e88:	2b00      	cmp	r3, #0
    1e8a:	d1cf      	bne.n	1e2c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1e8c:	f107 071c 	add.w	r7, r7, #28
    1e90:	46bd      	mov	sp, r7
    1e92:	bc80      	pop	{r7}
    1e94:	4770      	bx	lr
    1e96:	bf00      	nop

00001e98 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1e98:	b580      	push	{r7, lr}
    1e9a:	b084      	sub	sp, #16
    1e9c:	af00      	add	r7, sp, #0
    1e9e:	60f8      	str	r0, [r7, #12]
    1ea0:	60b9      	str	r1, [r7, #8]
    1ea2:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ea4:	68fa      	ldr	r2, [r7, #12]
    1ea6:	f64a 1378 	movw	r3, #43384	; 0xa978
    1eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eae:	429a      	cmp	r2, r3
    1eb0:	d007      	beq.n	1ec2 <MSS_UART_irq_tx+0x2a>
    1eb2:	68fa      	ldr	r2, [r7, #12]
    1eb4:	f64a 1350 	movw	r3, #43344	; 0xa950
    1eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ebc:	429a      	cmp	r2, r3
    1ebe:	d000      	beq.n	1ec2 <MSS_UART_irq_tx+0x2a>
    1ec0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1ec2:	68bb      	ldr	r3, [r7, #8]
    1ec4:	2b00      	cmp	r3, #0
    1ec6:	d100      	bne.n	1eca <MSS_UART_irq_tx+0x32>
    1ec8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1eca:	687b      	ldr	r3, [r7, #4]
    1ecc:	2b00      	cmp	r3, #0
    1ece:	d100      	bne.n	1ed2 <MSS_UART_irq_tx+0x3a>
    1ed0:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1ed2:	687b      	ldr	r3, [r7, #4]
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d032      	beq.n	1f3e <MSS_UART_irq_tx+0xa6>
    1ed8:	68bb      	ldr	r3, [r7, #8]
    1eda:	2b00      	cmp	r3, #0
    1edc:	d02f      	beq.n	1f3e <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1ede:	68fa      	ldr	r2, [r7, #12]
    1ee0:	f64a 1378 	movw	r3, #43384	; 0xa978
    1ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee8:	429a      	cmp	r2, r3
    1eea:	d006      	beq.n	1efa <MSS_UART_irq_tx+0x62>
    1eec:	68fa      	ldr	r2, [r7, #12]
    1eee:	f64a 1350 	movw	r3, #43344	; 0xa950
    1ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef6:	429a      	cmp	r2, r3
    1ef8:	d121      	bne.n	1f3e <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1efa:	68fb      	ldr	r3, [r7, #12]
    1efc:	68ba      	ldr	r2, [r7, #8]
    1efe:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    1f00:	68fb      	ldr	r3, [r7, #12]
    1f02:	687a      	ldr	r2, [r7, #4]
    1f04:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    1f06:	68fb      	ldr	r3, [r7, #12]
    1f08:	f04f 0200 	mov.w	r2, #0
    1f0c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1f0e:	68fb      	ldr	r3, [r7, #12]
    1f10:	891b      	ldrh	r3, [r3, #8]
    1f12:	b21b      	sxth	r3, r3
    1f14:	4618      	mov	r0, r3
    1f16:	f7ff fdc5 	bl	1aa4 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    1f1a:	68fa      	ldr	r2, [r7, #12]
    1f1c:	f242 23d5 	movw	r3, #8917	; 0x22d5
    1f20:	f2c0 0300 	movt	r3, #0
    1f24:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1f26:	68fb      	ldr	r3, [r7, #12]
    1f28:	685b      	ldr	r3, [r3, #4]
    1f2a:	f04f 0201 	mov.w	r2, #1
    1f2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1f32:	68fb      	ldr	r3, [r7, #12]
    1f34:	891b      	ldrh	r3, [r3, #8]
    1f36:	b21b      	sxth	r3, r3
    1f38:	4618      	mov	r0, r3
    1f3a:	f7ff fd79 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    1f3e:	f107 0710 	add.w	r7, r7, #16
    1f42:	46bd      	mov	sp, r7
    1f44:	bd80      	pop	{r7, pc}
    1f46:	bf00      	nop

00001f48 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    1f48:	b480      	push	{r7}
    1f4a:	b085      	sub	sp, #20
    1f4c:	af00      	add	r7, sp, #0
    1f4e:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    1f50:	f04f 0300 	mov.w	r3, #0
    1f54:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    1f56:	f04f 0300 	mov.w	r3, #0
    1f5a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f5c:	687a      	ldr	r2, [r7, #4]
    1f5e:	f64a 1378 	movw	r3, #43384	; 0xa978
    1f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f66:	429a      	cmp	r2, r3
    1f68:	d007      	beq.n	1f7a <MSS_UART_tx_complete+0x32>
    1f6a:	687a      	ldr	r2, [r7, #4]
    1f6c:	f64a 1350 	movw	r3, #43344	; 0xa950
    1f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f74:	429a      	cmp	r2, r3
    1f76:	d000      	beq.n	1f7a <MSS_UART_tx_complete+0x32>
    1f78:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1f7a:	687a      	ldr	r2, [r7, #4]
    1f7c:	f64a 1378 	movw	r3, #43384	; 0xa978
    1f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f84:	429a      	cmp	r2, r3
    1f86:	d006      	beq.n	1f96 <MSS_UART_tx_complete+0x4e>
    1f88:	687a      	ldr	r2, [r7, #4]
    1f8a:	f64a 1350 	movw	r3, #43344	; 0xa950
    1f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f92:	429a      	cmp	r2, r3
    1f94:	d117      	bne.n	1fc6 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1f96:	687b      	ldr	r3, [r7, #4]
    1f98:	681b      	ldr	r3, [r3, #0]
    1f9a:	7d1b      	ldrb	r3, [r3, #20]
    1f9c:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    1f9e:	687b      	ldr	r3, [r7, #4]
    1fa0:	7a9a      	ldrb	r2, [r3, #10]
    1fa2:	7bfb      	ldrb	r3, [r7, #15]
    1fa4:	ea42 0303 	orr.w	r3, r2, r3
    1fa8:	b2da      	uxtb	r2, r3
    1faa:	687b      	ldr	r3, [r7, #4]
    1fac:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    1fae:	687b      	ldr	r3, [r7, #4]
    1fb0:	691b      	ldr	r3, [r3, #16]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d107      	bne.n	1fc6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    1fb6:	7bfb      	ldrb	r3, [r7, #15]
    1fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d002      	beq.n	1fc6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    1fc0:	f04f 0301 	mov.w	r3, #1
    1fc4:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    1fc6:	7bbb      	ldrb	r3, [r7, #14]
    1fc8:	b25b      	sxtb	r3, r3
}
    1fca:	4618      	mov	r0, r3
    1fcc:	f107 0714 	add.w	r7, r7, #20
    1fd0:	46bd      	mov	sp, r7
    1fd2:	bc80      	pop	{r7}
    1fd4:	4770      	bx	lr
    1fd6:	bf00      	nop

00001fd8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1fd8:	b480      	push	{r7}
    1fda:	b087      	sub	sp, #28
    1fdc:	af00      	add	r7, sp, #0
    1fde:	60f8      	str	r0, [r7, #12]
    1fe0:	60b9      	str	r1, [r7, #8]
    1fe2:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1fe4:	f04f 0300 	mov.w	r3, #0
    1fe8:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1fea:	f04f 0300 	mov.w	r3, #0
    1fee:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ff0:	68fa      	ldr	r2, [r7, #12]
    1ff2:	f64a 1378 	movw	r3, #43384	; 0xa978
    1ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ffa:	429a      	cmp	r2, r3
    1ffc:	d007      	beq.n	200e <MAIN_STACK_SIZE+0xe>
    1ffe:	68fa      	ldr	r2, [r7, #12]
    2000:	f64a 1350 	movw	r3, #43344	; 0xa950
    2004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2008:	429a      	cmp	r2, r3
    200a:	d000      	beq.n	200e <MAIN_STACK_SIZE+0xe>
    200c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    200e:	68bb      	ldr	r3, [r7, #8]
    2010:	2b00      	cmp	r3, #0
    2012:	d100      	bne.n	2016 <MAIN_STACK_SIZE+0x16>
    2014:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2016:	687b      	ldr	r3, [r7, #4]
    2018:	2b00      	cmp	r3, #0
    201a:	d100      	bne.n	201e <MAIN_STACK_SIZE+0x1e>
    201c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    201e:	68fa      	ldr	r2, [r7, #12]
    2020:	f64a 1378 	movw	r3, #43384	; 0xa978
    2024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2028:	429a      	cmp	r2, r3
    202a:	d006      	beq.n	203a <MAIN_STACK_SIZE+0x3a>
    202c:	68fa      	ldr	r2, [r7, #12]
    202e:	f64a 1350 	movw	r3, #43344	; 0xa950
    2032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2036:	429a      	cmp	r2, r3
    2038:	d134      	bne.n	20a4 <MAIN_STACK_SIZE+0xa4>
    203a:	68bb      	ldr	r3, [r7, #8]
    203c:	2b00      	cmp	r3, #0
    203e:	d031      	beq.n	20a4 <MAIN_STACK_SIZE+0xa4>
    2040:	687b      	ldr	r3, [r7, #4]
    2042:	2b00      	cmp	r3, #0
    2044:	d02e      	beq.n	20a4 <MAIN_STACK_SIZE+0xa4>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2046:	68fb      	ldr	r3, [r7, #12]
    2048:	681b      	ldr	r3, [r3, #0]
    204a:	7d1b      	ldrb	r3, [r3, #20]
    204c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    204e:	68fb      	ldr	r3, [r7, #12]
    2050:	7a9a      	ldrb	r2, [r3, #10]
    2052:	7dfb      	ldrb	r3, [r7, #23]
    2054:	ea42 0303 	orr.w	r3, r2, r3
    2058:	b2da      	uxtb	r2, r3
    205a:	68fb      	ldr	r3, [r7, #12]
    205c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    205e:	e017      	b.n	2090 <MAIN_STACK_SIZE+0x90>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2060:	68ba      	ldr	r2, [r7, #8]
    2062:	693b      	ldr	r3, [r7, #16]
    2064:	4413      	add	r3, r2
    2066:	68fa      	ldr	r2, [r7, #12]
    2068:	6812      	ldr	r2, [r2, #0]
    206a:	7812      	ldrb	r2, [r2, #0]
    206c:	b2d2      	uxtb	r2, r2
    206e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2070:	693b      	ldr	r3, [r7, #16]
    2072:	f103 0301 	add.w	r3, r3, #1
    2076:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2078:	68fb      	ldr	r3, [r7, #12]
    207a:	681b      	ldr	r3, [r3, #0]
    207c:	7d1b      	ldrb	r3, [r3, #20]
    207e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	7a9a      	ldrb	r2, [r3, #10]
    2084:	7dfb      	ldrb	r3, [r7, #23]
    2086:	ea42 0303 	orr.w	r3, r2, r3
    208a:	b2da      	uxtb	r2, r3
    208c:	68fb      	ldr	r3, [r7, #12]
    208e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2090:	7dfb      	ldrb	r3, [r7, #23]
    2092:	f003 0301 	and.w	r3, r3, #1
    2096:	b2db      	uxtb	r3, r3
    2098:	2b00      	cmp	r3, #0
    209a:	d003      	beq.n	20a4 <MAIN_STACK_SIZE+0xa4>
    209c:	693a      	ldr	r2, [r7, #16]
    209e:	687b      	ldr	r3, [r7, #4]
    20a0:	429a      	cmp	r2, r3
    20a2:	d3dd      	bcc.n	2060 <MAIN_STACK_SIZE+0x60>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    20a4:	693b      	ldr	r3, [r7, #16]
}
    20a6:	4618      	mov	r0, r3
    20a8:	f107 071c 	add.w	r7, r7, #28
    20ac:	46bd      	mov	sp, r7
    20ae:	bc80      	pop	{r7}
    20b0:	4770      	bx	lr
    20b2:	bf00      	nop

000020b4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    20b4:	b580      	push	{r7, lr}
    20b6:	b082      	sub	sp, #8
    20b8:	af00      	add	r7, sp, #0
    20ba:	6078      	str	r0, [r7, #4]
    20bc:	460b      	mov	r3, r1
    20be:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20c0:	687a      	ldr	r2, [r7, #4]
    20c2:	f64a 1378 	movw	r3, #43384	; 0xa978
    20c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ca:	429a      	cmp	r2, r3
    20cc:	d007      	beq.n	20de <MSS_UART_enable_irq+0x2a>
    20ce:	687a      	ldr	r2, [r7, #4]
    20d0:	f64a 1350 	movw	r3, #43344	; 0xa950
    20d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d8:	429a      	cmp	r2, r3
    20da:	d000      	beq.n	20de <MSS_UART_enable_irq+0x2a>
    20dc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    20de:	687a      	ldr	r2, [r7, #4]
    20e0:	f64a 1378 	movw	r3, #43384	; 0xa978
    20e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e8:	429a      	cmp	r2, r3
    20ea:	d006      	beq.n	20fa <MSS_UART_enable_irq+0x46>
    20ec:	687a      	ldr	r2, [r7, #4]
    20ee:	f64a 1350 	movw	r3, #43344	; 0xa950
    20f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f6:	429a      	cmp	r2, r3
    20f8:	d116      	bne.n	2128 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	891b      	ldrh	r3, [r3, #8]
    20fe:	b21b      	sxth	r3, r3
    2100:	4618      	mov	r0, r3
    2102:	f7ff fccf 	bl	1aa4 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2106:	687b      	ldr	r3, [r7, #4]
    2108:	681b      	ldr	r3, [r3, #0]
    210a:	687a      	ldr	r2, [r7, #4]
    210c:	6812      	ldr	r2, [r2, #0]
    210e:	7912      	ldrb	r2, [r2, #4]
    2110:	b2d1      	uxtb	r1, r2
    2112:	78fa      	ldrb	r2, [r7, #3]
    2114:	ea41 0202 	orr.w	r2, r1, r2
    2118:	b2d2      	uxtb	r2, r2
    211a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	891b      	ldrh	r3, [r3, #8]
    2120:	b21b      	sxth	r3, r3
    2122:	4618      	mov	r0, r3
    2124:	f7ff fc84 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    2128:	f107 0708 	add.w	r7, r7, #8
    212c:	46bd      	mov	sp, r7
    212e:	bd80      	pop	{r7, pc}

00002130 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2130:	b580      	push	{r7, lr}
    2132:	b082      	sub	sp, #8
    2134:	af00      	add	r7, sp, #0
    2136:	6078      	str	r0, [r7, #4]
    2138:	460b      	mov	r3, r1
    213a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    213c:	687a      	ldr	r2, [r7, #4]
    213e:	f64a 1378 	movw	r3, #43384	; 0xa978
    2142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2146:	429a      	cmp	r2, r3
    2148:	d007      	beq.n	215a <MSS_UART_disable_irq+0x2a>
    214a:	687a      	ldr	r2, [r7, #4]
    214c:	f64a 1350 	movw	r3, #43344	; 0xa950
    2150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2154:	429a      	cmp	r2, r3
    2156:	d000      	beq.n	215a <MSS_UART_disable_irq+0x2a>
    2158:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    215a:	687a      	ldr	r2, [r7, #4]
    215c:	f64a 1378 	movw	r3, #43384	; 0xa978
    2160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2164:	429a      	cmp	r2, r3
    2166:	d006      	beq.n	2176 <MSS_UART_disable_irq+0x46>
    2168:	687a      	ldr	r2, [r7, #4]
    216a:	f64a 1350 	movw	r3, #43344	; 0xa950
    216e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2172:	429a      	cmp	r2, r3
    2174:	d11c      	bne.n	21b0 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2176:	687b      	ldr	r3, [r7, #4]
    2178:	681b      	ldr	r3, [r3, #0]
    217a:	687a      	ldr	r2, [r7, #4]
    217c:	6812      	ldr	r2, [r2, #0]
    217e:	7912      	ldrb	r2, [r2, #4]
    2180:	b2d1      	uxtb	r1, r2
    2182:	78fa      	ldrb	r2, [r7, #3]
    2184:	ea6f 0202 	mvn.w	r2, r2
    2188:	b2d2      	uxtb	r2, r2
    218a:	ea01 0202 	and.w	r2, r1, r2
    218e:	b2d2      	uxtb	r2, r2
    2190:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2192:	687b      	ldr	r3, [r7, #4]
    2194:	891b      	ldrh	r3, [r3, #8]
    2196:	b21b      	sxth	r3, r3
    2198:	4618      	mov	r0, r3
    219a:	f7ff fc83 	bl	1aa4 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    219e:	78fb      	ldrb	r3, [r7, #3]
    21a0:	2b0f      	cmp	r3, #15
    21a2:	d105      	bne.n	21b0 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    21a4:	687b      	ldr	r3, [r7, #4]
    21a6:	891b      	ldrh	r3, [r3, #8]
    21a8:	b21b      	sxth	r3, r3
    21aa:	4618      	mov	r0, r3
    21ac:	f7ff fc5c 	bl	1a68 <NVIC_DisableIRQ>

        }
    }
}
    21b0:	f107 0708 	add.w	r7, r7, #8
    21b4:	46bd      	mov	sp, r7
    21b6:	bd80      	pop	{r7, pc}

000021b8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    21b8:	b580      	push	{r7, lr}
    21ba:	b084      	sub	sp, #16
    21bc:	af00      	add	r7, sp, #0
    21be:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    21c0:	687a      	ldr	r2, [r7, #4]
    21c2:	f64a 1378 	movw	r3, #43384	; 0xa978
    21c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ca:	429a      	cmp	r2, r3
    21cc:	d007      	beq.n	21de <MSS_UART_isr+0x26>
    21ce:	687a      	ldr	r2, [r7, #4]
    21d0:	f64a 1350 	movw	r3, #43344	; 0xa950
    21d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d8:	429a      	cmp	r2, r3
    21da:	d000      	beq.n	21de <MSS_UART_isr+0x26>
    21dc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21de:	687a      	ldr	r2, [r7, #4]
    21e0:	f64a 1378 	movw	r3, #43384	; 0xa978
    21e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21e8:	429a      	cmp	r2, r3
    21ea:	d006      	beq.n	21fa <MSS_UART_isr+0x42>
    21ec:	687a      	ldr	r2, [r7, #4]
    21ee:	f64a 1350 	movw	r3, #43344	; 0xa950
    21f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21f6:	429a      	cmp	r2, r3
    21f8:	d167      	bne.n	22ca <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    21fa:	687b      	ldr	r3, [r7, #4]
    21fc:	681b      	ldr	r3, [r3, #0]
    21fe:	7a1b      	ldrb	r3, [r3, #8]
    2200:	b2db      	uxtb	r3, r3
    2202:	f003 030f 	and.w	r3, r3, #15
    2206:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2208:	7bfb      	ldrb	r3, [r7, #15]
    220a:	2b0c      	cmp	r3, #12
    220c:	d854      	bhi.n	22b8 <MSS_UART_isr+0x100>
    220e:	a201      	add	r2, pc, #4	; (adr r2, 2214 <MSS_UART_isr+0x5c>)
    2210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2214:	00002249 	.word	0x00002249
    2218:	000022b9 	.word	0x000022b9
    221c:	00002265 	.word	0x00002265
    2220:	000022b9 	.word	0x000022b9
    2224:	00002281 	.word	0x00002281
    2228:	000022b9 	.word	0x000022b9
    222c:	0000229d 	.word	0x0000229d
    2230:	000022b9 	.word	0x000022b9
    2234:	000022b9 	.word	0x000022b9
    2238:	000022b9 	.word	0x000022b9
    223c:	000022b9 	.word	0x000022b9
    2240:	000022b9 	.word	0x000022b9
    2244:	00002281 	.word	0x00002281
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2248:	687b      	ldr	r3, [r7, #4]
    224a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    224c:	2b00      	cmp	r3, #0
    224e:	d100      	bne.n	2252 <MSS_UART_isr+0x9a>
    2250:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2252:	687b      	ldr	r3, [r7, #4]
    2254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2256:	2b00      	cmp	r3, #0
    2258:	d030      	beq.n	22bc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    225a:	687b      	ldr	r3, [r7, #4]
    225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    225e:	6878      	ldr	r0, [r7, #4]
    2260:	4798      	blx	r3
                }
            }
            break;
    2262:	e032      	b.n	22ca <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	6a1b      	ldr	r3, [r3, #32]
    2268:	2b00      	cmp	r3, #0
    226a:	d100      	bne.n	226e <MSS_UART_isr+0xb6>
    226c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    226e:	687b      	ldr	r3, [r7, #4]
    2270:	6a1b      	ldr	r3, [r3, #32]
    2272:	2b00      	cmp	r3, #0
    2274:	d024      	beq.n	22c0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	6a1b      	ldr	r3, [r3, #32]
    227a:	6878      	ldr	r0, [r7, #4]
    227c:	4798      	blx	r3
                }
            }
            break;
    227e:	e024      	b.n	22ca <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2280:	687b      	ldr	r3, [r7, #4]
    2282:	69db      	ldr	r3, [r3, #28]
    2284:	2b00      	cmp	r3, #0
    2286:	d100      	bne.n	228a <MSS_UART_isr+0xd2>
    2288:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	69db      	ldr	r3, [r3, #28]
    228e:	2b00      	cmp	r3, #0
    2290:	d018      	beq.n	22c4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2292:	687b      	ldr	r3, [r7, #4]
    2294:	69db      	ldr	r3, [r3, #28]
    2296:	6878      	ldr	r0, [r7, #4]
    2298:	4798      	blx	r3
                }
            }
            break;
    229a:	e016      	b.n	22ca <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    229c:	687b      	ldr	r3, [r7, #4]
    229e:	699b      	ldr	r3, [r3, #24]
    22a0:	2b00      	cmp	r3, #0
    22a2:	d100      	bne.n	22a6 <MSS_UART_isr+0xee>
    22a4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    22a6:	687b      	ldr	r3, [r7, #4]
    22a8:	699b      	ldr	r3, [r3, #24]
    22aa:	2b00      	cmp	r3, #0
    22ac:	d00c      	beq.n	22c8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    22ae:	687b      	ldr	r3, [r7, #4]
    22b0:	699b      	ldr	r3, [r3, #24]
    22b2:	6878      	ldr	r0, [r7, #4]
    22b4:	4798      	blx	r3
                }
            }
            break;
    22b6:	e008      	b.n	22ca <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    22b8:	be00      	bkpt	0x0000
    22ba:	e006      	b.n	22ca <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    22bc:	bf00      	nop
    22be:	e004      	b.n	22ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    22c0:	bf00      	nop
    22c2:	e002      	b.n	22ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    22c4:	bf00      	nop
    22c6:	e000      	b.n	22ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    22c8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    22ca:	f107 0710 	add.w	r7, r7, #16
    22ce:	46bd      	mov	sp, r7
    22d0:	bd80      	pop	{r7, pc}
    22d2:	bf00      	nop

000022d4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    22d4:	b480      	push	{r7}
    22d6:	b087      	sub	sp, #28
    22d8:	af00      	add	r7, sp, #0
    22da:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22dc:	687a      	ldr	r2, [r7, #4]
    22de:	f64a 1378 	movw	r3, #43384	; 0xa978
    22e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e6:	429a      	cmp	r2, r3
    22e8:	d007      	beq.n	22fa <default_tx_handler+0x26>
    22ea:	687a      	ldr	r2, [r7, #4]
    22ec:	f64a 1350 	movw	r3, #43344	; 0xa950
    22f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f4:	429a      	cmp	r2, r3
    22f6:	d000      	beq.n	22fa <default_tx_handler+0x26>
    22f8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    22fa:	687b      	ldr	r3, [r7, #4]
    22fc:	68db      	ldr	r3, [r3, #12]
    22fe:	2b00      	cmp	r3, #0
    2300:	d100      	bne.n	2304 <default_tx_handler+0x30>
    2302:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2304:	687b      	ldr	r3, [r7, #4]
    2306:	691b      	ldr	r3, [r3, #16]
    2308:	2b00      	cmp	r3, #0
    230a:	d100      	bne.n	230e <default_tx_handler+0x3a>
    230c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    230e:	687a      	ldr	r2, [r7, #4]
    2310:	f64a 1378 	movw	r3, #43384	; 0xa978
    2314:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2318:	429a      	cmp	r2, r3
    231a:	d006      	beq.n	232a <default_tx_handler+0x56>
    231c:	687a      	ldr	r2, [r7, #4]
    231e:	f64a 1350 	movw	r3, #43344	; 0xa950
    2322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2326:	429a      	cmp	r2, r3
    2328:	d152      	bne.n	23d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    232a:	687b      	ldr	r3, [r7, #4]
    232c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    232e:	2b00      	cmp	r3, #0
    2330:	d04e      	beq.n	23d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2332:	687b      	ldr	r3, [r7, #4]
    2334:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2336:	2b00      	cmp	r3, #0
    2338:	d04a      	beq.n	23d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	681b      	ldr	r3, [r3, #0]
    233e:	7d1b      	ldrb	r3, [r3, #20]
    2340:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2342:	687b      	ldr	r3, [r7, #4]
    2344:	7a9a      	ldrb	r2, [r3, #10]
    2346:	7afb      	ldrb	r3, [r7, #11]
    2348:	ea42 0303 	orr.w	r3, r2, r3
    234c:	b2da      	uxtb	r2, r3
    234e:	687b      	ldr	r3, [r7, #4]
    2350:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2352:	7afb      	ldrb	r3, [r7, #11]
    2354:	f003 0320 	and.w	r3, r3, #32
    2358:	2b00      	cmp	r3, #0
    235a:	d029      	beq.n	23b0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    235c:	f04f 0310 	mov.w	r3, #16
    2360:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2362:	687b      	ldr	r3, [r7, #4]
    2364:	691a      	ldr	r2, [r3, #16]
    2366:	687b      	ldr	r3, [r7, #4]
    2368:	695b      	ldr	r3, [r3, #20]
    236a:	ebc3 0302 	rsb	r3, r3, r2
    236e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2370:	697b      	ldr	r3, [r7, #20]
    2372:	2b0f      	cmp	r3, #15
    2374:	d801      	bhi.n	237a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2376:	697b      	ldr	r3, [r7, #20]
    2378:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    237a:	f04f 0300 	mov.w	r3, #0
    237e:	60fb      	str	r3, [r7, #12]
    2380:	e012      	b.n	23a8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2382:	687b      	ldr	r3, [r7, #4]
    2384:	681b      	ldr	r3, [r3, #0]
    2386:	687a      	ldr	r2, [r7, #4]
    2388:	68d1      	ldr	r1, [r2, #12]
    238a:	687a      	ldr	r2, [r7, #4]
    238c:	6952      	ldr	r2, [r2, #20]
    238e:	440a      	add	r2, r1
    2390:	7812      	ldrb	r2, [r2, #0]
    2392:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	695b      	ldr	r3, [r3, #20]
    2398:	f103 0201 	add.w	r2, r3, #1
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    23a0:	68fb      	ldr	r3, [r7, #12]
    23a2:	f103 0301 	add.w	r3, r3, #1
    23a6:	60fb      	str	r3, [r7, #12]
    23a8:	68fa      	ldr	r2, [r7, #12]
    23aa:	693b      	ldr	r3, [r7, #16]
    23ac:	429a      	cmp	r2, r3
    23ae:	d3e8      	bcc.n	2382 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    23b0:	687b      	ldr	r3, [r7, #4]
    23b2:	695a      	ldr	r2, [r3, #20]
    23b4:	687b      	ldr	r3, [r7, #4]
    23b6:	691b      	ldr	r3, [r3, #16]
    23b8:	429a      	cmp	r2, r3
    23ba:	d109      	bne.n	23d0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    23bc:	687b      	ldr	r3, [r7, #4]
    23be:	f04f 0200 	mov.w	r2, #0
    23c2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    23c4:	687b      	ldr	r3, [r7, #4]
    23c6:	685b      	ldr	r3, [r3, #4]
    23c8:	f04f 0200 	mov.w	r2, #0
    23cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    23d0:	f107 071c 	add.w	r7, r7, #28
    23d4:	46bd      	mov	sp, r7
    23d6:	bc80      	pop	{r7}
    23d8:	4770      	bx	lr
    23da:	bf00      	nop

000023dc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    23dc:	b580      	push	{r7, lr}
    23de:	b084      	sub	sp, #16
    23e0:	af00      	add	r7, sp, #0
    23e2:	60f8      	str	r0, [r7, #12]
    23e4:	60b9      	str	r1, [r7, #8]
    23e6:	4613      	mov	r3, r2
    23e8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23ea:	68fa      	ldr	r2, [r7, #12]
    23ec:	f64a 1378 	movw	r3, #43384	; 0xa978
    23f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f4:	429a      	cmp	r2, r3
    23f6:	d007      	beq.n	2408 <MSS_UART_set_rx_handler+0x2c>
    23f8:	68fa      	ldr	r2, [r7, #12]
    23fa:	f64a 1350 	movw	r3, #43344	; 0xa950
    23fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2402:	429a      	cmp	r2, r3
    2404:	d000      	beq.n	2408 <MSS_UART_set_rx_handler+0x2c>
    2406:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2408:	68bb      	ldr	r3, [r7, #8]
    240a:	2b00      	cmp	r3, #0
    240c:	d100      	bne.n	2410 <MSS_UART_set_rx_handler+0x34>
    240e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2410:	79fb      	ldrb	r3, [r7, #7]
    2412:	2bc0      	cmp	r3, #192	; 0xc0
    2414:	d900      	bls.n	2418 <MSS_UART_set_rx_handler+0x3c>
    2416:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2418:	68fa      	ldr	r2, [r7, #12]
    241a:	f64a 1378 	movw	r3, #43384	; 0xa978
    241e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2422:	429a      	cmp	r2, r3
    2424:	d006      	beq.n	2434 <MSS_UART_set_rx_handler+0x58>
    2426:	68fa      	ldr	r2, [r7, #12]
    2428:	f64a 1350 	movw	r3, #43344	; 0xa950
    242c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2430:	429a      	cmp	r2, r3
    2432:	d123      	bne.n	247c <MSS_UART_set_rx_handler+0xa0>
    2434:	68bb      	ldr	r3, [r7, #8]
    2436:	2b00      	cmp	r3, #0
    2438:	d020      	beq.n	247c <MSS_UART_set_rx_handler+0xa0>
    243a:	79fb      	ldrb	r3, [r7, #7]
    243c:	2bc0      	cmp	r3, #192	; 0xc0
    243e:	d81d      	bhi.n	247c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2440:	68fb      	ldr	r3, [r7, #12]
    2442:	68ba      	ldr	r2, [r7, #8]
    2444:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2446:	68fb      	ldr	r3, [r7, #12]
    2448:	681a      	ldr	r2, [r3, #0]
    244a:	79fb      	ldrb	r3, [r7, #7]
    244c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2450:	f043 030a 	orr.w	r3, r3, #10
    2454:	b2db      	uxtb	r3, r3
    2456:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2458:	68fb      	ldr	r3, [r7, #12]
    245a:	891b      	ldrh	r3, [r3, #8]
    245c:	b21b      	sxth	r3, r3
    245e:	4618      	mov	r0, r3
    2460:	f7ff fb20 	bl	1aa4 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2464:	68fb      	ldr	r3, [r7, #12]
    2466:	685b      	ldr	r3, [r3, #4]
    2468:	f04f 0201 	mov.w	r2, #1
    246c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2470:	68fb      	ldr	r3, [r7, #12]
    2472:	891b      	ldrh	r3, [r3, #8]
    2474:	b21b      	sxth	r3, r3
    2476:	4618      	mov	r0, r3
    2478:	f7ff fada 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    247c:	f107 0710 	add.w	r7, r7, #16
    2480:	46bd      	mov	sp, r7
    2482:	bd80      	pop	{r7, pc}

00002484 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2484:	b480      	push	{r7}
    2486:	b083      	sub	sp, #12
    2488:	af00      	add	r7, sp, #0
    248a:	6078      	str	r0, [r7, #4]
    248c:	460b      	mov	r3, r1
    248e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2490:	687a      	ldr	r2, [r7, #4]
    2492:	f64a 1378 	movw	r3, #43384	; 0xa978
    2496:	f2c2 0300 	movt	r3, #8192	; 0x2000
    249a:	429a      	cmp	r2, r3
    249c:	d007      	beq.n	24ae <MSS_UART_set_loopback+0x2a>
    249e:	687a      	ldr	r2, [r7, #4]
    24a0:	f64a 1350 	movw	r3, #43344	; 0xa950
    24a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a8:	429a      	cmp	r2, r3
    24aa:	d000      	beq.n	24ae <MSS_UART_set_loopback+0x2a>
    24ac:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    24ae:	687a      	ldr	r2, [r7, #4]
    24b0:	f64a 1378 	movw	r3, #43384	; 0xa978
    24b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24b8:	429a      	cmp	r2, r3
    24ba:	d006      	beq.n	24ca <MSS_UART_set_loopback+0x46>
    24bc:	687a      	ldr	r2, [r7, #4]
    24be:	f64a 1350 	movw	r3, #43344	; 0xa950
    24c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24c6:	429a      	cmp	r2, r3
    24c8:	d10f      	bne.n	24ea <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    24ca:	78fb      	ldrb	r3, [r7, #3]
    24cc:	2b00      	cmp	r3, #0
    24ce:	d106      	bne.n	24de <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    24d0:	687b      	ldr	r3, [r7, #4]
    24d2:	685b      	ldr	r3, [r3, #4]
    24d4:	f04f 0200 	mov.w	r2, #0
    24d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    24dc:	e005      	b.n	24ea <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    24de:	687b      	ldr	r3, [r7, #4]
    24e0:	685b      	ldr	r3, [r3, #4]
    24e2:	f04f 0201 	mov.w	r2, #1
    24e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    24ea:	f107 070c 	add.w	r7, r7, #12
    24ee:	46bd      	mov	sp, r7
    24f0:	bc80      	pop	{r7}
    24f2:	4770      	bx	lr

000024f4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    24f4:	4668      	mov	r0, sp
    24f6:	f020 0107 	bic.w	r1, r0, #7
    24fa:	468d      	mov	sp, r1
    24fc:	b589      	push	{r0, r3, r7, lr}
    24fe:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2500:	f64a 1078 	movw	r0, #43384	; 0xa978
    2504:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2508:	f7ff fe56 	bl	21b8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    250c:	f04f 000a 	mov.w	r0, #10
    2510:	f7ff fac8 	bl	1aa4 <NVIC_ClearPendingIRQ>
}
    2514:	46bd      	mov	sp, r7
    2516:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    251a:	4685      	mov	sp, r0
    251c:	4770      	bx	lr
    251e:	bf00      	nop

00002520 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2520:	4668      	mov	r0, sp
    2522:	f020 0107 	bic.w	r1, r0, #7
    2526:	468d      	mov	sp, r1
    2528:	b589      	push	{r0, r3, r7, lr}
    252a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    252c:	f64a 1050 	movw	r0, #43344	; 0xa950
    2530:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2534:	f7ff fe40 	bl	21b8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2538:	f04f 000b 	mov.w	r0, #11
    253c:	f7ff fab2 	bl	1aa4 <NVIC_ClearPendingIRQ>
}
    2540:	46bd      	mov	sp, r7
    2542:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2546:	4685      	mov	sp, r0
    2548:	4770      	bx	lr
    254a:	bf00      	nop

0000254c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    254c:	b580      	push	{r7, lr}
    254e:	b082      	sub	sp, #8
    2550:	af00      	add	r7, sp, #0
    2552:	6078      	str	r0, [r7, #4]
    2554:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2556:	687a      	ldr	r2, [r7, #4]
    2558:	f64a 1378 	movw	r3, #43384	; 0xa978
    255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2560:	429a      	cmp	r2, r3
    2562:	d007      	beq.n	2574 <MSS_UART_set_rxstatus_handler+0x28>
    2564:	687a      	ldr	r2, [r7, #4]
    2566:	f64a 1350 	movw	r3, #43344	; 0xa950
    256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    256e:	429a      	cmp	r2, r3
    2570:	d000      	beq.n	2574 <MSS_UART_set_rxstatus_handler+0x28>
    2572:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2574:	683b      	ldr	r3, [r7, #0]
    2576:	2b00      	cmp	r3, #0
    2578:	d100      	bne.n	257c <MSS_UART_set_rxstatus_handler+0x30>
    257a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    257c:	687a      	ldr	r2, [r7, #4]
    257e:	f64a 1378 	movw	r3, #43384	; 0xa978
    2582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2586:	429a      	cmp	r2, r3
    2588:	d006      	beq.n	2598 <MSS_UART_set_rxstatus_handler+0x4c>
    258a:	687a      	ldr	r2, [r7, #4]
    258c:	f64a 1350 	movw	r3, #43344	; 0xa950
    2590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2594:	429a      	cmp	r2, r3
    2596:	d117      	bne.n	25c8 <MSS_UART_set_rxstatus_handler+0x7c>
    2598:	683b      	ldr	r3, [r7, #0]
    259a:	2b00      	cmp	r3, #0
    259c:	d014      	beq.n	25c8 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    259e:	687b      	ldr	r3, [r7, #4]
    25a0:	683a      	ldr	r2, [r7, #0]
    25a2:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    25a4:	687b      	ldr	r3, [r7, #4]
    25a6:	891b      	ldrh	r3, [r3, #8]
    25a8:	b21b      	sxth	r3, r3
    25aa:	4618      	mov	r0, r3
    25ac:	f7ff fa7a 	bl	1aa4 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    25b0:	687b      	ldr	r3, [r7, #4]
    25b2:	685b      	ldr	r3, [r3, #4]
    25b4:	f04f 0201 	mov.w	r2, #1
    25b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    25bc:	687b      	ldr	r3, [r7, #4]
    25be:	891b      	ldrh	r3, [r3, #8]
    25c0:	b21b      	sxth	r3, r3
    25c2:	4618      	mov	r0, r3
    25c4:	f7ff fa34 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    25c8:	f107 0708 	add.w	r7, r7, #8
    25cc:	46bd      	mov	sp, r7
    25ce:	bd80      	pop	{r7, pc}

000025d0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    25d0:	b580      	push	{r7, lr}
    25d2:	b082      	sub	sp, #8
    25d4:	af00      	add	r7, sp, #0
    25d6:	6078      	str	r0, [r7, #4]
    25d8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    25da:	687a      	ldr	r2, [r7, #4]
    25dc:	f64a 1378 	movw	r3, #43384	; 0xa978
    25e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25e4:	429a      	cmp	r2, r3
    25e6:	d007      	beq.n	25f8 <MSS_UART_set_tx_handler+0x28>
    25e8:	687a      	ldr	r2, [r7, #4]
    25ea:	f64a 1350 	movw	r3, #43344	; 0xa950
    25ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f2:	429a      	cmp	r2, r3
    25f4:	d000      	beq.n	25f8 <MSS_UART_set_tx_handler+0x28>
    25f6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    25f8:	683b      	ldr	r3, [r7, #0]
    25fa:	2b00      	cmp	r3, #0
    25fc:	d100      	bne.n	2600 <MSS_UART_set_tx_handler+0x30>
    25fe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2600:	687a      	ldr	r2, [r7, #4]
    2602:	f64a 1378 	movw	r3, #43384	; 0xa978
    2606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    260a:	429a      	cmp	r2, r3
    260c:	d006      	beq.n	261c <MSS_UART_set_tx_handler+0x4c>
    260e:	687a      	ldr	r2, [r7, #4]
    2610:	f64a 1350 	movw	r3, #43344	; 0xa950
    2614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2618:	429a      	cmp	r2, r3
    261a:	d11f      	bne.n	265c <MSS_UART_set_tx_handler+0x8c>
    261c:	683b      	ldr	r3, [r7, #0]
    261e:	2b00      	cmp	r3, #0
    2620:	d01c      	beq.n	265c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2622:	687b      	ldr	r3, [r7, #4]
    2624:	683a      	ldr	r2, [r7, #0]
    2626:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	f04f 0200 	mov.w	r2, #0
    262e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	f04f 0200 	mov.w	r2, #0
    2636:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2638:	687b      	ldr	r3, [r7, #4]
    263a:	891b      	ldrh	r3, [r3, #8]
    263c:	b21b      	sxth	r3, r3
    263e:	4618      	mov	r0, r3
    2640:	f7ff fa30 	bl	1aa4 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2644:	687b      	ldr	r3, [r7, #4]
    2646:	685b      	ldr	r3, [r3, #4]
    2648:	f04f 0201 	mov.w	r2, #1
    264c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2650:	687b      	ldr	r3, [r7, #4]
    2652:	891b      	ldrh	r3, [r3, #8]
    2654:	b21b      	sxth	r3, r3
    2656:	4618      	mov	r0, r3
    2658:	f7ff f9ea 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    265c:	f107 0708 	add.w	r7, r7, #8
    2660:	46bd      	mov	sp, r7
    2662:	bd80      	pop	{r7, pc}

00002664 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2664:	b580      	push	{r7, lr}
    2666:	b082      	sub	sp, #8
    2668:	af00      	add	r7, sp, #0
    266a:	6078      	str	r0, [r7, #4]
    266c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    266e:	687a      	ldr	r2, [r7, #4]
    2670:	f64a 1378 	movw	r3, #43384	; 0xa978
    2674:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2678:	429a      	cmp	r2, r3
    267a:	d007      	beq.n	268c <MSS_UART_set_modemstatus_handler+0x28>
    267c:	687a      	ldr	r2, [r7, #4]
    267e:	f64a 1350 	movw	r3, #43344	; 0xa950
    2682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2686:	429a      	cmp	r2, r3
    2688:	d000      	beq.n	268c <MSS_UART_set_modemstatus_handler+0x28>
    268a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    268c:	683b      	ldr	r3, [r7, #0]
    268e:	2b00      	cmp	r3, #0
    2690:	d100      	bne.n	2694 <MSS_UART_set_modemstatus_handler+0x30>
    2692:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2694:	687a      	ldr	r2, [r7, #4]
    2696:	f64a 1378 	movw	r3, #43384	; 0xa978
    269a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    269e:	429a      	cmp	r2, r3
    26a0:	d006      	beq.n	26b0 <MSS_UART_set_modemstatus_handler+0x4c>
    26a2:	687a      	ldr	r2, [r7, #4]
    26a4:	f64a 1350 	movw	r3, #43344	; 0xa950
    26a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ac:	429a      	cmp	r2, r3
    26ae:	d117      	bne.n	26e0 <MSS_UART_set_modemstatus_handler+0x7c>
    26b0:	683b      	ldr	r3, [r7, #0]
    26b2:	2b00      	cmp	r3, #0
    26b4:	d014      	beq.n	26e0 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    26b6:	687b      	ldr	r3, [r7, #4]
    26b8:	683a      	ldr	r2, [r7, #0]
    26ba:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26bc:	687b      	ldr	r3, [r7, #4]
    26be:	891b      	ldrh	r3, [r3, #8]
    26c0:	b21b      	sxth	r3, r3
    26c2:	4618      	mov	r0, r3
    26c4:	f7ff f9ee 	bl	1aa4 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    26c8:	687b      	ldr	r3, [r7, #4]
    26ca:	685b      	ldr	r3, [r3, #4]
    26cc:	f04f 0201 	mov.w	r2, #1
    26d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    26d4:	687b      	ldr	r3, [r7, #4]
    26d6:	891b      	ldrh	r3, [r3, #8]
    26d8:	b21b      	sxth	r3, r3
    26da:	4618      	mov	r0, r3
    26dc:	f7ff f9a8 	bl	1a30 <NVIC_EnableIRQ>
    }
}
    26e0:	f107 0708 	add.w	r7, r7, #8
    26e4:	46bd      	mov	sp, r7
    26e6:	bd80      	pop	{r7, pc}

000026e8 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    26e8:	b480      	push	{r7}
    26ea:	b089      	sub	sp, #36	; 0x24
    26ec:	af00      	add	r7, sp, #0
    26ee:	60f8      	str	r0, [r7, #12]
    26f0:	60b9      	str	r1, [r7, #8]
    26f2:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    26f4:	f04f 0300 	mov.w	r3, #0
    26f8:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    26fa:	f04f 0300 	mov.w	r3, #0
    26fe:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2700:	68fa      	ldr	r2, [r7, #12]
    2702:	f64a 1378 	movw	r3, #43384	; 0xa978
    2706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270a:	429a      	cmp	r2, r3
    270c:	d007      	beq.n	271e <MSS_UART_fill_tx_fifo+0x36>
    270e:	68fa      	ldr	r2, [r7, #12]
    2710:	f64a 1350 	movw	r3, #43344	; 0xa950
    2714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2718:	429a      	cmp	r2, r3
    271a:	d000      	beq.n	271e <MSS_UART_fill_tx_fifo+0x36>
    271c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    271e:	68bb      	ldr	r3, [r7, #8]
    2720:	2b00      	cmp	r3, #0
    2722:	d100      	bne.n	2726 <MSS_UART_fill_tx_fifo+0x3e>
    2724:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2726:	687b      	ldr	r3, [r7, #4]
    2728:	2b00      	cmp	r3, #0
    272a:	d100      	bne.n	272e <MSS_UART_fill_tx_fifo+0x46>
    272c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    272e:	68fa      	ldr	r2, [r7, #12]
    2730:	f64a 1378 	movw	r3, #43384	; 0xa978
    2734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2738:	429a      	cmp	r2, r3
    273a:	d006      	beq.n	274a <MSS_UART_fill_tx_fifo+0x62>
    273c:	68fa      	ldr	r2, [r7, #12]
    273e:	f64a 1350 	movw	r3, #43344	; 0xa950
    2742:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2746:	429a      	cmp	r2, r3
    2748:	d131      	bne.n	27ae <MSS_UART_fill_tx_fifo+0xc6>
    274a:	68bb      	ldr	r3, [r7, #8]
    274c:	2b00      	cmp	r3, #0
    274e:	d02e      	beq.n	27ae <MSS_UART_fill_tx_fifo+0xc6>
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	2b00      	cmp	r3, #0
    2754:	d02b      	beq.n	27ae <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2756:	68fb      	ldr	r3, [r7, #12]
    2758:	681b      	ldr	r3, [r3, #0]
    275a:	7d1b      	ldrb	r3, [r3, #20]
    275c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    275e:	68fb      	ldr	r3, [r7, #12]
    2760:	7a9a      	ldrb	r2, [r3, #10]
    2762:	7dfb      	ldrb	r3, [r7, #23]
    2764:	ea42 0303 	orr.w	r3, r2, r3
    2768:	b2da      	uxtb	r2, r3
    276a:	68fb      	ldr	r3, [r7, #12]
    276c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    276e:	7dfb      	ldrb	r3, [r7, #23]
    2770:	f003 0320 	and.w	r3, r3, #32
    2774:	2b00      	cmp	r3, #0
    2776:	d01a      	beq.n	27ae <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2778:	f04f 0310 	mov.w	r3, #16
    277c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    277e:	687b      	ldr	r3, [r7, #4]
    2780:	2b0f      	cmp	r3, #15
    2782:	d801      	bhi.n	2788 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2784:	687b      	ldr	r3, [r7, #4]
    2786:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2788:	f04f 0300 	mov.w	r3, #0
    278c:	61bb      	str	r3, [r7, #24]
    278e:	e00a      	b.n	27a6 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2790:	68fb      	ldr	r3, [r7, #12]
    2792:	681b      	ldr	r3, [r3, #0]
    2794:	68b9      	ldr	r1, [r7, #8]
    2796:	69ba      	ldr	r2, [r7, #24]
    2798:	440a      	add	r2, r1
    279a:	7812      	ldrb	r2, [r2, #0]
    279c:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    279e:	69bb      	ldr	r3, [r7, #24]
    27a0:	f103 0301 	add.w	r3, r3, #1
    27a4:	61bb      	str	r3, [r7, #24]
    27a6:	69ba      	ldr	r2, [r7, #24]
    27a8:	69fb      	ldr	r3, [r7, #28]
    27aa:	429a      	cmp	r2, r3
    27ac:	d3f0      	bcc.n	2790 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    27ae:	69bb      	ldr	r3, [r7, #24]
}
    27b0:	4618      	mov	r0, r3
    27b2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    27b6:	46bd      	mov	sp, r7
    27b8:	bc80      	pop	{r7}
    27ba:	4770      	bx	lr

000027bc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    27bc:	b480      	push	{r7}
    27be:	b085      	sub	sp, #20
    27c0:	af00      	add	r7, sp, #0
    27c2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    27c4:	f04f 33ff 	mov.w	r3, #4294967295
    27c8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27ca:	687a      	ldr	r2, [r7, #4]
    27cc:	f64a 1378 	movw	r3, #43384	; 0xa978
    27d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d4:	429a      	cmp	r2, r3
    27d6:	d007      	beq.n	27e8 <MSS_UART_get_rx_status+0x2c>
    27d8:	687a      	ldr	r2, [r7, #4]
    27da:	f64a 1350 	movw	r3, #43344	; 0xa950
    27de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e2:	429a      	cmp	r2, r3
    27e4:	d000      	beq.n	27e8 <MSS_UART_get_rx_status+0x2c>
    27e6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    27e8:	687a      	ldr	r2, [r7, #4]
    27ea:	f64a 1378 	movw	r3, #43384	; 0xa978
    27ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f2:	429a      	cmp	r2, r3
    27f4:	d006      	beq.n	2804 <MSS_UART_get_rx_status+0x48>
    27f6:	687a      	ldr	r2, [r7, #4]
    27f8:	f64a 1350 	movw	r3, #43344	; 0xa950
    27fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2800:	429a      	cmp	r2, r3
    2802:	d113      	bne.n	282c <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2804:	687b      	ldr	r3, [r7, #4]
    2806:	7a9a      	ldrb	r2, [r3, #10]
    2808:	687b      	ldr	r3, [r7, #4]
    280a:	681b      	ldr	r3, [r3, #0]
    280c:	7d1b      	ldrb	r3, [r3, #20]
    280e:	b2db      	uxtb	r3, r3
    2810:	ea42 0303 	orr.w	r3, r2, r3
    2814:	b2da      	uxtb	r2, r3
    2816:	687b      	ldr	r3, [r7, #4]
    2818:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    281a:	687b      	ldr	r3, [r7, #4]
    281c:	7a9b      	ldrb	r3, [r3, #10]
    281e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2822:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2824:	687b      	ldr	r3, [r7, #4]
    2826:	f04f 0200 	mov.w	r2, #0
    282a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    282c:	7bfb      	ldrb	r3, [r7, #15]
}
    282e:	4618      	mov	r0, r3
    2830:	f107 0714 	add.w	r7, r7, #20
    2834:	46bd      	mov	sp, r7
    2836:	bc80      	pop	{r7}
    2838:	4770      	bx	lr
    283a:	bf00      	nop

0000283c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    283c:	b480      	push	{r7}
    283e:	b085      	sub	sp, #20
    2840:	af00      	add	r7, sp, #0
    2842:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2844:	f04f 33ff 	mov.w	r3, #4294967295
    2848:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    284a:	687a      	ldr	r2, [r7, #4]
    284c:	f64a 1378 	movw	r3, #43384	; 0xa978
    2850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2854:	429a      	cmp	r2, r3
    2856:	d007      	beq.n	2868 <MSS_UART_get_modem_status+0x2c>
    2858:	687a      	ldr	r2, [r7, #4]
    285a:	f64a 1350 	movw	r3, #43344	; 0xa950
    285e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2862:	429a      	cmp	r2, r3
    2864:	d000      	beq.n	2868 <MSS_UART_get_modem_status+0x2c>
    2866:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2868:	687a      	ldr	r2, [r7, #4]
    286a:	f64a 1378 	movw	r3, #43384	; 0xa978
    286e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2872:	429a      	cmp	r2, r3
    2874:	d006      	beq.n	2884 <MSS_UART_get_modem_status+0x48>
    2876:	687a      	ldr	r2, [r7, #4]
    2878:	f64a 1350 	movw	r3, #43344	; 0xa950
    287c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2880:	429a      	cmp	r2, r3
    2882:	d103      	bne.n	288c <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2884:	687b      	ldr	r3, [r7, #4]
    2886:	681b      	ldr	r3, [r3, #0]
    2888:	7e1b      	ldrb	r3, [r3, #24]
    288a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    288c:	7bfb      	ldrb	r3, [r7, #15]
}
    288e:	4618      	mov	r0, r3
    2890:	f107 0714 	add.w	r7, r7, #20
    2894:	46bd      	mov	sp, r7
    2896:	bc80      	pop	{r7}
    2898:	4770      	bx	lr
    289a:	bf00      	nop

0000289c <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    289c:	b480      	push	{r7}
    289e:	b085      	sub	sp, #20
    28a0:	af00      	add	r7, sp, #0
    28a2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    28a4:	f04f 0300 	mov.w	r3, #0
    28a8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    28aa:	687a      	ldr	r2, [r7, #4]
    28ac:	f64a 1378 	movw	r3, #43384	; 0xa978
    28b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28b4:	429a      	cmp	r2, r3
    28b6:	d007      	beq.n	28c8 <MSS_UART_get_tx_status+0x2c>
    28b8:	687a      	ldr	r2, [r7, #4]
    28ba:	f64a 1350 	movw	r3, #43344	; 0xa950
    28be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28c2:	429a      	cmp	r2, r3
    28c4:	d000      	beq.n	28c8 <MSS_UART_get_tx_status+0x2c>
    28c6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    28c8:	687a      	ldr	r2, [r7, #4]
    28ca:	f64a 1378 	movw	r3, #43384	; 0xa978
    28ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28d2:	429a      	cmp	r2, r3
    28d4:	d006      	beq.n	28e4 <MSS_UART_get_tx_status+0x48>
    28d6:	687a      	ldr	r2, [r7, #4]
    28d8:	f64a 1350 	movw	r3, #43344	; 0xa950
    28dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28e0:	429a      	cmp	r2, r3
    28e2:	d10f      	bne.n	2904 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    28e4:	687b      	ldr	r3, [r7, #4]
    28e6:	681b      	ldr	r3, [r3, #0]
    28e8:	7d1b      	ldrb	r3, [r3, #20]
    28ea:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    28ec:	687b      	ldr	r3, [r7, #4]
    28ee:	7a9a      	ldrb	r2, [r3, #10]
    28f0:	7bfb      	ldrb	r3, [r7, #15]
    28f2:	ea42 0303 	orr.w	r3, r2, r3
    28f6:	b2da      	uxtb	r2, r3
    28f8:	687b      	ldr	r3, [r7, #4]
    28fa:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    28fc:	7bfb      	ldrb	r3, [r7, #15]
    28fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2902:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2904:	7bfb      	ldrb	r3, [r7, #15]
}
    2906:	4618      	mov	r0, r3
    2908:	f107 0714 	add.w	r7, r7, #20
    290c:	46bd      	mov	sp, r7
    290e:	bc80      	pop	{r7}
    2910:	4770      	bx	lr
    2912:	bf00      	nop

00002914 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2914:	b480      	push	{r7}
    2916:	b083      	sub	sp, #12
    2918:	af00      	add	r7, sp, #0
    291a:	4603      	mov	r3, r0
    291c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    291e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2922:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2926:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    292a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    292e:	88f9      	ldrh	r1, [r7, #6]
    2930:	f001 011f 	and.w	r1, r1, #31
    2934:	f04f 0001 	mov.w	r0, #1
    2938:	fa00 f101 	lsl.w	r1, r0, r1
    293c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2940:	f107 070c 	add.w	r7, r7, #12
    2944:	46bd      	mov	sp, r7
    2946:	bc80      	pop	{r7}
    2948:	4770      	bx	lr
    294a:	bf00      	nop

0000294c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    294c:	b480      	push	{r7}
    294e:	b083      	sub	sp, #12
    2950:	af00      	add	r7, sp, #0
    2952:	4603      	mov	r3, r0
    2954:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2956:	f24e 1300 	movw	r3, #57600	; 0xe100
    295a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    295e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2962:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2966:	88f9      	ldrh	r1, [r7, #6]
    2968:	f001 011f 	and.w	r1, r1, #31
    296c:	f04f 0001 	mov.w	r0, #1
    2970:	fa00 f101 	lsl.w	r1, r0, r1
    2974:	f102 0220 	add.w	r2, r2, #32
    2978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    297c:	f107 070c 	add.w	r7, r7, #12
    2980:	46bd      	mov	sp, r7
    2982:	bc80      	pop	{r7}
    2984:	4770      	bx	lr
    2986:	bf00      	nop

00002988 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2988:	b480      	push	{r7}
    298a:	b083      	sub	sp, #12
    298c:	af00      	add	r7, sp, #0
    298e:	4603      	mov	r3, r0
    2990:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2992:	f24e 1300 	movw	r3, #57600	; 0xe100
    2996:	f2ce 0300 	movt	r3, #57344	; 0xe000
    299a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    299e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    29a2:	88f9      	ldrh	r1, [r7, #6]
    29a4:	f001 011f 	and.w	r1, r1, #31
    29a8:	f04f 0001 	mov.w	r0, #1
    29ac:	fa00 f101 	lsl.w	r1, r0, r1
    29b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    29b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    29b8:	f107 070c 	add.w	r7, r7, #12
    29bc:	46bd      	mov	sp, r7
    29be:	bc80      	pop	{r7}
    29c0:	4770      	bx	lr
    29c2:	bf00      	nop

000029c4 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    29c4:	b580      	push	{r7, lr}
    29c6:	b084      	sub	sp, #16
    29c8:	af00      	add	r7, sp, #0
    29ca:	6078      	str	r0, [r7, #4]
    29cc:	4613      	mov	r3, r2
    29ce:	460a      	mov	r2, r1
    29d0:	70fa      	strb	r2, [r7, #3]
    29d2:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    29d4:	78bb      	ldrb	r3, [r7, #2]
    29d6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    29d8:	687a      	ldr	r2, [r7, #4]
    29da:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    29de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e2:	429a      	cmp	r2, r3
    29e4:	d007      	beq.n	29f6 <MSS_I2C_init+0x32>
    29e6:	687a      	ldr	r2, [r7, #4]
    29e8:	f64a 2314 	movw	r3, #43540	; 0xaa14
    29ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f0:	429a      	cmp	r2, r3
    29f2:	d000      	beq.n	29f6 <MSS_I2C_init+0x32>
    29f4:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    29f6:	f001 f98f 	bl	3d18 <disable_interrupts>
    29fa:	4603      	mov	r3, r0
    29fc:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    29fe:	6878      	ldr	r0, [r7, #4]
    2a00:	f04f 0100 	mov.w	r1, #0
    2a04:	f04f 0274 	mov.w	r2, #116	; 0x74
    2a08:	f012 f99a 	bl	14d40 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2a0c:	687a      	ldr	r2, [r7, #4]
    2a0e:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a16:	429a      	cmp	r2, r3
    2a18:	d12c      	bne.n	2a74 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2a1a:	687b      	ldr	r3, [r7, #4]
    2a1c:	f04f 020e 	mov.w	r2, #14
    2a20:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2a22:	687a      	ldr	r2, [r7, #4]
    2a24:	f242 0300 	movw	r3, #8192	; 0x2000
    2a28:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2a2c:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2a2e:	687a      	ldr	r2, [r7, #4]
    2a30:	f240 0300 	movw	r3, #0
    2a34:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2a38:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2a3a:	f242 0300 	movw	r3, #8192	; 0x2000
    2a3e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a42:	f242 0200 	movw	r2, #8192	; 0x2000
    2a46:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2a4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2a4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2a50:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2a52:	f04f 000e 	mov.w	r0, #14
    2a56:	f7ff ff97 	bl	2988 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2a5a:	f242 0300 	movw	r3, #8192	; 0x2000
    2a5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a62:	f242 0200 	movw	r2, #8192	; 0x2000
    2a66:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2a6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2a6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2a70:	631a      	str	r2, [r3, #48]	; 0x30
    2a72:	e02b      	b.n	2acc <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2a74:	687b      	ldr	r3, [r7, #4]
    2a76:	f04f 0211 	mov.w	r2, #17
    2a7a:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2a7c:	687a      	ldr	r2, [r7, #4]
    2a7e:	f242 0300 	movw	r3, #8192	; 0x2000
    2a82:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2a86:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2a88:	687a      	ldr	r2, [r7, #4]
    2a8a:	f240 0300 	movw	r3, #0
    2a8e:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2a92:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2a94:	f242 0300 	movw	r3, #8192	; 0x2000
    2a98:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a9c:	f242 0200 	movw	r2, #8192	; 0x2000
    2aa0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2aa4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2aa6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2aaa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2aac:	f04f 0011 	mov.w	r0, #17
    2ab0:	f7ff ff6a 	bl	2988 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2ab4:	f242 0300 	movw	r3, #8192	; 0x2000
    2ab8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2abc:	f242 0200 	movw	r2, #8192	; 0x2000
    2ac0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ac4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ac6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2aca:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2acc:	687b      	ldr	r3, [r7, #4]
    2ace:	699b      	ldr	r3, [r3, #24]
    2ad0:	461a      	mov	r2, r3
    2ad2:	687b      	ldr	r3, [r7, #4]
    2ad4:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2ad6:	78fb      	ldrb	r3, [r7, #3]
    2ad8:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2adc:	687b      	ldr	r3, [r7, #4]
    2ade:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2ae0:	687b      	ldr	r3, [r7, #4]
    2ae2:	699b      	ldr	r3, [r3, #24]
    2ae4:	68fa      	ldr	r2, [r7, #12]
    2ae6:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2aea:	f002 0201 	and.w	r2, r2, #1
    2aee:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2af0:	687b      	ldr	r3, [r7, #4]
    2af2:	699b      	ldr	r3, [r3, #24]
    2af4:	68fa      	ldr	r2, [r7, #12]
    2af6:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2afa:	f002 0201 	and.w	r2, r2, #1
    2afe:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2b00:	687b      	ldr	r3, [r7, #4]
    2b02:	699b      	ldr	r3, [r3, #24]
    2b04:	68fa      	ldr	r2, [r7, #12]
    2b06:	f002 0201 	and.w	r2, r2, #1
    2b0a:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2b0c:	687b      	ldr	r3, [r7, #4]
    2b0e:	695b      	ldr	r3, [r3, #20]
    2b10:	687a      	ldr	r2, [r7, #4]
    2b12:	6812      	ldr	r2, [r2, #0]
    2b14:	b2d2      	uxtb	r2, r2
    2b16:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2b18:	687b      	ldr	r3, [r7, #4]
    2b1a:	699b      	ldr	r3, [r3, #24]
    2b1c:	f04f 0201 	mov.w	r2, #1
    2b20:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2b22:	68b8      	ldr	r0, [r7, #8]
    2b24:	f001 f90a 	bl	3d3c <restore_interrupts>
}
    2b28:	f107 0710 	add.w	r7, r7, #16
    2b2c:	46bd      	mov	sp, r7
    2b2e:	bd80      	pop	{r7, pc}

00002b30 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2b30:	b580      	push	{r7, lr}
    2b32:	b086      	sub	sp, #24
    2b34:	af00      	add	r7, sp, #0
    2b36:	60f8      	str	r0, [r7, #12]
    2b38:	607a      	str	r2, [r7, #4]
    2b3a:	460a      	mov	r2, r1
    2b3c:	72fa      	strb	r2, [r7, #11]
    2b3e:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2b40:	68fa      	ldr	r2, [r7, #12]
    2b42:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b4a:	429a      	cmp	r2, r3
    2b4c:	d007      	beq.n	2b5e <MSS_I2C_write+0x2e>
    2b4e:	68fa      	ldr	r2, [r7, #12]
    2b50:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b58:	429a      	cmp	r2, r3
    2b5a:	d000      	beq.n	2b5e <MSS_I2C_write+0x2e>
    2b5c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2b5e:	f001 f8db 	bl	3d18 <disable_interrupts>
    2b62:	4603      	mov	r3, r0
    2b64:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2b66:	68fb      	ldr	r3, [r7, #12]
    2b68:	7a1b      	ldrb	r3, [r3, #8]
    2b6a:	2b00      	cmp	r3, #0
    2b6c:	d103      	bne.n	2b76 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2b6e:	68fb      	ldr	r3, [r7, #12]
    2b70:	f04f 0201 	mov.w	r2, #1
    2b74:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2b76:	68fb      	ldr	r3, [r7, #12]
    2b78:	f04f 0201 	mov.w	r2, #1
    2b7c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2b80:	7afb      	ldrb	r3, [r7, #11]
    2b82:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2b86:	68fb      	ldr	r3, [r7, #12]
    2b88:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2b8a:	68fb      	ldr	r3, [r7, #12]
    2b8c:	f04f 0200 	mov.w	r2, #0
    2b90:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2b92:	68fb      	ldr	r3, [r7, #12]
    2b94:	687a      	ldr	r2, [r7, #4]
    2b96:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2b98:	887a      	ldrh	r2, [r7, #2]
    2b9a:	68fb      	ldr	r3, [r7, #12]
    2b9c:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2b9e:	68fb      	ldr	r3, [r7, #12]
    2ba0:	f04f 0200 	mov.w	r2, #0
    2ba4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2ba6:	68fb      	ldr	r3, [r7, #12]
    2ba8:	f04f 0201 	mov.w	r2, #1
    2bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2bb0:	68fb      	ldr	r3, [r7, #12]
    2bb2:	f897 2020 	ldrb.w	r2, [r7, #32]
    2bb6:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2bb8:	68fb      	ldr	r3, [r7, #12]
    2bba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2bbe:	b2db      	uxtb	r3, r3
    2bc0:	2b01      	cmp	r3, #1
    2bc2:	d105      	bne.n	2bd0 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2bc4:	68fb      	ldr	r3, [r7, #12]
    2bc6:	f04f 0201 	mov.w	r2, #1
    2bca:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2bce:	e004      	b.n	2bda <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2bd0:	68fb      	ldr	r3, [r7, #12]
    2bd2:	699b      	ldr	r3, [r3, #24]
    2bd4:	f04f 0201 	mov.w	r2, #1
    2bd8:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2bda:	68fb      	ldr	r3, [r7, #12]
    2bdc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2be0:	2b01      	cmp	r3, #1
    2be2:	d111      	bne.n	2c08 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2be4:	68fb      	ldr	r3, [r7, #12]
    2be6:	699b      	ldr	r3, [r3, #24]
    2be8:	f04f 0200 	mov.w	r2, #0
    2bec:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2bee:	68fb      	ldr	r3, [r7, #12]
    2bf0:	695b      	ldr	r3, [r3, #20]
    2bf2:	791b      	ldrb	r3, [r3, #4]
    2bf4:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2bf6:	7cfb      	ldrb	r3, [r7, #19]
    2bf8:	b2db      	uxtb	r3, r3
    2bfa:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2bfc:	68fb      	ldr	r3, [r7, #12]
    2bfe:	8a5b      	ldrh	r3, [r3, #18]
    2c00:	b21b      	sxth	r3, r3
    2c02:	4618      	mov	r0, r3
    2c04:	f7ff fec0 	bl	2988 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2c08:	68fb      	ldr	r3, [r7, #12]
    2c0a:	8a5b      	ldrh	r3, [r3, #18]
    2c0c:	b21b      	sxth	r3, r3
    2c0e:	4618      	mov	r0, r3
    2c10:	f7ff fe80 	bl	2914 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2c14:	6978      	ldr	r0, [r7, #20]
    2c16:	f001 f891 	bl	3d3c <restore_interrupts>
}
    2c1a:	f107 0718 	add.w	r7, r7, #24
    2c1e:	46bd      	mov	sp, r7
    2c20:	bd80      	pop	{r7, pc}
    2c22:	bf00      	nop

00002c24 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2c24:	b580      	push	{r7, lr}
    2c26:	b086      	sub	sp, #24
    2c28:	af00      	add	r7, sp, #0
    2c2a:	60f8      	str	r0, [r7, #12]
    2c2c:	607a      	str	r2, [r7, #4]
    2c2e:	460a      	mov	r2, r1
    2c30:	72fa      	strb	r2, [r7, #11]
    2c32:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2c34:	68fa      	ldr	r2, [r7, #12]
    2c36:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c3e:	429a      	cmp	r2, r3
    2c40:	d007      	beq.n	2c52 <MSS_I2C_read+0x2e>
    2c42:	68fa      	ldr	r2, [r7, #12]
    2c44:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c4c:	429a      	cmp	r2, r3
    2c4e:	d000      	beq.n	2c52 <MSS_I2C_read+0x2e>
    2c50:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2c52:	f001 f861 	bl	3d18 <disable_interrupts>
    2c56:	4603      	mov	r3, r0
    2c58:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2c5a:	68fb      	ldr	r3, [r7, #12]
    2c5c:	7a1b      	ldrb	r3, [r3, #8]
    2c5e:	2b00      	cmp	r3, #0
    2c60:	d103      	bne.n	2c6a <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2c62:	68fb      	ldr	r3, [r7, #12]
    2c64:	f04f 0202 	mov.w	r2, #2
    2c68:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2c6a:	68fb      	ldr	r3, [r7, #12]
    2c6c:	f04f 0202 	mov.w	r2, #2
    2c70:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2c74:	7afb      	ldrb	r3, [r7, #11]
    2c76:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2c7a:	68fb      	ldr	r3, [r7, #12]
    2c7c:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    2c7e:	68fb      	ldr	r3, [r7, #12]
    2c80:	f04f 0201 	mov.w	r2, #1
    2c84:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2c86:	68fb      	ldr	r3, [r7, #12]
    2c88:	687a      	ldr	r2, [r7, #4]
    2c8a:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2c8c:	887a      	ldrh	r2, [r7, #2]
    2c8e:	68fb      	ldr	r3, [r7, #12]
    2c90:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2c92:	68fb      	ldr	r3, [r7, #12]
    2c94:	f04f 0200 	mov.w	r2, #0
    2c98:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2c9a:	68fb      	ldr	r3, [r7, #12]
    2c9c:	f04f 0201 	mov.w	r2, #1
    2ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2ca4:	68fb      	ldr	r3, [r7, #12]
    2ca6:	f897 2020 	ldrb.w	r2, [r7, #32]
    2caa:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2cac:	68fb      	ldr	r3, [r7, #12]
    2cae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2cb2:	b2db      	uxtb	r3, r3
    2cb4:	2b01      	cmp	r3, #1
    2cb6:	d105      	bne.n	2cc4 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2cb8:	68fb      	ldr	r3, [r7, #12]
    2cba:	f04f 0201 	mov.w	r2, #1
    2cbe:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2cc2:	e004      	b.n	2cce <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2cc4:	68fb      	ldr	r3, [r7, #12]
    2cc6:	699b      	ldr	r3, [r3, #24]
    2cc8:	f04f 0201 	mov.w	r2, #1
    2ccc:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2cce:	68fb      	ldr	r3, [r7, #12]
    2cd0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2cd4:	2b01      	cmp	r3, #1
    2cd6:	d111      	bne.n	2cfc <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2cd8:	68fb      	ldr	r3, [r7, #12]
    2cda:	699b      	ldr	r3, [r3, #24]
    2cdc:	f04f 0200 	mov.w	r2, #0
    2ce0:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2ce2:	68fb      	ldr	r3, [r7, #12]
    2ce4:	695b      	ldr	r3, [r3, #20]
    2ce6:	791b      	ldrb	r3, [r3, #4]
    2ce8:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2cea:	7cfb      	ldrb	r3, [r7, #19]
    2cec:	b2db      	uxtb	r3, r3
    2cee:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2cf0:	68fb      	ldr	r3, [r7, #12]
    2cf2:	8a5b      	ldrh	r3, [r3, #18]
    2cf4:	b21b      	sxth	r3, r3
    2cf6:	4618      	mov	r0, r3
    2cf8:	f7ff fe46 	bl	2988 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2cfc:	68fb      	ldr	r3, [r7, #12]
    2cfe:	8a5b      	ldrh	r3, [r3, #18]
    2d00:	b21b      	sxth	r3, r3
    2d02:	4618      	mov	r0, r3
    2d04:	f7ff fe06 	bl	2914 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    2d08:	6978      	ldr	r0, [r7, #20]
    2d0a:	f001 f817 	bl	3d3c <restore_interrupts>
}
    2d0e:	f107 0718 	add.w	r7, r7, #24
    2d12:	46bd      	mov	sp, r7
    2d14:	bd80      	pop	{r7, pc}
    2d16:	bf00      	nop

00002d18 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2d18:	b580      	push	{r7, lr}
    2d1a:	b086      	sub	sp, #24
    2d1c:	af00      	add	r7, sp, #0
    2d1e:	60f8      	str	r0, [r7, #12]
    2d20:	607a      	str	r2, [r7, #4]
    2d22:	460a      	mov	r2, r1
    2d24:	72fa      	strb	r2, [r7, #11]
    2d26:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2d28:	68fa      	ldr	r2, [r7, #12]
    2d2a:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d32:	429a      	cmp	r2, r3
    2d34:	d007      	beq.n	2d46 <MSS_I2C_write_read+0x2e>
    2d36:	68fa      	ldr	r2, [r7, #12]
    2d38:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d40:	429a      	cmp	r2, r3
    2d42:	d000      	beq.n	2d46 <MSS_I2C_write_read+0x2e>
    2d44:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2d46:	887b      	ldrh	r3, [r7, #2]
    2d48:	2b00      	cmp	r3, #0
    2d4a:	d100      	bne.n	2d4e <MSS_I2C_write_read+0x36>
    2d4c:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2d4e:	687b      	ldr	r3, [r7, #4]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d100      	bne.n	2d56 <MSS_I2C_write_read+0x3e>
    2d54:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2d56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2d58:	2b00      	cmp	r3, #0
    2d5a:	d100      	bne.n	2d5e <MSS_I2C_write_read+0x46>
    2d5c:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2d5e:	6a3b      	ldr	r3, [r7, #32]
    2d60:	2b00      	cmp	r3, #0
    2d62:	d100      	bne.n	2d66 <MSS_I2C_write_read+0x4e>
    2d64:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2d66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2d68:	2b00      	cmp	r3, #0
    2d6a:	d06a      	beq.n	2e42 <MSS_I2C_write_read+0x12a>
    2d6c:	887b      	ldrh	r3, [r7, #2]
    2d6e:	2b00      	cmp	r3, #0
    2d70:	d067      	beq.n	2e42 <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2d72:	f000 ffd1 	bl	3d18 <disable_interrupts>
    2d76:	4603      	mov	r3, r0
    2d78:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2d7a:	68fb      	ldr	r3, [r7, #12]
    2d7c:	7a1b      	ldrb	r3, [r3, #8]
    2d7e:	2b00      	cmp	r3, #0
    2d80:	d103      	bne.n	2d8a <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2d82:	68fb      	ldr	r3, [r7, #12]
    2d84:	f04f 0203 	mov.w	r2, #3
    2d88:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2d8a:	68fb      	ldr	r3, [r7, #12]
    2d8c:	f04f 0203 	mov.w	r2, #3
    2d90:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2d94:	7afb      	ldrb	r3, [r7, #11]
    2d96:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2d9a:	68fb      	ldr	r3, [r7, #12]
    2d9c:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    2d9e:	68fb      	ldr	r3, [r7, #12]
    2da0:	f04f 0200 	mov.w	r2, #0
    2da4:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2da6:	68fb      	ldr	r3, [r7, #12]
    2da8:	687a      	ldr	r2, [r7, #4]
    2daa:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    2dac:	887a      	ldrh	r2, [r7, #2]
    2dae:	68fb      	ldr	r3, [r7, #12]
    2db0:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2db2:	68fb      	ldr	r3, [r7, #12]
    2db4:	f04f 0200 	mov.w	r2, #0
    2db8:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2dba:	68fb      	ldr	r3, [r7, #12]
    2dbc:	6a3a      	ldr	r2, [r7, #32]
    2dbe:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2dc0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    2dc2:	68fb      	ldr	r3, [r7, #12]
    2dc4:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2dc6:	68fb      	ldr	r3, [r7, #12]
    2dc8:	f04f 0200 	mov.w	r2, #0
    2dcc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2dce:	68fb      	ldr	r3, [r7, #12]
    2dd0:	f04f 0201 	mov.w	r2, #1
    2dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    2dd8:	68fb      	ldr	r3, [r7, #12]
    2dda:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    2dde:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2de0:	68fb      	ldr	r3, [r7, #12]
    2de2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2de6:	b2db      	uxtb	r3, r3
    2de8:	2b01      	cmp	r3, #1
    2dea:	d105      	bne.n	2df8 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    2dec:	68fb      	ldr	r3, [r7, #12]
    2dee:	f04f 0201 	mov.w	r2, #1
    2df2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2df6:	e004      	b.n	2e02 <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2df8:	68fb      	ldr	r3, [r7, #12]
    2dfa:	699b      	ldr	r3, [r3, #24]
    2dfc:	f04f 0201 	mov.w	r2, #1
    2e00:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2e02:	68fb      	ldr	r3, [r7, #12]
    2e04:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2e08:	2b01      	cmp	r3, #1
    2e0a:	d111      	bne.n	2e30 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2e0c:	68fb      	ldr	r3, [r7, #12]
    2e0e:	699b      	ldr	r3, [r3, #24]
    2e10:	f04f 0200 	mov.w	r2, #0
    2e14:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2e16:	68fb      	ldr	r3, [r7, #12]
    2e18:	695b      	ldr	r3, [r3, #20]
    2e1a:	791b      	ldrb	r3, [r3, #4]
    2e1c:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2e1e:	7cfb      	ldrb	r3, [r7, #19]
    2e20:	b2db      	uxtb	r3, r3
    2e22:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2e24:	68fb      	ldr	r3, [r7, #12]
    2e26:	8a5b      	ldrh	r3, [r3, #18]
    2e28:	b21b      	sxth	r3, r3
    2e2a:	4618      	mov	r0, r3
    2e2c:	f7ff fdac 	bl	2988 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2e30:	68fb      	ldr	r3, [r7, #12]
    2e32:	8a5b      	ldrh	r3, [r3, #18]
    2e34:	b21b      	sxth	r3, r3
    2e36:	4618      	mov	r0, r3
    2e38:	f7ff fd6c 	bl	2914 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    2e3c:	6978      	ldr	r0, [r7, #20]
    2e3e:	f000 ff7d 	bl	3d3c <restore_interrupts>
    }
}
    2e42:	f107 0718 	add.w	r7, r7, #24
    2e46:	46bd      	mov	sp, r7
    2e48:	bd80      	pop	{r7, pc}
    2e4a:	bf00      	nop

00002e4c <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    2e4c:	b480      	push	{r7}
    2e4e:	b085      	sub	sp, #20
    2e50:	af00      	add	r7, sp, #0
    2e52:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2e54:	687a      	ldr	r2, [r7, #4]
    2e56:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e5e:	429a      	cmp	r2, r3
    2e60:	d007      	beq.n	2e72 <MSS_I2C_get_status+0x26>
    2e62:	687a      	ldr	r2, [r7, #4]
    2e64:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e6c:	429a      	cmp	r2, r3
    2e6e:	d000      	beq.n	2e72 <MSS_I2C_get_status+0x26>
    2e70:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    2e72:	687b      	ldr	r3, [r7, #4]
    2e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2e78:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    2e7a:	7bfb      	ldrb	r3, [r7, #15]
}
    2e7c:	4618      	mov	r0, r3
    2e7e:	f107 0714 	add.w	r7, r7, #20
    2e82:	46bd      	mov	sp, r7
    2e84:	bc80      	pop	{r7}
    2e86:	4770      	bx	lr

00002e88 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    2e88:	b480      	push	{r7}
    2e8a:	b085      	sub	sp, #20
    2e8c:	af00      	add	r7, sp, #0
    2e8e:	6078      	str	r0, [r7, #4]
    2e90:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2e92:	687a      	ldr	r2, [r7, #4]
    2e94:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e9c:	429a      	cmp	r2, r3
    2e9e:	d007      	beq.n	2eb0 <MSS_I2C_wait_complete+0x28>
    2ea0:	687a      	ldr	r2, [r7, #4]
    2ea2:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eaa:	429a      	cmp	r2, r3
    2eac:	d000      	beq.n	2eb0 <MSS_I2C_wait_complete+0x28>
    2eae:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    2eb0:	687b      	ldr	r3, [r7, #4]
    2eb2:	683a      	ldr	r2, [r7, #0]
    2eb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    2eb6:	687b      	ldr	r3, [r7, #4]
    2eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2ebc:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    2ebe:	7bfb      	ldrb	r3, [r7, #15]
    2ec0:	2b01      	cmp	r3, #1
    2ec2:	d0f8      	beq.n	2eb6 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    2ec4:	7bfb      	ldrb	r3, [r7, #15]
}
    2ec6:	4618      	mov	r0, r3
    2ec8:	f107 0714 	add.w	r7, r7, #20
    2ecc:	46bd      	mov	sp, r7
    2ece:	bc80      	pop	{r7}
    2ed0:	4770      	bx	lr
    2ed2:	bf00      	nop

00002ed4 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    2ed4:	b480      	push	{r7}
    2ed6:	b083      	sub	sp, #12
    2ed8:	af00      	add	r7, sp, #0
    2eda:	6078      	str	r0, [r7, #4]
    2edc:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    2ede:	687b      	ldr	r3, [r7, #4]
    2ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2ee2:	2b00      	cmp	r3, #0
    2ee4:	d01e      	beq.n	2f24 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    2ee6:	687b      	ldr	r3, [r7, #4]
    2ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2eea:	683b      	ldr	r3, [r7, #0]
    2eec:	429a      	cmp	r2, r3
    2eee:	d907      	bls.n	2f00 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    2ef0:	687b      	ldr	r3, [r7, #4]
    2ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2ef4:	683b      	ldr	r3, [r7, #0]
    2ef6:	ebc3 0202 	rsb	r2, r3, r2
    2efa:	687b      	ldr	r3, [r7, #4]
    2efc:	641a      	str	r2, [r3, #64]	; 0x40
    2efe:	e011      	b.n	2f24 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    2f00:	687b      	ldr	r3, [r7, #4]
    2f02:	f04f 0203 	mov.w	r2, #3
    2f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    2f0a:	687b      	ldr	r3, [r7, #4]
    2f0c:	f04f 0200 	mov.w	r2, #0
    2f10:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    2f12:	687b      	ldr	r3, [r7, #4]
    2f14:	f04f 0200 	mov.w	r2, #0
    2f18:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    2f1c:	687b      	ldr	r3, [r7, #4]
    2f1e:	f04f 0200 	mov.w	r2, #0
    2f22:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    2f24:	f107 070c 	add.w	r7, r7, #12
    2f28:	46bd      	mov	sp, r7
    2f2a:	bc80      	pop	{r7}
    2f2c:	4770      	bx	lr
    2f2e:	bf00      	nop

00002f30 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    2f30:	b580      	push	{r7, lr}
    2f32:	b086      	sub	sp, #24
    2f34:	af00      	add	r7, sp, #0
    2f36:	60f8      	str	r0, [r7, #12]
    2f38:	60b9      	str	r1, [r7, #8]
    2f3a:	4613      	mov	r3, r2
    2f3c:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f3e:	68fa      	ldr	r2, [r7, #12]
    2f40:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f48:	429a      	cmp	r2, r3
    2f4a:	d007      	beq.n	2f5c <MSS_I2C_set_slave_tx_buffer+0x2c>
    2f4c:	68fa      	ldr	r2, [r7, #12]
    2f4e:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f56:	429a      	cmp	r2, r3
    2f58:	d000      	beq.n	2f5c <MSS_I2C_set_slave_tx_buffer+0x2c>
    2f5a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2f5c:	f000 fedc 	bl	3d18 <disable_interrupts>
    2f60:	4603      	mov	r3, r0
    2f62:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    2f64:	68fb      	ldr	r3, [r7, #12]
    2f66:	68ba      	ldr	r2, [r7, #8]
    2f68:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    2f6a:	88fa      	ldrh	r2, [r7, #6]
    2f6c:	68fb      	ldr	r3, [r7, #12]
    2f6e:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    2f70:	68fb      	ldr	r3, [r7, #12]
    2f72:	f04f 0200 	mov.w	r2, #0
    2f76:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    2f78:	6978      	ldr	r0, [r7, #20]
    2f7a:	f000 fedf 	bl	3d3c <restore_interrupts>
}
    2f7e:	f107 0718 	add.w	r7, r7, #24
    2f82:	46bd      	mov	sp, r7
    2f84:	bd80      	pop	{r7, pc}
    2f86:	bf00      	nop

00002f88 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    2f88:	b580      	push	{r7, lr}
    2f8a:	b086      	sub	sp, #24
    2f8c:	af00      	add	r7, sp, #0
    2f8e:	60f8      	str	r0, [r7, #12]
    2f90:	60b9      	str	r1, [r7, #8]
    2f92:	4613      	mov	r3, r2
    2f94:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f96:	68fa      	ldr	r2, [r7, #12]
    2f98:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fa0:	429a      	cmp	r2, r3
    2fa2:	d007      	beq.n	2fb4 <MSS_I2C_set_slave_rx_buffer+0x2c>
    2fa4:	68fa      	ldr	r2, [r7, #12]
    2fa6:	f64a 2314 	movw	r3, #43540	; 0xaa14
    2faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fae:	429a      	cmp	r2, r3
    2fb0:	d000      	beq.n	2fb4 <MSS_I2C_set_slave_rx_buffer+0x2c>
    2fb2:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2fb4:	f000 feb0 	bl	3d18 <disable_interrupts>
    2fb8:	4603      	mov	r3, r0
    2fba:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    2fbc:	68fb      	ldr	r3, [r7, #12]
    2fbe:	68ba      	ldr	r2, [r7, #8]
    2fc0:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    2fc2:	88fa      	ldrh	r2, [r7, #6]
    2fc4:	68fb      	ldr	r3, [r7, #12]
    2fc6:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    2fc8:	68fb      	ldr	r3, [r7, #12]
    2fca:	f04f 0200 	mov.w	r2, #0
    2fce:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    2fd0:	6978      	ldr	r0, [r7, #20]
    2fd2:	f000 feb3 	bl	3d3c <restore_interrupts>
}
    2fd6:	f107 0718 	add.w	r7, r7, #24
    2fda:	46bd      	mov	sp, r7
    2fdc:	bd80      	pop	{r7, pc}
    2fde:	bf00      	nop

00002fe0 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    2fe0:	b480      	push	{r7}
    2fe2:	b083      	sub	sp, #12
    2fe4:	af00      	add	r7, sp, #0
    2fe6:	6078      	str	r0, [r7, #4]
    2fe8:	460b      	mov	r3, r1
    2fea:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2fec:	687a      	ldr	r2, [r7, #4]
    2fee:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    2ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ff6:	429a      	cmp	r2, r3
    2ff8:	d007      	beq.n	300a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    2ffa:	687a      	ldr	r2, [r7, #4]
    2ffc:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3004:	429a      	cmp	r2, r3
    3006:	d000      	beq.n	300a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3008:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    300a:	78fb      	ldrb	r3, [r7, #3]
    300c:	2b02      	cmp	r3, #2
    300e:	d900      	bls.n	3012 <MSS_I2C_set_slave_mem_offset_length+0x32>
    3010:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    3012:	78fb      	ldrb	r3, [r7, #3]
    3014:	2b02      	cmp	r3, #2
    3016:	d904      	bls.n	3022 <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    3018:	687b      	ldr	r3, [r7, #4]
    301a:	f04f 0202 	mov.w	r2, #2
    301e:	661a      	str	r2, [r3, #96]	; 0x60
    3020:	e002      	b.n	3028 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    3022:	78fa      	ldrb	r2, [r7, #3]
    3024:	687b      	ldr	r3, [r7, #4]
    3026:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    3028:	f107 070c 	add.w	r7, r7, #12
    302c:	46bd      	mov	sp, r7
    302e:	bc80      	pop	{r7}
    3030:	4770      	bx	lr
    3032:	bf00      	nop

00003034 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    3034:	b480      	push	{r7}
    3036:	b083      	sub	sp, #12
    3038:	af00      	add	r7, sp, #0
    303a:	6078      	str	r0, [r7, #4]
    303c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    303e:	687a      	ldr	r2, [r7, #4]
    3040:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3048:	429a      	cmp	r2, r3
    304a:	d007      	beq.n	305c <MSS_I2C_register_write_handler+0x28>
    304c:	687a      	ldr	r2, [r7, #4]
    304e:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3056:	429a      	cmp	r2, r3
    3058:	d000      	beq.n	305c <MSS_I2C_register_write_handler+0x28>
    305a:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    305c:	687b      	ldr	r3, [r7, #4]
    305e:	683a      	ldr	r2, [r7, #0]
    3060:	665a      	str	r2, [r3, #100]	; 0x64
}
    3062:	f107 070c 	add.w	r7, r7, #12
    3066:	46bd      	mov	sp, r7
    3068:	bc80      	pop	{r7}
    306a:	4770      	bx	lr

0000306c <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    306c:	b580      	push	{r7, lr}
    306e:	b084      	sub	sp, #16
    3070:	af00      	add	r7, sp, #0
    3072:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3074:	687a      	ldr	r2, [r7, #4]
    3076:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    307a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    307e:	429a      	cmp	r2, r3
    3080:	d007      	beq.n	3092 <MSS_I2C_enable_slave+0x26>
    3082:	687a      	ldr	r2, [r7, #4]
    3084:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    308c:	429a      	cmp	r2, r3
    308e:	d000      	beq.n	3092 <MSS_I2C_enable_slave+0x26>
    3090:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3092:	f000 fe41 	bl	3d18 <disable_interrupts>
    3096:	4603      	mov	r3, r0
    3098:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    309a:	687b      	ldr	r3, [r7, #4]
    309c:	699b      	ldr	r3, [r3, #24]
    309e:	f04f 0201 	mov.w	r2, #1
    30a2:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    30a4:	687b      	ldr	r3, [r7, #4]
    30a6:	f04f 0201 	mov.w	r2, #1
    30aa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    30ae:	68f8      	ldr	r0, [r7, #12]
    30b0:	f000 fe44 	bl	3d3c <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    30b4:	687b      	ldr	r3, [r7, #4]
    30b6:	8a5b      	ldrh	r3, [r3, #18]
    30b8:	b21b      	sxth	r3, r3
    30ba:	4618      	mov	r0, r3
    30bc:	f7ff fc2a 	bl	2914 <NVIC_EnableIRQ>
}
    30c0:	f107 0710 	add.w	r7, r7, #16
    30c4:	46bd      	mov	sp, r7
    30c6:	bd80      	pop	{r7, pc}

000030c8 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    30c8:	b580      	push	{r7, lr}
    30ca:	b084      	sub	sp, #16
    30cc:	af00      	add	r7, sp, #0
    30ce:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    30d0:	687a      	ldr	r2, [r7, #4]
    30d2:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    30d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30da:	429a      	cmp	r2, r3
    30dc:	d007      	beq.n	30ee <MSS_I2C_disable_slave+0x26>
    30de:	687a      	ldr	r2, [r7, #4]
    30e0:	f64a 2314 	movw	r3, #43540	; 0xaa14
    30e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30e8:	429a      	cmp	r2, r3
    30ea:	d000      	beq.n	30ee <MSS_I2C_disable_slave+0x26>
    30ec:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    30ee:	f000 fe13 	bl	3d18 <disable_interrupts>
    30f2:	4603      	mov	r3, r0
    30f4:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    30f6:	687b      	ldr	r3, [r7, #4]
    30f8:	699b      	ldr	r3, [r3, #24]
    30fa:	f04f 0200 	mov.w	r2, #0
    30fe:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    3100:	687b      	ldr	r3, [r7, #4]
    3102:	f04f 0200 	mov.w	r2, #0
    3106:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    310a:	68f8      	ldr	r0, [r7, #12]
    310c:	f000 fe16 	bl	3d3c <restore_interrupts>
}
    3110:	f107 0710 	add.w	r7, r7, #16
    3114:	46bd      	mov	sp, r7
    3116:	bd80      	pop	{r7, pc}

00003118 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3118:	b480      	push	{r7}
    311a:	b083      	sub	sp, #12
    311c:	af00      	add	r7, sp, #0
    311e:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    3120:	687b      	ldr	r3, [r7, #4]
    3122:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    3126:	2b00      	cmp	r3, #0
    3128:	d004      	beq.n	3134 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    312a:	687b      	ldr	r3, [r7, #4]
    312c:	699b      	ldr	r3, [r3, #24]
    312e:	f04f 0201 	mov.w	r2, #1
    3132:	609a      	str	r2, [r3, #8]
    }
}
    3134:	f107 070c 	add.w	r7, r7, #12
    3138:	46bd      	mov	sp, r7
    313a:	bc80      	pop	{r7}
    313c:	4770      	bx	lr
    313e:	bf00      	nop

00003140 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    3140:	b580      	push	{r7, lr}
    3142:	b084      	sub	sp, #16
    3144:	af00      	add	r7, sp, #0
    3146:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    3148:	f04f 0301 	mov.w	r3, #1
    314c:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    314e:	687a      	ldr	r2, [r7, #4]
    3150:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3154:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3158:	429a      	cmp	r2, r3
    315a:	d007      	beq.n	316c <mss_i2c_isr+0x2c>
    315c:	687a      	ldr	r2, [r7, #4]
    315e:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3166:	429a      	cmp	r2, r3
    3168:	d000      	beq.n	316c <mss_i2c_isr+0x2c>
    316a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    316c:	687b      	ldr	r3, [r7, #4]
    316e:	695b      	ldr	r3, [r3, #20]
    3170:	791b      	ldrb	r3, [r3, #4]
    3172:	72fb      	strb	r3, [r7, #11]

    switch( status )
    3174:	7afb      	ldrb	r3, [r7, #11]
    3176:	b2db      	uxtb	r3, r3
    3178:	f1a3 0308 	sub.w	r3, r3, #8
    317c:	2bd0      	cmp	r3, #208	; 0xd0
    317e:	f200 841c 	bhi.w	39ba <mss_i2c_isr+0x87a>
    3182:	a201      	add	r2, pc, #4	; (adr r2, 3188 <mss_i2c_isr+0x48>)
    3184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3188:	000034cd 	.word	0x000034cd
    318c:	000039bb 	.word	0x000039bb
    3190:	000039bb 	.word	0x000039bb
    3194:	000039bb 	.word	0x000039bb
    3198:	000039bb 	.word	0x000039bb
    319c:	000039bb 	.word	0x000039bb
    31a0:	000039bb 	.word	0x000039bb
    31a4:	000039bb 	.word	0x000039bb
    31a8:	000034cd 	.word	0x000034cd
    31ac:	000039bb 	.word	0x000039bb
    31b0:	000039bb 	.word	0x000039bb
    31b4:	000039bb 	.word	0x000039bb
    31b8:	000039bb 	.word	0x000039bb
    31bc:	000039bb 	.word	0x000039bb
    31c0:	000039bb 	.word	0x000039bb
    31c4:	000039bb 	.word	0x000039bb
    31c8:	00003571 	.word	0x00003571
    31cc:	000039bb 	.word	0x000039bb
    31d0:	000039bb 	.word	0x000039bb
    31d4:	000039bb 	.word	0x000039bb
    31d8:	000039bb 	.word	0x000039bb
    31dc:	000039bb 	.word	0x000039bb
    31e0:	000039bb 	.word	0x000039bb
    31e4:	000039bb 	.word	0x000039bb
    31e8:	0000354d 	.word	0x0000354d
    31ec:	000039bb 	.word	0x000039bb
    31f0:	000039bb 	.word	0x000039bb
    31f4:	000039bb 	.word	0x000039bb
    31f8:	000039bb 	.word	0x000039bb
    31fc:	000039bb 	.word	0x000039bb
    3200:	000039bb 	.word	0x000039bb
    3204:	000039bb 	.word	0x000039bb
    3208:	00003571 	.word	0x00003571
    320c:	000039bb 	.word	0x000039bb
    3210:	000039bb 	.word	0x000039bb
    3214:	000039bb 	.word	0x000039bb
    3218:	000039bb 	.word	0x000039bb
    321c:	000039bb 	.word	0x000039bb
    3220:	000039bb 	.word	0x000039bb
    3224:	000039bb 	.word	0x000039bb
    3228:	00003605 	.word	0x00003605
    322c:	000039bb 	.word	0x000039bb
    3230:	000039bb 	.word	0x000039bb
    3234:	000039bb 	.word	0x000039bb
    3238:	000039bb 	.word	0x000039bb
    323c:	000039bb 	.word	0x000039bb
    3240:	000039bb 	.word	0x000039bb
    3244:	000039bb 	.word	0x000039bb
    3248:	00003541 	.word	0x00003541
    324c:	000039bb 	.word	0x000039bb
    3250:	000039bb 	.word	0x000039bb
    3254:	000039bb 	.word	0x000039bb
    3258:	000039bb 	.word	0x000039bb
    325c:	000039bb 	.word	0x000039bb
    3260:	000039bb 	.word	0x000039bb
    3264:	000039bb 	.word	0x000039bb
    3268:	00003629 	.word	0x00003629
    326c:	000039bb 	.word	0x000039bb
    3270:	000039bb 	.word	0x000039bb
    3274:	000039bb 	.word	0x000039bb
    3278:	000039bb 	.word	0x000039bb
    327c:	000039bb 	.word	0x000039bb
    3280:	000039bb 	.word	0x000039bb
    3284:	000039bb 	.word	0x000039bb
    3288:	00003679 	.word	0x00003679
    328c:	000039bb 	.word	0x000039bb
    3290:	000039bb 	.word	0x000039bb
    3294:	000039bb 	.word	0x000039bb
    3298:	000039bb 	.word	0x000039bb
    329c:	000039bb 	.word	0x000039bb
    32a0:	000039bb 	.word	0x000039bb
    32a4:	000039bb 	.word	0x000039bb
    32a8:	0000369d 	.word	0x0000369d
    32ac:	000039bb 	.word	0x000039bb
    32b0:	000039bb 	.word	0x000039bb
    32b4:	000039bb 	.word	0x000039bb
    32b8:	000039bb 	.word	0x000039bb
    32bc:	000039bb 	.word	0x000039bb
    32c0:	000039bb 	.word	0x000039bb
    32c4:	000039bb 	.word	0x000039bb
    32c8:	000036d7 	.word	0x000036d7
    32cc:	000039bb 	.word	0x000039bb
    32d0:	000039bb 	.word	0x000039bb
    32d4:	000039bb 	.word	0x000039bb
    32d8:	000039bb 	.word	0x000039bb
    32dc:	000039bb 	.word	0x000039bb
    32e0:	000039bb 	.word	0x000039bb
    32e4:	000039bb 	.word	0x000039bb
    32e8:	00003779 	.word	0x00003779
    32ec:	000039bb 	.word	0x000039bb
    32f0:	000039bb 	.word	0x000039bb
    32f4:	000039bb 	.word	0x000039bb
    32f8:	000039bb 	.word	0x000039bb
    32fc:	000039bb 	.word	0x000039bb
    3300:	000039bb 	.word	0x000039bb
    3304:	000039bb 	.word	0x000039bb
    3308:	0000376f 	.word	0x0000376f
    330c:	000039bb 	.word	0x000039bb
    3310:	000039bb 	.word	0x000039bb
    3314:	000039bb 	.word	0x000039bb
    3318:	000039bb 	.word	0x000039bb
    331c:	000039bb 	.word	0x000039bb
    3320:	000039bb 	.word	0x000039bb
    3324:	000039bb 	.word	0x000039bb
    3328:	00003779 	.word	0x00003779
    332c:	000039bb 	.word	0x000039bb
    3330:	000039bb 	.word	0x000039bb
    3334:	000039bb 	.word	0x000039bb
    3338:	000039bb 	.word	0x000039bb
    333c:	000039bb 	.word	0x000039bb
    3340:	000039bb 	.word	0x000039bb
    3344:	000039bb 	.word	0x000039bb
    3348:	0000376f 	.word	0x0000376f
    334c:	000039bb 	.word	0x000039bb
    3350:	000039bb 	.word	0x000039bb
    3354:	000039bb 	.word	0x000039bb
    3358:	000039bb 	.word	0x000039bb
    335c:	000039bb 	.word	0x000039bb
    3360:	000039bb 	.word	0x000039bb
    3364:	000039bb 	.word	0x000039bb
    3368:	000037bb 	.word	0x000037bb
    336c:	000039bb 	.word	0x000039bb
    3370:	000039bb 	.word	0x000039bb
    3374:	000039bb 	.word	0x000039bb
    3378:	000039bb 	.word	0x000039bb
    337c:	000039bb 	.word	0x000039bb
    3380:	000039bb 	.word	0x000039bb
    3384:	000039bb 	.word	0x000039bb
    3388:	0000373b 	.word	0x0000373b
    338c:	000039bb 	.word	0x000039bb
    3390:	000039bb 	.word	0x000039bb
    3394:	000039bb 	.word	0x000039bb
    3398:	000039bb 	.word	0x000039bb
    339c:	000039bb 	.word	0x000039bb
    33a0:	000039bb 	.word	0x000039bb
    33a4:	000039bb 	.word	0x000039bb
    33a8:	000037bb 	.word	0x000037bb
    33ac:	000039bb 	.word	0x000039bb
    33b0:	000039bb 	.word	0x000039bb
    33b4:	000039bb 	.word	0x000039bb
    33b8:	000039bb 	.word	0x000039bb
    33bc:	000039bb 	.word	0x000039bb
    33c0:	000039bb 	.word	0x000039bb
    33c4:	000039bb 	.word	0x000039bb
    33c8:	0000373b 	.word	0x0000373b
    33cc:	000039bb 	.word	0x000039bb
    33d0:	000039bb 	.word	0x000039bb
    33d4:	000039bb 	.word	0x000039bb
    33d8:	000039bb 	.word	0x000039bb
    33dc:	000039bb 	.word	0x000039bb
    33e0:	000039bb 	.word	0x000039bb
    33e4:	000039bb 	.word	0x000039bb
    33e8:	00003817 	.word	0x00003817
    33ec:	000039bb 	.word	0x000039bb
    33f0:	000039bb 	.word	0x000039bb
    33f4:	000039bb 	.word	0x000039bb
    33f8:	000039bb 	.word	0x000039bb
    33fc:	000039bb 	.word	0x000039bb
    3400:	000039bb 	.word	0x000039bb
    3404:	000039bb 	.word	0x000039bb
    3408:	000038ef 	.word	0x000038ef
    340c:	000039bb 	.word	0x000039bb
    3410:	000039bb 	.word	0x000039bb
    3414:	000039bb 	.word	0x000039bb
    3418:	000039bb 	.word	0x000039bb
    341c:	000039bb 	.word	0x000039bb
    3420:	000039bb 	.word	0x000039bb
    3424:	000039bb 	.word	0x000039bb
    3428:	000038ef 	.word	0x000038ef
    342c:	000039bb 	.word	0x000039bb
    3430:	000039bb 	.word	0x000039bb
    3434:	000039bb 	.word	0x000039bb
    3438:	000039bb 	.word	0x000039bb
    343c:	000039bb 	.word	0x000039bb
    3440:	000039bb 	.word	0x000039bb
    3444:	000039bb 	.word	0x000039bb
    3448:	000038ef 	.word	0x000038ef
    344c:	000039bb 	.word	0x000039bb
    3450:	000039bb 	.word	0x000039bb
    3454:	000039bb 	.word	0x000039bb
    3458:	000039bb 	.word	0x000039bb
    345c:	000039bb 	.word	0x000039bb
    3460:	000039bb 	.word	0x000039bb
    3464:	000039bb 	.word	0x000039bb
    3468:	00003981 	.word	0x00003981
    346c:	000039bb 	.word	0x000039bb
    3470:	000039bb 	.word	0x000039bb
    3474:	000039bb 	.word	0x000039bb
    3478:	000039bb 	.word	0x000039bb
    347c:	000039bb 	.word	0x000039bb
    3480:	000039bb 	.word	0x000039bb
    3484:	000039bb 	.word	0x000039bb
    3488:	00003981 	.word	0x00003981
    348c:	000039bb 	.word	0x000039bb
    3490:	000039bb 	.word	0x000039bb
    3494:	000039bb 	.word	0x000039bb
    3498:	000039bb 	.word	0x000039bb
    349c:	000039bb 	.word	0x000039bb
    34a0:	000039bb 	.word	0x000039bb
    34a4:	000039bb 	.word	0x000039bb
    34a8:	000039bb 	.word	0x000039bb
    34ac:	000039bb 	.word	0x000039bb
    34b0:	000039bb 	.word	0x000039bb
    34b4:	000039bb 	.word	0x000039bb
    34b8:	000039bb 	.word	0x000039bb
    34bc:	000039bb 	.word	0x000039bb
    34c0:	000039bb 	.word	0x000039bb
    34c4:	000039bb 	.word	0x000039bb
    34c8:	000038c1 	.word	0x000038c1
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    34cc:	687b      	ldr	r3, [r7, #4]
    34ce:	699b      	ldr	r3, [r3, #24]
    34d0:	f04f 0200 	mov.w	r2, #0
    34d4:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    34d6:	687b      	ldr	r3, [r7, #4]
    34d8:	695b      	ldr	r3, [r3, #20]
    34da:	687a      	ldr	r2, [r7, #4]
    34dc:	6852      	ldr	r2, [r2, #4]
    34de:	b2d2      	uxtb	r2, r2
    34e0:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    34e2:	687b      	ldr	r3, [r7, #4]
    34e4:	699b      	ldr	r3, [r3, #24]
    34e6:	687a      	ldr	r2, [r7, #4]
    34e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    34ea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    34ee:	687b      	ldr	r3, [r7, #4]
    34f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    34f2:	2b00      	cmp	r3, #0
    34f4:	d104      	bne.n	3500 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    34f6:	687b      	ldr	r3, [r7, #4]
    34f8:	f04f 0200 	mov.w	r2, #0
    34fc:	629a      	str	r2, [r3, #40]	; 0x28
    34fe:	e007      	b.n	3510 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3500:	687b      	ldr	r3, [r7, #4]
    3502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3504:	2b01      	cmp	r3, #1
    3506:	d103      	bne.n	3510 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3508:	687b      	ldr	r3, [r7, #4]
    350a:	f04f 0200 	mov.w	r2, #0
    350e:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3510:	687b      	ldr	r3, [r7, #4]
    3512:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3516:	2b00      	cmp	r3, #0
    3518:	d004      	beq.n	3524 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    351a:	687b      	ldr	r3, [r7, #4]
    351c:	f04f 0200 	mov.w	r2, #0
    3520:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3524:	687b      	ldr	r3, [r7, #4]
    3526:	7a1a      	ldrb	r2, [r3, #8]
    3528:	687b      	ldr	r3, [r7, #4]
    352a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    352e:	429a      	cmp	r2, r3
    3530:	f000 8267 	beq.w	3a02 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3534:	687b      	ldr	r3, [r7, #4]
    3536:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    353a:	687b      	ldr	r3, [r7, #4]
    353c:	721a      	strb	r2, [r3, #8]
            }
            break;
    353e:	e269      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3540:	687b      	ldr	r3, [r7, #4]
    3542:	699b      	ldr	r3, [r3, #24]
    3544:	f04f 0201 	mov.w	r2, #1
    3548:	615a      	str	r2, [r3, #20]
            break;
    354a:	e263      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    354c:	687b      	ldr	r3, [r7, #4]
    354e:	699b      	ldr	r3, [r3, #24]
    3550:	f04f 0201 	mov.w	r2, #1
    3554:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3556:	687b      	ldr	r3, [r7, #4]
    3558:	f04f 0202 	mov.w	r2, #2
    355c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3560:	687b      	ldr	r3, [r7, #4]
    3562:	f04f 0200 	mov.w	r2, #0
    3566:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3568:	6878      	ldr	r0, [r7, #4]
    356a:	f7ff fdd5 	bl	3118 <enable_slave_if_required>
            break;
    356e:	e251      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3570:	687b      	ldr	r3, [r7, #4]
    3572:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3574:	687b      	ldr	r3, [r7, #4]
    3576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3578:	429a      	cmp	r2, r3
    357a:	d20d      	bcs.n	3598 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    357c:	687b      	ldr	r3, [r7, #4]
    357e:	695a      	ldr	r2, [r3, #20]
    3580:	687b      	ldr	r3, [r7, #4]
    3582:	6a19      	ldr	r1, [r3, #32]
    3584:	687b      	ldr	r3, [r7, #4]
    3586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3588:	4419      	add	r1, r3
    358a:	7809      	ldrb	r1, [r1, #0]
    358c:	7211      	strb	r1, [r2, #8]
    358e:	f103 0201 	add.w	r2, r3, #1
    3592:	687b      	ldr	r3, [r7, #4]
    3594:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3596:	e23d      	b.n	3a14 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3598:	687b      	ldr	r3, [r7, #4]
    359a:	7a1b      	ldrb	r3, [r3, #8]
    359c:	2b03      	cmp	r3, #3
    359e:	d109      	bne.n	35b4 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    35a0:	687b      	ldr	r3, [r7, #4]
    35a2:	f04f 0201 	mov.w	r2, #1
    35a6:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    35a8:	687b      	ldr	r3, [r7, #4]
    35aa:	699b      	ldr	r3, [r3, #24]
    35ac:	f04f 0201 	mov.w	r2, #1
    35b0:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    35b2:	e22f      	b.n	3a14 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    35b4:	687b      	ldr	r3, [r7, #4]
    35b6:	f04f 0200 	mov.w	r2, #0
    35ba:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    35bc:	687b      	ldr	r3, [r7, #4]
    35be:	7c1b      	ldrb	r3, [r3, #16]
    35c0:	f003 0301 	and.w	r3, r3, #1
    35c4:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    35c6:	687b      	ldr	r3, [r7, #4]
    35c8:	7b7a      	ldrb	r2, [r7, #13]
    35ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    35ce:	7b7b      	ldrb	r3, [r7, #13]
    35d0:	2b00      	cmp	r3, #0
    35d2:	d108      	bne.n	35e6 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    35d4:	687b      	ldr	r3, [r7, #4]
    35d6:	699b      	ldr	r3, [r3, #24]
    35d8:	f04f 0201 	mov.w	r2, #1
    35dc:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    35de:	6878      	ldr	r0, [r7, #4]
    35e0:	f7ff fd9a 	bl	3118 <enable_slave_if_required>
    35e4:	e008      	b.n	35f8 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    35e6:	687b      	ldr	r3, [r7, #4]
    35e8:	8a5b      	ldrh	r3, [r3, #18]
    35ea:	b21b      	sxth	r3, r3
    35ec:	4618      	mov	r0, r3
    35ee:	f7ff f9ad 	bl	294c <NVIC_DisableIRQ>
                    clear_irq = 0u;
    35f2:	f04f 0300 	mov.w	r3, #0
    35f6:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    35f8:	687b      	ldr	r3, [r7, #4]
    35fa:	f04f 0200 	mov.w	r2, #0
    35fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3602:	e207      	b.n	3a14 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3604:	687b      	ldr	r3, [r7, #4]
    3606:	699b      	ldr	r3, [r3, #24]
    3608:	f04f 0201 	mov.w	r2, #1
    360c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    360e:	687b      	ldr	r3, [r7, #4]
    3610:	f04f 0202 	mov.w	r2, #2
    3614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3618:	687b      	ldr	r3, [r7, #4]
    361a:	f04f 0200 	mov.w	r2, #0
    361e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3620:	6878      	ldr	r0, [r7, #4]
    3622:	f7ff fd79 	bl	3118 <enable_slave_if_required>

            break;
    3626:	e1f5      	b.n	3a14 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3628:	687b      	ldr	r3, [r7, #4]
    362a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    362c:	2b01      	cmp	r3, #1
    362e:	d905      	bls.n	363c <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3630:	687b      	ldr	r3, [r7, #4]
    3632:	699b      	ldr	r3, [r3, #24]
    3634:	f04f 0201 	mov.w	r2, #1
    3638:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    363a:	e1eb      	b.n	3a14 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    363c:	687b      	ldr	r3, [r7, #4]
    363e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3640:	2b01      	cmp	r3, #1
    3642:	d105      	bne.n	3650 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3644:	687b      	ldr	r3, [r7, #4]
    3646:	699b      	ldr	r3, [r3, #24]
    3648:	f04f 0200 	mov.w	r2, #0
    364c:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    364e:	e1e1      	b.n	3a14 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3650:	687b      	ldr	r3, [r7, #4]
    3652:	699b      	ldr	r3, [r3, #24]
    3654:	f04f 0201 	mov.w	r2, #1
    3658:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    365a:	687b      	ldr	r3, [r7, #4]
    365c:	699b      	ldr	r3, [r3, #24]
    365e:	f04f 0201 	mov.w	r2, #1
    3662:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3664:	687b      	ldr	r3, [r7, #4]
    3666:	f04f 0200 	mov.w	r2, #0
    366a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    366e:	687b      	ldr	r3, [r7, #4]
    3670:	f04f 0200 	mov.w	r2, #0
    3674:	721a      	strb	r2, [r3, #8]
            }
            break;
    3676:	e1cd      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3678:	687b      	ldr	r3, [r7, #4]
    367a:	699b      	ldr	r3, [r3, #24]
    367c:	f04f 0201 	mov.w	r2, #1
    3680:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3682:	687b      	ldr	r3, [r7, #4]
    3684:	f04f 0202 	mov.w	r2, #2
    3688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    368c:	687b      	ldr	r3, [r7, #4]
    368e:	f04f 0200 	mov.w	r2, #0
    3692:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3694:	6878      	ldr	r0, [r7, #4]
    3696:	f7ff fd3f 	bl	3118 <enable_slave_if_required>
            break;
    369a:	e1bb      	b.n	3a14 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    369c:	687b      	ldr	r3, [r7, #4]
    369e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36a0:	687b      	ldr	r3, [r7, #4]
    36a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    36a4:	441a      	add	r2, r3
    36a6:	6879      	ldr	r1, [r7, #4]
    36a8:	6949      	ldr	r1, [r1, #20]
    36aa:	7a09      	ldrb	r1, [r1, #8]
    36ac:	b2c9      	uxtb	r1, r1
    36ae:	7011      	strb	r1, [r2, #0]
    36b0:	f103 0201 	add.w	r2, r3, #1
    36b4:	687b      	ldr	r3, [r7, #4]
    36b6:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    36bc:	687b      	ldr	r3, [r7, #4]
    36be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    36c0:	f103 33ff 	add.w	r3, r3, #4294967295
    36c4:	429a      	cmp	r2, r3
    36c6:	f0c0 819e 	bcc.w	3a06 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    36ca:	687b      	ldr	r3, [r7, #4]
    36cc:	699b      	ldr	r3, [r3, #24]
    36ce:	f04f 0200 	mov.w	r2, #0
    36d2:	609a      	str	r2, [r3, #8]
            }
            break;
    36d4:	e19e      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    36d6:	687b      	ldr	r3, [r7, #4]
    36d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36da:	687b      	ldr	r3, [r7, #4]
    36dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    36de:	4413      	add	r3, r2
    36e0:	687a      	ldr	r2, [r7, #4]
    36e2:	6952      	ldr	r2, [r2, #20]
    36e4:	7a12      	ldrb	r2, [r2, #8]
    36e6:	b2d2      	uxtb	r2, r2
    36e8:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    36ea:	687b      	ldr	r3, [r7, #4]
    36ec:	7c1b      	ldrb	r3, [r3, #16]
    36ee:	f003 0301 	and.w	r3, r3, #1
    36f2:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    36f4:	687b      	ldr	r3, [r7, #4]
    36f6:	7b7a      	ldrb	r2, [r7, #13]
    36f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    36fc:	7b7b      	ldrb	r3, [r7, #13]
    36fe:	2b00      	cmp	r3, #0
    3700:	d108      	bne.n	3714 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3702:	687b      	ldr	r3, [r7, #4]
    3704:	699b      	ldr	r3, [r3, #24]
    3706:	f04f 0201 	mov.w	r2, #1
    370a:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    370c:	6878      	ldr	r0, [r7, #4]
    370e:	f7ff fd03 	bl	3118 <enable_slave_if_required>
    3712:	e008      	b.n	3726 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3714:	687b      	ldr	r3, [r7, #4]
    3716:	8a5b      	ldrh	r3, [r3, #18]
    3718:	b21b      	sxth	r3, r3
    371a:	4618      	mov	r0, r3
    371c:	f7ff f916 	bl	294c <NVIC_DisableIRQ>
                clear_irq = 0u;
    3720:	f04f 0300 	mov.w	r3, #0
    3724:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3726:	687b      	ldr	r3, [r7, #4]
    3728:	f04f 0200 	mov.w	r2, #0
    372c:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    372e:	687b      	ldr	r3, [r7, #4]
    3730:	f04f 0200 	mov.w	r2, #0
    3734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3738:	e16c      	b.n	3a14 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    373a:	687b      	ldr	r3, [r7, #4]
    373c:	699b      	ldr	r3, [r3, #24]
    373e:	f04f 0201 	mov.w	r2, #1
    3742:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3744:	687b      	ldr	r3, [r7, #4]
    3746:	f04f 0200 	mov.w	r2, #0
    374a:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	f04f 0200 	mov.w	r2, #0
    3752:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3756:	687b      	ldr	r3, [r7, #4]
    3758:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    375c:	2b00      	cmp	r3, #0
    375e:	f000 8154 	beq.w	3a0a <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3762:	687b      	ldr	r3, [r7, #4]
    3764:	699b      	ldr	r3, [r3, #24]
    3766:	f04f 0201 	mov.w	r2, #1
    376a:	615a      	str	r2, [r3, #20]
            }
            break;
    376c:	e152      	b.n	3a14 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    376e:	687b      	ldr	r3, [r7, #4]
    3770:	f04f 0201 	mov.w	r2, #1
    3774:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3778:	687b      	ldr	r3, [r7, #4]
    377a:	f04f 0204 	mov.w	r2, #4
    377e:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3780:	687b      	ldr	r3, [r7, #4]
    3782:	f04f 0200 	mov.w	r2, #0
    3786:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3788:	687b      	ldr	r3, [r7, #4]
    378a:	f04f 0200 	mov.w	r2, #0
    378e:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3790:	687b      	ldr	r3, [r7, #4]
    3792:	699b      	ldr	r3, [r3, #24]
    3794:	695b      	ldr	r3, [r3, #20]
    3796:	2b00      	cmp	r3, #0
    3798:	d009      	beq.n	37ae <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    379a:	687b      	ldr	r3, [r7, #4]
    379c:	699b      	ldr	r3, [r3, #24]
    379e:	f04f 0200 	mov.w	r2, #0
    37a2:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    37a4:	687b      	ldr	r3, [r7, #4]
    37a6:	f04f 0201 	mov.w	r2, #1
    37aa:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    37ae:	687b      	ldr	r3, [r7, #4]
    37b0:	f04f 0201 	mov.w	r2, #1
    37b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    37b8:	e12c      	b.n	3a14 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    37ba:	687b      	ldr	r3, [r7, #4]
    37bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    37be:	2b00      	cmp	r3, #0
    37c0:	d01c      	beq.n	37fc <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    37c2:	687b      	ldr	r3, [r7, #4]
    37c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    37c6:	687b      	ldr	r3, [r7, #4]
    37c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    37ca:	429a      	cmp	r2, r3
    37cc:	d216      	bcs.n	37fc <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    37ce:	687b      	ldr	r3, [r7, #4]
    37d0:	695b      	ldr	r3, [r3, #20]
    37d2:	7a1b      	ldrb	r3, [r3, #8]
    37d4:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    37d6:	687b      	ldr	r3, [r7, #4]
    37d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    37da:	687b      	ldr	r3, [r7, #4]
    37dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    37de:	441a      	add	r2, r3
    37e0:	7b39      	ldrb	r1, [r7, #12]
    37e2:	7011      	strb	r1, [r2, #0]
    37e4:	f103 0201 	add.w	r2, r3, #1
    37e8:	687b      	ldr	r3, [r7, #4]
    37ea:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    37ec:	687b      	ldr	r3, [r7, #4]
    37ee:	68db      	ldr	r3, [r3, #12]
    37f0:	ea4f 2203 	mov.w	r2, r3, lsl #8
    37f4:	7b3b      	ldrb	r3, [r7, #12]
    37f6:	441a      	add	r2, r3
    37f8:	687b      	ldr	r3, [r7, #4]
    37fa:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    37fc:	687b      	ldr	r3, [r7, #4]
    37fe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3800:	687b      	ldr	r3, [r7, #4]
    3802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3804:	429a      	cmp	r2, r3
    3806:	f0c0 8102 	bcc.w	3a0e <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    380a:	687b      	ldr	r3, [r7, #4]
    380c:	699b      	ldr	r3, [r3, #24]
    380e:	f04f 0200 	mov.w	r2, #0
    3812:	609a      	str	r2, [r3, #8]
            }
            break;
    3814:	e0fe      	b.n	3a14 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3816:	687b      	ldr	r3, [r7, #4]
    3818:	7a1b      	ldrb	r3, [r3, #8]
    381a:	2b04      	cmp	r3, #4
    381c:	d135      	bne.n	388a <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    381e:	687b      	ldr	r3, [r7, #4]
    3820:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3822:	687b      	ldr	r3, [r7, #4]
    3824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3826:	429a      	cmp	r2, r3
    3828:	d103      	bne.n	3832 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    382a:	687b      	ldr	r3, [r7, #4]
    382c:	68da      	ldr	r2, [r3, #12]
    382e:	687b      	ldr	r3, [r7, #4]
    3830:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3832:	687b      	ldr	r3, [r7, #4]
    3834:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3836:	2b00      	cmp	r3, #0
    3838:	d021      	beq.n	387e <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    383a:	687b      	ldr	r3, [r7, #4]
    383c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    383e:	687a      	ldr	r2, [r7, #4]
    3840:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3842:	687a      	ldr	r2, [r7, #4]
    3844:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3846:	b292      	uxth	r2, r2
    3848:	6878      	ldr	r0, [r7, #4]
    384a:	4798      	blx	r3
    384c:	4603      	mov	r3, r0
    384e:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3850:	7bfb      	ldrb	r3, [r7, #15]
    3852:	2b00      	cmp	r3, #0
    3854:	d108      	bne.n	3868 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3856:	6878      	ldr	r0, [r7, #4]
    3858:	f7ff fc5e 	bl	3118 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	699b      	ldr	r3, [r3, #24]
    3860:	f04f 0201 	mov.w	r2, #1
    3864:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3866:	e017      	b.n	3898 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3868:	687b      	ldr	r3, [r7, #4]
    386a:	699b      	ldr	r3, [r3, #24]
    386c:	f04f 0200 	mov.w	r2, #0
    3870:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3872:	687b      	ldr	r3, [r7, #4]
    3874:	f04f 0200 	mov.w	r2, #0
    3878:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    387c:	e00c      	b.n	3898 <mss_i2c_isr+0x758>
    387e:	687b      	ldr	r3, [r7, #4]
    3880:	699b      	ldr	r3, [r3, #24]
    3882:	f04f 0201 	mov.w	r2, #1
    3886:	609a      	str	r2, [r3, #8]
    3888:	e006      	b.n	3898 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    388a:	687b      	ldr	r3, [r7, #4]
    388c:	f04f 0200 	mov.w	r2, #0
    3890:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3892:	6878      	ldr	r0, [r7, #4]
    3894:	f7ff fc40 	bl	3118 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3898:	687b      	ldr	r3, [r7, #4]
    389a:	f04f 0200 	mov.w	r2, #0
    389e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    38a2:	687b      	ldr	r3, [r7, #4]
    38a4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    38a8:	2b00      	cmp	r3, #0
    38aa:	d004      	beq.n	38b6 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    38ac:	687b      	ldr	r3, [r7, #4]
    38ae:	699b      	ldr	r3, [r3, #24]
    38b0:	f04f 0201 	mov.w	r2, #1
    38b4:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    38b6:	687b      	ldr	r3, [r7, #4]
    38b8:	f04f 0200 	mov.w	r2, #0
    38bc:	721a      	strb	r2, [r3, #8]
            break;
    38be:	e0a9      	b.n	3a14 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    38c0:	687b      	ldr	r3, [r7, #4]
    38c2:	f04f 0200 	mov.w	r2, #0
    38c6:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    38c8:	687b      	ldr	r3, [r7, #4]
    38ca:	f04f 0200 	mov.w	r2, #0
    38ce:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    38d6:	b2db      	uxtb	r3, r3
    38d8:	2b01      	cmp	r3, #1
    38da:	d104      	bne.n	38e6 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    38dc:	687b      	ldr	r3, [r7, #4]
    38de:	f04f 0202 	mov.w	r2, #2
    38e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    38e6:	6878      	ldr	r0, [r7, #4]
    38e8:	f7ff fc16 	bl	3118 <enable_slave_if_required>

            break;
    38ec:	e092      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    38ee:	7afb      	ldrb	r3, [r7, #11]
    38f0:	b2db      	uxtb	r3, r3
    38f2:	2ba8      	cmp	r3, #168	; 0xa8
    38f4:	d11b      	bne.n	392e <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	f04f 0205 	mov.w	r2, #5
    38fc:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    38fe:	687b      	ldr	r3, [r7, #4]
    3900:	f04f 0200 	mov.w	r2, #0
    3904:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3906:	687b      	ldr	r3, [r7, #4]
    3908:	f04f 0201 	mov.w	r2, #1
    390c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	699b      	ldr	r3, [r3, #24]
    3914:	695b      	ldr	r3, [r3, #20]
    3916:	2b00      	cmp	r3, #0
    3918:	d009      	beq.n	392e <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    391a:	687b      	ldr	r3, [r7, #4]
    391c:	699b      	ldr	r3, [r3, #24]
    391e:	f04f 0200 	mov.w	r2, #0
    3922:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	f04f 0201 	mov.w	r2, #1
    392a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    392e:	687b      	ldr	r3, [r7, #4]
    3930:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3932:	687b      	ldr	r3, [r7, #4]
    3934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3936:	429a      	cmp	r2, r3
    3938:	d305      	bcc.n	3946 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    393a:	687b      	ldr	r3, [r7, #4]
    393c:	695b      	ldr	r3, [r3, #20]
    393e:	f04f 32ff 	mov.w	r2, #4294967295
    3942:	721a      	strb	r2, [r3, #8]
    3944:	e00c      	b.n	3960 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3946:	687b      	ldr	r3, [r7, #4]
    3948:	695a      	ldr	r2, [r3, #20]
    394a:	687b      	ldr	r3, [r7, #4]
    394c:	6c59      	ldr	r1, [r3, #68]	; 0x44
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3952:	4419      	add	r1, r3
    3954:	7809      	ldrb	r1, [r1, #0]
    3956:	7211      	strb	r1, [r2, #8]
    3958:	f103 0201 	add.w	r2, r3, #1
    395c:	687b      	ldr	r3, [r7, #4]
    395e:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3960:	687b      	ldr	r3, [r7, #4]
    3962:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3964:	687b      	ldr	r3, [r7, #4]
    3966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3968:	429a      	cmp	r2, r3
    396a:	d352      	bcc.n	3a12 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    396c:	687b      	ldr	r3, [r7, #4]
    396e:	699b      	ldr	r3, [r3, #24]
    3970:	f04f 0200 	mov.w	r2, #0
    3974:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	f04f 0200 	mov.w	r2, #0
    397c:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    397e:	e049      	b.n	3a14 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3980:	687b      	ldr	r3, [r7, #4]
    3982:	f04f 0200 	mov.w	r2, #0
    3986:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3988:	687b      	ldr	r3, [r7, #4]
    398a:	699b      	ldr	r3, [r3, #24]
    398c:	f04f 0201 	mov.w	r2, #1
    3990:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3992:	687b      	ldr	r3, [r7, #4]
    3994:	f04f 0200 	mov.w	r2, #0
    3998:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    399c:	687b      	ldr	r3, [r7, #4]
    399e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    39a2:	2b00      	cmp	r3, #0
    39a4:	d004      	beq.n	39b0 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    39a6:	687b      	ldr	r3, [r7, #4]
    39a8:	699b      	ldr	r3, [r3, #24]
    39aa:	f04f 0201 	mov.w	r2, #1
    39ae:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    39b0:	687b      	ldr	r3, [r7, #4]
    39b2:	f04f 0200 	mov.w	r2, #0
    39b6:	721a      	strb	r2, [r3, #8]
            break;
    39b8:	e02c      	b.n	3a14 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    39ba:	687b      	ldr	r3, [r7, #4]
    39bc:	699b      	ldr	r3, [r3, #24]
    39be:	f04f 0200 	mov.w	r2, #0
    39c2:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	f04f 0200 	mov.w	r2, #0
    39ca:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    39cc:	687b      	ldr	r3, [r7, #4]
    39ce:	f04f 0200 	mov.w	r2, #0
    39d2:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    39d4:	687b      	ldr	r3, [r7, #4]
    39d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    39da:	b2db      	uxtb	r3, r3
    39dc:	2b01      	cmp	r3, #1
    39de:	d104      	bne.n	39ea <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    39e0:	687b      	ldr	r3, [r7, #4]
    39e2:	f04f 0202 	mov.w	r2, #2
    39e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    39f0:	b2db      	uxtb	r3, r3
    39f2:	2b01      	cmp	r3, #1
    39f4:	d10e      	bne.n	3a14 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    39f6:	687b      	ldr	r3, [r7, #4]
    39f8:	f04f 0202 	mov.w	r2, #2
    39fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3a00:	e008      	b.n	3a14 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3a02:	bf00      	nop
    3a04:	e006      	b.n	3a14 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3a06:	bf00      	nop
    3a08:	e004      	b.n	3a14 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3a0a:	bf00      	nop
    3a0c:	e002      	b.n	3a14 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3a0e:	bf00      	nop
    3a10:	e000      	b.n	3a14 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3a12:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3a14:	7bbb      	ldrb	r3, [r7, #14]
    3a16:	2b00      	cmp	r3, #0
    3a18:	d004      	beq.n	3a24 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3a1a:	687b      	ldr	r3, [r7, #4]
    3a1c:	699b      	ldr	r3, [r3, #24]
    3a1e:	f04f 0200 	mov.w	r2, #0
    3a22:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3a24:	687b      	ldr	r3, [r7, #4]
    3a26:	695b      	ldr	r3, [r3, #20]
    3a28:	791b      	ldrb	r3, [r3, #4]
    3a2a:	72fb      	strb	r3, [r7, #11]
}
    3a2c:	f107 0710 	add.w	r7, r7, #16
    3a30:	46bd      	mov	sp, r7
    3a32:	bd80      	pop	{r7, pc}

00003a34 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3a34:	b480      	push	{r7}
    3a36:	b083      	sub	sp, #12
    3a38:	af00      	add	r7, sp, #0
    3a3a:	6078      	str	r0, [r7, #4]
    3a3c:	460b      	mov	r3, r1
    3a3e:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3a40:	687b      	ldr	r3, [r7, #4]
    3a42:	695b      	ldr	r3, [r3, #20]
    3a44:	78fa      	ldrb	r2, [r7, #3]
    3a46:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3a48:	687b      	ldr	r3, [r7, #4]
    3a4a:	695b      	ldr	r3, [r3, #20]
    3a4c:	f04f 0254 	mov.w	r2, #84	; 0x54
    3a50:	741a      	strb	r2, [r3, #16]
}
    3a52:	f107 070c 	add.w	r7, r7, #12
    3a56:	46bd      	mov	sp, r7
    3a58:	bc80      	pop	{r7}
    3a5a:	4770      	bx	lr

00003a5c <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3a5c:	b580      	push	{r7, lr}
    3a5e:	b082      	sub	sp, #8
    3a60:	af00      	add	r7, sp, #0
    3a62:	6078      	str	r0, [r7, #4]
    3a64:	460b      	mov	r3, r1
    3a66:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3a68:	687a      	ldr	r2, [r7, #4]
    3a6a:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a72:	429a      	cmp	r2, r3
    3a74:	d007      	beq.n	3a86 <MSS_I2C_enable_smbus_irq+0x2a>
    3a76:	687a      	ldr	r2, [r7, #4]
    3a78:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a80:	429a      	cmp	r2, r3
    3a82:	d000      	beq.n	3a86 <MSS_I2C_enable_smbus_irq+0x2a>
    3a84:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3a86:	687a      	ldr	r2, [r7, #4]
    3a88:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a90:	429a      	cmp	r2, r3
    3a92:	d127      	bne.n	3ae4 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3a94:	78fb      	ldrb	r3, [r7, #3]
    3a96:	f003 0301 	and.w	r3, r3, #1
    3a9a:	b2db      	uxtb	r3, r3
    3a9c:	2b00      	cmp	r3, #0
    3a9e:	d00d      	beq.n	3abc <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3aa0:	f04f 000f 	mov.w	r0, #15
    3aa4:	f7fe ff70 	bl	2988 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3aa8:	687b      	ldr	r3, [r7, #4]
    3aaa:	69db      	ldr	r3, [r3, #28]
    3aac:	f04f 0201 	mov.w	r2, #1
    3ab0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3ab4:	f04f 000f 	mov.w	r0, #15
    3ab8:	f7fe ff2c 	bl	2914 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3abc:	78fb      	ldrb	r3, [r7, #3]
    3abe:	f003 0302 	and.w	r3, r3, #2
    3ac2:	2b00      	cmp	r3, #0
    3ac4:	d036      	beq.n	3b34 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3ac6:	f04f 0010 	mov.w	r0, #16
    3aca:	f7fe ff5d 	bl	2988 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3ace:	687b      	ldr	r3, [r7, #4]
    3ad0:	69db      	ldr	r3, [r3, #28]
    3ad2:	f04f 0201 	mov.w	r2, #1
    3ad6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3ada:	f04f 0010 	mov.w	r0, #16
    3ade:	f7fe ff19 	bl	2914 <NVIC_EnableIRQ>
    3ae2:	e028      	b.n	3b36 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3ae4:	78fb      	ldrb	r3, [r7, #3]
    3ae6:	f003 0301 	and.w	r3, r3, #1
    3aea:	b2db      	uxtb	r3, r3
    3aec:	2b00      	cmp	r3, #0
    3aee:	d00d      	beq.n	3b0c <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3af0:	f04f 0012 	mov.w	r0, #18
    3af4:	f7fe ff48 	bl	2988 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3af8:	687b      	ldr	r3, [r7, #4]
    3afa:	69db      	ldr	r3, [r3, #28]
    3afc:	f04f 0201 	mov.w	r2, #1
    3b00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3b04:	f04f 0012 	mov.w	r0, #18
    3b08:	f7fe ff04 	bl	2914 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3b0c:	78fb      	ldrb	r3, [r7, #3]
    3b0e:	f003 0302 	and.w	r3, r3, #2
    3b12:	2b00      	cmp	r3, #0
    3b14:	d00f      	beq.n	3b36 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3b16:	f04f 0013 	mov.w	r0, #19
    3b1a:	f7fe ff35 	bl	2988 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3b1e:	687b      	ldr	r3, [r7, #4]
    3b20:	69db      	ldr	r3, [r3, #28]
    3b22:	f04f 0201 	mov.w	r2, #1
    3b26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3b2a:	f04f 0013 	mov.w	r0, #19
    3b2e:	f7fe fef1 	bl	2914 <NVIC_EnableIRQ>
    3b32:	e000      	b.n	3b36 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3b34:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3b36:	f107 0708 	add.w	r7, r7, #8
    3b3a:	46bd      	mov	sp, r7
    3b3c:	bd80      	pop	{r7, pc}
    3b3e:	bf00      	nop

00003b40 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3b40:	b580      	push	{r7, lr}
    3b42:	b082      	sub	sp, #8
    3b44:	af00      	add	r7, sp, #0
    3b46:	6078      	str	r0, [r7, #4]
    3b48:	460b      	mov	r3, r1
    3b4a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3b4c:	687a      	ldr	r2, [r7, #4]
    3b4e:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b56:	429a      	cmp	r2, r3
    3b58:	d007      	beq.n	3b6a <MSS_I2C_disable_smbus_irq+0x2a>
    3b5a:	687a      	ldr	r2, [r7, #4]
    3b5c:	f64a 2314 	movw	r3, #43540	; 0xaa14
    3b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b64:	429a      	cmp	r2, r3
    3b66:	d000      	beq.n	3b6a <MSS_I2C_disable_smbus_irq+0x2a>
    3b68:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3b6a:	687a      	ldr	r2, [r7, #4]
    3b6c:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
    3b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b74:	429a      	cmp	r2, r3
    3b76:	d11f      	bne.n	3bb8 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3b78:	78fb      	ldrb	r3, [r7, #3]
    3b7a:	f003 0301 	and.w	r3, r3, #1
    3b7e:	b2db      	uxtb	r3, r3
    3b80:	2b00      	cmp	r3, #0
    3b82:	d009      	beq.n	3b98 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3b84:	687b      	ldr	r3, [r7, #4]
    3b86:	69db      	ldr	r3, [r3, #28]
    3b88:	f04f 0200 	mov.w	r2, #0
    3b8c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3b90:	f04f 000f 	mov.w	r0, #15
    3b94:	f7fe feda 	bl	294c <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3b98:	78fb      	ldrb	r3, [r7, #3]
    3b9a:	f003 0302 	and.w	r3, r3, #2
    3b9e:	2b00      	cmp	r3, #0
    3ba0:	d02a      	beq.n	3bf8 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3ba2:	687b      	ldr	r3, [r7, #4]
    3ba4:	69db      	ldr	r3, [r3, #28]
    3ba6:	f04f 0200 	mov.w	r2, #0
    3baa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3bae:	f04f 0010 	mov.w	r0, #16
    3bb2:	f7fe fecb 	bl	294c <NVIC_DisableIRQ>
    3bb6:	e020      	b.n	3bfa <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3bb8:	78fb      	ldrb	r3, [r7, #3]
    3bba:	f003 0301 	and.w	r3, r3, #1
    3bbe:	b2db      	uxtb	r3, r3
    3bc0:	2b00      	cmp	r3, #0
    3bc2:	d009      	beq.n	3bd8 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3bc4:	687b      	ldr	r3, [r7, #4]
    3bc6:	69db      	ldr	r3, [r3, #28]
    3bc8:	f04f 0200 	mov.w	r2, #0
    3bcc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3bd0:	f04f 0012 	mov.w	r0, #18
    3bd4:	f7fe feba 	bl	294c <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3bd8:	78fb      	ldrb	r3, [r7, #3]
    3bda:	f003 0302 	and.w	r3, r3, #2
    3bde:	2b00      	cmp	r3, #0
    3be0:	d00b      	beq.n	3bfa <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3be2:	687b      	ldr	r3, [r7, #4]
    3be4:	69db      	ldr	r3, [r3, #28]
    3be6:	f04f 0200 	mov.w	r2, #0
    3bea:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3bee:	f04f 0013 	mov.w	r0, #19
    3bf2:	f7fe feab 	bl	294c <NVIC_DisableIRQ>
    3bf6:	e000      	b.n	3bfa <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3bf8:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3bfa:	f107 0708 	add.w	r7, r7, #8
    3bfe:	46bd      	mov	sp, r7
    3c00:	bd80      	pop	{r7, pc}
    3c02:	bf00      	nop

00003c04 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3c04:	b480      	push	{r7}
    3c06:	b083      	sub	sp, #12
    3c08:	af00      	add	r7, sp, #0
    3c0a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3c0c:	687b      	ldr	r3, [r7, #4]
    3c0e:	69db      	ldr	r3, [r3, #28]
    3c10:	f04f 0200 	mov.w	r2, #0
    3c14:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3c18:	f107 070c 	add.w	r7, r7, #12
    3c1c:	46bd      	mov	sp, r7
    3c1e:	bc80      	pop	{r7}
    3c20:	4770      	bx	lr
    3c22:	bf00      	nop

00003c24 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3c24:	b480      	push	{r7}
    3c26:	b083      	sub	sp, #12
    3c28:	af00      	add	r7, sp, #0
    3c2a:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	69db      	ldr	r3, [r3, #28]
    3c30:	f04f 0201 	mov.w	r2, #1
    3c34:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3c38:	f107 070c 	add.w	r7, r7, #12
    3c3c:	46bd      	mov	sp, r7
    3c3e:	bc80      	pop	{r7}
    3c40:	4770      	bx	lr
    3c42:	bf00      	nop

00003c44 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3c44:	b480      	push	{r7}
    3c46:	b083      	sub	sp, #12
    3c48:	af00      	add	r7, sp, #0
    3c4a:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3c4c:	687b      	ldr	r3, [r7, #4]
    3c4e:	69db      	ldr	r3, [r3, #28]
    3c50:	f04f 0201 	mov.w	r2, #1
    3c54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3c58:	f107 070c 	add.w	r7, r7, #12
    3c5c:	46bd      	mov	sp, r7
    3c5e:	bc80      	pop	{r7}
    3c60:	4770      	bx	lr
    3c62:	bf00      	nop

00003c64 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3c64:	b480      	push	{r7}
    3c66:	b083      	sub	sp, #12
    3c68:	af00      	add	r7, sp, #0
    3c6a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3c6c:	687b      	ldr	r3, [r7, #4]
    3c6e:	69db      	ldr	r3, [r3, #28]
    3c70:	f04f 0200 	mov.w	r2, #0
    3c74:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3c78:	f107 070c 	add.w	r7, r7, #12
    3c7c:	46bd      	mov	sp, r7
    3c7e:	bc80      	pop	{r7}
    3c80:	4770      	bx	lr
    3c82:	bf00      	nop

00003c84 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3c84:	b480      	push	{r7}
    3c86:	b083      	sub	sp, #12
    3c88:	af00      	add	r7, sp, #0
    3c8a:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3c8c:	687b      	ldr	r3, [r7, #4]
    3c8e:	69db      	ldr	r3, [r3, #28]
    3c90:	f04f 0201 	mov.w	r2, #1
    3c94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3c98:	f107 070c 	add.w	r7, r7, #12
    3c9c:	46bd      	mov	sp, r7
    3c9e:	bc80      	pop	{r7}
    3ca0:	4770      	bx	lr
    3ca2:	bf00      	nop

00003ca4 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3ca4:	b480      	push	{r7}
    3ca6:	b083      	sub	sp, #12
    3ca8:	af00      	add	r7, sp, #0
    3caa:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3cac:	687b      	ldr	r3, [r7, #4]
    3cae:	699b      	ldr	r3, [r3, #24]
    3cb0:	f04f 0201 	mov.w	r2, #1
    3cb4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3cb8:	f107 070c 	add.w	r7, r7, #12
    3cbc:	46bd      	mov	sp, r7
    3cbe:	bc80      	pop	{r7}
    3cc0:	4770      	bx	lr
    3cc2:	bf00      	nop

00003cc4 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3cc4:	b480      	push	{r7}
    3cc6:	b083      	sub	sp, #12
    3cc8:	af00      	add	r7, sp, #0
    3cca:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3ccc:	687b      	ldr	r3, [r7, #4]
    3cce:	699b      	ldr	r3, [r3, #24]
    3cd0:	f04f 0200 	mov.w	r2, #0
    3cd4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3cd8:	f107 070c 	add.w	r7, r7, #12
    3cdc:	46bd      	mov	sp, r7
    3cde:	bc80      	pop	{r7}
    3ce0:	4770      	bx	lr
    3ce2:	bf00      	nop

00003ce4 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    3ce4:	b480      	push	{r7}
    3ce6:	b083      	sub	sp, #12
    3ce8:	af00      	add	r7, sp, #0
    3cea:	6078      	str	r0, [r7, #4]
    3cec:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    3cee:	687b      	ldr	r3, [r7, #4]
    3cf0:	683a      	ldr	r2, [r7, #0]
    3cf2:	66da      	str	r2, [r3, #108]	; 0x6c
}
    3cf4:	f107 070c 	add.w	r7, r7, #12
    3cf8:	46bd      	mov	sp, r7
    3cfa:	bc80      	pop	{r7}
    3cfc:	4770      	bx	lr
    3cfe:	bf00      	nop

00003d00 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    3d00:	b480      	push	{r7}
    3d02:	b083      	sub	sp, #12
    3d04:	af00      	add	r7, sp, #0
    3d06:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    3d08:	687b      	ldr	r3, [r7, #4]
    3d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    3d0c:	4618      	mov	r0, r3
    3d0e:	f107 070c 	add.w	r7, r7, #12
    3d12:	46bd      	mov	sp, r7
    3d14:	bc80      	pop	{r7}
    3d16:	4770      	bx	lr

00003d18 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3d18:	b580      	push	{r7, lr}
    3d1a:	b082      	sub	sp, #8
    3d1c:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3d1e:	f006 f80f 	bl	9d40 <__get_PRIMASK>
    3d22:	4603      	mov	r3, r0
    3d24:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3d26:	f04f 0001 	mov.w	r0, #1
    3d2a:	f006 f819 	bl	9d60 <__set_PRIMASK>
    return primask;
    3d2e:	687b      	ldr	r3, [r7, #4]
}
    3d30:	4618      	mov	r0, r3
    3d32:	f107 0708 	add.w	r7, r7, #8
    3d36:	46bd      	mov	sp, r7
    3d38:	bd80      	pop	{r7, pc}
    3d3a:	bf00      	nop

00003d3c <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3d3c:	b580      	push	{r7, lr}
    3d3e:	b082      	sub	sp, #8
    3d40:	af00      	add	r7, sp, #0
    3d42:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3d44:	6878      	ldr	r0, [r7, #4]
    3d46:	f006 f80b 	bl	9d60 <__set_PRIMASK>
}
    3d4a:	f107 0708 	add.w	r7, r7, #8
    3d4e:	46bd      	mov	sp, r7
    3d50:	bd80      	pop	{r7, pc}
    3d52:	bf00      	nop

00003d54 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3d54:	4668      	mov	r0, sp
    3d56:	f020 0107 	bic.w	r1, r0, #7
    3d5a:	468d      	mov	sp, r1
    3d5c:	b589      	push	{r0, r3, r7, lr}
    3d5e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3d60:	f64a 10a0 	movw	r0, #43424	; 0xa9a0
    3d64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d68:	f7ff f9ea 	bl	3140 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3d6c:	f04f 000e 	mov.w	r0, #14
    3d70:	f7fe fe0a 	bl	2988 <NVIC_ClearPendingIRQ>
}
    3d74:	46bd      	mov	sp, r7
    3d76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d7a:	4685      	mov	sp, r0
    3d7c:	4770      	bx	lr
    3d7e:	bf00      	nop

00003d80 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3d80:	4668      	mov	r0, sp
    3d82:	f020 0107 	bic.w	r1, r0, #7
    3d86:	468d      	mov	sp, r1
    3d88:	b589      	push	{r0, r3, r7, lr}
    3d8a:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3d8c:	f64a 2014 	movw	r0, #43540	; 0xaa14
    3d90:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3d94:	f7ff f9d4 	bl	3140 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3d98:	f04f 0011 	mov.w	r0, #17
    3d9c:	f7fe fdf4 	bl	2988 <NVIC_ClearPendingIRQ>
}
    3da0:	46bd      	mov	sp, r7
    3da2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3da6:	4685      	mov	sp, r0
    3da8:	4770      	bx	lr
    3daa:	bf00      	nop

00003dac <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3dac:	b480      	push	{r7}
    3dae:	b083      	sub	sp, #12
    3db0:	af00      	add	r7, sp, #0
    3db2:	4603      	mov	r3, r0
    3db4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3db6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3dba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3dbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3dc2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3dc6:	88f9      	ldrh	r1, [r7, #6]
    3dc8:	f001 011f 	and.w	r1, r1, #31
    3dcc:	f04f 0001 	mov.w	r0, #1
    3dd0:	fa00 f101 	lsl.w	r1, r0, r1
    3dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3dd8:	f107 070c 	add.w	r7, r7, #12
    3ddc:	46bd      	mov	sp, r7
    3dde:	bc80      	pop	{r7}
    3de0:	4770      	bx	lr
    3de2:	bf00      	nop

00003de4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3de4:	b480      	push	{r7}
    3de6:	b083      	sub	sp, #12
    3de8:	af00      	add	r7, sp, #0
    3dea:	4603      	mov	r3, r0
    3dec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3dee:	f24e 1300 	movw	r3, #57600	; 0xe100
    3df2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3df6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3dfa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3dfe:	88f9      	ldrh	r1, [r7, #6]
    3e00:	f001 011f 	and.w	r1, r1, #31
    3e04:	f04f 0001 	mov.w	r0, #1
    3e08:	fa00 f101 	lsl.w	r1, r0, r1
    3e0c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3e10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3e14:	f107 070c 	add.w	r7, r7, #12
    3e18:	46bd      	mov	sp, r7
    3e1a:	bc80      	pop	{r7}
    3e1c:	4770      	bx	lr
    3e1e:	bf00      	nop

00003e20 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3e20:	b580      	push	{r7, lr}
    3e22:	b082      	sub	sp, #8
    3e24:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    3e26:	f242 0300 	movw	r3, #8192	; 0x2000
    3e2a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3e2e:	f242 0200 	movw	r2, #8192	; 0x2000
    3e32:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3e36:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3e3c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3e3e:	f04f 0300 	mov.w	r3, #0
    3e42:	607b      	str	r3, [r7, #4]
    3e44:	e00e      	b.n	3e64 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    3e46:	687a      	ldr	r2, [r7, #4]
    3e48:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
    3e4c:	f2c0 0301 	movt	r3, #1
    3e50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3e54:	b21b      	sxth	r3, r3
    3e56:	4618      	mov	r0, r3
    3e58:	f7ff ffc4 	bl	3de4 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3e5c:	687b      	ldr	r3, [r7, #4]
    3e5e:	f103 0301 	add.w	r3, r3, #1
    3e62:	607b      	str	r3, [r7, #4]
    3e64:	687b      	ldr	r3, [r7, #4]
    3e66:	2b1f      	cmp	r3, #31
    3e68:	d9ed      	bls.n	3e46 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3e6a:	f242 0300 	movw	r3, #8192	; 0x2000
    3e6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3e72:	f242 0200 	movw	r2, #8192	; 0x2000
    3e76:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3e7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3e7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3e80:	631a      	str	r2, [r3, #48]	; 0x30
}
    3e82:	f107 0708 	add.w	r7, r7, #8
    3e86:	46bd      	mov	sp, r7
    3e88:	bd80      	pop	{r7, pc}
    3e8a:	bf00      	nop

00003e8c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3e8c:	b480      	push	{r7}
    3e8e:	b085      	sub	sp, #20
    3e90:	af00      	add	r7, sp, #0
    3e92:	4603      	mov	r3, r0
    3e94:	6039      	str	r1, [r7, #0]
    3e96:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3e98:	79fb      	ldrb	r3, [r7, #7]
    3e9a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3e9c:	68fb      	ldr	r3, [r7, #12]
    3e9e:	2b1f      	cmp	r3, #31
    3ea0:	d900      	bls.n	3ea4 <MSS_GPIO_config+0x18>
    3ea2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3ea4:	68fb      	ldr	r3, [r7, #12]
    3ea6:	2b1f      	cmp	r3, #31
    3ea8:	d808      	bhi.n	3ebc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    3eaa:	68fa      	ldr	r2, [r7, #12]
    3eac:	f24b 1348 	movw	r3, #45384	; 0xb148
    3eb0:	f2c0 0301 	movt	r3, #1
    3eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3eb8:	683a      	ldr	r2, [r7, #0]
    3eba:	601a      	str	r2, [r3, #0]
    }
}
    3ebc:	f107 0714 	add.w	r7, r7, #20
    3ec0:	46bd      	mov	sp, r7
    3ec2:	bc80      	pop	{r7}
    3ec4:	4770      	bx	lr
    3ec6:	bf00      	nop

00003ec8 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3ec8:	b480      	push	{r7}
    3eca:	b085      	sub	sp, #20
    3ecc:	af00      	add	r7, sp, #0
    3ece:	4602      	mov	r2, r0
    3ed0:	460b      	mov	r3, r1
    3ed2:	71fa      	strb	r2, [r7, #7]
    3ed4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    3ed6:	79fb      	ldrb	r3, [r7, #7]
    3ed8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3eda:	68fb      	ldr	r3, [r7, #12]
    3edc:	2b1f      	cmp	r3, #31
    3ede:	d900      	bls.n	3ee2 <MSS_GPIO_set_output+0x1a>
    3ee0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3ee2:	68fb      	ldr	r3, [r7, #12]
    3ee4:	2b1f      	cmp	r3, #31
    3ee6:	d809      	bhi.n	3efc <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3ee8:	f240 0300 	movw	r3, #0
    3eec:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3ef0:	68fa      	ldr	r2, [r7, #12]
    3ef2:	79b9      	ldrb	r1, [r7, #6]
    3ef4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3efc:	f107 0714 	add.w	r7, r7, #20
    3f00:	46bd      	mov	sp, r7
    3f02:	bc80      	pop	{r7}
    3f04:	4770      	bx	lr
    3f06:	bf00      	nop

00003f08 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    3f08:	b480      	push	{r7}
    3f0a:	b087      	sub	sp, #28
    3f0c:	af00      	add	r7, sp, #0
    3f0e:	4602      	mov	r2, r0
    3f10:	460b      	mov	r3, r1
    3f12:	71fa      	strb	r2, [r7, #7]
    3f14:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    3f16:	79fb      	ldrb	r3, [r7, #7]
    3f18:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3f1a:	697b      	ldr	r3, [r7, #20]
    3f1c:	2b1f      	cmp	r3, #31
    3f1e:	d900      	bls.n	3f22 <MSS_GPIO_drive_inout+0x1a>
    3f20:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3f22:	697b      	ldr	r3, [r7, #20]
    3f24:	2b1f      	cmp	r3, #31
    3f26:	d87d      	bhi.n	4024 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    3f28:	79bb      	ldrb	r3, [r7, #6]
    3f2a:	2b01      	cmp	r3, #1
    3f2c:	d004      	beq.n	3f38 <MSS_GPIO_drive_inout+0x30>
    3f2e:	2b02      	cmp	r3, #2
    3f30:	d060      	beq.n	3ff4 <MSS_GPIO_drive_inout+0xec>
    3f32:	2b00      	cmp	r3, #0
    3f34:	d02e      	beq.n	3f94 <MSS_GPIO_drive_inout+0x8c>
    3f36:	e074      	b.n	4022 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    3f38:	f243 0300 	movw	r3, #12288	; 0x3000
    3f3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3f44:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    3f46:	697b      	ldr	r3, [r7, #20]
    3f48:	f04f 0201 	mov.w	r2, #1
    3f4c:	fa02 f303 	lsl.w	r3, r2, r3
    3f50:	68fa      	ldr	r2, [r7, #12]
    3f52:	ea42 0303 	orr.w	r3, r2, r3
    3f56:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3f58:	f243 0300 	movw	r3, #12288	; 0x3000
    3f5c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3f60:	68fa      	ldr	r2, [r7, #12]
    3f62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3f66:	697a      	ldr	r2, [r7, #20]
    3f68:	f24b 1348 	movw	r3, #45384	; 0xb148
    3f6c:	f2c0 0301 	movt	r3, #1
    3f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f74:	681b      	ldr	r3, [r3, #0]
    3f76:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3f78:	693b      	ldr	r3, [r7, #16]
    3f7a:	f043 0304 	orr.w	r3, r3, #4
    3f7e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3f80:	697a      	ldr	r2, [r7, #20]
    3f82:	f24b 1348 	movw	r3, #45384	; 0xb148
    3f86:	f2c0 0301 	movt	r3, #1
    3f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f8e:	693a      	ldr	r2, [r7, #16]
    3f90:	601a      	str	r2, [r3, #0]
            break;
    3f92:	e047      	b.n	4024 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    3f94:	f243 0300 	movw	r3, #12288	; 0x3000
    3f98:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3fa0:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    3fa2:	697b      	ldr	r3, [r7, #20]
    3fa4:	f04f 0201 	mov.w	r2, #1
    3fa8:	fa02 f303 	lsl.w	r3, r2, r3
    3fac:	ea6f 0303 	mvn.w	r3, r3
    3fb0:	68fa      	ldr	r2, [r7, #12]
    3fb2:	ea02 0303 	and.w	r3, r2, r3
    3fb6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3fb8:	f243 0300 	movw	r3, #12288	; 0x3000
    3fbc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3fc0:	68fa      	ldr	r2, [r7, #12]
    3fc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3fc6:	697a      	ldr	r2, [r7, #20]
    3fc8:	f24b 1348 	movw	r3, #45384	; 0xb148
    3fcc:	f2c0 0301 	movt	r3, #1
    3fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3fd4:	681b      	ldr	r3, [r3, #0]
    3fd6:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3fd8:	693b      	ldr	r3, [r7, #16]
    3fda:	f043 0304 	orr.w	r3, r3, #4
    3fde:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3fe0:	697a      	ldr	r2, [r7, #20]
    3fe2:	f24b 1348 	movw	r3, #45384	; 0xb148
    3fe6:	f2c0 0301 	movt	r3, #1
    3fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3fee:	693a      	ldr	r2, [r7, #16]
    3ff0:	601a      	str	r2, [r3, #0]
            break;
    3ff2:	e017      	b.n	4024 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3ff4:	697a      	ldr	r2, [r7, #20]
    3ff6:	f24b 1348 	movw	r3, #45384	; 0xb148
    3ffa:	f2c0 0301 	movt	r3, #1
    3ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4002:	681b      	ldr	r3, [r3, #0]
    4004:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    4006:	693b      	ldr	r3, [r7, #16]
    4008:	f023 0304 	bic.w	r3, r3, #4
    400c:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    400e:	697a      	ldr	r2, [r7, #20]
    4010:	f24b 1348 	movw	r3, #45384	; 0xb148
    4014:	f2c0 0301 	movt	r3, #1
    4018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    401c:	693a      	ldr	r2, [r7, #16]
    401e:	601a      	str	r2, [r3, #0]
            break;
    4020:	e000      	b.n	4024 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    4022:	be00      	bkpt	0x0000
            break;
        }
    }
}
    4024:	f107 071c 	add.w	r7, r7, #28
    4028:	46bd      	mov	sp, r7
    402a:	bc80      	pop	{r7}
    402c:	4770      	bx	lr
    402e:	bf00      	nop

00004030 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    4030:	b580      	push	{r7, lr}
    4032:	b084      	sub	sp, #16
    4034:	af00      	add	r7, sp, #0
    4036:	4603      	mov	r3, r0
    4038:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    403a:	79fb      	ldrb	r3, [r7, #7]
    403c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    403e:	68fb      	ldr	r3, [r7, #12]
    4040:	2b1f      	cmp	r3, #31
    4042:	d900      	bls.n	4046 <MSS_GPIO_enable_irq+0x16>
    4044:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4046:	68fb      	ldr	r3, [r7, #12]
    4048:	2b1f      	cmp	r3, #31
    404a:	d81e      	bhi.n	408a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    404c:	68fa      	ldr	r2, [r7, #12]
    404e:	f24b 1348 	movw	r3, #45384	; 0xb148
    4052:	f2c0 0301 	movt	r3, #1
    4056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    405a:	681b      	ldr	r3, [r3, #0]
    405c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    405e:	68fa      	ldr	r2, [r7, #12]
    4060:	f24b 1348 	movw	r3, #45384	; 0xb148
    4064:	f2c0 0301 	movt	r3, #1
    4068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    406c:	68ba      	ldr	r2, [r7, #8]
    406e:	f042 0208 	orr.w	r2, r2, #8
    4072:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    4074:	68fa      	ldr	r2, [r7, #12]
    4076:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
    407a:	f2c0 0301 	movt	r3, #1
    407e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4082:	b21b      	sxth	r3, r3
    4084:	4618      	mov	r0, r3
    4086:	f7ff fe91 	bl	3dac <NVIC_EnableIRQ>
    }
}
    408a:	f107 0710 	add.w	r7, r7, #16
    408e:	46bd      	mov	sp, r7
    4090:	bd80      	pop	{r7, pc}
    4092:	bf00      	nop

00004094 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    4094:	b480      	push	{r7}
    4096:	b085      	sub	sp, #20
    4098:	af00      	add	r7, sp, #0
    409a:	4603      	mov	r3, r0
    409c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    409e:	79fb      	ldrb	r3, [r7, #7]
    40a0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    40a2:	68fb      	ldr	r3, [r7, #12]
    40a4:	2b1f      	cmp	r3, #31
    40a6:	d900      	bls.n	40aa <MSS_GPIO_disable_irq+0x16>
    40a8:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    40aa:	68fb      	ldr	r3, [r7, #12]
    40ac:	2b1f      	cmp	r3, #31
    40ae:	d813      	bhi.n	40d8 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    40b0:	68fa      	ldr	r2, [r7, #12]
    40b2:	f24b 1348 	movw	r3, #45384	; 0xb148
    40b6:	f2c0 0301 	movt	r3, #1
    40ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40be:	681b      	ldr	r3, [r3, #0]
    40c0:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    40c2:	68fa      	ldr	r2, [r7, #12]
    40c4:	f24b 1348 	movw	r3, #45384	; 0xb148
    40c8:	f2c0 0301 	movt	r3, #1
    40cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40d0:	68ba      	ldr	r2, [r7, #8]
    40d2:	f022 0208 	bic.w	r2, r2, #8
    40d6:	601a      	str	r2, [r3, #0]
    }
}
    40d8:	f107 0714 	add.w	r7, r7, #20
    40dc:	46bd      	mov	sp, r7
    40de:	bc80      	pop	{r7}
    40e0:	4770      	bx	lr
    40e2:	bf00      	nop

000040e4 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    40e4:	b580      	push	{r7, lr}
    40e6:	b084      	sub	sp, #16
    40e8:	af00      	add	r7, sp, #0
    40ea:	4603      	mov	r3, r0
    40ec:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    40ee:	79fb      	ldrb	r3, [r7, #7]
    40f0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    40f2:	68fb      	ldr	r3, [r7, #12]
    40f4:	2b1f      	cmp	r3, #31
    40f6:	d900      	bls.n	40fa <MSS_GPIO_clear_irq+0x16>
    40f8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    40fa:	68fb      	ldr	r3, [r7, #12]
    40fc:	2b1f      	cmp	r3, #31
    40fe:	d815      	bhi.n	412c <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4100:	f243 0300 	movw	r3, #12288	; 0x3000
    4104:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4108:	68fa      	ldr	r2, [r7, #12]
    410a:	f04f 0101 	mov.w	r1, #1
    410e:	fa01 f202 	lsl.w	r2, r1, r2
    4112:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4116:	68fa      	ldr	r2, [r7, #12]
    4118:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
    411c:	f2c0 0301 	movt	r3, #1
    4120:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4124:	b21b      	sxth	r3, r3
    4126:	4618      	mov	r0, r3
    4128:	f7ff fe5c 	bl	3de4 <NVIC_ClearPendingIRQ>
    }
}
    412c:	f107 0710 	add.w	r7, r7, #16
    4130:	46bd      	mov	sp, r7
    4132:	bd80      	pop	{r7, pc}

00004134 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    4134:	b480      	push	{r7}
    4136:	b087      	sub	sp, #28
    4138:	af00      	add	r7, sp, #0
    413a:	60f8      	str	r0, [r7, #12]
    413c:	60b9      	str	r1, [r7, #8]
    413e:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4140:	f04f 0300 	mov.w	r3, #0
    4144:	617b      	str	r3, [r7, #20]
    4146:	e019      	b.n	417c <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    4148:	68ba      	ldr	r2, [r7, #8]
    414a:	697b      	ldr	r3, [r7, #20]
    414c:	4413      	add	r3, r2
    414e:	781b      	ldrb	r3, [r3, #0]
    4150:	461a      	mov	r2, r3
    4152:	68fb      	ldr	r3, [r7, #12]
    4154:	ea82 0303 	eor.w	r3, r2, r3
    4158:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    415c:	f24b 2308 	movw	r3, #45576	; 0xb208
    4160:	f2c0 0301 	movt	r3, #1
    4164:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4168:	68fb      	ldr	r3, [r7, #12]
    416a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    416e:	ea82 0303 	eor.w	r3, r2, r3
    4172:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4174:	697b      	ldr	r3, [r7, #20]
    4176:	f103 0301 	add.w	r3, r3, #1
    417a:	617b      	str	r3, [r7, #20]
    417c:	697a      	ldr	r2, [r7, #20]
    417e:	687b      	ldr	r3, [r7, #4]
    4180:	429a      	cmp	r2, r3
    4182:	d3e1      	bcc.n	4148 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    4184:	68fb      	ldr	r3, [r7, #12]
}
    4186:	4618      	mov	r0, r3
    4188:	f107 071c 	add.w	r7, r7, #28
    418c:	46bd      	mov	sp, r7
    418e:	bc80      	pop	{r7}
    4190:	4770      	bx	lr
    4192:	bf00      	nop

00004194 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    4194:	b580      	push	{r7, lr}
    4196:	b082      	sub	sp, #8
    4198:	af00      	add	r7, sp, #0
    419a:	6078      	str	r0, [r7, #4]
    419c:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    419e:	f04f 30ff 	mov.w	r0, #4294967295
    41a2:	6879      	ldr	r1, [r7, #4]
    41a4:	683a      	ldr	r2, [r7, #0]
    41a6:	f7ff ffc5 	bl	4134 <mss_mac_crc32>
    41aa:	4603      	mov	r3, r0
}
    41ac:	4618      	mov	r0, r3
    41ae:	f107 0708 	add.w	r7, r7, #8
    41b2:	46bd      	mov	sp, r7
    41b4:	bd80      	pop	{r7, pc}
    41b6:	bf00      	nop

000041b8 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    41b8:	b580      	push	{r7, lr}
    41ba:	b08a      	sub	sp, #40	; 0x28
    41bc:	af00      	add	r7, sp, #0
    41be:	4603      	mov	r3, r0
    41c0:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    41c2:	f24b 7258 	movw	r2, #46936	; 0xb758
    41c6:	f2c0 0201 	movt	r2, #1
    41ca:	f107 030c 	add.w	r3, r7, #12
    41ce:	e892 0003 	ldmia.w	r2, {r0, r1}
    41d2:	6018      	str	r0, [r3, #0]
    41d4:	f103 0304 	add.w	r3, r3, #4
    41d8:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    41da:	f04f 0300 	mov.w	r3, #0
    41de:	617b      	str	r3, [r7, #20]
    41e0:	e00b      	b.n	41fa <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    41e2:	697a      	ldr	r2, [r7, #20]
    41e4:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    41e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41ec:	f04f 0100 	mov.w	r1, #0
    41f0:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    41f2:	697b      	ldr	r3, [r7, #20]
    41f4:	f103 0301 	add.w	r3, r3, #1
    41f8:	617b      	str	r3, [r7, #20]
    41fa:	697b      	ldr	r3, [r7, #20]
    41fc:	2b06      	cmp	r3, #6
    41fe:	ddf0      	ble.n	41e2 <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    4200:	f240 0300 	movw	r3, #0
    4204:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4208:	f04f 0201 	mov.w	r2, #1
    420c:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    420e:	f04f 000a 	mov.w	r0, #10
    4212:	f00c fc03 	bl	10a1c <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    4216:	f240 0300 	movw	r3, #0
    421a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    421e:	681b      	ldr	r3, [r3, #0]
    4220:	2b01      	cmp	r3, #1
    4222:	d0f4      	beq.n	420e <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    4224:	f243 0300 	movw	r3, #12288	; 0x3000
    4228:	f2c4 0300 	movt	r3, #16384	; 0x4000
    422c:	681b      	ldr	r3, [r3, #0]
    422e:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    4232:	d009      	beq.n	4248 <MSS_MAC_init+0x90>
    4234:	f04f 0328 	mov.w	r3, #40	; 0x28
    4238:	f383 8811 	msr	BASEPRI, r3
    423c:	f3bf 8f6f 	isb	sy
    4240:	f3bf 8f4f 	dsb	sy
    4244:	61bb      	str	r3, [r7, #24]
    4246:	e7fe      	b.n	4246 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    4248:	f243 0300 	movw	r3, #12288	; 0x3000
    424c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4252:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    4256:	d009      	beq.n	426c <MSS_MAC_init+0xb4>
    4258:	f04f 0328 	mov.w	r3, #40	; 0x28
    425c:	f383 8811 	msr	BASEPRI, r3
    4260:	f3bf 8f6f 	isb	sy
    4264:	f3bf 8f4f 	dsb	sy
    4268:	61fb      	str	r3, [r7, #28]
    426a:	e7fe      	b.n	426a <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    426c:	f243 0300 	movw	r3, #12288	; 0x3000
    4270:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4276:	f240 0340 	movw	r3, #64	; 0x40
    427a:	f2c3 2300 	movt	r3, #12800	; 0x3200
    427e:	429a      	cmp	r2, r3
    4280:	d009      	beq.n	4296 <MSS_MAC_init+0xde>
    4282:	f04f 0328 	mov.w	r3, #40	; 0x28
    4286:	f383 8811 	msr	BASEPRI, r3
    428a:	f3bf 8f6f 	isb	sy
    428e:	f3bf 8f4f 	dsb	sy
    4292:	623b      	str	r3, [r7, #32]
    4294:	e7fe      	b.n	4294 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    4296:	f64a 2088 	movw	r0, #43656	; 0xaa88
    429a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    429e:	f04f 0100 	mov.w	r1, #0
    42a2:	f002 f857 	bl	6354 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    42a6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    42aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42ae:	f243 0200 	movw	r2, #12288	; 0x3000
    42b2:	f2c4 0200 	movt	r2, #16384	; 0x4000
    42b6:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    42b8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    42bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42c0:	79fa      	ldrb	r2, [r7, #7]
    42c2:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    42c6:	f04f 0300 	mov.w	r3, #0
    42ca:	617b      	str	r3, [r7, #20]
    42cc:	e03b      	b.n	4346 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    42ce:	697a      	ldr	r2, [r7, #20]
    42d0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    42d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    42dc:	4413      	add	r3, r2
    42de:	f103 0398 	add.w	r3, r3, #152	; 0x98
    42e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    42e6:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    42e8:	697a      	ldr	r2, [r7, #20]
    42ea:	f64a 2388 	movw	r3, #43656	; 0xaa88
    42ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42f2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    42f6:	4413      	add	r3, r2
    42f8:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    42fc:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    4300:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    4302:	6979      	ldr	r1, [r7, #20]
    4304:	f240 6320 	movw	r3, #1568	; 0x620
    4308:	f2c2 0300 	movt	r3, #8192	; 0x2000
    430c:	697a      	ldr	r2, [r7, #20]
    430e:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    4312:	fb00 f202 	mul.w	r2, r0, r2
    4316:	4413      	add	r3, r2
    4318:	461a      	mov	r2, r3
    431a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    431e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4322:	f101 010a 	add.w	r1, r1, #10
    4326:	ea4f 1101 	mov.w	r1, r1, lsl #4
    432a:	440b      	add	r3, r1
    432c:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    432e:	697a      	ldr	r2, [r7, #20]
    4330:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    4334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4338:	f04f 0101 	mov.w	r1, #1
    433c:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    433e:	697b      	ldr	r3, [r7, #20]
    4340:	f103 0301 	add.w	r3, r3, #1
    4344:	617b      	str	r3, [r7, #20]
    4346:	697b      	ldr	r3, [r7, #20]
    4348:	2b04      	cmp	r3, #4
    434a:	ddc0      	ble.n	42ce <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    434c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4354:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    4358:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    435c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4364:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    4368:	f04f 0300 	mov.w	r3, #0
    436c:	617b      	str	r3, [r7, #20]
    436e:	e010      	b.n	4392 <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    4370:	697a      	ldr	r2, [r7, #20]
    4372:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    437a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    437e:	4413      	add	r3, r2
    4380:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4384:	f04f 0200 	mov.w	r2, #0
    4388:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    438a:	697b      	ldr	r3, [r7, #20]
    438c:	f103 0301 	add.w	r3, r3, #1
    4390:	617b      	str	r3, [r7, #20]
    4392:	697b      	ldr	r3, [r7, #20]
    4394:	2b01      	cmp	r3, #1
    4396:	ddeb      	ble.n	4370 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    4398:	f64a 2388 	movw	r3, #43656	; 0xaa88
    439c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    43a4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    43a8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    43ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    43b4:	f240 0300 	movw	r3, #0
    43b8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43bc:	f04f 0200 	mov.w	r2, #0
    43c0:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    43c2:	f243 0300 	movw	r3, #12288	; 0x3000
    43c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43ca:	f243 0200 	movw	r2, #12288	; 0x3000
    43ce:	f2c4 0200 	movt	r2, #16384	; 0x4000
    43d2:	6812      	ldr	r2, [r2, #0]
    43d4:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    43d8:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    43da:	f240 0300 	movw	r3, #0
    43de:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43e2:	f04f 0200 	mov.w	r2, #0
    43e6:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    43e8:	f240 0300 	movw	r3, #0
    43ec:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43f0:	f04f 0200 	mov.w	r2, #0
    43f4:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    43f6:	f243 0300 	movw	r3, #12288	; 0x3000
    43fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43fe:	f243 0200 	movw	r2, #12288	; 0x3000
    4402:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4406:	6812      	ldr	r2, [r2, #0]
    4408:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    440c:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    440e:	f240 0300 	movw	r3, #0
    4412:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4416:	f04f 0201 	mov.w	r2, #1
    441a:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    441e:	f243 0300 	movw	r3, #12288	; 0x3000
    4422:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4426:	f243 0200 	movw	r2, #12288	; 0x3000
    442a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    442e:	6d92      	ldr	r2, [r2, #88]	; 0x58
    4430:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    4434:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    4438:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    443a:	f240 0300 	movw	r3, #0
    443e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4442:	f04f 0200 	mov.w	r2, #0
    4446:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    444a:	f240 0300 	movw	r3, #0
    444e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4452:	f04f 0201 	mov.w	r2, #1
    4456:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    445a:	f240 0300 	movw	r3, #0
    445e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4462:	f04f 0201 	mov.w	r2, #1
    4466:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    446a:	f243 0300 	movw	r3, #12288	; 0x3000
    446e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4472:	4a24      	ldr	r2, [pc, #144]	; (4504 <MSS_MAC_init+0x34c>)
    4474:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    4476:	f243 0300 	movw	r3, #12288	; 0x3000
    447a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    447e:	4a22      	ldr	r2, [pc, #136]	; (4508 <MSS_MAC_init+0x350>)
    4480:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    4482:	f240 0300 	movw	r3, #0
    4486:	f2c4 2306 	movt	r3, #16902	; 0x4206
    448a:	f04f 0201 	mov.w	r2, #1
    448e:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    4492:	f107 030c 	add.w	r3, r7, #12
    4496:	481d      	ldr	r0, [pc, #116]	; (450c <MSS_MAC_init+0x354>)
    4498:	4619      	mov	r1, r3
    449a:	f04f 0206 	mov.w	r2, #6
    449e:	f002 f97d 	bl	679c <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    44a2:	f107 030c 	add.w	r3, r7, #12
    44a6:	4618      	mov	r0, r3
    44a8:	f000 fe66 	bl	5178 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    44ac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    44b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44b4:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    44b8:	2b1f      	cmp	r3, #31
    44ba:	d913      	bls.n	44e4 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    44bc:	f002 fbd2 	bl	6c64 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    44c0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    44c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44c8:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    44cc:	2b1f      	cmp	r3, #31
    44ce:	d909      	bls.n	44e4 <MSS_MAC_init+0x32c>
    44d0:	f04f 0328 	mov.w	r3, #40	; 0x28
    44d4:	f383 8811 	msr	BASEPRI, r3
    44d8:	f3bf 8f6f 	isb	sy
    44dc:	f3bf 8f4f 	dsb	sy
    44e0:	627b      	str	r3, [r7, #36]	; 0x24
    44e2:	e7fe      	b.n	44e2 <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    44e4:	f002 fc00 	bl	6ce8 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    44e8:	f000 fdde 	bl	50a8 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    44ec:	f002 f9b8 	bl	6860 <MAC_obtain_buffer>
    44f0:	4602      	mov	r2, r0
    44f2:	f240 631c 	movw	r3, #1564	; 0x61c
    44f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44fa:	601a      	str	r2, [r3, #0]
}
    44fc:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4500:	46bd      	mov	sp, r7
    4502:	bd80      	pop	{r7, pc}
    4504:	2000ab20 	.word	0x2000ab20
    4508:	2000aafc 	.word	0x2000aafc
    450c:	2000aa8e 	.word	0x2000aa8e

00004510 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4510:	b580      	push	{r7, lr}
    4512:	b086      	sub	sp, #24
    4514:	af00      	add	r7, sp, #0
    4516:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    4518:	f001 fd90 	bl	603c <MAC_stop_transmission>
    451c:	4603      	mov	r3, r0
    451e:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4520:	68fb      	ldr	r3, [r7, #12]
    4522:	2b00      	cmp	r3, #0
    4524:	d009      	beq.n	453a <MSS_MAC_configure+0x2a>
    4526:	f04f 0328 	mov.w	r3, #40	; 0x28
    452a:	f383 8811 	msr	BASEPRI, r3
    452e:	f3bf 8f6f 	isb	sy
    4532:	f3bf 8f4f 	dsb	sy
    4536:	613b      	str	r3, [r7, #16]
    4538:	e7fe      	b.n	4538 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    453a:	f001 fdbd 	bl	60b8 <MAC_stop_receiving>
    453e:	4603      	mov	r3, r0
    4540:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4542:	68fb      	ldr	r3, [r7, #12]
    4544:	2b00      	cmp	r3, #0
    4546:	d009      	beq.n	455c <MSS_MAC_configure+0x4c>
    4548:	f04f 0328 	mov.w	r3, #40	; 0x28
    454c:	f383 8811 	msr	BASEPRI, r3
    4550:	f3bf 8f6f 	isb	sy
    4554:	f3bf 8f4f 	dsb	sy
    4558:	617b      	str	r3, [r7, #20]
    455a:	e7fe      	b.n	455a <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    455c:	f240 0300 	movw	r3, #0
    4560:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4564:	687a      	ldr	r2, [r7, #4]
    4566:	f002 0201 	and.w	r2, r2, #1
    456a:	b2d2      	uxtb	r2, r2
    456c:	2a00      	cmp	r2, #0
    456e:	d002      	beq.n	4576 <MSS_MAC_configure+0x66>
    4570:	f04f 0201 	mov.w	r2, #1
    4574:	e001      	b.n	457a <MSS_MAC_configure+0x6a>
    4576:	f04f 0200 	mov.w	r2, #0
    457a:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    457e:	f240 0300 	movw	r3, #0
    4582:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4586:	687a      	ldr	r2, [r7, #4]
    4588:	f002 0202 	and.w	r2, r2, #2
    458c:	2a00      	cmp	r2, #0
    458e:	d002      	beq.n	4596 <MSS_MAC_configure+0x86>
    4590:	f04f 0201 	mov.w	r2, #1
    4594:	e001      	b.n	459a <MSS_MAC_configure+0x8a>
    4596:	f04f 0200 	mov.w	r2, #0
    459a:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    459e:	f240 0300 	movw	r3, #0
    45a2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45a6:	687a      	ldr	r2, [r7, #4]
    45a8:	f002 0204 	and.w	r2, r2, #4
    45ac:	2a00      	cmp	r2, #0
    45ae:	d002      	beq.n	45b6 <MSS_MAC_configure+0xa6>
    45b0:	f04f 0201 	mov.w	r2, #1
    45b4:	e001      	b.n	45ba <MSS_MAC_configure+0xaa>
    45b6:	f04f 0200 	mov.w	r2, #0
    45ba:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    45be:	687b      	ldr	r3, [r7, #4]
    45c0:	f003 0318 	and.w	r3, r3, #24
    45c4:	2b18      	cmp	r3, #24
    45c6:	d86c      	bhi.n	46a2 <MSS_MAC_configure+0x192>
    45c8:	a201      	add	r2, pc, #4	; (adr r2, 45d0 <MSS_MAC_configure+0xc0>)
    45ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    45ce:	bf00      	nop
    45d0:	00004635 	.word	0x00004635
    45d4:	000046a3 	.word	0x000046a3
    45d8:	000046a3 	.word	0x000046a3
    45dc:	000046a3 	.word	0x000046a3
    45e0:	000046a3 	.word	0x000046a3
    45e4:	000046a3 	.word	0x000046a3
    45e8:	000046a3 	.word	0x000046a3
    45ec:	000046a3 	.word	0x000046a3
    45f0:	0000464f 	.word	0x0000464f
    45f4:	000046a3 	.word	0x000046a3
    45f8:	000046a3 	.word	0x000046a3
    45fc:	000046a3 	.word	0x000046a3
    4600:	000046a3 	.word	0x000046a3
    4604:	000046a3 	.word	0x000046a3
    4608:	000046a3 	.word	0x000046a3
    460c:	000046a3 	.word	0x000046a3
    4610:	0000466d 	.word	0x0000466d
    4614:	000046a3 	.word	0x000046a3
    4618:	000046a3 	.word	0x000046a3
    461c:	000046a3 	.word	0x000046a3
    4620:	000046a3 	.word	0x000046a3
    4624:	000046a3 	.word	0x000046a3
    4628:	000046a3 	.word	0x000046a3
    462c:	000046a3 	.word	0x000046a3
    4630:	0000468b 	.word	0x0000468b
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    4634:	f243 0300 	movw	r3, #12288	; 0x3000
    4638:	f2c4 0300 	movt	r3, #16384	; 0x4000
    463c:	f243 0200 	movw	r2, #12288	; 0x3000
    4640:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4644:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4646:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    464a:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    464c:	e029      	b.n	46a2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    464e:	f243 0300 	movw	r3, #12288	; 0x3000
    4652:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4656:	f243 0200 	movw	r2, #12288	; 0x3000
    465a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    465e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4660:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4664:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4668:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    466a:	e01a      	b.n	46a2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    466c:	f243 0300 	movw	r3, #12288	; 0x3000
    4670:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4674:	f243 0200 	movw	r2, #12288	; 0x3000
    4678:	f2c4 0200 	movt	r2, #16384	; 0x4000
    467c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    467e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4682:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    4686:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4688:	e00b      	b.n	46a2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    468a:	f243 0300 	movw	r3, #12288	; 0x3000
    468e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4692:	f243 0200 	movw	r2, #12288	; 0x3000
    4696:	f2c4 0200 	movt	r2, #16384	; 0x4000
    469a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    469c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    46a0:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    46a2:	f240 0300 	movw	r3, #0
    46a6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46aa:	687a      	ldr	r2, [r7, #4]
    46ac:	f002 0220 	and.w	r2, r2, #32
    46b0:	2a00      	cmp	r2, #0
    46b2:	d002      	beq.n	46ba <MSS_MAC_configure+0x1aa>
    46b4:	f04f 0201 	mov.w	r2, #1
    46b8:	e001      	b.n	46be <MSS_MAC_configure+0x1ae>
    46ba:	f04f 0200 	mov.w	r2, #0
    46be:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    46c2:	f240 0300 	movw	r3, #0
    46c6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46ca:	687a      	ldr	r2, [r7, #4]
    46cc:	f002 0240 	and.w	r2, r2, #64	; 0x40
    46d0:	2a00      	cmp	r2, #0
    46d2:	d002      	beq.n	46da <MSS_MAC_configure+0x1ca>
    46d4:	f04f 0201 	mov.w	r2, #1
    46d8:	e001      	b.n	46de <MSS_MAC_configure+0x1ce>
    46da:	f04f 0200 	mov.w	r2, #0
    46de:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    46e2:	f240 0300 	movw	r3, #0
    46e6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46ea:	687a      	ldr	r2, [r7, #4]
    46ec:	f002 0280 	and.w	r2, r2, #128	; 0x80
    46f0:	2a00      	cmp	r2, #0
    46f2:	d002      	beq.n	46fa <MSS_MAC_configure+0x1ea>
    46f4:	f04f 0201 	mov.w	r2, #1
    46f8:	e001      	b.n	46fe <MSS_MAC_configure+0x1ee>
    46fa:	f04f 0200 	mov.w	r2, #0
    46fe:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4702:	f240 0300 	movw	r3, #0
    4706:	f2c4 2306 	movt	r3, #16902	; 0x4206
    470a:	687a      	ldr	r2, [r7, #4]
    470c:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4710:	2a00      	cmp	r2, #0
    4712:	d002      	beq.n	471a <MSS_MAC_configure+0x20a>
    4714:	f04f 0201 	mov.w	r2, #1
    4718:	e001      	b.n	471e <MSS_MAC_configure+0x20e>
    471a:	f04f 0200 	mov.w	r2, #0
    471e:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    4722:	687b      	ldr	r3, [r7, #4]
    4724:	b2db      	uxtb	r3, r3
    4726:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    472a:	687a      	ldr	r2, [r7, #4]
    472c:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4730:	2a00      	cmp	r2, #0
    4732:	d002      	beq.n	473a <MSS_MAC_configure+0x22a>
    4734:	f04f 0204 	mov.w	r2, #4
    4738:	e001      	b.n	473e <MSS_MAC_configure+0x22e>
    473a:	f04f 0200 	mov.w	r2, #0
    473e:	ea43 0302 	orr.w	r3, r3, r2
    4742:	b2db      	uxtb	r3, r3
    4744:	4618      	mov	r0, r3
    4746:	f002 fb43 	bl	6dd0 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    474a:	f000 fcad 	bl	50a8 <MSS_MAC_auto_setup_link>
}
    474e:	f107 0718 	add.w	r7, r7, #24
    4752:	46bd      	mov	sp, r7
    4754:	bd80      	pop	{r7, pc}
    4756:	bf00      	nop

00004758 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4758:	b480      	push	{r7}
    475a:	b083      	sub	sp, #12
    475c:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    475e:	f04f 0300 	mov.w	r3, #0
    4762:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    4764:	f240 0300 	movw	r3, #0
    4768:	f2c4 2306 	movt	r3, #16902	; 0x4206
    476c:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4770:	2b00      	cmp	r3, #0
    4772:	d003      	beq.n	477c <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    4774:	687b      	ldr	r3, [r7, #4]
    4776:	f043 0301 	orr.w	r3, r3, #1
    477a:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    477c:	f240 0300 	movw	r3, #0
    4780:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4784:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4788:	2b00      	cmp	r3, #0
    478a:	d003      	beq.n	4794 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    478c:	687b      	ldr	r3, [r7, #4]
    478e:	f043 0302 	orr.w	r3, r3, #2
    4792:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4794:	f240 0300 	movw	r3, #0
    4798:	f2c4 2306 	movt	r3, #16902	; 0x4206
    479c:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    47a0:	2b00      	cmp	r3, #0
    47a2:	d003      	beq.n	47ac <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    47a4:	687b      	ldr	r3, [r7, #4]
    47a6:	f043 0304 	orr.w	r3, r3, #4
    47aa:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    47ac:	f243 0300 	movw	r3, #12288	; 0x3000
    47b0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    47b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    47ba:	ea4f 3393 	mov.w	r3, r3, lsr #14
    47be:	2b02      	cmp	r3, #2
    47c0:	d008      	beq.n	47d4 <MSS_MAC_get_configuration+0x7c>
    47c2:	2b03      	cmp	r3, #3
    47c4:	d00b      	beq.n	47de <MSS_MAC_get_configuration+0x86>
    47c6:	2b01      	cmp	r3, #1
    47c8:	d10d      	bne.n	47e6 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    47ca:	687b      	ldr	r3, [r7, #4]
    47cc:	f043 0308 	orr.w	r3, r3, #8
    47d0:	607b      	str	r3, [r7, #4]
    47d2:	e008      	b.n	47e6 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    47d4:	687b      	ldr	r3, [r7, #4]
    47d6:	f043 0310 	orr.w	r3, r3, #16
    47da:	607b      	str	r3, [r7, #4]
    47dc:	e003      	b.n	47e6 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    47de:	687b      	ldr	r3, [r7, #4]
    47e0:	f043 0318 	orr.w	r3, r3, #24
    47e4:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    47e6:	f240 0300 	movw	r3, #0
    47ea:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47ee:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    47f2:	2b00      	cmp	r3, #0
    47f4:	d003      	beq.n	47fe <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    47f6:	687b      	ldr	r3, [r7, #4]
    47f8:	f043 0320 	orr.w	r3, r3, #32
    47fc:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    47fe:	f240 0300 	movw	r3, #0
    4802:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4806:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    480a:	2b00      	cmp	r3, #0
    480c:	d003      	beq.n	4816 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    480e:	687b      	ldr	r3, [r7, #4]
    4810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4814:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4816:	f240 0300 	movw	r3, #0
    481a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    481e:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    4822:	2b00      	cmp	r3, #0
    4824:	d003      	beq.n	482e <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    4826:	687b      	ldr	r3, [r7, #4]
    4828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    482c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    482e:	f240 0300 	movw	r3, #0
    4832:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4836:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    483a:	2b00      	cmp	r3, #0
    483c:	d003      	beq.n	4846 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    483e:	687b      	ldr	r3, [r7, #4]
    4840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4844:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    4846:	f240 0300 	movw	r3, #0
    484a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    484e:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    4852:	2b00      	cmp	r3, #0
    4854:	d003      	beq.n	485e <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    4856:	687b      	ldr	r3, [r7, #4]
    4858:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    485c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    485e:	f240 0300 	movw	r3, #0
    4862:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4866:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    486a:	2b00      	cmp	r3, #0
    486c:	d003      	beq.n	4876 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    486e:	687b      	ldr	r3, [r7, #4]
    4870:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4874:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    4876:	f240 0300 	movw	r3, #0
    487a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    487e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4882:	2b00      	cmp	r3, #0
    4884:	d003      	beq.n	488e <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4886:	687b      	ldr	r3, [r7, #4]
    4888:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    488c:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    488e:	687b      	ldr	r3, [r7, #4]
}
    4890:	4618      	mov	r0, r3
    4892:	f107 070c 	add.w	r7, r7, #12
    4896:	46bd      	mov	sp, r7
    4898:	bc80      	pop	{r7}
    489a:	4770      	bx	lr

0000489c <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    489c:	b580      	push	{r7, lr}
    489e:	b08a      	sub	sp, #40	; 0x28
    48a0:	af00      	add	r7, sp, #0
    48a2:	4603      	mov	r3, r0
    48a4:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    48a6:	f04f 0300 	mov.w	r3, #0
    48aa:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    48ac:	f240 631c 	movw	r3, #1564	; 0x61c
    48b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48b4:	681a      	ldr	r2, [r3, #0]
    48b6:	f240 6314 	movw	r3, #1556	; 0x614
    48ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48be:	681b      	ldr	r3, [r3, #0]
    48c0:	429a      	cmp	r2, r3
    48c2:	d109      	bne.n	48d8 <MSS_MAC_tx_packet+0x3c>
    48c4:	f04f 0328 	mov.w	r3, #40	; 0x28
    48c8:	f383 8811 	msr	BASEPRI, r3
    48cc:	f3bf 8f6f 	isb	sy
    48d0:	f3bf 8f4f 	dsb	sy
    48d4:	61bb      	str	r3, [r7, #24]
    48d6:	e7fe      	b.n	48d6 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    48d8:	88fb      	ldrh	r3, [r7, #6]
    48da:	2b0b      	cmp	r3, #11
    48dc:	d809      	bhi.n	48f2 <MSS_MAC_tx_packet+0x56>
    48de:	f04f 0328 	mov.w	r3, #40	; 0x28
    48e2:	f383 8811 	msr	BASEPRI, r3
    48e6:	f3bf 8f6f 	isb	sy
    48ea:	f3bf 8f4f 	dsb	sy
    48ee:	61fb      	str	r3, [r7, #28]
    48f0:	e7fe      	b.n	48f0 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    48f2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    48f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48fa:	791b      	ldrb	r3, [r3, #4]
    48fc:	f003 0308 	and.w	r3, r3, #8
    4900:	2b00      	cmp	r3, #0
    4902:	d10e      	bne.n	4922 <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4904:	88fa      	ldrh	r2, [r7, #6]
    4906:	f240 53ea 	movw	r3, #1514	; 0x5ea
    490a:	429a      	cmp	r2, r3
    490c:	d909      	bls.n	4922 <MSS_MAC_tx_packet+0x86>
    490e:	f04f 0328 	mov.w	r3, #40	; 0x28
    4912:	f383 8811 	msr	BASEPRI, r3
    4916:	f3bf 8f6f 	isb	sy
    491a:	f3bf 8f4f 	dsb	sy
    491e:	623b      	str	r3, [r7, #32]
    4920:	e7fe      	b.n	4920 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4922:	f00f fb79 	bl	14018 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4926:	f64a 2388 	movw	r3, #43656	; 0xaa88
    492a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    492e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4930:	2b00      	cmp	r3, #0
    4932:	db07      	blt.n	4944 <MSS_MAC_tx_packet+0xa8>
    4934:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    493c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4940:	2b00      	cmp	r3, #0
    4942:	da02      	bge.n	494a <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4944:	f06f 0303 	mvn.w	r3, #3
    4948:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    494a:	f00f fb9d 	bl	14088 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    494e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4958:	2b00      	cmp	r3, #0
    495a:	d009      	beq.n	4970 <MSS_MAC_tx_packet+0xd4>
    495c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4960:	f383 8811 	msr	BASEPRI, r3
    4964:	f3bf 8f6f 	isb	sy
    4968:	f3bf 8f4f 	dsb	sy
    496c:	627b      	str	r3, [r7, #36]	; 0x24
    496e:	e7fe      	b.n	496e <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4970:	697b      	ldr	r3, [r7, #20]
    4972:	2b00      	cmp	r3, #0
    4974:	f040 820d 	bne.w	4d92 <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4978:	f240 0300 	movw	r3, #0
    497c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4980:	f04f 0200 	mov.w	r2, #0
    4984:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4988:	f00f fb46 	bl	14018 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    498c:	f04f 0300 	mov.w	r3, #0
    4990:	613b      	str	r3, [r7, #16]
    4992:	e1f8      	b.n	4d86 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4994:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    499c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    499e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    49a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49a6:	f102 0207 	add.w	r2, r2, #7
    49aa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    49ae:	4413      	add	r3, r2
    49b0:	f103 0308 	add.w	r3, r3, #8
    49b4:	f04f 0200 	mov.w	r2, #0
    49b8:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    49ba:	f64a 2388 	movw	r3, #43656	; 0xaa88
    49be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49c2:	791b      	ldrb	r3, [r3, #4]
    49c4:	f003 0304 	and.w	r3, r3, #4
    49c8:	2b00      	cmp	r3, #0
    49ca:	d023      	beq.n	4a14 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    49cc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    49d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49d4:	6f19      	ldr	r1, [r3, #112]	; 0x70
    49d6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    49da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    49e0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    49e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49e8:	f102 0207 	add.w	r2, r2, #7
    49ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    49f0:	4413      	add	r3, r2
    49f2:	f103 0308 	add.w	r3, r3, #8
    49f6:	681b      	ldr	r3, [r3, #0]
    49f8:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    49fc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a04:	f101 0107 	add.w	r1, r1, #7
    4a08:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4a0c:	440b      	add	r3, r1
    4a0e:	f103 0308 	add.w	r3, r3, #8
    4a12:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4a14:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a1c:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4a1e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4a28:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a30:	f102 0207 	add.w	r2, r2, #7
    4a34:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4a38:	4413      	add	r3, r2
    4a3a:	f103 0308 	add.w	r3, r3, #8
    4a3e:	681b      	ldr	r3, [r3, #0]
    4a40:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4a44:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a4c:	f101 0107 	add.w	r1, r1, #7
    4a50:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4a54:	440b      	add	r3, r1
    4a56:	f103 0308 	add.w	r3, r3, #8
    4a5a:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4a5c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a64:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4a66:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a6e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4a70:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a78:	f102 0207 	add.w	r2, r2, #7
    4a7c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4a80:	4413      	add	r3, r2
    4a82:	f103 0308 	add.w	r3, r3, #8
    4a86:	681a      	ldr	r2, [r3, #0]
    4a88:	88fb      	ldrh	r3, [r7, #6]
    4a8a:	ea42 0203 	orr.w	r2, r2, r3
    4a8e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a96:	f101 0107 	add.w	r1, r1, #7
    4a9a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4a9e:	440b      	add	r3, r1
    4aa0:	f103 0308 	add.w	r3, r3, #8
    4aa4:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4aa6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4ab2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4ab6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4abe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4ac2:	88fa      	ldrh	r2, [r7, #6]
    4ac4:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4ac8:	429a      	cmp	r2, r3
    4aca:	d902      	bls.n	4ad2 <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4acc:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4ad0:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4ad2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ada:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4adc:	f240 631c 	movw	r3, #1564	; 0x61c
    4ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ae4:	681b      	ldr	r3, [r3, #0]
    4ae6:	461a      	mov	r2, r3
    4ae8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4af0:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4af4:	440b      	add	r3, r1
    4af6:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4afa:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4afc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b04:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4b06:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b0e:	f102 0207 	add.w	r2, r2, #7
    4b12:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4b16:	4413      	add	r3, r2
    4b18:	f103 0304 	add.w	r3, r3, #4
    4b1c:	681b      	ldr	r3, [r3, #0]
    4b1e:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4b20:	68fb      	ldr	r3, [r7, #12]
    4b22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4b26:	2b00      	cmp	r3, #0
    4b28:	d027      	beq.n	4b7a <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4b2a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b32:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4b36:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4b3a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4b3e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4b42:	ea43 0302 	orr.w	r3, r3, r2
    4b46:	f103 0201 	add.w	r2, r3, #1
    4b4a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b52:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4b56:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4b5a:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4b5e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4b62:	ea40 0101 	orr.w	r1, r0, r1
    4b66:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4b6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4b6e:	f04f 0100 	mov.w	r1, #0
    4b72:	ea41 0202 	orr.w	r2, r1, r2
    4b76:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4b7a:	68fb      	ldr	r3, [r7, #12]
    4b7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4b80:	2b00      	cmp	r3, #0
    4b82:	d027      	beq.n	4bd4 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4b84:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b8c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4b90:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4b94:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4b98:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4b9c:	ea43 0302 	orr.w	r3, r3, r2
    4ba0:	f103 0201 	add.w	r2, r3, #1
    4ba4:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bac:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4bb0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4bb4:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4bb8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4bbc:	ea40 0101 	orr.w	r1, r0, r1
    4bc0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4bc4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4bc8:	f04f 0100 	mov.w	r1, #0
    4bcc:	ea41 0202 	orr.w	r2, r1, r2
    4bd0:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4bd4:	68fb      	ldr	r3, [r7, #12]
    4bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4bda:	2b00      	cmp	r3, #0
    4bdc:	d027      	beq.n	4c2e <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4bde:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4be6:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4bea:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4bee:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4bf2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4bf6:	ea43 0302 	orr.w	r3, r3, r2
    4bfa:	f103 0201 	add.w	r2, r3, #1
    4bfe:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c06:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c0a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c0e:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4c12:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4c16:	ea40 0101 	orr.w	r1, r0, r1
    4c1a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4c1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4c22:	f04f 0100 	mov.w	r1, #0
    4c26:	ea41 0202 	orr.w	r2, r1, r2
    4c2a:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4c2e:	68fb      	ldr	r3, [r7, #12]
    4c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4c34:	2b00      	cmp	r3, #0
    4c36:	d027      	beq.n	4c88 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4c38:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c40:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4c44:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4c48:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4c4c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4c50:	ea43 0302 	orr.w	r3, r3, r2
    4c54:	f103 0201 	add.w	r2, r3, #1
    4c58:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c60:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c64:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c68:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    4c6c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4c70:	ea40 0101 	orr.w	r1, r0, r1
    4c74:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    4c78:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4c7c:	f04f 0100 	mov.w	r1, #0
    4c80:	ea41 0202 	orr.w	r2, r1, r2
    4c84:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    4c88:	68fb      	ldr	r3, [r7, #12]
    4c8a:	f003 0302 	and.w	r3, r3, #2
    4c8e:	2b00      	cmp	r3, #0
    4c90:	d027      	beq.n	4ce2 <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    4c92:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c9a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    4c9e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4ca2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    4ca6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4caa:	ea43 0302 	orr.w	r3, r3, r2
    4cae:	f103 0201 	add.w	r2, r3, #1
    4cb2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cba:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4cbe:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4cc2:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    4cc6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4cca:	ea40 0101 	orr.w	r1, r0, r1
    4cce:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    4cd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4cd6:	f04f 0100 	mov.w	r1, #0
    4cda:	ea41 0202 	orr.w	r2, r1, r2
    4cde:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    4ce2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cea:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    4cee:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4cf2:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    4cf6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4cfa:	ea43 0302 	orr.w	r3, r3, r2
    4cfe:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    4d00:	68fb      	ldr	r3, [r7, #12]
    4d02:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    4d06:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    4d0a:	441a      	add	r2, r3
    4d0c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d14:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d18:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d1c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    4d20:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4d24:	ea40 0101 	orr.w	r1, r0, r1
    4d28:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    4d2c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4d30:	f04f 0100 	mov.w	r1, #0
    4d34:	ea41 0202 	orr.w	r2, r1, r2
    4d38:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    4d3c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4d46:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d4e:	f102 0207 	add.w	r2, r2, #7
    4d52:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4d56:	4413      	add	r3, r2
    4d58:	f103 0304 	add.w	r3, r3, #4
    4d5c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4d60:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    4d62:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4d6c:	f103 0301 	add.w	r3, r3, #1
    4d70:	f003 0201 	and.w	r2, r3, #1
    4d74:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d7c:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4d7e:	693b      	ldr	r3, [r7, #16]
    4d80:	f103 0301 	add.w	r3, r3, #1
    4d84:	613b      	str	r3, [r7, #16]
    4d86:	693b      	ldr	r3, [r7, #16]
    4d88:	2b01      	cmp	r3, #1
    4d8a:	f67f ae03 	bls.w	4994 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    4d8e:	f00f f97b 	bl	14088 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    4d92:	697b      	ldr	r3, [r7, #20]
    4d94:	2b00      	cmp	r3, #0
    4d96:	d119      	bne.n	4dcc <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    4d98:	88fb      	ldrh	r3, [r7, #6]
    4d9a:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    4d9c:	f240 0300 	movw	r3, #0
    4da0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4da4:	f04f 0201 	mov.w	r2, #1
    4da8:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    4dac:	f243 0300 	movw	r3, #12288	; 0x3000
    4db0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4db4:	f04f 0201 	mov.w	r2, #1
    4db8:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    4dba:	f001 fd51 	bl	6860 <MAC_obtain_buffer>
    4dbe:	4602      	mov	r2, r0
    4dc0:	f240 631c 	movw	r3, #1564	; 0x61c
    4dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dc8:	601a      	str	r2, [r3, #0]
    4dca:	e002      	b.n	4dd2 <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    4dcc:	f04f 0300 	mov.w	r3, #0
    4dd0:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    4dd2:	697b      	ldr	r3, [r7, #20]
}
    4dd4:	4618      	mov	r0, r3
    4dd6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4dda:	46bd      	mov	sp, r7
    4ddc:	bd80      	pop	{r7, pc}
    4dde:	bf00      	nop

00004de0 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    4de0:	b580      	push	{r7, lr}
    4de2:	b082      	sub	sp, #8
    4de4:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    4de6:	f001 f9a5 	bl	6134 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    4dea:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4df2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4df6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dfe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e02:	4413      	add	r3, r2
    4e04:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4e08:	681b      	ldr	r3, [r3, #0]
    4e0a:	2b00      	cmp	r3, #0
    4e0c:	da03      	bge.n	4e16 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    4e0e:	f04f 0300 	mov.w	r3, #0
    4e12:	603b      	str	r3, [r7, #0]
    4e14:	e018      	b.n	4e48 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    4e16:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e1e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4e22:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e2a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e2e:	4413      	add	r3, r2
    4e30:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4e34:	681b      	ldr	r3, [r3, #0]
    4e36:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4e3a:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4e3e:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4e42:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    4e44:	687b      	ldr	r3, [r7, #4]
    4e46:	603b      	str	r3, [r7, #0]
    }
    return retval;
    4e48:	683b      	ldr	r3, [r7, #0]
}
    4e4a:	4618      	mov	r0, r3
    4e4c:	f107 0708 	add.w	r7, r7, #8
    4e50:	46bd      	mov	sp, r7
    4e52:	bd80      	pop	{r7, pc}

00004e54 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    4e54:	b590      	push	{r4, r7, lr}
    4e56:	b083      	sub	sp, #12
    4e58:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    4e5a:	f04f 0300 	mov.w	r3, #0
    4e5e:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    4e60:	f001 f968 	bl	6134 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    4e64:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e6c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4e70:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e78:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e7c:	4413      	add	r3, r2
    4e7e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4e82:	681b      	ldr	r3, [r3, #0]
    4e84:	2b00      	cmp	r3, #0
    4e86:	db56      	blt.n	4f36 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    4e88:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e90:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4e94:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ea0:	4413      	add	r3, r2
    4ea2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4ea6:	681b      	ldr	r3, [r3, #0]
    4ea8:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    4eac:	b29b      	uxth	r3, r3
    4eae:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4eb2:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4eb6:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    4eb8:	88fb      	ldrh	r3, [r7, #6]
    4eba:	f1a3 0304 	sub.w	r3, r3, #4
    4ebe:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    4ec0:	88fb      	ldrh	r3, [r7, #6]
    4ec2:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    4ec6:	d902      	bls.n	4ece <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    4ec8:	f06f 0304 	mvn.w	r3, #4
    4ecc:	e034      	b.n	4f38 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    4ece:	f240 631c 	movw	r3, #1564	; 0x61c
    4ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ed6:	681b      	ldr	r3, [r3, #0]
    4ed8:	4618      	mov	r0, r3
    4eda:	f001 fd7d 	bl	69d8 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    4ede:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ee6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4eea:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ef2:	f102 020a 	add.w	r2, r2, #10
    4ef6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4efa:	4413      	add	r3, r2
    4efc:	681b      	ldr	r3, [r3, #0]
    4efe:	461a      	mov	r2, r3
    4f00:	f240 631c 	movw	r3, #1564	; 0x61c
    4f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f08:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    4f0a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f12:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    4f16:	f001 fca3 	bl	6860 <MAC_obtain_buffer>
    4f1a:	4603      	mov	r3, r0
    4f1c:	461a      	mov	r2, r3
    4f1e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f26:	f104 010a 	add.w	r1, r4, #10
    4f2a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4f2e:	440b      	add	r3, r1
    4f30:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    4f32:	f000 fcb9 	bl	58a8 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    4f36:	88fb      	ldrh	r3, [r7, #6]
}
    4f38:	4618      	mov	r0, r3
    4f3a:	f107 070c 	add.w	r7, r7, #12
    4f3e:	46bd      	mov	sp, r7
    4f40:	bd90      	pop	{r4, r7, pc}
    4f42:	bf00      	nop

00004f44 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    4f44:	b580      	push	{r7, lr}
    4f46:	b084      	sub	sp, #16
    4f48:	af00      	add	r7, sp, #0
    4f4a:	6078      	str	r0, [r7, #4]
    4f4c:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    4f4e:	f04f 0300 	mov.w	r3, #0
    4f52:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    4f54:	f04f 0300 	mov.w	r3, #0
    4f58:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    4f5a:	683b      	ldr	r3, [r7, #0]
    4f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
    4f60:	d009      	beq.n	4f76 <MSS_MAC_rx_packet_ptrset+0x32>
    4f62:	683b      	ldr	r3, [r7, #0]
    4f64:	2b00      	cmp	r3, #0
    4f66:	d006      	beq.n	4f76 <MSS_MAC_rx_packet_ptrset+0x32>
    4f68:	683b      	ldr	r3, [r7, #0]
    4f6a:	2b00      	cmp	r3, #0
    4f6c:	d006      	beq.n	4f7c <MSS_MAC_rx_packet_ptrset+0x38>
    4f6e:	683b      	ldr	r3, [r7, #0]
    4f70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    4f74:	d802      	bhi.n	4f7c <MSS_MAC_rx_packet_ptrset+0x38>
    4f76:	f04f 0301 	mov.w	r3, #1
    4f7a:	e001      	b.n	4f80 <MSS_MAC_rx_packet_ptrset+0x3c>
    4f7c:	f04f 0300 	mov.w	r3, #0
    4f80:	2b00      	cmp	r3, #0
    4f82:	d109      	bne.n	4f98 <MSS_MAC_rx_packet_ptrset+0x54>
    4f84:	f04f 0328 	mov.w	r3, #40	; 0x28
    4f88:	f383 8811 	msr	BASEPRI, r3
    4f8c:	f3bf 8f6f 	isb	sy
    4f90:	f3bf 8f4f 	dsb	sy
    4f94:	60fb      	str	r3, [r7, #12]
    4f96:	e7fe      	b.n	4f96 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    4f98:	f001 f8cc 	bl	6134 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    4f9c:	683b      	ldr	r3, [r7, #0]
    4f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4fa2:	d018      	beq.n	4fd6 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    4fa4:	683b      	ldr	r3, [r7, #0]
    4fa6:	2b00      	cmp	r3, #0
    4fa8:	d104      	bne.n	4fb4 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    4faa:	f04f 0000 	mov.w	r0, #0
    4fae:	f001 f913 	bl	61d8 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4fb2:	e011      	b.n	4fd8 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    4fb4:	6838      	ldr	r0, [r7, #0]
    4fb6:	f001 f90f 	bl	61d8 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4fba:	e00d      	b.n	4fd8 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    4fbc:	683b      	ldr	r3, [r7, #0]
    4fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
    4fc2:	d009      	beq.n	4fd8 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    4fc4:	f001 f930 	bl	6228 <MAC_get_time_out>
    4fc8:	4603      	mov	r3, r0
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d104      	bne.n	4fd8 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    4fce:	f04f 0301 	mov.w	r3, #1
    4fd2:	72fb      	strb	r3, [r7, #11]
    4fd4:	e000      	b.n	4fd8 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    4fd6:	bf00      	nop
    4fd8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fe0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4fe4:	f64a 2388 	movw	r3, #43656	; 0xaa88
    4fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ff0:	4413      	add	r3, r2
    4ff2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4ff6:	681b      	ldr	r3, [r3, #0]
    4ff8:	2b00      	cmp	r3, #0
    4ffa:	da03      	bge.n	5004 <MSS_MAC_rx_packet_ptrset+0xc0>
    4ffc:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5000:	2b00      	cmp	r3, #0
    5002:	d0db      	beq.n	4fbc <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    5004:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5008:	2b00      	cmp	r3, #0
    500a:	d12e      	bne.n	506a <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    500c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5014:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5018:	f64a 2388 	movw	r3, #43656	; 0xaa88
    501c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5020:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5024:	4413      	add	r3, r2
    5026:	f103 0398 	add.w	r3, r3, #152	; 0x98
    502a:	681b      	ldr	r3, [r3, #0]
    502c:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    5030:	b29b      	uxth	r3, r3
    5032:	ea4f 4383 	mov.w	r3, r3, lsl #18
    5036:	ea4f 4393 	mov.w	r3, r3, lsr #18
    503a:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    503c:	893b      	ldrh	r3, [r7, #8]
    503e:	f1a3 0304 	sub.w	r3, r3, #4
    5042:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    5044:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    504c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5050:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5058:	f102 020a 	add.w	r2, r2, #10
    505c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5060:	4413      	add	r3, r2
    5062:	681b      	ldr	r3, [r3, #0]
    5064:	461a      	mov	r2, r3
    5066:	687b      	ldr	r3, [r7, #4]
    5068:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    506a:	893b      	ldrh	r3, [r7, #8]
}
    506c:	4618      	mov	r0, r3
    506e:	f107 0710 	add.w	r7, r7, #16
    5072:	46bd      	mov	sp, r7
    5074:	bd80      	pop	{r7, pc}
    5076:	bf00      	nop

00005078 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    5078:	b580      	push	{r7, lr}
    507a:	b082      	sub	sp, #8
    507c:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    507e:	f001 fe6b 	bl	6d58 <PHY_link_status>
    5082:	4603      	mov	r3, r0
    5084:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    5086:	687b      	ldr	r3, [r7, #4]
    5088:	2b01      	cmp	r3, #1
    508a:	d106      	bne.n	509a <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    508c:	f001 fe7c 	bl	6d88 <PHY_link_type>
    5090:	4603      	mov	r3, r0
    5092:	687a      	ldr	r2, [r7, #4]
    5094:	ea42 0303 	orr.w	r3, r2, r3
    5098:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    509a:	687b      	ldr	r3, [r7, #4]
}
    509c:	4618      	mov	r0, r3
    509e:	f107 0708 	add.w	r7, r7, #8
    50a2:	46bd      	mov	sp, r7
    50a4:	bd80      	pop	{r7, pc}
    50a6:	bf00      	nop

000050a8 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    50a8:	b580      	push	{r7, lr}
    50aa:	b084      	sub	sp, #16
    50ac:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    50ae:	f001 fe2b 	bl	6d08 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    50b2:	f7ff ffe1 	bl	5078 <MSS_MAC_link_status>
    50b6:	4603      	mov	r3, r0
    50b8:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    50ba:	683b      	ldr	r3, [r7, #0]
    50bc:	f003 0301 	and.w	r3, r3, #1
    50c0:	b2db      	uxtb	r3, r3
    50c2:	2b00      	cmp	r3, #0
    50c4:	d051      	beq.n	516a <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    50c6:	f000 ffb9 	bl	603c <MAC_stop_transmission>
    50ca:	4603      	mov	r3, r0
    50cc:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    50ce:	687b      	ldr	r3, [r7, #4]
    50d0:	2b00      	cmp	r3, #0
    50d2:	d013      	beq.n	50fc <MSS_MAC_auto_setup_link+0x54>
    50d4:	687b      	ldr	r3, [r7, #4]
    50d6:	b2da      	uxtb	r2, r3
    50d8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    50dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50e0:	715a      	strb	r2, [r3, #5]
    50e2:	687b      	ldr	r3, [r7, #4]
    50e4:	2b00      	cmp	r3, #0
    50e6:	d009      	beq.n	50fc <MSS_MAC_auto_setup_link+0x54>
    50e8:	f04f 0328 	mov.w	r3, #40	; 0x28
    50ec:	f383 8811 	msr	BASEPRI, r3
    50f0:	f3bf 8f6f 	isb	sy
    50f4:	f3bf 8f4f 	dsb	sy
    50f8:	60bb      	str	r3, [r7, #8]
    50fa:	e7fe      	b.n	50fa <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    50fc:	f000 ffdc 	bl	60b8 <MAC_stop_receiving>
    5100:	4603      	mov	r3, r0
    5102:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5104:	687b      	ldr	r3, [r7, #4]
    5106:	2b00      	cmp	r3, #0
    5108:	d013      	beq.n	5132 <MSS_MAC_auto_setup_link+0x8a>
    510a:	687b      	ldr	r3, [r7, #4]
    510c:	b2da      	uxtb	r2, r3
    510e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5116:	715a      	strb	r2, [r3, #5]
    5118:	687b      	ldr	r3, [r7, #4]
    511a:	2b00      	cmp	r3, #0
    511c:	d009      	beq.n	5132 <MSS_MAC_auto_setup_link+0x8a>
    511e:	f04f 0328 	mov.w	r3, #40	; 0x28
    5122:	f383 8811 	msr	BASEPRI, r3
    5126:	f3bf 8f6f 	isb	sy
    512a:	f3bf 8f4f 	dsb	sy
    512e:	60fb      	str	r3, [r7, #12]
    5130:	e7fe      	b.n	5130 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    5132:	f240 0300 	movw	r3, #0
    5136:	f2c4 2306 	movt	r3, #16902	; 0x4206
    513a:	683a      	ldr	r2, [r7, #0]
    513c:	f002 0202 	and.w	r2, r2, #2
    5140:	2a00      	cmp	r2, #0
    5142:	d002      	beq.n	514a <MSS_MAC_auto_setup_link+0xa2>
    5144:	f04f 0201 	mov.w	r2, #1
    5148:	e001      	b.n	514e <MSS_MAC_auto_setup_link+0xa6>
    514a:	f04f 0200 	mov.w	r2, #0
    514e:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    5152:	f240 0300 	movw	r3, #0
    5156:	f2c4 2306 	movt	r3, #16902	; 0x4206
    515a:	f04f 0201 	mov.w	r2, #1
    515e:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    5162:	f000 ff9b 	bl	609c <MAC_start_transmission>
	    MAC_start_receiving();
    5166:	f000 ffd7 	bl	6118 <MAC_start_receiving>
    }

    return link;
    516a:	683b      	ldr	r3, [r7, #0]
}
    516c:	4618      	mov	r0, r3
    516e:	f107 0710 	add.w	r7, r7, #16
    5172:	46bd      	mov	sp, r7
    5174:	bd80      	pop	{r7, pc}
    5176:	bf00      	nop

00005178 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    5178:	b580      	push	{r7, lr}
    517a:	b084      	sub	sp, #16
    517c:	af00      	add	r7, sp, #0
    517e:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    5180:	687b      	ldr	r3, [r7, #4]
    5182:	781b      	ldrb	r3, [r3, #0]
    5184:	f003 0301 	and.w	r3, r3, #1
    5188:	2b00      	cmp	r3, #0
    518a:	d009      	beq.n	51a0 <MSS_MAC_set_mac_address+0x28>
    518c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5190:	f383 8811 	msr	BASEPRI, r3
    5194:	f3bf 8f6f 	isb	sy
    5198:	f3bf 8f4f 	dsb	sy
    519c:	60fb      	str	r3, [r7, #12]
    519e:	e7fe      	b.n	519e <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    51a0:	481c      	ldr	r0, [pc, #112]	; (5214 <MSS_MAC_set_mac_address+0x9c>)
    51a2:	6879      	ldr	r1, [r7, #4]
    51a4:	f04f 0206 	mov.w	r2, #6
    51a8:	f001 faf8 	bl	679c <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    51ac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    51b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51b4:	791b      	ldrb	r3, [r3, #4]
    51b6:	f003 0302 	and.w	r3, r3, #2
    51ba:	2b00      	cmp	r3, #0
    51bc:	d023      	beq.n	5206 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    51be:	f04f 0354 	mov.w	r3, #84	; 0x54
    51c2:	60bb      	str	r3, [r7, #8]
    51c4:	e01c      	b.n	5200 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    51c6:	68ba      	ldr	r2, [r7, #8]
    51c8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    51cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51d0:	4413      	add	r3, r2
    51d2:	7b1b      	ldrb	r3, [r3, #12]
    51d4:	f003 0301 	and.w	r3, r3, #1
    51d8:	b2db      	uxtb	r3, r3
    51da:	2b00      	cmp	r3, #0
    51dc:	d003      	beq.n	51e6 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    51de:	f04f 33ff 	mov.w	r3, #4294967295
    51e2:	60bb      	str	r3, [r7, #8]
    51e4:	e008      	b.n	51f8 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    51e6:	68ba      	ldr	r2, [r7, #8]
    51e8:	4b0b      	ldr	r3, [pc, #44]	; (5218 <MSS_MAC_set_mac_address+0xa0>)
    51ea:	4413      	add	r3, r2
    51ec:	4618      	mov	r0, r3
    51ee:	4909      	ldr	r1, [pc, #36]	; (5214 <MSS_MAC_set_mac_address+0x9c>)
    51f0:	f04f 0206 	mov.w	r2, #6
    51f4:	f001 fad2 	bl	679c <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    51f8:	68bb      	ldr	r3, [r7, #8]
    51fa:	f1a3 0306 	sub.w	r3, r3, #6
    51fe:	60bb      	str	r3, [r7, #8]
    5200:	68bb      	ldr	r3, [r7, #8]
    5202:	2b00      	cmp	r3, #0
    5204:	dadf      	bge.n	51c6 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    5206:	f000 fd63 	bl	5cd0 <MAC_send_setup_frame>
}
    520a:	f107 0710 	add.w	r7, r7, #16
    520e:	46bd      	mov	sp, r7
    5210:	bd80      	pop	{r7, pc}
    5212:	bf00      	nop
    5214:	2000aa8e 	.word	0x2000aa8e
    5218:	2000aa94 	.word	0x2000aa94

0000521c <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    521c:	b580      	push	{r7, lr}
    521e:	b082      	sub	sp, #8
    5220:	af00      	add	r7, sp, #0
    5222:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    5224:	6878      	ldr	r0, [r7, #4]
    5226:	4904      	ldr	r1, [pc, #16]	; (5238 <MSS_MAC_get_mac_address+0x1c>)
    5228:	f04f 0206 	mov.w	r2, #6
    522c:	f001 fab6 	bl	679c <MAC_memcpy>
}
    5230:	f107 0708 	add.w	r7, r7, #8
    5234:	46bd      	mov	sp, r7
    5236:	bd80      	pop	{r7, pc}
    5238:	2000aa8e 	.word	0x2000aa8e

0000523c <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    523c:	b580      	push	{r7, lr}
    523e:	b08a      	sub	sp, #40	; 0x28
    5240:	af00      	add	r7, sp, #0
    5242:	4603      	mov	r3, r0
    5244:	6039      	str	r1, [r7, #0]
    5246:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    5248:	88fb      	ldrh	r3, [r7, #6]
    524a:	2b00      	cmp	r3, #0
    524c:	d007      	beq.n	525e <MSS_MAC_set_mac_filters+0x22>
    524e:	f240 6314 	movw	r3, #1556	; 0x614
    5252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5256:	681b      	ldr	r3, [r3, #0]
    5258:	683a      	ldr	r2, [r7, #0]
    525a:	429a      	cmp	r2, r3
    525c:	d002      	beq.n	5264 <MSS_MAC_set_mac_filters+0x28>
    525e:	f04f 0301 	mov.w	r3, #1
    5262:	e001      	b.n	5268 <MSS_MAC_set_mac_filters+0x2c>
    5264:	f04f 0300 	mov.w	r3, #0
    5268:	2b00      	cmp	r3, #0
    526a:	d109      	bne.n	5280 <MSS_MAC_set_mac_filters+0x44>
    526c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5270:	f383 8811 	msr	BASEPRI, r3
    5274:	f3bf 8f6f 	isb	sy
    5278:	f3bf 8f4f 	dsb	sy
    527c:	623b      	str	r3, [r7, #32]
    527e:	e7fe      	b.n	527e <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5280:	f04f 0300 	mov.w	r3, #0
    5284:	60fb      	str	r3, [r7, #12]
    5286:	e01c      	b.n	52c2 <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    5288:	68fa      	ldr	r2, [r7, #12]
    528a:	4613      	mov	r3, r2
    528c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5290:	4413      	add	r3, r2
    5292:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5296:	461a      	mov	r2, r3
    5298:	683b      	ldr	r3, [r7, #0]
    529a:	4413      	add	r3, r2
    529c:	781b      	ldrb	r3, [r3, #0]
    529e:	f003 0301 	and.w	r3, r3, #1
    52a2:	2b00      	cmp	r3, #0
    52a4:	d109      	bne.n	52ba <MSS_MAC_set_mac_filters+0x7e>
    52a6:	f04f 0328 	mov.w	r3, #40	; 0x28
    52aa:	f383 8811 	msr	BASEPRI, r3
    52ae:	f3bf 8f6f 	isb	sy
    52b2:	f3bf 8f4f 	dsb	sy
    52b6:	627b      	str	r3, [r7, #36]	; 0x24
    52b8:	e7fe      	b.n	52b8 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    52ba:	68fb      	ldr	r3, [r7, #12]
    52bc:	f103 0301 	add.w	r3, r3, #1
    52c0:	60fb      	str	r3, [r7, #12]
    52c2:	88fa      	ldrh	r2, [r7, #6]
    52c4:	68fb      	ldr	r3, [r7, #12]
    52c6:	429a      	cmp	r2, r3
    52c8:	dcde      	bgt.n	5288 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    52ca:	88fb      	ldrh	r3, [r7, #6]
    52cc:	2b0f      	cmp	r3, #15
    52ce:	d833      	bhi.n	5338 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    52d0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    52d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52d8:	791b      	ldrb	r3, [r3, #4]
    52da:	f043 0302 	orr.w	r3, r3, #2
    52de:	b2da      	uxtb	r2, r3
    52e0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    52e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e8:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    52ea:	88fa      	ldrh	r2, [r7, #6]
    52ec:	4613      	mov	r3, r2
    52ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    52f2:	4413      	add	r3, r2
    52f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    52f8:	483c      	ldr	r0, [pc, #240]	; (53ec <MSS_MAC_set_mac_filters+0x1b0>)
    52fa:	6839      	ldr	r1, [r7, #0]
    52fc:	461a      	mov	r2, r3
    52fe:	f001 fa4d 	bl	679c <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5302:	88fb      	ldrh	r3, [r7, #6]
    5304:	613b      	str	r3, [r7, #16]
    5306:	e013      	b.n	5330 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    5308:	693a      	ldr	r2, [r7, #16]
    530a:	4613      	mov	r3, r2
    530c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5310:	4413      	add	r3, r2
    5312:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5316:	461a      	mov	r2, r3
    5318:	4b34      	ldr	r3, [pc, #208]	; (53ec <MSS_MAC_set_mac_filters+0x1b0>)
    531a:	4413      	add	r3, r2
    531c:	4618      	mov	r0, r3
    531e:	4934      	ldr	r1, [pc, #208]	; (53f0 <MSS_MAC_set_mac_filters+0x1b4>)
    5320:	f04f 0206 	mov.w	r2, #6
    5324:	f001 fa3a 	bl	679c <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5328:	693b      	ldr	r3, [r7, #16]
    532a:	f103 0301 	add.w	r3, r3, #1
    532e:	613b      	str	r3, [r7, #16]
    5330:	693b      	ldr	r3, [r7, #16]
    5332:	2b0e      	cmp	r3, #14
    5334:	dde8      	ble.n	5308 <MSS_MAC_set_mac_filters+0xcc>
    5336:	e052      	b.n	53de <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    5338:	f64a 2388 	movw	r3, #43656	; 0xaa88
    533c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5340:	791b      	ldrb	r3, [r3, #4]
    5342:	461a      	mov	r2, r3
    5344:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    5348:	f64a 2388 	movw	r3, #43656	; 0xaa88
    534c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5350:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    5352:	4826      	ldr	r0, [pc, #152]	; (53ec <MSS_MAC_set_mac_filters+0x1b0>)
    5354:	f04f 0100 	mov.w	r1, #0
    5358:	f04f 0240 	mov.w	r2, #64	; 0x40
    535c:	f000 ffde 	bl	631c <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5360:	f04f 0300 	mov.w	r3, #0
    5364:	617b      	str	r3, [r7, #20]
    5366:	f04f 0300 	mov.w	r3, #0
    536a:	61bb      	str	r3, [r7, #24]
    536c:	e033      	b.n	53d6 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    536e:	69ba      	ldr	r2, [r7, #24]
    5370:	683b      	ldr	r3, [r7, #0]
    5372:	4413      	add	r3, r2
    5374:	4618      	mov	r0, r3
    5376:	f04f 0106 	mov.w	r1, #6
    537a:	f7fe ff0b 	bl	4194 <mss_ethernet_crc>
    537e:	4603      	mov	r3, r0
    5380:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    5384:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    5388:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    538a:	69fb      	ldr	r3, [r7, #28]
    538c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5390:	4619      	mov	r1, r3
    5392:	461a      	mov	r2, r3
    5394:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    539c:	4413      	add	r3, r2
    539e:	7b1b      	ldrb	r3, [r3, #12]
    53a0:	461a      	mov	r2, r3
    53a2:	69fb      	ldr	r3, [r7, #28]
    53a4:	f003 0307 	and.w	r3, r3, #7
    53a8:	f04f 0001 	mov.w	r0, #1
    53ac:	fa00 f303 	lsl.w	r3, r0, r3
    53b0:	b2db      	uxtb	r3, r3
    53b2:	ea42 0303 	orr.w	r3, r2, r3
    53b6:	b2db      	uxtb	r3, r3
    53b8:	b2da      	uxtb	r2, r3
    53ba:	f64a 2388 	movw	r3, #43656	; 0xaa88
    53be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53c2:	440b      	add	r3, r1
    53c4:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    53c6:	697b      	ldr	r3, [r7, #20]
    53c8:	f103 0301 	add.w	r3, r3, #1
    53cc:	617b      	str	r3, [r7, #20]
    53ce:	69bb      	ldr	r3, [r7, #24]
    53d0:	f103 0306 	add.w	r3, r3, #6
    53d4:	61bb      	str	r3, [r7, #24]
    53d6:	88fa      	ldrh	r2, [r7, #6]
    53d8:	697b      	ldr	r3, [r7, #20]
    53da:	429a      	cmp	r2, r3
    53dc:	dcc7      	bgt.n	536e <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    53de:	f000 fc77 	bl	5cd0 <MAC_send_setup_frame>
}
    53e2:	f107 0728 	add.w	r7, r7, #40	; 0x28
    53e6:	46bd      	mov	sp, r7
    53e8:	bd80      	pop	{r7, pc}
    53ea:	bf00      	nop
    53ec:	2000aa94 	.word	0x2000aa94
    53f0:	2000aa8e 	.word	0x2000aa8e

000053f4 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    53f4:	4668      	mov	r0, sp
    53f6:	f020 0107 	bic.w	r1, r0, #7
    53fa:	468d      	mov	sp, r1
    53fc:	b581      	push	{r0, r7, lr}
    53fe:	b083      	sub	sp, #12
    5400:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    5402:	f04f 0300 	mov.w	r3, #0
    5406:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    5408:	f243 0300 	movw	r3, #12288	; 0x3000
    540c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5412:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5414:	687b      	ldr	r3, [r7, #4]
    5416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    541a:	2b00      	cmp	r3, #0
    541c:	d062      	beq.n	54e4 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    541e:	687b      	ldr	r3, [r7, #4]
    5420:	f003 0301 	and.w	r3, r3, #1
    5424:	b2db      	uxtb	r3, r3
    5426:	2b00      	cmp	r3, #0
    5428:	d02b      	beq.n	5482 <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    542a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    542e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5432:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5436:	ea4f 2212 	mov.w	r2, r2, lsr #8
    543a:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    543e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5442:	ea43 0302 	orr.w	r3, r3, r2
    5446:	f103 0201 	add.w	r2, r3, #1
    544a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    544e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5452:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5456:	ea4f 2101 	mov.w	r1, r1, lsl #8
    545a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    545e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5462:	ea40 0101 	orr.w	r1, r0, r1
    5466:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    546a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    546e:	f04f 0100 	mov.w	r1, #0
    5472:	ea41 0202 	orr.w	r2, r1, r2
    5476:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    547a:	683b      	ldr	r3, [r7, #0]
    547c:	f043 0301 	orr.w	r3, r3, #1
    5480:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    5482:	687b      	ldr	r3, [r7, #4]
    5484:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5488:	2b00      	cmp	r3, #0
    548a:	d02b      	beq.n	54e4 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    548c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5494:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5498:	ea4f 2212 	mov.w	r2, r2, lsr #8
    549c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    54a0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    54a4:	ea43 0302 	orr.w	r3, r3, r2
    54a8:	f103 0201 	add.w	r2, r3, #1
    54ac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    54b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54b4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    54b8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    54bc:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    54c0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    54c4:	ea40 0101 	orr.w	r1, r0, r1
    54c8:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    54cc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    54d0:	f04f 0100 	mov.w	r1, #0
    54d4:	ea41 0202 	orr.w	r2, r1, r2
    54d8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    54dc:	683b      	ldr	r3, [r7, #0]
    54de:	f043 0302 	orr.w	r3, r3, #2
    54e2:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    54e4:	f243 0300 	movw	r3, #12288	; 0x3000
    54e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    54ec:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    54f0:	f2c0 0201 	movt	r2, #1
    54f4:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    54f6:	683b      	ldr	r3, [r7, #0]
    54f8:	2b00      	cmp	r3, #0
    54fa:	d012      	beq.n	5522 <EthernetMAC_IRQHandler+0x12e>
    54fc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5504:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    5506:	f240 6318 	movw	r3, #1560	; 0x618
    550a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    550e:	681b      	ldr	r3, [r3, #0]
    5510:	429a      	cmp	r2, r3
    5512:	d006      	beq.n	5522 <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5514:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    551c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    551e:	6838      	ldr	r0, [r7, #0]
    5520:	4798      	blx	r3
    }
}
    5522:	f107 070c 	add.w	r7, r7, #12
    5526:	46bd      	mov	sp, r7
    5528:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    552c:	4685      	mov	sp, r0
    552e:	4770      	bx	lr

00005530 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    5530:	b480      	push	{r7}
    5532:	b083      	sub	sp, #12
    5534:	af00      	add	r7, sp, #0
    5536:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    5538:	f240 0300 	movw	r3, #0
    553c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5540:	f04f 0200 	mov.w	r2, #0
    5544:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    5548:	f240 0300 	movw	r3, #0
    554c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5550:	f04f 0200 	mov.w	r2, #0
    5554:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5558:	f64a 2388 	movw	r3, #43656	; 0xaa88
    555c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5560:	687a      	ldr	r2, [r7, #4]
    5562:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    5564:	f240 6318 	movw	r3, #1560	; 0x618
    5568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    556c:	681b      	ldr	r3, [r3, #0]
    556e:	687a      	ldr	r2, [r7, #4]
    5570:	429a      	cmp	r2, r3
    5572:	d00f      	beq.n	5594 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    5574:	f240 0300 	movw	r3, #0
    5578:	f2c4 2306 	movt	r3, #16902	; 0x4206
    557c:	f04f 0201 	mov.w	r2, #1
    5580:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5584:	f240 0300 	movw	r3, #0
    5588:	f2c4 2306 	movt	r3, #16902	; 0x4206
    558c:	f04f 0201 	mov.w	r2, #1
    5590:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5594:	f107 070c 	add.w	r7, r7, #12
    5598:	46bd      	mov	sp, r7
    559a:	bc80      	pop	{r7}
    559c:	4770      	bx	lr
    559e:	bf00      	nop

000055a0 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    55a0:	b480      	push	{r7}
    55a2:	b083      	sub	sp, #12
    55a4:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    55a6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    55aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55ae:	795b      	ldrb	r3, [r3, #5]
    55b0:	f1c3 0300 	rsb	r3, r3, #0
    55b4:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    55b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
    55ba:	2b07      	cmp	r3, #7
    55bc:	dd05      	ble.n	55ca <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    55be:	f24b 6308 	movw	r3, #46600	; 0xb608
    55c2:	f2c0 0301 	movt	r3, #1
    55c6:	607b      	str	r3, [r7, #4]
    55c8:	e00d      	b.n	55e6 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    55ca:	f24b 6218 	movw	r2, #46616	; 0xb618
    55ce:	f2c0 0201 	movt	r2, #1
    55d2:	f997 1003 	ldrsb.w	r1, [r7, #3]
    55d6:	460b      	mov	r3, r1
    55d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    55dc:	440b      	add	r3, r1
    55de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    55e2:	4413      	add	r3, r2
    55e4:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    55e6:	687b      	ldr	r3, [r7, #4]
}
    55e8:	4618      	mov	r0, r3
    55ea:	f107 070c 	add.w	r7, r7, #12
    55ee:	46bd      	mov	sp, r7
    55f0:	bc80      	pop	{r7}
    55f2:	4770      	bx	lr

000055f4 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    55f4:	b480      	push	{r7}
    55f6:	b085      	sub	sp, #20
    55f8:	af00      	add	r7, sp, #0
    55fa:	4603      	mov	r3, r0
    55fc:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    55fe:	f04f 0300 	mov.w	r3, #0
    5602:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5604:	79fb      	ldrb	r3, [r7, #7]
    5606:	2b11      	cmp	r3, #17
    5608:	f200 8147 	bhi.w	589a <MSS_MAC_get_statistics+0x2a6>
    560c:	a201      	add	r2, pc, #4	; (adr r2, 5614 <MSS_MAC_get_statistics+0x20>)
    560e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5612:	bf00      	nop
    5614:	0000565d 	.word	0x0000565d
    5618:	0000567d 	.word	0x0000567d
    561c:	0000569d 	.word	0x0000569d
    5620:	000056bd 	.word	0x000056bd
    5624:	000056dd 	.word	0x000056dd
    5628:	000056fd 	.word	0x000056fd
    562c:	0000571d 	.word	0x0000571d
    5630:	0000573d 	.word	0x0000573d
    5634:	0000575d 	.word	0x0000575d
    5638:	0000577d 	.word	0x0000577d
    563c:	0000579d 	.word	0x0000579d
    5640:	000057bd 	.word	0x000057bd
    5644:	000057dd 	.word	0x000057dd
    5648:	000057fd 	.word	0x000057fd
    564c:	0000581d 	.word	0x0000581d
    5650:	0000583d 	.word	0x0000583d
    5654:	0000585d 	.word	0x0000585d
    5658:	0000587d 	.word	0x0000587d
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    565c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5664:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5668:	ea4f 2212 	mov.w	r2, r2, lsr #8
    566c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5670:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5674:	ea43 0302 	orr.w	r3, r3, r2
    5678:	60fb      	str	r3, [r7, #12]
        break;
    567a:	e10e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    567c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5684:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5688:	ea4f 2212 	mov.w	r2, r2, lsr #8
    568c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5690:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5694:	ea43 0302 	orr.w	r3, r3, r2
    5698:	60fb      	str	r3, [r7, #12]
        break;
    569a:	e0fe      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    569c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    56a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56a4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    56a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56ac:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    56b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56b4:	ea43 0302 	orr.w	r3, r3, r2
    56b8:	60fb      	str	r3, [r7, #12]
        break;
    56ba:	e0ee      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    56bc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    56c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56c4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    56c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56cc:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    56d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56d4:	ea43 0302 	orr.w	r3, r3, r2
    56d8:	60fb      	str	r3, [r7, #12]
        break;
    56da:	e0de      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    56dc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    56e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56e4:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    56e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56ec:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    56f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56f4:	ea43 0302 	orr.w	r3, r3, r2
    56f8:	60fb      	str	r3, [r7, #12]
        break;
    56fa:	e0ce      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    56fc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5704:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5708:	ea4f 2212 	mov.w	r2, r2, lsr #8
    570c:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5710:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5714:	ea43 0302 	orr.w	r3, r3, r2
    5718:	60fb      	str	r3, [r7, #12]
        break;
    571a:	e0be      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    571c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5724:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5728:	ea4f 2212 	mov.w	r2, r2, lsr #8
    572c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5730:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5734:	ea43 0302 	orr.w	r3, r3, r2
    5738:	60fb      	str	r3, [r7, #12]
        break;
    573a:	e0ae      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    573c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5744:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5748:	ea4f 2212 	mov.w	r2, r2, lsr #8
    574c:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5750:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5754:	ea43 0302 	orr.w	r3, r3, r2
    5758:	60fb      	str	r3, [r7, #12]
        break;
    575a:	e09e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    575c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5764:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5768:	ea4f 2212 	mov.w	r2, r2, lsr #8
    576c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5770:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5774:	ea43 0302 	orr.w	r3, r3, r2
    5778:	60fb      	str	r3, [r7, #12]
        break;
    577a:	e08e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    577c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5784:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5788:	ea4f 2212 	mov.w	r2, r2, lsr #8
    578c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5790:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5794:	ea43 0302 	orr.w	r3, r3, r2
    5798:	60fb      	str	r3, [r7, #12]
        break;
    579a:	e07e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    579c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    57a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57a4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    57a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57ac:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    57b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57b4:	ea43 0302 	orr.w	r3, r3, r2
    57b8:	60fb      	str	r3, [r7, #12]
        break;
    57ba:	e06e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    57bc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    57c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57c4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    57c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57cc:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    57d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57d4:	ea43 0302 	orr.w	r3, r3, r2
    57d8:	60fb      	str	r3, [r7, #12]
        break;
    57da:	e05e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    57dc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    57e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57e4:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    57e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57ec:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    57f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57f4:	ea43 0302 	orr.w	r3, r3, r2
    57f8:	60fb      	str	r3, [r7, #12]
        break;
    57fa:	e04e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    57fc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5804:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5808:	ea4f 2212 	mov.w	r2, r2, lsr #8
    580c:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5810:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5814:	ea43 0302 	orr.w	r3, r3, r2
    5818:	60fb      	str	r3, [r7, #12]
        break;
    581a:	e03e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    581c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5824:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5828:	ea4f 2212 	mov.w	r2, r2, lsr #8
    582c:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5830:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5834:	ea43 0302 	orr.w	r3, r3, r2
    5838:	60fb      	str	r3, [r7, #12]
        break;
    583a:	e02e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    583c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5844:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5848:	ea4f 2212 	mov.w	r2, r2, lsr #8
    584c:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5850:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5854:	ea43 0302 	orr.w	r3, r3, r2
    5858:	60fb      	str	r3, [r7, #12]
        break;
    585a:	e01e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    585c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5864:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5868:	ea4f 2212 	mov.w	r2, r2, lsr #8
    586c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5870:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5874:	ea43 0302 	orr.w	r3, r3, r2
    5878:	60fb      	str	r3, [r7, #12]
        break;
    587a:	e00e      	b.n	589a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    587c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5884:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5888:	ea4f 2212 	mov.w	r2, r2, lsr #8
    588c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5890:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5894:	ea43 0302 	orr.w	r3, r3, r2
    5898:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    589a:	68fb      	ldr	r3, [r7, #12]
}
    589c:	4618      	mov	r0, r3
    589e:	f107 0714 	add.w	r7, r7, #20
    58a2:	46bd      	mov	sp, r7
    58a4:	bc80      	pop	{r7}
    58a6:	4770      	bx	lr

000058a8 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    58a8:	b580      	push	{r7, lr}
    58aa:	b082      	sub	sp, #8
    58ac:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    58ae:	f64a 2388 	movw	r3, #43656	; 0xaa88
    58b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58b6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    58ba:	f64a 2388 	movw	r3, #43656	; 0xaa88
    58be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58c2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    58c6:	4413      	add	r3, r2
    58c8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    58cc:	681b      	ldr	r3, [r3, #0]
    58ce:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    58d0:	687b      	ldr	r3, [r7, #4]
    58d2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    58d6:	2b00      	cmp	r3, #0
    58d8:	d027      	beq.n	592a <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    58da:	f64a 2388 	movw	r3, #43656	; 0xaa88
    58de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58e2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    58e6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58ea:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    58ee:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58f2:	ea43 0302 	orr.w	r3, r3, r2
    58f6:	f103 0201 	add.w	r2, r3, #1
    58fa:	f64a 2388 	movw	r3, #43656	; 0xaa88
    58fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5902:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5906:	ea4f 2101 	mov.w	r1, r1, lsl #8
    590a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    590e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5912:	ea40 0101 	orr.w	r1, r0, r1
    5916:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    591a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    591e:	f04f 0100 	mov.w	r1, #0
    5922:	ea41 0202 	orr.w	r2, r1, r2
    5926:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    592a:	687b      	ldr	r3, [r7, #4]
    592c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5930:	2b00      	cmp	r3, #0
    5932:	d027      	beq.n	5984 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5934:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    593c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5940:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5944:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5948:	ea4f 6303 	mov.w	r3, r3, lsl #24
    594c:	ea43 0302 	orr.w	r3, r3, r2
    5950:	f103 0201 	add.w	r2, r3, #1
    5954:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    595c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5960:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5964:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5968:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    596c:	ea40 0101 	orr.w	r1, r0, r1
    5970:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5974:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5978:	f04f 0100 	mov.w	r1, #0
    597c:	ea41 0202 	orr.w	r2, r1, r2
    5980:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5984:	687b      	ldr	r3, [r7, #4]
    5986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    598a:	2b00      	cmp	r3, #0
    598c:	d027      	beq.n	59de <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    598e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5996:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    599a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    599e:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    59a2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59a6:	ea43 0302 	orr.w	r3, r3, r2
    59aa:	f103 0201 	add.w	r2, r3, #1
    59ae:	f64a 2388 	movw	r3, #43656	; 0xaa88
    59b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59b6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    59ba:	ea4f 2101 	mov.w	r1, r1, lsl #8
    59be:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    59c2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59c6:	ea40 0101 	orr.w	r1, r0, r1
    59ca:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    59ce:	ea4f 6212 	mov.w	r2, r2, lsr #24
    59d2:	f04f 0100 	mov.w	r1, #0
    59d6:	ea41 0202 	orr.w	r2, r1, r2
    59da:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    59de:	687b      	ldr	r3, [r7, #4]
    59e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
    59e4:	2b00      	cmp	r3, #0
    59e6:	d127      	bne.n	5a38 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    59e8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    59ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59f0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    59f4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59f8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    59fc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a00:	ea43 0302 	orr.w	r3, r3, r2
    5a04:	f103 0201 	add.w	r2, r3, #1
    5a08:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a10:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a14:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a18:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5a1c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a20:	ea40 0101 	orr.w	r1, r0, r1
    5a24:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5a28:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a2c:	f04f 0100 	mov.w	r1, #0
    5a30:	ea41 0202 	orr.w	r2, r1, r2
    5a34:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5a38:	687b      	ldr	r3, [r7, #4]
    5a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5a3e:	2b00      	cmp	r3, #0
    5a40:	d127      	bne.n	5a92 <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5a42:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a4a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5a4e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a52:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5a56:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a5a:	ea43 0302 	orr.w	r3, r3, r2
    5a5e:	f103 0201 	add.w	r2, r3, #1
    5a62:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a6a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a6e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a72:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5a76:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a7a:	ea40 0101 	orr.w	r1, r0, r1
    5a7e:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5a82:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a86:	f04f 0100 	mov.w	r1, #0
    5a8a:	ea41 0202 	orr.w	r2, r1, r2
    5a8e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5a92:	687b      	ldr	r3, [r7, #4]
    5a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5a98:	2b00      	cmp	r3, #0
    5a9a:	d027      	beq.n	5aec <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5a9c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5aa4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5aa8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5aac:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5ab0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ab4:	ea43 0302 	orr.w	r3, r3, r2
    5ab8:	f103 0201 	add.w	r2, r3, #1
    5abc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ac4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ac8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5acc:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5ad0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5ad4:	ea40 0101 	orr.w	r1, r0, r1
    5ad8:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5adc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5ae0:	f04f 0100 	mov.w	r1, #0
    5ae4:	ea41 0202 	orr.w	r2, r1, r2
    5ae8:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5aec:	687b      	ldr	r3, [r7, #4]
    5aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5af2:	2b00      	cmp	r3, #0
    5af4:	d027      	beq.n	5b46 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5af6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5afe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5b02:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b06:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5b0a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b0e:	ea43 0302 	orr.w	r3, r3, r2
    5b12:	f103 0201 	add.w	r2, r3, #1
    5b16:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b1e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b22:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b26:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5b2a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b2e:	ea40 0101 	orr.w	r1, r0, r1
    5b32:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b3a:	f04f 0100 	mov.w	r1, #0
    5b3e:	ea41 0202 	orr.w	r2, r1, r2
    5b42:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5b46:	687b      	ldr	r3, [r7, #4]
    5b48:	f003 0302 	and.w	r3, r3, #2
    5b4c:	2b00      	cmp	r3, #0
    5b4e:	d027      	beq.n	5ba0 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5b50:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b58:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5b5c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b60:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5b64:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b68:	ea43 0302 	orr.w	r3, r3, r2
    5b6c:	f103 0201 	add.w	r2, r3, #1
    5b70:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b78:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b7c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b80:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5b84:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b88:	ea40 0101 	orr.w	r1, r0, r1
    5b8c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5b90:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b94:	f04f 0100 	mov.w	r1, #0
    5b98:	ea41 0202 	orr.w	r2, r1, r2
    5b9c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5ba0:	f243 0300 	movw	r3, #12288	; 0x3000
    5ba4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5baa:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5bac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bb4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5bb8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bbc:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5bc0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bc4:	ea43 0302 	orr.w	r3, r3, r2
    5bc8:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5bca:	6879      	ldr	r1, [r7, #4]
    5bcc:	f240 0300 	movw	r3, #0
    5bd0:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5bd4:	ea01 0303 	and.w	r3, r1, r3
    5bd8:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5bdc:	441a      	add	r2, r3
    5bde:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5be6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5bea:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5bee:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5bf2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5bf6:	ea40 0101 	orr.w	r1, r0, r1
    5bfa:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5bfe:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c02:	f04f 0100 	mov.w	r1, #0
    5c06:	ea41 0202 	orr.w	r2, r1, r2
    5c0a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5c0e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c16:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5c1a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c1e:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5c22:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c26:	ea43 0302 	orr.w	r3, r3, r2
    5c2a:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5c2c:	687b      	ldr	r3, [r7, #4]
    5c2e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5c32:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5c36:	441a      	add	r2, r3
    5c38:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c40:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5c44:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5c48:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5c4c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c50:	ea40 0101 	orr.w	r1, r0, r1
    5c54:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    5c58:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c5c:	f04f 0100 	mov.w	r1, #0
    5c60:	ea41 0202 	orr.w	r2, r1, r2
    5c64:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    5c68:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c70:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5c74:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c7c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5c80:	4413      	add	r3, r2
    5c82:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5c86:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5c8a:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    5c8c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    5c98:	f103 0101 	add.w	r1, r3, #1
    5c9c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    5ca0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    5ca4:	fba3 2301 	umull	r2, r3, r3, r1
    5ca8:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5cac:	4613      	mov	r3, r2
    5cae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5cb2:	4413      	add	r3, r2
    5cb4:	ebc3 0201 	rsb	r2, r3, r1
    5cb8:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cc0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    5cc4:	f000 fa28 	bl	6118 <MAC_start_receiving>
}
    5cc8:	f107 0708 	add.w	r7, r7, #8
    5ccc:	46bd      	mov	sp, r7
    5cce:	bd80      	pop	{r7, pc}

00005cd0 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    5cd0:	b580      	push	{r7, lr}
    5cd2:	b0be      	sub	sp, #248	; 0xf8
    5cd4:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    5cd6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5cda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    5cde:	f240 03c0 	movw	r3, #192	; 0xc0
    5ce2:	f6c0 2300 	movt	r3, #2560	; 0xa00
    5ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    5cea:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cf2:	791b      	ldrb	r3, [r3, #4]
    5cf4:	f003 0302 	and.w	r3, r3, #2
    5cf8:	2b00      	cmp	r3, #0
    5cfa:	d105      	bne.n	5d08 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    5cfc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    5d00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    5d04:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    5d08:	f107 0304 	add.w	r3, r7, #4
    5d0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    5d10:	f04f 0300 	mov.w	r3, #0
    5d14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5d18:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d20:	791b      	ldrb	r3, [r3, #4]
    5d22:	f003 0302 	and.w	r3, r3, #2
    5d26:	2b00      	cmp	r3, #0
    5d28:	d00c      	beq.n	5d44 <MAC_send_setup_frame+0x74>
    	b = 0;
    5d2a:	f04f 0300 	mov.w	r3, #0
    5d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    5d32:	f04f 030c 	mov.w	r3, #12
    5d36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    5d3a:	f04f 035a 	mov.w	r3, #90	; 0x5a
    5d3e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    5d42:	e00b      	b.n	5d5c <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    5d44:	f04f 039c 	mov.w	r3, #156	; 0x9c
    5d48:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    5d4c:	f04f 0300 	mov.w	r3, #0
    5d50:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    5d54:	f04f 0340 	mov.w	r3, #64	; 0x40
    5d58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    5d5c:	4bb4      	ldr	r3, [pc, #720]	; (6030 <MAC_send_setup_frame+0x360>)
    5d5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    5d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d66:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d6a:	7812      	ldrb	r2, [r2, #0]
    5d6c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d70:	440b      	add	r3, r1
    5d72:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    5d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d7a:	f103 0301 	add.w	r3, r3, #1
    5d7e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d82:	f102 0201 	add.w	r2, r2, #1
    5d86:	7812      	ldrb	r2, [r2, #0]
    5d88:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5d8c:	440b      	add	r3, r1
    5d8e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    5d92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5d96:	f103 0304 	add.w	r3, r3, #4
    5d9a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5d9e:	f102 0202 	add.w	r2, r2, #2
    5da2:	7812      	ldrb	r2, [r2, #0]
    5da4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5da8:	440b      	add	r3, r1
    5daa:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    5dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5db2:	f103 0305 	add.w	r3, r3, #5
    5db6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5dba:	f102 0203 	add.w	r2, r2, #3
    5dbe:	7812      	ldrb	r2, [r2, #0]
    5dc0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5dc4:	440b      	add	r3, r1
    5dc6:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    5dca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5dce:	f103 0308 	add.w	r3, r3, #8
    5dd2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5dd6:	f102 0204 	add.w	r2, r2, #4
    5dda:	7812      	ldrb	r2, [r2, #0]
    5ddc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5de0:	440b      	add	r3, r1
    5de2:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    5de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5dea:	f103 0309 	add.w	r3, r3, #9
    5dee:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5df2:	f102 0205 	add.w	r2, r2, #5
    5df6:	7812      	ldrb	r2, [r2, #0]
    5df8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5dfc:	440b      	add	r3, r1
    5dfe:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    5e02:	4b8c      	ldr	r3, [pc, #560]	; (6034 <MAC_send_setup_frame+0x364>)
    5e04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    5e08:	f04f 0300 	mov.w	r3, #0
    5e0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    5e10:	e081      	b.n	5f16 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    5e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e16:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e1a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e1e:	440a      	add	r2, r1
    5e20:	7812      	ldrb	r2, [r2, #0]
    5e22:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e26:	440b      	add	r3, r1
    5e28:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e30:	f103 0301 	add.w	r3, r3, #1
    5e34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    5e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e3c:	f103 0301 	add.w	r3, r3, #1
    5e40:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e44:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e48:	440a      	add	r2, r1
    5e4a:	7812      	ldrb	r2, [r2, #0]
    5e4c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e50:	440b      	add	r3, r1
    5e52:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e5a:	f103 0301 	add.w	r3, r3, #1
    5e5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    5e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e66:	f103 0304 	add.w	r3, r3, #4
    5e6a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e6e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e72:	440a      	add	r2, r1
    5e74:	7812      	ldrb	r2, [r2, #0]
    5e76:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e7a:	440b      	add	r3, r1
    5e7c:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5e80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5e84:	f103 0301 	add.w	r3, r3, #1
    5e88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    5e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5e90:	f103 0305 	add.w	r3, r3, #5
    5e94:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5e98:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e9c:	440a      	add	r2, r1
    5e9e:	7812      	ldrb	r2, [r2, #0]
    5ea0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ea4:	440b      	add	r3, r1
    5ea6:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5eaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5eae:	f103 0301 	add.w	r3, r3, #1
    5eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    5eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5eba:	f103 0308 	add.w	r3, r3, #8
    5ebe:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5ec2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5ec6:	440a      	add	r2, r1
    5ec8:	7812      	ldrb	r2, [r2, #0]
    5eca:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ece:	440b      	add	r3, r1
    5ed0:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5ed4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5ed8:	f103 0301 	add.w	r3, r3, #1
    5edc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    5ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5ee4:	f103 0309 	add.w	r3, r3, #9
    5ee8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5eec:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5ef0:	440a      	add	r2, r1
    5ef2:	7812      	ldrb	r2, [r2, #0]
    5ef4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ef8:	440b      	add	r3, r1
    5efa:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5efe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5f02:	f103 0301 	add.w	r3, r3, #1
    5f06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    5f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f0e:	f103 030c 	add.w	r3, r3, #12
    5f12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    5f16:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    5f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    5f1e:	429a      	cmp	r2, r3
    5f20:	f6ff af77 	blt.w	5e12 <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    5f24:	f000 f88a 	bl	603c <MAC_stop_transmission>
    5f28:	4603      	mov	r3, r0
    5f2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    5f2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5f32:	2b00      	cmp	r3, #0
    5f34:	d00a      	beq.n	5f4c <MAC_send_setup_frame+0x27c>
    5f36:	f04f 0328 	mov.w	r3, #40	; 0x28
    5f3a:	f383 8811 	msr	BASEPRI, r3
    5f3e:	f3bf 8f6f 	isb	sy
    5f42:	f3bf 8f4f 	dsb	sy
    5f46:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    5f4a:	e7fe      	b.n	5f4a <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    5f4c:	f000 f8b4 	bl	60b8 <MAC_stop_receiving>
    5f50:	4603      	mov	r3, r0
    5f52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    5f56:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5f5a:	2b00      	cmp	r3, #0
    5f5c:	d00a      	beq.n	5f74 <MAC_send_setup_frame+0x2a4>
    5f5e:	f04f 0328 	mov.w	r3, #40	; 0x28
    5f62:	f383 8811 	msr	BASEPRI, r3
    5f66:	f3bf 8f6f 	isb	sy
    5f6a:	f3bf 8f4f 	dsb	sy
    5f6e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    5f72:	e7fe      	b.n	5f72 <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    5f74:	f243 0300 	movw	r3, #12288	; 0x3000
    5f78:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5f7c:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    5f80:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    5f82:	f000 f88b 	bl	609c <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    5f86:	f04f 0300 	mov.w	r3, #0
    5f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    5f8e:	f242 7010 	movw	r0, #10000	; 0x2710
    5f92:	f000 f921 	bl	61d8 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5f96:	e00f      	b.n	5fb8 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    5f98:	f243 0300 	movw	r3, #12288	; 0x3000
    5f9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5fa0:	f04f 0201 	mov.w	r2, #1
    5fa4:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    5fa6:	f000 f93f 	bl	6228 <MAC_get_time_out>
    5faa:	4603      	mov	r3, r0
    5fac:	2b00      	cmp	r3, #0
    5fae:	d103      	bne.n	5fb8 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    5fb0:	f06f 0305 	mvn.w	r3, #5
    5fb4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    5fb8:	f243 0300 	movw	r3, #12288	; 0x3000
    5fbc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5fc2:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    5fc6:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5fca:	2b06      	cmp	r3, #6
    5fcc:	d003      	beq.n	5fd6 <MAC_send_setup_frame+0x306>
    5fce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    5fd2:	2b00      	cmp	r3, #0
    5fd4:	d0e0      	beq.n	5f98 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    5fd6:	f000 f831 	bl	603c <MAC_stop_transmission>
    5fda:	4603      	mov	r3, r0
    5fdc:	2b00      	cmp	r3, #0
    5fde:	d016      	beq.n	600e <MAC_send_setup_frame+0x33e>
    5fe0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    5fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fe8:	f04f 32ff 	mov.w	r2, #4294967295
    5fec:	715a      	strb	r2, [r3, #5]
    5fee:	f000 f825 	bl	603c <MAC_stop_transmission>
    5ff2:	4603      	mov	r3, r0
    5ff4:	2b00      	cmp	r3, #0
    5ff6:	d00a      	beq.n	600e <MAC_send_setup_frame+0x33e>
    5ff8:	f04f 0328 	mov.w	r3, #40	; 0x28
    5ffc:	f383 8811 	msr	BASEPRI, r3
    6000:	f3bf 8f6f 	isb	sy
    6004:	f3bf 8f4f 	dsb	sy
    6008:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    600c:	e7fe      	b.n	600c <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    600e:	f243 0300 	movw	r3, #12288	; 0x3000
    6012:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6016:	4a08      	ldr	r2, [pc, #32]	; (6038 <MAC_send_setup_frame+0x368>)
    6018:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    601a:	f000 f87d 	bl	6118 <MAC_start_receiving>
    MAC_start_transmission();
    601e:	f000 f83d 	bl	609c <MAC_start_transmission>

    return ret;
    6022:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    6026:	4618      	mov	r0, r3
    6028:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    602c:	46bd      	mov	sp, r7
    602e:	bd80      	pop	{r7, pc}
    6030:	2000aa8e 	.word	0x2000aa8e
    6034:	2000aa94 	.word	0x2000aa94
    6038:	2000aafc 	.word	0x2000aafc

0000603c <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    603c:	b580      	push	{r7, lr}
    603e:	b082      	sub	sp, #8
    6040:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    6042:	f04f 0300 	mov.w	r3, #0
    6046:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6048:	f242 7010 	movw	r0, #10000	; 0x2710
    604c:	f000 f8c4 	bl	61d8 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6050:	e00f      	b.n	6072 <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    6052:	f240 0300 	movw	r3, #0
    6056:	f2c4 2306 	movt	r3, #16902	; 0x4206
    605a:	f04f 0200 	mov.w	r2, #0
    605e:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    6062:	f000 f8e1 	bl	6228 <MAC_get_time_out>
    6066:	4603      	mov	r3, r0
    6068:	2b00      	cmp	r3, #0
    606a:	d102      	bne.n	6072 <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    606c:	f06f 0305 	mvn.w	r3, #5
    6070:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6072:	f243 0300 	movw	r3, #12288	; 0x3000
    6076:	f2c4 0300 	movt	r3, #16384	; 0x4000
    607a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    607c:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6080:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6084:	2b00      	cmp	r3, #0
    6086:	d002      	beq.n	608e <MAC_stop_transmission+0x52>
    6088:	687b      	ldr	r3, [r7, #4]
    608a:	2b00      	cmp	r3, #0
    608c:	d0e1      	beq.n	6052 <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    608e:	687b      	ldr	r3, [r7, #4]
}
    6090:	4618      	mov	r0, r3
    6092:	f107 0708 	add.w	r7, r7, #8
    6096:	46bd      	mov	sp, r7
    6098:	bd80      	pop	{r7, pc}
    609a:	bf00      	nop

0000609c <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    609c:	b480      	push	{r7}
    609e:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    60a0:	f240 0300 	movw	r3, #0
    60a4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    60a8:	f04f 0201 	mov.w	r2, #1
    60ac:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    60b0:	46bd      	mov	sp, r7
    60b2:	bc80      	pop	{r7}
    60b4:	4770      	bx	lr
    60b6:	bf00      	nop

000060b8 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    60b8:	b580      	push	{r7, lr}
    60ba:	b082      	sub	sp, #8
    60bc:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    60be:	f04f 0300 	mov.w	r3, #0
    60c2:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    60c4:	f242 7010 	movw	r0, #10000	; 0x2710
    60c8:	f000 f886 	bl	61d8 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    60cc:	e00f      	b.n	60ee <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    60ce:	f240 0300 	movw	r3, #0
    60d2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    60d6:	f04f 0200 	mov.w	r2, #0
    60da:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    60de:	f000 f8a3 	bl	6228 <MAC_get_time_out>
    60e2:	4603      	mov	r3, r0
    60e4:	2b00      	cmp	r3, #0
    60e6:	d102      	bne.n	60ee <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    60e8:	f06f 0305 	mvn.w	r3, #5
    60ec:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    60ee:	f243 0300 	movw	r3, #12288	; 0x3000
    60f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    60f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    60f8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    60fc:	ea4f 4353 	mov.w	r3, r3, lsr #17
    6100:	2b00      	cmp	r3, #0
    6102:	d002      	beq.n	610a <MAC_stop_receiving+0x52>
    6104:	687b      	ldr	r3, [r7, #4]
    6106:	2b00      	cmp	r3, #0
    6108:	d0e1      	beq.n	60ce <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    610a:	687b      	ldr	r3, [r7, #4]
}
    610c:	4618      	mov	r0, r3
    610e:	f107 0708 	add.w	r7, r7, #8
    6112:	46bd      	mov	sp, r7
    6114:	bd80      	pop	{r7, pc}
    6116:	bf00      	nop

00006118 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    6118:	b480      	push	{r7}
    611a:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    611c:	f240 0300 	movw	r3, #0
    6120:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6124:	f04f 0201 	mov.w	r2, #1
    6128:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    612c:	46bd      	mov	sp, r7
    612e:	bc80      	pop	{r7}
    6130:	4770      	bx	lr
    6132:	bf00      	nop

00006134 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    6134:	b580      	push	{r7, lr}
    6136:	b082      	sub	sp, #8
    6138:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    613a:	f04f 0300 	mov.w	r3, #0
    613e:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    6140:	f04f 0301 	mov.w	r3, #1
    6144:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    6146:	f240 0300 	movw	r3, #0
    614a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    614e:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    6152:	2b00      	cmp	r3, #0
    6154:	d023      	beq.n	619e <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    6156:	f04f 0300 	mov.w	r3, #0
    615a:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    615c:	e020      	b.n	61a0 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    615e:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6166:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    616a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    616e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6172:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6176:	4413      	add	r3, r2
    6178:	f103 0398 	add.w	r3, r3, #152	; 0x98
    617c:	681b      	ldr	r3, [r3, #0]
    617e:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    6182:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    6186:	d006      	beq.n	6196 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    6188:	f7ff fb8e 	bl	58a8 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    618c:	683b      	ldr	r3, [r7, #0]
    618e:	f103 0301 	add.w	r3, r3, #1
    6192:	603b      	str	r3, [r7, #0]
    6194:	e004      	b.n	61a0 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    6196:	f04f 0300 	mov.w	r3, #0
    619a:	71fb      	strb	r3, [r7, #7]
    619c:	e000      	b.n	61a0 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    619e:	bf00      	nop
    61a0:	f64a 2388 	movw	r3, #43656	; 0xaa88
    61a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    61ac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    61b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61b4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    61b8:	4413      	add	r3, r2
    61ba:	f103 0398 	add.w	r3, r3, #152	; 0x98
    61be:	681b      	ldr	r3, [r3, #0]
    61c0:	2b00      	cmp	r3, #0
    61c2:	db03      	blt.n	61cc <MAC_dismiss_bad_frames+0x98>
    61c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    61c8:	2b01      	cmp	r3, #1
    61ca:	d0c8      	beq.n	615e <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    61cc:	683b      	ldr	r3, [r7, #0]
}
    61ce:	4618      	mov	r0, r3
    61d0:	f107 0708 	add.w	r7, r7, #8
    61d4:	46bd      	mov	sp, r7
    61d6:	bd80      	pop	{r7, pc}

000061d8 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    61d8:	b480      	push	{r7}
    61da:	b083      	sub	sp, #12
    61dc:	af00      	add	r7, sp, #0
    61de:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    61e0:	687b      	ldr	r3, [r7, #4]
    61e2:	f04f 027a 	mov.w	r2, #122	; 0x7a
    61e6:	fb02 f203 	mul.w	r2, r2, r3
    61ea:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    61ee:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    61f2:	fba3 1302 	umull	r1, r3, r3, r2
    61f6:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    61fa:	f64a 2388 	movw	r3, #43656	; 0xaa88
    61fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6202:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6204:	f243 0300 	movw	r3, #12288	; 0x3000
    6208:	f2c4 0300 	movt	r3, #16384	; 0x4000
    620c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    620e:	b29a      	uxth	r2, r3
    6210:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6218:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    621c:	f107 070c 	add.w	r7, r7, #12
    6220:	46bd      	mov	sp, r7
    6222:	bc80      	pop	{r7}
    6224:	4770      	bx	lr
    6226:	bf00      	nop

00006228 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    6228:	b480      	push	{r7}
    622a:	b083      	sub	sp, #12
    622c:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    622e:	f04f 0300 	mov.w	r3, #0
    6232:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    6234:	f243 0300 	movw	r3, #12288	; 0x3000
    6238:	f2c4 0300 	movt	r3, #16384	; 0x4000
    623c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    623e:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6242:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6246:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    6248:	f64a 2388 	movw	r3, #43656	; 0xaa88
    624c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6250:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    6254:	461a      	mov	r2, r3
    6256:	683b      	ldr	r3, [r7, #0]
    6258:	429a      	cmp	r2, r3
    625a:	d202      	bcs.n	6262 <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    625c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6260:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    6262:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    626e:	461a      	mov	r2, r3
    6270:	683b      	ldr	r3, [r7, #0]
    6272:	ebc3 0302 	rsb	r3, r3, r2
    6276:	687a      	ldr	r2, [r7, #4]
    6278:	4413      	add	r3, r2
    627a:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    627c:	f240 0300 	movw	r3, #0
    6280:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6284:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    6288:	2b00      	cmp	r3, #0
    628a:	d107      	bne.n	629c <MAC_get_time_out+0x74>
		time *= 10u;
    628c:	687a      	ldr	r2, [r7, #4]
    628e:	4613      	mov	r3, r2
    6290:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6294:	4413      	add	r3, r2
    6296:	ea4f 0343 	mov.w	r3, r3, lsl #1
    629a:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    629c:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    62a6:	687b      	ldr	r3, [r7, #4]
    62a8:	429a      	cmp	r2, r3
    62aa:	d807      	bhi.n	62bc <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    62ac:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62b4:	f04f 0200 	mov.w	r2, #0
    62b8:	669a      	str	r2, [r3, #104]	; 0x68
    62ba:	e00c      	b.n	62d6 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    62bc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    62c6:	687b      	ldr	r3, [r7, #4]
    62c8:	ebc3 0202 	rsb	r2, r3, r2
    62cc:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62d4:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    62d6:	683b      	ldr	r3, [r7, #0]
    62d8:	b29a      	uxth	r2, r3
    62da:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62e2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    62e6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    62ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62ee:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    62f0:	4613      	mov	r3, r2
    62f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    62f6:	4413      	add	r3, r2
    62f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    62fc:	461a      	mov	r2, r3
    62fe:	f24c 533f 	movw	r3, #50495	; 0xc53f
    6302:	f2c4 3325 	movt	r3, #17189	; 0x4325
    6306:	fba3 1302 	umull	r1, r3, r3, r2
    630a:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    630e:	4618      	mov	r0, r3
    6310:	f107 070c 	add.w	r7, r7, #12
    6314:	46bd      	mov	sp, r7
    6316:	bc80      	pop	{r7}
    6318:	4770      	bx	lr
    631a:	bf00      	nop

0000631c <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    631c:	b480      	push	{r7}
    631e:	b087      	sub	sp, #28
    6320:	af00      	add	r7, sp, #0
    6322:	60f8      	str	r0, [r7, #12]
    6324:	460b      	mov	r3, r1
    6326:	607a      	str	r2, [r7, #4]
    6328:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    632a:	68fb      	ldr	r3, [r7, #12]
    632c:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    632e:	e008      	b.n	6342 <MAC_memset+0x26>
    	n--;
    6330:	687b      	ldr	r3, [r7, #4]
    6332:	f103 33ff 	add.w	r3, r3, #4294967295
    6336:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    6338:	697a      	ldr	r2, [r7, #20]
    633a:	687b      	ldr	r3, [r7, #4]
    633c:	4413      	add	r3, r2
    633e:	7afa      	ldrb	r2, [r7, #11]
    6340:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    6342:	687b      	ldr	r3, [r7, #4]
    6344:	2b00      	cmp	r3, #0
    6346:	d1f3      	bne.n	6330 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    6348:	f107 071c 	add.w	r7, r7, #28
    634c:	46bd      	mov	sp, r7
    634e:	bc80      	pop	{r7}
    6350:	4770      	bx	lr
    6352:	bf00      	nop

00006354 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    6354:	b580      	push	{r7, lr}
    6356:	b084      	sub	sp, #16
    6358:	af00      	add	r7, sp, #0
    635a:	6078      	str	r0, [r7, #4]
    635c:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    635e:	687b      	ldr	r3, [r7, #4]
    6360:	683a      	ldr	r2, [r7, #0]
    6362:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    6364:	683b      	ldr	r3, [r7, #0]
    6366:	b2da      	uxtb	r2, r3
    6368:	687b      	ldr	r3, [r7, #4]
    636a:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    636c:	683b      	ldr	r3, [r7, #0]
    636e:	b2da      	uxtb	r2, r3
    6370:	687b      	ldr	r3, [r7, #4]
    6372:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    6374:	683b      	ldr	r3, [r7, #0]
    6376:	b29a      	uxth	r2, r3
    6378:	687b      	ldr	r3, [r7, #4]
    637a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    637e:	f240 6318 	movw	r3, #1560	; 0x618
    6382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6386:	681a      	ldr	r2, [r3, #0]
    6388:	687b      	ldr	r3, [r7, #4]
    638a:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    638c:	687b      	ldr	r3, [r7, #4]
    638e:	f103 0206 	add.w	r2, r3, #6
    6392:	683b      	ldr	r3, [r7, #0]
    6394:	b2db      	uxtb	r3, r3
    6396:	4610      	mov	r0, r2
    6398:	4619      	mov	r1, r3
    639a:	f04f 0206 	mov.w	r2, #6
    639e:	f7ff ffbd 	bl	631c <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    63a2:	687b      	ldr	r3, [r7, #4]
    63a4:	f103 020c 	add.w	r2, r3, #12
    63a8:	683b      	ldr	r3, [r7, #0]
    63aa:	b2db      	uxtb	r3, r3
    63ac:	4610      	mov	r0, r2
    63ae:	4619      	mov	r1, r3
    63b0:	f04f 025a 	mov.w	r2, #90	; 0x5a
    63b4:	f7ff ffb2 	bl	631c <MAC_memset>
    s->phy_address = (uint8_t)c;
    63b8:	683b      	ldr	r3, [r7, #0]
    63ba:	b2da      	uxtb	r2, r3
    63bc:	687b      	ldr	r3, [r7, #4]
    63be:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    63c2:	687b      	ldr	r3, [r7, #4]
    63c4:	683a      	ldr	r2, [r7, #0]
    63c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    63ca:	f04f 0300 	mov.w	r3, #0
    63ce:	60fb      	str	r3, [r7, #12]
    63d0:	e029      	b.n	6426 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    63d2:	68fa      	ldr	r2, [r7, #12]
    63d4:	687b      	ldr	r3, [r7, #4]
    63d6:	f102 020a 	add.w	r2, r2, #10
    63da:	ea4f 1202 	mov.w	r2, r2, lsl #4
    63de:	4413      	add	r3, r2
    63e0:	683a      	ldr	r2, [r7, #0]
    63e2:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    63e4:	68fa      	ldr	r2, [r7, #12]
    63e6:	687b      	ldr	r3, [r7, #4]
    63e8:	f102 020a 	add.w	r2, r2, #10
    63ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    63f0:	4413      	add	r3, r2
    63f2:	f103 0304 	add.w	r3, r3, #4
    63f6:	683a      	ldr	r2, [r7, #0]
    63f8:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    63fa:	68fa      	ldr	r2, [r7, #12]
    63fc:	687b      	ldr	r3, [r7, #4]
    63fe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6402:	4413      	add	r3, r2
    6404:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6408:	683a      	ldr	r2, [r7, #0]
    640a:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    640c:	68fa      	ldr	r2, [r7, #12]
    640e:	687b      	ldr	r3, [r7, #4]
    6410:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6414:	4413      	add	r3, r2
    6416:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    641a:	683a      	ldr	r2, [r7, #0]
    641c:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    641e:	68fb      	ldr	r3, [r7, #12]
    6420:	f103 0301 	add.w	r3, r3, #1
    6424:	60fb      	str	r3, [r7, #12]
    6426:	68fb      	ldr	r3, [r7, #12]
    6428:	2b04      	cmp	r3, #4
    642a:	ddd2      	ble.n	63d2 <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    642c:	687b      	ldr	r3, [r7, #4]
    642e:	683a      	ldr	r2, [r7, #0]
    6430:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6434:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6438:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    643c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6440:	ea41 0202 	orr.w	r2, r1, r2
    6444:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6448:	78fa      	ldrb	r2, [r7, #3]
    644a:	f04f 0100 	mov.w	r1, #0
    644e:	ea41 0202 	orr.w	r2, r1, r2
    6452:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    6456:	687b      	ldr	r3, [r7, #4]
    6458:	683a      	ldr	r2, [r7, #0]
    645a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    645e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6462:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    6466:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    646a:	ea41 0202 	orr.w	r2, r1, r2
    646e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    6472:	78fa      	ldrb	r2, [r7, #3]
    6474:	f04f 0100 	mov.w	r1, #0
    6478:	ea41 0202 	orr.w	r2, r1, r2
    647c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    6480:	687b      	ldr	r3, [r7, #4]
    6482:	683a      	ldr	r2, [r7, #0]
    6484:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6488:	ea4f 2202 	mov.w	r2, r2, lsl #8
    648c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6490:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6494:	ea41 0202 	orr.w	r2, r1, r2
    6498:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    649c:	78fa      	ldrb	r2, [r7, #3]
    649e:	f04f 0100 	mov.w	r1, #0
    64a2:	ea41 0202 	orr.w	r2, r1, r2
    64a6:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    64aa:	687b      	ldr	r3, [r7, #4]
    64ac:	683a      	ldr	r2, [r7, #0]
    64ae:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    64b2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    64b6:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    64ba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    64be:	ea41 0202 	orr.w	r2, r1, r2
    64c2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    64c6:	78fa      	ldrb	r2, [r7, #3]
    64c8:	f04f 0100 	mov.w	r1, #0
    64cc:	ea41 0202 	orr.w	r2, r1, r2
    64d0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    64d4:	687b      	ldr	r3, [r7, #4]
    64d6:	683a      	ldr	r2, [r7, #0]
    64d8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    64dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    64e0:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    64e4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    64e8:	ea41 0202 	orr.w	r2, r1, r2
    64ec:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    64f0:	78fa      	ldrb	r2, [r7, #3]
    64f2:	f04f 0100 	mov.w	r1, #0
    64f6:	ea41 0202 	orr.w	r2, r1, r2
    64fa:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    64fe:	687b      	ldr	r3, [r7, #4]
    6500:	683a      	ldr	r2, [r7, #0]
    6502:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6506:	ea4f 2202 	mov.w	r2, r2, lsl #8
    650a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    650e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6512:	ea41 0202 	orr.w	r2, r1, r2
    6516:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    651a:	78fa      	ldrb	r2, [r7, #3]
    651c:	f04f 0100 	mov.w	r1, #0
    6520:	ea41 0202 	orr.w	r2, r1, r2
    6524:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    6528:	687b      	ldr	r3, [r7, #4]
    652a:	683a      	ldr	r2, [r7, #0]
    652c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6530:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6534:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    6538:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    653c:	ea41 0202 	orr.w	r2, r1, r2
    6540:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    6544:	78fa      	ldrb	r2, [r7, #3]
    6546:	f04f 0100 	mov.w	r1, #0
    654a:	ea41 0202 	orr.w	r2, r1, r2
    654e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    6552:	687b      	ldr	r3, [r7, #4]
    6554:	683a      	ldr	r2, [r7, #0]
    6556:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    655a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    655e:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    6562:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6566:	ea41 0202 	orr.w	r2, r1, r2
    656a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    656e:	78fa      	ldrb	r2, [r7, #3]
    6570:	f04f 0100 	mov.w	r1, #0
    6574:	ea41 0202 	orr.w	r2, r1, r2
    6578:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    657c:	687b      	ldr	r3, [r7, #4]
    657e:	683a      	ldr	r2, [r7, #0]
    6580:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6584:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6588:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    658c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6590:	ea41 0202 	orr.w	r2, r1, r2
    6594:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6598:	78fa      	ldrb	r2, [r7, #3]
    659a:	f04f 0100 	mov.w	r1, #0
    659e:	ea41 0202 	orr.w	r2, r1, r2
    65a2:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    65a6:	687b      	ldr	r3, [r7, #4]
    65a8:	683a      	ldr	r2, [r7, #0]
    65aa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65ae:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65b2:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    65b6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65ba:	ea41 0202 	orr.w	r2, r1, r2
    65be:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    65c2:	78fa      	ldrb	r2, [r7, #3]
    65c4:	f04f 0100 	mov.w	r1, #0
    65c8:	ea41 0202 	orr.w	r2, r1, r2
    65cc:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    65d0:	687b      	ldr	r3, [r7, #4]
    65d2:	683a      	ldr	r2, [r7, #0]
    65d4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65dc:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    65e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65e4:	ea41 0202 	orr.w	r2, r1, r2
    65e8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    65ec:	78fa      	ldrb	r2, [r7, #3]
    65ee:	f04f 0100 	mov.w	r1, #0
    65f2:	ea41 0202 	orr.w	r2, r1, r2
    65f6:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    65fa:	687b      	ldr	r3, [r7, #4]
    65fc:	683a      	ldr	r2, [r7, #0]
    65fe:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6602:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6606:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    660a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    660e:	ea41 0202 	orr.w	r2, r1, r2
    6612:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    6616:	78fa      	ldrb	r2, [r7, #3]
    6618:	f04f 0100 	mov.w	r1, #0
    661c:	ea41 0202 	orr.w	r2, r1, r2
    6620:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    6624:	687b      	ldr	r3, [r7, #4]
    6626:	683a      	ldr	r2, [r7, #0]
    6628:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    662c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6630:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    6634:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6638:	ea41 0202 	orr.w	r2, r1, r2
    663c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6640:	78fa      	ldrb	r2, [r7, #3]
    6642:	f04f 0100 	mov.w	r1, #0
    6646:	ea41 0202 	orr.w	r2, r1, r2
    664a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    664e:	687b      	ldr	r3, [r7, #4]
    6650:	683a      	ldr	r2, [r7, #0]
    6652:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6656:	ea4f 2202 	mov.w	r2, r2, lsl #8
    665a:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    665e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6662:	ea41 0202 	orr.w	r2, r1, r2
    6666:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    666a:	78fa      	ldrb	r2, [r7, #3]
    666c:	f04f 0100 	mov.w	r1, #0
    6670:	ea41 0202 	orr.w	r2, r1, r2
    6674:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6678:	687b      	ldr	r3, [r7, #4]
    667a:	683a      	ldr	r2, [r7, #0]
    667c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6680:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6684:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6688:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    668c:	ea41 0202 	orr.w	r2, r1, r2
    6690:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6694:	78fa      	ldrb	r2, [r7, #3]
    6696:	f04f 0100 	mov.w	r1, #0
    669a:	ea41 0202 	orr.w	r2, r1, r2
    669e:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    66a2:	687b      	ldr	r3, [r7, #4]
    66a4:	683a      	ldr	r2, [r7, #0]
    66a6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66aa:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66ae:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    66b2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66b6:	ea41 0202 	orr.w	r2, r1, r2
    66ba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    66be:	78fa      	ldrb	r2, [r7, #3]
    66c0:	f04f 0100 	mov.w	r1, #0
    66c4:	ea41 0202 	orr.w	r2, r1, r2
    66c8:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    66cc:	687b      	ldr	r3, [r7, #4]
    66ce:	683a      	ldr	r2, [r7, #0]
    66d0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66d8:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    66dc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66e0:	ea41 0202 	orr.w	r2, r1, r2
    66e4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    66e8:	78fa      	ldrb	r2, [r7, #3]
    66ea:	f04f 0100 	mov.w	r1, #0
    66ee:	ea41 0202 	orr.w	r2, r1, r2
    66f2:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    66f6:	687b      	ldr	r3, [r7, #4]
    66f8:	683a      	ldr	r2, [r7, #0]
    66fa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66fe:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6702:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6706:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    670a:	ea41 0202 	orr.w	r2, r1, r2
    670e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6712:	78fa      	ldrb	r2, [r7, #3]
    6714:	f04f 0100 	mov.w	r1, #0
    6718:	ea41 0202 	orr.w	r2, r1, r2
    671c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    6720:	687b      	ldr	r3, [r7, #4]
    6722:	683a      	ldr	r2, [r7, #0]
    6724:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    6726:	687b      	ldr	r3, [r7, #4]
    6728:	683a      	ldr	r2, [r7, #0]
    672a:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    672c:	f04f 0300 	mov.w	r3, #0
    6730:	60fb      	str	r3, [r7, #12]
    6732:	e02b      	b.n	678c <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    6734:	68fa      	ldr	r2, [r7, #12]
    6736:	687b      	ldr	r3, [r7, #4]
    6738:	ea4f 1202 	mov.w	r2, r2, lsl #4
    673c:	4413      	add	r3, r2
    673e:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6742:	683a      	ldr	r2, [r7, #0]
    6744:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    6746:	68fa      	ldr	r2, [r7, #12]
    6748:	687b      	ldr	r3, [r7, #4]
    674a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    674e:	4413      	add	r3, r2
    6750:	f103 0380 	add.w	r3, r3, #128	; 0x80
    6754:	683a      	ldr	r2, [r7, #0]
    6756:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6758:	68fa      	ldr	r2, [r7, #12]
    675a:	687b      	ldr	r3, [r7, #4]
    675c:	f102 0207 	add.w	r2, r2, #7
    6760:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6764:	4413      	add	r3, r2
    6766:	f103 0304 	add.w	r3, r3, #4
    676a:	683a      	ldr	r2, [r7, #0]
    676c:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    676e:	68fa      	ldr	r2, [r7, #12]
    6770:	687b      	ldr	r3, [r7, #4]
    6772:	f102 0207 	add.w	r2, r2, #7
    6776:	ea4f 1202 	mov.w	r2, r2, lsl #4
    677a:	4413      	add	r3, r2
    677c:	f103 0308 	add.w	r3, r3, #8
    6780:	683a      	ldr	r2, [r7, #0]
    6782:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6784:	68fb      	ldr	r3, [r7, #12]
    6786:	f103 0301 	add.w	r3, r3, #1
    678a:	60fb      	str	r3, [r7, #12]
    678c:	68fb      	ldr	r3, [r7, #12]
    678e:	2b01      	cmp	r3, #1
    6790:	ddd0      	ble.n	6734 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6792:	f107 0710 	add.w	r7, r7, #16
    6796:	46bd      	mov	sp, r7
    6798:	bd80      	pop	{r7, pc}
    679a:	bf00      	nop

0000679c <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    679c:	b480      	push	{r7}
    679e:	b087      	sub	sp, #28
    67a0:	af00      	add	r7, sp, #0
    67a2:	60f8      	str	r0, [r7, #12]
    67a4:	60b9      	str	r1, [r7, #8]
    67a6:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    67a8:	68fb      	ldr	r3, [r7, #12]
    67aa:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    67ac:	e00b      	b.n	67c6 <MAC_memcpy+0x2a>
    	n--;
    67ae:	687b      	ldr	r3, [r7, #4]
    67b0:	f103 33ff 	add.w	r3, r3, #4294967295
    67b4:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    67b6:	697a      	ldr	r2, [r7, #20]
    67b8:	687b      	ldr	r3, [r7, #4]
    67ba:	4413      	add	r3, r2
    67bc:	68b9      	ldr	r1, [r7, #8]
    67be:	687a      	ldr	r2, [r7, #4]
    67c0:	440a      	add	r2, r1
    67c2:	7812      	ldrb	r2, [r2, #0]
    67c4:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    67c6:	687b      	ldr	r3, [r7, #4]
    67c8:	2b00      	cmp	r3, #0
    67ca:	d1f0      	bne.n	67ae <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    67cc:	f107 071c 	add.w	r7, r7, #28
    67d0:	46bd      	mov	sp, r7
    67d2:	bc80      	pop	{r7}
    67d4:	4770      	bx	lr
    67d6:	bf00      	nop

000067d8 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    67d8:	b580      	push	{r7, lr}
    67da:	b082      	sub	sp, #8
    67dc:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    67de:	f64a 2388 	movw	r3, #43656	; 0xaa88
    67e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    67e8:	2b00      	cmp	r3, #0
    67ea:	d034      	beq.n	6856 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    67ec:	f64a 2388 	movw	r3, #43656	; 0xaa88
    67f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    67f6:	2b00      	cmp	r3, #0
    67f8:	db2d      	blt.n	6856 <MSS_MAC_FreeTxBuffers+0x7e>
    67fa:	f64a 2388 	movw	r3, #43656	; 0xaa88
    67fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6802:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6806:	2b00      	cmp	r3, #0
    6808:	db25      	blt.n	6856 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    680a:	f64a 2388 	movw	r3, #43656	; 0xaa88
    680e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6812:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6814:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    681c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    6820:	429a      	cmp	r2, r3
    6822:	d009      	beq.n	6838 <MSS_MAC_FreeTxBuffers+0x60>
    6824:	f04f 0328 	mov.w	r3, #40	; 0x28
    6828:	f383 8811 	msr	BASEPRI, r3
    682c:	f3bf 8f6f 	isb	sy
    6830:	f3bf 8f4f 	dsb	sy
    6834:	607b      	str	r3, [r7, #4]
    6836:	e7fe      	b.n	6836 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6838:	f64a 2388 	movw	r3, #43656	; 0xaa88
    683c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6840:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6842:	4618      	mov	r0, r3
    6844:	f000 f8c8 	bl	69d8 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6848:	f64a 2388 	movw	r3, #43656	; 0xaa88
    684c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6850:	f04f 0200 	mov.w	r2, #0
    6854:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    6856:	f107 0708 	add.w	r7, r7, #8
    685a:	46bd      	mov	sp, r7
    685c:	bd80      	pop	{r7, pc}
    685e:	bf00      	nop

00006860 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6860:	b480      	push	{r7}
    6862:	b089      	sub	sp, #36	; 0x24
    6864:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    6866:	f04f 0300 	mov.w	r3, #0
    686a:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    686c:	f04f 0300 	mov.w	r3, #0
    6870:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6872:	e096      	b.n	69a2 <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6874:	f04f 0300 	mov.w	r3, #0
    6878:	607b      	str	r3, [r7, #4]
    687a:	e01f      	b.n	68bc <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    687c:	687a      	ldr	r2, [r7, #4]
    687e:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6886:	5c9b      	ldrb	r3, [r3, r2]
    6888:	2b00      	cmp	r3, #0
    688a:	d113      	bne.n	68b4 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    688c:	f240 6320 	movw	r3, #1568	; 0x620
    6890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6894:	687a      	ldr	r2, [r7, #4]
    6896:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    689a:	fb01 f202 	mul.w	r2, r1, r2
    689e:	4413      	add	r3, r2
    68a0:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    68a2:	687a      	ldr	r2, [r7, #4]
    68a4:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    68a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68ac:	f04f 0101 	mov.w	r1, #1
    68b0:	5499      	strb	r1, [r3, r2]
				break;
    68b2:	e006      	b.n	68c2 <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    68b4:	687b      	ldr	r3, [r7, #4]
    68b6:	f103 0301 	add.w	r3, r3, #1
    68ba:	607b      	str	r3, [r7, #4]
    68bc:	687b      	ldr	r3, [r7, #4]
    68be:	2b06      	cmp	r3, #6
    68c0:	dddc      	ble.n	687c <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    68c2:	697b      	ldr	r3, [r7, #20]
    68c4:	2b00      	cmp	r3, #0
    68c6:	d168      	bne.n	699a <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    68c8:	f04f 0300 	mov.w	r3, #0
    68cc:	607b      	str	r3, [r7, #4]
    68ce:	e061      	b.n	6994 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    68d0:	f240 6320 	movw	r3, #1568	; 0x620
    68d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68d8:	687a      	ldr	r2, [r7, #4]
    68da:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    68de:	fb01 f202 	mul.w	r2, r1, r2
    68e2:	4413      	add	r3, r2
    68e4:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    68e6:	f04f 0300 	mov.w	r3, #0
    68ea:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    68ec:	f04f 0300 	mov.w	r3, #0
    68f0:	60fb      	str	r3, [r7, #12]
    68f2:	e015      	b.n	6920 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    68f4:	68fa      	ldr	r2, [r7, #12]
    68f6:	f64a 2388 	movw	r3, #43656	; 0xaa88
    68fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68fe:	f102 020a 	add.w	r2, r2, #10
    6902:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6906:	4413      	add	r3, r2
    6908:	681a      	ldr	r2, [r3, #0]
    690a:	69bb      	ldr	r3, [r7, #24]
    690c:	429a      	cmp	r2, r3
    690e:	d103      	bne.n	6918 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6910:	f04f 0301 	mov.w	r3, #1
    6914:	613b      	str	r3, [r7, #16]
						break;
    6916:	e006      	b.n	6926 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6918:	68fb      	ldr	r3, [r7, #12]
    691a:	f103 0301 	add.w	r3, r3, #1
    691e:	60fb      	str	r3, [r7, #12]
    6920:	68fb      	ldr	r3, [r7, #12]
    6922:	2b04      	cmp	r3, #4
    6924:	dde6      	ble.n	68f4 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6926:	693b      	ldr	r3, [r7, #16]
    6928:	2b01      	cmp	r3, #1
    692a:	d01c      	beq.n	6966 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    692c:	f04f 0300 	mov.w	r3, #0
    6930:	60fb      	str	r3, [r7, #12]
    6932:	e015      	b.n	6960 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6934:	68fa      	ldr	r2, [r7, #12]
    6936:	f64a 2388 	movw	r3, #43656	; 0xaa88
    693a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    693e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6942:	4413      	add	r3, r2
    6944:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6948:	681a      	ldr	r2, [r3, #0]
    694a:	69bb      	ldr	r3, [r7, #24]
    694c:	429a      	cmp	r2, r3
    694e:	d103      	bne.n	6958 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6950:	f04f 0301 	mov.w	r3, #1
    6954:	613b      	str	r3, [r7, #16]
							break;
    6956:	e006      	b.n	6966 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6958:	68fb      	ldr	r3, [r7, #12]
    695a:	f103 0301 	add.w	r3, r3, #1
    695e:	60fb      	str	r3, [r7, #12]
    6960:	68fb      	ldr	r3, [r7, #12]
    6962:	2b01      	cmp	r3, #1
    6964:	dde6      	ble.n	6934 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6966:	693b      	ldr	r3, [r7, #16]
    6968:	2b00      	cmp	r3, #0
    696a:	d10f      	bne.n	698c <MAC_obtain_buffer+0x12c>
    696c:	687a      	ldr	r2, [r7, #4]
    696e:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6976:	5c9b      	ldrb	r3, [r3, r2]
    6978:	2b01      	cmp	r3, #1
    697a:	d107      	bne.n	698c <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    697c:	687a      	ldr	r2, [r7, #4]
    697e:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6986:	f04f 0100 	mov.w	r1, #0
    698a:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    698c:	687b      	ldr	r3, [r7, #4]
    698e:	f103 0301 	add.w	r3, r3, #1
    6992:	607b      	str	r3, [r7, #4]
    6994:	687b      	ldr	r3, [r7, #4]
    6996:	2b06      	cmp	r3, #6
    6998:	dd9a      	ble.n	68d0 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    699a:	68bb      	ldr	r3, [r7, #8]
    699c:	f103 0301 	add.w	r3, r3, #1
    69a0:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    69a2:	68bb      	ldr	r3, [r7, #8]
    69a4:	2b01      	cmp	r3, #1
    69a6:	dc03      	bgt.n	69b0 <MAC_obtain_buffer+0x150>
    69a8:	697b      	ldr	r3, [r7, #20]
    69aa:	2b00      	cmp	r3, #0
    69ac:	f43f af62 	beq.w	6874 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    69b0:	697b      	ldr	r3, [r7, #20]
    69b2:	2b00      	cmp	r3, #0
    69b4:	d109      	bne.n	69ca <MAC_obtain_buffer+0x16a>
    69b6:	f04f 0328 	mov.w	r3, #40	; 0x28
    69ba:	f383 8811 	msr	BASEPRI, r3
    69be:	f3bf 8f6f 	isb	sy
    69c2:	f3bf 8f4f 	dsb	sy
    69c6:	61fb      	str	r3, [r7, #28]
    69c8:	e7fe      	b.n	69c8 <MAC_obtain_buffer+0x168>
	return pcReturn;
    69ca:	697b      	ldr	r3, [r7, #20]
}
    69cc:	4618      	mov	r0, r3
    69ce:	f107 0724 	add.w	r7, r7, #36	; 0x24
    69d2:	46bd      	mov	sp, r7
    69d4:	bc80      	pop	{r7}
    69d6:	4770      	bx	lr

000069d8 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    69d8:	b480      	push	{r7}
    69da:	b085      	sub	sp, #20
    69dc:	af00      	add	r7, sp, #0
    69de:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    69e0:	f04f 0300 	mov.w	r3, #0
    69e4:	60bb      	str	r3, [r7, #8]
    69e6:	e019      	b.n	6a1c <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    69e8:	f240 6320 	movw	r3, #1568	; 0x620
    69ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69f0:	68ba      	ldr	r2, [r7, #8]
    69f2:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    69f6:	fb01 f202 	mul.w	r2, r1, r2
    69fa:	441a      	add	r2, r3
    69fc:	687b      	ldr	r3, [r7, #4]
    69fe:	429a      	cmp	r2, r3
    6a00:	d108      	bne.n	6a14 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6a02:	68ba      	ldr	r2, [r7, #8]
    6a04:	f642 63d0 	movw	r3, #11984	; 0x2ed0
    6a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a0c:	f04f 0100 	mov.w	r1, #0
    6a10:	5499      	strb	r1, [r3, r2]
			break;
    6a12:	e006      	b.n	6a22 <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6a14:	68bb      	ldr	r3, [r7, #8]
    6a16:	f103 0301 	add.w	r3, r3, #1
    6a1a:	60bb      	str	r3, [r7, #8]
    6a1c:	68bb      	ldr	r3, [r7, #8]
    6a1e:	2b06      	cmp	r3, #6
    6a20:	dde2      	ble.n	69e8 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6a22:	68bb      	ldr	r3, [r7, #8]
    6a24:	2b06      	cmp	r3, #6
    6a26:	dd09      	ble.n	6a3c <MAC_release_buffer+0x64>
    6a28:	f04f 0328 	mov.w	r3, #40	; 0x28
    6a2c:	f383 8811 	msr	BASEPRI, r3
    6a30:	f3bf 8f6f 	isb	sy
    6a34:	f3bf 8f4f 	dsb	sy
    6a38:	60fb      	str	r3, [r7, #12]
    6a3a:	e7fe      	b.n	6a3a <MAC_release_buffer+0x62>
}
    6a3c:	f107 0714 	add.w	r7, r7, #20
    6a40:	46bd      	mov	sp, r7
    6a42:	bc80      	pop	{r7}
    6a44:	4770      	bx	lr
    6a46:	bf00      	nop

00006a48 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6a48:	b480      	push	{r7}
    6a4a:	b085      	sub	sp, #20
    6a4c:	af00      	add	r7, sp, #0
    6a4e:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6a50:	f240 0300 	movw	r3, #0
    6a54:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6a58:	687a      	ldr	r2, [r7, #4]
    6a5a:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6a5e:	f04f 0300 	mov.w	r3, #0
    6a62:	60fb      	str	r3, [r7, #12]
    6a64:	e003      	b.n	6a6e <MDIO_management_clock+0x26>
    6a66:	68fb      	ldr	r3, [r7, #12]
    6a68:	f103 0301 	add.w	r3, r3, #1
    6a6c:	60fb      	str	r3, [r7, #12]
    6a6e:	68fb      	ldr	r3, [r7, #12]
    6a70:	2b13      	cmp	r3, #19
    6a72:	d9f8      	bls.n	6a66 <MDIO_management_clock+0x1e>
}
    6a74:	f107 0714 	add.w	r7, r7, #20
    6a78:	46bd      	mov	sp, r7
    6a7a:	bc80      	pop	{r7}
    6a7c:	4770      	bx	lr
    6a7e:	bf00      	nop

00006a80 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6a80:	b580      	push	{r7, lr}
    6a82:	b084      	sub	sp, #16
    6a84:	af00      	add	r7, sp, #0
    6a86:	4602      	mov	r2, r0
    6a88:	460b      	mov	r3, r1
    6a8a:	71fa      	strb	r2, [r7, #7]
    6a8c:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6a8e:	f240 0300 	movw	r3, #0
    6a92:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6a96:	f04f 0201 	mov.w	r2, #1
    6a9a:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6a9e:	f240 0300 	movw	r3, #0
    6aa2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6aa6:	f04f 0201 	mov.w	r2, #1
    6aaa:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6aae:	f04f 0300 	mov.w	r3, #0
    6ab2:	60bb      	str	r3, [r7, #8]
    6ab4:	e00b      	b.n	6ace <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6ab6:	f04f 0000 	mov.w	r0, #0
    6aba:	f7ff ffc5 	bl	6a48 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6abe:	f04f 0001 	mov.w	r0, #1
    6ac2:	f7ff ffc1 	bl	6a48 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6ac6:	68bb      	ldr	r3, [r7, #8]
    6ac8:	f103 0301 	add.w	r3, r3, #1
    6acc:	60bb      	str	r3, [r7, #8]
    6ace:	68bb      	ldr	r3, [r7, #8]
    6ad0:	2b1f      	cmp	r3, #31
    6ad2:	d9f0      	bls.n	6ab6 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6ad4:	79bb      	ldrb	r3, [r7, #6]
    6ad6:	2b00      	cmp	r3, #0
    6ad8:	d102      	bne.n	6ae0 <MDIO_send_cmd+0x60>
    6ada:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6ade:	e001      	b.n	6ae4 <MDIO_send_cmd+0x64>
    6ae0:	f245 0202 	movw	r2, #20482	; 0x5002
    6ae4:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6aec:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6af0:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6af4:	b29b      	uxth	r3, r3
    6af6:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6afa:	ea42 0303 	orr.w	r3, r2, r3
    6afe:	b29a      	uxth	r2, r3
    6b00:	79fb      	ldrb	r3, [r7, #7]
    6b02:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6b06:	b29b      	uxth	r3, r3
    6b08:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6b0c:	ea42 0303 	orr.w	r3, r2, r3
    6b10:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6b16:	81bb      	strh	r3, [r7, #12]
    6b18:	e02b      	b.n	6b72 <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6b1a:	89bb      	ldrh	r3, [r7, #12]
    6b1c:	2b02      	cmp	r3, #2
    6b1e:	d10a      	bne.n	6b36 <MDIO_send_cmd+0xb6>
    6b20:	79bb      	ldrb	r3, [r7, #6]
    6b22:	2b00      	cmp	r3, #0
    6b24:	d107      	bne.n	6b36 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6b26:	f240 0300 	movw	r3, #0
    6b2a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b2e:	f04f 0200 	mov.w	r2, #0
    6b32:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6b36:	f04f 0000 	mov.w	r0, #0
    6b3a:	f7ff ff85 	bl	6a48 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6b3e:	f240 0300 	movw	r3, #0
    6b42:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b46:	89b9      	ldrh	r1, [r7, #12]
    6b48:	89fa      	ldrh	r2, [r7, #14]
    6b4a:	ea01 0202 	and.w	r2, r1, r2
    6b4e:	b292      	uxth	r2, r2
    6b50:	2a00      	cmp	r2, #0
    6b52:	d002      	beq.n	6b5a <MDIO_send_cmd+0xda>
    6b54:	f04f 0201 	mov.w	r2, #1
    6b58:	e001      	b.n	6b5e <MDIO_send_cmd+0xde>
    6b5a:	f04f 0200 	mov.w	r2, #0
    6b5e:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6b62:	f04f 0001 	mov.w	r0, #1
    6b66:	f7ff ff6f 	bl	6a48 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b6a:	89bb      	ldrh	r3, [r7, #12]
    6b6c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6b70:	81bb      	strh	r3, [r7, #12]
    6b72:	89bb      	ldrh	r3, [r7, #12]
    6b74:	2b00      	cmp	r3, #0
    6b76:	d1d0      	bne.n	6b1a <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6b78:	f107 0710 	add.w	r7, r7, #16
    6b7c:	46bd      	mov	sp, r7
    6b7e:	bd80      	pop	{r7, pc}

00006b80 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6b80:	b580      	push	{r7, lr}
    6b82:	b084      	sub	sp, #16
    6b84:	af00      	add	r7, sp, #0
    6b86:	4603      	mov	r3, r0
    6b88:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6b8a:	79fb      	ldrb	r3, [r7, #7]
    6b8c:	4618      	mov	r0, r3
    6b8e:	f04f 0100 	mov.w	r1, #0
    6b92:	f7ff ff75 	bl	6a80 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6b96:	f04f 0300 	mov.w	r3, #0
    6b9a:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6b9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6ba0:	81bb      	strh	r3, [r7, #12]
    6ba2:	e018      	b.n	6bd6 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6ba4:	f04f 0000 	mov.w	r0, #0
    6ba8:	f7ff ff4e 	bl	6a48 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6bac:	f240 0300 	movw	r3, #0
    6bb0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6bb4:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6bb8:	2b00      	cmp	r3, #0
    6bba:	d004      	beq.n	6bc6 <MDIO_read+0x46>
            data |= mask;
    6bbc:	89fa      	ldrh	r2, [r7, #14]
    6bbe:	89bb      	ldrh	r3, [r7, #12]
    6bc0:	ea42 0303 	orr.w	r3, r2, r3
    6bc4:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6bc6:	f04f 0001 	mov.w	r0, #1
    6bca:	f7ff ff3d 	bl	6a48 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6bce:	89bb      	ldrh	r3, [r7, #12]
    6bd0:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6bd4:	81bb      	strh	r3, [r7, #12]
    6bd6:	89bb      	ldrh	r3, [r7, #12]
    6bd8:	2b00      	cmp	r3, #0
    6bda:	d1e3      	bne.n	6ba4 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6bdc:	f04f 0000 	mov.w	r0, #0
    6be0:	f7ff ff32 	bl	6a48 <MDIO_management_clock>

    return data;
    6be4:	89fb      	ldrh	r3, [r7, #14]
}
    6be6:	4618      	mov	r0, r3
    6be8:	f107 0710 	add.w	r7, r7, #16
    6bec:	46bd      	mov	sp, r7
    6bee:	bd80      	pop	{r7, pc}

00006bf0 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6bf0:	b580      	push	{r7, lr}
    6bf2:	b084      	sub	sp, #16
    6bf4:	af00      	add	r7, sp, #0
    6bf6:	4602      	mov	r2, r0
    6bf8:	460b      	mov	r3, r1
    6bfa:	71fa      	strb	r2, [r7, #7]
    6bfc:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6bfe:	79fb      	ldrb	r3, [r7, #7]
    6c00:	4618      	mov	r0, r3
    6c02:	f04f 0101 	mov.w	r1, #1
    6c06:	f7ff ff3b 	bl	6a80 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6c0e:	81fb      	strh	r3, [r7, #14]
    6c10:	e01d      	b.n	6c4e <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6c12:	f04f 0000 	mov.w	r0, #0
    6c16:	f7ff ff17 	bl	6a48 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6c1a:	f240 0300 	movw	r3, #0
    6c1e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c22:	89f9      	ldrh	r1, [r7, #14]
    6c24:	88ba      	ldrh	r2, [r7, #4]
    6c26:	ea01 0202 	and.w	r2, r1, r2
    6c2a:	b292      	uxth	r2, r2
    6c2c:	2a00      	cmp	r2, #0
    6c2e:	d002      	beq.n	6c36 <MDIO_write+0x46>
    6c30:	f04f 0201 	mov.w	r2, #1
    6c34:	e001      	b.n	6c3a <MDIO_write+0x4a>
    6c36:	f04f 0200 	mov.w	r2, #0
    6c3a:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6c3e:	f04f 0001 	mov.w	r0, #1
    6c42:	f7ff ff01 	bl	6a48 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6c46:	89fb      	ldrh	r3, [r7, #14]
    6c48:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6c4c:	81fb      	strh	r3, [r7, #14]
    6c4e:	89fb      	ldrh	r3, [r7, #14]
    6c50:	2b00      	cmp	r3, #0
    6c52:	d1de      	bne.n	6c12 <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6c54:	f04f 0000 	mov.w	r0, #0
    6c58:	f7ff fef6 	bl	6a48 <MDIO_management_clock>
}
    6c5c:	f107 0710 	add.w	r7, r7, #16
    6c60:	46bd      	mov	sp, r7
    6c62:	bd80      	pop	{r7, pc}

00006c64 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    6c64:	b580      	push	{r7, lr}
    6c66:	b082      	sub	sp, #8
    6c68:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    6c6a:	f04f 0300 	mov.w	r3, #0
    6c6e:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6c70:	f04f 0300 	mov.w	r3, #0
    6c74:	713b      	strb	r3, [r7, #4]
    6c76:	e01e      	b.n	6cb6 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    6c78:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c80:	793a      	ldrb	r2, [r7, #4]
    6c82:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    6c86:	f04f 0002 	mov.w	r0, #2
    6c8a:	f7ff ff79 	bl	6b80 <MDIO_read>
    6c8e:	4603      	mov	r3, r0
    6c90:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    6c92:	88fa      	ldrh	r2, [r7, #6]
    6c94:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6c98:	429a      	cmp	r2, r3
    6c9a:	d008      	beq.n	6cae <PHY_probe+0x4a>
    6c9c:	88fb      	ldrh	r3, [r7, #6]
    6c9e:	2b00      	cmp	r3, #0
    6ca0:	d005      	beq.n	6cae <PHY_probe+0x4a>
        	phy_found = 1;
    6ca2:	f04f 0301 	mov.w	r3, #1
    6ca6:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    6ca8:	f04f 0320 	mov.w	r3, #32
    6cac:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6cae:	793b      	ldrb	r3, [r7, #4]
    6cb0:	f103 0301 	add.w	r3, r3, #1
    6cb4:	713b      	strb	r3, [r7, #4]
    6cb6:	793b      	ldrb	r3, [r7, #4]
    6cb8:	2b1f      	cmp	r3, #31
    6cba:	d9dd      	bls.n	6c78 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    6cbc:	797b      	ldrb	r3, [r7, #5]
    6cbe:	2b00      	cmp	r3, #0
    6cc0:	d107      	bne.n	6cd2 <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    6cc2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cca:	f04f 32ff 	mov.w	r2, #4294967295
    6cce:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    6cd2:	f64a 2388 	movw	r3, #43656	; 0xaa88
    6cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cda:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    6cde:	4618      	mov	r0, r3
    6ce0:	f107 0708 	add.w	r7, r7, #8
    6ce4:	46bd      	mov	sp, r7
    6ce6:	bd80      	pop	{r7, pc}

00006ce8 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    6ce8:	b580      	push	{r7, lr}
    6cea:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    6cec:	f04f 0000 	mov.w	r0, #0
    6cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    6cf4:	f7ff ff7c 	bl	6bf0 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    6cf8:	f04f 0000 	mov.w	r0, #0
    6cfc:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    6d00:	f7ff ff76 	bl	6bf0 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    6d04:	bd80      	pop	{r7, pc}
    6d06:	bf00      	nop

00006d08 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    6d08:	b580      	push	{r7, lr}
    6d0a:	b082      	sub	sp, #8
    6d0c:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    6d0e:	f04f 0000 	mov.w	r0, #0
    6d12:	f7ff ff35 	bl	6b80 <MDIO_read>
    6d16:	4603      	mov	r3, r0
    6d18:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    6d1a:	88fb      	ldrh	r3, [r7, #6]
    6d1c:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    6d20:	b29b      	uxth	r3, r3
    6d22:	f04f 0000 	mov.w	r0, #0
    6d26:	4619      	mov	r1, r3
    6d28:	f7ff ff62 	bl	6bf0 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    6d2c:	f04f 0001 	mov.w	r0, #1
    6d30:	f7ff ff26 	bl	6b80 <MDIO_read>
    6d34:	4603      	mov	r3, r0
    6d36:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    6d38:	88fb      	ldrh	r3, [r7, #6]
    6d3a:	f003 0320 	and.w	r3, r3, #32
    6d3e:	2b00      	cmp	r3, #0
    6d40:	d104      	bne.n	6d4c <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    6d42:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    6d46:	f009 fe69 	bl	10a1c <vTaskDelay>
		}
	}
    6d4a:	e7ef      	b.n	6d2c <PHY_auto_negotiate+0x24>
}
    6d4c:	bf00      	nop
    6d4e:	f107 0708 	add.w	r7, r7, #8
    6d52:	46bd      	mov	sp, r7
    6d54:	bd80      	pop	{r7, pc}
    6d56:	bf00      	nop

00006d58 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    6d58:	b580      	push	{r7, lr}
    6d5a:	b082      	sub	sp, #8
    6d5c:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    6d5e:	f04f 0300 	mov.w	r3, #0
    6d62:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    6d64:	f04f 0001 	mov.w	r0, #1
    6d68:	f7ff ff0a 	bl	6b80 <MDIO_read>
    6d6c:	4603      	mov	r3, r0
    6d6e:	f003 0304 	and.w	r3, r3, #4
    6d72:	2b00      	cmp	r3, #0
    6d74:	d002      	beq.n	6d7c <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    6d76:	f04f 0301 	mov.w	r3, #1
    6d7a:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    6d7c:	79fb      	ldrb	r3, [r7, #7]
}
    6d7e:	4618      	mov	r0, r3
    6d80:	f107 0708 	add.w	r7, r7, #8
    6d84:	46bd      	mov	sp, r7
    6d86:	bd80      	pop	{r7, pc}

00006d88 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    6d88:	b580      	push	{r7, lr}
    6d8a:	b082      	sub	sp, #8
    6d8c:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    6d8e:	f04f 0300 	mov.w	r3, #0
    6d92:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    6d94:	f04f 0012 	mov.w	r0, #18
    6d98:	f7ff fef2 	bl	6b80 <MDIO_read>
    6d9c:	4603      	mov	r3, r0
    6d9e:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    6da0:	88bb      	ldrh	r3, [r7, #4]
    6da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    6da6:	2b00      	cmp	r3, #0
    6da8:	d002      	beq.n	6db0 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    6daa:	f04f 0304 	mov.w	r3, #4
    6dae:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    6db0:	88bb      	ldrh	r3, [r7, #4]
    6db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    6db6:	2b00      	cmp	r3, #0
    6db8:	d003      	beq.n	6dc2 <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    6dba:	79fb      	ldrb	r3, [r7, #7]
    6dbc:	f043 0302 	orr.w	r3, r3, #2
    6dc0:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    6dc2:	79fb      	ldrb	r3, [r7, #7]
}
    6dc4:	4618      	mov	r0, r3
    6dc6:	f107 0708 	add.w	r7, r7, #8
    6dca:	46bd      	mov	sp, r7
    6dcc:	bd80      	pop	{r7, pc}
    6dce:	bf00      	nop

00006dd0 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    6dd0:	b580      	push	{r7, lr}
    6dd2:	b084      	sub	sp, #16
    6dd4:	af00      	add	r7, sp, #0
    6dd6:	4603      	mov	r3, r0
    6dd8:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    6dda:	f04f 0004 	mov.w	r0, #4
    6dde:	f7ff fecf 	bl	6b80 <MDIO_read>
    6de2:	4603      	mov	r3, r0
    6de4:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    6de6:	89fb      	ldrh	r3, [r7, #14]
    6de8:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    6dec:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    6dee:	79fb      	ldrb	r3, [r7, #7]
    6df0:	f003 0302 	and.w	r3, r3, #2
    6df4:	2b00      	cmp	r3, #0
    6df6:	d103      	bne.n	6e00 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    6df8:	89fb      	ldrh	r3, [r7, #14]
    6dfa:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    6dfe:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    6e00:	79fb      	ldrb	r3, [r7, #7]
    6e02:	f003 0304 	and.w	r3, r3, #4
    6e06:	2b00      	cmp	r3, #0
    6e08:	d103      	bne.n	6e12 <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    6e0a:	89fb      	ldrh	r3, [r7, #14]
    6e0c:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    6e10:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    6e12:	89fb      	ldrh	r3, [r7, #14]
    6e14:	f04f 0004 	mov.w	r0, #4
    6e18:	4619      	mov	r1, r3
    6e1a:	f7ff fee9 	bl	6bf0 <MDIO_write>
}
    6e1e:	f107 0710 	add.w	r7, r7, #16
    6e22:	46bd      	mov	sp, r7
    6e24:	bd80      	pop	{r7, pc}
    6e26:	bf00      	nop

00006e28 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    6e28:	b580      	push	{r7, lr}
    6e2a:	b084      	sub	sp, #16
    6e2c:	af00      	add	r7, sp, #0
    6e2e:	4603      	mov	r3, r0
    6e30:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    6e32:	f04f 0300 	mov.w	r3, #0
    6e36:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    6e38:	f04f 0000 	mov.w	r0, #0
    6e3c:	f7ff fea0 	bl	6b80 <MDIO_read>
    6e40:	4603      	mov	r3, r0
    6e42:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    6e44:	79fb      	ldrb	r3, [r7, #7]
    6e46:	2b01      	cmp	r3, #1
    6e48:	d104      	bne.n	6e54 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    6e4a:	89fb      	ldrh	r3, [r7, #14]
    6e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    6e50:	81fb      	strh	r3, [r7, #14]
    6e52:	e003      	b.n	6e5c <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    6e54:	89fb      	ldrh	r3, [r7, #14]
    6e56:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    6e5a:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    6e5c:	89fb      	ldrh	r3, [r7, #14]
    6e5e:	f04f 0000 	mov.w	r0, #0
    6e62:	4619      	mov	r1, r3
    6e64:	f7ff fec4 	bl	6bf0 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    6e68:	f04f 0000 	mov.w	r0, #0
    6e6c:	f7ff fe88 	bl	6b80 <MDIO_read>
    6e70:	4603      	mov	r3, r0
    6e72:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    6e74:	89fb      	ldrh	r3, [r7, #14]
	
}
    6e76:	4618      	mov	r0, r3
    6e78:	f107 0710 	add.w	r7, r7, #16
    6e7c:	46bd      	mov	sp, r7
    6e7e:	bd80      	pop	{r7, pc}

00006e80 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    6e80:	b480      	push	{r7}
    6e82:	b085      	sub	sp, #20
    6e84:	af00      	add	r7, sp, #0
    6e86:	4603      	mov	r3, r0
    6e88:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    6e8a:	f04f 0300 	mov.w	r3, #0
    6e8e:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    6e90:	79fb      	ldrb	r3, [r7, #7]
    6e92:	2b02      	cmp	r3, #2
    6e94:	d900      	bls.n	6e98 <ACE_get_channel_type+0x18>
    6e96:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    6e98:	79fb      	ldrb	r3, [r7, #7]
    6e9a:	2b02      	cmp	r3, #2
    6e9c:	d807      	bhi.n	6eae <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    6e9e:	79fa      	ldrb	r2, [r7, #7]
    6ea0:	f642 63e4 	movw	r3, #12004	; 0x2ee4
    6ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ea8:	5c9b      	ldrb	r3, [r3, r2]
    6eaa:	73fb      	strb	r3, [r7, #15]
    6eac:	e002      	b.n	6eb4 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    6eae:	f04f 0300 	mov.w	r3, #0
    6eb2:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    6eb4:	7bfb      	ldrb	r3, [r7, #15]
}
    6eb6:	4618      	mov	r0, r3
    6eb8:	f107 0714 	add.w	r7, r7, #20
    6ebc:	46bd      	mov	sp, r7
    6ebe:	bc80      	pop	{r7}
    6ec0:	4770      	bx	lr
    6ec2:	bf00      	nop

00006ec4 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    6ec4:	b480      	push	{r7}
    6ec6:	b085      	sub	sp, #20
    6ec8:	af00      	add	r7, sp, #0
    6eca:	4602      	mov	r2, r0
    6ecc:	460b      	mov	r3, r1
    6ece:	71fa      	strb	r2, [r7, #7]
    6ed0:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    6ed2:	79fa      	ldrb	r2, [r7, #7]
    6ed4:	f240 0350 	movw	r3, #80	; 0x50
    6ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6edc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6ee0:	4413      	add	r3, r2
    6ee2:	791b      	ldrb	r3, [r3, #4]
    6ee4:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    6ee6:	7bbb      	ldrb	r3, [r7, #14]
    6ee8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6eec:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    6eee:	7bfb      	ldrb	r3, [r7, #15]
    6ef0:	f240 0248 	movw	r2, #72	; 0x48
    6ef4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6ef8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6efc:	4413      	add	r3, r2
    6efe:	885b      	ldrh	r3, [r3, #2]
    6f00:	88ba      	ldrh	r2, [r7, #4]
    6f02:	fb02 f203 	mul.w	r2, r2, r3
    6f06:	7bf9      	ldrb	r1, [r7, #15]
    6f08:	f240 0348 	movw	r3, #72	; 0x48
    6f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f10:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    6f14:	fbb2 f3f3 	udiv	r3, r2, r3
    6f18:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    6f1a:	68bb      	ldr	r3, [r7, #8]
}
    6f1c:	4618      	mov	r0, r3
    6f1e:	f107 0714 	add.w	r7, r7, #20
    6f22:	46bd      	mov	sp, r7
    6f24:	bc80      	pop	{r7}
    6f26:	4770      	bx	lr

00006f28 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    6f28:	b480      	push	{r7}
    6f2a:	b087      	sub	sp, #28
    6f2c:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    6f2e:	f240 0300 	movw	r3, #0
    6f32:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6f36:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    6f3a:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    6f3c:	f240 0300 	movw	r3, #0
    6f40:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6f44:	f04f 0200 	mov.w	r2, #0
    6f48:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    6f4c:	f04f 0300 	mov.w	r3, #0
    6f50:	71fb      	strb	r3, [r7, #7]
    6f52:	e039      	b.n	6fc8 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    6f54:	79fb      	ldrb	r3, [r7, #7]
    6f56:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6f5a:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    6f5c:	f240 0200 	movw	r2, #0
    6f60:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6f64:	7c79      	ldrb	r1, [r7, #17]
    6f66:	460b      	mov	r3, r1
    6f68:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6f6c:	440b      	add	r3, r1
    6f6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    6f72:	4413      	add	r3, r2
    6f74:	f503 7308 	add.w	r3, r3, #544	; 0x220
    6f78:	791b      	ldrb	r3, [r3, #4]
    6f7a:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    6f7c:	79fb      	ldrb	r3, [r7, #7]
    6f7e:	f003 0301 	and.w	r3, r3, #1
    6f82:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    6f84:	7cfb      	ldrb	r3, [r7, #19]
    6f86:	2b00      	cmp	r3, #0
    6f88:	d00d      	beq.n	6fa6 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    6f8a:	79f9      	ldrb	r1, [r7, #7]
    6f8c:	7cbb      	ldrb	r3, [r7, #18]
    6f8e:	ea4f 1353 	mov.w	r3, r3, lsr #5
    6f92:	b2db      	uxtb	r3, r3
    6f94:	461a      	mov	r2, r3
    6f96:	f002 0203 	and.w	r2, r2, #3
    6f9a:	f642 63d8 	movw	r3, #11992	; 0x2ed8
    6f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fa2:	545a      	strb	r2, [r3, r1]
    6fa4:	e00c      	b.n	6fc0 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    6fa6:	79f9      	ldrb	r1, [r7, #7]
    6fa8:	7cbb      	ldrb	r3, [r7, #18]
    6faa:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6fae:	b2db      	uxtb	r3, r3
    6fb0:	461a      	mov	r2, r3
    6fb2:	f002 0203 	and.w	r2, r2, #3
    6fb6:	f642 63d8 	movw	r3, #11992	; 0x2ed8
    6fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fbe:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    6fc0:	79fb      	ldrb	r3, [r7, #7]
    6fc2:	f103 0301 	add.w	r3, r3, #1
    6fc6:	71fb      	strb	r3, [r7, #7]
    6fc8:	79fb      	ldrb	r3, [r7, #7]
    6fca:	2b09      	cmp	r3, #9
    6fcc:	d9c2      	bls.n	6f54 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    6fce:	f04f 0300 	mov.w	r3, #0
    6fd2:	60bb      	str	r3, [r7, #8]
    6fd4:	e073      	b.n	70be <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    6fd6:	68ba      	ldr	r2, [r7, #8]
    6fd8:	f240 0350 	movw	r3, #80	; 0x50
    6fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fe0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6fe4:	4413      	add	r3, r2
    6fe6:	791b      	ldrb	r3, [r3, #4]
    6fe8:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    6fea:	7dba      	ldrb	r2, [r7, #22]
    6fec:	f24b 7390 	movw	r3, #46992	; 0xb790
    6ff0:	f2c0 0301 	movt	r3, #1
    6ff4:	5c9b      	ldrb	r3, [r3, r2]
    6ff6:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    6ff8:	7dba      	ldrb	r2, [r7, #22]
    6ffa:	f24b 7360 	movw	r3, #46944	; 0xb760
    6ffe:	f2c0 0301 	movt	r3, #1
    7002:	5c9b      	ldrb	r3, [r3, r2]
    7004:	2b01      	cmp	r3, #1
    7006:	d007      	beq.n	7018 <ace_init_convert+0xf0>
    7008:	2b02      	cmp	r3, #2
    700a:	d027      	beq.n	705c <ace_init_convert+0x134>
    700c:	2b00      	cmp	r3, #0
    700e:	d147      	bne.n	70a0 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    7010:	f04f 0300 	mov.w	r3, #0
    7014:	75fb      	strb	r3, [r7, #23]
                break;
    7016:	e047      	b.n	70a8 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    7018:	7d3b      	ldrb	r3, [r7, #20]
    701a:	2bff      	cmp	r3, #255	; 0xff
    701c:	d100      	bne.n	7020 <ace_init_convert+0xf8>
    701e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    7020:	f240 0200 	movw	r2, #0
    7024:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7028:	7d39      	ldrb	r1, [r7, #20]
    702a:	460b      	mov	r3, r1
    702c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7030:	440b      	add	r3, r1
    7032:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7036:	4413      	add	r3, r2
    7038:	f503 7308 	add.w	r3, r3, #544	; 0x220
    703c:	7a1b      	ldrb	r3, [r3, #8]
    703e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7040:	7d7b      	ldrb	r3, [r7, #21]
    7042:	f003 0301 	and.w	r3, r3, #1
    7046:	b2db      	uxtb	r3, r3
    7048:	2b00      	cmp	r3, #0
    704a:	d003      	beq.n	7054 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    704c:	f04f 0300 	mov.w	r3, #0
    7050:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    7052:	e029      	b.n	70a8 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    7054:	f04f 0301 	mov.w	r3, #1
    7058:	75fb      	strb	r3, [r7, #23]
                }
                break;
    705a:	e025      	b.n	70a8 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    705c:	7d3b      	ldrb	r3, [r7, #20]
    705e:	2bff      	cmp	r3, #255	; 0xff
    7060:	d100      	bne.n	7064 <ace_init_convert+0x13c>
    7062:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    7064:	f240 0200 	movw	r2, #0
    7068:	f2c4 0202 	movt	r2, #16386	; 0x4002
    706c:	7d39      	ldrb	r1, [r7, #20]
    706e:	460b      	mov	r3, r1
    7070:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7074:	440b      	add	r3, r1
    7076:	ea4f 1303 	mov.w	r3, r3, lsl #4
    707a:	4413      	add	r3, r2
    707c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    7080:	791b      	ldrb	r3, [r3, #4]
    7082:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7084:	7d7b      	ldrb	r3, [r7, #21]
    7086:	f003 0301 	and.w	r3, r3, #1
    708a:	b2db      	uxtb	r3, r3
    708c:	2b00      	cmp	r3, #0
    708e:	d003      	beq.n	7098 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    7090:	f04f 0300 	mov.w	r3, #0
    7094:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    7096:	e007      	b.n	70a8 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    7098:	f04f 0302 	mov.w	r3, #2
    709c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    709e:	e003      	b.n	70a8 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    70a0:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    70a2:	f04f 0300 	mov.w	r3, #0
    70a6:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    70a8:	68ba      	ldr	r2, [r7, #8]
    70aa:	f642 63e4 	movw	r3, #12004	; 0x2ee4
    70ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70b2:	7df9      	ldrb	r1, [r7, #23]
    70b4:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    70b6:	68bb      	ldr	r3, [r7, #8]
    70b8:	f103 0301 	add.w	r3, r3, #1
    70bc:	60bb      	str	r3, [r7, #8]
    70be:	68bb      	ldr	r3, [r7, #8]
    70c0:	2b02      	cmp	r3, #2
    70c2:	dd88      	ble.n	6fd6 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    70c4:	f240 0300 	movw	r3, #0
    70c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    70cc:	68fa      	ldr	r2, [r7, #12]
    70ce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    70d2:	f107 071c 	add.w	r7, r7, #28
    70d6:	46bd      	mov	sp, r7
    70d8:	bc80      	pop	{r7}
    70da:	4770      	bx	lr

000070dc <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    70dc:	b480      	push	{r7}
    70de:	b08d      	sub	sp, #52	; 0x34
    70e0:	af00      	add	r7, sp, #0
    70e2:	4602      	mov	r2, r0
    70e4:	460b      	mov	r3, r1
    70e6:	71fa      	strb	r2, [r7, #7]
    70e8:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    70ea:	79fa      	ldrb	r2, [r7, #7]
    70ec:	f240 0350 	movw	r3, #80	; 0x50
    70f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70f4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    70f8:	4413      	add	r3, r2
    70fa:	791b      	ldrb	r3, [r3, #4]
    70fc:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    70fe:	7cbb      	ldrb	r3, [r7, #18]
    7100:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7104:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    7106:	7cba      	ldrb	r2, [r7, #18]
    7108:	f24b 73c0 	movw	r3, #47040	; 0xb7c0
    710c:	f2c0 0301 	movt	r3, #1
    7110:	5c9b      	ldrb	r3, [r3, r2]
    7112:	2bff      	cmp	r3, #255	; 0xff
    7114:	d11c      	bne.n	7150 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    7116:	7cfb      	ldrb	r3, [r7, #19]
    7118:	f240 0248 	movw	r2, #72	; 0x48
    711c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7120:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7124:	4413      	add	r3, r2
    7126:	885b      	ldrh	r3, [r3, #2]
    7128:	88ba      	ldrh	r2, [r7, #4]
    712a:	fb02 f203 	mul.w	r2, r2, r3
    712e:	f240 1301 	movw	r3, #257	; 0x101
    7132:	f2c0 0310 	movt	r3, #16
    7136:	fba3 1302 	umull	r1, r3, r3, r2
    713a:	ebc3 0202 	rsb	r2, r3, r2
    713e:	ea4f 0252 	mov.w	r2, r2, lsr #1
    7142:	4413      	add	r3, r2
    7144:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    7148:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    714a:	697b      	ldr	r3, [r7, #20]
    714c:	60fb      	str	r3, [r7, #12]
    714e:	e03d      	b.n	71cc <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7150:	7cba      	ldrb	r2, [r7, #18]
    7152:	f24b 73f0 	movw	r3, #47088	; 0xb7f0
    7156:	f2c0 0301 	movt	r3, #1
    715a:	5c9b      	ldrb	r3, [r3, r2]
    715c:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    715e:	7efa      	ldrb	r2, [r7, #27]
    7160:	f642 63d8 	movw	r3, #11992	; 0x2ed8
    7164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7168:	5c9b      	ldrb	r3, [r3, r2]
    716a:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    716c:	88bb      	ldrh	r3, [r7, #4]
    716e:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    7170:	f640 73ff 	movw	r3, #4095	; 0xfff
    7174:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    7176:	7eba      	ldrb	r2, [r7, #26]
    7178:	f64b 0320 	movw	r3, #47136	; 0xb820
    717c:	f2c0 0301 	movt	r3, #1
    7180:	5c9b      	ldrb	r3, [r3, r2]
    7182:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    7184:	7eba      	ldrb	r2, [r7, #26]
    7186:	f64b 0324 	movw	r3, #47140	; 0xb824
    718a:	f2c0 0301 	movt	r3, #1
    718e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7192:	b21b      	sxth	r3, r3
    7194:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    7196:	7cfb      	ldrb	r3, [r7, #19]
    7198:	f240 0248 	movw	r2, #72	; 0x48
    719c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    71a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    71a4:	4413      	add	r3, r2
    71a6:	885b      	ldrh	r3, [r3, #2]
    71a8:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    71aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    71ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
    71ae:	ebc3 0302 	rsb	r3, r3, r2
    71b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    71b4:	6a39      	ldr	r1, [r7, #32]
    71b6:	fb01 f202 	mul.w	r2, r1, r2
    71ba:	fb02 f203 	mul.w	r2, r2, r3
    71be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    71c0:	fb92 f3f3 	sdiv	r3, r2, r3
    71c4:	69fa      	ldr	r2, [r7, #28]
    71c6:	ebc3 0302 	rsb	r3, r3, r2
    71ca:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    71cc:	68fb      	ldr	r3, [r7, #12]
}
    71ce:	4618      	mov	r0, r3
    71d0:	f107 0734 	add.w	r7, r7, #52	; 0x34
    71d4:	46bd      	mov	sp, r7
    71d6:	bc80      	pop	{r7}
    71d8:	4770      	bx	lr
    71da:	bf00      	nop

000071dc <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    71dc:	b580      	push	{r7, lr}
    71de:	b086      	sub	sp, #24
    71e0:	af00      	add	r7, sp, #0
    71e2:	4602      	mov	r2, r0
    71e4:	460b      	mov	r3, r1
    71e6:	71fa      	strb	r2, [r7, #7]
    71e8:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    71ea:	f04f 0300 	mov.w	r3, #0
    71ee:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    71f0:	79fb      	ldrb	r3, [r7, #7]
    71f2:	2b02      	cmp	r3, #2
    71f4:	d900      	bls.n	71f8 <ACE_convert_to_mA+0x1c>
    71f6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    71f8:	79fb      	ldrb	r3, [r7, #7]
    71fa:	2b02      	cmp	r3, #2
    71fc:	d842      	bhi.n	7284 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    71fe:	79fa      	ldrb	r2, [r7, #7]
    7200:	f240 0350 	movw	r3, #80	; 0x50
    7204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7208:	ea4f 1202 	mov.w	r2, r2, lsl #4
    720c:	4413      	add	r3, r2
    720e:	791b      	ldrb	r3, [r3, #4]
    7210:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7212:	7bbb      	ldrb	r3, [r7, #14]
    7214:	2b2f      	cmp	r3, #47	; 0x2f
    7216:	d900      	bls.n	721a <ACE_convert_to_mA+0x3e>
    7218:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    721a:	7bba      	ldrb	r2, [r7, #14]
    721c:	f24b 7360 	movw	r3, #46944	; 0xb760
    7220:	f2c0 0301 	movt	r3, #1
    7224:	5c9b      	ldrb	r3, [r3, r2]
    7226:	2b01      	cmp	r3, #1
    7228:	d12c      	bne.n	7284 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    722a:	7bbb      	ldrb	r3, [r7, #14]
    722c:	f003 0304 	and.w	r3, r3, #4
    7230:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7234:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7236:	7bbb      	ldrb	r3, [r7, #14]
    7238:	f003 0330 	and.w	r3, r3, #48	; 0x30
    723c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7240:	b2db      	uxtb	r3, r3
    7242:	4413      	add	r3, r2
    7244:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7246:	7bfb      	ldrb	r3, [r7, #15]
    7248:	2b03      	cmp	r3, #3
    724a:	d81b      	bhi.n	7284 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    724c:	7bfa      	ldrb	r2, [r7, #15]
    724e:	f24b 0394 	movw	r3, #45204	; 0xb094
    7252:	f2c0 0301 	movt	r3, #1
    7256:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    725a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    725c:	79fa      	ldrb	r2, [r7, #7]
    725e:	88bb      	ldrh	r3, [r7, #4]
    7260:	4610      	mov	r0, r2
    7262:	4619      	mov	r1, r3
    7264:	f7ff ff3a 	bl	70dc <ACE_convert_to_mV>
    7268:	4603      	mov	r3, r0
    726a:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    726c:	697a      	ldr	r2, [r7, #20]
    726e:	4613      	mov	r3, r2
    7270:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7274:	4413      	add	r3, r2
    7276:	ea4f 0383 	mov.w	r3, r3, lsl #2
    727a:	461a      	mov	r2, r3
    727c:	693b      	ldr	r3, [r7, #16]
    727e:	fbb2 f3f3 	udiv	r3, r2, r3
    7282:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    7284:	68bb      	ldr	r3, [r7, #8]
}
    7286:	4618      	mov	r0, r3
    7288:	f107 0718 	add.w	r7, r7, #24
    728c:	46bd      	mov	sp, r7
    728e:	bd80      	pop	{r7, pc}

00007290 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7290:	b580      	push	{r7, lr}
    7292:	b086      	sub	sp, #24
    7294:	af00      	add	r7, sp, #0
    7296:	4602      	mov	r2, r0
    7298:	460b      	mov	r3, r1
    729a:	71fa      	strb	r2, [r7, #7]
    729c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    729e:	f04f 0300 	mov.w	r3, #0
    72a2:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    72a4:	79fb      	ldrb	r3, [r7, #7]
    72a6:	2b02      	cmp	r3, #2
    72a8:	d900      	bls.n	72ac <ACE_convert_to_uA+0x1c>
    72aa:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    72ac:	79fb      	ldrb	r3, [r7, #7]
    72ae:	2b02      	cmp	r3, #2
    72b0:	d83f      	bhi.n	7332 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    72b2:	79fa      	ldrb	r2, [r7, #7]
    72b4:	f240 0350 	movw	r3, #80	; 0x50
    72b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    72c0:	4413      	add	r3, r2
    72c2:	791b      	ldrb	r3, [r3, #4]
    72c4:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    72c6:	7bbb      	ldrb	r3, [r7, #14]
    72c8:	2b2f      	cmp	r3, #47	; 0x2f
    72ca:	d900      	bls.n	72ce <ACE_convert_to_uA+0x3e>
    72cc:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    72ce:	7bba      	ldrb	r2, [r7, #14]
    72d0:	f24b 7360 	movw	r3, #46944	; 0xb760
    72d4:	f2c0 0301 	movt	r3, #1
    72d8:	5c9b      	ldrb	r3, [r3, r2]
    72da:	2b01      	cmp	r3, #1
    72dc:	d129      	bne.n	7332 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    72de:	7bbb      	ldrb	r3, [r7, #14]
    72e0:	f003 0304 	and.w	r3, r3, #4
    72e4:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    72e8:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    72ea:	7bbb      	ldrb	r3, [r7, #14]
    72ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
    72f0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    72f4:	b2db      	uxtb	r3, r3
    72f6:	4413      	add	r3, r2
    72f8:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    72fa:	7bfb      	ldrb	r3, [r7, #15]
    72fc:	2b03      	cmp	r3, #3
    72fe:	d818      	bhi.n	7332 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7300:	7bfa      	ldrb	r2, [r7, #15]
    7302:	f24b 0394 	movw	r3, #45204	; 0xb094
    7306:	f2c0 0301 	movt	r3, #1
    730a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    730e:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    7310:	79fa      	ldrb	r2, [r7, #7]
    7312:	88bb      	ldrh	r3, [r7, #4]
    7314:	4610      	mov	r0, r2
    7316:	4619      	mov	r1, r3
    7318:	f7ff fee0 	bl	70dc <ACE_convert_to_mV>
    731c:	4603      	mov	r3, r0
    731e:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    7320:	697b      	ldr	r3, [r7, #20]
    7322:	f644 6220 	movw	r2, #20000	; 0x4e20
    7326:	fb02 f203 	mul.w	r2, r2, r3
    732a:	693b      	ldr	r3, [r7, #16]
    732c:	fbb2 f3f3 	udiv	r3, r2, r3
    7330:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    7332:	68bb      	ldr	r3, [r7, #8]
}
    7334:	4618      	mov	r0, r3
    7336:	f107 0718 	add.w	r7, r7, #24
    733a:	46bd      	mov	sp, r7
    733c:	bd80      	pop	{r7, pc}
    733e:	bf00      	nop

00007340 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7340:	b580      	push	{r7, lr}
    7342:	b084      	sub	sp, #16
    7344:	af00      	add	r7, sp, #0
    7346:	4602      	mov	r2, r0
    7348:	460b      	mov	r3, r1
    734a:	71fa      	strb	r2, [r7, #7]
    734c:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    734e:	79fa      	ldrb	r2, [r7, #7]
    7350:	88bb      	ldrh	r3, [r7, #4]
    7352:	4610      	mov	r0, r2
    7354:	4619      	mov	r1, r3
    7356:	f7ff fec1 	bl	70dc <ACE_convert_to_mV>
    735a:	4603      	mov	r3, r0
    735c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    735e:	68fa      	ldr	r2, [r7, #12]
    7360:	4613      	mov	r3, r2
    7362:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7366:	4413      	add	r3, r2
    7368:	ea4f 0343 	mov.w	r3, r3, lsl #1
    736c:	461a      	mov	r2, r3
    736e:	f248 531f 	movw	r3, #34079	; 0x851f
    7372:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    7376:	fba3 1302 	umull	r1, r3, r3, r2
    737a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    737e:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7380:	68bb      	ldr	r3, [r7, #8]
}
    7382:	4618      	mov	r0, r3
    7384:	f107 0710 	add.w	r7, r7, #16
    7388:	46bd      	mov	sp, r7
    738a:	bd80      	pop	{r7, pc}

0000738c <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    738c:	b580      	push	{r7, lr}
    738e:	b084      	sub	sp, #16
    7390:	af00      	add	r7, sp, #0
    7392:	4602      	mov	r2, r0
    7394:	460b      	mov	r3, r1
    7396:	71fa      	strb	r2, [r7, #7]
    7398:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    739a:	79fa      	ldrb	r2, [r7, #7]
    739c:	88bb      	ldrh	r3, [r7, #4]
    739e:	4610      	mov	r0, r2
    73a0:	4619      	mov	r1, r3
    73a2:	f7ff fe9b 	bl	70dc <ACE_convert_to_mV>
    73a6:	4603      	mov	r3, r0
    73a8:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    73aa:	68fb      	ldr	r3, [r7, #12]
    73ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    73b0:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    73b4:	f1a3 030b 	sub.w	r3, r3, #11
    73b8:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    73ba:	68bb      	ldr	r3, [r7, #8]
}
    73bc:	4618      	mov	r0, r3
    73be:	f107 0710 	add.w	r7, r7, #16
    73c2:	46bd      	mov	sp, r7
    73c4:	bd80      	pop	{r7, pc}
    73c6:	bf00      	nop

000073c8 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    73c8:	b580      	push	{r7, lr}
    73ca:	b084      	sub	sp, #16
    73cc:	af00      	add	r7, sp, #0
    73ce:	4602      	mov	r2, r0
    73d0:	460b      	mov	r3, r1
    73d2:	71fa      	strb	r2, [r7, #7]
    73d4:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    73d6:	79fa      	ldrb	r2, [r7, #7]
    73d8:	88bb      	ldrh	r3, [r7, #4]
    73da:	4610      	mov	r0, r2
    73dc:	4619      	mov	r1, r3
    73de:	f7ff ffaf 	bl	7340 <ACE_convert_to_Kelvin>
    73e2:	4603      	mov	r3, r0
    73e4:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    73e6:	68fa      	ldr	r2, [r7, #12]
    73e8:	4613      	mov	r3, r2
    73ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    73ee:	441a      	add	r2, r3
    73f0:	f246 6367 	movw	r3, #26215	; 0x6667
    73f4:	f2c6 6366 	movt	r3, #26214	; 0x6666
    73f8:	fb83 1302 	smull	r1, r3, r3, r2
    73fc:	ea4f 0163 	mov.w	r1, r3, asr #1
    7400:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7404:	ebc3 0301 	rsb	r3, r3, r1
    7408:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    740c:	f1a3 0303 	sub.w	r3, r3, #3
    7410:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    7412:	68fb      	ldr	r3, [r7, #12]
}
    7414:	4618      	mov	r0, r3
    7416:	f107 0710 	add.w	r7, r7, #16
    741a:	46bd      	mov	sp, r7
    741c:	bd80      	pop	{r7, pc}
    741e:	bf00      	nop

00007420 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    7420:	b480      	push	{r7}
    7422:	b085      	sub	sp, #20
    7424:	af00      	add	r7, sp, #0
    7426:	4603      	mov	r3, r0
    7428:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    742a:	f04f 0300 	mov.w	r3, #0
    742e:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    7430:	79fb      	ldrb	r3, [r7, #7]
    7432:	2b02      	cmp	r3, #2
    7434:	d809      	bhi.n	744a <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    7436:	79fa      	ldrb	r2, [r7, #7]
    7438:	f240 0350 	movw	r3, #80	; 0x50
    743c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7440:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7444:	4413      	add	r3, r2
    7446:	681b      	ldr	r3, [r3, #0]
    7448:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    744a:	68fb      	ldr	r3, [r7, #12]
}
    744c:	4618      	mov	r0, r3
    744e:	f107 0714 	add.w	r7, r7, #20
    7452:	46bd      	mov	sp, r7
    7454:	bc80      	pop	{r7}
    7456:	4770      	bx	lr

00007458 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7458:	b480      	push	{r7}
    745a:	b087      	sub	sp, #28
    745c:	af00      	add	r7, sp, #0
    745e:	4603      	mov	r3, r0
    7460:	6039      	str	r1, [r7, #0]
    7462:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7464:	79fa      	ldrb	r2, [r7, #7]
    7466:	f240 0350 	movw	r3, #80	; 0x50
    746a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    746e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7472:	4413      	add	r3, r2
    7474:	791b      	ldrb	r3, [r3, #4]
    7476:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7478:	7bbb      	ldrb	r3, [r7, #14]
    747a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    747e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7480:	7bfb      	ldrb	r3, [r7, #15]
    7482:	f240 0248 	movw	r2, #72	; 0x48
    7486:	f2c2 0200 	movt	r2, #8192	; 0x2000
    748a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    748e:	4413      	add	r3, r2
    7490:	885b      	ldrh	r3, [r3, #2]
    7492:	461a      	mov	r2, r3
    7494:	683b      	ldr	r3, [r7, #0]
    7496:	429a      	cmp	r2, r3
    7498:	d20a      	bcs.n	74b0 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    749a:	7bfa      	ldrb	r2, [r7, #15]
    749c:	f240 0348 	movw	r3, #72	; 0x48
    74a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    74a4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    74a8:	f103 33ff 	add.w	r3, r3, #4294967295
    74ac:	81bb      	strh	r3, [r7, #12]
    74ae:	e01b      	b.n	74e8 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    74b0:	7bfb      	ldrb	r3, [r7, #15]
    74b2:	f240 0248 	movw	r2, #72	; 0x48
    74b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    74ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74be:	4413      	add	r3, r2
    74c0:	885b      	ldrh	r3, [r3, #2]
    74c2:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    74c4:	7bfa      	ldrb	r2, [r7, #15]
    74c6:	f240 0348 	movw	r3, #72	; 0x48
    74ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    74ce:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    74d2:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    74d4:	697b      	ldr	r3, [r7, #20]
    74d6:	f103 33ff 	add.w	r3, r3, #4294967295
    74da:	683a      	ldr	r2, [r7, #0]
    74dc:	fb02 f203 	mul.w	r2, r2, r3
    74e0:	693b      	ldr	r3, [r7, #16]
    74e2:	fbb2 f3f3 	udiv	r3, r2, r3
    74e6:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    74e8:	89bb      	ldrh	r3, [r7, #12]
}
    74ea:	4618      	mov	r0, r3
    74ec:	f107 071c 	add.w	r7, r7, #28
    74f0:	46bd      	mov	sp, r7
    74f2:	bc80      	pop	{r7}
    74f4:	4770      	bx	lr
    74f6:	bf00      	nop

000074f8 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    74f8:	b480      	push	{r7}
    74fa:	b085      	sub	sp, #20
    74fc:	af00      	add	r7, sp, #0
    74fe:	4603      	mov	r3, r0
    7500:	6039      	str	r1, [r7, #0]
    7502:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7504:	79fa      	ldrb	r2, [r7, #7]
    7506:	f240 0350 	movw	r3, #80	; 0x50
    750a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    750e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7512:	4413      	add	r3, r2
    7514:	791b      	ldrb	r3, [r3, #4]
    7516:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7518:	7bbb      	ldrb	r3, [r7, #14]
    751a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    751e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7520:	7bfb      	ldrb	r3, [r7, #15]
    7522:	f240 0248 	movw	r2, #72	; 0x48
    7526:	f2c2 0200 	movt	r2, #8192	; 0x2000
    752a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    752e:	4413      	add	r3, r2
    7530:	885b      	ldrh	r3, [r3, #2]
    7532:	461a      	mov	r2, r3
    7534:	683b      	ldr	r3, [r7, #0]
    7536:	429a      	cmp	r2, r3
    7538:	d203      	bcs.n	7542 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    753a:	f640 73ff 	movw	r3, #4095	; 0xfff
    753e:	81bb      	strh	r3, [r7, #12]
    7540:	e011      	b.n	7566 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7542:	683a      	ldr	r2, [r7, #0]
    7544:	4613      	mov	r3, r2
    7546:	ea4f 3303 	mov.w	r3, r3, lsl #12
    754a:	ebc2 0103 	rsb	r1, r2, r3
    754e:	7bfb      	ldrb	r3, [r7, #15]
    7550:	f240 0248 	movw	r2, #72	; 0x48
    7554:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7558:	ea4f 0383 	mov.w	r3, r3, lsl #2
    755c:	4413      	add	r3, r2
    755e:	885b      	ldrh	r3, [r3, #2]
    7560:	fbb1 f3f3 	udiv	r3, r1, r3
    7564:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7566:	89bb      	ldrh	r3, [r7, #12]
}
    7568:	4618      	mov	r0, r3
    756a:	f107 0714 	add.w	r7, r7, #20
    756e:	46bd      	mov	sp, r7
    7570:	bc80      	pop	{r7}
    7572:	4770      	bx	lr

00007574 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    7574:	b480      	push	{r7}
    7576:	b08b      	sub	sp, #44	; 0x2c
    7578:	af00      	add	r7, sp, #0
    757a:	4603      	mov	r3, r0
    757c:	6039      	str	r1, [r7, #0]
    757e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7580:	79fa      	ldrb	r2, [r7, #7]
    7582:	f240 0350 	movw	r3, #80	; 0x50
    7586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    758a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    758e:	4413      	add	r3, r2
    7590:	791b      	ldrb	r3, [r3, #4]
    7592:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7594:	7abb      	ldrb	r3, [r7, #10]
    7596:	ea4f 1313 	mov.w	r3, r3, lsr #4
    759a:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    759c:	7aba      	ldrb	r2, [r7, #10]
    759e:	f24b 73c0 	movw	r3, #47040	; 0xb7c0
    75a2:	f2c0 0301 	movt	r3, #1
    75a6:	5c9b      	ldrb	r3, [r3, r2]
    75a8:	2bff      	cmp	r3, #255	; 0xff
    75aa:	d11b      	bne.n	75e4 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    75ac:	683b      	ldr	r3, [r7, #0]
    75ae:	2b00      	cmp	r3, #0
    75b0:	dd02      	ble.n	75b8 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    75b2:	683b      	ldr	r3, [r7, #0]
    75b4:	60fb      	str	r3, [r7, #12]
    75b6:	e002      	b.n	75be <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    75b8:	f04f 0300 	mov.w	r3, #0
    75bc:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    75be:	68fa      	ldr	r2, [r7, #12]
    75c0:	4613      	mov	r3, r2
    75c2:	ea4f 3303 	mov.w	r3, r3, lsl #12
    75c6:	ebc2 0103 	rsb	r1, r2, r3
    75ca:	7afb      	ldrb	r3, [r7, #11]
    75cc:	f240 0248 	movw	r2, #72	; 0x48
    75d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    75d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75d8:	4413      	add	r3, r2
    75da:	885b      	ldrh	r3, [r3, #2]
    75dc:	fbb1 f3f3 	udiv	r3, r1, r3
    75e0:	813b      	strh	r3, [r7, #8]
    75e2:	e03f      	b.n	7664 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    75e4:	7aba      	ldrb	r2, [r7, #10]
    75e6:	f24b 73f0 	movw	r3, #47088	; 0xb7f0
    75ea:	f2c0 0301 	movt	r3, #1
    75ee:	5c9b      	ldrb	r3, [r3, r2]
    75f0:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    75f2:	7cba      	ldrb	r2, [r7, #18]
    75f4:	f642 63d8 	movw	r3, #11992	; 0x2ed8
    75f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75fc:	5c9b      	ldrb	r3, [r3, r2]
    75fe:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7600:	f640 73ff 	movw	r3, #4095	; 0xfff
    7604:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    7606:	7cfa      	ldrb	r2, [r7, #19]
    7608:	f64b 0320 	movw	r3, #47136	; 0xb820
    760c:	f2c0 0301 	movt	r3, #1
    7610:	5c9b      	ldrb	r3, [r3, r2]
    7612:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7614:	7cfa      	ldrb	r2, [r7, #19]
    7616:	f64b 0324 	movw	r3, #47140	; 0xb824
    761a:	f2c0 0301 	movt	r3, #1
    761e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7622:	b21b      	sxth	r3, r3
    7624:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    7626:	7afb      	ldrb	r3, [r7, #11]
    7628:	f240 0248 	movw	r2, #72	; 0x48
    762c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7630:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7634:	4413      	add	r3, r2
    7636:	885b      	ldrh	r3, [r3, #2]
    7638:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    763a:	697a      	ldr	r2, [r7, #20]
    763c:	683b      	ldr	r3, [r7, #0]
    763e:	ebc3 0302 	rsb	r3, r3, r2
    7642:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    7644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7646:	b29a      	uxth	r2, r3
    7648:	69bb      	ldr	r3, [r7, #24]
    764a:	6a79      	ldr	r1, [r7, #36]	; 0x24
    764c:	fb01 f103 	mul.w	r1, r1, r3
    7650:	69fb      	ldr	r3, [r7, #28]
    7652:	fbb1 f1f3 	udiv	r1, r1, r3
    7656:	6a3b      	ldr	r3, [r7, #32]
    7658:	fbb1 f3f3 	udiv	r3, r1, r3
    765c:	b29b      	uxth	r3, r3
    765e:	ebc3 0302 	rsb	r3, r3, r2
    7662:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7664:	893a      	ldrh	r2, [r7, #8]
    7666:	f640 73ff 	movw	r3, #4095	; 0xfff
    766a:	429a      	cmp	r2, r3
    766c:	d902      	bls.n	7674 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    766e:	f640 73ff 	movw	r3, #4095	; 0xfff
    7672:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    7674:	893b      	ldrh	r3, [r7, #8]
}
    7676:	4618      	mov	r0, r3
    7678:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    767c:	46bd      	mov	sp, r7
    767e:	bc80      	pop	{r7}
    7680:	4770      	bx	lr
    7682:	bf00      	nop

00007684 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7684:	b580      	push	{r7, lr}
    7686:	b086      	sub	sp, #24
    7688:	af00      	add	r7, sp, #0
    768a:	4603      	mov	r3, r0
    768c:	6039      	str	r1, [r7, #0]
    768e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7690:	f04f 0300 	mov.w	r3, #0
    7694:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7696:	f04f 0301 	mov.w	r3, #1
    769a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    769c:	79fb      	ldrb	r3, [r7, #7]
    769e:	2b02      	cmp	r3, #2
    76a0:	d900      	bls.n	76a4 <ACE_convert_from_mA+0x20>
    76a2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    76a4:	79fa      	ldrb	r2, [r7, #7]
    76a6:	f240 0350 	movw	r3, #80	; 0x50
    76aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76ae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    76b2:	4413      	add	r3, r2
    76b4:	791b      	ldrb	r3, [r3, #4]
    76b6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    76b8:	7dbb      	ldrb	r3, [r7, #22]
    76ba:	2b2f      	cmp	r3, #47	; 0x2f
    76bc:	d900      	bls.n	76c0 <ACE_convert_from_mA+0x3c>
    76be:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    76c0:	7dba      	ldrb	r2, [r7, #22]
    76c2:	f24b 7360 	movw	r3, #46944	; 0xb760
    76c6:	f2c0 0301 	movt	r3, #1
    76ca:	5c9b      	ldrb	r3, [r3, r2]
    76cc:	2b01      	cmp	r3, #1
    76ce:	d134      	bne.n	773a <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    76d0:	7dbb      	ldrb	r3, [r7, #22]
    76d2:	f003 0304 	and.w	r3, r3, #4
    76d6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    76da:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    76dc:	7dbb      	ldrb	r3, [r7, #22]
    76de:	f003 0330 	and.w	r3, r3, #48	; 0x30
    76e2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    76e6:	b2db      	uxtb	r3, r3
    76e8:	4413      	add	r3, r2
    76ea:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    76ec:	7dfb      	ldrb	r3, [r7, #23]
    76ee:	2b03      	cmp	r3, #3
    76f0:	d823      	bhi.n	773a <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    76f2:	7dfa      	ldrb	r2, [r7, #23]
    76f4:	f24b 0394 	movw	r3, #45204	; 0xb094
    76f8:	f2c0 0301 	movt	r3, #1
    76fc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7700:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7702:	683b      	ldr	r3, [r7, #0]
    7704:	693a      	ldr	r2, [r7, #16]
    7706:	fb02 f203 	mul.w	r2, r2, r3
    770a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    770e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7712:	fba3 1302 	umull	r1, r3, r3, r2
    7716:	ea4f 1313 	mov.w	r3, r3, lsr #4
    771a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    771c:	79fb      	ldrb	r3, [r7, #7]
    771e:	4618      	mov	r0, r3
    7720:	68f9      	ldr	r1, [r7, #12]
    7722:	f7ff fee9 	bl	74f8 <convert_mV_to_ppe_value>
    7726:	4603      	mov	r3, r0
    7728:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    772a:	897a      	ldrh	r2, [r7, #10]
    772c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7730:	429a      	cmp	r2, r3
    7732:	d902      	bls.n	773a <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7734:	f640 73ff 	movw	r3, #4095	; 0xfff
    7738:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    773a:	897b      	ldrh	r3, [r7, #10]
}
    773c:	4618      	mov	r0, r3
    773e:	f107 0718 	add.w	r7, r7, #24
    7742:	46bd      	mov	sp, r7
    7744:	bd80      	pop	{r7, pc}
    7746:	bf00      	nop

00007748 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7748:	b580      	push	{r7, lr}
    774a:	b086      	sub	sp, #24
    774c:	af00      	add	r7, sp, #0
    774e:	4603      	mov	r3, r0
    7750:	6039      	str	r1, [r7, #0]
    7752:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7754:	f04f 0300 	mov.w	r3, #0
    7758:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    775a:	f04f 0301 	mov.w	r3, #1
    775e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7760:	79fb      	ldrb	r3, [r7, #7]
    7762:	2b02      	cmp	r3, #2
    7764:	d900      	bls.n	7768 <ACE_convert_from_uA+0x20>
    7766:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7768:	79fa      	ldrb	r2, [r7, #7]
    776a:	f240 0350 	movw	r3, #80	; 0x50
    776e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7772:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7776:	4413      	add	r3, r2
    7778:	791b      	ldrb	r3, [r3, #4]
    777a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    777c:	7dbb      	ldrb	r3, [r7, #22]
    777e:	2b2f      	cmp	r3, #47	; 0x2f
    7780:	d900      	bls.n	7784 <ACE_convert_from_uA+0x3c>
    7782:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7784:	7dba      	ldrb	r2, [r7, #22]
    7786:	f24b 7360 	movw	r3, #46944	; 0xb760
    778a:	f2c0 0301 	movt	r3, #1
    778e:	5c9b      	ldrb	r3, [r3, r2]
    7790:	2b01      	cmp	r3, #1
    7792:	d134      	bne.n	77fe <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7794:	7dbb      	ldrb	r3, [r7, #22]
    7796:	f003 0304 	and.w	r3, r3, #4
    779a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    779e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    77a0:	7dbb      	ldrb	r3, [r7, #22]
    77a2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    77a6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    77aa:	b2db      	uxtb	r3, r3
    77ac:	4413      	add	r3, r2
    77ae:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    77b0:	7dfb      	ldrb	r3, [r7, #23]
    77b2:	2b03      	cmp	r3, #3
    77b4:	d823      	bhi.n	77fe <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    77b6:	7dfa      	ldrb	r2, [r7, #23]
    77b8:	f24b 0394 	movw	r3, #45204	; 0xb094
    77bc:	f2c0 0301 	movt	r3, #1
    77c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    77c4:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    77c6:	683b      	ldr	r3, [r7, #0]
    77c8:	693a      	ldr	r2, [r7, #16]
    77ca:	fb02 f203 	mul.w	r2, r2, r3
    77ce:	f241 7359 	movw	r3, #5977	; 0x1759
    77d2:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    77d6:	fba3 1302 	umull	r1, r3, r3, r2
    77da:	ea4f 3393 	mov.w	r3, r3, lsr #14
    77de:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    77e0:	79fb      	ldrb	r3, [r7, #7]
    77e2:	4618      	mov	r0, r3
    77e4:	68f9      	ldr	r1, [r7, #12]
    77e6:	f7ff fe87 	bl	74f8 <convert_mV_to_ppe_value>
    77ea:	4603      	mov	r3, r0
    77ec:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    77ee:	897a      	ldrh	r2, [r7, #10]
    77f0:	f640 73ff 	movw	r3, #4095	; 0xfff
    77f4:	429a      	cmp	r2, r3
    77f6:	d902      	bls.n	77fe <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    77f8:	f640 73ff 	movw	r3, #4095	; 0xfff
    77fc:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    77fe:	897b      	ldrh	r3, [r7, #10]
}
    7800:	4618      	mov	r0, r3
    7802:	f107 0718 	add.w	r7, r7, #24
    7806:	46bd      	mov	sp, r7
    7808:	bd80      	pop	{r7, pc}
    780a:	bf00      	nop

0000780c <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    780c:	b580      	push	{r7, lr}
    780e:	b084      	sub	sp, #16
    7810:	af00      	add	r7, sp, #0
    7812:	4603      	mov	r3, r0
    7814:	6039      	str	r1, [r7, #0]
    7816:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7818:	683a      	ldr	r2, [r7, #0]
    781a:	4613      	mov	r3, r2
    781c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7820:	4413      	add	r3, r2
    7822:	ea4f 0283 	mov.w	r2, r3, lsl #2
    7826:	441a      	add	r2, r3
    7828:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    782c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7830:	fba3 1302 	umull	r1, r3, r3, r2
    7834:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7838:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    783a:	79fb      	ldrb	r3, [r7, #7]
    783c:	4618      	mov	r0, r3
    783e:	68f9      	ldr	r1, [r7, #12]
    7840:	f7ff fe5a 	bl	74f8 <convert_mV_to_ppe_value>
    7844:	4603      	mov	r3, r0
    7846:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7848:	897a      	ldrh	r2, [r7, #10]
    784a:	f640 73ff 	movw	r3, #4095	; 0xfff
    784e:	429a      	cmp	r2, r3
    7850:	d902      	bls.n	7858 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7852:	f640 73ff 	movw	r3, #4095	; 0xfff
    7856:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7858:	897b      	ldrh	r3, [r7, #10]
}
    785a:	4618      	mov	r0, r3
    785c:	f107 0710 	add.w	r7, r7, #16
    7860:	46bd      	mov	sp, r7
    7862:	bd80      	pop	{r7, pc}

00007864 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7864:	b580      	push	{r7, lr}
    7866:	b084      	sub	sp, #16
    7868:	af00      	add	r7, sp, #0
    786a:	4603      	mov	r3, r0
    786c:	6039      	str	r1, [r7, #0]
    786e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7870:	683b      	ldr	r3, [r7, #0]
    7872:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    7876:	f103 030b 	add.w	r3, r3, #11
    787a:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    787c:	683b      	ldr	r3, [r7, #0]
    787e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7882:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7884:	79fb      	ldrb	r3, [r7, #7]
    7886:	4618      	mov	r0, r3
    7888:	68f9      	ldr	r1, [r7, #12]
    788a:	f7ff fe35 	bl	74f8 <convert_mV_to_ppe_value>
    788e:	4603      	mov	r3, r0
    7890:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7892:	897a      	ldrh	r2, [r7, #10]
    7894:	f640 73ff 	movw	r3, #4095	; 0xfff
    7898:	429a      	cmp	r2, r3
    789a:	d902      	bls.n	78a2 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    789c:	f640 73ff 	movw	r3, #4095	; 0xfff
    78a0:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    78a2:	897b      	ldrh	r3, [r7, #10]
}
    78a4:	4618      	mov	r0, r3
    78a6:	f107 0710 	add.w	r7, r7, #16
    78aa:	46bd      	mov	sp, r7
    78ac:	bd80      	pop	{r7, pc}
    78ae:	bf00      	nop

000078b0 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    78b0:	b580      	push	{r7, lr}
    78b2:	b084      	sub	sp, #16
    78b4:	af00      	add	r7, sp, #0
    78b6:	4603      	mov	r3, r0
    78b8:	6039      	str	r1, [r7, #0]
    78ba:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    78bc:	683b      	ldr	r3, [r7, #0]
    78be:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    78c2:	f103 0303 	add.w	r3, r3, #3
    78c6:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    78c8:	683b      	ldr	r3, [r7, #0]
    78ca:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    78cc:	68fa      	ldr	r2, [r7, #12]
    78ce:	4613      	mov	r3, r2
    78d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78d4:	441a      	add	r2, r3
    78d6:	f648 6339 	movw	r3, #36409	; 0x8e39
    78da:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    78de:	fba3 1302 	umull	r1, r3, r3, r2
    78e2:	ea4f 0353 	mov.w	r3, r3, lsr #1
    78e6:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    78e8:	79fb      	ldrb	r3, [r7, #7]
    78ea:	4618      	mov	r0, r3
    78ec:	68f9      	ldr	r1, [r7, #12]
    78ee:	f7ff ff8d 	bl	780c <ACE_convert_from_Kelvin>
    78f2:	4603      	mov	r3, r0
    78f4:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    78f6:	897a      	ldrh	r2, [r7, #10]
    78f8:	f640 73ff 	movw	r3, #4095	; 0xfff
    78fc:	429a      	cmp	r2, r3
    78fe:	d902      	bls.n	7906 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7900:	f640 73ff 	movw	r3, #4095	; 0xfff
    7904:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7906:	897b      	ldrh	r3, [r7, #10]
}
    7908:	4618      	mov	r0, r3
    790a:	f107 0710 	add.w	r7, r7, #16
    790e:	46bd      	mov	sp, r7
    7910:	bd80      	pop	{r7, pc}
    7912:	bf00      	nop

00007914 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7914:	b480      	push	{r7}
    7916:	b085      	sub	sp, #20
    7918:	af00      	add	r7, sp, #0
    791a:	6078      	str	r0, [r7, #4]
    791c:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    791e:	687b      	ldr	r3, [r7, #4]
    7920:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7924:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7926:	683b      	ldr	r3, [r7, #0]
    7928:	2b00      	cmp	r3, #0
    792a:	d005      	beq.n	7938 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    792c:	687b      	ldr	r3, [r7, #4]
    792e:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7932:	b2da      	uxtb	r2, r3
    7934:	683b      	ldr	r3, [r7, #0]
    7936:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7938:	89fb      	ldrh	r3, [r7, #14]
}
    793a:	4618      	mov	r0, r3
    793c:	f107 0714 	add.w	r7, r7, #20
    7940:	46bd      	mov	sp, r7
    7942:	bc80      	pop	{r7}
    7944:	4770      	bx	lr
    7946:	bf00      	nop

00007948 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7948:	b480      	push	{r7}
    794a:	b083      	sub	sp, #12
    794c:	af00      	add	r7, sp, #0
    794e:	4603      	mov	r3, r0
    7950:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7952:	f24e 1300 	movw	r3, #57600	; 0xe100
    7956:	f2ce 0300 	movt	r3, #57344	; 0xe000
    795a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    795e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7962:	88f9      	ldrh	r1, [r7, #6]
    7964:	f001 011f 	and.w	r1, r1, #31
    7968:	f04f 0001 	mov.w	r0, #1
    796c:	fa00 f101 	lsl.w	r1, r0, r1
    7970:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7978:	f107 070c 	add.w	r7, r7, #12
    797c:	46bd      	mov	sp, r7
    797e:	bc80      	pop	{r7}
    7980:	4770      	bx	lr
    7982:	bf00      	nop

00007984 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7984:	b480      	push	{r7}
    7986:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7988:	46bd      	mov	sp, r7
    798a:	bc80      	pop	{r7}
    798c:	4770      	bx	lr
    798e:	bf00      	nop

00007990 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7990:	b480      	push	{r7}
    7992:	b085      	sub	sp, #20
    7994:	af00      	add	r7, sp, #0
    7996:	4603      	mov	r3, r0
    7998:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    799a:	f04f 0300 	mov.w	r3, #0
    799e:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    79a0:	68fb      	ldr	r3, [r7, #12]
}
    79a2:	4618      	mov	r0, r3
    79a4:	f107 0714 	add.w	r7, r7, #20
    79a8:	46bd      	mov	sp, r7
    79aa:	bc80      	pop	{r7}
    79ac:	4770      	bx	lr
    79ae:	bf00      	nop

000079b0 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    79b0:	b480      	push	{r7}
    79b2:	b085      	sub	sp, #20
    79b4:	af00      	add	r7, sp, #0
    79b6:	4603      	mov	r3, r0
    79b8:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    79ba:	f04f 0300 	mov.w	r3, #0
    79be:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    79c0:	68fb      	ldr	r3, [r7, #12]
}
    79c2:	4618      	mov	r0, r3
    79c4:	f107 0714 	add.w	r7, r7, #20
    79c8:	46bd      	mov	sp, r7
    79ca:	bc80      	pop	{r7}
    79cc:	4770      	bx	lr
    79ce:	bf00      	nop

000079d0 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    79d0:	b480      	push	{r7}
    79d2:	b083      	sub	sp, #12
    79d4:	af00      	add	r7, sp, #0
    79d6:	4602      	mov	r2, r0
    79d8:	460b      	mov	r3, r1
    79da:	71fa      	strb	r2, [r7, #7]
    79dc:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    79de:	f107 070c 	add.w	r7, r7, #12
    79e2:	46bd      	mov	sp, r7
    79e4:	bc80      	pop	{r7}
    79e6:	4770      	bx	lr

000079e8 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    79e8:	b480      	push	{r7}
    79ea:	b083      	sub	sp, #12
    79ec:	af00      	add	r7, sp, #0
    79ee:	4602      	mov	r2, r0
    79f0:	460b      	mov	r3, r1
    79f2:	71fa      	strb	r2, [r7, #7]
    79f4:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    79f6:	f107 070c 	add.w	r7, r7, #12
    79fa:	46bd      	mov	sp, r7
    79fc:	bc80      	pop	{r7}
    79fe:	4770      	bx	lr

00007a00 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7a00:	b480      	push	{r7}
    7a02:	b083      	sub	sp, #12
    7a04:	af00      	add	r7, sp, #0
    7a06:	4602      	mov	r2, r0
    7a08:	460b      	mov	r3, r1
    7a0a:	71fa      	strb	r2, [r7, #7]
    7a0c:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7a0e:	f107 070c 	add.w	r7, r7, #12
    7a12:	46bd      	mov	sp, r7
    7a14:	bc80      	pop	{r7}
    7a16:	4770      	bx	lr

00007a18 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7a18:	b480      	push	{r7}
    7a1a:	b083      	sub	sp, #12
    7a1c:	af00      	add	r7, sp, #0
    7a1e:	4602      	mov	r2, r0
    7a20:	460b      	mov	r3, r1
    7a22:	71fa      	strb	r2, [r7, #7]
    7a24:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7a26:	f107 070c 	add.w	r7, r7, #12
    7a2a:	46bd      	mov	sp, r7
    7a2c:	bc80      	pop	{r7}
    7a2e:	4770      	bx	lr

00007a30 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7a30:	b480      	push	{r7}
    7a32:	b083      	sub	sp, #12
    7a34:	af00      	add	r7, sp, #0
    7a36:	4602      	mov	r2, r0
    7a38:	460b      	mov	r3, r1
    7a3a:	71fa      	strb	r2, [r7, #7]
    7a3c:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7a3e:	f107 070c 	add.w	r7, r7, #12
    7a42:	46bd      	mov	sp, r7
    7a44:	bc80      	pop	{r7}
    7a46:	4770      	bx	lr

00007a48 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7a48:	b480      	push	{r7}
    7a4a:	b085      	sub	sp, #20
    7a4c:	af00      	add	r7, sp, #0
    7a4e:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7a50:	f04f 0300 	mov.w	r3, #0
    7a54:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7a56:	7bfb      	ldrb	r3, [r7, #15]
}
    7a58:	4618      	mov	r0, r3
    7a5a:	f107 0714 	add.w	r7, r7, #20
    7a5e:	46bd      	mov	sp, r7
    7a60:	bc80      	pop	{r7}
    7a62:	4770      	bx	lr

00007a64 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7a64:	b480      	push	{r7}
    7a66:	b085      	sub	sp, #20
    7a68:	af00      	add	r7, sp, #0
    7a6a:	4603      	mov	r3, r0
    7a6c:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7a6e:	f04f 33ff 	mov.w	r3, #4294967295
    7a72:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7a74:	68fb      	ldr	r3, [r7, #12]
}
    7a76:	4618      	mov	r0, r3
    7a78:	f107 0714 	add.w	r7, r7, #20
    7a7c:	46bd      	mov	sp, r7
    7a7e:	bc80      	pop	{r7}
    7a80:	4770      	bx	lr
    7a82:	bf00      	nop

00007a84 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7a84:	b480      	push	{r7}
    7a86:	b085      	sub	sp, #20
    7a88:	af00      	add	r7, sp, #0
    7a8a:	4603      	mov	r3, r0
    7a8c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7a8e:	f04f 0300 	mov.w	r3, #0
    7a92:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7a94:	68fb      	ldr	r3, [r7, #12]
}
    7a96:	4618      	mov	r0, r3
    7a98:	f107 0714 	add.w	r7, r7, #20
    7a9c:	46bd      	mov	sp, r7
    7a9e:	bc80      	pop	{r7}
    7aa0:	4770      	bx	lr
    7aa2:	bf00      	nop

00007aa4 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7aa4:	b480      	push	{r7}
    7aa6:	b085      	sub	sp, #20
    7aa8:	af00      	add	r7, sp, #0
    7aaa:	4603      	mov	r3, r0
    7aac:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7aae:	f04f 0303 	mov.w	r3, #3
    7ab2:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7ab4:	7bfb      	ldrb	r3, [r7, #15]
}
    7ab6:	4618      	mov	r0, r3
    7ab8:	f107 0714 	add.w	r7, r7, #20
    7abc:	46bd      	mov	sp, r7
    7abe:	bc80      	pop	{r7}
    7ac0:	4770      	bx	lr
    7ac2:	bf00      	nop

00007ac4 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7ac4:	b480      	push	{r7}
    7ac6:	b085      	sub	sp, #20
    7ac8:	af00      	add	r7, sp, #0
    7aca:	4603      	mov	r3, r0
    7acc:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7ace:	f04f 0300 	mov.w	r3, #0
    7ad2:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7ad4:	68fb      	ldr	r3, [r7, #12]
}
    7ad6:	4618      	mov	r0, r3
    7ad8:	f107 0714 	add.w	r7, r7, #20
    7adc:	46bd      	mov	sp, r7
    7ade:	bc80      	pop	{r7}
    7ae0:	4770      	bx	lr
    7ae2:	bf00      	nop

00007ae4 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7ae4:	b480      	push	{r7}
    7ae6:	b085      	sub	sp, #20
    7ae8:	af00      	add	r7, sp, #0
    7aea:	4603      	mov	r3, r0
    7aec:	6039      	str	r1, [r7, #0]
    7aee:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7af0:	f04f 0300 	mov.w	r3, #0
    7af4:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7af6:	7bfb      	ldrb	r3, [r7, #15]
}
    7af8:	4618      	mov	r0, r3
    7afa:	f107 0714 	add.w	r7, r7, #20
    7afe:	46bd      	mov	sp, r7
    7b00:	bc80      	pop	{r7}
    7b02:	4770      	bx	lr

00007b04 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7b04:	b480      	push	{r7}
    7b06:	b085      	sub	sp, #20
    7b08:	af00      	add	r7, sp, #0
    7b0a:	4603      	mov	r3, r0
    7b0c:	6039      	str	r1, [r7, #0]
    7b0e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7b10:	f04f 0300 	mov.w	r3, #0
    7b14:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7b16:	7bfb      	ldrb	r3, [r7, #15]
}
    7b18:	4618      	mov	r0, r3
    7b1a:	f107 0714 	add.w	r7, r7, #20
    7b1e:	46bd      	mov	sp, r7
    7b20:	bc80      	pop	{r7}
    7b22:	4770      	bx	lr

00007b24 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7b24:	b480      	push	{r7}
    7b26:	b083      	sub	sp, #12
    7b28:	af00      	add	r7, sp, #0
    7b2a:	4603      	mov	r3, r0
    7b2c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7b2e:	f107 070c 	add.w	r7, r7, #12
    7b32:	46bd      	mov	sp, r7
    7b34:	bc80      	pop	{r7}
    7b36:	4770      	bx	lr

00007b38 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7b38:	b480      	push	{r7}
    7b3a:	b083      	sub	sp, #12
    7b3c:	af00      	add	r7, sp, #0
    7b3e:	4603      	mov	r3, r0
    7b40:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7b42:	f107 070c 	add.w	r7, r7, #12
    7b46:	46bd      	mov	sp, r7
    7b48:	bc80      	pop	{r7}
    7b4a:	4770      	bx	lr

00007b4c <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7b4c:	b480      	push	{r7}
    7b4e:	b083      	sub	sp, #12
    7b50:	af00      	add	r7, sp, #0
    7b52:	4603      	mov	r3, r0
    7b54:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7b56:	f107 070c 	add.w	r7, r7, #12
    7b5a:	46bd      	mov	sp, r7
    7b5c:	bc80      	pop	{r7}
    7b5e:	4770      	bx	lr

00007b60 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7b60:	b480      	push	{r7}
    7b62:	b083      	sub	sp, #12
    7b64:	af00      	add	r7, sp, #0
    7b66:	4603      	mov	r3, r0
    7b68:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7b6a:	f107 070c 	add.w	r7, r7, #12
    7b6e:	46bd      	mov	sp, r7
    7b70:	bc80      	pop	{r7}
    7b72:	4770      	bx	lr

00007b74 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7b74:	b480      	push	{r7}
    7b76:	b083      	sub	sp, #12
    7b78:	af00      	add	r7, sp, #0
    7b7a:	4603      	mov	r3, r0
    7b7c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7b7e:	f107 070c 	add.w	r7, r7, #12
    7b82:	46bd      	mov	sp, r7
    7b84:	bc80      	pop	{r7}
    7b86:	4770      	bx	lr

00007b88 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7b88:	b480      	push	{r7}
    7b8a:	b083      	sub	sp, #12
    7b8c:	af00      	add	r7, sp, #0
    7b8e:	4603      	mov	r3, r0
    7b90:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7b92:	f107 070c 	add.w	r7, r7, #12
    7b96:	46bd      	mov	sp, r7
    7b98:	bc80      	pop	{r7}
    7b9a:	4770      	bx	lr

00007b9c <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7b9c:	b480      	push	{r7}
    7b9e:	b083      	sub	sp, #12
    7ba0:	af00      	add	r7, sp, #0
    7ba2:	4603      	mov	r3, r0
    7ba4:	6039      	str	r1, [r7, #0]
    7ba6:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7ba8:	f107 070c 	add.w	r7, r7, #12
    7bac:	46bd      	mov	sp, r7
    7bae:	bc80      	pop	{r7}
    7bb0:	4770      	bx	lr
    7bb2:	bf00      	nop

00007bb4 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7bb4:	b480      	push	{r7}
    7bb6:	b083      	sub	sp, #12
    7bb8:	af00      	add	r7, sp, #0
    7bba:	4603      	mov	r3, r0
    7bbc:	6039      	str	r1, [r7, #0]
    7bbe:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7bc0:	f107 070c 	add.w	r7, r7, #12
    7bc4:	46bd      	mov	sp, r7
    7bc6:	bc80      	pop	{r7}
    7bc8:	4770      	bx	lr
    7bca:	bf00      	nop

00007bcc <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7bcc:	b480      	push	{r7}
    7bce:	b083      	sub	sp, #12
    7bd0:	af00      	add	r7, sp, #0
    7bd2:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7bd4:	f107 070c 	add.w	r7, r7, #12
    7bd8:	46bd      	mov	sp, r7
    7bda:	bc80      	pop	{r7}
    7bdc:	4770      	bx	lr
    7bde:	bf00      	nop

00007be0 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7be0:	b480      	push	{r7}
    7be2:	b083      	sub	sp, #12
    7be4:	af00      	add	r7, sp, #0
    7be6:	4603      	mov	r3, r0
    7be8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7bea:	f107 070c 	add.w	r7, r7, #12
    7bee:	46bd      	mov	sp, r7
    7bf0:	bc80      	pop	{r7}
    7bf2:	4770      	bx	lr

00007bf4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7bf4:	4668      	mov	r0, sp
    7bf6:	f020 0107 	bic.w	r1, r0, #7
    7bfa:	468d      	mov	sp, r1
    7bfc:	b589      	push	{r0, r3, r7, lr}
    7bfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7c00:	f04f 0000 	mov.w	r0, #0
    7c04:	f7ff ffec 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7c08:	f04f 0076 	mov.w	r0, #118	; 0x76
    7c0c:	f7ff fe9c 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7c10:	46bd      	mov	sp, r7
    7c12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c16:	4685      	mov	sp, r0
    7c18:	4770      	bx	lr
    7c1a:	bf00      	nop

00007c1c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7c1c:	4668      	mov	r0, sp
    7c1e:	f020 0107 	bic.w	r1, r0, #7
    7c22:	468d      	mov	sp, r1
    7c24:	b589      	push	{r0, r3, r7, lr}
    7c26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7c28:	f04f 0001 	mov.w	r0, #1
    7c2c:	f7ff ffd8 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7c30:	f04f 0077 	mov.w	r0, #119	; 0x77
    7c34:	f7ff fe88 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7c38:	46bd      	mov	sp, r7
    7c3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c3e:	4685      	mov	sp, r0
    7c40:	4770      	bx	lr
    7c42:	bf00      	nop

00007c44 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7c44:	4668      	mov	r0, sp
    7c46:	f020 0107 	bic.w	r1, r0, #7
    7c4a:	468d      	mov	sp, r1
    7c4c:	b589      	push	{r0, r3, r7, lr}
    7c4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    7c50:	f04f 0002 	mov.w	r0, #2
    7c54:	f7ff ffc4 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    7c58:	f04f 0078 	mov.w	r0, #120	; 0x78
    7c5c:	f7ff fe74 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7c60:	46bd      	mov	sp, r7
    7c62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c66:	4685      	mov	sp, r0
    7c68:	4770      	bx	lr
    7c6a:	bf00      	nop

00007c6c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    7c6c:	4668      	mov	r0, sp
    7c6e:	f020 0107 	bic.w	r1, r0, #7
    7c72:	468d      	mov	sp, r1
    7c74:	b589      	push	{r0, r3, r7, lr}
    7c76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    7c78:	f04f 0003 	mov.w	r0, #3
    7c7c:	f7ff ffb0 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    7c80:	f04f 0079 	mov.w	r0, #121	; 0x79
    7c84:	f7ff fe60 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7c88:	46bd      	mov	sp, r7
    7c8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7c8e:	4685      	mov	sp, r0
    7c90:	4770      	bx	lr
    7c92:	bf00      	nop

00007c94 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    7c94:	4668      	mov	r0, sp
    7c96:	f020 0107 	bic.w	r1, r0, #7
    7c9a:	468d      	mov	sp, r1
    7c9c:	b589      	push	{r0, r3, r7, lr}
    7c9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    7ca0:	f04f 0004 	mov.w	r0, #4
    7ca4:	f7ff ff9c 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    7ca8:	f04f 007a 	mov.w	r0, #122	; 0x7a
    7cac:	f7ff fe4c 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7cb0:	46bd      	mov	sp, r7
    7cb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cb6:	4685      	mov	sp, r0
    7cb8:	4770      	bx	lr
    7cba:	bf00      	nop

00007cbc <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    7cbc:	4668      	mov	r0, sp
    7cbe:	f020 0107 	bic.w	r1, r0, #7
    7cc2:	468d      	mov	sp, r1
    7cc4:	b589      	push	{r0, r3, r7, lr}
    7cc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    7cc8:	f04f 0005 	mov.w	r0, #5
    7ccc:	f7ff ff88 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    7cd0:	f04f 007b 	mov.w	r0, #123	; 0x7b
    7cd4:	f7ff fe38 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7cd8:	46bd      	mov	sp, r7
    7cda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cde:	4685      	mov	sp, r0
    7ce0:	4770      	bx	lr
    7ce2:	bf00      	nop

00007ce4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    7ce4:	4668      	mov	r0, sp
    7ce6:	f020 0107 	bic.w	r1, r0, #7
    7cea:	468d      	mov	sp, r1
    7cec:	b589      	push	{r0, r3, r7, lr}
    7cee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    7cf0:	f04f 0006 	mov.w	r0, #6
    7cf4:	f7ff ff74 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    7cf8:	f04f 007c 	mov.w	r0, #124	; 0x7c
    7cfc:	f7ff fe24 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7d00:	46bd      	mov	sp, r7
    7d02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d06:	4685      	mov	sp, r0
    7d08:	4770      	bx	lr
    7d0a:	bf00      	nop

00007d0c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    7d0c:	4668      	mov	r0, sp
    7d0e:	f020 0107 	bic.w	r1, r0, #7
    7d12:	468d      	mov	sp, r1
    7d14:	b589      	push	{r0, r3, r7, lr}
    7d16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    7d18:	f04f 0007 	mov.w	r0, #7
    7d1c:	f7ff ff60 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    7d20:	f04f 007d 	mov.w	r0, #125	; 0x7d
    7d24:	f7ff fe10 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7d28:	46bd      	mov	sp, r7
    7d2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d2e:	4685      	mov	sp, r0
    7d30:	4770      	bx	lr
    7d32:	bf00      	nop

00007d34 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    7d34:	4668      	mov	r0, sp
    7d36:	f020 0107 	bic.w	r1, r0, #7
    7d3a:	468d      	mov	sp, r1
    7d3c:	b589      	push	{r0, r3, r7, lr}
    7d3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    7d40:	f04f 0008 	mov.w	r0, #8
    7d44:	f7ff ff4c 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    7d48:	f04f 007e 	mov.w	r0, #126	; 0x7e
    7d4c:	f7ff fdfc 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7d50:	46bd      	mov	sp, r7
    7d52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d56:	4685      	mov	sp, r0
    7d58:	4770      	bx	lr
    7d5a:	bf00      	nop

00007d5c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    7d5c:	4668      	mov	r0, sp
    7d5e:	f020 0107 	bic.w	r1, r0, #7
    7d62:	468d      	mov	sp, r1
    7d64:	b589      	push	{r0, r3, r7, lr}
    7d66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    7d68:	f04f 0009 	mov.w	r0, #9
    7d6c:	f7ff ff38 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    7d70:	f04f 007f 	mov.w	r0, #127	; 0x7f
    7d74:	f7ff fde8 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7d78:	46bd      	mov	sp, r7
    7d7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d7e:	4685      	mov	sp, r0
    7d80:	4770      	bx	lr
    7d82:	bf00      	nop

00007d84 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    7d84:	4668      	mov	r0, sp
    7d86:	f020 0107 	bic.w	r1, r0, #7
    7d8a:	468d      	mov	sp, r1
    7d8c:	b589      	push	{r0, r3, r7, lr}
    7d8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    7d90:	f04f 000a 	mov.w	r0, #10
    7d94:	f7ff ff24 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    7d98:	f04f 0080 	mov.w	r0, #128	; 0x80
    7d9c:	f7ff fdd4 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7da0:	46bd      	mov	sp, r7
    7da2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7da6:	4685      	mov	sp, r0
    7da8:	4770      	bx	lr
    7daa:	bf00      	nop

00007dac <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    7dac:	4668      	mov	r0, sp
    7dae:	f020 0107 	bic.w	r1, r0, #7
    7db2:	468d      	mov	sp, r1
    7db4:	b589      	push	{r0, r3, r7, lr}
    7db6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    7db8:	f04f 000b 	mov.w	r0, #11
    7dbc:	f7ff ff10 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    7dc0:	f04f 0081 	mov.w	r0, #129	; 0x81
    7dc4:	f7ff fdc0 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7dc8:	46bd      	mov	sp, r7
    7dca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dce:	4685      	mov	sp, r0
    7dd0:	4770      	bx	lr
    7dd2:	bf00      	nop

00007dd4 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    7dd4:	4668      	mov	r0, sp
    7dd6:	f020 0107 	bic.w	r1, r0, #7
    7dda:	468d      	mov	sp, r1
    7ddc:	b589      	push	{r0, r3, r7, lr}
    7dde:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    7de0:	f04f 000c 	mov.w	r0, #12
    7de4:	f7ff fefc 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    7de8:	f04f 0082 	mov.w	r0, #130	; 0x82
    7dec:	f7ff fdac 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7df0:	46bd      	mov	sp, r7
    7df2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7df6:	4685      	mov	sp, r0
    7df8:	4770      	bx	lr
    7dfa:	bf00      	nop

00007dfc <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    7dfc:	4668      	mov	r0, sp
    7dfe:	f020 0107 	bic.w	r1, r0, #7
    7e02:	468d      	mov	sp, r1
    7e04:	b589      	push	{r0, r3, r7, lr}
    7e06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    7e08:	f04f 000d 	mov.w	r0, #13
    7e0c:	f7ff fee8 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    7e10:	f04f 0083 	mov.w	r0, #131	; 0x83
    7e14:	f7ff fd98 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7e18:	46bd      	mov	sp, r7
    7e1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e1e:	4685      	mov	sp, r0
    7e20:	4770      	bx	lr
    7e22:	bf00      	nop

00007e24 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    7e24:	4668      	mov	r0, sp
    7e26:	f020 0107 	bic.w	r1, r0, #7
    7e2a:	468d      	mov	sp, r1
    7e2c:	b589      	push	{r0, r3, r7, lr}
    7e2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    7e30:	f04f 000e 	mov.w	r0, #14
    7e34:	f7ff fed4 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    7e38:	f04f 0084 	mov.w	r0, #132	; 0x84
    7e3c:	f7ff fd84 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7e40:	46bd      	mov	sp, r7
    7e42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e46:	4685      	mov	sp, r0
    7e48:	4770      	bx	lr
    7e4a:	bf00      	nop

00007e4c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    7e4c:	4668      	mov	r0, sp
    7e4e:	f020 0107 	bic.w	r1, r0, #7
    7e52:	468d      	mov	sp, r1
    7e54:	b589      	push	{r0, r3, r7, lr}
    7e56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    7e58:	f04f 000f 	mov.w	r0, #15
    7e5c:	f7ff fec0 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    7e60:	f04f 0085 	mov.w	r0, #133	; 0x85
    7e64:	f7ff fd70 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7e68:	46bd      	mov	sp, r7
    7e6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e6e:	4685      	mov	sp, r0
    7e70:	4770      	bx	lr
    7e72:	bf00      	nop

00007e74 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    7e74:	4668      	mov	r0, sp
    7e76:	f020 0107 	bic.w	r1, r0, #7
    7e7a:	468d      	mov	sp, r1
    7e7c:	b589      	push	{r0, r3, r7, lr}
    7e7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    7e80:	f04f 0010 	mov.w	r0, #16
    7e84:	f7ff feac 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    7e88:	f04f 0086 	mov.w	r0, #134	; 0x86
    7e8c:	f7ff fd5c 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7e90:	46bd      	mov	sp, r7
    7e92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e96:	4685      	mov	sp, r0
    7e98:	4770      	bx	lr
    7e9a:	bf00      	nop

00007e9c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    7e9c:	4668      	mov	r0, sp
    7e9e:	f020 0107 	bic.w	r1, r0, #7
    7ea2:	468d      	mov	sp, r1
    7ea4:	b589      	push	{r0, r3, r7, lr}
    7ea6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    7ea8:	f04f 0011 	mov.w	r0, #17
    7eac:	f7ff fe98 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    7eb0:	f04f 0087 	mov.w	r0, #135	; 0x87
    7eb4:	f7ff fd48 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7eb8:	46bd      	mov	sp, r7
    7eba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ebe:	4685      	mov	sp, r0
    7ec0:	4770      	bx	lr
    7ec2:	bf00      	nop

00007ec4 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    7ec4:	4668      	mov	r0, sp
    7ec6:	f020 0107 	bic.w	r1, r0, #7
    7eca:	468d      	mov	sp, r1
    7ecc:	b589      	push	{r0, r3, r7, lr}
    7ece:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    7ed0:	f04f 0012 	mov.w	r0, #18
    7ed4:	f7ff fe84 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    7ed8:	f04f 0088 	mov.w	r0, #136	; 0x88
    7edc:	f7ff fd34 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7ee0:	46bd      	mov	sp, r7
    7ee2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ee6:	4685      	mov	sp, r0
    7ee8:	4770      	bx	lr
    7eea:	bf00      	nop

00007eec <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    7eec:	4668      	mov	r0, sp
    7eee:	f020 0107 	bic.w	r1, r0, #7
    7ef2:	468d      	mov	sp, r1
    7ef4:	b589      	push	{r0, r3, r7, lr}
    7ef6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    7ef8:	f04f 0013 	mov.w	r0, #19
    7efc:	f7ff fe70 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    7f00:	f04f 0089 	mov.w	r0, #137	; 0x89
    7f04:	f7ff fd20 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7f08:	46bd      	mov	sp, r7
    7f0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f0e:	4685      	mov	sp, r0
    7f10:	4770      	bx	lr
    7f12:	bf00      	nop

00007f14 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    7f14:	4668      	mov	r0, sp
    7f16:	f020 0107 	bic.w	r1, r0, #7
    7f1a:	468d      	mov	sp, r1
    7f1c:	b589      	push	{r0, r3, r7, lr}
    7f1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    7f20:	f04f 0014 	mov.w	r0, #20
    7f24:	f7ff fe5c 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    7f28:	f04f 008a 	mov.w	r0, #138	; 0x8a
    7f2c:	f7ff fd0c 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7f30:	46bd      	mov	sp, r7
    7f32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f36:	4685      	mov	sp, r0
    7f38:	4770      	bx	lr
    7f3a:	bf00      	nop

00007f3c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    7f3c:	4668      	mov	r0, sp
    7f3e:	f020 0107 	bic.w	r1, r0, #7
    7f42:	468d      	mov	sp, r1
    7f44:	b589      	push	{r0, r3, r7, lr}
    7f46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    7f48:	f04f 0015 	mov.w	r0, #21
    7f4c:	f7ff fe48 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    7f50:	f04f 008b 	mov.w	r0, #139	; 0x8b
    7f54:	f7ff fcf8 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7f58:	46bd      	mov	sp, r7
    7f5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f5e:	4685      	mov	sp, r0
    7f60:	4770      	bx	lr
    7f62:	bf00      	nop

00007f64 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    7f64:	4668      	mov	r0, sp
    7f66:	f020 0107 	bic.w	r1, r0, #7
    7f6a:	468d      	mov	sp, r1
    7f6c:	b589      	push	{r0, r3, r7, lr}
    7f6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    7f70:	f04f 0016 	mov.w	r0, #22
    7f74:	f7ff fe34 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    7f78:	f04f 008c 	mov.w	r0, #140	; 0x8c
    7f7c:	f7ff fce4 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7f80:	46bd      	mov	sp, r7
    7f82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f86:	4685      	mov	sp, r0
    7f88:	4770      	bx	lr
    7f8a:	bf00      	nop

00007f8c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    7f8c:	4668      	mov	r0, sp
    7f8e:	f020 0107 	bic.w	r1, r0, #7
    7f92:	468d      	mov	sp, r1
    7f94:	b589      	push	{r0, r3, r7, lr}
    7f96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    7f98:	f04f 0017 	mov.w	r0, #23
    7f9c:	f7ff fe20 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    7fa0:	f04f 008d 	mov.w	r0, #141	; 0x8d
    7fa4:	f7ff fcd0 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7fa8:	46bd      	mov	sp, r7
    7faa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fae:	4685      	mov	sp, r0
    7fb0:	4770      	bx	lr
    7fb2:	bf00      	nop

00007fb4 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    7fb4:	4668      	mov	r0, sp
    7fb6:	f020 0107 	bic.w	r1, r0, #7
    7fba:	468d      	mov	sp, r1
    7fbc:	b589      	push	{r0, r3, r7, lr}
    7fbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    7fc0:	f04f 0018 	mov.w	r0, #24
    7fc4:	f7ff fe0c 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    7fc8:	f04f 008e 	mov.w	r0, #142	; 0x8e
    7fcc:	f7ff fcbc 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7fd0:	46bd      	mov	sp, r7
    7fd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fd6:	4685      	mov	sp, r0
    7fd8:	4770      	bx	lr
    7fda:	bf00      	nop

00007fdc <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    7fdc:	4668      	mov	r0, sp
    7fde:	f020 0107 	bic.w	r1, r0, #7
    7fe2:	468d      	mov	sp, r1
    7fe4:	b589      	push	{r0, r3, r7, lr}
    7fe6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    7fe8:	f04f 0019 	mov.w	r0, #25
    7fec:	f7ff fdf8 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    7ff0:	f04f 008f 	mov.w	r0, #143	; 0x8f
    7ff4:	f7ff fca8 	bl	7948 <NVIC_ClearPendingIRQ>
}
    7ff8:	46bd      	mov	sp, r7
    7ffa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ffe:	4685      	mov	sp, r0
    8000:	4770      	bx	lr
    8002:	bf00      	nop

00008004 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    8004:	4668      	mov	r0, sp
    8006:	f020 0107 	bic.w	r1, r0, #7
    800a:	468d      	mov	sp, r1
    800c:	b589      	push	{r0, r3, r7, lr}
    800e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    8010:	f04f 001a 	mov.w	r0, #26
    8014:	f7ff fde4 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    8018:	f04f 0090 	mov.w	r0, #144	; 0x90
    801c:	f7ff fc94 	bl	7948 <NVIC_ClearPendingIRQ>
}
    8020:	46bd      	mov	sp, r7
    8022:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8026:	4685      	mov	sp, r0
    8028:	4770      	bx	lr
    802a:	bf00      	nop

0000802c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    802c:	4668      	mov	r0, sp
    802e:	f020 0107 	bic.w	r1, r0, #7
    8032:	468d      	mov	sp, r1
    8034:	b589      	push	{r0, r3, r7, lr}
    8036:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    8038:	f04f 001b 	mov.w	r0, #27
    803c:	f7ff fdd0 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    8040:	f04f 0091 	mov.w	r0, #145	; 0x91
    8044:	f7ff fc80 	bl	7948 <NVIC_ClearPendingIRQ>
}
    8048:	46bd      	mov	sp, r7
    804a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    804e:	4685      	mov	sp, r0
    8050:	4770      	bx	lr
    8052:	bf00      	nop

00008054 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    8054:	4668      	mov	r0, sp
    8056:	f020 0107 	bic.w	r1, r0, #7
    805a:	468d      	mov	sp, r1
    805c:	b589      	push	{r0, r3, r7, lr}
    805e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    8060:	f04f 001c 	mov.w	r0, #28
    8064:	f7ff fdbc 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    8068:	f04f 0092 	mov.w	r0, #146	; 0x92
    806c:	f7ff fc6c 	bl	7948 <NVIC_ClearPendingIRQ>
}
    8070:	46bd      	mov	sp, r7
    8072:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8076:	4685      	mov	sp, r0
    8078:	4770      	bx	lr
    807a:	bf00      	nop

0000807c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    807c:	4668      	mov	r0, sp
    807e:	f020 0107 	bic.w	r1, r0, #7
    8082:	468d      	mov	sp, r1
    8084:	b589      	push	{r0, r3, r7, lr}
    8086:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    8088:	f04f 001d 	mov.w	r0, #29
    808c:	f7ff fda8 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    8090:	f04f 0093 	mov.w	r0, #147	; 0x93
    8094:	f7ff fc58 	bl	7948 <NVIC_ClearPendingIRQ>
}
    8098:	46bd      	mov	sp, r7
    809a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    809e:	4685      	mov	sp, r0
    80a0:	4770      	bx	lr
    80a2:	bf00      	nop

000080a4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    80a4:	4668      	mov	r0, sp
    80a6:	f020 0107 	bic.w	r1, r0, #7
    80aa:	468d      	mov	sp, r1
    80ac:	b589      	push	{r0, r3, r7, lr}
    80ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    80b0:	f04f 001e 	mov.w	r0, #30
    80b4:	f7ff fd94 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    80b8:	f04f 0094 	mov.w	r0, #148	; 0x94
    80bc:	f7ff fc44 	bl	7948 <NVIC_ClearPendingIRQ>
}
    80c0:	46bd      	mov	sp, r7
    80c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80c6:	4685      	mov	sp, r0
    80c8:	4770      	bx	lr
    80ca:	bf00      	nop

000080cc <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    80cc:	4668      	mov	r0, sp
    80ce:	f020 0107 	bic.w	r1, r0, #7
    80d2:	468d      	mov	sp, r1
    80d4:	b589      	push	{r0, r3, r7, lr}
    80d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    80d8:	f04f 001f 	mov.w	r0, #31
    80dc:	f7ff fd80 	bl	7be0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    80e0:	f04f 0095 	mov.w	r0, #149	; 0x95
    80e4:	f7ff fc30 	bl	7948 <NVIC_ClearPendingIRQ>
}
    80e8:	46bd      	mov	sp, r7
    80ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80ee:	4685      	mov	sp, r0
    80f0:	4770      	bx	lr
    80f2:	bf00      	nop

000080f4 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    80f4:	b580      	push	{r7, lr}
    80f6:	b084      	sub	sp, #16
    80f8:	af00      	add	r7, sp, #0
    80fa:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    80fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8100:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    8102:	f04f 0300 	mov.w	r3, #0
    8106:	813b      	strh	r3, [r7, #8]
    8108:	e02d      	b.n	8166 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    810a:	8939      	ldrh	r1, [r7, #8]
    810c:	f240 0280 	movw	r2, #128	; 0x80
    8110:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8114:	460b      	mov	r3, r1
    8116:	ea4f 0383 	mov.w	r3, r3, lsl #2
    811a:	440b      	add	r3, r1
    811c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8120:	4413      	add	r3, r2
    8122:	681b      	ldr	r3, [r3, #0]
    8124:	2b00      	cmp	r3, #0
    8126:	d01a      	beq.n	815e <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    8128:	8939      	ldrh	r1, [r7, #8]
    812a:	f240 0280 	movw	r2, #128	; 0x80
    812e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8132:	460b      	mov	r3, r1
    8134:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8138:	440b      	add	r3, r1
    813a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    813e:	4413      	add	r3, r2
    8140:	681b      	ldr	r3, [r3, #0]
    8142:	6878      	ldr	r0, [r7, #4]
    8144:	4619      	mov	r1, r3
    8146:	f04f 0209 	mov.w	r2, #9
    814a:	f00d f809 	bl	15160 <strncmp>
    814e:	4603      	mov	r3, r0
    8150:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    8152:	68fb      	ldr	r3, [r7, #12]
    8154:	2b00      	cmp	r3, #0
    8156:	d102      	bne.n	815e <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    8158:	893b      	ldrh	r3, [r7, #8]
    815a:	817b      	strh	r3, [r7, #10]
                break;
    815c:	e006      	b.n	816c <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    815e:	893b      	ldrh	r3, [r7, #8]
    8160:	f103 0301 	add.w	r3, r3, #1
    8164:	813b      	strh	r3, [r7, #8]
    8166:	893b      	ldrh	r3, [r7, #8]
    8168:	2b01      	cmp	r3, #1
    816a:	d9ce      	bls.n	810a <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    816c:	897b      	ldrh	r3, [r7, #10]
}
    816e:	4618      	mov	r0, r3
    8170:	f107 0710 	add.w	r7, r7, #16
    8174:	46bd      	mov	sp, r7
    8176:	bd80      	pop	{r7, pc}

00008178 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    8178:	b480      	push	{r7}
    817a:	b085      	sub	sp, #20
    817c:	af00      	add	r7, sp, #0
    817e:	4603      	mov	r3, r0
    8180:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8182:	88fb      	ldrh	r3, [r7, #6]
    8184:	2b01      	cmp	r3, #1
    8186:	d900      	bls.n	818a <ACE_load_sse+0x12>
    8188:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    818a:	88fb      	ldrh	r3, [r7, #6]
    818c:	2b01      	cmp	r3, #1
    818e:	f200 8085 	bhi.w	829c <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8192:	88f9      	ldrh	r1, [r7, #6]
    8194:	f240 0280 	movw	r2, #128	; 0x80
    8198:	f2c2 0200 	movt	r2, #8192	; 0x2000
    819c:	460b      	mov	r3, r1
    819e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81a2:	440b      	add	r3, r1
    81a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81a8:	4413      	add	r3, r2
    81aa:	f103 0310 	add.w	r3, r3, #16
    81ae:	781b      	ldrb	r3, [r3, #0]
    81b0:	2b02      	cmp	r3, #2
    81b2:	d900      	bls.n	81b6 <ACE_load_sse+0x3e>
    81b4:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    81b6:	88f9      	ldrh	r1, [r7, #6]
    81b8:	f240 0280 	movw	r2, #128	; 0x80
    81bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    81c0:	460b      	mov	r3, r1
    81c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81c6:	440b      	add	r3, r1
    81c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81cc:	4413      	add	r3, r2
    81ce:	f103 0310 	add.w	r3, r3, #16
    81d2:	781b      	ldrb	r3, [r3, #0]
    81d4:	2b02      	cmp	r3, #2
    81d6:	d861      	bhi.n	829c <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    81d8:	88f9      	ldrh	r1, [r7, #6]
    81da:	f240 0280 	movw	r2, #128	; 0x80
    81de:	f2c2 0200 	movt	r2, #8192	; 0x2000
    81e2:	460b      	mov	r3, r1
    81e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81e8:	440b      	add	r3, r1
    81ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81ee:	4413      	add	r3, r2
    81f0:	f103 0310 	add.w	r3, r3, #16
    81f4:	781b      	ldrb	r3, [r3, #0]
    81f6:	461a      	mov	r2, r3
    81f8:	f64b 032c 	movw	r3, #47148	; 0xb82c
    81fc:	f2c0 0301 	movt	r3, #1
    8200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8204:	f04f 0200 	mov.w	r2, #0
    8208:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    820a:	88f9      	ldrh	r1, [r7, #6]
    820c:	f240 0280 	movw	r2, #128	; 0x80
    8210:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8214:	460b      	mov	r3, r1
    8216:	ea4f 0383 	mov.w	r3, r3, lsl #2
    821a:	440b      	add	r3, r1
    821c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8220:	4413      	add	r3, r2
    8222:	f103 030c 	add.w	r3, r3, #12
    8226:	681b      	ldr	r3, [r3, #0]
    8228:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    822a:	88f9      	ldrh	r1, [r7, #6]
    822c:	f240 0280 	movw	r2, #128	; 0x80
    8230:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8234:	460b      	mov	r3, r1
    8236:	ea4f 0383 	mov.w	r3, r3, lsl #2
    823a:	440b      	add	r3, r1
    823c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8240:	4413      	add	r3, r2
    8242:	88db      	ldrh	r3, [r3, #6]
    8244:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8246:	f04f 0300 	mov.w	r3, #0
    824a:	813b      	strh	r3, [r7, #8]
    824c:	e014      	b.n	8278 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    824e:	f240 0300 	movw	r3, #0
    8252:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8256:	8979      	ldrh	r1, [r7, #10]
    8258:	893a      	ldrh	r2, [r7, #8]
    825a:	440a      	add	r2, r1
    825c:	68f9      	ldr	r1, [r7, #12]
    825e:	8809      	ldrh	r1, [r1, #0]
    8260:	f502 7200 	add.w	r2, r2, #512	; 0x200
    8264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    8268:	68fb      	ldr	r3, [r7, #12]
    826a:	f103 0302 	add.w	r3, r3, #2
    826e:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8270:	893b      	ldrh	r3, [r7, #8]
    8272:	f103 0301 	add.w	r3, r3, #1
    8276:	813b      	strh	r3, [r7, #8]
    8278:	88f9      	ldrh	r1, [r7, #6]
    827a:	f240 0280 	movw	r2, #128	; 0x80
    827e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8282:	460b      	mov	r3, r1
    8284:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8288:	440b      	add	r3, r1
    828a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    828e:	4413      	add	r3, r2
    8290:	f103 0308 	add.w	r3, r3, #8
    8294:	881b      	ldrh	r3, [r3, #0]
    8296:	893a      	ldrh	r2, [r7, #8]
    8298:	429a      	cmp	r2, r3
    829a:	d3d8      	bcc.n	824e <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    829c:	f107 0714 	add.w	r7, r7, #20
    82a0:	46bd      	mov	sp, r7
    82a2:	bc80      	pop	{r7}
    82a4:	4770      	bx	lr
    82a6:	bf00      	nop

000082a8 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    82a8:	b480      	push	{r7}
    82aa:	b085      	sub	sp, #20
    82ac:	af00      	add	r7, sp, #0
    82ae:	4603      	mov	r3, r0
    82b0:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    82b2:	88fb      	ldrh	r3, [r7, #6]
    82b4:	2b01      	cmp	r3, #1
    82b6:	d900      	bls.n	82ba <ACE_start_sse+0x12>
    82b8:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    82ba:	88fb      	ldrh	r3, [r7, #6]
    82bc:	2b01      	cmp	r3, #1
    82be:	f200 808d 	bhi.w	83dc <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    82c2:	88f9      	ldrh	r1, [r7, #6]
    82c4:	f240 0280 	movw	r2, #128	; 0x80
    82c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82cc:	460b      	mov	r3, r1
    82ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82d2:	440b      	add	r3, r1
    82d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82d8:	4413      	add	r3, r2
    82da:	f103 0310 	add.w	r3, r3, #16
    82de:	781b      	ldrb	r3, [r3, #0]
    82e0:	2b02      	cmp	r3, #2
    82e2:	d900      	bls.n	82e6 <ACE_start_sse+0x3e>
    82e4:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    82e6:	88f9      	ldrh	r1, [r7, #6]
    82e8:	f240 0280 	movw	r2, #128	; 0x80
    82ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82f0:	460b      	mov	r3, r1
    82f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82f6:	440b      	add	r3, r1
    82f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82fc:	4413      	add	r3, r2
    82fe:	88da      	ldrh	r2, [r3, #6]
    8300:	f240 13ff 	movw	r3, #511	; 0x1ff
    8304:	429a      	cmp	r2, r3
    8306:	d900      	bls.n	830a <ACE_start_sse+0x62>
    8308:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    830a:	88f9      	ldrh	r1, [r7, #6]
    830c:	f240 0280 	movw	r2, #128	; 0x80
    8310:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8314:	460b      	mov	r3, r1
    8316:	ea4f 0383 	mov.w	r3, r3, lsl #2
    831a:	440b      	add	r3, r1
    831c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8320:	4413      	add	r3, r2
    8322:	88db      	ldrh	r3, [r3, #6]
    8324:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8326:	89fb      	ldrh	r3, [r7, #14]
    8328:	2bff      	cmp	r3, #255	; 0xff
    832a:	d818      	bhi.n	835e <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    832c:	88f9      	ldrh	r1, [r7, #6]
    832e:	f240 0280 	movw	r2, #128	; 0x80
    8332:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8336:	460b      	mov	r3, r1
    8338:	ea4f 0383 	mov.w	r3, r3, lsl #2
    833c:	440b      	add	r3, r1
    833e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8342:	4413      	add	r3, r2
    8344:	f103 0310 	add.w	r3, r3, #16
    8348:	781b      	ldrb	r3, [r3, #0]
    834a:	461a      	mov	r2, r3
    834c:	f64b 0338 	movw	r3, #47160	; 0xb838
    8350:	f2c0 0301 	movt	r3, #1
    8354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8358:	89fa      	ldrh	r2, [r7, #14]
    835a:	601a      	str	r2, [r3, #0]
    835c:	e019      	b.n	8392 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    835e:	88f9      	ldrh	r1, [r7, #6]
    8360:	f240 0280 	movw	r2, #128	; 0x80
    8364:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8368:	460b      	mov	r3, r1
    836a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    836e:	440b      	add	r3, r1
    8370:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8374:	4413      	add	r3, r2
    8376:	f103 0310 	add.w	r3, r3, #16
    837a:	781b      	ldrb	r3, [r3, #0]
    837c:	461a      	mov	r2, r3
    837e:	f64b 0344 	movw	r3, #47172	; 0xb844
    8382:	f2c0 0301 	movt	r3, #1
    8386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    838a:	89fa      	ldrh	r2, [r7, #14]
    838c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8390:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8392:	88f9      	ldrh	r1, [r7, #6]
    8394:	f240 0280 	movw	r2, #128	; 0x80
    8398:	f2c2 0200 	movt	r2, #8192	; 0x2000
    839c:	460b      	mov	r3, r1
    839e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83a2:	440b      	add	r3, r1
    83a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83a8:	4413      	add	r3, r2
    83aa:	f103 0310 	add.w	r3, r3, #16
    83ae:	781b      	ldrb	r3, [r3, #0]
    83b0:	461a      	mov	r2, r3
    83b2:	f64b 032c 	movw	r3, #47148	; 0xb82c
    83b6:	f2c0 0301 	movt	r3, #1
    83ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    83be:	f04f 0201 	mov.w	r2, #1
    83c2:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    83c4:	f240 0300 	movw	r3, #0
    83c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    83cc:	f240 0200 	movw	r2, #0
    83d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    83d4:	6852      	ldr	r2, [r2, #4]
    83d6:	f042 0201 	orr.w	r2, r2, #1
    83da:	605a      	str	r2, [r3, #4]
    }
}
    83dc:	f107 0714 	add.w	r7, r7, #20
    83e0:	46bd      	mov	sp, r7
    83e2:	bc80      	pop	{r7}
    83e4:	4770      	bx	lr
    83e6:	bf00      	nop

000083e8 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    83e8:	b480      	push	{r7}
    83ea:	b085      	sub	sp, #20
    83ec:	af00      	add	r7, sp, #0
    83ee:	4603      	mov	r3, r0
    83f0:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    83f2:	88fb      	ldrh	r3, [r7, #6]
    83f4:	2b01      	cmp	r3, #1
    83f6:	d900      	bls.n	83fa <ACE_restart_sse+0x12>
    83f8:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    83fa:	88f9      	ldrh	r1, [r7, #6]
    83fc:	f240 0280 	movw	r2, #128	; 0x80
    8400:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8404:	460b      	mov	r3, r1
    8406:	ea4f 0383 	mov.w	r3, r3, lsl #2
    840a:	440b      	add	r3, r1
    840c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8410:	4413      	add	r3, r2
    8412:	f103 0310 	add.w	r3, r3, #16
    8416:	781b      	ldrb	r3, [r3, #0]
    8418:	2b02      	cmp	r3, #2
    841a:	d900      	bls.n	841e <ACE_restart_sse+0x36>
    841c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    841e:	88f9      	ldrh	r1, [r7, #6]
    8420:	f240 0280 	movw	r2, #128	; 0x80
    8424:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8428:	460b      	mov	r3, r1
    842a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    842e:	440b      	add	r3, r1
    8430:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8434:	4413      	add	r3, r2
    8436:	88da      	ldrh	r2, [r3, #6]
    8438:	f240 13ff 	movw	r3, #511	; 0x1ff
    843c:	429a      	cmp	r2, r3
    843e:	d900      	bls.n	8442 <ACE_restart_sse+0x5a>
    8440:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8442:	88fb      	ldrh	r3, [r7, #6]
    8444:	2b01      	cmp	r3, #1
    8446:	d85c      	bhi.n	8502 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    8448:	88f9      	ldrh	r1, [r7, #6]
    844a:	f240 0280 	movw	r2, #128	; 0x80
    844e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8452:	460b      	mov	r3, r1
    8454:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8458:	440b      	add	r3, r1
    845a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    845e:	4413      	add	r3, r2
    8460:	889b      	ldrh	r3, [r3, #4]
    8462:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8464:	89fb      	ldrh	r3, [r7, #14]
    8466:	2bff      	cmp	r3, #255	; 0xff
    8468:	d818      	bhi.n	849c <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    846a:	88f9      	ldrh	r1, [r7, #6]
    846c:	f240 0280 	movw	r2, #128	; 0x80
    8470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8474:	460b      	mov	r3, r1
    8476:	ea4f 0383 	mov.w	r3, r3, lsl #2
    847a:	440b      	add	r3, r1
    847c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8480:	4413      	add	r3, r2
    8482:	f103 0310 	add.w	r3, r3, #16
    8486:	781b      	ldrb	r3, [r3, #0]
    8488:	461a      	mov	r2, r3
    848a:	f64b 0338 	movw	r3, #47160	; 0xb838
    848e:	f2c0 0301 	movt	r3, #1
    8492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8496:	89fa      	ldrh	r2, [r7, #14]
    8498:	601a      	str	r2, [r3, #0]
    849a:	e019      	b.n	84d0 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    849c:	88f9      	ldrh	r1, [r7, #6]
    849e:	f240 0280 	movw	r2, #128	; 0x80
    84a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84a6:	460b      	mov	r3, r1
    84a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84ac:	440b      	add	r3, r1
    84ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84b2:	4413      	add	r3, r2
    84b4:	f103 0310 	add.w	r3, r3, #16
    84b8:	781b      	ldrb	r3, [r3, #0]
    84ba:	461a      	mov	r2, r3
    84bc:	f64b 0344 	movw	r3, #47172	; 0xb844
    84c0:	f2c0 0301 	movt	r3, #1
    84c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    84c8:	89fa      	ldrh	r2, [r7, #14]
    84ca:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    84ce:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    84d0:	88f9      	ldrh	r1, [r7, #6]
    84d2:	f240 0280 	movw	r2, #128	; 0x80
    84d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84da:	460b      	mov	r3, r1
    84dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84e0:	440b      	add	r3, r1
    84e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84e6:	4413      	add	r3, r2
    84e8:	f103 0310 	add.w	r3, r3, #16
    84ec:	781b      	ldrb	r3, [r3, #0]
    84ee:	461a      	mov	r2, r3
    84f0:	f64b 032c 	movw	r3, #47148	; 0xb82c
    84f4:	f2c0 0301 	movt	r3, #1
    84f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    84fc:	f04f 0201 	mov.w	r2, #1
    8500:	601a      	str	r2, [r3, #0]
    }
}
    8502:	f107 0714 	add.w	r7, r7, #20
    8506:	46bd      	mov	sp, r7
    8508:	bc80      	pop	{r7}
    850a:	4770      	bx	lr

0000850c <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    850c:	b480      	push	{r7}
    850e:	b083      	sub	sp, #12
    8510:	af00      	add	r7, sp, #0
    8512:	4603      	mov	r3, r0
    8514:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8516:	88fb      	ldrh	r3, [r7, #6]
    8518:	2b01      	cmp	r3, #1
    851a:	d900      	bls.n	851e <ACE_stop_sse+0x12>
    851c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    851e:	88fb      	ldrh	r3, [r7, #6]
    8520:	2b01      	cmp	r3, #1
    8522:	d818      	bhi.n	8556 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8524:	88f9      	ldrh	r1, [r7, #6]
    8526:	f240 0280 	movw	r2, #128	; 0x80
    852a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    852e:	460b      	mov	r3, r1
    8530:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8534:	440b      	add	r3, r1
    8536:	ea4f 0383 	mov.w	r3, r3, lsl #2
    853a:	4413      	add	r3, r2
    853c:	f103 0310 	add.w	r3, r3, #16
    8540:	781b      	ldrb	r3, [r3, #0]
    8542:	461a      	mov	r2, r3
    8544:	f64b 032c 	movw	r3, #47148	; 0xb82c
    8548:	f2c0 0301 	movt	r3, #1
    854c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8550:	f04f 0200 	mov.w	r2, #0
    8554:	601a      	str	r2, [r3, #0]
    }
}
    8556:	f107 070c 	add.w	r7, r7, #12
    855a:	46bd      	mov	sp, r7
    855c:	bc80      	pop	{r7}
    855e:	4770      	bx	lr

00008560 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8560:	b480      	push	{r7}
    8562:	b083      	sub	sp, #12
    8564:	af00      	add	r7, sp, #0
    8566:	4603      	mov	r3, r0
    8568:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    856a:	88fb      	ldrh	r3, [r7, #6]
    856c:	2b01      	cmp	r3, #1
    856e:	d900      	bls.n	8572 <ACE_resume_sse+0x12>
    8570:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8572:	88fb      	ldrh	r3, [r7, #6]
    8574:	2b01      	cmp	r3, #1
    8576:	d818      	bhi.n	85aa <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8578:	88f9      	ldrh	r1, [r7, #6]
    857a:	f240 0280 	movw	r2, #128	; 0x80
    857e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8582:	460b      	mov	r3, r1
    8584:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8588:	440b      	add	r3, r1
    858a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    858e:	4413      	add	r3, r2
    8590:	f103 0310 	add.w	r3, r3, #16
    8594:	781b      	ldrb	r3, [r3, #0]
    8596:	461a      	mov	r2, r3
    8598:	f64b 032c 	movw	r3, #47148	; 0xb82c
    859c:	f2c0 0301 	movt	r3, #1
    85a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85a4:	f04f 0201 	mov.w	r2, #1
    85a8:	601a      	str	r2, [r3, #0]
    }
}
    85aa:	f107 070c 	add.w	r7, r7, #12
    85ae:	46bd      	mov	sp, r7
    85b0:	bc80      	pop	{r7}
    85b2:	4770      	bx	lr

000085b4 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    85b4:	b480      	push	{r7}
    85b6:	b083      	sub	sp, #12
    85b8:	af00      	add	r7, sp, #0
    85ba:	4603      	mov	r3, r0
    85bc:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    85be:	79fb      	ldrb	r3, [r7, #7]
    85c0:	2b14      	cmp	r3, #20
    85c2:	d900      	bls.n	85c6 <ACE_enable_sse_irq+0x12>
    85c4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    85c6:	f240 0300 	movw	r3, #0
    85ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    85ce:	f240 0200 	movw	r2, #0
    85d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    85d6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    85da:	6811      	ldr	r1, [r2, #0]
    85dc:	79fa      	ldrb	r2, [r7, #7]
    85de:	f04f 0001 	mov.w	r0, #1
    85e2:	fa00 f202 	lsl.w	r2, r0, r2
    85e6:	ea41 0202 	orr.w	r2, r1, r2
    85ea:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    85ee:	601a      	str	r2, [r3, #0]
}
    85f0:	f107 070c 	add.w	r7, r7, #12
    85f4:	46bd      	mov	sp, r7
    85f6:	bc80      	pop	{r7}
    85f8:	4770      	bx	lr
    85fa:	bf00      	nop

000085fc <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    85fc:	b480      	push	{r7}
    85fe:	b085      	sub	sp, #20
    8600:	af00      	add	r7, sp, #0
    8602:	4603      	mov	r3, r0
    8604:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8606:	79fb      	ldrb	r3, [r7, #7]
    8608:	2b14      	cmp	r3, #20
    860a:	d900      	bls.n	860e <ACE_disable_sse_irq+0x12>
    860c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    860e:	f240 0300 	movw	r3, #0
    8612:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8616:	f240 0200 	movw	r2, #0
    861a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    861e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8622:	6811      	ldr	r1, [r2, #0]
    8624:	79fa      	ldrb	r2, [r7, #7]
    8626:	f04f 0001 	mov.w	r0, #1
    862a:	fa00 f202 	lsl.w	r2, r0, r2
    862e:	ea6f 0202 	mvn.w	r2, r2
    8632:	ea01 0202 	and.w	r2, r1, r2
    8636:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    863a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    863c:	f240 0300 	movw	r3, #0
    8640:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8644:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8648:	681b      	ldr	r3, [r3, #0]
    864a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    864c:	68fb      	ldr	r3, [r7, #12]
    864e:	f103 0301 	add.w	r3, r3, #1
    8652:	60fb      	str	r3, [r7, #12]
}
    8654:	f107 0714 	add.w	r7, r7, #20
    8658:	46bd      	mov	sp, r7
    865a:	bc80      	pop	{r7}
    865c:	4770      	bx	lr
    865e:	bf00      	nop

00008660 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8660:	b480      	push	{r7}
    8662:	b085      	sub	sp, #20
    8664:	af00      	add	r7, sp, #0
    8666:	4603      	mov	r3, r0
    8668:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    866a:	79fb      	ldrb	r3, [r7, #7]
    866c:	2b14      	cmp	r3, #20
    866e:	d900      	bls.n	8672 <ACE_clear_sse_irq+0x12>
    8670:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    8672:	f240 0300 	movw	r3, #0
    8676:	f2c4 0302 	movt	r3, #16386	; 0x4002
    867a:	f240 0200 	movw	r2, #0
    867e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8682:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8686:	f102 0208 	add.w	r2, r2, #8
    868a:	6811      	ldr	r1, [r2, #0]
    868c:	79fa      	ldrb	r2, [r7, #7]
    868e:	f04f 0001 	mov.w	r0, #1
    8692:	fa00 f202 	lsl.w	r2, r0, r2
    8696:	ea41 0202 	orr.w	r2, r1, r2
    869a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    869e:	f103 0308 	add.w	r3, r3, #8
    86a2:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    86a4:	f240 0300 	movw	r3, #0
    86a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86ac:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    86b0:	f103 0308 	add.w	r3, r3, #8
    86b4:	681b      	ldr	r3, [r3, #0]
    86b6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    86b8:	68fb      	ldr	r3, [r7, #12]
    86ba:	f103 0301 	add.w	r3, r3, #1
    86be:	60fb      	str	r3, [r7, #12]
}
    86c0:	f107 0714 	add.w	r7, r7, #20
    86c4:	46bd      	mov	sp, r7
    86c6:	bc80      	pop	{r7}
    86c8:	4770      	bx	lr
    86ca:	bf00      	nop

000086cc <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    86cc:	b480      	push	{r7}
    86ce:	b083      	sub	sp, #12
    86d0:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    86d2:	f240 0300 	movw	r3, #0
    86d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86da:	685b      	ldr	r3, [r3, #4]
    86dc:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    86de:	f240 0300 	movw	r3, #0
    86e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86e6:	f240 0200 	movw	r2, #0
    86ea:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86ee:	6852      	ldr	r2, [r2, #4]
    86f0:	f022 0201 	bic.w	r2, r2, #1
    86f4:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    86f6:	f240 0300 	movw	r3, #0
    86fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86fe:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8702:	f103 0304 	add.w	r3, r3, #4
    8706:	681b      	ldr	r3, [r3, #0]
    8708:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    870a:	f240 0300 	movw	r3, #0
    870e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8712:	f240 0200 	movw	r2, #0
    8716:	f2c4 0202 	movt	r2, #16386	; 0x4002
    871a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    871e:	f102 0204 	add.w	r2, r2, #4
    8722:	6812      	ldr	r2, [r2, #0]
    8724:	f022 0201 	bic.w	r2, r2, #1
    8728:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    872c:	f103 0304 	add.w	r3, r3, #4
    8730:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    8732:	f240 0300 	movw	r3, #0
    8736:	f2c4 0302 	movt	r3, #16386	; 0x4002
    873a:	f240 0200 	movw	r2, #0
    873e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8742:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    8744:	f042 0210 	orr.w	r2, r2, #16
    8748:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    874a:	f240 0300 	movw	r3, #0
    874e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8752:	f240 0200 	movw	r2, #0
    8756:	f2c4 0202 	movt	r2, #16386	; 0x4002
    875a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    875e:	f042 0210 	orr.w	r2, r2, #16
    8762:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    8766:	f240 0300 	movw	r3, #0
    876a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    876e:	f240 0200 	movw	r2, #0
    8772:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8776:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    877a:	f042 0210 	orr.w	r2, r2, #16
    877e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8782:	f240 0300 	movw	r3, #0
    8786:	f2c4 0302 	movt	r3, #16386	; 0x4002
    878a:	f240 0200 	movw	r2, #0
    878e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8792:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8796:	f102 0210 	add.w	r2, r2, #16
    879a:	6812      	ldr	r2, [r2, #0]
    879c:	f042 0204 	orr.w	r2, r2, #4
    87a0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    87a4:	f103 0310 	add.w	r3, r3, #16
    87a8:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    87aa:	f240 0300 	movw	r3, #0
    87ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87b2:	f240 0200 	movw	r2, #0
    87b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87ba:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    87be:	f102 021c 	add.w	r2, r2, #28
    87c2:	6812      	ldr	r2, [r2, #0]
    87c4:	f042 0204 	orr.w	r2, r2, #4
    87c8:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    87cc:	f103 031c 	add.w	r3, r3, #28
    87d0:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    87d2:	f240 0300 	movw	r3, #0
    87d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87da:	f240 0200 	movw	r2, #0
    87de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87e2:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    87e6:	f102 0228 	add.w	r2, r2, #40	; 0x28
    87ea:	6812      	ldr	r2, [r2, #0]
    87ec:	f042 0204 	orr.w	r2, r2, #4
    87f0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    87f4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    87f8:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    87fa:	f240 0300 	movw	r3, #0
    87fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8802:	f240 0200 	movw	r2, #0
    8806:	f2c4 0202 	movt	r2, #16386	; 0x4002
    880a:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    880e:	6812      	ldr	r2, [r2, #0]
    8810:	f042 0204 	orr.w	r2, r2, #4
    8814:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8818:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    881a:	f240 0300 	movw	r3, #0
    881e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8822:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8826:	f103 0304 	add.w	r3, r3, #4
    882a:	687a      	ldr	r2, [r7, #4]
    882c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    882e:	f240 0300 	movw	r3, #0
    8832:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8836:	683a      	ldr	r2, [r7, #0]
    8838:	605a      	str	r2, [r3, #4]
}
    883a:	f107 070c 	add.w	r7, r7, #12
    883e:	46bd      	mov	sp, r7
    8840:	bc80      	pop	{r7}
    8842:	4770      	bx	lr

00008844 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    8844:	b480      	push	{r7}
    8846:	b083      	sub	sp, #12
    8848:	af00      	add	r7, sp, #0
    884a:	4603      	mov	r3, r0
    884c:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    884e:	79fb      	ldrb	r3, [r7, #7]
    8850:	2b02      	cmp	r3, #2
    8852:	d900      	bls.n	8856 <ACE_get_default_m_factor+0x12>
    8854:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8856:	79fa      	ldrb	r2, [r7, #7]
    8858:	f24b 03e8 	movw	r3, #45288	; 0xb0e8
    885c:	f2c0 0301 	movt	r3, #1
    8860:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8864:	b21b      	sxth	r3, r3
}
    8866:	4618      	mov	r0, r3
    8868:	f107 070c 	add.w	r7, r7, #12
    886c:	46bd      	mov	sp, r7
    886e:	bc80      	pop	{r7}
    8870:	4770      	bx	lr
    8872:	bf00      	nop

00008874 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    8874:	b480      	push	{r7}
    8876:	b083      	sub	sp, #12
    8878:	af00      	add	r7, sp, #0
    887a:	4603      	mov	r3, r0
    887c:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    887e:	79fb      	ldrb	r3, [r7, #7]
    8880:	2b02      	cmp	r3, #2
    8882:	d900      	bls.n	8886 <ACE_get_default_c_offset+0x12>
    8884:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8886:	79fb      	ldrb	r3, [r7, #7]
    8888:	f24b 02e8 	movw	r2, #45288	; 0xb0e8
    888c:	f2c0 0201 	movt	r2, #1
    8890:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8894:	4413      	add	r3, r2
    8896:	885b      	ldrh	r3, [r3, #2]
    8898:	b21b      	sxth	r3, r3
}
    889a:	4618      	mov	r0, r3
    889c:	f107 070c 	add.w	r7, r7, #12
    88a0:	46bd      	mov	sp, r7
    88a2:	bc80      	pop	{r7}
    88a4:	4770      	bx	lr
    88a6:	bf00      	nop

000088a8 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    88a8:	b5b0      	push	{r4, r5, r7, lr}
    88aa:	b092      	sub	sp, #72	; 0x48
    88ac:	af00      	add	r7, sp, #0
    88ae:	4613      	mov	r3, r2
    88b0:	4602      	mov	r2, r0
    88b2:	71fa      	strb	r2, [r7, #7]
    88b4:	460a      	mov	r2, r1
    88b6:	80ba      	strh	r2, [r7, #4]
    88b8:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    88ba:	f64b 02a4 	movw	r2, #47268	; 0xb8a4
    88be:	f2c0 0201 	movt	r2, #1
    88c2:	f107 030c 	add.w	r3, r7, #12
    88c6:	e892 0003 	ldmia.w	r2, {r0, r1}
    88ca:	6018      	str	r0, [r3, #0]
    88cc:	f103 0304 	add.w	r3, r3, #4
    88d0:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    88d2:	79fb      	ldrb	r3, [r7, #7]
    88d4:	2b02      	cmp	r3, #2
    88d6:	d900      	bls.n	88da <ACE_set_linear_transform+0x32>
    88d8:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    88da:	79fb      	ldrb	r3, [r7, #7]
    88dc:	2b02      	cmp	r3, #2
    88de:	f200 809d 	bhi.w	8a1c <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    88e2:	79fa      	ldrb	r2, [r7, #7]
    88e4:	f240 0350 	movw	r3, #80	; 0x50
    88e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    88ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    88f0:	4413      	add	r3, r2
    88f2:	791b      	ldrb	r3, [r3, #4]
    88f4:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    88f6:	7cfa      	ldrb	r2, [r7, #19]
    88f8:	f107 030c 	add.w	r3, r7, #12
    88fc:	4610      	mov	r0, r2
    88fe:	4619      	mov	r1, r3
    8900:	f000 f928 	bl	8b54 <get_calibration>
        
        m1 = calibration.m1;
    8904:	89fb      	ldrh	r3, [r7, #14]
    8906:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    890a:	8a3b      	ldrh	r3, [r7, #16]
    890c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8910:	89bb      	ldrh	r3, [r7, #12]
    8912:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8916:	88bb      	ldrh	r3, [r7, #4]
    8918:	4618      	mov	r0, r3
    891a:	f000 f883 	bl	8a24 <extend_sign>
    891e:	4604      	mov	r4, r0
    8920:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8924:	4618      	mov	r0, r3
    8926:	f000 f87d 	bl	8a24 <extend_sign>
    892a:	4603      	mov	r3, r0
    892c:	fb03 f304 	mul.w	r3, r3, r4
    8930:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8932:	69fb      	ldr	r3, [r7, #28]
    8934:	461c      	mov	r4, r3
    8936:	ea4f 75e4 	mov.w	r5, r4, asr #31
    893a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    893e:	4618      	mov	r0, r3
    8940:	f000 f870 	bl	8a24 <extend_sign>
    8944:	4603      	mov	r3, r0
    8946:	461a      	mov	r2, r3
    8948:	ea4f 73e2 	mov.w	r3, r2, asr #31
    894c:	fb02 f105 	mul.w	r1, r2, r5
    8950:	fb04 f003 	mul.w	r0, r4, r3
    8954:	4401      	add	r1, r0
    8956:	fba4 2302 	umull	r2, r3, r4, r2
    895a:	4419      	add	r1, r3
    895c:	460b      	mov	r3, r1
    895e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8962:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8966:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    896a:	f000 f8b3 	bl	8ad4 <adjust_to_16bit_ace_format>
    896e:	4603      	mov	r3, r0
    8970:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8972:	88bb      	ldrh	r3, [r7, #4]
    8974:	4618      	mov	r0, r3
    8976:	f000 f855 	bl	8a24 <extend_sign>
    897a:	4604      	mov	r4, r0
    897c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8980:	4618      	mov	r0, r3
    8982:	f000 f84f 	bl	8a24 <extend_sign>
    8986:	4603      	mov	r3, r0
    8988:	fb03 f304 	mul.w	r3, r3, r4
    898c:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    898e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8990:	461c      	mov	r4, r3
    8992:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8996:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    899a:	4618      	mov	r0, r3
    899c:	f000 f842 	bl	8a24 <extend_sign>
    89a0:	4603      	mov	r3, r0
    89a2:	461a      	mov	r2, r3
    89a4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    89a8:	fb02 f105 	mul.w	r1, r2, r5
    89ac:	fb04 f003 	mul.w	r0, r4, r3
    89b0:	4401      	add	r1, r0
    89b2:	fba4 2302 	umull	r2, r3, r4, r2
    89b6:	4419      	add	r1, r3
    89b8:	460b      	mov	r3, r1
    89ba:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    89be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    89c2:	887b      	ldrh	r3, [r7, #2]
    89c4:	4618      	mov	r0, r3
    89c6:	f000 f82d 	bl	8a24 <extend_sign>
    89ca:	4604      	mov	r4, r0
    89cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    89d0:	4618      	mov	r0, r3
    89d2:	f000 f827 	bl	8a24 <extend_sign>
    89d6:	4603      	mov	r3, r0
    89d8:	fb03 f304 	mul.w	r3, r3, r4
    89dc:	461a      	mov	r2, r3
    89de:	ea4f 73e2 	mov.w	r3, r2, asr #31
    89e2:	ea4f 4192 	mov.w	r1, r2, lsr #18
    89e6:	ea4f 3083 	mov.w	r0, r3, lsl #14
    89ea:	ea40 0101 	orr.w	r1, r0, r1
    89ee:	63f9      	str	r1, [r7, #60]	; 0x3c
    89f0:	ea4f 3382 	mov.w	r3, r2, lsl #14
    89f4:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    89f6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    89fa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    89fe:	1812      	adds	r2, r2, r0
    8a00:	eb43 0301 	adc.w	r3, r3, r1
    8a04:	4610      	mov	r0, r2
    8a06:	4619      	mov	r1, r3
    8a08:	f000 f824 	bl	8a54 <adjust_to_24bit_ace_format>
    8a0c:	4603      	mov	r3, r0
    8a0e:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8a10:	79fb      	ldrb	r3, [r7, #7]
    8a12:	4618      	mov	r0, r3
    8a14:	6979      	ldr	r1, [r7, #20]
    8a16:	69ba      	ldr	r2, [r7, #24]
    8a18:	f000 fa5c 	bl	8ed4 <write_transform_coefficients>
    }
}
    8a1c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8a20:	46bd      	mov	sp, r7
    8a22:	bdb0      	pop	{r4, r5, r7, pc}

00008a24 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8a24:	b480      	push	{r7}
    8a26:	b085      	sub	sp, #20
    8a28:	af00      	add	r7, sp, #0
    8a2a:	4603      	mov	r3, r0
    8a2c:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8a2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8a32:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8a34:	88fa      	ldrh	r2, [r7, #6]
    8a36:	68fb      	ldr	r3, [r7, #12]
    8a38:	ea82 0203 	eor.w	r2, r2, r3
    8a3c:	68fb      	ldr	r3, [r7, #12]
    8a3e:	ebc3 0302 	rsb	r3, r3, r2
    8a42:	60bb      	str	r3, [r7, #8]
    
    return y;
    8a44:	68bb      	ldr	r3, [r7, #8]
}
    8a46:	4618      	mov	r0, r3
    8a48:	f107 0714 	add.w	r7, r7, #20
    8a4c:	46bd      	mov	sp, r7
    8a4e:	bc80      	pop	{r7}
    8a50:	4770      	bx	lr
    8a52:	bf00      	nop

00008a54 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8a54:	b4b0      	push	{r4, r5, r7}
    8a56:	b089      	sub	sp, #36	; 0x24
    8a58:	af00      	add	r7, sp, #0
    8a5a:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8a5e:	f04f 30ff 	mov.w	r0, #4294967295
    8a62:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8a66:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8a6a:	f04f 0000 	mov.w	r0, #0
    8a6e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8a72:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8a76:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8a7a:	e9d7 0100 	ldrd	r0, r1, [r7]
    8a7e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8a82:	4284      	cmp	r4, r0
    8a84:	eb75 0c01 	sbcs.w	ip, r5, r1
    8a88:	da04      	bge.n	8a94 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8a8a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8a8e:	e9c7 0100 	strd	r0, r1, [r7]
    8a92:	e00b      	b.n	8aac <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8a94:	e9d7 4500 	ldrd	r4, r5, [r7]
    8a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8a9c:	4284      	cmp	r4, r0
    8a9e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8aa2:	da03      	bge.n	8aac <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8aa4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8aa8:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8aac:	6879      	ldr	r1, [r7, #4]
    8aae:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8ab2:	6838      	ldr	r0, [r7, #0]
    8ab4:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8ab8:	ea41 0202 	orr.w	r2, r1, r2
    8abc:	6879      	ldr	r1, [r7, #4]
    8abe:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8ac2:	4613      	mov	r3, r2
    8ac4:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8ac6:	68fb      	ldr	r3, [r7, #12]
}
    8ac8:	4618      	mov	r0, r3
    8aca:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8ace:	46bd      	mov	sp, r7
    8ad0:	bcb0      	pop	{r4, r5, r7}
    8ad2:	4770      	bx	lr

00008ad4 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8ad4:	b4b0      	push	{r4, r5, r7}
    8ad6:	b089      	sub	sp, #36	; 0x24
    8ad8:	af00      	add	r7, sp, #0
    8ada:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8ade:	f04f 30ff 	mov.w	r0, #4294967295
    8ae2:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8ae6:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8aea:	f04f 0000 	mov.w	r0, #0
    8aee:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8af2:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8af6:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8afa:	e9d7 0100 	ldrd	r0, r1, [r7]
    8afe:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8b02:	4284      	cmp	r4, r0
    8b04:	eb75 0c01 	sbcs.w	ip, r5, r1
    8b08:	da04      	bge.n	8b14 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8b0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8b0e:	e9c7 0100 	strd	r0, r1, [r7]
    8b12:	e00b      	b.n	8b2c <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8b14:	e9d7 4500 	ldrd	r4, r5, [r7]
    8b18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8b1c:	4284      	cmp	r4, r0
    8b1e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8b22:	da03      	bge.n	8b2c <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8b24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8b28:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8b2c:	6879      	ldr	r1, [r7, #4]
    8b2e:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8b32:	6838      	ldr	r0, [r7, #0]
    8b34:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8b38:	ea41 0202 	orr.w	r2, r1, r2
    8b3c:	6879      	ldr	r1, [r7, #4]
    8b3e:	ea4f 5321 	mov.w	r3, r1, asr #20
    8b42:	4613      	mov	r3, r2
    8b44:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8b46:	68fb      	ldr	r3, [r7, #12]
}
    8b48:	4618      	mov	r0, r3
    8b4a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8b4e:	46bd      	mov	sp, r7
    8b50:	bcb0      	pop	{r4, r5, r7}
    8b52:	4770      	bx	lr

00008b54 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8b54:	b490      	push	{r4, r7}
    8b56:	b0a4      	sub	sp, #144	; 0x90
    8b58:	af00      	add	r7, sp, #0
    8b5a:	4603      	mov	r3, r0
    8b5c:	6039      	str	r1, [r7, #0]
    8b5e:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8b60:	f04f 030f 	mov.w	r3, #15
    8b64:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8b66:	f04f 0301 	mov.w	r3, #1
    8b6a:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8b6c:	f04f 0301 	mov.w	r3, #1
    8b70:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8b72:	f64b 0354 	movw	r3, #47188	; 0xb854
    8b76:	f2c0 0301 	movt	r3, #1
    8b7a:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8b7e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8b80:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8b84:	f04f 0300 	mov.w	r3, #0
    8b88:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8b8a:	79fa      	ldrb	r2, [r7, #7]
    8b8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8b8e:	ea02 0303 	and.w	r3, r2, r3
    8b92:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8b96:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8b9a:	4413      	add	r3, r2
    8b9c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8ba0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8ba4:	79fb      	ldrb	r3, [r7, #7]
    8ba6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8baa:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8bae:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8bb2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8bb6:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8bb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8bba:	2b04      	cmp	r3, #4
    8bbc:	d906      	bls.n	8bcc <get_calibration+0x78>
    8bbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8bc0:	2b08      	cmp	r3, #8
    8bc2:	d803      	bhi.n	8bcc <get_calibration+0x78>
    8bc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8bc6:	f103 0301 	add.w	r3, r3, #1
    8bca:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8bcc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8bd0:	2b05      	cmp	r3, #5
    8bd2:	f200 8151 	bhi.w	8e78 <get_calibration+0x324>
    8bd6:	a201      	add	r2, pc, #4	; (adr r2, 8bdc <get_calibration+0x88>)
    8bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8bdc:	00008bf5 	.word	0x00008bf5
    8be0:	00008c43 	.word	0x00008c43
    8be4:	00008c99 	.word	0x00008c99
    8be8:	00008cff 	.word	0x00008cff
    8bec:	00008d71 	.word	0x00008d71
    8bf0:	00008dd9 	.word	0x00008dd9
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8bf4:	f240 0200 	movw	r2, #0
    8bf8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8bfc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8bfe:	460b      	mov	r3, r1
    8c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c04:	440b      	add	r3, r1
    8c06:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8c0a:	4413      	add	r3, r2
    8c0c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8c10:	791b      	ldrb	r3, [r3, #4]
    8c12:	b2db      	uxtb	r3, r3
    8c14:	f003 0306 	and.w	r3, r3, #6
    8c18:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8c1c:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8c1e:	f64b 0350 	movw	r3, #47184	; 0xb850
    8c22:	f2c0 0301 	movt	r3, #1
    8c26:	681b      	ldr	r3, [r3, #0]
    8c28:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8c2c:	461a      	mov	r2, r3
    8c2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8c30:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8c34:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8c36:	440b      	add	r3, r1
    8c38:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8c3c:	4413      	add	r3, r2
    8c3e:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8c40:	e122      	b.n	8e88 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8c42:	f240 0200 	movw	r2, #0
    8c46:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8c4a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8c4c:	460b      	mov	r3, r1
    8c4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c52:	440b      	add	r3, r1
    8c54:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8c58:	4413      	add	r3, r2
    8c5a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8c5e:	791b      	ldrb	r3, [r3, #4]
    8c60:	b2db      	uxtb	r3, r3
    8c62:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8c66:	ea4f 1353 	mov.w	r3, r3, lsr #5
    8c6a:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    8c6c:	f64b 0350 	movw	r3, #47184	; 0xb850
    8c70:	f2c0 0301 	movt	r3, #1
    8c74:	681b      	ldr	r3, [r3, #0]
    8c76:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8c7a:	461a      	mov	r2, r3
    8c7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8c7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c82:	f103 0301 	add.w	r3, r3, #1
    8c86:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8c8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8c8c:	440b      	add	r3, r1
    8c8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8c92:	4413      	add	r3, r2
    8c94:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8c96:	e0f7      	b.n	8e88 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    8c98:	f240 0200 	movw	r2, #0
    8c9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ca0:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8ca2:	460b      	mov	r3, r1
    8ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ca8:	440b      	add	r3, r1
    8caa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8cae:	4413      	add	r3, r2
    8cb0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8cb4:	7a1b      	ldrb	r3, [r3, #8]
    8cb6:	b2db      	uxtb	r3, r3
    8cb8:	461a      	mov	r2, r3
    8cba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8cbc:	ea02 0303 	and.w	r3, r2, r3
    8cc0:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    8cc2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8cc4:	2b00      	cmp	r3, #0
    8cc6:	d10c      	bne.n	8ce2 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    8cc8:	f64b 0350 	movw	r3, #47184	; 0xb850
    8ccc:	f2c0 0301 	movt	r3, #1
    8cd0:	681b      	ldr	r3, [r3, #0]
    8cd2:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    8cd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8cd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8cdc:	4413      	add	r3, r2
    8cde:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    8ce0:	e0d2      	b.n	8e88 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    8ce2:	f64b 0350 	movw	r3, #47184	; 0xb850
    8ce6:	f2c0 0301 	movt	r3, #1
    8cea:	681b      	ldr	r3, [r3, #0]
    8cec:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8cf0:	461a      	mov	r2, r3
    8cf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8cf4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8cf8:	4413      	add	r3, r2
    8cfa:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8cfc:	e0c4      	b.n	8e88 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    8cfe:	f240 0200 	movw	r2, #0
    8d02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d06:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d08:	460b      	mov	r3, r1
    8d0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d0e:	440b      	add	r3, r1
    8d10:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d14:	4413      	add	r3, r2
    8d16:	f503 730a 	add.w	r3, r3, #552	; 0x228
    8d1a:	791b      	ldrb	r3, [r3, #4]
    8d1c:	b2db      	uxtb	r3, r3
    8d1e:	461a      	mov	r2, r3
    8d20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    8d22:	ea02 0303 	and.w	r3, r2, r3
    8d26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    8d2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    8d2e:	2b00      	cmp	r3, #0
    8d30:	d10c      	bne.n	8d4c <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    8d32:	f64b 0350 	movw	r3, #47184	; 0xb850
    8d36:	f2c0 0301 	movt	r3, #1
    8d3a:	681b      	ldr	r3, [r3, #0]
    8d3c:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    8d40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8d42:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d46:	4413      	add	r3, r2
    8d48:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    8d4a:	e09d      	b.n	8e88 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    8d4c:	f64b 0350 	movw	r3, #47184	; 0xb850
    8d50:	f2c0 0301 	movt	r3, #1
    8d54:	681b      	ldr	r3, [r3, #0]
    8d56:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8d5a:	461a      	mov	r2, r3
    8d5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8d5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d62:	f103 0301 	add.w	r3, r3, #1
    8d66:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d6a:	4413      	add	r3, r2
    8d6c:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8d6e:	e08b      	b.n	8e88 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    8d70:	f64b 0364 	movw	r3, #47204	; 0xb864
    8d74:	f2c0 0301 	movt	r3, #1
    8d78:	f107 0c08 	add.w	ip, r7, #8
    8d7c:	461c      	mov	r4, r3
    8d7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d86:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8d8c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8d90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    8d94:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    8d98:	79fa      	ldrb	r2, [r7, #7]
    8d9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8d9c:	ea02 0303 	and.w	r3, r2, r3
    8da0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8da4:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8da8:	4413      	add	r3, r2
    8daa:	f853 3c88 	ldr.w	r3, [r3, #-136]
    8dae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    8db2:	f64b 0350 	movw	r3, #47184	; 0xb850
    8db6:	f2c0 0301 	movt	r3, #1
    8dba:	681b      	ldr	r3, [r3, #0]
    8dbc:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    8dc0:	461a      	mov	r2, r3
    8dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8dc4:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8dcc:	440b      	add	r3, r1
    8dce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8dd2:	4413      	add	r3, r2
    8dd4:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8dd6:	e057      	b.n	8e88 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    8dd8:	f240 0200 	movw	r2, #0
    8ddc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8de0:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8de2:	460b      	mov	r3, r1
    8de4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8de8:	440b      	add	r3, r1
    8dea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8dee:	4413      	add	r3, r2
    8df0:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8df4:	791b      	ldrb	r3, [r3, #4]
    8df6:	b2db      	uxtb	r3, r3
    8df8:	f003 0301 	and.w	r3, r3, #1
    8dfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    8e00:	f240 0200 	movw	r2, #0
    8e04:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e08:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8e0a:	460b      	mov	r3, r1
    8e0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e10:	440b      	add	r3, r1
    8e12:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8e16:	4413      	add	r3, r2
    8e18:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8e1c:	791b      	ldrb	r3, [r3, #4]
    8e1e:	b2db      	uxtb	r3, r3
    8e20:	f003 0302 	and.w	r3, r3, #2
    8e24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    8e28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8e2c:	2b00      	cmp	r3, #0
    8e2e:	d003      	beq.n	8e38 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    8e30:	f04f 0301 	mov.w	r3, #1
    8e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    8e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8e3c:	2b00      	cmp	r3, #0
    8e3e:	d003      	beq.n	8e48 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    8e40:	f04f 0301 	mov.w	r3, #1
    8e44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    8e48:	f64b 0350 	movw	r3, #47184	; 0xb850
    8e4c:	f2c0 0301 	movt	r3, #1
    8e50:	681b      	ldr	r3, [r3, #0]
    8e52:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    8e56:	461a      	mov	r2, r3
    8e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8e5a:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8e5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8e62:	440b      	add	r3, r1
    8e64:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8e68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8e6c:	440b      	add	r3, r1
    8e6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e72:	4413      	add	r3, r2
    8e74:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8e76:	e007      	b.n	8e88 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    8e78:	683b      	ldr	r3, [r7, #0]
    8e7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8e7e:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    8e80:	683b      	ldr	r3, [r7, #0]
    8e82:	f04f 0200 	mov.w	r2, #0
    8e86:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    8e88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e8a:	2b00      	cmp	r3, #0
    8e8c:	d007      	beq.n	8e9e <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    8e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e90:	881a      	ldrh	r2, [r3, #0]
    8e92:	683b      	ldr	r3, [r7, #0]
    8e94:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    8e96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8e98:	885a      	ldrh	r2, [r3, #2]
    8e9a:	683b      	ldr	r3, [r7, #0]
    8e9c:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    8e9e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    8ea0:	f24b 03a4 	movw	r3, #45220	; 0xb0a4
    8ea4:	f2c0 0301 	movt	r3, #1
    8ea8:	5c9b      	ldrb	r3, [r3, r2]
    8eaa:	2b00      	cmp	r3, #0
    8eac:	d008      	beq.n	8ec0 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    8eae:	f64b 0350 	movw	r3, #47184	; 0xb850
    8eb2:	f2c0 0301 	movt	r3, #1
    8eb6:	681b      	ldr	r3, [r3, #0]
    8eb8:	8b9a      	ldrh	r2, [r3, #28]
    8eba:	683b      	ldr	r3, [r7, #0]
    8ebc:	801a      	strh	r2, [r3, #0]
    8ebe:	e003      	b.n	8ec8 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    8ec0:	683b      	ldr	r3, [r7, #0]
    8ec2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8ec6:	801a      	strh	r2, [r3, #0]
    }
}
    8ec8:	f107 0790 	add.w	r7, r7, #144	; 0x90
    8ecc:	46bd      	mov	sp, r7
    8ece:	bc90      	pop	{r4, r7}
    8ed0:	4770      	bx	lr
    8ed2:	bf00      	nop

00008ed4 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    8ed4:	b480      	push	{r7}
    8ed6:	b087      	sub	sp, #28
    8ed8:	af00      	add	r7, sp, #0
    8eda:	4603      	mov	r3, r0
    8edc:	60b9      	str	r1, [r7, #8]
    8ede:	607a      	str	r2, [r7, #4]
    8ee0:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    8ee2:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    8ee6:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8ee8:	7bfa      	ldrb	r2, [r7, #15]
    8eea:	f24b 03e8 	movw	r3, #45288	; 0xb0e8
    8eee:	f2c0 0301 	movt	r3, #1
    8ef2:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8ef6:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8ef8:	7bfb      	ldrb	r3, [r7, #15]
    8efa:	f24b 02e8 	movw	r2, #45288	; 0xb0e8
    8efe:	f2c0 0201 	movt	r2, #1
    8f02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8f06:	4413      	add	r3, r2
    8f08:	885b      	ldrh	r3, [r3, #2]
    8f0a:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    8f0c:	f240 0300 	movw	r3, #0
    8f10:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8f14:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    8f16:	f240 0200 	movw	r2, #0
    8f1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8f1e:	8a39      	ldrh	r1, [r7, #16]
    8f20:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    8f24:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    8f28:	697a      	ldr	r2, [r7, #20]
    8f2a:	ea01 0102 	and.w	r1, r1, r2
    8f2e:	68ba      	ldr	r2, [r7, #8]
    8f30:	ea4f 2212 	mov.w	r2, r2, lsr #8
    8f34:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    8f38:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    8f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    8f40:	f240 0300 	movw	r3, #0
    8f44:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8f48:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    8f4a:	f240 0200 	movw	r2, #0
    8f4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8f52:	8a79      	ldrh	r1, [r7, #18]
    8f54:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    8f58:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    8f5c:	697a      	ldr	r2, [r7, #20]
    8f5e:	ea01 0102 	and.w	r1, r1, r2
    8f62:	687a      	ldr	r2, [r7, #4]
    8f64:	ea4f 2212 	mov.w	r2, r2, lsr #8
    8f68:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    8f6c:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    8f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    8f74:	f107 071c 	add.w	r7, r7, #28
    8f78:	46bd      	mov	sp, r7
    8f7a:	bc80      	pop	{r7}
    8f7c:	4770      	bx	lr
    8f7e:	bf00      	nop

00008f80 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    8f80:	b580      	push	{r7, lr}
    8f82:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    8f84:	f7fe fcfe 	bl	7984 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    8f88:	f7fd ffce 	bl	6f28 <ace_init_convert>
}
    8f8c:	bd80      	pop	{r7, pc}
    8f8e:	bf00      	nop

00008f90 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    8f90:	b480      	push	{r7}
    8f92:	b083      	sub	sp, #12
    8f94:	af00      	add	r7, sp, #0
    8f96:	4603      	mov	r3, r0
    8f98:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    8f9a:	f240 0300 	movw	r3, #0
    8f9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8fa2:	79fa      	ldrb	r2, [r7, #7]
    8fa4:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    8fa8:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    8fac:	b2d2      	uxtb	r2, r2
    8fae:	651a      	str	r2, [r3, #80]	; 0x50
}
    8fb0:	f107 070c 	add.w	r7, r7, #12
    8fb4:	46bd      	mov	sp, r7
    8fb6:	bc80      	pop	{r7}
    8fb8:	4770      	bx	lr
    8fba:	bf00      	nop

00008fbc <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    8fbc:	b480      	push	{r7}
    8fbe:	b085      	sub	sp, #20
    8fc0:	af00      	add	r7, sp, #0
    8fc2:	4603      	mov	r3, r0
    8fc4:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    8fc6:	f04f 0300 	mov.w	r3, #0
    8fca:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    8fcc:	79fb      	ldrb	r3, [r7, #7]
    8fce:	2b02      	cmp	r3, #2
    8fd0:	d900      	bls.n	8fd4 <ACE_get_adc_result+0x18>
    8fd2:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    8fd4:	79fb      	ldrb	r3, [r7, #7]
    8fd6:	2b02      	cmp	r3, #2
    8fd8:	d81b      	bhi.n	9012 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    8fda:	79fa      	ldrb	r2, [r7, #7]
    8fdc:	f64b 03ac 	movw	r3, #47276	; 0xb8ac
    8fe0:	f2c0 0301 	movt	r3, #1
    8fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8fe8:	681b      	ldr	r3, [r3, #0]
    8fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    8fee:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    8ff0:	68fb      	ldr	r3, [r7, #12]
    8ff2:	2b00      	cmp	r3, #0
    8ff4:	d0f1      	beq.n	8fda <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    8ff6:	79fa      	ldrb	r2, [r7, #7]
    8ff8:	f64b 03ac 	movw	r3, #47276	; 0xb8ac
    8ffc:	f2c0 0301 	movt	r3, #1
    9000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9004:	681b      	ldr	r3, [r3, #0]
    9006:	b29b      	uxth	r3, r3
    9008:	ea4f 5303 	mov.w	r3, r3, lsl #20
    900c:	ea4f 5313 	mov.w	r3, r3, lsr #20
    9010:	817b      	strh	r3, [r7, #10]
    }
    return result;
    9012:	897b      	ldrh	r3, [r7, #10]
}
    9014:	4618      	mov	r0, r3
    9016:	f107 0714 	add.w	r7, r7, #20
    901a:	46bd      	mov	sp, r7
    901c:	bc80      	pop	{r7}
    901e:	4770      	bx	lr

00009020 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    9020:	b490      	push	{r4, r7}
    9022:	b086      	sub	sp, #24
    9024:	af00      	add	r7, sp, #0
    9026:	71f8      	strb	r0, [r7, #7]
    9028:	71b9      	strb	r1, [r7, #6]
    902a:	717a      	strb	r2, [r7, #5]
    902c:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    902e:	79fb      	ldrb	r3, [r7, #7]
    9030:	2b02      	cmp	r3, #2
    9032:	d900      	bls.n	9036 <ACE_configure_sdd+0x16>
    9034:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9036:	79fb      	ldrb	r3, [r7, #7]
    9038:	2b02      	cmp	r3, #2
    903a:	f200 80bc 	bhi.w	91b6 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    903e:	f64b 02f8 	movw	r2, #47352	; 0xb8f8
    9042:	f2c0 0201 	movt	r2, #1
    9046:	f107 030c 	add.w	r3, r7, #12
    904a:	6812      	ldr	r2, [r2, #0]
    904c:	4611      	mov	r1, r2
    904e:	8019      	strh	r1, [r3, #0]
    9050:	f103 0302 	add.w	r3, r3, #2
    9054:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9058:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    905a:	f04f 0301 	mov.w	r3, #1
    905e:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    9060:	f04f 0300 	mov.w	r3, #0
    9064:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    9066:	79fb      	ldrb	r3, [r7, #7]
    9068:	f107 0218 	add.w	r2, r7, #24
    906c:	4413      	add	r3, r2
    906e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    9072:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9074:	f240 0300 	movw	r3, #0
    9078:	f2c4 0302 	movt	r3, #16386	; 0x4002
    907c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9080:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9082:	f240 0300 	movw	r3, #0
    9086:	f2c4 0302 	movt	r3, #16386	; 0x4002
    908a:	f04f 0200 	mov.w	r2, #0
    908e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    9092:	f240 0200 	movw	r2, #0
    9096:	f2c4 0202 	movt	r2, #16386	; 0x4002
    909a:	7c79      	ldrb	r1, [r7, #17]
    909c:	460b      	mov	r3, r1
    909e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    90a2:	440b      	add	r3, r1
    90a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    90a8:	4413      	add	r3, r2
    90aa:	f503 7306 	add.w	r3, r3, #536	; 0x218
    90ae:	797a      	ldrb	r2, [r7, #5]
    90b0:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    90b2:	797b      	ldrb	r3, [r7, #5]
    90b4:	f003 0301 	and.w	r3, r3, #1
    90b8:	b2db      	uxtb	r3, r3
    90ba:	2b00      	cmp	r3, #0
    90bc:	d002      	beq.n	90c4 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    90be:	f04f 0300 	mov.w	r3, #0
    90c2:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    90c4:	797b      	ldrb	r3, [r7, #5]
    90c6:	f003 0302 	and.w	r3, r3, #2
    90ca:	2b00      	cmp	r3, #0
    90cc:	d002      	beq.n	90d4 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    90ce:	f04f 0301 	mov.w	r3, #1
    90d2:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    90d4:	f240 0200 	movw	r2, #0
    90d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    90dc:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    90de:	f64b 03e8 	movw	r3, #47336	; 0xb8e8
    90e2:	f2c0 0301 	movt	r3, #1
    90e6:	681b      	ldr	r3, [r3, #0]
    90e8:	79fc      	ldrb	r4, [r7, #7]
    90ea:	f897 c012 	ldrb.w	ip, [r7, #18]
    90ee:	7cf8      	ldrb	r0, [r7, #19]
    90f0:	ea4f 0444 	mov.w	r4, r4, lsl #1
    90f4:	44a4      	add	ip, r4
    90f6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    90fa:	4460      	add	r0, ip
    90fc:	4403      	add	r3, r0
    90fe:	f103 0380 	add.w	r3, r3, #128	; 0x80
    9102:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9104:	460b      	mov	r3, r1
    9106:	ea4f 0343 	mov.w	r3, r3, lsl #1
    910a:	440b      	add	r3, r1
    910c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9110:	4413      	add	r3, r2
    9112:	f503 7304 	add.w	r3, r3, #528	; 0x210
    9116:	4602      	mov	r2, r0
    9118:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    911a:	f240 0300 	movw	r3, #0
    911e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9122:	697a      	ldr	r2, [r7, #20]
    9124:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    9128:	79fa      	ldrb	r2, [r7, #7]
    912a:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    912e:	f2c0 0301 	movt	r3, #1
    9132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9136:	79ba      	ldrb	r2, [r7, #6]
    9138:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    913a:	79fa      	ldrb	r2, [r7, #7]
    913c:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    9140:	f2c0 0301 	movt	r3, #1
    9144:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9148:	79f9      	ldrb	r1, [r7, #7]
    914a:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    914e:	f2c0 0301 	movt	r3, #1
    9152:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9156:	681b      	ldr	r3, [r3, #0]
    9158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    915c:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    915e:	793b      	ldrb	r3, [r7, #4]
    9160:	2b00      	cmp	r3, #0
    9162:	d115      	bne.n	9190 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    9164:	f240 0300 	movw	r3, #0
    9168:	f2c4 0302 	movt	r3, #16386	; 0x4002
    916c:	f240 0200 	movw	r2, #0
    9170:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9174:	6911      	ldr	r1, [r2, #16]
    9176:	79f8      	ldrb	r0, [r7, #7]
    9178:	f64b 02c4 	movw	r2, #47300	; 0xb8c4
    917c:	f2c0 0201 	movt	r2, #1
    9180:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9184:	ea6f 0202 	mvn.w	r2, r2
    9188:	ea01 0202 	and.w	r2, r1, r2
    918c:	611a      	str	r2, [r3, #16]
    918e:	e012      	b.n	91b6 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    9190:	f240 0300 	movw	r3, #0
    9194:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9198:	f240 0200 	movw	r2, #0
    919c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    91a0:	6911      	ldr	r1, [r2, #16]
    91a2:	79f8      	ldrb	r0, [r7, #7]
    91a4:	f64b 02c4 	movw	r2, #47300	; 0xb8c4
    91a8:	f2c0 0201 	movt	r2, #1
    91ac:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    91b0:	ea41 0202 	orr.w	r2, r1, r2
    91b4:	611a      	str	r2, [r3, #16]
        }
    }
}
    91b6:	f107 0718 	add.w	r7, r7, #24
    91ba:	46bd      	mov	sp, r7
    91bc:	bc90      	pop	{r4, r7}
    91be:	4770      	bx	lr

000091c0 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    91c0:	b480      	push	{r7}
    91c2:	b083      	sub	sp, #12
    91c4:	af00      	add	r7, sp, #0
    91c6:	4603      	mov	r3, r0
    91c8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    91ca:	79fb      	ldrb	r3, [r7, #7]
    91cc:	2b02      	cmp	r3, #2
    91ce:	d900      	bls.n	91d2 <ACE_enable_sdd+0x12>
    91d0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    91d2:	79fb      	ldrb	r3, [r7, #7]
    91d4:	2b02      	cmp	r3, #2
    91d6:	d811      	bhi.n	91fc <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    91d8:	79fa      	ldrb	r2, [r7, #7]
    91da:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    91de:	f2c0 0301 	movt	r3, #1
    91e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    91e6:	79f9      	ldrb	r1, [r7, #7]
    91e8:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    91ec:	f2c0 0301 	movt	r3, #1
    91f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    91f4:	681b      	ldr	r3, [r3, #0]
    91f6:	f043 0320 	orr.w	r3, r3, #32
    91fa:	6013      	str	r3, [r2, #0]
    }
}
    91fc:	f107 070c 	add.w	r7, r7, #12
    9200:	46bd      	mov	sp, r7
    9202:	bc80      	pop	{r7}
    9204:	4770      	bx	lr
    9206:	bf00      	nop

00009208 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    9208:	b480      	push	{r7}
    920a:	b083      	sub	sp, #12
    920c:	af00      	add	r7, sp, #0
    920e:	4603      	mov	r3, r0
    9210:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9212:	79fb      	ldrb	r3, [r7, #7]
    9214:	2b02      	cmp	r3, #2
    9216:	d900      	bls.n	921a <ACE_disable_sdd+0x12>
    9218:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    921a:	79fb      	ldrb	r3, [r7, #7]
    921c:	2b02      	cmp	r3, #2
    921e:	d811      	bhi.n	9244 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    9220:	79fa      	ldrb	r2, [r7, #7]
    9222:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    9226:	f2c0 0301 	movt	r3, #1
    922a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    922e:	79f9      	ldrb	r1, [r7, #7]
    9230:	f64b 03b8 	movw	r3, #47288	; 0xb8b8
    9234:	f2c0 0301 	movt	r3, #1
    9238:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    923c:	681b      	ldr	r3, [r3, #0]
    923e:	f023 0320 	bic.w	r3, r3, #32
    9242:	6013      	str	r3, [r2, #0]
    }
}
    9244:	f107 070c 	add.w	r7, r7, #12
    9248:	46bd      	mov	sp, r7
    924a:	bc80      	pop	{r7}
    924c:	4770      	bx	lr
    924e:	bf00      	nop

00009250 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    9250:	b480      	push	{r7}
    9252:	b083      	sub	sp, #12
    9254:	af00      	add	r7, sp, #0
    9256:	4603      	mov	r3, r0
    9258:	6039      	str	r1, [r7, #0]
    925a:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    925c:	79fb      	ldrb	r3, [r7, #7]
    925e:	2b02      	cmp	r3, #2
    9260:	d900      	bls.n	9264 <ACE_set_sdd_value+0x14>
    9262:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9264:	79fb      	ldrb	r3, [r7, #7]
    9266:	2b02      	cmp	r3, #2
    9268:	d813      	bhi.n	9292 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    926a:	79fa      	ldrb	r2, [r7, #7]
    926c:	f64b 03dc 	movw	r3, #47324	; 0xb8dc
    9270:	f2c0 0301 	movt	r3, #1
    9274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9278:	683a      	ldr	r2, [r7, #0]
    927a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    927e:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    9280:	79fa      	ldrb	r2, [r7, #7]
    9282:	f64b 03d0 	movw	r3, #47312	; 0xb8d0
    9286:	f2c0 0301 	movt	r3, #1
    928a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    928e:	683a      	ldr	r2, [r7, #0]
    9290:	601a      	str	r2, [r3, #0]
    }
}
    9292:	f107 070c 	add.w	r7, r7, #12
    9296:	46bd      	mov	sp, r7
    9298:	bc80      	pop	{r7}
    929a:	4770      	bx	lr

0000929c <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    929c:	b480      	push	{r7}
    929e:	b087      	sub	sp, #28
    92a0:	af00      	add	r7, sp, #0
    92a2:	60f8      	str	r0, [r7, #12]
    92a4:	60b9      	str	r1, [r7, #8]
    92a6:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    92a8:	f240 0300 	movw	r3, #0
    92ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92b0:	691b      	ldr	r3, [r3, #16]
    92b2:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    92b4:	68fb      	ldr	r3, [r7, #12]
    92b6:	f1b3 3fff 	cmp.w	r3, #4294967295
    92ba:	d012      	beq.n	92e2 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    92bc:	f240 0300 	movw	r3, #0
    92c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92c4:	68fa      	ldr	r2, [r7, #12]
    92c6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    92ca:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    92cc:	f240 0300 	movw	r3, #0
    92d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92d4:	68fa      	ldr	r2, [r7, #12]
    92d6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    92da:	697b      	ldr	r3, [r7, #20]
    92dc:	f043 0301 	orr.w	r3, r3, #1
    92e0:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    92e2:	68bb      	ldr	r3, [r7, #8]
    92e4:	f1b3 3fff 	cmp.w	r3, #4294967295
    92e8:	d013      	beq.n	9312 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    92ea:	f240 0300 	movw	r3, #0
    92ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92f2:	68ba      	ldr	r2, [r7, #8]
    92f4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    92f8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    92fc:	f240 0300 	movw	r3, #0
    9300:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9304:	68ba      	ldr	r2, [r7, #8]
    9306:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    930a:	697b      	ldr	r3, [r7, #20]
    930c:	f043 0302 	orr.w	r3, r3, #2
    9310:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    9312:	687b      	ldr	r3, [r7, #4]
    9314:	f1b3 3fff 	cmp.w	r3, #4294967295
    9318:	d01c      	beq.n	9354 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    931a:	f240 0300 	movw	r3, #0
    931e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9322:	687a      	ldr	r2, [r7, #4]
    9324:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9328:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    932c:	f240 0300 	movw	r3, #0
    9330:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9334:	687a      	ldr	r2, [r7, #4]
    9336:	ea4f 2212 	mov.w	r2, r2, lsr #8
    933a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    933e:	f240 0300 	movw	r3, #0
    9342:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9346:	687a      	ldr	r2, [r7, #4]
    9348:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    934c:	697b      	ldr	r3, [r7, #20]
    934e:	f043 0304 	orr.w	r3, r3, #4
    9352:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    9354:	f240 0300 	movw	r3, #0
    9358:	f2c4 0302 	movt	r3, #16386	; 0x4002
    935c:	697a      	ldr	r2, [r7, #20]
    935e:	611a      	str	r2, [r3, #16]
}
    9360:	f107 071c 	add.w	r7, r7, #28
    9364:	46bd      	mov	sp, r7
    9366:	bc80      	pop	{r7}
    9368:	4770      	bx	lr
    936a:	bf00      	nop

0000936c <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    936c:	b480      	push	{r7}
    936e:	b087      	sub	sp, #28
    9370:	af00      	add	r7, sp, #0
    9372:	4602      	mov	r2, r0
    9374:	460b      	mov	r3, r1
    9376:	71fa      	strb	r2, [r7, #7]
    9378:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    937a:	79fb      	ldrb	r3, [r7, #7]
    937c:	f003 0301 	and.w	r3, r3, #1
    9380:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9382:	79fb      	ldrb	r3, [r7, #7]
    9384:	2b09      	cmp	r3, #9
    9386:	d900      	bls.n	938a <ACE_set_comp_reference+0x1e>
    9388:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    938a:	79bb      	ldrb	r3, [r7, #6]
    938c:	2b03      	cmp	r3, #3
    938e:	d900      	bls.n	9392 <ACE_set_comp_reference+0x26>
    9390:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    9392:	693b      	ldr	r3, [r7, #16]
    9394:	2b00      	cmp	r3, #0
    9396:	d100      	bne.n	939a <ACE_set_comp_reference+0x2e>
    9398:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    939a:	79fb      	ldrb	r3, [r7, #7]
    939c:	2b09      	cmp	r3, #9
    939e:	f200 80b9 	bhi.w	9514 <ACE_set_comp_reference+0x1a8>
    93a2:	79bb      	ldrb	r3, [r7, #6]
    93a4:	2b03      	cmp	r3, #3
    93a6:	f200 80b5 	bhi.w	9514 <ACE_set_comp_reference+0x1a8>
    93aa:	693b      	ldr	r3, [r7, #16]
    93ac:	2b00      	cmp	r3, #0
    93ae:	f000 80b1 	beq.w	9514 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    93b2:	79fa      	ldrb	r2, [r7, #7]
    93b4:	f64b 03ec 	movw	r3, #47340	; 0xb8ec
    93b8:	f2c0 0301 	movt	r3, #1
    93bc:	5c9b      	ldrb	r3, [r3, r2]
    93be:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    93c0:	f240 0300 	movw	r3, #0
    93c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93c8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    93cc:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    93ce:	f240 0300 	movw	r3, #0
    93d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93d6:	f04f 0200 	mov.w	r2, #0
    93da:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    93de:	79bb      	ldrb	r3, [r7, #6]
    93e0:	2b03      	cmp	r3, #3
    93e2:	d146      	bne.n	9472 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    93e4:	f240 0100 	movw	r1, #0
    93e8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    93ec:	7bf8      	ldrb	r0, [r7, #15]
    93ee:	f240 0200 	movw	r2, #0
    93f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    93f6:	f897 c00f 	ldrb.w	ip, [r7, #15]
    93fa:	4663      	mov	r3, ip
    93fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9400:	4463      	add	r3, ip
    9402:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9406:	4413      	add	r3, r2
    9408:	f503 730a 	add.w	r3, r3, #552	; 0x228
    940c:	791b      	ldrb	r3, [r3, #4]
    940e:	b2db      	uxtb	r3, r3
    9410:	461a      	mov	r2, r3
    9412:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    9416:	4603      	mov	r3, r0
    9418:	ea4f 0343 	mov.w	r3, r3, lsl #1
    941c:	4403      	add	r3, r0
    941e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9422:	440b      	add	r3, r1
    9424:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9428:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    942a:	f240 0100 	movw	r1, #0
    942e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9432:	7bf8      	ldrb	r0, [r7, #15]
    9434:	f240 0200 	movw	r2, #0
    9438:	f2c4 0202 	movt	r2, #16386	; 0x4002
    943c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9440:	4663      	mov	r3, ip
    9442:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9446:	4463      	add	r3, ip
    9448:	ea4f 1303 	mov.w	r3, r3, lsl #4
    944c:	4413      	add	r3, r2
    944e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9452:	7a1b      	ldrb	r3, [r3, #8]
    9454:	b2db      	uxtb	r3, r3
    9456:	461a      	mov	r2, r3
    9458:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    945c:	4603      	mov	r3, r0
    945e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9462:	4403      	add	r3, r0
    9464:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9468:	440b      	add	r3, r1
    946a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    946e:	721a      	strb	r2, [r3, #8]
    9470:	e049      	b.n	9506 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    9472:	f240 0200 	movw	r2, #0
    9476:	f2c4 0202 	movt	r2, #16386	; 0x4002
    947a:	7bf8      	ldrb	r0, [r7, #15]
    947c:	f240 0100 	movw	r1, #0
    9480:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9484:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9488:	4663      	mov	r3, ip
    948a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    948e:	4463      	add	r3, ip
    9490:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9494:	440b      	add	r3, r1
    9496:	f503 730a 	add.w	r3, r3, #552	; 0x228
    949a:	791b      	ldrb	r3, [r3, #4]
    949c:	b2db      	uxtb	r3, r3
    949e:	f043 0320 	orr.w	r3, r3, #32
    94a2:	b2d9      	uxtb	r1, r3
    94a4:	4603      	mov	r3, r0
    94a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94aa:	4403      	add	r3, r0
    94ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94b0:	4413      	add	r3, r2
    94b2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    94b6:	460a      	mov	r2, r1
    94b8:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    94ba:	f240 0200 	movw	r2, #0
    94be:	f2c4 0202 	movt	r2, #16386	; 0x4002
    94c2:	7bf8      	ldrb	r0, [r7, #15]
    94c4:	f240 0100 	movw	r1, #0
    94c8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    94cc:	f897 c00f 	ldrb.w	ip, [r7, #15]
    94d0:	4663      	mov	r3, ip
    94d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94d6:	4463      	add	r3, ip
    94d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94dc:	440b      	add	r3, r1
    94de:	f503 730a 	add.w	r3, r3, #552	; 0x228
    94e2:	7a1b      	ldrb	r3, [r3, #8]
    94e4:	b2db      	uxtb	r3, r3
    94e6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    94ea:	79b9      	ldrb	r1, [r7, #6]
    94ec:	440b      	add	r3, r1
    94ee:	b2d9      	uxtb	r1, r3
    94f0:	4603      	mov	r3, r0
    94f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94f6:	4403      	add	r3, r0
    94f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94fc:	4413      	add	r3, r2
    94fe:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9502:	460a      	mov	r2, r1
    9504:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9506:	f240 0300 	movw	r3, #0
    950a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    950e:	697a      	ldr	r2, [r7, #20]
    9510:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9514:	f107 071c 	add.w	r7, r7, #28
    9518:	46bd      	mov	sp, r7
    951a:	bc80      	pop	{r7}
    951c:	4770      	bx	lr
    951e:	bf00      	nop

00009520 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    9520:	b480      	push	{r7}
    9522:	b087      	sub	sp, #28
    9524:	af00      	add	r7, sp, #0
    9526:	4602      	mov	r2, r0
    9528:	460b      	mov	r3, r1
    952a:	71fa      	strb	r2, [r7, #7]
    952c:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    952e:	79fb      	ldrb	r3, [r7, #7]
    9530:	2b09      	cmp	r3, #9
    9532:	d900      	bls.n	9536 <ACE_set_comp_hysteresis+0x16>
    9534:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    9536:	79bb      	ldrb	r3, [r7, #6]
    9538:	2b03      	cmp	r3, #3
    953a:	d900      	bls.n	953e <ACE_set_comp_hysteresis+0x1e>
    953c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    953e:	79fb      	ldrb	r3, [r7, #7]
    9540:	2b09      	cmp	r3, #9
    9542:	d87b      	bhi.n	963c <ACE_set_comp_hysteresis+0x11c>
    9544:	79bb      	ldrb	r3, [r7, #6]
    9546:	2b03      	cmp	r3, #3
    9548:	d878      	bhi.n	963c <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    954a:	79fa      	ldrb	r2, [r7, #7]
    954c:	f64b 03ec 	movw	r3, #47340	; 0xb8ec
    9550:	f2c0 0301 	movt	r3, #1
    9554:	5c9b      	ldrb	r3, [r3, r2]
    9556:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9558:	79fb      	ldrb	r3, [r7, #7]
    955a:	f003 0301 	and.w	r3, r3, #1
    955e:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9560:	f240 0300 	movw	r3, #0
    9564:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9568:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    956c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    956e:	f240 0300 	movw	r3, #0
    9572:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9576:	f04f 0200 	mov.w	r2, #0
    957a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    957e:	693b      	ldr	r3, [r7, #16]
    9580:	2b00      	cmp	r3, #0
    9582:	d02a      	beq.n	95da <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9584:	f240 0200 	movw	r2, #0
    9588:	f2c4 0202 	movt	r2, #16386	; 0x4002
    958c:	7bf8      	ldrb	r0, [r7, #15]
    958e:	f240 0100 	movw	r1, #0
    9592:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9596:	f897 c00f 	ldrb.w	ip, [r7, #15]
    959a:	4663      	mov	r3, ip
    959c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95a0:	4463      	add	r3, ip
    95a2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95a6:	440b      	add	r3, r1
    95a8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95ac:	791b      	ldrb	r3, [r3, #4]
    95ae:	b2db      	uxtb	r3, r3
    95b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    95b4:	79b9      	ldrb	r1, [r7, #6]
    95b6:	ea4f 1181 	mov.w	r1, r1, lsl #6
    95ba:	b2c9      	uxtb	r1, r1
    95bc:	ea43 0301 	orr.w	r3, r3, r1
    95c0:	b2d9      	uxtb	r1, r3
    95c2:	4603      	mov	r3, r0
    95c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95c8:	4403      	add	r3, r0
    95ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95ce:	4413      	add	r3, r2
    95d0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95d4:	460a      	mov	r2, r1
    95d6:	711a      	strb	r2, [r3, #4]
    95d8:	e029      	b.n	962e <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    95da:	f240 0200 	movw	r2, #0
    95de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    95e2:	7bf8      	ldrb	r0, [r7, #15]
    95e4:	f240 0100 	movw	r1, #0
    95e8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    95ec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    95f0:	4663      	mov	r3, ip
    95f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95f6:	4463      	add	r3, ip
    95f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95fc:	440b      	add	r3, r1
    95fe:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9602:	7a1b      	ldrb	r3, [r3, #8]
    9604:	b2db      	uxtb	r3, r3
    9606:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    960a:	79b9      	ldrb	r1, [r7, #6]
    960c:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9610:	b2c9      	uxtb	r1, r1
    9612:	ea43 0301 	orr.w	r3, r3, r1
    9616:	b2d9      	uxtb	r1, r3
    9618:	4603      	mov	r3, r0
    961a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    961e:	4403      	add	r3, r0
    9620:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9624:	4413      	add	r3, r2
    9626:	f503 7308 	add.w	r3, r3, #544	; 0x220
    962a:	460a      	mov	r2, r1
    962c:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    962e:	f240 0300 	movw	r3, #0
    9632:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9636:	697a      	ldr	r2, [r7, #20]
    9638:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    963c:	f107 071c 	add.w	r7, r7, #28
    9640:	46bd      	mov	sp, r7
    9642:	bc80      	pop	{r7}
    9644:	4770      	bx	lr
    9646:	bf00      	nop

00009648 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    9648:	b480      	push	{r7}
    964a:	b087      	sub	sp, #28
    964c:	af00      	add	r7, sp, #0
    964e:	4603      	mov	r3, r0
    9650:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9652:	79fb      	ldrb	r3, [r7, #7]
    9654:	2b09      	cmp	r3, #9
    9656:	d900      	bls.n	965a <ACE_enable_comp+0x12>
    9658:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    965a:	79fb      	ldrb	r3, [r7, #7]
    965c:	2b09      	cmp	r3, #9
    965e:	d86c      	bhi.n	973a <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9660:	79fa      	ldrb	r2, [r7, #7]
    9662:	f64b 03ec 	movw	r3, #47340	; 0xb8ec
    9666:	f2c0 0301 	movt	r3, #1
    966a:	5c9b      	ldrb	r3, [r3, r2]
    966c:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    966e:	79fb      	ldrb	r3, [r7, #7]
    9670:	f003 0301 	and.w	r3, r3, #1
    9674:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9676:	f240 0300 	movw	r3, #0
    967a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    967e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9682:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9684:	f240 0300 	movw	r3, #0
    9688:	f2c4 0302 	movt	r3, #16386	; 0x4002
    968c:	f04f 0200 	mov.w	r2, #0
    9690:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9694:	693b      	ldr	r3, [r7, #16]
    9696:	2b00      	cmp	r3, #0
    9698:	d024      	beq.n	96e4 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    969a:	f240 0200 	movw	r2, #0
    969e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96a2:	7bf8      	ldrb	r0, [r7, #15]
    96a4:	f240 0100 	movw	r1, #0
    96a8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    96ac:	f897 c00f 	ldrb.w	ip, [r7, #15]
    96b0:	4663      	mov	r3, ip
    96b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96b6:	4463      	add	r3, ip
    96b8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96bc:	440b      	add	r3, r1
    96be:	f503 730a 	add.w	r3, r3, #552	; 0x228
    96c2:	791b      	ldrb	r3, [r3, #4]
    96c4:	b2db      	uxtb	r3, r3
    96c6:	f043 0310 	orr.w	r3, r3, #16
    96ca:	b2d9      	uxtb	r1, r3
    96cc:	4603      	mov	r3, r0
    96ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96d2:	4403      	add	r3, r0
    96d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96d8:	4413      	add	r3, r2
    96da:	f503 730a 	add.w	r3, r3, #552	; 0x228
    96de:	460a      	mov	r2, r1
    96e0:	711a      	strb	r2, [r3, #4]
    96e2:	e023      	b.n	972c <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    96e4:	f240 0200 	movw	r2, #0
    96e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96ec:	7bf8      	ldrb	r0, [r7, #15]
    96ee:	f240 0100 	movw	r1, #0
    96f2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    96f6:	f897 c00f 	ldrb.w	ip, [r7, #15]
    96fa:	4663      	mov	r3, ip
    96fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9700:	4463      	add	r3, ip
    9702:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9706:	440b      	add	r3, r1
    9708:	f503 7308 	add.w	r3, r3, #544	; 0x220
    970c:	7a1b      	ldrb	r3, [r3, #8]
    970e:	b2db      	uxtb	r3, r3
    9710:	f043 0310 	orr.w	r3, r3, #16
    9714:	b2d9      	uxtb	r1, r3
    9716:	4603      	mov	r3, r0
    9718:	ea4f 0343 	mov.w	r3, r3, lsl #1
    971c:	4403      	add	r3, r0
    971e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9722:	4413      	add	r3, r2
    9724:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9728:	460a      	mov	r2, r1
    972a:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    972c:	f240 0300 	movw	r3, #0
    9730:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9734:	697a      	ldr	r2, [r7, #20]
    9736:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    973a:	f107 071c 	add.w	r7, r7, #28
    973e:	46bd      	mov	sp, r7
    9740:	bc80      	pop	{r7}
    9742:	4770      	bx	lr

00009744 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    9744:	b480      	push	{r7}
    9746:	b087      	sub	sp, #28
    9748:	af00      	add	r7, sp, #0
    974a:	4603      	mov	r3, r0
    974c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    974e:	79fb      	ldrb	r3, [r7, #7]
    9750:	2b09      	cmp	r3, #9
    9752:	d900      	bls.n	9756 <ACE_disable_comp+0x12>
    9754:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9756:	79fb      	ldrb	r3, [r7, #7]
    9758:	2b09      	cmp	r3, #9
    975a:	d86a      	bhi.n	9832 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    975c:	79fa      	ldrb	r2, [r7, #7]
    975e:	f64b 03ec 	movw	r3, #47340	; 0xb8ec
    9762:	f2c0 0301 	movt	r3, #1
    9766:	5c9b      	ldrb	r3, [r3, r2]
    9768:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    976a:	79fb      	ldrb	r3, [r7, #7]
    976c:	f003 0301 	and.w	r3, r3, #1
    9770:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9772:	f240 0300 	movw	r3, #0
    9776:	f2c4 0302 	movt	r3, #16386	; 0x4002
    977a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    977e:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9780:	f240 0300 	movw	r3, #0
    9784:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9788:	f04f 0200 	mov.w	r2, #0
    978c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9790:	693b      	ldr	r3, [r7, #16]
    9792:	2b00      	cmp	r3, #0
    9794:	d023      	beq.n	97de <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9796:	f240 0100 	movw	r1, #0
    979a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    979e:	7bf8      	ldrb	r0, [r7, #15]
    97a0:	f240 0200 	movw	r2, #0
    97a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97a8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97ac:	4663      	mov	r3, ip
    97ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97b2:	4463      	add	r3, ip
    97b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97b8:	4413      	add	r3, r2
    97ba:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97be:	791b      	ldrb	r3, [r3, #4]
    97c0:	b2db      	uxtb	r3, r3
    97c2:	461a      	mov	r2, r3
    97c4:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    97c8:	4603      	mov	r3, r0
    97ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97ce:	4403      	add	r3, r0
    97d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97d4:	440b      	add	r3, r1
    97d6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97da:	711a      	strb	r2, [r3, #4]
    97dc:	e022      	b.n	9824 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    97de:	f240 0100 	movw	r1, #0
    97e2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    97e6:	7bf8      	ldrb	r0, [r7, #15]
    97e8:	f240 0200 	movw	r2, #0
    97ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97f0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97f4:	4663      	mov	r3, ip
    97f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97fa:	4463      	add	r3, ip
    97fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9800:	4413      	add	r3, r2
    9802:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9806:	7a1b      	ldrb	r3, [r3, #8]
    9808:	b2db      	uxtb	r3, r3
    980a:	461a      	mov	r2, r3
    980c:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9810:	4603      	mov	r3, r0
    9812:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9816:	4403      	add	r3, r0
    9818:	ea4f 1303 	mov.w	r3, r3, lsl #4
    981c:	440b      	add	r3, r1
    981e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9822:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9824:	f240 0300 	movw	r3, #0
    9828:	f2c4 0302 	movt	r3, #16386	; 0x4002
    982c:	697a      	ldr	r2, [r7, #20]
    982e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9832:	f107 071c 	add.w	r7, r7, #28
    9836:	46bd      	mov	sp, r7
    9838:	bc80      	pop	{r7}
    983a:	4770      	bx	lr

0000983c <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    983c:	b480      	push	{r7}
    983e:	b083      	sub	sp, #12
    9840:	af00      	add	r7, sp, #0
    9842:	4603      	mov	r3, r0
    9844:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9846:	79fb      	ldrb	r3, [r7, #7]
    9848:	2b09      	cmp	r3, #9
    984a:	d900      	bls.n	984e <ACE_enable_comp_rise_irq+0x12>
    984c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    984e:	f240 0300 	movw	r3, #0
    9852:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9856:	f240 0200 	movw	r2, #0
    985a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    985e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9862:	f102 020c 	add.w	r2, r2, #12
    9866:	6811      	ldr	r1, [r2, #0]
    9868:	79fa      	ldrb	r2, [r7, #7]
    986a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    986e:	fa00 f202 	lsl.w	r2, r0, r2
    9872:	ea41 0202 	orr.w	r2, r1, r2
    9876:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    987a:	f103 030c 	add.w	r3, r3, #12
    987e:	601a      	str	r2, [r3, #0]
}
    9880:	f107 070c 	add.w	r7, r7, #12
    9884:	46bd      	mov	sp, r7
    9886:	bc80      	pop	{r7}
    9888:	4770      	bx	lr
    988a:	bf00      	nop

0000988c <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    988c:	b480      	push	{r7}
    988e:	b085      	sub	sp, #20
    9890:	af00      	add	r7, sp, #0
    9892:	4603      	mov	r3, r0
    9894:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9896:	79fb      	ldrb	r3, [r7, #7]
    9898:	2b09      	cmp	r3, #9
    989a:	d900      	bls.n	989e <ACE_disable_comp_rise_irq+0x12>
    989c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    989e:	f240 0300 	movw	r3, #0
    98a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98a6:	f240 0200 	movw	r2, #0
    98aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    98ae:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    98b2:	f102 020c 	add.w	r2, r2, #12
    98b6:	6811      	ldr	r1, [r2, #0]
    98b8:	79fa      	ldrb	r2, [r7, #7]
    98ba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    98be:	fa00 f202 	lsl.w	r2, r0, r2
    98c2:	ea6f 0202 	mvn.w	r2, r2
    98c6:	ea01 0202 	and.w	r2, r1, r2
    98ca:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    98ce:	f103 030c 	add.w	r3, r3, #12
    98d2:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    98d4:	f240 0300 	movw	r3, #0
    98d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98dc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    98e0:	f103 030c 	add.w	r3, r3, #12
    98e4:	681b      	ldr	r3, [r3, #0]
    98e6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    98e8:	68fb      	ldr	r3, [r7, #12]
    98ea:	f103 0301 	add.w	r3, r3, #1
    98ee:	60fb      	str	r3, [r7, #12]
}
    98f0:	f107 0714 	add.w	r7, r7, #20
    98f4:	46bd      	mov	sp, r7
    98f6:	bc80      	pop	{r7}
    98f8:	4770      	bx	lr
    98fa:	bf00      	nop

000098fc <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    98fc:	b480      	push	{r7}
    98fe:	b085      	sub	sp, #20
    9900:	af00      	add	r7, sp, #0
    9902:	4603      	mov	r3, r0
    9904:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9906:	79fb      	ldrb	r3, [r7, #7]
    9908:	2b09      	cmp	r3, #9
    990a:	d900      	bls.n	990e <ACE_clear_comp_rise_irq+0x12>
    990c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    990e:	f240 0300 	movw	r3, #0
    9912:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9916:	f240 0200 	movw	r2, #0
    991a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    991e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9922:	f102 0214 	add.w	r2, r2, #20
    9926:	6811      	ldr	r1, [r2, #0]
    9928:	79fa      	ldrb	r2, [r7, #7]
    992a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    992e:	fa00 f202 	lsl.w	r2, r0, r2
    9932:	ea41 0202 	orr.w	r2, r1, r2
    9936:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    993a:	f103 0314 	add.w	r3, r3, #20
    993e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9940:	f240 0300 	movw	r3, #0
    9944:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9948:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    994c:	f103 0314 	add.w	r3, r3, #20
    9950:	681b      	ldr	r3, [r3, #0]
    9952:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9954:	68fb      	ldr	r3, [r7, #12]
    9956:	f103 0301 	add.w	r3, r3, #1
    995a:	60fb      	str	r3, [r7, #12]
}
    995c:	f107 0714 	add.w	r7, r7, #20
    9960:	46bd      	mov	sp, r7
    9962:	bc80      	pop	{r7}
    9964:	4770      	bx	lr
    9966:	bf00      	nop

00009968 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9968:	b480      	push	{r7}
    996a:	b083      	sub	sp, #12
    996c:	af00      	add	r7, sp, #0
    996e:	4603      	mov	r3, r0
    9970:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9972:	79fb      	ldrb	r3, [r7, #7]
    9974:	2b09      	cmp	r3, #9
    9976:	d900      	bls.n	997a <ACE_enable_comp_fall_irq+0x12>
    9978:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    997a:	f240 0300 	movw	r3, #0
    997e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9982:	f240 0200 	movw	r2, #0
    9986:	f2c4 0202 	movt	r2, #16386	; 0x4002
    998a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    998e:	f102 020c 	add.w	r2, r2, #12
    9992:	6811      	ldr	r1, [r2, #0]
    9994:	79fa      	ldrb	r2, [r7, #7]
    9996:	f04f 0001 	mov.w	r0, #1
    999a:	fa00 f202 	lsl.w	r2, r0, r2
    999e:	ea41 0202 	orr.w	r2, r1, r2
    99a2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99a6:	f103 030c 	add.w	r3, r3, #12
    99aa:	601a      	str	r2, [r3, #0]
}
    99ac:	f107 070c 	add.w	r7, r7, #12
    99b0:	46bd      	mov	sp, r7
    99b2:	bc80      	pop	{r7}
    99b4:	4770      	bx	lr
    99b6:	bf00      	nop

000099b8 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    99b8:	b480      	push	{r7}
    99ba:	b085      	sub	sp, #20
    99bc:	af00      	add	r7, sp, #0
    99be:	4603      	mov	r3, r0
    99c0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    99c2:	79fb      	ldrb	r3, [r7, #7]
    99c4:	2b09      	cmp	r3, #9
    99c6:	d900      	bls.n	99ca <ACE_disable_comp_fall_irq+0x12>
    99c8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    99ca:	f240 0300 	movw	r3, #0
    99ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99d2:	f240 0200 	movw	r2, #0
    99d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99da:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    99de:	f102 020c 	add.w	r2, r2, #12
    99e2:	6811      	ldr	r1, [r2, #0]
    99e4:	79fa      	ldrb	r2, [r7, #7]
    99e6:	f04f 0001 	mov.w	r0, #1
    99ea:	fa00 f202 	lsl.w	r2, r0, r2
    99ee:	ea6f 0202 	mvn.w	r2, r2
    99f2:	ea01 0202 	and.w	r2, r1, r2
    99f6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99fa:	f103 030c 	add.w	r3, r3, #12
    99fe:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9a00:	f240 0300 	movw	r3, #0
    9a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a08:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a0c:	f103 030c 	add.w	r3, r3, #12
    9a10:	681b      	ldr	r3, [r3, #0]
    9a12:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9a14:	68fb      	ldr	r3, [r7, #12]
    9a16:	f103 0301 	add.w	r3, r3, #1
    9a1a:	60fb      	str	r3, [r7, #12]
}
    9a1c:	f107 0714 	add.w	r7, r7, #20
    9a20:	46bd      	mov	sp, r7
    9a22:	bc80      	pop	{r7}
    9a24:	4770      	bx	lr
    9a26:	bf00      	nop

00009a28 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9a28:	b480      	push	{r7}
    9a2a:	b085      	sub	sp, #20
    9a2c:	af00      	add	r7, sp, #0
    9a2e:	4603      	mov	r3, r0
    9a30:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a32:	79fb      	ldrb	r3, [r7, #7]
    9a34:	2b09      	cmp	r3, #9
    9a36:	d900      	bls.n	9a3a <ACE_clear_comp_fall_irq+0x12>
    9a38:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9a3a:	f240 0300 	movw	r3, #0
    9a3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a42:	f240 0200 	movw	r2, #0
    9a46:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a4a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9a4e:	f102 0214 	add.w	r2, r2, #20
    9a52:	6811      	ldr	r1, [r2, #0]
    9a54:	79fa      	ldrb	r2, [r7, #7]
    9a56:	f04f 0001 	mov.w	r0, #1
    9a5a:	fa00 f202 	lsl.w	r2, r0, r2
    9a5e:	ea41 0202 	orr.w	r2, r1, r2
    9a62:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a66:	f103 0314 	add.w	r3, r3, #20
    9a6a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9a6c:	f240 0300 	movw	r3, #0
    9a70:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a74:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a78:	f103 0314 	add.w	r3, r3, #20
    9a7c:	681b      	ldr	r3, [r3, #0]
    9a7e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9a80:	68fb      	ldr	r3, [r7, #12]
    9a82:	f103 0301 	add.w	r3, r3, #1
    9a86:	60fb      	str	r3, [r7, #12]
}
    9a88:	f107 0714 	add.w	r7, r7, #20
    9a8c:	46bd      	mov	sp, r7
    9a8e:	bc80      	pop	{r7}
    9a90:	4770      	bx	lr
    9a92:	bf00      	nop

00009a94 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9a94:	b480      	push	{r7}
    9a96:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9a98:	f240 0300 	movw	r3, #0
    9a9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9aa0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9aa4:	f103 0310 	add.w	r3, r3, #16
    9aa8:	681b      	ldr	r3, [r3, #0]
}
    9aaa:	4618      	mov	r0, r3
    9aac:	46bd      	mov	sp, r7
    9aae:	bc80      	pop	{r7}
    9ab0:	4770      	bx	lr
    9ab2:	bf00      	nop

00009ab4 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9ab4:	b480      	push	{r7}
    9ab6:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9ab8:	f04f 0303 	mov.w	r3, #3
}
    9abc:	4618      	mov	r0, r3
    9abe:	46bd      	mov	sp, r7
    9ac0:	bc80      	pop	{r7}
    9ac2:	4770      	bx	lr

00009ac4 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9ac4:	b480      	push	{r7}
    9ac6:	b083      	sub	sp, #12
    9ac8:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9aca:	f04f 0300 	mov.w	r3, #0
    9ace:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9ad0:	79fb      	ldrb	r3, [r7, #7]
}
    9ad2:	4618      	mov	r0, r3
    9ad4:	f107 070c 	add.w	r7, r7, #12
    9ad8:	46bd      	mov	sp, r7
    9ada:	bc80      	pop	{r7}
    9adc:	4770      	bx	lr
    9ade:	bf00      	nop

00009ae0 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9ae0:	b480      	push	{r7}
    9ae2:	b083      	sub	sp, #12
    9ae4:	af00      	add	r7, sp, #0
    9ae6:	4603      	mov	r3, r0
    9ae8:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9aea:	79fb      	ldrb	r3, [r7, #7]
    9aec:	f103 0301 	add.w	r3, r3, #1
    9af0:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9af2:	79fb      	ldrb	r3, [r7, #7]
    9af4:	2b02      	cmp	r3, #2
    9af6:	d902      	bls.n	9afe <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9af8:	f04f 0300 	mov.w	r3, #0
    9afc:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9afe:	79fb      	ldrb	r3, [r7, #7]
}
    9b00:	4618      	mov	r0, r3
    9b02:	f107 070c 	add.w	r7, r7, #12
    9b06:	46bd      	mov	sp, r7
    9b08:	bc80      	pop	{r7}
    9b0a:	4770      	bx	lr

00009b0c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9b0c:	b580      	push	{r7, lr}
    9b0e:	b084      	sub	sp, #16
    9b10:	af00      	add	r7, sp, #0
    9b12:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9b14:	f04f 0303 	mov.w	r3, #3
    9b18:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9b1a:	f04f 0300 	mov.w	r3, #0
    9b1e:	813b      	strh	r3, [r7, #8]
    9b20:	e025      	b.n	9b6e <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9b22:	893a      	ldrh	r2, [r7, #8]
    9b24:	f240 0350 	movw	r3, #80	; 0x50
    9b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b2c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9b30:	4413      	add	r3, r2
    9b32:	681b      	ldr	r3, [r3, #0]
    9b34:	2b00      	cmp	r3, #0
    9b36:	d016      	beq.n	9b66 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9b38:	893a      	ldrh	r2, [r7, #8]
    9b3a:	f240 0350 	movw	r3, #80	; 0x50
    9b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b42:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9b46:	4413      	add	r3, r2
    9b48:	681b      	ldr	r3, [r3, #0]
    9b4a:	6878      	ldr	r0, [r7, #4]
    9b4c:	4619      	mov	r1, r3
    9b4e:	f04f 0214 	mov.w	r2, #20
    9b52:	f00b fb05 	bl	15160 <strncmp>
    9b56:	4603      	mov	r3, r0
    9b58:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9b5a:	68fb      	ldr	r3, [r7, #12]
    9b5c:	2b00      	cmp	r3, #0
    9b5e:	d102      	bne.n	9b66 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9b60:	893b      	ldrh	r3, [r7, #8]
    9b62:	72fb      	strb	r3, [r7, #11]
                break;
    9b64:	e006      	b.n	9b74 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9b66:	893b      	ldrh	r3, [r7, #8]
    9b68:	f103 0301 	add.w	r3, r3, #1
    9b6c:	813b      	strh	r3, [r7, #8]
    9b6e:	893b      	ldrh	r3, [r7, #8]
    9b70:	2b02      	cmp	r3, #2
    9b72:	d9d6      	bls.n	9b22 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9b74:	7afb      	ldrb	r3, [r7, #11]
}
    9b76:	4618      	mov	r0, r3
    9b78:	f107 0710 	add.w	r7, r7, #16
    9b7c:	46bd      	mov	sp, r7
    9b7e:	bd80      	pop	{r7, pc}

00009b80 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9b80:	b480      	push	{r7}
    9b82:	b085      	sub	sp, #20
    9b84:	af00      	add	r7, sp, #0
    9b86:	4603      	mov	r3, r0
    9b88:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9b8a:	f04f 0303 	mov.w	r3, #3
    9b8e:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9b90:	f04f 0300 	mov.w	r3, #0
    9b94:	81bb      	strh	r3, [r7, #12]
    9b96:	e012      	b.n	9bbe <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9b98:	89ba      	ldrh	r2, [r7, #12]
    9b9a:	f240 0350 	movw	r3, #80	; 0x50
    9b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ba2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9ba6:	4413      	add	r3, r2
    9ba8:	791b      	ldrb	r3, [r3, #4]
    9baa:	79fa      	ldrb	r2, [r7, #7]
    9bac:	429a      	cmp	r2, r3
    9bae:	d102      	bne.n	9bb6 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9bb0:	89bb      	ldrh	r3, [r7, #12]
    9bb2:	73fb      	strb	r3, [r7, #15]
            break;
    9bb4:	e006      	b.n	9bc4 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9bb6:	89bb      	ldrh	r3, [r7, #12]
    9bb8:	f103 0301 	add.w	r3, r3, #1
    9bbc:	81bb      	strh	r3, [r7, #12]
    9bbe:	89bb      	ldrh	r3, [r7, #12]
    9bc0:	2b02      	cmp	r3, #2
    9bc2:	d9e9      	bls.n	9b98 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9bc4:	7bfb      	ldrb	r3, [r7, #15]
}
    9bc6:	4618      	mov	r0, r3
    9bc8:	f107 0714 	add.w	r7, r7, #20
    9bcc:	46bd      	mov	sp, r7
    9bce:	bc80      	pop	{r7}
    9bd0:	4770      	bx	lr
    9bd2:	bf00      	nop

00009bd4 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9bd4:	b480      	push	{r7}
    9bd6:	b085      	sub	sp, #20
    9bd8:	af00      	add	r7, sp, #0
    9bda:	4603      	mov	r3, r0
    9bdc:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9bde:	79fa      	ldrb	r2, [r7, #7]
    9be0:	f240 0350 	movw	r3, #80	; 0x50
    9be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9be8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9bec:	4413      	add	r3, r2
    9bee:	88db      	ldrh	r3, [r3, #6]
    9bf0:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9bf2:	f240 0300 	movw	r3, #0
    9bf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bfa:	89fa      	ldrh	r2, [r7, #14]
    9bfc:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9c04:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9c08:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9c0a:	89bb      	ldrh	r3, [r7, #12]
    9c0c:	b21b      	sxth	r3, r3
    9c0e:	2b00      	cmp	r3, #0
    9c10:	da02      	bge.n	9c18 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9c12:	f04f 0300 	mov.w	r3, #0
    9c16:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9c18:	89bb      	ldrh	r3, [r7, #12]
}
    9c1a:	4618      	mov	r0, r3
    9c1c:	f107 0714 	add.w	r7, r7, #20
    9c20:	46bd      	mov	sp, r7
    9c22:	bc80      	pop	{r7}
    9c24:	4770      	bx	lr
    9c26:	bf00      	nop

00009c28 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9c28:	4668      	mov	r0, sp
    9c2a:	f020 0107 	bic.w	r1, r0, #7
    9c2e:	468d      	mov	sp, r1
    9c30:	b481      	push	{r0, r7}
    9c32:	b082      	sub	sp, #8
    9c34:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9c36:	f242 0300 	movw	r3, #8192	; 0x2000
    9c3a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9c3e:	f242 0200 	movw	r2, #8192	; 0x2000
    9c42:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9c46:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9c48:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9c4c:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9c4e:	f242 0300 	movw	r3, #8192	; 0x2000
    9c52:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9c56:	f242 0200 	movw	r2, #8192	; 0x2000
    9c5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9c5e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    9c60:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    9c64:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    9c68:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    9c6a:	f242 0300 	movw	r3, #8192	; 0x2000
    9c6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9c72:	f242 0200 	movw	r2, #8192	; 0x2000
    9c76:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9c7a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9c7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    9c80:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    9c84:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    9c86:	f04f 0364 	mov.w	r3, #100	; 0x64
    9c8a:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    9c8c:	f242 0300 	movw	r3, #8192	; 0x2000
    9c90:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9c96:	f003 0303 	and.w	r3, r3, #3
    9c9a:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    9c9c:	687b      	ldr	r3, [r7, #4]
    9c9e:	2b03      	cmp	r3, #3
    9ca0:	d104      	bne.n	9cac <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    9ca2:	683b      	ldr	r3, [r7, #0]
    9ca4:	f103 33ff 	add.w	r3, r3, #4294967295
    9ca8:	603b      	str	r3, [r7, #0]
    9caa:	e002      	b.n	9cb2 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    9cac:	f04f 0364 	mov.w	r3, #100	; 0x64
    9cb0:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    9cb2:	683b      	ldr	r3, [r7, #0]
    9cb4:	2b00      	cmp	r3, #0
    9cb6:	d1e9      	bne.n	9c8c <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    9cb8:	f64e 5300 	movw	r3, #60672	; 0xed00
    9cbc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9cc0:	f240 0204 	movw	r2, #4
    9cc4:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    9cc8:	60da      	str	r2, [r3, #12]
}
    9cca:	f107 0708 	add.w	r7, r7, #8
    9cce:	46bd      	mov	sp, r7
    9cd0:	bc81      	pop	{r0, r7}
    9cd2:	4685      	mov	sp, r0
    9cd4:	4770      	bx	lr
    9cd6:	bf00      	nop

00009cd8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    9cd8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    9cdc:	f3ef 8409 	mrs	r4, PSP
    9ce0:	4620      	mov	r0, r4
    9ce2:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9ce4:	4623      	mov	r3, r4
}
    9ce6:	4618      	mov	r0, r3

00009ce8 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    9ce8:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    9cea:	f383 8809 	msr	PSP, r3
    9cee:	4770      	bx	lr

00009cf0 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    9cf0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    9cf4:	f3ef 8408 	mrs	r4, MSP
    9cf8:	4620      	mov	r0, r4
    9cfa:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9cfc:	4623      	mov	r3, r4
}
    9cfe:	4618      	mov	r0, r3

00009d00 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    9d00:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    9d02:	f383 8808 	msr	MSP, r3
    9d06:	4770      	bx	lr

00009d08 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    9d08:	b480      	push	{r7}
    9d0a:	b083      	sub	sp, #12
    9d0c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9d0e:	f04f 0300 	mov.w	r3, #0
    9d12:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    9d14:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    9d18:	607b      	str	r3, [r7, #4]
  return(result);
    9d1a:	687b      	ldr	r3, [r7, #4]
}
    9d1c:	4618      	mov	r0, r3
    9d1e:	f107 070c 	add.w	r7, r7, #12
    9d22:	46bd      	mov	sp, r7
    9d24:	bc80      	pop	{r7}
    9d26:	4770      	bx	lr

00009d28 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    9d28:	b480      	push	{r7}
    9d2a:	b083      	sub	sp, #12
    9d2c:	af00      	add	r7, sp, #0
    9d2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    9d30:	687b      	ldr	r3, [r7, #4]
    9d32:	f383 8811 	msr	BASEPRI, r3
}
    9d36:	f107 070c 	add.w	r7, r7, #12
    9d3a:	46bd      	mov	sp, r7
    9d3c:	bc80      	pop	{r7}
    9d3e:	4770      	bx	lr

00009d40 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    9d40:	b480      	push	{r7}
    9d42:	b083      	sub	sp, #12
    9d44:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9d46:	f04f 0300 	mov.w	r3, #0
    9d4a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9d4c:	f3ef 8310 	mrs	r3, PRIMASK
    9d50:	607b      	str	r3, [r7, #4]
  return(result);
    9d52:	687b      	ldr	r3, [r7, #4]
}
    9d54:	4618      	mov	r0, r3
    9d56:	f107 070c 	add.w	r7, r7, #12
    9d5a:	46bd      	mov	sp, r7
    9d5c:	bc80      	pop	{r7}
    9d5e:	4770      	bx	lr

00009d60 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    9d60:	b480      	push	{r7}
    9d62:	b083      	sub	sp, #12
    9d64:	af00      	add	r7, sp, #0
    9d66:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    9d68:	687b      	ldr	r3, [r7, #4]
    9d6a:	f383 8810 	msr	PRIMASK, r3
}
    9d6e:	f107 070c 	add.w	r7, r7, #12
    9d72:	46bd      	mov	sp, r7
    9d74:	bc80      	pop	{r7}
    9d76:	4770      	bx	lr

00009d78 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    9d78:	b480      	push	{r7}
    9d7a:	b083      	sub	sp, #12
    9d7c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9d7e:	f04f 0300 	mov.w	r3, #0
    9d82:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    9d84:	f3ef 8313 	mrs	r3, FAULTMASK
    9d88:	607b      	str	r3, [r7, #4]
  return(result);
    9d8a:	687b      	ldr	r3, [r7, #4]
}
    9d8c:	4618      	mov	r0, r3
    9d8e:	f107 070c 	add.w	r7, r7, #12
    9d92:	46bd      	mov	sp, r7
    9d94:	bc80      	pop	{r7}
    9d96:	4770      	bx	lr

00009d98 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    9d98:	b480      	push	{r7}
    9d9a:	b083      	sub	sp, #12
    9d9c:	af00      	add	r7, sp, #0
    9d9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    9da0:	687b      	ldr	r3, [r7, #4]
    9da2:	f383 8813 	msr	FAULTMASK, r3
}
    9da6:	f107 070c 	add.w	r7, r7, #12
    9daa:	46bd      	mov	sp, r7
    9dac:	bc80      	pop	{r7}
    9dae:	4770      	bx	lr

00009db0 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    9db0:	b480      	push	{r7}
    9db2:	b083      	sub	sp, #12
    9db4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9db6:	f04f 0300 	mov.w	r3, #0
    9dba:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    9dbc:	f3ef 8314 	mrs	r3, CONTROL
    9dc0:	607b      	str	r3, [r7, #4]
  return(result);
    9dc2:	687b      	ldr	r3, [r7, #4]
}
    9dc4:	4618      	mov	r0, r3
    9dc6:	f107 070c 	add.w	r7, r7, #12
    9dca:	46bd      	mov	sp, r7
    9dcc:	bc80      	pop	{r7}
    9dce:	4770      	bx	lr

00009dd0 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    9dd0:	b480      	push	{r7}
    9dd2:	b083      	sub	sp, #12
    9dd4:	af00      	add	r7, sp, #0
    9dd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    9dd8:	687b      	ldr	r3, [r7, #4]
    9dda:	f383 8814 	msr	CONTROL, r3
}
    9dde:	f107 070c 	add.w	r7, r7, #12
    9de2:	46bd      	mov	sp, r7
    9de4:	bc80      	pop	{r7}
    9de6:	4770      	bx	lr

00009de8 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    9de8:	b480      	push	{r7}
    9dea:	b085      	sub	sp, #20
    9dec:	af00      	add	r7, sp, #0
    9dee:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9df0:	f04f 0300 	mov.w	r3, #0
    9df4:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    9df6:	687b      	ldr	r3, [r7, #4]
    9df8:	ba1b      	rev	r3, r3
    9dfa:	60fb      	str	r3, [r7, #12]
  return(result);
    9dfc:	68fb      	ldr	r3, [r7, #12]
}
    9dfe:	4618      	mov	r0, r3
    9e00:	f107 0714 	add.w	r7, r7, #20
    9e04:	46bd      	mov	sp, r7
    9e06:	bc80      	pop	{r7}
    9e08:	4770      	bx	lr
    9e0a:	bf00      	nop

00009e0c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    9e0c:	b480      	push	{r7}
    9e0e:	b085      	sub	sp, #20
    9e10:	af00      	add	r7, sp, #0
    9e12:	4603      	mov	r3, r0
    9e14:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9e16:	f04f 0300 	mov.w	r3, #0
    9e1a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    9e1c:	88fb      	ldrh	r3, [r7, #6]
    9e1e:	ba5b      	rev16	r3, r3
    9e20:	60fb      	str	r3, [r7, #12]
  return(result);
    9e22:	68fb      	ldr	r3, [r7, #12]
}
    9e24:	4618      	mov	r0, r3
    9e26:	f107 0714 	add.w	r7, r7, #20
    9e2a:	46bd      	mov	sp, r7
    9e2c:	bc80      	pop	{r7}
    9e2e:	4770      	bx	lr

00009e30 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    9e30:	b480      	push	{r7}
    9e32:	b085      	sub	sp, #20
    9e34:	af00      	add	r7, sp, #0
    9e36:	4603      	mov	r3, r0
    9e38:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9e3a:	f04f 0300 	mov.w	r3, #0
    9e3e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    9e40:	88fb      	ldrh	r3, [r7, #6]
    9e42:	badb      	revsh	r3, r3
    9e44:	60fb      	str	r3, [r7, #12]
  return(result);
    9e46:	68fb      	ldr	r3, [r7, #12]
}
    9e48:	4618      	mov	r0, r3
    9e4a:	f107 0714 	add.w	r7, r7, #20
    9e4e:	46bd      	mov	sp, r7
    9e50:	bc80      	pop	{r7}
    9e52:	4770      	bx	lr

00009e54 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    9e54:	b480      	push	{r7}
    9e56:	b085      	sub	sp, #20
    9e58:	af00      	add	r7, sp, #0
    9e5a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9e5c:	f04f 0300 	mov.w	r3, #0
    9e60:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    9e62:	687b      	ldr	r3, [r7, #4]
    9e64:	fa93 f3a3 	rbit	r3, r3
    9e68:	60fb      	str	r3, [r7, #12]
   return(result);
    9e6a:	68fb      	ldr	r3, [r7, #12]
}
    9e6c:	4618      	mov	r0, r3
    9e6e:	f107 0714 	add.w	r7, r7, #20
    9e72:	46bd      	mov	sp, r7
    9e74:	bc80      	pop	{r7}
    9e76:	4770      	bx	lr

00009e78 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    9e78:	b480      	push	{r7}
    9e7a:	b085      	sub	sp, #20
    9e7c:	af00      	add	r7, sp, #0
    9e7e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    9e80:	f04f 0300 	mov.w	r3, #0
    9e84:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    9e86:	687b      	ldr	r3, [r7, #4]
    9e88:	e8d3 3f4f 	ldrexb	r3, [r3]
    9e8c:	73fb      	strb	r3, [r7, #15]
   return(result);
    9e8e:	7bfb      	ldrb	r3, [r7, #15]
}
    9e90:	4618      	mov	r0, r3
    9e92:	f107 0714 	add.w	r7, r7, #20
    9e96:	46bd      	mov	sp, r7
    9e98:	bc80      	pop	{r7}
    9e9a:	4770      	bx	lr

00009e9c <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    9e9c:	b480      	push	{r7}
    9e9e:	b085      	sub	sp, #20
    9ea0:	af00      	add	r7, sp, #0
    9ea2:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    9ea4:	f04f 0300 	mov.w	r3, #0
    9ea8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    9eaa:	687b      	ldr	r3, [r7, #4]
    9eac:	e8d3 3f5f 	ldrexh	r3, [r3]
    9eb0:	81fb      	strh	r3, [r7, #14]
   return(result);
    9eb2:	89fb      	ldrh	r3, [r7, #14]
}
    9eb4:	4618      	mov	r0, r3
    9eb6:	f107 0714 	add.w	r7, r7, #20
    9eba:	46bd      	mov	sp, r7
    9ebc:	bc80      	pop	{r7}
    9ebe:	4770      	bx	lr

00009ec0 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    9ec0:	b480      	push	{r7}
    9ec2:	b085      	sub	sp, #20
    9ec4:	af00      	add	r7, sp, #0
    9ec6:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    9ec8:	f04f 0300 	mov.w	r3, #0
    9ecc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    9ece:	687b      	ldr	r3, [r7, #4]
    9ed0:	e853 3f00 	ldrex	r3, [r3]
    9ed4:	60fb      	str	r3, [r7, #12]
   return(result);
    9ed6:	68fb      	ldr	r3, [r7, #12]
}
    9ed8:	4618      	mov	r0, r3
    9eda:	f107 0714 	add.w	r7, r7, #20
    9ede:	46bd      	mov	sp, r7
    9ee0:	bc80      	pop	{r7}
    9ee2:	4770      	bx	lr

00009ee4 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    9ee4:	b480      	push	{r7}
    9ee6:	b085      	sub	sp, #20
    9ee8:	af00      	add	r7, sp, #0
    9eea:	4603      	mov	r3, r0
    9eec:	6039      	str	r1, [r7, #0]
    9eee:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    9ef0:	f04f 0300 	mov.w	r3, #0
    9ef4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9ef6:	683b      	ldr	r3, [r7, #0]
    9ef8:	79fa      	ldrb	r2, [r7, #7]
    9efa:	e8c3 2f41 	strexb	r1, r2, [r3]
    9efe:	460b      	mov	r3, r1
    9f00:	60fb      	str	r3, [r7, #12]
   return(result);
    9f02:	68fb      	ldr	r3, [r7, #12]
}
    9f04:	4618      	mov	r0, r3
    9f06:	f107 0714 	add.w	r7, r7, #20
    9f0a:	46bd      	mov	sp, r7
    9f0c:	bc80      	pop	{r7}
    9f0e:	4770      	bx	lr

00009f10 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    9f10:	b480      	push	{r7}
    9f12:	b085      	sub	sp, #20
    9f14:	af00      	add	r7, sp, #0
    9f16:	4603      	mov	r3, r0
    9f18:	6039      	str	r1, [r7, #0]
    9f1a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    9f1c:	f04f 0300 	mov.w	r3, #0
    9f20:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9f22:	683b      	ldr	r3, [r7, #0]
    9f24:	88fa      	ldrh	r2, [r7, #6]
    9f26:	e8c3 2f51 	strexh	r1, r2, [r3]
    9f2a:	460b      	mov	r3, r1
    9f2c:	60fb      	str	r3, [r7, #12]
   return(result);
    9f2e:	68fb      	ldr	r3, [r7, #12]
}
    9f30:	4618      	mov	r0, r3
    9f32:	f107 0714 	add.w	r7, r7, #20
    9f36:	46bd      	mov	sp, r7
    9f38:	bc80      	pop	{r7}
    9f3a:	4770      	bx	lr

00009f3c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    9f3c:	b480      	push	{r7}
    9f3e:	b085      	sub	sp, #20
    9f40:	af00      	add	r7, sp, #0
    9f42:	6078      	str	r0, [r7, #4]
    9f44:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    9f46:	f04f 0300 	mov.w	r3, #0
    9f4a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    9f4c:	683b      	ldr	r3, [r7, #0]
    9f4e:	687a      	ldr	r2, [r7, #4]
    9f50:	e843 2300 	strex	r3, r2, [r3]
    9f54:	60fb      	str	r3, [r7, #12]
   return(result);
    9f56:	68fb      	ldr	r3, [r7, #12]
}
    9f58:	4618      	mov	r0, r3
    9f5a:	f107 0714 	add.w	r7, r7, #20
    9f5e:	46bd      	mov	sp, r7
    9f60:	bc80      	pop	{r7}
    9f62:	4770      	bx	lr

00009f64 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    9f64:	b480      	push	{r7}
    9f66:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    9f68:	46bd      	mov	sp, r7
    9f6a:	bc80      	pop	{r7}
    9f6c:	4770      	bx	lr
    9f6e:	bf00      	nop

00009f70 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    9f70:	b580      	push	{r7, lr}
    9f72:	b08a      	sub	sp, #40	; 0x28
    9f74:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    9f76:	f64b 03fc 	movw	r3, #47356	; 0xb8fc
    9f7a:	f2c0 0301 	movt	r3, #1
    9f7e:	46bc      	mov	ip, r7
    9f80:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    9f82:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    9f86:	f242 0300 	movw	r3, #8192	; 0x2000
    9f8a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9f8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9f90:	ea4f 0393 	mov.w	r3, r3, lsr #2
    9f94:	f003 0303 	and.w	r3, r3, #3
    9f98:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9f9c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9fa0:	4413      	add	r3, r2
    9fa2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9fa6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    9fa8:	f242 0300 	movw	r3, #8192	; 0x2000
    9fac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9fb2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    9fb6:	f003 0303 	and.w	r3, r3, #3
    9fba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9fbe:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9fc2:	4413      	add	r3, r2
    9fc4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9fc8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    9fca:	f242 0300 	movw	r3, #8192	; 0x2000
    9fce:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    9fd4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    9fd8:	f003 0303 	and.w	r3, r3, #3
    9fdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9fe0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    9fe4:	4413      	add	r3, r2
    9fe6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    9fea:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    9fec:	f242 0300 	movw	r3, #8192	; 0x2000
    9ff0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    9ff6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    9ffa:	f003 031f 	and.w	r3, r3, #31
    9ffe:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a000:	f242 0300 	movw	r3, #8192	; 0x2000
    a004:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a00a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a00e:	f003 0301 	and.w	r3, r3, #1
    a012:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a014:	6a3b      	ldr	r3, [r7, #32]
    a016:	f103 0301 	add.w	r3, r3, #1
    a01a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a01e:	2b00      	cmp	r3, #0
    a020:	d003      	beq.n	a02a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a022:	69fb      	ldr	r3, [r7, #28]
    a024:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a028:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a02a:	f000 f849 	bl	a0c0 <GetSystemClock>
    a02e:	4602      	mov	r2, r0
    a030:	f240 03ac 	movw	r3, #172	; 0xac
    a034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a038:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a03a:	f240 03ac 	movw	r3, #172	; 0xac
    a03e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a042:	681a      	ldr	r2, [r3, #0]
    a044:	693b      	ldr	r3, [r7, #16]
    a046:	fbb2 f2f3 	udiv	r2, r2, r3
    a04a:	f240 03b0 	movw	r3, #176	; 0xb0
    a04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a052:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a054:	f240 03ac 	movw	r3, #172	; 0xac
    a058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a05c:	681a      	ldr	r2, [r3, #0]
    a05e:	697b      	ldr	r3, [r7, #20]
    a060:	fbb2 f2f3 	udiv	r2, r2, r3
    a064:	f240 03b4 	movw	r3, #180	; 0xb4
    a068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a06c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a06e:	f240 03ac 	movw	r3, #172	; 0xac
    a072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a076:	681a      	ldr	r2, [r3, #0]
    a078:	69bb      	ldr	r3, [r7, #24]
    a07a:	fbb2 f2f3 	udiv	r2, r2, r3
    a07e:	f240 03b8 	movw	r3, #184	; 0xb8
    a082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a086:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a088:	f240 03ac 	movw	r3, #172	; 0xac
    a08c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a090:	681a      	ldr	r2, [r3, #0]
    a092:	69fb      	ldr	r3, [r7, #28]
    a094:	fbb2 f2f3 	udiv	r2, r2, r3
    a098:	f240 03bc 	movw	r3, #188	; 0xbc
    a09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0a0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a0a2:	f240 03ac 	movw	r3, #172	; 0xac
    a0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0aa:	681a      	ldr	r2, [r3, #0]
    a0ac:	f240 03a8 	movw	r3, #168	; 0xa8
    a0b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0b4:	601a      	str	r2, [r3, #0]
}
    a0b6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a0ba:	46bd      	mov	sp, r7
    a0bc:	bd80      	pop	{r7, pc}
    a0be:	bf00      	nop

0000a0c0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a0c0:	b480      	push	{r7}
    a0c2:	b08b      	sub	sp, #44	; 0x2c
    a0c4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a0c6:	f04f 0300 	mov.w	r3, #0
    a0ca:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a0cc:	f640 031c 	movw	r3, #2076	; 0x81c
    a0d0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a0d4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a0d6:	f240 2330 	movw	r3, #560	; 0x230
    a0da:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a0de:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a0e0:	68fb      	ldr	r3, [r7, #12]
    a0e2:	681b      	ldr	r3, [r3, #0]
    a0e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a0e8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a0ea:	693a      	ldr	r2, [r7, #16]
    a0ec:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a0f0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a0f4:	429a      	cmp	r2, r3
    a0f6:	d108      	bne.n	a10a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a0f8:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a0fc:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a100:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a102:	697b      	ldr	r3, [r7, #20]
    a104:	681b      	ldr	r3, [r3, #0]
    a106:	607b      	str	r3, [r7, #4]
    a108:	e03d      	b.n	a186 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a10a:	68bb      	ldr	r3, [r7, #8]
    a10c:	681a      	ldr	r2, [r3, #0]
    a10e:	f244 3341 	movw	r3, #17217	; 0x4341
    a112:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a116:	429a      	cmp	r2, r3
    a118:	d135      	bne.n	a186 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a11a:	f640 0340 	movw	r3, #2112	; 0x840
    a11e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a122:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a124:	69bb      	ldr	r3, [r7, #24]
    a126:	681b      	ldr	r3, [r3, #0]
    a128:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a12a:	69fb      	ldr	r3, [r7, #28]
    a12c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a130:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a132:	69fa      	ldr	r2, [r7, #28]
    a134:	f240 3300 	movw	r3, #768	; 0x300
    a138:	f2c0 0301 	movt	r3, #1
    a13c:	429a      	cmp	r2, r3
    a13e:	d922      	bls.n	a186 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a140:	69fa      	ldr	r2, [r7, #28]
    a142:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a146:	f2c0 0301 	movt	r3, #1
    a14a:	429a      	cmp	r2, r3
    a14c:	d808      	bhi.n	a160 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a14e:	f241 632c 	movw	r3, #5676	; 0x162c
    a152:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a156:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a158:	6a3b      	ldr	r3, [r7, #32]
    a15a:	681b      	ldr	r3, [r3, #0]
    a15c:	607b      	str	r3, [r7, #4]
    a15e:	e012      	b.n	a186 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a160:	69fa      	ldr	r2, [r7, #28]
    a162:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a166:	f2c0 0302 	movt	r3, #2
    a16a:	429a      	cmp	r2, r3
    a16c:	d808      	bhi.n	a180 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a16e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a172:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a176:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a17a:	681b      	ldr	r3, [r3, #0]
    a17c:	607b      	str	r3, [r7, #4]
    a17e:	e002      	b.n	a186 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a180:	f04f 0300 	mov.w	r3, #0
    a184:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a186:	687b      	ldr	r3, [r7, #4]
    a188:	2b00      	cmp	r3, #0
    a18a:	d105      	bne.n	a198 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a18c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a18e:	f647 0340 	movw	r3, #30784	; 0x7840
    a192:	f2c0 137d 	movt	r3, #381	; 0x17d
    a196:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a198:	687b      	ldr	r3, [r7, #4]
}
    a19a:	4618      	mov	r0, r3
    a19c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a1a0:	46bd      	mov	sp, r7
    a1a2:	bc80      	pop	{r7}
    a1a4:	4770      	bx	lr
    a1a6:	bf00      	nop

0000a1a8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a1a8:	b480      	push	{r7}
    a1aa:	b083      	sub	sp, #12
    a1ac:	af00      	add	r7, sp, #0
    a1ae:	6078      	str	r0, [r7, #4]
    return -1;
    a1b0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a1b4:	4618      	mov	r0, r3
    a1b6:	f107 070c 	add.w	r7, r7, #12
    a1ba:	46bd      	mov	sp, r7
    a1bc:	bc80      	pop	{r7}
    a1be:	4770      	bx	lr

0000a1c0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a1c0:	b580      	push	{r7, lr}
    a1c2:	b084      	sub	sp, #16
    a1c4:	af00      	add	r7, sp, #0
    a1c6:	60f8      	str	r0, [r7, #12]
    a1c8:	60b9      	str	r1, [r7, #8]
    a1ca:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a1cc:	f00a fcc2 	bl	14b54 <__errno>
    a1d0:	4603      	mov	r3, r0
    a1d2:	f04f 020c 	mov.w	r2, #12
    a1d6:	601a      	str	r2, [r3, #0]
    return -1;
    a1d8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a1dc:	4618      	mov	r0, r3
    a1de:	f107 0710 	add.w	r7, r7, #16
    a1e2:	46bd      	mov	sp, r7
    a1e4:	bd80      	pop	{r7, pc}
    a1e6:	bf00      	nop

0000a1e8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a1e8:	b480      	push	{r7}
    a1ea:	b083      	sub	sp, #12
    a1ec:	af00      	add	r7, sp, #0
    a1ee:	6078      	str	r0, [r7, #4]
    a1f0:	e7fe      	b.n	a1f0 <_exit+0x8>
    a1f2:	bf00      	nop

0000a1f4 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a1f4:	b580      	push	{r7, lr}
    a1f6:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a1f8:	f00a fcac 	bl	14b54 <__errno>
    a1fc:	4603      	mov	r3, r0
    a1fe:	f04f 020b 	mov.w	r2, #11
    a202:	601a      	str	r2, [r3, #0]
    return -1;
    a204:	f04f 33ff 	mov.w	r3, #4294967295
}
    a208:	4618      	mov	r0, r3
    a20a:	bd80      	pop	{r7, pc}

0000a20c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a20c:	b480      	push	{r7}
    a20e:	b083      	sub	sp, #12
    a210:	af00      	add	r7, sp, #0
    a212:	6078      	str	r0, [r7, #4]
    a214:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a216:	683b      	ldr	r3, [r7, #0]
    a218:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a21c:	605a      	str	r2, [r3, #4]
    return 0;
    a21e:	f04f 0300 	mov.w	r3, #0
}
    a222:	4618      	mov	r0, r3
    a224:	f107 070c 	add.w	r7, r7, #12
    a228:	46bd      	mov	sp, r7
    a22a:	bc80      	pop	{r7}
    a22c:	4770      	bx	lr
    a22e:	bf00      	nop

0000a230 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a230:	b480      	push	{r7}
    a232:	af00      	add	r7, sp, #0
    return 1;
    a234:	f04f 0301 	mov.w	r3, #1
}
    a238:	4618      	mov	r0, r3
    a23a:	46bd      	mov	sp, r7
    a23c:	bc80      	pop	{r7}
    a23e:	4770      	bx	lr

0000a240 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a240:	b480      	push	{r7}
    a242:	b083      	sub	sp, #12
    a244:	af00      	add	r7, sp, #0
    a246:	6078      	str	r0, [r7, #4]
    return 1;
    a248:	f04f 0301 	mov.w	r3, #1
}
    a24c:	4618      	mov	r0, r3
    a24e:	f107 070c 	add.w	r7, r7, #12
    a252:	46bd      	mov	sp, r7
    a254:	bc80      	pop	{r7}
    a256:	4770      	bx	lr

0000a258 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a258:	b580      	push	{r7, lr}
    a25a:	b082      	sub	sp, #8
    a25c:	af00      	add	r7, sp, #0
    a25e:	6078      	str	r0, [r7, #4]
    a260:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a262:	f00a fc77 	bl	14b54 <__errno>
    a266:	4603      	mov	r3, r0
    a268:	f04f 0216 	mov.w	r2, #22
    a26c:	601a      	str	r2, [r3, #0]
    return -1;
    a26e:	f04f 33ff 	mov.w	r3, #4294967295
}
    a272:	4618      	mov	r0, r3
    a274:	f107 0708 	add.w	r7, r7, #8
    a278:	46bd      	mov	sp, r7
    a27a:	bd80      	pop	{r7, pc}

0000a27c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a27c:	b580      	push	{r7, lr}
    a27e:	b082      	sub	sp, #8
    a280:	af00      	add	r7, sp, #0
    a282:	6078      	str	r0, [r7, #4]
    a284:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a286:	f00a fc65 	bl	14b54 <__errno>
    a28a:	4603      	mov	r3, r0
    a28c:	f04f 021f 	mov.w	r2, #31
    a290:	601a      	str	r2, [r3, #0]
    return -1;
    a292:	f04f 33ff 	mov.w	r3, #4294967295
}
    a296:	4618      	mov	r0, r3
    a298:	f107 0708 	add.w	r7, r7, #8
    a29c:	46bd      	mov	sp, r7
    a29e:	bd80      	pop	{r7, pc}

0000a2a0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a2a0:	b480      	push	{r7}
    a2a2:	b085      	sub	sp, #20
    a2a4:	af00      	add	r7, sp, #0
    a2a6:	60f8      	str	r0, [r7, #12]
    a2a8:	60b9      	str	r1, [r7, #8]
    a2aa:	607a      	str	r2, [r7, #4]
    return 0;
    a2ac:	f04f 0300 	mov.w	r3, #0
}
    a2b0:	4618      	mov	r0, r3
    a2b2:	f107 0714 	add.w	r7, r7, #20
    a2b6:	46bd      	mov	sp, r7
    a2b8:	bc80      	pop	{r7}
    a2ba:	4770      	bx	lr

0000a2bc <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a2bc:	b480      	push	{r7}
    a2be:	b085      	sub	sp, #20
    a2c0:	af00      	add	r7, sp, #0
    a2c2:	60f8      	str	r0, [r7, #12]
    a2c4:	60b9      	str	r1, [r7, #8]
    a2c6:	607a      	str	r2, [r7, #4]
    return -1;
    a2c8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a2cc:	4618      	mov	r0, r3
    a2ce:	f107 0714 	add.w	r7, r7, #20
    a2d2:	46bd      	mov	sp, r7
    a2d4:	bc80      	pop	{r7}
    a2d6:	4770      	bx	lr

0000a2d8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a2d8:	b480      	push	{r7}
    a2da:	b085      	sub	sp, #20
    a2dc:	af00      	add	r7, sp, #0
    a2de:	60f8      	str	r0, [r7, #12]
    a2e0:	60b9      	str	r1, [r7, #8]
    a2e2:	607a      	str	r2, [r7, #4]
    return 0;
    a2e4:	f04f 0300 	mov.w	r3, #0
}
    a2e8:	4618      	mov	r0, r3
    a2ea:	f107 0714 	add.w	r7, r7, #20
    a2ee:	46bd      	mov	sp, r7
    a2f0:	bc80      	pop	{r7}
    a2f2:	4770      	bx	lr

0000a2f4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a2f4:	b580      	push	{r7, lr}
    a2f6:	b084      	sub	sp, #16
    a2f8:	af00      	add	r7, sp, #0
    a2fa:	60f8      	str	r0, [r7, #12]
    a2fc:	60b9      	str	r1, [r7, #8]
    a2fe:	607a      	str	r2, [r7, #4]
    a300:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a302:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a306:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a30a:	681b      	ldr	r3, [r3, #0]
    a30c:	2b00      	cmp	r3, #0
    a30e:	d110      	bne.n	a332 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a310:	f64a 1078 	movw	r0, #43384	; 0xa978
    a314:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a318:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a31c:	f04f 0203 	mov.w	r2, #3
    a320:	f7f7 fbde 	bl	1ae0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a324:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    a328:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a32c:	f04f 0201 	mov.w	r2, #1
    a330:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a332:	683b      	ldr	r3, [r7, #0]
    a334:	f64a 1078 	movw	r0, #43384	; 0xa978
    a338:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a33c:	6879      	ldr	r1, [r7, #4]
    a33e:	461a      	mov	r2, r3
    a340:	f7f7 fcd0 	bl	1ce4 <MSS_UART_polled_tx>
    
    return len;
    a344:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a346:	4618      	mov	r0, r3
    a348:	f107 0710 	add.w	r7, r7, #16
    a34c:	46bd      	mov	sp, r7
    a34e:	bd80      	pop	{r7, pc}

0000a350 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a350:	b580      	push	{r7, lr}
    a352:	b084      	sub	sp, #16
    a354:	af00      	add	r7, sp, #0
    a356:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a358:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a35c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a360:	681b      	ldr	r3, [r3, #0]
    a362:	2b00      	cmp	r3, #0
    a364:	d108      	bne.n	a378 <_sbrk+0x28>
    {
      heap_end = &_end;
    a366:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a36a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a36e:	f64c 4250 	movw	r2, #52304	; 0xcc50
    a372:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a376:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a378:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a380:	681b      	ldr	r3, [r3, #0]
    a382:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a384:	f3ef 8308 	mrs	r3, MSP
    a388:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a38a:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a38e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a392:	681a      	ldr	r2, [r3, #0]
    a394:	687b      	ldr	r3, [r7, #4]
    a396:	441a      	add	r2, r3
    a398:	68fb      	ldr	r3, [r7, #12]
    a39a:	429a      	cmp	r2, r3
    a39c:	d90f      	bls.n	a3be <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a39e:	f04f 0000 	mov.w	r0, #0
    a3a2:	f04f 0101 	mov.w	r1, #1
    a3a6:	f64b 120c 	movw	r2, #47372	; 0xb90c
    a3aa:	f2c0 0201 	movt	r2, #1
    a3ae:	f04f 0319 	mov.w	r3, #25
    a3b2:	f7ff ff9f 	bl	a2f4 <_write_r>
      _exit (1);
    a3b6:	f04f 0001 	mov.w	r0, #1
    a3ba:	f7ff ff15 	bl	a1e8 <_exit>
    }
  
    heap_end += incr;
    a3be:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a3c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3c6:	681a      	ldr	r2, [r3, #0]
    a3c8:	687b      	ldr	r3, [r7, #4]
    a3ca:	441a      	add	r2, r3
    a3cc:	f642 63f0 	movw	r3, #12016	; 0x2ef0
    a3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3d4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a3d6:	68bb      	ldr	r3, [r7, #8]
}
    a3d8:	4618      	mov	r0, r3
    a3da:	f107 0710 	add.w	r7, r7, #16
    a3de:	46bd      	mov	sp, r7
    a3e0:	bd80      	pop	{r7, pc}
    a3e2:	bf00      	nop

0000a3e4 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a3e4:	b480      	push	{r7}
    a3e6:	b083      	sub	sp, #12
    a3e8:	af00      	add	r7, sp, #0
    a3ea:	6078      	str	r0, [r7, #4]
    a3ec:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a3ee:	683b      	ldr	r3, [r7, #0]
    a3f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a3f4:	605a      	str	r2, [r3, #4]
    return 0;
    a3f6:	f04f 0300 	mov.w	r3, #0
}
    a3fa:	4618      	mov	r0, r3
    a3fc:	f107 070c 	add.w	r7, r7, #12
    a400:	46bd      	mov	sp, r7
    a402:	bc80      	pop	{r7}
    a404:	4770      	bx	lr
    a406:	bf00      	nop

0000a408 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a408:	b480      	push	{r7}
    a40a:	b083      	sub	sp, #12
    a40c:	af00      	add	r7, sp, #0
    a40e:	6078      	str	r0, [r7, #4]
    return -1;
    a410:	f04f 33ff 	mov.w	r3, #4294967295
}
    a414:	4618      	mov	r0, r3
    a416:	f107 070c 	add.w	r7, r7, #12
    a41a:	46bd      	mov	sp, r7
    a41c:	bc80      	pop	{r7}
    a41e:	4770      	bx	lr

0000a420 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a420:	b580      	push	{r7, lr}
    a422:	b082      	sub	sp, #8
    a424:	af00      	add	r7, sp, #0
    a426:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a428:	f00a fb94 	bl	14b54 <__errno>
    a42c:	4603      	mov	r3, r0
    a42e:	f04f 0202 	mov.w	r2, #2
    a432:	601a      	str	r2, [r3, #0]
    return -1;
    a434:	f04f 33ff 	mov.w	r3, #4294967295
}
    a438:	4618      	mov	r0, r3
    a43a:	f107 0708 	add.w	r7, r7, #8
    a43e:	46bd      	mov	sp, r7
    a440:	bd80      	pop	{r7, pc}
    a442:	bf00      	nop

0000a444 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a444:	b580      	push	{r7, lr}
    a446:	b082      	sub	sp, #8
    a448:	af00      	add	r7, sp, #0
    a44a:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a44c:	f00a fb82 	bl	14b54 <__errno>
    a450:	4603      	mov	r3, r0
    a452:	f04f 020a 	mov.w	r2, #10
    a456:	601a      	str	r2, [r3, #0]
    return -1;
    a458:	f04f 33ff 	mov.w	r3, #4294967295
}
    a45c:	4618      	mov	r0, r3
    a45e:	f107 0708 	add.w	r7, r7, #8
    a462:	46bd      	mov	sp, r7
    a464:	bd80      	pop	{r7, pc}
    a466:	bf00      	nop

0000a468 <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a468:	b580      	push	{r7, lr}
    a46a:	b082      	sub	sp, #8
    a46c:	af00      	add	r7, sp, #0
    a46e:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a470:	f64b 1328 	movw	r3, #47400	; 0xb928
    a474:	f2c0 0301 	movt	r3, #1
    a478:	681b      	ldr	r3, [r3, #0]
    a47a:	4618      	mov	r0, r3
    a47c:	6879      	ldr	r1, [r7, #4]
    a47e:	f7f7 fca3 	bl	1dc8 <MSS_UART_polled_tx_string>
}
    a482:	f107 0708 	add.w	r7, r7, #8
    a486:	46bd      	mov	sp, r7
    a488:	bd80      	pop	{r7, pc}
    a48a:	bf00      	nop

0000a48c <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a48c:	b480      	push	{r7}
    a48e:	b085      	sub	sp, #20
    a490:	af00      	add	r7, sp, #0
    a492:	60f8      	str	r0, [r7, #12]
    a494:	60b9      	str	r1, [r7, #8]
    a496:	4613      	mov	r3, r2
    a498:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a49a:	68fb      	ldr	r3, [r7, #12]
    a49c:	68ba      	ldr	r2, [r7, #8]
    a49e:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a4a0:	68fb      	ldr	r3, [r7, #12]
    a4a2:	88fa      	ldrh	r2, [r7, #6]
    a4a4:	809a      	strh	r2, [r3, #4]
}
    a4a6:	f107 0714 	add.w	r7, r7, #20
    a4aa:	46bd      	mov	sp, r7
    a4ac:	bc80      	pop	{r7}
    a4ae:	4770      	bx	lr

0000a4b0 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a4b0:	b580      	push	{r7, lr}
    a4b2:	b084      	sub	sp, #16
    a4b4:	af00      	add	r7, sp, #0
    a4b6:	60f8      	str	r0, [r7, #12]
    a4b8:	607a      	str	r2, [r7, #4]
    a4ba:	603b      	str	r3, [r7, #0]
    a4bc:	460b      	mov	r3, r1
    a4be:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a4c0:	683b      	ldr	r3, [r7, #0]
    a4c2:	881a      	ldrh	r2, [r3, #0]
    a4c4:	68fb      	ldr	r3, [r7, #12]
    a4c6:	889b      	ldrh	r3, [r3, #4]
    a4c8:	429a      	cmp	r2, r3
    a4ca:	d228      	bcs.n	a51e <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a4cc:	68fb      	ldr	r3, [r7, #12]
    a4ce:	6819      	ldr	r1, [r3, #0]
    a4d0:	687b      	ldr	r3, [r7, #4]
    a4d2:	681a      	ldr	r2, [r3, #0]
    a4d4:	683b      	ldr	r3, [r7, #0]
    a4d6:	881b      	ldrh	r3, [r3, #0]
    a4d8:	4608      	mov	r0, r1
    a4da:	4611      	mov	r1, r2
    a4dc:	461a      	mov	r2, r3
    a4de:	f00a fb67 	bl	14bb0 <memcpy>
    buf->ptr += *datalen;
    a4e2:	68fb      	ldr	r3, [r7, #12]
    a4e4:	681a      	ldr	r2, [r3, #0]
    a4e6:	683b      	ldr	r3, [r7, #0]
    a4e8:	881b      	ldrh	r3, [r3, #0]
    a4ea:	441a      	add	r2, r3
    a4ec:	68fb      	ldr	r3, [r7, #12]
    a4ee:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a4f0:	68fb      	ldr	r3, [r7, #12]
    a4f2:	889a      	ldrh	r2, [r3, #4]
    a4f4:	683b      	ldr	r3, [r7, #0]
    a4f6:	881b      	ldrh	r3, [r3, #0]
    a4f8:	ebc3 0302 	rsb	r3, r3, r2
    a4fc:	b29a      	uxth	r2, r3
    a4fe:	68fb      	ldr	r3, [r7, #12]
    a500:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a502:	687b      	ldr	r3, [r7, #4]
    a504:	681a      	ldr	r2, [r3, #0]
    a506:	683b      	ldr	r3, [r7, #0]
    a508:	881b      	ldrh	r3, [r3, #0]
    a50a:	441a      	add	r2, r3
    a50c:	687b      	ldr	r3, [r7, #4]
    a50e:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a510:	683b      	ldr	r3, [r7, #0]
    a512:	f04f 0200 	mov.w	r2, #0
    a516:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a518:	f04f 0300 	mov.w	r3, #0
    a51c:	e051      	b.n	a5c2 <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a51e:	683b      	ldr	r3, [r7, #0]
    a520:	881a      	ldrh	r2, [r3, #0]
    a522:	68fb      	ldr	r3, [r7, #12]
    a524:	889b      	ldrh	r3, [r3, #4]
    a526:	429a      	cmp	r2, r3
    a528:	d123      	bne.n	a572 <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a52a:	68fb      	ldr	r3, [r7, #12]
    a52c:	6819      	ldr	r1, [r3, #0]
    a52e:	687b      	ldr	r3, [r7, #4]
    a530:	681a      	ldr	r2, [r3, #0]
    a532:	683b      	ldr	r3, [r7, #0]
    a534:	881b      	ldrh	r3, [r3, #0]
    a536:	4608      	mov	r0, r1
    a538:	4611      	mov	r1, r2
    a53a:	461a      	mov	r2, r3
    a53c:	f00a fb38 	bl	14bb0 <memcpy>
    buf->ptr += *datalen;
    a540:	68fb      	ldr	r3, [r7, #12]
    a542:	681a      	ldr	r2, [r3, #0]
    a544:	683b      	ldr	r3, [r7, #0]
    a546:	881b      	ldrh	r3, [r3, #0]
    a548:	441a      	add	r2, r3
    a54a:	68fb      	ldr	r3, [r7, #12]
    a54c:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a54e:	68fb      	ldr	r3, [r7, #12]
    a550:	f04f 0200 	mov.w	r2, #0
    a554:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a556:	687b      	ldr	r3, [r7, #4]
    a558:	681a      	ldr	r2, [r3, #0]
    a55a:	683b      	ldr	r3, [r7, #0]
    a55c:	881b      	ldrh	r3, [r3, #0]
    a55e:	441a      	add	r2, r3
    a560:	687b      	ldr	r3, [r7, #4]
    a562:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a564:	683b      	ldr	r3, [r7, #0]
    a566:	f04f 0200 	mov.w	r2, #0
    a56a:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a56c:	f04f 0301 	mov.w	r3, #1
    a570:	e027      	b.n	a5c2 <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a572:	68fb      	ldr	r3, [r7, #12]
    a574:	6819      	ldr	r1, [r3, #0]
    a576:	687b      	ldr	r3, [r7, #4]
    a578:	681a      	ldr	r2, [r3, #0]
    a57a:	68fb      	ldr	r3, [r7, #12]
    a57c:	889b      	ldrh	r3, [r3, #4]
    a57e:	4608      	mov	r0, r1
    a580:	4611      	mov	r1, r2
    a582:	461a      	mov	r2, r3
    a584:	f00a fb14 	bl	14bb0 <memcpy>
    buf->ptr += buf->left;
    a588:	68fb      	ldr	r3, [r7, #12]
    a58a:	681a      	ldr	r2, [r3, #0]
    a58c:	68fb      	ldr	r3, [r7, #12]
    a58e:	889b      	ldrh	r3, [r3, #4]
    a590:	441a      	add	r2, r3
    a592:	68fb      	ldr	r3, [r7, #12]
    a594:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a596:	683b      	ldr	r3, [r7, #0]
    a598:	881a      	ldrh	r2, [r3, #0]
    a59a:	68fb      	ldr	r3, [r7, #12]
    a59c:	889b      	ldrh	r3, [r3, #4]
    a59e:	ebc3 0302 	rsb	r3, r3, r2
    a5a2:	b29a      	uxth	r2, r3
    a5a4:	683b      	ldr	r3, [r7, #0]
    a5a6:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a5a8:	687b      	ldr	r3, [r7, #4]
    a5aa:	681a      	ldr	r2, [r3, #0]
    a5ac:	68fb      	ldr	r3, [r7, #12]
    a5ae:	889b      	ldrh	r3, [r3, #4]
    a5b0:	441a      	add	r2, r3
    a5b2:	687b      	ldr	r3, [r7, #4]
    a5b4:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a5b6:	68fb      	ldr	r3, [r7, #12]
    a5b8:	f04f 0200 	mov.w	r2, #0
    a5bc:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a5be:	f04f 0301 	mov.w	r3, #1
  }
}
    a5c2:	4618      	mov	r0, r3
    a5c4:	f107 0710 	add.w	r7, r7, #16
    a5c8:	46bd      	mov	sp, r7
    a5ca:	bd80      	pop	{r7, pc}

0000a5cc <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a5cc:	b480      	push	{r7}
    a5ce:	b085      	sub	sp, #20
    a5d0:	af00      	add	r7, sp, #0
    a5d2:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a5d4:	e022      	b.n	a61c <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a5d6:	6801      	ldr	r1, [r0, #0]
    a5d8:	f8d2 c000 	ldr.w	ip, [r2]
    a5dc:	f89c c000 	ldrb.w	ip, [ip]
    a5e0:	f881 c000 	strb.w	ip, [r1]
    a5e4:	7809      	ldrb	r1, [r1, #0]
    a5e6:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a5e8:	6811      	ldr	r1, [r2, #0]
    a5ea:	f101 0101 	add.w	r1, r1, #1
    a5ee:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a5f0:	6801      	ldr	r1, [r0, #0]
    a5f2:	f101 0101 	add.w	r1, r1, #1
    a5f6:	6001      	str	r1, [r0, #0]
    --*datalen;
    a5f8:	8819      	ldrh	r1, [r3, #0]
    a5fa:	f101 31ff 	add.w	r1, r1, #4294967295
    a5fe:	b289      	uxth	r1, r1
    a600:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a602:	8881      	ldrh	r1, [r0, #4]
    a604:	f101 31ff 	add.w	r1, r1, #4294967295
    a608:	b289      	uxth	r1, r1
    a60a:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a60c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a610:	79f9      	ldrb	r1, [r7, #7]
    a612:	458c      	cmp	ip, r1
    a614:	d102      	bne.n	a61c <buf_bufto+0x50>
      return BUF_FOUND;
    a616:	f04f 0302 	mov.w	r3, #2
    a61a:	e024      	b.n	a666 <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a61c:	8881      	ldrh	r1, [r0, #4]
    a61e:	2900      	cmp	r1, #0
    a620:	d002      	beq.n	a628 <buf_bufto+0x5c>
    a622:	8819      	ldrh	r1, [r3, #0]
    a624:	2900      	cmp	r1, #0
    a626:	d1d6      	bne.n	a5d6 <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a628:	8819      	ldrh	r1, [r3, #0]
    a62a:	2900      	cmp	r1, #0
    a62c:	d115      	bne.n	a65a <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a62e:	f04f 0300 	mov.w	r3, #0
    a632:	e018      	b.n	a666 <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a634:	6811      	ldr	r1, [r2, #0]
    a636:	7809      	ldrb	r1, [r1, #0]
    a638:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a63a:	8819      	ldrh	r1, [r3, #0]
    a63c:	f101 31ff 	add.w	r1, r1, #4294967295
    a640:	b289      	uxth	r1, r1
    a642:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a644:	6811      	ldr	r1, [r2, #0]
    a646:	f101 0101 	add.w	r1, r1, #1
    a64a:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a64c:	7bf8      	ldrb	r0, [r7, #15]
    a64e:	79f9      	ldrb	r1, [r7, #7]
    a650:	4288      	cmp	r0, r1
    a652:	d103      	bne.n	a65c <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    a654:	f04f 0303 	mov.w	r3, #3
    a658:	e005      	b.n	a666 <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    a65a:	bf00      	nop
    a65c:	8819      	ldrh	r1, [r3, #0]
    a65e:	2900      	cmp	r1, #0
    a660:	d1e8      	bne.n	a634 <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    a662:	f04f 0301 	mov.w	r3, #1
}
    a666:	4618      	mov	r0, r3
    a668:	f107 0714 	add.w	r7, r7, #20
    a66c:	46bd      	mov	sp, r7
    a66e:	bc80      	pop	{r7}
    a670:	4770      	bx	lr
    a672:	bf00      	nop

0000a674 <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    a674:	b598      	push	{r3, r4, r7, lr}
    a676:	af00      	add	r7, sp, #0
    a678:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    a67a:	f894 3020 	ldrb.w	r3, [r4, #32]
    a67e:	2b06      	cmp	r3, #6
    a680:	d108      	bne.n	a694 <send_data+0x20>
    a682:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    a686:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a68a:	781b      	ldrb	r3, [r3, #0]
    a68c:	f003 0304 	and.w	r3, r3, #4
    a690:	2b00      	cmp	r3, #0
    a692:	d021      	beq.n	a6d8 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    a694:	8a22      	ldrh	r2, [r4, #16]
    a696:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    a69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a69e:	681b      	ldr	r3, [r3, #0]
    a6a0:	8a5b      	ldrh	r3, [r3, #18]
    a6a2:	429a      	cmp	r2, r3
    a6a4:	d90b      	bls.n	a6be <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    a6a6:	6862      	ldr	r2, [r4, #4]
    a6a8:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    a6ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6b0:	681b      	ldr	r3, [r3, #0]
    a6b2:	8a5b      	ldrh	r3, [r3, #18]
    a6b4:	4610      	mov	r0, r2
    a6b6:	4619      	mov	r1, r3
    a6b8:	f002 ff60 	bl	d57c <uip_send>
    a6bc:	e005      	b.n	a6ca <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    a6be:	6862      	ldr	r2, [r4, #4]
    a6c0:	8a23      	ldrh	r3, [r4, #16]
    a6c2:	4610      	mov	r0, r2
    a6c4:	4619      	mov	r1, r3
    a6c6:	f002 ff59 	bl	d57c <uip_send>
    }
    s->state = STATE_DATA_SENT;
    a6ca:	f04f 0306 	mov.w	r3, #6
    a6ce:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    a6d2:	f04f 0301 	mov.w	r3, #1
    a6d6:	e001      	b.n	a6dc <send_data+0x68>
  }
  return 0;
    a6d8:	f04f 0300 	mov.w	r3, #0
}
    a6dc:	4618      	mov	r0, r3
    a6de:	bd98      	pop	{r3, r4, r7, pc}

0000a6e0 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    a6e0:	b480      	push	{r7}
    a6e2:	af00      	add	r7, sp, #0
    a6e4:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    a6e6:	f893 2020 	ldrb.w	r2, [r3, #32]
    a6ea:	2a06      	cmp	r2, #6
    a6ec:	d135      	bne.n	a75a <data_acked+0x7a>
    a6ee:	f64a 32c8 	movw	r2, #43976	; 0xabc8
    a6f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a6f6:	7812      	ldrb	r2, [r2, #0]
    a6f8:	f002 0201 	and.w	r2, r2, #1
    a6fc:	b2d2      	uxtb	r2, r2
    a6fe:	2a00      	cmp	r2, #0
    a700:	d02b      	beq.n	a75a <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    a702:	8a19      	ldrh	r1, [r3, #16]
    a704:	f64a 32d0 	movw	r2, #43984	; 0xabd0
    a708:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a70c:	6812      	ldr	r2, [r2, #0]
    a70e:	8a52      	ldrh	r2, [r2, #18]
    a710:	4291      	cmp	r1, r2
    a712:	d914      	bls.n	a73e <data_acked+0x5e>
      s->sendlen -= uip_mss();
    a714:	8a19      	ldrh	r1, [r3, #16]
    a716:	f64a 32d0 	movw	r2, #43984	; 0xabd0
    a71a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a71e:	6812      	ldr	r2, [r2, #0]
    a720:	8a52      	ldrh	r2, [r2, #18]
    a722:	ebc2 0201 	rsb	r2, r2, r1
    a726:	b292      	uxth	r2, r2
    a728:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    a72a:	6859      	ldr	r1, [r3, #4]
    a72c:	f64a 32d0 	movw	r2, #43984	; 0xabd0
    a730:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a734:	6812      	ldr	r2, [r2, #0]
    a736:	8a52      	ldrh	r2, [r2, #18]
    a738:	440a      	add	r2, r1
    a73a:	605a      	str	r2, [r3, #4]
    a73c:	e006      	b.n	a74c <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    a73e:	6859      	ldr	r1, [r3, #4]
    a740:	8a1a      	ldrh	r2, [r3, #16]
    a742:	440a      	add	r2, r1
    a744:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    a746:	f04f 0200 	mov.w	r2, #0
    a74a:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    a74c:	f04f 0201 	mov.w	r2, #1
    a750:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    a754:	f04f 0301 	mov.w	r3, #1
    a758:	e001      	b.n	a75e <data_acked+0x7e>
  }
  return 0;
    a75a:	f04f 0300 	mov.w	r3, #0
}
    a75e:	4618      	mov	r0, r3
    a760:	46bd      	mov	sp, r7
    a762:	bc80      	pop	{r7}
    a764:	4770      	bx	lr
    a766:	bf00      	nop

0000a768 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    a768:	b5b0      	push	{r4, r5, r7, lr}
    a76a:	b084      	sub	sp, #16
    a76c:	af00      	add	r7, sp, #0
    a76e:	4604      	mov	r4, r0
    a770:	6079      	str	r1, [r7, #4]
    a772:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a774:	f04f 0301 	mov.w	r3, #1
    a778:	73fb      	strb	r3, [r7, #15]
    a77a:	8863      	ldrh	r3, [r4, #2]
    a77c:	2b00      	cmp	r3, #0
    a77e:	d002      	beq.n	a786 <psock_send+0x1e>
    a780:	2bd0      	cmp	r3, #208	; 0xd0
    a782:	d016      	beq.n	a7b2 <psock_send+0x4a>
    a784:	e02d      	b.n	a7e2 <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    a786:	683b      	ldr	r3, [r7, #0]
    a788:	2b00      	cmp	r3, #0
    a78a:	d105      	bne.n	a798 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    a78c:	f04f 0300 	mov.w	r3, #0
    a790:	8063      	strh	r3, [r4, #2]
    a792:	f04f 0301 	mov.w	r3, #1
    a796:	e02c      	b.n	a7f2 <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    a798:	687b      	ldr	r3, [r7, #4]
    a79a:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    a79c:	683b      	ldr	r3, [r7, #0]
    a79e:	b29b      	uxth	r3, r3
    a7a0:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    a7a2:	f04f 0300 	mov.w	r3, #0
    a7a6:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a7aa:	e013      	b.n	a7d4 <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a7ac:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    a7b0:	8063      	strh	r3, [r4, #2]
    a7b2:	4620      	mov	r0, r4
    a7b4:	f7ff ff94 	bl	a6e0 <data_acked>
    a7b8:	4603      	mov	r3, r0
    a7ba:	461d      	mov	r5, r3
    a7bc:	4620      	mov	r0, r4
    a7be:	f7ff ff59 	bl	a674 <send_data>
    a7c2:	4603      	mov	r3, r0
    a7c4:	ea05 0303 	and.w	r3, r5, r3
    a7c8:	b2db      	uxtb	r3, r3
    a7ca:	2b00      	cmp	r3, #0
    a7cc:	d102      	bne.n	a7d4 <psock_send+0x6c>
    a7ce:	f04f 0300 	mov.w	r3, #0
    a7d2:	e00e      	b.n	a7f2 <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a7d4:	8a23      	ldrh	r3, [r4, #16]
    a7d6:	2b00      	cmp	r3, #0
    a7d8:	d1e8      	bne.n	a7ac <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    a7da:	f04f 0300 	mov.w	r3, #0
    a7de:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a7e2:	f04f 0300 	mov.w	r3, #0
    a7e6:	73fb      	strb	r3, [r7, #15]
    a7e8:	f04f 0300 	mov.w	r3, #0
    a7ec:	8063      	strh	r3, [r4, #2]
    a7ee:	f04f 0302 	mov.w	r3, #2
}
    a7f2:	4618      	mov	r0, r3
    a7f4:	f107 0710 	add.w	r7, r7, #16
    a7f8:	46bd      	mov	sp, r7
    a7fa:	bdb0      	pop	{r4, r5, r7, pc}

0000a7fc <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    a7fc:	b5b0      	push	{r4, r5, r7, lr}
    a7fe:	b084      	sub	sp, #16
    a800:	af00      	add	r7, sp, #0
    a802:	4604      	mov	r4, r0
    a804:	6079      	str	r1, [r7, #4]
    a806:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a808:	f04f 0301 	mov.w	r3, #1
    a80c:	73fb      	strb	r3, [r7, #15]
    a80e:	8863      	ldrh	r3, [r4, #2]
    a810:	2b00      	cmp	r3, #0
    a812:	d002      	beq.n	a81a <psock_generator_send+0x1e>
    a814:	2bef      	cmp	r3, #239	; 0xef
    a816:	d027      	beq.n	a868 <psock_generator_send+0x6c>
    a818:	e03e      	b.n	a898 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    a81a:	687b      	ldr	r3, [r7, #4]
    a81c:	2b00      	cmp	r3, #0
    a81e:	d105      	bne.n	a82c <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    a820:	f04f 0300 	mov.w	r3, #0
    a824:	8063      	strh	r3, [r4, #2]
    a826:	f04f 0301 	mov.w	r3, #1
    a82a:	e03d      	b.n	a8a8 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    a82c:	687b      	ldr	r3, [r7, #4]
    a82e:	6838      	ldr	r0, [r7, #0]
    a830:	4798      	blx	r3
    a832:	4603      	mov	r3, r0
    a834:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    a836:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    a83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a83e:	681b      	ldr	r3, [r3, #0]
    a840:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    a842:	f04f 0300 	mov.w	r3, #0
    a846:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    a84a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    a84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a852:	781b      	ldrb	r3, [r3, #0]
    a854:	f003 0304 	and.w	r3, r3, #4
    a858:	2b00      	cmp	r3, #0
    a85a:	d002      	beq.n	a862 <psock_generator_send+0x66>
      generate(arg);
    a85c:	687b      	ldr	r3, [r7, #4]
    a85e:	6838      	ldr	r0, [r7, #0]
    a860:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a862:	f04f 03ef 	mov.w	r3, #239	; 0xef
    a866:	8063      	strh	r3, [r4, #2]
    a868:	4620      	mov	r0, r4
    a86a:	f7ff ff39 	bl	a6e0 <data_acked>
    a86e:	4603      	mov	r3, r0
    a870:	461d      	mov	r5, r3
    a872:	4620      	mov	r0, r4
    a874:	f7ff fefe 	bl	a674 <send_data>
    a878:	4603      	mov	r3, r0
    a87a:	ea05 0303 	and.w	r3, r5, r3
    a87e:	b2db      	uxtb	r3, r3
    a880:	2b00      	cmp	r3, #0
    a882:	d102      	bne.n	a88a <psock_generator_send+0x8e>
    a884:	f04f 0300 	mov.w	r3, #0
    a888:	e00e      	b.n	a8a8 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    a88a:	8a23      	ldrh	r3, [r4, #16]
    a88c:	2b00      	cmp	r3, #0
    a88e:	d1dc      	bne.n	a84a <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    a890:	f04f 0300 	mov.w	r3, #0
    a894:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a898:	f04f 0300 	mov.w	r3, #0
    a89c:	73fb      	strb	r3, [r7, #15]
    a89e:	f04f 0300 	mov.w	r3, #0
    a8a2:	8063      	strh	r3, [r4, #2]
    a8a4:	f04f 0302 	mov.w	r3, #2
}
    a8a8:	4618      	mov	r0, r3
    a8aa:	f107 0710 	add.w	r7, r7, #16
    a8ae:	46bd      	mov	sp, r7
    a8b0:	bdb0      	pop	{r4, r5, r7, pc}
    a8b2:	bf00      	nop

0000a8b4 <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    a8b4:	b480      	push	{r7}
    a8b6:	b083      	sub	sp, #12
    a8b8:	af00      	add	r7, sp, #0
    a8ba:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    a8bc:	687b      	ldr	r3, [r7, #4]
    a8be:	69db      	ldr	r3, [r3, #28]
    a8c0:	b29a      	uxth	r2, r3
    a8c2:	687b      	ldr	r3, [r7, #4]
    a8c4:	8b1b      	ldrh	r3, [r3, #24]
    a8c6:	ebc3 0302 	rsb	r3, r3, r2
    a8ca:	b29b      	uxth	r3, r3
}
    a8cc:	4618      	mov	r0, r3
    a8ce:	f107 070c 	add.w	r7, r7, #12
    a8d2:	46bd      	mov	sp, r7
    a8d4:	bc80      	pop	{r7}
    a8d6:	4770      	bx	lr

0000a8d8 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    a8d8:	b480      	push	{r7}
    a8da:	b083      	sub	sp, #12
    a8dc:	af00      	add	r7, sp, #0
    a8de:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    a8e0:	687b      	ldr	r3, [r7, #4]
    a8e2:	8a5b      	ldrh	r3, [r3, #18]
    a8e4:	2b00      	cmp	r3, #0
    a8e6:	d002      	beq.n	a8ee <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    a8e8:	f04f 0301 	mov.w	r3, #1
    a8ec:	e01a      	b.n	a924 <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    a8ee:	687b      	ldr	r3, [r7, #4]
    a8f0:	f893 3020 	ldrb.w	r3, [r3, #32]
    a8f4:	2b02      	cmp	r3, #2
    a8f6:	d107      	bne.n	a908 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    a8f8:	687b      	ldr	r3, [r7, #4]
    a8fa:	f04f 0203 	mov.w	r2, #3
    a8fe:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    a902:	f04f 0300 	mov.w	r3, #0
    a906:	e00d      	b.n	a924 <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    a908:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    a90c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a910:	781b      	ldrb	r3, [r3, #0]
    a912:	f003 0302 	and.w	r3, r3, #2
    a916:	2b00      	cmp	r3, #0
    a918:	d002      	beq.n	a920 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    a91a:	f04f 0301 	mov.w	r3, #1
    a91e:	e001      	b.n	a924 <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    a920:	f04f 0300 	mov.w	r3, #0
  }
}
    a924:	4618      	mov	r0, r3
    a926:	f107 070c 	add.w	r7, r7, #12
    a92a:	46bd      	mov	sp, r7
    a92c:	bc80      	pop	{r7}
    a92e:	4770      	bx	lr

0000a930 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    a930:	b590      	push	{r4, r7, lr}
    a932:	b085      	sub	sp, #20
    a934:	af00      	add	r7, sp, #0
    a936:	4604      	mov	r4, r0
    a938:	460b      	mov	r3, r1
    a93a:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    a93c:	f04f 0301 	mov.w	r3, #1
    a940:	73fb      	strb	r3, [r7, #15]
    a942:	8863      	ldrh	r3, [r4, #2]
    a944:	2b00      	cmp	r3, #0
    a946:	d003      	beq.n	a950 <psock_readto+0x20>
    a948:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    a94c:	d010      	beq.n	a970 <psock_readto+0x40>
    a94e:	e046      	b.n	a9de <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    a950:	f104 0114 	add.w	r1, r4, #20
    a954:	68e2      	ldr	r2, [r4, #12]
    a956:	69e3      	ldr	r3, [r4, #28]
    a958:	b29b      	uxth	r3, r3
    a95a:	4608      	mov	r0, r1
    a95c:	4611      	mov	r1, r2
    a95e:	461a      	mov	r2, r3
    a960:	f7ff fd94 	bl	a48c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    a964:	8a63      	ldrh	r3, [r4, #18]
    a966:	2b00      	cmp	r3, #0
    a968:	d11b      	bne.n	a9a2 <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    a96a:	f44f 738e 	mov.w	r3, #284	; 0x11c
    a96e:	8063      	strh	r3, [r4, #2]
    a970:	4620      	mov	r0, r4
    a972:	f7ff ffb1 	bl	a8d8 <psock_newdata>
    a976:	4603      	mov	r3, r0
    a978:	2b00      	cmp	r3, #0
    a97a:	d102      	bne.n	a982 <psock_readto+0x52>
    a97c:	f04f 0300 	mov.w	r3, #0
    a980:	e035      	b.n	a9ee <psock_readto+0xbe>
      psock->state = STATE_READ;
    a982:	f04f 0302 	mov.w	r3, #2
    a986:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    a98a:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    a98e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a992:	681b      	ldr	r3, [r3, #0]
    a994:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    a996:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    a99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a99e:	881b      	ldrh	r3, [r3, #0]
    a9a0:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    a9a2:	f104 0014 	add.w	r0, r4, #20
    a9a6:	f104 0208 	add.w	r2, r4, #8
    a9aa:	f104 0312 	add.w	r3, r4, #18
    a9ae:	79f9      	ldrb	r1, [r7, #7]
    a9b0:	f7ff fe0c 	bl	a5cc <buf_bufto>
    a9b4:	4603      	mov	r3, r0
    a9b6:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    a9ba:	2b00      	cmp	r3, #0
    a9bc:	d0d2      	beq.n	a964 <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    a9be:	4620      	mov	r0, r4
    a9c0:	f7ff ff78 	bl	a8b4 <psock_datalen>
    a9c4:	4603      	mov	r3, r0
    a9c6:	2b00      	cmp	r3, #0
    a9c8:	d109      	bne.n	a9de <psock_readto+0xae>
    psock->state = STATE_NONE;
    a9ca:	f04f 0300 	mov.w	r3, #0
    a9ce:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    a9d2:	f04f 0300 	mov.w	r3, #0
    a9d6:	8063      	strh	r3, [r4, #2]
    a9d8:	f04f 0300 	mov.w	r3, #0
    a9dc:	e007      	b.n	a9ee <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    a9de:	f04f 0300 	mov.w	r3, #0
    a9e2:	73fb      	strb	r3, [r7, #15]
    a9e4:	f04f 0300 	mov.w	r3, #0
    a9e8:	8063      	strh	r3, [r4, #2]
    a9ea:	f04f 0302 	mov.w	r3, #2
}
    a9ee:	4618      	mov	r0, r3
    a9f0:	f107 0714 	add.w	r7, r7, #20
    a9f4:	46bd      	mov	sp, r7
    a9f6:	bd90      	pop	{r4, r7, pc}

0000a9f8 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    a9f8:	b590      	push	{r4, r7, lr}
    a9fa:	b083      	sub	sp, #12
    a9fc:	af00      	add	r7, sp, #0
    a9fe:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    aa00:	f04f 0301 	mov.w	r3, #1
    aa04:	71fb      	strb	r3, [r7, #7]
    aa06:	8863      	ldrh	r3, [r4, #2]
    aa08:	2b00      	cmp	r3, #0
    aa0a:	d004      	beq.n	aa16 <psock_readbuf+0x1e>
    aa0c:	f240 1237 	movw	r2, #311	; 0x137
    aa10:	4293      	cmp	r3, r2
    aa12:	d010      	beq.n	aa36 <psock_readbuf+0x3e>
    aa14:	e045      	b.n	aaa2 <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    aa16:	f104 0114 	add.w	r1, r4, #20
    aa1a:	68e2      	ldr	r2, [r4, #12]
    aa1c:	69e3      	ldr	r3, [r4, #28]
    aa1e:	b29b      	uxth	r3, r3
    aa20:	4608      	mov	r0, r1
    aa22:	4611      	mov	r1, r2
    aa24:	461a      	mov	r2, r3
    aa26:	f7ff fd31 	bl	a48c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    aa2a:	8a63      	ldrh	r3, [r4, #18]
    aa2c:	2b00      	cmp	r3, #0
    aa2e:	d11b      	bne.n	aa68 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    aa30:	f240 1337 	movw	r3, #311	; 0x137
    aa34:	8063      	strh	r3, [r4, #2]
    aa36:	4620      	mov	r0, r4
    aa38:	f7ff ff4e 	bl	a8d8 <psock_newdata>
    aa3c:	4603      	mov	r3, r0
    aa3e:	2b00      	cmp	r3, #0
    aa40:	d102      	bne.n	aa48 <psock_readbuf+0x50>
    aa42:	f04f 0300 	mov.w	r3, #0
    aa46:	e034      	b.n	aab2 <psock_readbuf+0xba>
      psock->state = STATE_READ;
    aa48:	f04f 0302 	mov.w	r3, #2
    aa4c:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    aa50:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    aa54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa58:	681b      	ldr	r3, [r3, #0]
    aa5a:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    aa5c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    aa60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa64:	881b      	ldrh	r3, [r3, #0]
    aa66:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    aa68:	f104 0014 	add.w	r0, r4, #20
    aa6c:	69e3      	ldr	r3, [r4, #28]
    aa6e:	b299      	uxth	r1, r3
    aa70:	f104 0208 	add.w	r2, r4, #8
    aa74:	f104 0312 	add.w	r3, r4, #18
    aa78:	f7ff fd1a 	bl	a4b0 <buf_bufdata>
    aa7c:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    aa7e:	2b01      	cmp	r3, #1
    aa80:	d1d3      	bne.n	aa2a <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    aa82:	4620      	mov	r0, r4
    aa84:	f7ff ff16 	bl	a8b4 <psock_datalen>
    aa88:	4603      	mov	r3, r0
    aa8a:	2b00      	cmp	r3, #0
    aa8c:	d109      	bne.n	aaa2 <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    aa8e:	f04f 0300 	mov.w	r3, #0
    aa92:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    aa96:	f04f 0300 	mov.w	r3, #0
    aa9a:	8063      	strh	r3, [r4, #2]
    aa9c:	f04f 0300 	mov.w	r3, #0
    aaa0:	e007      	b.n	aab2 <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    aaa2:	f04f 0300 	mov.w	r3, #0
    aaa6:	71fb      	strb	r3, [r7, #7]
    aaa8:	f04f 0300 	mov.w	r3, #0
    aaac:	8063      	strh	r3, [r4, #2]
    aaae:	f04f 0302 	mov.w	r3, #2
}
    aab2:	4618      	mov	r0, r3
    aab4:	f107 070c 	add.w	r7, r7, #12
    aab8:	46bd      	mov	sp, r7
    aaba:	bd90      	pop	{r4, r7, pc}

0000aabc <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    aabc:	b590      	push	{r4, r7, lr}
    aabe:	b083      	sub	sp, #12
    aac0:	af00      	add	r7, sp, #0
    aac2:	4604      	mov	r4, r0
    aac4:	6079      	str	r1, [r7, #4]
    aac6:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    aac8:	f04f 0300 	mov.w	r3, #0
    aacc:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    aad0:	f04f 0300 	mov.w	r3, #0
    aad4:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    aad6:	687b      	ldr	r3, [r7, #4]
    aad8:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    aada:	683b      	ldr	r3, [r7, #0]
    aadc:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    aade:	f104 0214 	add.w	r2, r4, #20
    aae2:	683b      	ldr	r3, [r7, #0]
    aae4:	b29b      	uxth	r3, r3
    aae6:	4610      	mov	r0, r2
    aae8:	6879      	ldr	r1, [r7, #4]
    aaea:	461a      	mov	r2, r3
    aaec:	f7ff fcce 	bl	a48c <buf_setup>
  PT_INIT(&psock->pt);
    aaf0:	f04f 0300 	mov.w	r3, #0
    aaf4:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    aaf6:	f04f 0300 	mov.w	r3, #0
    aafa:	8063      	strh	r3, [r4, #2]
}
    aafc:	f107 070c 	add.w	r7, r7, #12
    ab00:	46bd      	mov	sp, r7
    ab02:	bd90      	pop	{r4, r7, pc}

0000ab04 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    ab04:	b580      	push	{r7, lr}
    ab06:	b082      	sub	sp, #8
    ab08:	af00      	add	r7, sp, #0
    ab0a:	6078      	str	r0, [r7, #4]
    ab0c:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    ab0e:	687b      	ldr	r3, [r7, #4]
    ab10:	683a      	ldr	r2, [r7, #0]
    ab12:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    ab14:	f7f6 f99a 	bl	e4c <clock_time>
    ab18:	4602      	mov	r2, r0
    ab1a:	687b      	ldr	r3, [r7, #4]
    ab1c:	601a      	str	r2, [r3, #0]
}
    ab1e:	f107 0708 	add.w	r7, r7, #8
    ab22:	46bd      	mov	sp, r7
    ab24:	bd80      	pop	{r7, pc}
    ab26:	bf00      	nop

0000ab28 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    ab28:	b480      	push	{r7}
    ab2a:	b083      	sub	sp, #12
    ab2c:	af00      	add	r7, sp, #0
    ab2e:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    ab30:	687b      	ldr	r3, [r7, #4]
    ab32:	681a      	ldr	r2, [r3, #0]
    ab34:	687b      	ldr	r3, [r7, #4]
    ab36:	685b      	ldr	r3, [r3, #4]
    ab38:	441a      	add	r2, r3
    ab3a:	687b      	ldr	r3, [r7, #4]
    ab3c:	601a      	str	r2, [r3, #0]
}
    ab3e:	f107 070c 	add.w	r7, r7, #12
    ab42:	46bd      	mov	sp, r7
    ab44:	bc80      	pop	{r7}
    ab46:	4770      	bx	lr

0000ab48 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    ab48:	b580      	push	{r7, lr}
    ab4a:	b082      	sub	sp, #8
    ab4c:	af00      	add	r7, sp, #0
    ab4e:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    ab50:	f7f6 f97c 	bl	e4c <clock_time>
    ab54:	4602      	mov	r2, r0
    ab56:	687b      	ldr	r3, [r7, #4]
    ab58:	601a      	str	r2, [r3, #0]
}
    ab5a:	f107 0708 	add.w	r7, r7, #8
    ab5e:	46bd      	mov	sp, r7
    ab60:	bd80      	pop	{r7, pc}
    ab62:	bf00      	nop

0000ab64 <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    ab64:	b580      	push	{r7, lr}
    ab66:	b082      	sub	sp, #8
    ab68:	af00      	add	r7, sp, #0
    ab6a:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    ab6c:	f7f6 f96e 	bl	e4c <clock_time>
    ab70:	4602      	mov	r2, r0
    ab72:	687b      	ldr	r3, [r7, #4]
    ab74:	681b      	ldr	r3, [r3, #0]
    ab76:	ebc3 0202 	rsb	r2, r3, r2
    ab7a:	687b      	ldr	r3, [r7, #4]
    ab7c:	685b      	ldr	r3, [r3, #4]
    ab7e:	429a      	cmp	r2, r3
    ab80:	bf34      	ite	cc
    ab82:	2300      	movcc	r3, #0
    ab84:	2301      	movcs	r3, #1
}
    ab86:	4618      	mov	r0, r3
    ab88:	f107 0708 	add.w	r7, r7, #8
    ab8c:	46bd      	mov	sp, r7
    ab8e:	bd80      	pop	{r7, pc}

0000ab90 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    ab90:	b590      	push	{r4, r7, lr}
    ab92:	b083      	sub	sp, #12
    ab94:	af00      	add	r7, sp, #0
    ab96:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    ab98:	687b      	ldr	r3, [r7, #4]
    ab9a:	681a      	ldr	r2, [r3, #0]
    ab9c:	687b      	ldr	r3, [r7, #4]
    ab9e:	685b      	ldr	r3, [r3, #4]
    aba0:	eb02 0403 	add.w	r4, r2, r3
    aba4:	f7f6 f952 	bl	e4c <clock_time>
    aba8:	4603      	mov	r3, r0
    abaa:	ebc3 0304 	rsb	r3, r3, r4
}
    abae:	4618      	mov	r0, r3
    abb0:	f107 070c 	add.w	r7, r7, #12
    abb4:	46bd      	mov	sp, r7
    abb6:	bd90      	pop	{r4, r7, pc}

0000abb8 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    abb8:	b480      	push	{r7}
    abba:	b083      	sub	sp, #12
    abbc:	af00      	add	r7, sp, #0
    abbe:	4603      	mov	r3, r0
    abc0:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    abc2:	f642 63fc 	movw	r3, #12028	; 0x2efc
    abc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abca:	88fa      	ldrh	r2, [r7, #6]
    abcc:	801a      	strh	r2, [r3, #0]
}
    abce:	f107 070c 	add.w	r7, r7, #12
    abd2:	46bd      	mov	sp, r7
    abd4:	bc80      	pop	{r7}
    abd6:	4770      	bx	lr

0000abd8 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    abd8:	b480      	push	{r7}
    abda:	b083      	sub	sp, #12
    abdc:	af00      	add	r7, sp, #0
    abde:	6078      	str	r0, [r7, #4]
    abe0:	460b      	mov	r3, r1
    abe2:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    abe4:	687b      	ldr	r3, [r7, #4]
    abe6:	f103 0303 	add.w	r3, r3, #3
    abea:	781a      	ldrb	r2, [r3, #0]
    abec:	887b      	ldrh	r3, [r7, #2]
    abee:	b2db      	uxtb	r3, r3
    abf0:	4413      	add	r3, r2
    abf2:	b2da      	uxtb	r2, r3
    abf4:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    abf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abfc:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    abfe:	687b      	ldr	r3, [r7, #4]
    ac00:	f103 0302 	add.w	r3, r3, #2
    ac04:	781a      	ldrb	r2, [r3, #0]
    ac06:	887b      	ldrh	r3, [r7, #2]
    ac08:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ac0c:	b29b      	uxth	r3, r3
    ac0e:	b2db      	uxtb	r3, r3
    ac10:	4413      	add	r3, r2
    ac12:	b2da      	uxtb	r2, r3
    ac14:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac1c:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    ac1e:	687b      	ldr	r3, [r7, #4]
    ac20:	f103 0301 	add.w	r3, r3, #1
    ac24:	781a      	ldrb	r2, [r3, #0]
    ac26:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac2e:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    ac30:	687b      	ldr	r3, [r7, #4]
    ac32:	781a      	ldrb	r2, [r3, #0]
    ac34:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac3c:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    ac3e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac46:	789b      	ldrb	r3, [r3, #2]
    ac48:	461a      	mov	r2, r3
    ac4a:	887b      	ldrh	r3, [r7, #2]
    ac4c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ac50:	b29b      	uxth	r3, r3
    ac52:	429a      	cmp	r2, r3
    ac54:	d220      	bcs.n	ac98 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    ac56:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac5e:	785b      	ldrb	r3, [r3, #1]
    ac60:	f103 0301 	add.w	r3, r3, #1
    ac64:	b2da      	uxtb	r2, r3
    ac66:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac6e:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    ac70:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac78:	785b      	ldrb	r3, [r3, #1]
    ac7a:	2b00      	cmp	r3, #0
    ac7c:	d10c      	bne.n	ac98 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    ac7e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac86:	781b      	ldrb	r3, [r3, #0]
    ac88:	f103 0301 	add.w	r3, r3, #1
    ac8c:	b2da      	uxtb	r2, r3
    ac8e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac96:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    ac98:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ac9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aca0:	78db      	ldrb	r3, [r3, #3]
    aca2:	461a      	mov	r2, r3
    aca4:	887b      	ldrh	r3, [r7, #2]
    aca6:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    acaa:	429a      	cmp	r2, r3
    acac:	da34      	bge.n	ad18 <uip_add32+0x140>
		{
			++uip_acc32[2];
    acae:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    acb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acb6:	789b      	ldrb	r3, [r3, #2]
    acb8:	f103 0301 	add.w	r3, r3, #1
    acbc:	b2da      	uxtb	r2, r3
    acbe:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    acc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acc6:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    acc8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    accc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acd0:	789b      	ldrb	r3, [r3, #2]
    acd2:	2b00      	cmp	r3, #0
    acd4:	d120      	bne.n	ad18 <uip_add32+0x140>
			{
				++uip_acc32[1];
    acd6:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    acda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acde:	785b      	ldrb	r3, [r3, #1]
    ace0:	f103 0301 	add.w	r3, r3, #1
    ace4:	b2da      	uxtb	r2, r3
    ace6:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    acea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acee:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    acf0:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    acf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acf8:	785b      	ldrb	r3, [r3, #1]
    acfa:	2b00      	cmp	r3, #0
    acfc:	d10c      	bne.n	ad18 <uip_add32+0x140>
				{
					++uip_acc32[0];
    acfe:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ad02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad06:	781b      	ldrb	r3, [r3, #0]
    ad08:	f103 0301 	add.w	r3, r3, #1
    ad0c:	b2da      	uxtb	r2, r3
    ad0e:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    ad12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad16:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    ad18:	f107 070c 	add.w	r7, r7, #12
    ad1c:	46bd      	mov	sp, r7
    ad1e:	bc80      	pop	{r7}
    ad20:	4770      	bx	lr
    ad22:	bf00      	nop

0000ad24 <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    ad24:	b480      	push	{r7}
    ad26:	b089      	sub	sp, #36	; 0x24
    ad28:	af00      	add	r7, sp, #0
    ad2a:	60b9      	str	r1, [r7, #8]
    ad2c:	4613      	mov	r3, r2
    ad2e:	4602      	mov	r2, r0
    ad30:	81fa      	strh	r2, [r7, #14]
    ad32:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    ad34:	68bb      	ldr	r3, [r7, #8]
    ad36:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    ad38:	88fb      	ldrh	r3, [r7, #6]
    ad3a:	f103 33ff 	add.w	r3, r3, #4294967295
    ad3e:	68ba      	ldr	r2, [r7, #8]
    ad40:	4413      	add	r3, r2
    ad42:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    ad44:	e01a      	b.n	ad7c <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    ad46:	69bb      	ldr	r3, [r7, #24]
    ad48:	781b      	ldrb	r3, [r3, #0]
    ad4a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ad4e:	b29a      	uxth	r2, r3
    ad50:	69bb      	ldr	r3, [r7, #24]
    ad52:	f103 0301 	add.w	r3, r3, #1
    ad56:	781b      	ldrb	r3, [r3, #0]
    ad58:	4413      	add	r3, r2
    ad5a:	82fb      	strh	r3, [r7, #22]
			sum += t;
    ad5c:	89fa      	ldrh	r2, [r7, #14]
    ad5e:	8afb      	ldrh	r3, [r7, #22]
    ad60:	4413      	add	r3, r2
    ad62:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ad64:	89fa      	ldrh	r2, [r7, #14]
    ad66:	8afb      	ldrh	r3, [r7, #22]
    ad68:	429a      	cmp	r2, r3
    ad6a:	d203      	bcs.n	ad74 <chksum+0x50>
			{
				sum++;	/* carry */
    ad6c:	89fb      	ldrh	r3, [r7, #14]
    ad6e:	f103 0301 	add.w	r3, r3, #1
    ad72:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    ad74:	69bb      	ldr	r3, [r7, #24]
    ad76:	f103 0302 	add.w	r3, r3, #2
    ad7a:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    ad7c:	69ba      	ldr	r2, [r7, #24]
    ad7e:	69fb      	ldr	r3, [r7, #28]
    ad80:	429a      	cmp	r2, r3
    ad82:	d3e0      	bcc.n	ad46 <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    ad84:	69ba      	ldr	r2, [r7, #24]
    ad86:	69fb      	ldr	r3, [r7, #28]
    ad88:	429a      	cmp	r2, r3
    ad8a:	d110      	bne.n	adae <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    ad8c:	69bb      	ldr	r3, [r7, #24]
    ad8e:	781b      	ldrb	r3, [r3, #0]
    ad90:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ad94:	82fb      	strh	r3, [r7, #22]
			sum += t;
    ad96:	89fa      	ldrh	r2, [r7, #14]
    ad98:	8afb      	ldrh	r3, [r7, #22]
    ad9a:	4413      	add	r3, r2
    ad9c:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ad9e:	89fa      	ldrh	r2, [r7, #14]
    ada0:	8afb      	ldrh	r3, [r7, #22]
    ada2:	429a      	cmp	r2, r3
    ada4:	d203      	bcs.n	adae <chksum+0x8a>
			{
				sum++;	/* carry */
    ada6:	89fb      	ldrh	r3, [r7, #14]
    ada8:	f103 0301 	add.w	r3, r3, #1
    adac:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    adae:	89fb      	ldrh	r3, [r7, #14]
	}
    adb0:	4618      	mov	r0, r3
    adb2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    adb6:	46bd      	mov	sp, r7
    adb8:	bc80      	pop	{r7}
    adba:	4770      	bx	lr

0000adbc <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    adbc:	b580      	push	{r7, lr}
    adbe:	b082      	sub	sp, #8
    adc0:	af00      	add	r7, sp, #0
    adc2:	6078      	str	r0, [r7, #4]
    adc4:	460b      	mov	r3, r1
    adc6:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    adc8:	687a      	ldr	r2, [r7, #4]
    adca:	887b      	ldrh	r3, [r7, #2]
    adcc:	f04f 0000 	mov.w	r0, #0
    add0:	4611      	mov	r1, r2
    add2:	461a      	mov	r2, r3
    add4:	f7ff ffa6 	bl	ad24 <chksum>
    add8:	4603      	mov	r3, r0
    adda:	4618      	mov	r0, r3
    addc:	f002 fb88 	bl	d4f0 <htons>
    ade0:	4603      	mov	r3, r0
	}
    ade2:	4618      	mov	r0, r3
    ade4:	f107 0708 	add.w	r7, r7, #8
    ade8:	46bd      	mov	sp, r7
    adea:	bd80      	pop	{r7, pc}

0000adec <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    adec:	b580      	push	{r7, lr}
    adee:	b082      	sub	sp, #8
    adf0:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    adf2:	f240 631c 	movw	r3, #1564	; 0x61c
    adf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adfa:	681b      	ldr	r3, [r3, #0]
    adfc:	f103 030e 	add.w	r3, r3, #14
    ae00:	f04f 0000 	mov.w	r0, #0
    ae04:	4619      	mov	r1, r3
    ae06:	f04f 0214 	mov.w	r2, #20
    ae0a:	f7ff ff8b 	bl	ad24 <chksum>
    ae0e:	4603      	mov	r3, r0
    ae10:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    ae12:	88fb      	ldrh	r3, [r7, #6]
    ae14:	2b00      	cmp	r3, #0
    ae16:	d005      	beq.n	ae24 <uip_ipchksum+0x38>
    ae18:	88fb      	ldrh	r3, [r7, #6]
    ae1a:	4618      	mov	r0, r3
    ae1c:	f002 fb68 	bl	d4f0 <htons>
    ae20:	4603      	mov	r3, r0
    ae22:	e001      	b.n	ae28 <uip_ipchksum+0x3c>
    ae24:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    ae28:	4618      	mov	r0, r3
    ae2a:	f107 0708 	add.w	r7, r7, #8
    ae2e:	46bd      	mov	sp, r7
    ae30:	bd80      	pop	{r7, pc}
    ae32:	bf00      	nop

0000ae34 <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    ae34:	b580      	push	{r7, lr}
    ae36:	b084      	sub	sp, #16
    ae38:	af00      	add	r7, sp, #0
    ae3a:	4603      	mov	r3, r0
    ae3c:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    ae3e:	f240 631c 	movw	r3, #1564	; 0x61c
    ae42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae46:	681b      	ldr	r3, [r3, #0]
    ae48:	f103 030e 	add.w	r3, r3, #14
    ae4c:	789b      	ldrb	r3, [r3, #2]
    ae4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ae52:	b29a      	uxth	r2, r3
    ae54:	f240 631c 	movw	r3, #1564	; 0x61c
    ae58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae5c:	681b      	ldr	r3, [r3, #0]
    ae5e:	f103 030e 	add.w	r3, r3, #14
    ae62:	78db      	ldrb	r3, [r3, #3]
    ae64:	4413      	add	r3, r2
    ae66:	b29b      	uxth	r3, r3
    ae68:	f1a3 0314 	sub.w	r3, r3, #20
    ae6c:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    ae6e:	79fa      	ldrb	r2, [r7, #7]
    ae70:	89bb      	ldrh	r3, [r7, #12]
    ae72:	4413      	add	r3, r2
    ae74:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    ae76:	f240 631c 	movw	r3, #1564	; 0x61c
    ae7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae7e:	681b      	ldr	r3, [r3, #0]
    ae80:	f103 030e 	add.w	r3, r3, #14
    ae84:	f103 030c 	add.w	r3, r3, #12
    ae88:	89fa      	ldrh	r2, [r7, #14]
    ae8a:	4610      	mov	r0, r2
    ae8c:	4619      	mov	r1, r3
    ae8e:	f04f 0208 	mov.w	r2, #8
    ae92:	f7ff ff47 	bl	ad24 <chksum>
    ae96:	4603      	mov	r3, r0
    ae98:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    ae9a:	f240 631c 	movw	r3, #1564	; 0x61c
    ae9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aea2:	681b      	ldr	r3, [r3, #0]
    aea4:	f103 0222 	add.w	r2, r3, #34	; 0x22
    aea8:	89f9      	ldrh	r1, [r7, #14]
    aeaa:	89bb      	ldrh	r3, [r7, #12]
    aeac:	4608      	mov	r0, r1
    aeae:	4611      	mov	r1, r2
    aeb0:	461a      	mov	r2, r3
    aeb2:	f7ff ff37 	bl	ad24 <chksum>
    aeb6:	4603      	mov	r3, r0
    aeb8:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    aeba:	89fb      	ldrh	r3, [r7, #14]
    aebc:	2b00      	cmp	r3, #0
    aebe:	d005      	beq.n	aecc <upper_layer_chksum+0x98>
    aec0:	89fb      	ldrh	r3, [r7, #14]
    aec2:	4618      	mov	r0, r3
    aec4:	f002 fb14 	bl	d4f0 <htons>
    aec8:	4603      	mov	r3, r0
    aeca:	e001      	b.n	aed0 <upper_layer_chksum+0x9c>
    aecc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    aed0:	4618      	mov	r0, r3
    aed2:	f107 0710 	add.w	r7, r7, #16
    aed6:	46bd      	mov	sp, r7
    aed8:	bd80      	pop	{r7, pc}
    aeda:	bf00      	nop

0000aedc <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    aedc:	b580      	push	{r7, lr}
    aede:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    aee0:	f04f 0006 	mov.w	r0, #6
    aee4:	f7ff ffa6 	bl	ae34 <upper_layer_chksum>
    aee8:	4603      	mov	r3, r0
	}
    aeea:	4618      	mov	r0, r3
    aeec:	bd80      	pop	{r7, pc}
    aeee:	bf00      	nop

0000aef0 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    aef0:	b580      	push	{r7, lr}
    aef2:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    aef4:	f04f 0011 	mov.w	r0, #17
    aef8:	f7ff ff9c 	bl	ae34 <upper_layer_chksum>
    aefc:	4603      	mov	r3, r0
		}
    aefe:	4618      	mov	r0, r3
    af00:	bd80      	pop	{r7, pc}
    af02:	bf00      	nop

0000af04 <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    af04:	b480      	push	{r7}
    af06:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    af08:	f642 7306 	movw	r3, #12038	; 0x2f06
    af0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af10:	f04f 0200 	mov.w	r2, #0
    af14:	701a      	strb	r2, [r3, #0]
    af16:	e01a      	b.n	af4e <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    af18:	f642 7306 	movw	r3, #12038	; 0x2f06
    af1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af20:	781b      	ldrb	r3, [r3, #0]
    af22:	461a      	mov	r2, r3
    af24:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    af28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af2c:	f04f 0100 	mov.w	r1, #0
    af30:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    af34:	f642 7306 	movw	r3, #12038	; 0x2f06
    af38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af3c:	781b      	ldrb	r3, [r3, #0]
    af3e:	f103 0301 	add.w	r3, r3, #1
    af42:	b2da      	uxtb	r2, r3
    af44:	f642 7306 	movw	r3, #12038	; 0x2f06
    af48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af4c:	701a      	strb	r2, [r3, #0]
    af4e:	f642 7306 	movw	r3, #12038	; 0x2f06
    af52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af56:	781b      	ldrb	r3, [r3, #0]
    af58:	2b27      	cmp	r3, #39	; 0x27
    af5a:	d9dd      	bls.n	af18 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    af5c:	f642 7306 	movw	r3, #12038	; 0x2f06
    af60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af64:	f04f 0200 	mov.w	r2, #0
    af68:	701a      	strb	r2, [r3, #0]
    af6a:	e020      	b.n	afae <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    af6c:	f642 7306 	movw	r3, #12038	; 0x2f06
    af70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af74:	781b      	ldrb	r3, [r3, #0]
    af76:	461a      	mov	r2, r3
    af78:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    af7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af80:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    af84:	fb01 f202 	mul.w	r2, r1, r2
    af88:	4413      	add	r3, r2
    af8a:	f103 0318 	add.w	r3, r3, #24
    af8e:	f04f 0200 	mov.w	r2, #0
    af92:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    af94:	f642 7306 	movw	r3, #12038	; 0x2f06
    af98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af9c:	781b      	ldrb	r3, [r3, #0]
    af9e:	f103 0301 	add.w	r3, r3, #1
    afa2:	b2da      	uxtb	r2, r3
    afa4:	f642 7306 	movw	r3, #12038	; 0x2f06
    afa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afac:	701a      	strb	r2, [r3, #0]
    afae:	f642 7306 	movw	r3, #12038	; 0x2f06
    afb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afb6:	781b      	ldrb	r3, [r3, #0]
    afb8:	2b27      	cmp	r3, #39	; 0x27
    afba:	d9d7      	bls.n	af6c <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    afbc:	f642 7304 	movw	r3, #12036	; 0x2f04
    afc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    afc8:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    afca:	46bd      	mov	sp, r7
    afcc:	bc80      	pop	{r7}
    afce:	4770      	bx	lr

0000afd0 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    afd0:	b5b0      	push	{r4, r5, r7, lr}
    afd2:	b082      	sub	sp, #8
    afd4:	af00      	add	r7, sp, #0
    afd6:	6078      	str	r0, [r7, #4]
    afd8:	460b      	mov	r3, r1
    afda:	807b      	strh	r3, [r7, #2]
    afdc:	e000      	b.n	afe0 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    afde:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    afe0:	f642 7304 	movw	r3, #12036	; 0x2f04
    afe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afe8:	881b      	ldrh	r3, [r3, #0]
    afea:	f103 0301 	add.w	r3, r3, #1
    afee:	b29a      	uxth	r2, r3
    aff0:	f642 7304 	movw	r3, #12036	; 0x2f04
    aff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aff8:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    affa:	f642 7304 	movw	r3, #12036	; 0x2f04
    affe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b002:	881a      	ldrh	r2, [r3, #0]
    b004:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b008:	429a      	cmp	r2, r3
    b00a:	d906      	bls.n	b01a <uip_connect+0x4a>
		{
			lastport = 4096;
    b00c:	f642 7304 	movw	r3, #12036	; 0x2f04
    b010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b014:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b018:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b01a:	f642 7306 	movw	r3, #12038	; 0x2f06
    b01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b022:	f04f 0200 	mov.w	r2, #0
    b026:	701a      	strb	r2, [r3, #0]
    b028:	e02a      	b.n	b080 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b02a:	f642 7306 	movw	r3, #12038	; 0x2f06
    b02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b032:	781b      	ldrb	r3, [r3, #0]
    b034:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b038:	fb02 f203 	mul.w	r2, r2, r3
    b03c:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b044:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b048:	7e63      	ldrb	r3, [r4, #25]
    b04a:	2b00      	cmp	r3, #0
    b04c:	d00b      	beq.n	b066 <uip_connect+0x96>
    b04e:	88a4      	ldrh	r4, [r4, #4]
    b050:	f642 7304 	movw	r3, #12036	; 0x2f04
    b054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b058:	881b      	ldrh	r3, [r3, #0]
    b05a:	4618      	mov	r0, r3
    b05c:	f002 fa48 	bl	d4f0 <htons>
    b060:	4603      	mov	r3, r0
    b062:	429c      	cmp	r4, r3
    b064:	d0bb      	beq.n	afde <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b066:	f642 7306 	movw	r3, #12038	; 0x2f06
    b06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b06e:	781b      	ldrb	r3, [r3, #0]
    b070:	f103 0301 	add.w	r3, r3, #1
    b074:	b2da      	uxtb	r2, r3
    b076:	f642 7306 	movw	r3, #12038	; 0x2f06
    b07a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b07e:	701a      	strb	r2, [r3, #0]
    b080:	f642 7306 	movw	r3, #12038	; 0x2f06
    b084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b088:	781b      	ldrb	r3, [r3, #0]
    b08a:	2b27      	cmp	r3, #39	; 0x27
    b08c:	d9cd      	bls.n	b02a <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b08e:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b092:	f642 7306 	movw	r3, #12038	; 0x2f06
    b096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b09a:	f04f 0200 	mov.w	r2, #0
    b09e:	701a      	strb	r2, [r3, #0]
    b0a0:	e02a      	b.n	b0f8 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b0a2:	f642 7306 	movw	r3, #12038	; 0x2f06
    b0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0aa:	781b      	ldrb	r3, [r3, #0]
    b0ac:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b0b0:	fb02 f203 	mul.w	r2, r2, r3
    b0b4:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b0b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0bc:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b0c0:	7e6b      	ldrb	r3, [r5, #25]
    b0c2:	2b00      	cmp	r3, #0
    b0c4:	d101      	bne.n	b0ca <uip_connect+0xfa>
			{
				conn = cconn;
    b0c6:	462c      	mov	r4, r5
				break;
    b0c8:	e01d      	b.n	b106 <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b0ca:	7e6b      	ldrb	r3, [r5, #25]
    b0cc:	2b07      	cmp	r3, #7
    b0ce:	d106      	bne.n	b0de <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b0d0:	2c00      	cmp	r4, #0
    b0d2:	d003      	beq.n	b0dc <uip_connect+0x10c>
    b0d4:	7eaa      	ldrb	r2, [r5, #26]
    b0d6:	7ea3      	ldrb	r3, [r4, #26]
    b0d8:	429a      	cmp	r2, r3
    b0da:	d900      	bls.n	b0de <uip_connect+0x10e>
				{
					conn = cconn;
    b0dc:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b0de:	f642 7306 	movw	r3, #12038	; 0x2f06
    b0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0e6:	781b      	ldrb	r3, [r3, #0]
    b0e8:	f103 0301 	add.w	r3, r3, #1
    b0ec:	b2da      	uxtb	r2, r3
    b0ee:	f642 7306 	movw	r3, #12038	; 0x2f06
    b0f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0f6:	701a      	strb	r2, [r3, #0]
    b0f8:	f642 7306 	movw	r3, #12038	; 0x2f06
    b0fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b100:	781b      	ldrb	r3, [r3, #0]
    b102:	2b27      	cmp	r3, #39	; 0x27
    b104:	d9cd      	bls.n	b0a2 <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b106:	2c00      	cmp	r4, #0
    b108:	d102      	bne.n	b110 <uip_connect+0x140>
		{
			return 0;
    b10a:	f04f 0300 	mov.w	r3, #0
    b10e:	e04a      	b.n	b1a6 <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b110:	f04f 0302 	mov.w	r3, #2
    b114:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b116:	f642 7300 	movw	r3, #12032	; 0x2f00
    b11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b11e:	781b      	ldrb	r3, [r3, #0]
    b120:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b122:	f642 7300 	movw	r3, #12032	; 0x2f00
    b126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b12a:	785b      	ldrb	r3, [r3, #1]
    b12c:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b12e:	f642 7300 	movw	r3, #12032	; 0x2f00
    b132:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b136:	789b      	ldrb	r3, [r3, #2]
    b138:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b13a:	f642 7300 	movw	r3, #12032	; 0x2f00
    b13e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b142:	78db      	ldrb	r3, [r3, #3]
    b144:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b146:	f240 5392 	movw	r3, #1426	; 0x592
    b14a:	8263      	strh	r3, [r4, #18]
    b14c:	8a63      	ldrh	r3, [r4, #18]
    b14e:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b150:	f04f 0301 	mov.w	r3, #1
    b154:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b156:	f04f 0300 	mov.w	r3, #0
    b15a:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b15c:	f04f 0301 	mov.w	r3, #1
    b160:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b162:	f04f 0303 	mov.w	r3, #3
    b166:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b168:	f04f 0300 	mov.w	r3, #0
    b16c:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b16e:	f04f 0310 	mov.w	r3, #16
    b172:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b174:	f642 7304 	movw	r3, #12036	; 0x2f04
    b178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b17c:	881b      	ldrh	r3, [r3, #0]
    b17e:	4618      	mov	r0, r3
    b180:	f002 f9b6 	bl	d4f0 <htons>
    b184:	4603      	mov	r3, r0
    b186:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b188:	887b      	ldrh	r3, [r7, #2]
    b18a:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b18c:	687b      	ldr	r3, [r7, #4]
    b18e:	781b      	ldrb	r3, [r3, #0]
    b190:	7023      	strb	r3, [r4, #0]
    b192:	687b      	ldr	r3, [r7, #4]
    b194:	785b      	ldrb	r3, [r3, #1]
    b196:	7063      	strb	r3, [r4, #1]
    b198:	687b      	ldr	r3, [r7, #4]
    b19a:	789b      	ldrb	r3, [r3, #2]
    b19c:	70a3      	strb	r3, [r4, #2]
    b19e:	687b      	ldr	r3, [r7, #4]
    b1a0:	78db      	ldrb	r3, [r3, #3]
    b1a2:	70e3      	strb	r3, [r4, #3]

		return conn;
    b1a4:	4623      	mov	r3, r4
	}
    b1a6:	4618      	mov	r0, r3
    b1a8:	f107 0708 	add.w	r7, r7, #8
    b1ac:	46bd      	mov	sp, r7
    b1ae:	bdb0      	pop	{r4, r5, r7, pc}

0000b1b0 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b1b0:	b480      	push	{r7}
    b1b2:	b083      	sub	sp, #12
    b1b4:	af00      	add	r7, sp, #0
    b1b6:	4603      	mov	r3, r0
    b1b8:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b1ba:	f642 7306 	movw	r3, #12038	; 0x2f06
    b1be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1c2:	f04f 0200 	mov.w	r2, #0
    b1c6:	701a      	strb	r2, [r3, #0]
    b1c8:	e02a      	b.n	b220 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b1ca:	f642 7306 	movw	r3, #12038	; 0x2f06
    b1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d2:	781b      	ldrb	r3, [r3, #0]
    b1d4:	461a      	mov	r2, r3
    b1d6:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    b1da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1de:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b1e2:	88fa      	ldrh	r2, [r7, #6]
    b1e4:	429a      	cmp	r2, r3
    b1e6:	d10e      	bne.n	b206 <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b1e8:	f642 7306 	movw	r3, #12038	; 0x2f06
    b1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f0:	781b      	ldrb	r3, [r3, #0]
    b1f2:	461a      	mov	r2, r3
    b1f4:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    b1f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1fc:	f04f 0100 	mov.w	r1, #0
    b200:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b204:	e013      	b.n	b22e <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b206:	f642 7306 	movw	r3, #12038	; 0x2f06
    b20a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20e:	781b      	ldrb	r3, [r3, #0]
    b210:	f103 0301 	add.w	r3, r3, #1
    b214:	b2da      	uxtb	r2, r3
    b216:	f642 7306 	movw	r3, #12038	; 0x2f06
    b21a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b21e:	701a      	strb	r2, [r3, #0]
    b220:	f642 7306 	movw	r3, #12038	; 0x2f06
    b224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b228:	781b      	ldrb	r3, [r3, #0]
    b22a:	2b27      	cmp	r3, #39	; 0x27
    b22c:	d9cd      	bls.n	b1ca <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b22e:	f107 070c 	add.w	r7, r7, #12
    b232:	46bd      	mov	sp, r7
    b234:	bc80      	pop	{r7}
    b236:	4770      	bx	lr

0000b238 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b238:	b480      	push	{r7}
    b23a:	b083      	sub	sp, #12
    b23c:	af00      	add	r7, sp, #0
    b23e:	4603      	mov	r3, r0
    b240:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b242:	f642 7306 	movw	r3, #12038	; 0x2f06
    b246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b24a:	f04f 0200 	mov.w	r2, #0
    b24e:	701a      	strb	r2, [r3, #0]
    b250:	e028      	b.n	b2a4 <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b252:	f642 7306 	movw	r3, #12038	; 0x2f06
    b256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b25a:	781b      	ldrb	r3, [r3, #0]
    b25c:	461a      	mov	r2, r3
    b25e:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    b262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b266:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b26a:	2b00      	cmp	r3, #0
    b26c:	d10d      	bne.n	b28a <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b26e:	f642 7306 	movw	r3, #12038	; 0x2f06
    b272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b276:	781b      	ldrb	r3, [r3, #0]
    b278:	461a      	mov	r2, r3
    b27a:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    b27e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b282:	88f9      	ldrh	r1, [r7, #6]
    b284:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b288:	e013      	b.n	b2b2 <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b28a:	f642 7306 	movw	r3, #12038	; 0x2f06
    b28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b292:	781b      	ldrb	r3, [r3, #0]
    b294:	f103 0301 	add.w	r3, r3, #1
    b298:	b2da      	uxtb	r2, r3
    b29a:	f642 7306 	movw	r3, #12038	; 0x2f06
    b29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a2:	701a      	strb	r2, [r3, #0]
    b2a4:	f642 7306 	movw	r3, #12038	; 0x2f06
    b2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ac:	781b      	ldrb	r3, [r3, #0]
    b2ae:	2b27      	cmp	r3, #39	; 0x27
    b2b0:	d9cf      	bls.n	b252 <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b2b2:	f107 070c 	add.w	r7, r7, #12
    b2b6:	46bd      	mov	sp, r7
    b2b8:	bc80      	pop	{r7}
    b2ba:	4770      	bx	lr

0000b2bc <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b2bc:	b580      	push	{r7, lr}
    b2be:	b082      	sub	sp, #8
    b2c0:	af00      	add	r7, sp, #0
    b2c2:	4603      	mov	r3, r0
    b2c4:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b2c6:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ce:	681b      	ldr	r3, [r3, #0]
    b2d0:	f103 0208 	add.w	r2, r3, #8
    b2d4:	88fb      	ldrh	r3, [r7, #6]
    b2d6:	4610      	mov	r0, r2
    b2d8:	4619      	mov	r1, r3
    b2da:	f7ff fc7d 	bl	abd8 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b2de:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2e6:	681a      	ldr	r2, [r3, #0]
    b2e8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2f0:	781b      	ldrb	r3, [r3, #0]
    b2f2:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b2f4:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2fc:	681a      	ldr	r2, [r3, #0]
    b2fe:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b306:	785b      	ldrb	r3, [r3, #1]
    b308:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b30a:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b30e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b312:	681a      	ldr	r2, [r3, #0]
    b314:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b318:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b31c:	789b      	ldrb	r3, [r3, #2]
    b31e:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b320:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b324:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b328:	681a      	ldr	r2, [r3, #0]
    b32a:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    b32e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b332:	78db      	ldrb	r3, [r3, #3]
    b334:	72d3      	strb	r3, [r2, #11]
}
    b336:	f107 0708 	add.w	r7, r7, #8
    b33a:	46bd      	mov	sp, r7
    b33c:	bd80      	pop	{r7, pc}
    b33e:	bf00      	nop

0000b340 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b340:	b590      	push	{r4, r7, lr}
    b342:	b085      	sub	sp, #20
    b344:	af00      	add	r7, sp, #0
    b346:	4603      	mov	r3, r0
    b348:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b34a:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b34e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b352:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b354:	f240 631c 	movw	r3, #1564	; 0x61c
    b358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b35c:	681b      	ldr	r3, [r3, #0]
    b35e:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b362:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    b366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b36a:	601a      	str	r2, [r3, #0]
    b36c:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    b370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b374:	681a      	ldr	r2, [r3, #0]
    b376:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    b37a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b37e:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b380:	79fb      	ldrb	r3, [r7, #7]
    b382:	2b03      	cmp	r3, #3
    b384:	d114      	bne.n	b3b0 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b386:	7e63      	ldrb	r3, [r4, #25]
    b388:	f003 030f 	and.w	r3, r3, #15
    b38c:	2b03      	cmp	r3, #3
    b38e:	f042 807c 	bne.w	d48a <uip_process+0x214a>
    b392:	8a23      	ldrh	r3, [r4, #16]
    b394:	2b00      	cmp	r3, #0
    b396:	f042 807a 	bne.w	d48e <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b39a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    b39e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a2:	f04f 0208 	mov.w	r2, #8
    b3a6:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b3a8:	f003 fcd0 	bl	ed4c <httpd_appcall>
			goto appsend;
    b3ac:	f001 bcbc 	b.w	cd28 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b3b0:	79fb      	ldrb	r3, [r7, #7]
    b3b2:	2b02      	cmp	r3, #2
    b3b4:	f040 8109 	bne.w	b5ca <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b3b8:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3c0:	78db      	ldrb	r3, [r3, #3]
    b3c2:	f103 0301 	add.w	r3, r3, #1
    b3c6:	b2da      	uxtb	r2, r3
    b3c8:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3d0:	70da      	strb	r2, [r3, #3]
    b3d2:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3da:	78db      	ldrb	r3, [r3, #3]
    b3dc:	2b00      	cmp	r3, #0
    b3de:	d134      	bne.n	b44a <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b3e0:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3e8:	789b      	ldrb	r3, [r3, #2]
    b3ea:	f103 0301 	add.w	r3, r3, #1
    b3ee:	b2da      	uxtb	r2, r3
    b3f0:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3f8:	709a      	strb	r2, [r3, #2]
    b3fa:	f642 7300 	movw	r3, #12032	; 0x2f00
    b3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b402:	789b      	ldrb	r3, [r3, #2]
    b404:	2b00      	cmp	r3, #0
    b406:	d120      	bne.n	b44a <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b408:	f642 7300 	movw	r3, #12032	; 0x2f00
    b40c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b410:	785b      	ldrb	r3, [r3, #1]
    b412:	f103 0301 	add.w	r3, r3, #1
    b416:	b2da      	uxtb	r2, r3
    b418:	f642 7300 	movw	r3, #12032	; 0x2f00
    b41c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b420:	705a      	strb	r2, [r3, #1]
    b422:	f642 7300 	movw	r3, #12032	; 0x2f00
    b426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b42a:	785b      	ldrb	r3, [r3, #1]
    b42c:	2b00      	cmp	r3, #0
    b42e:	d10c      	bne.n	b44a <uip_process+0x10a>
				{
					++iss[ 0 ];
    b430:	f642 7300 	movw	r3, #12032	; 0x2f00
    b434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b438:	781b      	ldrb	r3, [r3, #0]
    b43a:	f103 0301 	add.w	r3, r3, #1
    b43e:	b2da      	uxtb	r2, r3
    b440:	f642 7300 	movw	r3, #12032	; 0x2f00
    b444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b448:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b44a:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b44e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b452:	f04f 0200 	mov.w	r2, #0
    b456:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b458:	f64c 4348 	movw	r3, #52296	; 0xcc48
    b45c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b460:	f04f 0200 	mov.w	r2, #0
    b464:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b466:	7e63      	ldrb	r3, [r4, #25]
    b468:	2b07      	cmp	r3, #7
    b46a:	d002      	beq.n	b472 <uip_process+0x132>
    b46c:	7e63      	ldrb	r3, [r4, #25]
    b46e:	2b05      	cmp	r3, #5
    b470:	d10d      	bne.n	b48e <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b472:	7ea3      	ldrb	r3, [r4, #26]
    b474:	f103 0301 	add.w	r3, r3, #1
    b478:	b2db      	uxtb	r3, r3
    b47a:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b47c:	7ea3      	ldrb	r3, [r4, #26]
    b47e:	2b78      	cmp	r3, #120	; 0x78
    b480:	d102      	bne.n	b488 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b482:	f04f 0300 	mov.w	r3, #0
    b486:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b488:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b48a:	f002 b81d 	b.w	d4c8 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b48e:	7e63      	ldrb	r3, [r4, #25]
    b490:	2b00      	cmp	r3, #0
    b492:	f001 87fe 	beq.w	d492 <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b496:	8a23      	ldrh	r3, [r4, #16]
    b498:	2b00      	cmp	r3, #0
    b49a:	f000 8085 	beq.w	b5a8 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b49e:	7ea3      	ldrb	r3, [r4, #26]
    b4a0:	2b00      	cmp	r3, #0
    b4a2:	bf14      	ite	ne
    b4a4:	2200      	movne	r2, #0
    b4a6:	2201      	moveq	r2, #1
    b4a8:	b2d2      	uxtb	r2, r2
    b4aa:	f103 33ff 	add.w	r3, r3, #4294967295
    b4ae:	b2db      	uxtb	r3, r3
    b4b0:	76a3      	strb	r3, [r4, #26]
    b4b2:	2a00      	cmp	r2, #0
    b4b4:	f001 87ef 	beq.w	d496 <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b4b8:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b4ba:	2b08      	cmp	r3, #8
    b4bc:	d008      	beq.n	b4d0 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b4be:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b4c0:	2b02      	cmp	r3, #2
    b4c2:	d002      	beq.n	b4ca <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b4c4:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b4c6:	2b01      	cmp	r3, #1
    b4c8:	d11b      	bne.n	b502 <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b4ca:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b4cc:	2b05      	cmp	r3, #5
    b4ce:	d118      	bne.n	b502 <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b4d0:	f04f 0300 	mov.w	r3, #0
    b4d4:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b4d6:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    b4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4de:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b4e2:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b4e4:	f003 fc32 	bl	ed4c <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b4e8:	f240 631c 	movw	r3, #1564	; 0x61c
    b4ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f0:	681b      	ldr	r3, [r3, #0]
    b4f2:	f103 030e 	add.w	r3, r3, #14
    b4f6:	f04f 0214 	mov.w	r2, #20
    b4fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b4fe:	f001 bd9e 	b.w	d03e <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b502:	7ee3      	ldrb	r3, [r4, #27]
    b504:	2b04      	cmp	r3, #4
    b506:	d806      	bhi.n	b516 <uip_process+0x1d6>
    b508:	7ee3      	ldrb	r3, [r4, #27]
    b50a:	f04f 0203 	mov.w	r2, #3
    b50e:	fa02 f303 	lsl.w	r3, r2, r3
    b512:	b2db      	uxtb	r3, r3
    b514:	e001      	b.n	b51a <uip_process+0x1da>
    b516:	f04f 0330 	mov.w	r3, #48	; 0x30
    b51a:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b51c:	7ee3      	ldrb	r3, [r4, #27]
    b51e:	f103 0301 	add.w	r3, r3, #1
    b522:	b2db      	uxtb	r3, r3
    b524:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b526:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b52a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b52e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b530:	f103 0301 	add.w	r3, r3, #1
    b534:	b29a      	uxth	r2, r3
    b536:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b53a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b53e:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b540:	7e63      	ldrb	r3, [r4, #25]
    b542:	f003 030f 	and.w	r3, r3, #15
    b546:	f103 33ff 	add.w	r3, r3, #4294967295
    b54a:	2b07      	cmp	r3, #7
    b54c:	f201 87a5 	bhi.w	d49a <uip_process+0x215a>
    b550:	a201      	add	r2, pc, #4	; (adr r2, b558 <uip_process+0x218>)
    b552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b556:	bf00      	nop
    b558:	0000c42f 	.word	0x0000c42f
    b55c:	0000b579 	.word	0x0000b579
    b560:	0000b593 	.word	0x0000b593
    b564:	0000cb91 	.word	0x0000cb91
    b568:	0000d49b 	.word	0x0000d49b
    b56c:	0000cb91 	.word	0x0000cb91
    b570:	0000d49b 	.word	0x0000d49b
    b574:	0000cb91 	.word	0x0000cb91
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b578:	f240 631c 	movw	r3, #1564	; 0x61c
    b57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b580:	681b      	ldr	r3, [r3, #0]
    b582:	f103 030e 	add.w	r3, r3, #14
    b586:	f04f 0200 	mov.w	r2, #0
    b58a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b58e:	f000 bf5e 	b.w	c44e <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b592:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    b596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b59a:	f04f 0204 	mov.w	r2, #4
    b59e:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b5a0:	f003 fbd4 	bl	ed4c <httpd_appcall>
							goto apprexmit;
    b5a4:	f001 bc39 	b.w	ce1a <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b5a8:	7e63      	ldrb	r3, [r4, #25]
    b5aa:	f003 030f 	and.w	r3, r3, #15
    b5ae:	2b03      	cmp	r3, #3
    b5b0:	f041 8775 	bne.w	d49e <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b5b4:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    b5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5bc:	f04f 0208 	mov.w	r2, #8
    b5c0:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b5c2:	f003 fbc3 	bl	ed4c <httpd_appcall>
				goto appsend;
    b5c6:	f001 bbaf 	b.w	cd28 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b5ca:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b5ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5d2:	881b      	ldrh	r3, [r3, #0]
    b5d4:	f103 0301 	add.w	r3, r3, #1
    b5d8:	b29a      	uxth	r2, r3
    b5da:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5e2:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b5e4:	f240 631c 	movw	r3, #1564	; 0x61c
    b5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ec:	681b      	ldr	r3, [r3, #0]
    b5ee:	f103 030e 	add.w	r3, r3, #14
    b5f2:	781b      	ldrb	r3, [r3, #0]
    b5f4:	2b45      	cmp	r3, #69	; 0x45
    b5f6:	d01b      	beq.n	b630 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b5f8:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b600:	88db      	ldrh	r3, [r3, #6]
    b602:	f103 0301 	add.w	r3, r3, #1
    b606:	b29a      	uxth	r2, r3
    b608:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b60c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b610:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b612:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b61a:	891b      	ldrh	r3, [r3, #8]
    b61c:	f103 0301 	add.w	r3, r3, #1
    b620:	b29a      	uxth	r2, r3
    b622:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b626:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b62a:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b62c:	f001 bf4c 	b.w	d4c8 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b630:	f240 631c 	movw	r3, #1564	; 0x61c
    b634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b638:	681b      	ldr	r3, [r3, #0]
    b63a:	f103 030e 	add.w	r3, r3, #14
    b63e:	789b      	ldrb	r3, [r3, #2]
    b640:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b644:	f240 631c 	movw	r3, #1564	; 0x61c
    b648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b64c:	681b      	ldr	r3, [r3, #0]
    b64e:	f103 030e 	add.w	r3, r3, #14
    b652:	78db      	ldrb	r3, [r3, #3]
    b654:	441a      	add	r2, r3
    b656:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b65a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b65e:	881b      	ldrh	r3, [r3, #0]
    b660:	429a      	cmp	r2, r3
    b662:	f301 871e 	bgt.w	d4a2 <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    b666:	f240 631c 	movw	r3, #1564	; 0x61c
    b66a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b66e:	681b      	ldr	r3, [r3, #0]
    b670:	f103 030e 	add.w	r3, r3, #14
    b674:	789b      	ldrb	r3, [r3, #2]
    b676:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b67a:	b29a      	uxth	r2, r3
    b67c:	f240 631c 	movw	r3, #1564	; 0x61c
    b680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b684:	681b      	ldr	r3, [r3, #0]
    b686:	f103 030e 	add.w	r3, r3, #14
    b68a:	78db      	ldrb	r3, [r3, #3]
    b68c:	4413      	add	r3, r2
    b68e:	b29a      	uxth	r2, r3
    b690:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    b694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b698:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    b69a:	f240 631c 	movw	r3, #1564	; 0x61c
    b69e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6a2:	681b      	ldr	r3, [r3, #0]
    b6a4:	f103 030e 	add.w	r3, r3, #14
    b6a8:	799b      	ldrb	r3, [r3, #6]
    b6aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b6ae:	2b00      	cmp	r3, #0
    b6b0:	d109      	bne.n	b6c6 <uip_process+0x386>
    b6b2:	f240 631c 	movw	r3, #1564	; 0x61c
    b6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6ba:	681b      	ldr	r3, [r3, #0]
    b6bc:	f103 030e 	add.w	r3, r3, #14
    b6c0:	79db      	ldrb	r3, [r3, #7]
    b6c2:	2b00      	cmp	r3, #0
    b6c4:	d01b      	beq.n	b6fe <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    b6c6:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6ce:	88db      	ldrh	r3, [r3, #6]
    b6d0:	f103 0301 	add.w	r3, r3, #1
    b6d4:	b29a      	uxth	r2, r3
    b6d6:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6de:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    b6e0:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6e8:	89db      	ldrh	r3, [r3, #14]
    b6ea:	f103 0301 	add.w	r3, r3, #1
    b6ee:	b29a      	uxth	r2, r3
    b6f0:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6f8:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    b6fa:	f001 bee5 	b.w	d4c8 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    b6fe:	f64c 4344 	movw	r3, #52292	; 0xcc44
    b702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b706:	881a      	ldrh	r2, [r3, #0]
    b708:	f64b 1330 	movw	r3, #47408	; 0xb930
    b70c:	f2c0 0301 	movt	r3, #1
    b710:	881b      	ldrh	r3, [r3, #0]
    b712:	429a      	cmp	r2, r3
    b714:	d10b      	bne.n	b72e <uip_process+0x3ee>
    b716:	f64c 4344 	movw	r3, #52292	; 0xcc44
    b71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b71e:	885a      	ldrh	r2, [r3, #2]
    b720:	f64b 1330 	movw	r3, #47408	; 0xb930
    b724:	f2c0 0301 	movt	r3, #1
    b728:	885b      	ldrh	r3, [r3, #2]
    b72a:	429a      	cmp	r2, r3
    b72c:	d038      	beq.n	b7a0 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    b72e:	f240 631c 	movw	r3, #1564	; 0x61c
    b732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b736:	681b      	ldr	r3, [r3, #0]
    b738:	f103 030e 	add.w	r3, r3, #14
    b73c:	7c1a      	ldrb	r2, [r3, #16]
    b73e:	7c5b      	ldrb	r3, [r3, #17]
    b740:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b744:	ea43 0302 	orr.w	r3, r3, r2
    b748:	b29a      	uxth	r2, r3
    b74a:	f64c 4344 	movw	r3, #52292	; 0xcc44
    b74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b752:	881b      	ldrh	r3, [r3, #0]
    b754:	429a      	cmp	r2, r3
    b756:	d114      	bne.n	b782 <uip_process+0x442>
    b758:	f240 631c 	movw	r3, #1564	; 0x61c
    b75c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b760:	681b      	ldr	r3, [r3, #0]
    b762:	f103 030e 	add.w	r3, r3, #14
    b766:	7c9a      	ldrb	r2, [r3, #18]
    b768:	7cdb      	ldrb	r3, [r3, #19]
    b76a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b76e:	ea43 0302 	orr.w	r3, r3, r2
    b772:	b29a      	uxth	r2, r3
    b774:	f64c 4344 	movw	r3, #52292	; 0xcc44
    b778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b77c:	885b      	ldrh	r3, [r3, #2]
    b77e:	429a      	cmp	r2, r3
    b780:	d00e      	beq.n	b7a0 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    b782:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b786:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b78a:	88db      	ldrh	r3, [r3, #6]
    b78c:	f103 0301 	add.w	r3, r3, #1
    b790:	b29a      	uxth	r2, r3
    b792:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b79a:	80da      	strh	r2, [r3, #6]
				goto drop;
    b79c:	f001 be94 	b.w	d4c8 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    b7a0:	f7ff fb24 	bl	adec <uip_ipchksum>
    b7a4:	4603      	mov	r3, r0
    b7a6:	461a      	mov	r2, r3
    b7a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b7ac:	429a      	cmp	r2, r3
    b7ae:	d01b      	beq.n	b7e8 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    b7b0:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b7b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b8:	88db      	ldrh	r3, [r3, #6]
    b7ba:	f103 0301 	add.w	r3, r3, #1
    b7be:	b29a      	uxth	r2, r3
    b7c0:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b7c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7c8:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    b7ca:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d2:	8a1b      	ldrh	r3, [r3, #16]
    b7d4:	f103 0301 	add.w	r3, r3, #1
    b7d8:	b29a      	uxth	r2, r3
    b7da:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b7de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7e2:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    b7e4:	f001 be70 	b.w	d4c8 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    b7e8:	f240 631c 	movw	r3, #1564	; 0x61c
    b7ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f0:	681b      	ldr	r3, [r3, #0]
    b7f2:	f103 030e 	add.w	r3, r3, #14
    b7f6:	7a5b      	ldrb	r3, [r3, #9]
    b7f8:	2b06      	cmp	r3, #6
    b7fa:	f000 8151 	beq.w	baa0 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    b7fe:	f240 631c 	movw	r3, #1564	; 0x61c
    b802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b806:	681b      	ldr	r3, [r3, #0]
    b808:	f103 030e 	add.w	r3, r3, #14
    b80c:	7a5b      	ldrb	r3, [r3, #9]
    b80e:	2b01      	cmp	r3, #1
    b810:	d01b      	beq.n	b84a <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    b812:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b81a:	88db      	ldrh	r3, [r3, #6]
    b81c:	f103 0301 	add.w	r3, r3, #1
    b820:	b29a      	uxth	r2, r3
    b822:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b82a:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    b82c:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b834:	8a5b      	ldrh	r3, [r3, #18]
    b836:	f103 0301 	add.w	r3, r3, #1
    b83a:	b29a      	uxth	r2, r3
    b83c:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b844:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    b846:	f001 be3f 	b.w	d4c8 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    b84a:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b852:	8a9b      	ldrh	r3, [r3, #20]
    b854:	f103 0301 	add.w	r3, r3, #1
    b858:	b29a      	uxth	r2, r3
    b85a:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b85e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b862:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    b864:	f240 631c 	movw	r3, #1564	; 0x61c
    b868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b86c:	681b      	ldr	r3, [r3, #0]
    b86e:	f103 030e 	add.w	r3, r3, #14
    b872:	7d1b      	ldrb	r3, [r3, #20]
    b874:	2b08      	cmp	r3, #8
    b876:	d01b      	beq.n	b8b0 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    b878:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b87c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b880:	8b1b      	ldrh	r3, [r3, #24]
    b882:	f103 0301 	add.w	r3, r3, #1
    b886:	b29a      	uxth	r2, r3
    b888:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b88c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b890:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    b892:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b89a:	8b5b      	ldrh	r3, [r3, #26]
    b89c:	f103 0301 	add.w	r3, r3, #1
    b8a0:	b29a      	uxth	r2, r3
    b8a2:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8aa:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    b8ac:	f001 be0c 	b.w	d4c8 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    b8b0:	f240 631c 	movw	r3, #1564	; 0x61c
    b8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8b8:	681b      	ldr	r3, [r3, #0]
    b8ba:	f103 030e 	add.w	r3, r3, #14
    b8be:	f04f 0200 	mov.w	r2, #0
    b8c2:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    b8c4:	f240 631c 	movw	r3, #1564	; 0x61c
    b8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8cc:	681b      	ldr	r3, [r3, #0]
    b8ce:	f103 030e 	add.w	r3, r3, #14
    b8d2:	7d9a      	ldrb	r2, [r3, #22]
    b8d4:	7ddb      	ldrb	r3, [r3, #23]
    b8d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b8da:	ea43 0302 	orr.w	r3, r3, r2
    b8de:	b29a      	uxth	r2, r3
    b8e0:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    b8e4:	429a      	cmp	r2, r3
    b8e6:	d927      	bls.n	b938 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    b8e8:	f240 631c 	movw	r3, #1564	; 0x61c
    b8ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8f0:	681b      	ldr	r3, [r3, #0]
    b8f2:	f103 020e 	add.w	r2, r3, #14
    b8f6:	f240 631c 	movw	r3, #1564	; 0x61c
    b8fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8fe:	681b      	ldr	r3, [r3, #0]
    b900:	f103 030e 	add.w	r3, r3, #14
    b904:	7d99      	ldrb	r1, [r3, #22]
    b906:	7ddb      	ldrb	r3, [r3, #23]
    b908:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b90c:	ea43 0301 	orr.w	r3, r3, r1
    b910:	b29b      	uxth	r3, r3
    b912:	f103 0309 	add.w	r3, r3, #9
    b916:	b29b      	uxth	r3, r3
    b918:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    b91c:	f04f 0000 	mov.w	r0, #0
    b920:	ea40 0101 	orr.w	r1, r0, r1
    b924:	7591      	strb	r1, [r2, #22]
    b926:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b92a:	b29b      	uxth	r3, r3
    b92c:	f04f 0100 	mov.w	r1, #0
    b930:	ea41 0303 	orr.w	r3, r1, r3
    b934:	75d3      	strb	r3, [r2, #23]
    b936:	e026      	b.n	b986 <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    b938:	f240 631c 	movw	r3, #1564	; 0x61c
    b93c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b940:	681b      	ldr	r3, [r3, #0]
    b942:	f103 020e 	add.w	r2, r3, #14
    b946:	f240 631c 	movw	r3, #1564	; 0x61c
    b94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b94e:	681b      	ldr	r3, [r3, #0]
    b950:	f103 030e 	add.w	r3, r3, #14
    b954:	7d99      	ldrb	r1, [r3, #22]
    b956:	7ddb      	ldrb	r3, [r3, #23]
    b958:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b95c:	ea43 0301 	orr.w	r3, r3, r1
    b960:	b29b      	uxth	r3, r3
    b962:	f103 0308 	add.w	r3, r3, #8
    b966:	b29b      	uxth	r3, r3
    b968:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    b96c:	f04f 0000 	mov.w	r0, #0
    b970:	ea40 0101 	orr.w	r1, r0, r1
    b974:	7591      	strb	r1, [r2, #22]
    b976:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b97a:	b29b      	uxth	r3, r3
    b97c:	f04f 0100 	mov.w	r1, #0
    b980:	ea41 0303 	orr.w	r3, r1, r3
    b984:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    b986:	f240 631c 	movw	r3, #1564	; 0x61c
    b98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b98e:	681b      	ldr	r3, [r3, #0]
    b990:	f103 020e 	add.w	r2, r3, #14
    b994:	f240 631c 	movw	r3, #1564	; 0x61c
    b998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b99c:	681b      	ldr	r3, [r3, #0]
    b99e:	f103 030e 	add.w	r3, r3, #14
    b9a2:	7b1b      	ldrb	r3, [r3, #12]
    b9a4:	7413      	strb	r3, [r2, #16]
    b9a6:	f240 631c 	movw	r3, #1564	; 0x61c
    b9aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ae:	681b      	ldr	r3, [r3, #0]
    b9b0:	f103 020e 	add.w	r2, r3, #14
    b9b4:	f240 631c 	movw	r3, #1564	; 0x61c
    b9b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9bc:	681b      	ldr	r3, [r3, #0]
    b9be:	f103 030e 	add.w	r3, r3, #14
    b9c2:	7b5b      	ldrb	r3, [r3, #13]
    b9c4:	7453      	strb	r3, [r2, #17]
    b9c6:	f240 631c 	movw	r3, #1564	; 0x61c
    b9ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ce:	681b      	ldr	r3, [r3, #0]
    b9d0:	f103 020e 	add.w	r2, r3, #14
    b9d4:	f240 631c 	movw	r3, #1564	; 0x61c
    b9d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9dc:	681b      	ldr	r3, [r3, #0]
    b9de:	f103 030e 	add.w	r3, r3, #14
    b9e2:	7b9b      	ldrb	r3, [r3, #14]
    b9e4:	7493      	strb	r3, [r2, #18]
    b9e6:	f240 631c 	movw	r3, #1564	; 0x61c
    b9ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ee:	681b      	ldr	r3, [r3, #0]
    b9f0:	f103 020e 	add.w	r2, r3, #14
    b9f4:	f240 631c 	movw	r3, #1564	; 0x61c
    b9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9fc:	681b      	ldr	r3, [r3, #0]
    b9fe:	f103 030e 	add.w	r3, r3, #14
    ba02:	7bdb      	ldrb	r3, [r3, #15]
    ba04:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    ba06:	f240 631c 	movw	r3, #1564	; 0x61c
    ba0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba0e:	681b      	ldr	r3, [r3, #0]
    ba10:	f103 020e 	add.w	r2, r3, #14
    ba14:	f64c 4344 	movw	r3, #52292	; 0xcc44
    ba18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba1c:	781b      	ldrb	r3, [r3, #0]
    ba1e:	7313      	strb	r3, [r2, #12]
    ba20:	f240 631c 	movw	r3, #1564	; 0x61c
    ba24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba28:	681b      	ldr	r3, [r3, #0]
    ba2a:	f103 020e 	add.w	r2, r3, #14
    ba2e:	f64c 4344 	movw	r3, #52292	; 0xcc44
    ba32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba36:	785b      	ldrb	r3, [r3, #1]
    ba38:	7353      	strb	r3, [r2, #13]
    ba3a:	f240 631c 	movw	r3, #1564	; 0x61c
    ba3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba42:	681b      	ldr	r3, [r3, #0]
    ba44:	f103 020e 	add.w	r2, r3, #14
    ba48:	f64c 4344 	movw	r3, #52292	; 0xcc44
    ba4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba50:	789b      	ldrb	r3, [r3, #2]
    ba52:	7393      	strb	r3, [r2, #14]
    ba54:	f240 631c 	movw	r3, #1564	; 0x61c
    ba58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba5c:	681b      	ldr	r3, [r3, #0]
    ba5e:	f103 020e 	add.w	r2, r3, #14
    ba62:	f64c 4344 	movw	r3, #52292	; 0xcc44
    ba66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba6a:	78db      	ldrb	r3, [r3, #3]
    ba6c:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    ba6e:	f64c 4308 	movw	r3, #52232	; 0xcc08
    ba72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba76:	8adb      	ldrh	r3, [r3, #22]
    ba78:	f103 0301 	add.w	r3, r3, #1
    ba7c:	b29a      	uxth	r2, r3
    ba7e:	f64c 4308 	movw	r3, #52232	; 0xcc08
    ba82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba86:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    ba88:	f240 631c 	movw	r3, #1564	; 0x61c
    ba8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba90:	681b      	ldr	r3, [r3, #0]
    ba92:	f103 030e 	add.w	r3, r3, #14
    ba96:	f04f 0240 	mov.w	r2, #64	; 0x40
    ba9a:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    ba9c:	f001 bc57 	b.w	d34e <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    baa0:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    baa2:	f64c 4308 	movw	r3, #52232	; 0xcc08
    baa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baaa:	8bdb      	ldrh	r3, [r3, #30]
    baac:	f103 0301 	add.w	r3, r3, #1
    bab0:	b29a      	uxth	r2, r3
    bab2:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baba:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    babc:	f7ff fa0e 	bl	aedc <uip_tcpchksum>
    bac0:	4603      	mov	r3, r0
    bac2:	461a      	mov	r2, r3
    bac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bac8:	429a      	cmp	r2, r3
    baca:	d01b      	beq.n	bb04 <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    bacc:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bad4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    bad6:	f103 0301 	add.w	r3, r3, #1
    bada:	b29a      	uxth	r2, r3
    badc:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae4:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    bae6:	f64c 4308 	movw	r3, #52232	; 0xcc08
    baea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    baf0:	f103 0301 	add.w	r3, r3, #1
    baf4:	b29a      	uxth	r2, r3
    baf6:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bafa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bafe:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    bb00:	f001 bce2 	b.w	d4c8 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bb04:	f64a 34d4 	movw	r4, #43988	; 0xabd4
    bb08:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bb0c:	e049      	b.n	bba2 <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    bb0e:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb10:	2b00      	cmp	r3, #0
    bb12:	d044      	beq.n	bb9e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    bb14:	f240 631c 	movw	r3, #1564	; 0x61c
    bb18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb1c:	681b      	ldr	r3, [r3, #0]
    bb1e:	f103 030e 	add.w	r3, r3, #14
    bb22:	7d9a      	ldrb	r2, [r3, #22]
    bb24:	7ddb      	ldrb	r3, [r3, #23]
    bb26:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb2a:	ea43 0302 	orr.w	r3, r3, r2
    bb2e:	b29a      	uxth	r2, r3
    bb30:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb32:	429a      	cmp	r2, r3
    bb34:	d133      	bne.n	bb9e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bb36:	f240 631c 	movw	r3, #1564	; 0x61c
    bb3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb3e:	681b      	ldr	r3, [r3, #0]
    bb40:	f103 030e 	add.w	r3, r3, #14
    bb44:	7d1a      	ldrb	r2, [r3, #20]
    bb46:	7d5b      	ldrb	r3, [r3, #21]
    bb48:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb4c:	ea43 0302 	orr.w	r3, r3, r2
    bb50:	b29a      	uxth	r2, r3
    bb52:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb54:	429a      	cmp	r2, r3
    bb56:	d122      	bne.n	bb9e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bb58:	f240 631c 	movw	r3, #1564	; 0x61c
    bb5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb60:	681b      	ldr	r3, [r3, #0]
    bb62:	f103 030e 	add.w	r3, r3, #14
    bb66:	7b1a      	ldrb	r2, [r3, #12]
    bb68:	7b5b      	ldrb	r3, [r3, #13]
    bb6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb6e:	ea43 0302 	orr.w	r3, r3, r2
    bb72:	b29a      	uxth	r2, r3
    bb74:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb76:	429a      	cmp	r2, r3
    bb78:	d111      	bne.n	bb9e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bb7a:	f240 631c 	movw	r3, #1564	; 0x61c
    bb7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb82:	681b      	ldr	r3, [r3, #0]
    bb84:	f103 030e 	add.w	r3, r3, #14
    bb88:	7b9a      	ldrb	r2, [r3, #14]
    bb8a:	7bdb      	ldrb	r3, [r3, #15]
    bb8c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb90:	ea43 0302 	orr.w	r3, r3, r2
    bb94:	b29a      	uxth	r2, r3
    bb96:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bb98:	429a      	cmp	r2, r3
    bb9a:	f000 84ad 	beq.w	c4f8 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bb9e:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bba2:	4b30      	ldr	r3, [pc, #192]	; (bc64 <uip_process+0x924>)
    bba4:	429c      	cmp	r4, r3
    bba6:	d9b2      	bls.n	bb0e <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bba8:	f240 631c 	movw	r3, #1564	; 0x61c
    bbac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbb0:	681b      	ldr	r3, [r3, #0]
    bbb2:	f103 030e 	add.w	r3, r3, #14
    bbb6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bbba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bbbe:	2b02      	cmp	r3, #2
    bbc0:	d152      	bne.n	bc68 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bbc2:	f240 631c 	movw	r3, #1564	; 0x61c
    bbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbca:	681b      	ldr	r3, [r3, #0]
    bbcc:	f103 030e 	add.w	r3, r3, #14
    bbd0:	7d9a      	ldrb	r2, [r3, #22]
    bbd2:	7ddb      	ldrb	r3, [r3, #23]
    bbd4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bbd8:	ea43 0302 	orr.w	r3, r3, r2
    bbdc:	b29a      	uxth	r2, r3
    bbde:	f642 7308 	movw	r3, #12040	; 0x2f08
    bbe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbe6:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bbe8:	f642 7306 	movw	r3, #12038	; 0x2f06
    bbec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf0:	f04f 0200 	mov.w	r2, #0
    bbf4:	701a      	strb	r2, [r3, #0]
    bbf6:	e020      	b.n	bc3a <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    bbf8:	f642 7306 	movw	r3, #12038	; 0x2f06
    bbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc00:	781b      	ldrb	r3, [r3, #0]
    bc02:	461a      	mov	r2, r3
    bc04:	f64c 33b4 	movw	r3, #52148	; 0xcbb4
    bc08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc0c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    bc10:	f642 7308 	movw	r3, #12040	; 0x2f08
    bc14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc18:	881b      	ldrh	r3, [r3, #0]
    bc1a:	429a      	cmp	r2, r3
    bc1c:	f000 8206 	beq.w	c02c <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bc20:	f642 7306 	movw	r3, #12038	; 0x2f06
    bc24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc28:	781b      	ldrb	r3, [r3, #0]
    bc2a:	f103 0301 	add.w	r3, r3, #1
    bc2e:	b2da      	uxtb	r2, r3
    bc30:	f642 7306 	movw	r3, #12038	; 0x2f06
    bc34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc38:	701a      	strb	r2, [r3, #0]
    bc3a:	f642 7306 	movw	r3, #12038	; 0x2f06
    bc3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc42:	781b      	ldrb	r3, [r3, #0]
    bc44:	2b27      	cmp	r3, #39	; 0x27
    bc46:	d9d7      	bls.n	bbf8 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    bc48:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bc4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bc52:	f103 0301 	add.w	r3, r3, #1
    bc56:	b29a      	uxth	r2, r3
    bc58:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bc5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc60:	85da      	strh	r2, [r3, #46]	; 0x2e
    bc62:	e002      	b.n	bc6a <uip_process+0x92a>
    bc64:	2000cae8 	.word	0x2000cae8
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    bc68:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    bc6a:	f240 631c 	movw	r3, #1564	; 0x61c
    bc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc72:	681b      	ldr	r3, [r3, #0]
    bc74:	f103 030e 	add.w	r3, r3, #14
    bc78:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bc7c:	f003 0304 	and.w	r3, r3, #4
    bc80:	2b00      	cmp	r3, #0
    bc82:	f041 8410 	bne.w	d4a6 <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    bc86:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bc8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    bc90:	f103 0301 	add.w	r3, r3, #1
    bc94:	b29a      	uxth	r2, r3
    bc96:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bc9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc9e:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    bca0:	f240 631c 	movw	r3, #1564	; 0x61c
    bca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca8:	681b      	ldr	r3, [r3, #0]
    bcaa:	f103 030e 	add.w	r3, r3, #14
    bcae:	f04f 0214 	mov.w	r2, #20
    bcb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    bcb6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    bcba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcbe:	f04f 0228 	mov.w	r2, #40	; 0x28
    bcc2:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    bcc4:	f240 631c 	movw	r3, #1564	; 0x61c
    bcc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bccc:	681b      	ldr	r3, [r3, #0]
    bcce:	f103 030e 	add.w	r3, r3, #14
    bcd2:	f04f 0250 	mov.w	r2, #80	; 0x50
    bcd6:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    bcda:	f240 631c 	movw	r3, #1564	; 0x61c
    bcde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bce2:	681b      	ldr	r3, [r3, #0]
    bce4:	f103 030e 	add.w	r3, r3, #14
    bce8:	7eda      	ldrb	r2, [r3, #27]
    bcea:	f642 7306 	movw	r3, #12038	; 0x2f06
    bcee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf2:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    bcf4:	f240 631c 	movw	r3, #1564	; 0x61c
    bcf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcfc:	681b      	ldr	r3, [r3, #0]
    bcfe:	f103 020e 	add.w	r2, r3, #14
    bd02:	f240 631c 	movw	r3, #1564	; 0x61c
    bd06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd0a:	681b      	ldr	r3, [r3, #0]
    bd0c:	f103 030e 	add.w	r3, r3, #14
    bd10:	7fdb      	ldrb	r3, [r3, #31]
    bd12:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    bd14:	f240 631c 	movw	r3, #1564	; 0x61c
    bd18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd1c:	681b      	ldr	r3, [r3, #0]
    bd1e:	f103 020e 	add.w	r2, r3, #14
    bd22:	f642 7306 	movw	r3, #12038	; 0x2f06
    bd26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd2a:	781b      	ldrb	r3, [r3, #0]
    bd2c:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    bd2e:	f240 631c 	movw	r3, #1564	; 0x61c
    bd32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd36:	681b      	ldr	r3, [r3, #0]
    bd38:	f103 030e 	add.w	r3, r3, #14
    bd3c:	7e9a      	ldrb	r2, [r3, #26]
    bd3e:	f642 7306 	movw	r3, #12038	; 0x2f06
    bd42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd46:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    bd48:	f240 631c 	movw	r3, #1564	; 0x61c
    bd4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd50:	681b      	ldr	r3, [r3, #0]
    bd52:	f103 020e 	add.w	r2, r3, #14
    bd56:	f240 631c 	movw	r3, #1564	; 0x61c
    bd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5e:	681b      	ldr	r3, [r3, #0]
    bd60:	f103 030e 	add.w	r3, r3, #14
    bd64:	7f9b      	ldrb	r3, [r3, #30]
    bd66:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    bd68:	f240 631c 	movw	r3, #1564	; 0x61c
    bd6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd70:	681b      	ldr	r3, [r3, #0]
    bd72:	f103 020e 	add.w	r2, r3, #14
    bd76:	f642 7306 	movw	r3, #12038	; 0x2f06
    bd7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd7e:	781b      	ldrb	r3, [r3, #0]
    bd80:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    bd82:	f240 631c 	movw	r3, #1564	; 0x61c
    bd86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd8a:	681b      	ldr	r3, [r3, #0]
    bd8c:	f103 030e 	add.w	r3, r3, #14
    bd90:	7e5a      	ldrb	r2, [r3, #25]
    bd92:	f642 7306 	movw	r3, #12038	; 0x2f06
    bd96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd9a:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    bd9c:	f240 631c 	movw	r3, #1564	; 0x61c
    bda0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bda4:	681b      	ldr	r3, [r3, #0]
    bda6:	f103 020e 	add.w	r2, r3, #14
    bdaa:	f240 631c 	movw	r3, #1564	; 0x61c
    bdae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdb2:	681b      	ldr	r3, [r3, #0]
    bdb4:	f103 030e 	add.w	r3, r3, #14
    bdb8:	7f5b      	ldrb	r3, [r3, #29]
    bdba:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    bdbc:	f240 631c 	movw	r3, #1564	; 0x61c
    bdc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdc4:	681b      	ldr	r3, [r3, #0]
    bdc6:	f103 020e 	add.w	r2, r3, #14
    bdca:	f642 7306 	movw	r3, #12038	; 0x2f06
    bdce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd2:	781b      	ldrb	r3, [r3, #0]
    bdd4:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    bdd6:	f240 631c 	movw	r3, #1564	; 0x61c
    bdda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdde:	681b      	ldr	r3, [r3, #0]
    bde0:	f103 030e 	add.w	r3, r3, #14
    bde4:	7e1a      	ldrb	r2, [r3, #24]
    bde6:	f642 7306 	movw	r3, #12038	; 0x2f06
    bdea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdee:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    bdf0:	f240 631c 	movw	r3, #1564	; 0x61c
    bdf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf8:	681b      	ldr	r3, [r3, #0]
    bdfa:	f103 020e 	add.w	r2, r3, #14
    bdfe:	f240 631c 	movw	r3, #1564	; 0x61c
    be02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be06:	681b      	ldr	r3, [r3, #0]
    be08:	f103 030e 	add.w	r3, r3, #14
    be0c:	7f1b      	ldrb	r3, [r3, #28]
    be0e:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    be10:	f240 631c 	movw	r3, #1564	; 0x61c
    be14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be18:	681b      	ldr	r3, [r3, #0]
    be1a:	f103 020e 	add.w	r2, r3, #14
    be1e:	f642 7306 	movw	r3, #12038	; 0x2f06
    be22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be26:	781b      	ldrb	r3, [r3, #0]
    be28:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    be2a:	f240 631c 	movw	r3, #1564	; 0x61c
    be2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be32:	681b      	ldr	r3, [r3, #0]
    be34:	f103 030e 	add.w	r3, r3, #14
    be38:	7fda      	ldrb	r2, [r3, #31]
    be3a:	f102 0201 	add.w	r2, r2, #1
    be3e:	b2d2      	uxtb	r2, r2
    be40:	77da      	strb	r2, [r3, #31]
    be42:	7fdb      	ldrb	r3, [r3, #31]
    be44:	2b00      	cmp	r3, #0
    be46:	d129      	bne.n	be9c <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    be48:	f240 631c 	movw	r3, #1564	; 0x61c
    be4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be50:	681b      	ldr	r3, [r3, #0]
    be52:	f103 030e 	add.w	r3, r3, #14
    be56:	7f9a      	ldrb	r2, [r3, #30]
    be58:	f102 0201 	add.w	r2, r2, #1
    be5c:	b2d2      	uxtb	r2, r2
    be5e:	779a      	strb	r2, [r3, #30]
    be60:	7f9b      	ldrb	r3, [r3, #30]
    be62:	2b00      	cmp	r3, #0
    be64:	d11a      	bne.n	be9c <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    be66:	f240 631c 	movw	r3, #1564	; 0x61c
    be6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be6e:	681b      	ldr	r3, [r3, #0]
    be70:	f103 030e 	add.w	r3, r3, #14
    be74:	7f5a      	ldrb	r2, [r3, #29]
    be76:	f102 0201 	add.w	r2, r2, #1
    be7a:	b2d2      	uxtb	r2, r2
    be7c:	775a      	strb	r2, [r3, #29]
    be7e:	7f5b      	ldrb	r3, [r3, #29]
    be80:	2b00      	cmp	r3, #0
    be82:	d10b      	bne.n	be9c <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    be84:	f240 631c 	movw	r3, #1564	; 0x61c
    be88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be8c:	681b      	ldr	r3, [r3, #0]
    be8e:	f103 030e 	add.w	r3, r3, #14
    be92:	7f1a      	ldrb	r2, [r3, #28]
    be94:	f102 0201 	add.w	r2, r2, #1
    be98:	b2d2      	uxtb	r2, r2
    be9a:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    be9c:	f240 631c 	movw	r3, #1564	; 0x61c
    bea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bea4:	681b      	ldr	r3, [r3, #0]
    bea6:	f103 030e 	add.w	r3, r3, #14
    beaa:	7d1a      	ldrb	r2, [r3, #20]
    beac:	7d5b      	ldrb	r3, [r3, #21]
    beae:	ea4f 2303 	mov.w	r3, r3, lsl #8
    beb2:	ea43 0302 	orr.w	r3, r3, r2
    beb6:	b29a      	uxth	r2, r3
    beb8:	f642 7308 	movw	r3, #12040	; 0x2f08
    bebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bec0:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    bec2:	f240 631c 	movw	r3, #1564	; 0x61c
    bec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beca:	681b      	ldr	r3, [r3, #0]
    becc:	f103 020e 	add.w	r2, r3, #14
    bed0:	f240 631c 	movw	r3, #1564	; 0x61c
    bed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bed8:	681b      	ldr	r3, [r3, #0]
    beda:	f103 030e 	add.w	r3, r3, #14
    bede:	7d99      	ldrb	r1, [r3, #22]
    bee0:	7ddb      	ldrb	r3, [r3, #23]
    bee2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bee6:	ea43 0301 	orr.w	r3, r3, r1
    beea:	b29b      	uxth	r3, r3
    beec:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bef0:	f04f 0000 	mov.w	r0, #0
    bef4:	ea40 0101 	orr.w	r1, r0, r1
    bef8:	7511      	strb	r1, [r2, #20]
    befa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    befe:	b29b      	uxth	r3, r3
    bf00:	f04f 0100 	mov.w	r1, #0
    bf04:	ea41 0303 	orr.w	r3, r1, r3
    bf08:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    bf0a:	f240 631c 	movw	r3, #1564	; 0x61c
    bf0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf12:	681b      	ldr	r3, [r3, #0]
    bf14:	f103 020e 	add.w	r2, r3, #14
    bf18:	f642 7308 	movw	r3, #12040	; 0x2f08
    bf1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf20:	881b      	ldrh	r3, [r3, #0]
    bf22:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bf26:	f04f 0000 	mov.w	r0, #0
    bf2a:	ea40 0101 	orr.w	r1, r0, r1
    bf2e:	7591      	strb	r1, [r2, #22]
    bf30:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bf34:	b29b      	uxth	r3, r3
    bf36:	f04f 0100 	mov.w	r1, #0
    bf3a:	ea41 0303 	orr.w	r3, r1, r3
    bf3e:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bf40:	f240 631c 	movw	r3, #1564	; 0x61c
    bf44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf48:	681b      	ldr	r3, [r3, #0]
    bf4a:	f103 020e 	add.w	r2, r3, #14
    bf4e:	f240 631c 	movw	r3, #1564	; 0x61c
    bf52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf56:	681b      	ldr	r3, [r3, #0]
    bf58:	f103 030e 	add.w	r3, r3, #14
    bf5c:	7b1b      	ldrb	r3, [r3, #12]
    bf5e:	7413      	strb	r3, [r2, #16]
    bf60:	f240 631c 	movw	r3, #1564	; 0x61c
    bf64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf68:	681b      	ldr	r3, [r3, #0]
    bf6a:	f103 020e 	add.w	r2, r3, #14
    bf6e:	f240 631c 	movw	r3, #1564	; 0x61c
    bf72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf76:	681b      	ldr	r3, [r3, #0]
    bf78:	f103 030e 	add.w	r3, r3, #14
    bf7c:	7b5b      	ldrb	r3, [r3, #13]
    bf7e:	7453      	strb	r3, [r2, #17]
    bf80:	f240 631c 	movw	r3, #1564	; 0x61c
    bf84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf88:	681b      	ldr	r3, [r3, #0]
    bf8a:	f103 020e 	add.w	r2, r3, #14
    bf8e:	f240 631c 	movw	r3, #1564	; 0x61c
    bf92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf96:	681b      	ldr	r3, [r3, #0]
    bf98:	f103 030e 	add.w	r3, r3, #14
    bf9c:	7b9b      	ldrb	r3, [r3, #14]
    bf9e:	7493      	strb	r3, [r2, #18]
    bfa0:	f240 631c 	movw	r3, #1564	; 0x61c
    bfa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfa8:	681b      	ldr	r3, [r3, #0]
    bfaa:	f103 020e 	add.w	r2, r3, #14
    bfae:	f240 631c 	movw	r3, #1564	; 0x61c
    bfb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb6:	681b      	ldr	r3, [r3, #0]
    bfb8:	f103 030e 	add.w	r3, r3, #14
    bfbc:	7bdb      	ldrb	r3, [r3, #15]
    bfbe:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bfc0:	f240 631c 	movw	r3, #1564	; 0x61c
    bfc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfc8:	681b      	ldr	r3, [r3, #0]
    bfca:	f103 020e 	add.w	r2, r3, #14
    bfce:	f64c 4344 	movw	r3, #52292	; 0xcc44
    bfd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd6:	781b      	ldrb	r3, [r3, #0]
    bfd8:	7313      	strb	r3, [r2, #12]
    bfda:	f240 631c 	movw	r3, #1564	; 0x61c
    bfde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfe2:	681b      	ldr	r3, [r3, #0]
    bfe4:	f103 020e 	add.w	r2, r3, #14
    bfe8:	f64c 4344 	movw	r3, #52292	; 0xcc44
    bfec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff0:	785b      	ldrb	r3, [r3, #1]
    bff2:	7353      	strb	r3, [r2, #13]
    bff4:	f240 631c 	movw	r3, #1564	; 0x61c
    bff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bffc:	681b      	ldr	r3, [r3, #0]
    bffe:	f103 020e 	add.w	r2, r3, #14
    c002:	f64c 4344 	movw	r3, #52292	; 0xcc44
    c006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c00a:	789b      	ldrb	r3, [r3, #2]
    c00c:	7393      	strb	r3, [r2, #14]
    c00e:	f240 631c 	movw	r3, #1564	; 0x61c
    c012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c016:	681b      	ldr	r3, [r3, #0]
    c018:	f103 020e 	add.w	r2, r3, #14
    c01c:	f64c 4344 	movw	r3, #52292	; 0xcc44
    c020:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c024:	78db      	ldrb	r3, [r3, #3]
    c026:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c028:	f001 b925 	b.w	d276 <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c02c:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c02e:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c032:	f642 7306 	movw	r3, #12038	; 0x2f06
    c036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c03a:	f04f 0200 	mov.w	r2, #0
    c03e:	701a      	strb	r2, [r3, #0]
    c040:	e06a      	b.n	c118 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c042:	f642 7306 	movw	r3, #12038	; 0x2f06
    c046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04a:	781b      	ldrb	r3, [r3, #0]
    c04c:	461a      	mov	r2, r3
    c04e:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c056:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c05a:	fb01 f202 	mul.w	r2, r1, r2
    c05e:	4413      	add	r3, r2
    c060:	f103 0318 	add.w	r3, r3, #24
    c064:	785b      	ldrb	r3, [r3, #1]
    c066:	2b00      	cmp	r3, #0
    c068:	d10f      	bne.n	c08a <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c06a:	f642 7306 	movw	r3, #12038	; 0x2f06
    c06e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c072:	781b      	ldrb	r3, [r3, #0]
    c074:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c078:	fb02 f203 	mul.w	r2, r2, r3
    c07c:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c084:	eb02 0403 	add.w	r4, r2, r3
			break;
    c088:	e04d      	b.n	c126 <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c08a:	f642 7306 	movw	r3, #12038	; 0x2f06
    c08e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c092:	781b      	ldrb	r3, [r3, #0]
    c094:	461a      	mov	r2, r3
    c096:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c09e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c0a2:	fb01 f202 	mul.w	r2, r1, r2
    c0a6:	4413      	add	r3, r2
    c0a8:	f103 0318 	add.w	r3, r3, #24
    c0ac:	785b      	ldrb	r3, [r3, #1]
    c0ae:	2b07      	cmp	r3, #7
    c0b0:	d125      	bne.n	c0fe <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c0b2:	2c00      	cmp	r4, #0
    c0b4:	d014      	beq.n	c0e0 <uip_process+0xda0>
    c0b6:	f642 7306 	movw	r3, #12038	; 0x2f06
    c0ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0be:	781b      	ldrb	r3, [r3, #0]
    c0c0:	461a      	mov	r2, r3
    c0c2:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ca:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c0ce:	fb01 f202 	mul.w	r2, r1, r2
    c0d2:	4413      	add	r3, r2
    c0d4:	f103 0318 	add.w	r3, r3, #24
    c0d8:	789a      	ldrb	r2, [r3, #2]
    c0da:	7ea3      	ldrb	r3, [r4, #26]
    c0dc:	429a      	cmp	r2, r3
    c0de:	d90e      	bls.n	c0fe <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c0e0:	f642 7306 	movw	r3, #12038	; 0x2f06
    c0e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0e8:	781b      	ldrb	r3, [r3, #0]
    c0ea:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c0ee:	fb02 f203 	mul.w	r2, r2, r3
    c0f2:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0fa:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c0fe:	f642 7306 	movw	r3, #12038	; 0x2f06
    c102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c106:	781b      	ldrb	r3, [r3, #0]
    c108:	f103 0301 	add.w	r3, r3, #1
    c10c:	b2da      	uxtb	r2, r3
    c10e:	f642 7306 	movw	r3, #12038	; 0x2f06
    c112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c116:	701a      	strb	r2, [r3, #0]
    c118:	f642 7306 	movw	r3, #12038	; 0x2f06
    c11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c120:	781b      	ldrb	r3, [r3, #0]
    c122:	2b27      	cmp	r3, #39	; 0x27
    c124:	d98d      	bls.n	c042 <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c126:	2c00      	cmp	r4, #0
    c128:	d10e      	bne.n	c148 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c12a:	f64c 4308 	movw	r3, #52232	; 0xcc08
    c12e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c132:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c134:	f103 0301 	add.w	r3, r3, #1
    c138:	b29a      	uxth	r2, r3
    c13a:	f64c 4308 	movw	r3, #52232	; 0xcc08
    c13e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c142:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c144:	f001 b9c0 	b.w	d4c8 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c148:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    c14c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c150:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c152:	f04f 0303 	mov.w	r3, #3
    c156:	76a3      	strb	r3, [r4, #26]
    c158:	7ea3      	ldrb	r3, [r4, #26]
    c15a:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c15c:	f04f 0300 	mov.w	r3, #0
    c160:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c162:	f04f 0304 	mov.w	r3, #4
    c166:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c168:	f04f 0300 	mov.w	r3, #0
    c16c:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c16e:	f240 631c 	movw	r3, #1564	; 0x61c
    c172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c176:	681b      	ldr	r3, [r3, #0]
    c178:	f103 030e 	add.w	r3, r3, #14
    c17c:	7d9a      	ldrb	r2, [r3, #22]
    c17e:	7ddb      	ldrb	r3, [r3, #23]
    c180:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c184:	ea43 0302 	orr.w	r3, r3, r2
    c188:	b29b      	uxth	r3, r3
    c18a:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c18c:	f240 631c 	movw	r3, #1564	; 0x61c
    c190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c194:	681b      	ldr	r3, [r3, #0]
    c196:	f103 030e 	add.w	r3, r3, #14
    c19a:	7d1a      	ldrb	r2, [r3, #20]
    c19c:	7d5b      	ldrb	r3, [r3, #21]
    c19e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c1a2:	ea43 0302 	orr.w	r3, r3, r2
    c1a6:	b29b      	uxth	r3, r3
    c1a8:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c1aa:	f240 631c 	movw	r3, #1564	; 0x61c
    c1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b2:	681b      	ldr	r3, [r3, #0]
    c1b4:	f103 030e 	add.w	r3, r3, #14
    c1b8:	7b1b      	ldrb	r3, [r3, #12]
    c1ba:	7023      	strb	r3, [r4, #0]
    c1bc:	f240 631c 	movw	r3, #1564	; 0x61c
    c1c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c4:	681b      	ldr	r3, [r3, #0]
    c1c6:	f103 030e 	add.w	r3, r3, #14
    c1ca:	7b5b      	ldrb	r3, [r3, #13]
    c1cc:	7063      	strb	r3, [r4, #1]
    c1ce:	f240 631c 	movw	r3, #1564	; 0x61c
    c1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1d6:	681b      	ldr	r3, [r3, #0]
    c1d8:	f103 030e 	add.w	r3, r3, #14
    c1dc:	7b9b      	ldrb	r3, [r3, #14]
    c1de:	70a3      	strb	r3, [r4, #2]
    c1e0:	f240 631c 	movw	r3, #1564	; 0x61c
    c1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1e8:	681b      	ldr	r3, [r3, #0]
    c1ea:	f103 030e 	add.w	r3, r3, #14
    c1ee:	7bdb      	ldrb	r3, [r3, #15]
    c1f0:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c1f2:	f04f 0301 	mov.w	r3, #1
    c1f6:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c1f8:	f642 7300 	movw	r3, #12032	; 0x2f00
    c1fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c200:	781b      	ldrb	r3, [r3, #0]
    c202:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c204:	f642 7300 	movw	r3, #12032	; 0x2f00
    c208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c20c:	785b      	ldrb	r3, [r3, #1]
    c20e:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c210:	f642 7300 	movw	r3, #12032	; 0x2f00
    c214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c218:	789b      	ldrb	r3, [r3, #2]
    c21a:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c21c:	f642 7300 	movw	r3, #12032	; 0x2f00
    c220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c224:	78db      	ldrb	r3, [r3, #3]
    c226:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c228:	f04f 0301 	mov.w	r3, #1
    c22c:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c22e:	f240 631c 	movw	r3, #1564	; 0x61c
    c232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c236:	681b      	ldr	r3, [r3, #0]
    c238:	f103 030e 	add.w	r3, r3, #14
    c23c:	7edb      	ldrb	r3, [r3, #27]
    c23e:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c240:	f240 631c 	movw	r3, #1564	; 0x61c
    c244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c248:	681b      	ldr	r3, [r3, #0]
    c24a:	f103 030e 	add.w	r3, r3, #14
    c24e:	7e9b      	ldrb	r3, [r3, #26]
    c250:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c252:	f240 631c 	movw	r3, #1564	; 0x61c
    c256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c25a:	681b      	ldr	r3, [r3, #0]
    c25c:	f103 030e 	add.w	r3, r3, #14
    c260:	7e5b      	ldrb	r3, [r3, #25]
    c262:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c264:	f240 631c 	movw	r3, #1564	; 0x61c
    c268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c26c:	681b      	ldr	r3, [r3, #0]
    c26e:	f103 030e 	add.w	r3, r3, #14
    c272:	7e1b      	ldrb	r3, [r3, #24]
    c274:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c276:	f04f 0001 	mov.w	r0, #1
    c27a:	f7ff f81f 	bl	b2bc <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c27e:	f240 631c 	movw	r3, #1564	; 0x61c
    c282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c286:	681b      	ldr	r3, [r3, #0]
    c288:	f103 030e 	add.w	r3, r3, #14
    c28c:	f893 3020 	ldrb.w	r3, [r3, #32]
    c290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c294:	2b50      	cmp	r3, #80	; 0x50
    c296:	f340 80cf 	ble.w	c438 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c29a:	f642 7306 	movw	r3, #12038	; 0x2f06
    c29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a2:	f04f 0200 	mov.w	r2, #0
    c2a6:	701a      	strb	r2, [r3, #0]
    c2a8:	e0a7      	b.n	c3fa <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c2aa:	f240 631c 	movw	r3, #1564	; 0x61c
    c2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2b2:	681a      	ldr	r2, [r3, #0]
    c2b4:	f642 7306 	movw	r3, #12038	; 0x2f06
    c2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2bc:	781b      	ldrb	r3, [r3, #0]
    c2be:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c2c2:	4413      	add	r3, r2
    c2c4:	781a      	ldrb	r2, [r3, #0]
    c2c6:	f642 7307 	movw	r3, #12039	; 0x2f07
    c2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ce:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c2d0:	f642 7307 	movw	r3, #12039	; 0x2f07
    c2d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2d8:	781b      	ldrb	r3, [r3, #0]
    c2da:	2b00      	cmp	r3, #0
    c2dc:	f000 80a9 	beq.w	c432 <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c2e0:	f642 7307 	movw	r3, #12039	; 0x2f07
    c2e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2e8:	781b      	ldrb	r3, [r3, #0]
    c2ea:	2b01      	cmp	r3, #1
    c2ec:	d10d      	bne.n	c30a <uip_process+0xfca>
			{
				++c;
    c2ee:	f642 7306 	movw	r3, #12038	; 0x2f06
    c2f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2f6:	781b      	ldrb	r3, [r3, #0]
    c2f8:	f103 0301 	add.w	r3, r3, #1
    c2fc:	b2da      	uxtb	r2, r3
    c2fe:	f642 7306 	movw	r3, #12038	; 0x2f06
    c302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c306:	701a      	strb	r2, [r3, #0]
    c308:	e077      	b.n	c3fa <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c30a:	f642 7307 	movw	r3, #12039	; 0x2f07
    c30e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c312:	781b      	ldrb	r3, [r3, #0]
    c314:	2b02      	cmp	r3, #2
    c316:	d146      	bne.n	c3a6 <uip_process+0x1066>
    c318:	f240 631c 	movw	r3, #1564	; 0x61c
    c31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c320:	681a      	ldr	r2, [r3, #0]
    c322:	f642 7306 	movw	r3, #12038	; 0x2f06
    c326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c32a:	781b      	ldrb	r3, [r3, #0]
    c32c:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c330:	4413      	add	r3, r2
    c332:	781b      	ldrb	r3, [r3, #0]
    c334:	2b04      	cmp	r3, #4
    c336:	d136      	bne.n	c3a6 <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c338:	f240 631c 	movw	r3, #1564	; 0x61c
    c33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c340:	681a      	ldr	r2, [r3, #0]
    c342:	f642 7306 	movw	r3, #12038	; 0x2f06
    c346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c34a:	781b      	ldrb	r3, [r3, #0]
    c34c:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c350:	4413      	add	r3, r2
    c352:	781b      	ldrb	r3, [r3, #0]
    c354:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c358:	b29a      	uxth	r2, r3
    c35a:	f240 631c 	movw	r3, #1564	; 0x61c
    c35e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c362:	6819      	ldr	r1, [r3, #0]
    c364:	f642 7306 	movw	r3, #12038	; 0x2f06
    c368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c36c:	781b      	ldrb	r3, [r3, #0]
    c36e:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c372:	440b      	add	r3, r1
    c374:	781b      	ldrb	r3, [r3, #0]
    c376:	ea42 0303 	orr.w	r3, r2, r3
    c37a:	b29b      	uxth	r3, r3
    c37c:	b29a      	uxth	r2, r3
    c37e:	f642 7308 	movw	r3, #12040	; 0x2f08
    c382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c386:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c388:	f642 7308 	movw	r3, #12040	; 0x2f08
    c38c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c390:	881a      	ldrh	r2, [r3, #0]
    c392:	f240 5392 	movw	r3, #1426	; 0x592
    c396:	429a      	cmp	r2, r3
    c398:	bf38      	it	cc
    c39a:	4613      	movcc	r3, r2
    c39c:	b29b      	uxth	r3, r3
    c39e:	8263      	strh	r3, [r4, #18]
    c3a0:	8a63      	ldrh	r3, [r4, #18]
    c3a2:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c3a4:	e048      	b.n	c438 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c3a6:	f240 631c 	movw	r3, #1564	; 0x61c
    c3aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ae:	681a      	ldr	r2, [r3, #0]
    c3b0:	f642 7306 	movw	r3, #12038	; 0x2f06
    c3b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3b8:	781b      	ldrb	r3, [r3, #0]
    c3ba:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c3be:	4413      	add	r3, r2
    c3c0:	781b      	ldrb	r3, [r3, #0]
    c3c2:	2b00      	cmp	r3, #0
    c3c4:	d037      	beq.n	c436 <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c3c6:	f240 631c 	movw	r3, #1564	; 0x61c
    c3ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ce:	681a      	ldr	r2, [r3, #0]
    c3d0:	f642 7306 	movw	r3, #12038	; 0x2f06
    c3d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3d8:	781b      	ldrb	r3, [r3, #0]
    c3da:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c3de:	4413      	add	r3, r2
    c3e0:	781a      	ldrb	r2, [r3, #0]
    c3e2:	f642 7306 	movw	r3, #12038	; 0x2f06
    c3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ea:	781b      	ldrb	r3, [r3, #0]
    c3ec:	4413      	add	r3, r2
    c3ee:	b2da      	uxtb	r2, r3
    c3f0:	f642 7306 	movw	r3, #12038	; 0x2f06
    c3f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3f8:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c3fa:	f642 7306 	movw	r3, #12038	; 0x2f06
    c3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c402:	781b      	ldrb	r3, [r3, #0]
    c404:	461a      	mov	r2, r3
    c406:	f240 631c 	movw	r3, #1564	; 0x61c
    c40a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c40e:	681b      	ldr	r3, [r3, #0]
    c410:	f103 030e 	add.w	r3, r3, #14
    c414:	f893 3020 	ldrb.w	r3, [r3, #32]
    c418:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c41c:	b2db      	uxtb	r3, r3
    c41e:	f1a3 0305 	sub.w	r3, r3, #5
    c422:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c426:	429a      	cmp	r2, r3
    c428:	f6ff af3f 	blt.w	c2aa <uip_process+0xf6a>
    c42c:	e004      	b.n	c438 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c42e:	bf00      	nop
    c430:	e002      	b.n	c438 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c432:	bf00      	nop
    c434:	e000      	b.n	c438 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c436:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c438:	f240 631c 	movw	r3, #1564	; 0x61c
    c43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c440:	681b      	ldr	r3, [r3, #0]
    c442:	f103 030e 	add.w	r3, r3, #14
    c446:	f04f 0210 	mov.w	r2, #16
    c44a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c44e:	f240 631c 	movw	r3, #1564	; 0x61c
    c452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c456:	681b      	ldr	r3, [r3, #0]
    c458:	f103 020e 	add.w	r2, r3, #14
    c45c:	f240 631c 	movw	r3, #1564	; 0x61c
    c460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c464:	681b      	ldr	r3, [r3, #0]
    c466:	f103 030e 	add.w	r3, r3, #14
    c46a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c46e:	f043 0302 	orr.w	r3, r3, #2
    c472:	b2db      	uxtb	r3, r3
    c474:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c478:	f240 631c 	movw	r3, #1564	; 0x61c
    c47c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c480:	681b      	ldr	r3, [r3, #0]
    c482:	f103 030e 	add.w	r3, r3, #14
    c486:	f04f 0202 	mov.w	r2, #2
    c48a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c48e:	f240 631c 	movw	r3, #1564	; 0x61c
    c492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c496:	681b      	ldr	r3, [r3, #0]
    c498:	f103 030e 	add.w	r3, r3, #14
    c49c:	f04f 0204 	mov.w	r2, #4
    c4a0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c4a4:	f240 631c 	movw	r3, #1564	; 0x61c
    c4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ac:	681b      	ldr	r3, [r3, #0]
    c4ae:	f103 030e 	add.w	r3, r3, #14
    c4b2:	f04f 0205 	mov.w	r2, #5
    c4b6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c4ba:	f240 631c 	movw	r3, #1564	; 0x61c
    c4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c2:	681b      	ldr	r3, [r3, #0]
    c4c4:	f103 030e 	add.w	r3, r3, #14
    c4c8:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c4cc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c4d0:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c4d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d8:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c4dc:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c4de:	f240 631c 	movw	r3, #1564	; 0x61c
    c4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e6:	681b      	ldr	r3, [r3, #0]
    c4e8:	f103 030e 	add.w	r3, r3, #14
    c4ec:	f04f 0260 	mov.w	r2, #96	; 0x60
    c4f0:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c4f4:	f000 bdb5 	b.w	d062 <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c4f8:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c4fa:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    c4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c502:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c504:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c508:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c50c:	f04f 0200 	mov.w	r2, #0
    c510:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c512:	f240 631c 	movw	r3, #1564	; 0x61c
    c516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c51a:	681b      	ldr	r3, [r3, #0]
    c51c:	f103 030e 	add.w	r3, r3, #14
    c520:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c524:	f003 0304 	and.w	r3, r3, #4
    c528:	2b00      	cmp	r3, #0
    c52a:	d00d      	beq.n	c548 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c52c:	f04f 0300 	mov.w	r3, #0
    c530:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c532:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c53a:	f04f 0220 	mov.w	r2, #32
    c53e:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c540:	f002 fc04 	bl	ed4c <httpd_appcall>
		goto drop;
    c544:	f000 bfc0 	b.w	d4c8 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c548:	f240 631c 	movw	r3, #1564	; 0x61c
    c54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c550:	681b      	ldr	r3, [r3, #0]
    c552:	f103 030e 	add.w	r3, r3, #14
    c556:	f893 3020 	ldrb.w	r3, [r3, #32]
    c55a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c55e:	b2db      	uxtb	r3, r3
    c560:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c564:	b2da      	uxtb	r2, r3
    c566:	f642 7306 	movw	r3, #12038	; 0x2f06
    c56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56e:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c570:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c574:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c578:	881a      	ldrh	r2, [r3, #0]
    c57a:	f642 7306 	movw	r3, #12038	; 0x2f06
    c57e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c582:	781b      	ldrb	r3, [r3, #0]
    c584:	ebc3 0302 	rsb	r3, r3, r2
    c588:	b29b      	uxth	r3, r3
    c58a:	f1a3 0314 	sub.w	r3, r3, #20
    c58e:	b29a      	uxth	r2, r3
    c590:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c598:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c59a:	7e63      	ldrb	r3, [r4, #25]
    c59c:	f003 030f 	and.w	r3, r3, #15
    c5a0:	2b02      	cmp	r3, #2
    c5a2:	d10c      	bne.n	c5be <uip_process+0x127e>
    c5a4:	f240 631c 	movw	r3, #1564	; 0x61c
    c5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ac:	681b      	ldr	r3, [r3, #0]
    c5ae:	f103 030e 	add.w	r3, r3, #14
    c5b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c5b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c5ba:	2b12      	cmp	r3, #18
    c5bc:	d043      	beq.n	c646 <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c5be:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c5c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5c6:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c5c8:	2b00      	cmp	r3, #0
    c5ca:	d10c      	bne.n	c5e6 <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c5cc:	f240 631c 	movw	r3, #1564	; 0x61c
    c5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5d4:	681b      	ldr	r3, [r3, #0]
    c5d6:	f103 030e 	add.w	r3, r3, #14
    c5da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c5de:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c5e2:	2b00      	cmp	r3, #0
    c5e4:	d02f      	beq.n	c646 <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c5e6:	f240 631c 	movw	r3, #1564	; 0x61c
    c5ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ee:	681b      	ldr	r3, [r3, #0]
    c5f0:	f103 030e 	add.w	r3, r3, #14
    c5f4:	7e1a      	ldrb	r2, [r3, #24]
    c5f6:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c5f8:	429a      	cmp	r2, r3
    c5fa:	f040 8515 	bne.w	d028 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c5fe:	f240 631c 	movw	r3, #1564	; 0x61c
    c602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c606:	681b      	ldr	r3, [r3, #0]
    c608:	f103 030e 	add.w	r3, r3, #14
    c60c:	7e5a      	ldrb	r2, [r3, #25]
    c60e:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c610:	429a      	cmp	r2, r3
    c612:	f040 8509 	bne.w	d028 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c616:	f240 631c 	movw	r3, #1564	; 0x61c
    c61a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c61e:	681b      	ldr	r3, [r3, #0]
    c620:	f103 030e 	add.w	r3, r3, #14
    c624:	7e9a      	ldrb	r2, [r3, #26]
    c626:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c628:	429a      	cmp	r2, r3
    c62a:	f040 84fd 	bne.w	d028 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c62e:	f240 631c 	movw	r3, #1564	; 0x61c
    c632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c636:	681b      	ldr	r3, [r3, #0]
    c638:	f103 030e 	add.w	r3, r3, #14
    c63c:	7eda      	ldrb	r2, [r3, #27]
    c63e:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c640:	429a      	cmp	r2, r3
    c642:	f040 84f1 	bne.w	d028 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c646:	f240 631c 	movw	r3, #1564	; 0x61c
    c64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c64e:	681b      	ldr	r3, [r3, #0]
    c650:	f103 030e 	add.w	r3, r3, #14
    c654:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c658:	f003 0310 	and.w	r3, r3, #16
    c65c:	2b00      	cmp	r3, #0
    c65e:	f000 80a1 	beq.w	c7a4 <uip_process+0x1464>
    c662:	8a23      	ldrh	r3, [r4, #16]
    c664:	2b00      	cmp	r3, #0
    c666:	f000 809d 	beq.w	c7a4 <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    c66a:	f104 020c 	add.w	r2, r4, #12
    c66e:	8a23      	ldrh	r3, [r4, #16]
    c670:	4610      	mov	r0, r2
    c672:	4619      	mov	r1, r3
    c674:	f7fe fab0 	bl	abd8 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    c678:	f240 631c 	movw	r3, #1564	; 0x61c
    c67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c680:	681b      	ldr	r3, [r3, #0]
    c682:	f103 030e 	add.w	r3, r3, #14
    c686:	7f1a      	ldrb	r2, [r3, #28]
    c688:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c68c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c690:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c692:	429a      	cmp	r2, r3
    c694:	f040 8086 	bne.w	c7a4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    c698:	f240 631c 	movw	r3, #1564	; 0x61c
    c69c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6a0:	681b      	ldr	r3, [r3, #0]
    c6a2:	f103 030e 	add.w	r3, r3, #14
    c6a6:	7f5a      	ldrb	r2, [r3, #29]
    c6a8:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c6ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6b0:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c6b2:	429a      	cmp	r2, r3
    c6b4:	d176      	bne.n	c7a4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    c6b6:	f240 631c 	movw	r3, #1564	; 0x61c
    c6ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6be:	681b      	ldr	r3, [r3, #0]
    c6c0:	f103 030e 	add.w	r3, r3, #14
    c6c4:	7f9a      	ldrb	r2, [r3, #30]
    c6c6:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ce:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c6d0:	429a      	cmp	r2, r3
    c6d2:	d167      	bne.n	c7a4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    c6d4:	f240 631c 	movw	r3, #1564	; 0x61c
    c6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6dc:	681b      	ldr	r3, [r3, #0]
    c6de:	f103 030e 	add.w	r3, r3, #14
    c6e2:	7fda      	ldrb	r2, [r3, #31]
    c6e4:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ec:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c6ee:	429a      	cmp	r2, r3
    c6f0:	d158      	bne.n	c7a4 <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    c6f2:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6fa:	781b      	ldrb	r3, [r3, #0]
    c6fc:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    c6fe:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c706:	785b      	ldrb	r3, [r3, #1]
    c708:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    c70a:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c70e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c712:	789b      	ldrb	r3, [r3, #2]
    c714:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    c716:	f64a 33c4 	movw	r3, #43972	; 0xabc4
    c71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c71e:	78db      	ldrb	r3, [r3, #3]
    c720:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    c722:	7ee3      	ldrb	r3, [r4, #27]
    c724:	2b00      	cmp	r3, #0
    c726:	d131      	bne.n	c78c <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    c728:	7e22      	ldrb	r2, [r4, #24]
    c72a:	7ea3      	ldrb	r3, [r4, #26]
    c72c:	ebc3 0302 	rsb	r3, r3, r2
    c730:	b2db      	uxtb	r3, r3
    c732:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    c734:	7bfa      	ldrb	r2, [r7, #15]
    c736:	7da3      	ldrb	r3, [r4, #22]
    c738:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c73c:	b2db      	uxtb	r3, r3
    c73e:	ebc3 0302 	rsb	r3, r3, r2
    c742:	b2db      	uxtb	r3, r3
    c744:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    c746:	7da2      	ldrb	r2, [r4, #22]
    c748:	7bfb      	ldrb	r3, [r7, #15]
    c74a:	4413      	add	r3, r2
    c74c:	b2db      	uxtb	r3, r3
    c74e:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    c750:	f997 300f 	ldrsb.w	r3, [r7, #15]
    c754:	2b00      	cmp	r3, #0
    c756:	da03      	bge.n	c760 <uip_process+0x1420>
				{
					m = -m;
    c758:	7bfb      	ldrb	r3, [r7, #15]
    c75a:	f1c3 0300 	rsb	r3, r3, #0
    c75e:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    c760:	7bfa      	ldrb	r2, [r7, #15]
    c762:	7de3      	ldrb	r3, [r4, #23]
    c764:	ea4f 0393 	mov.w	r3, r3, lsr #2
    c768:	b2db      	uxtb	r3, r3
    c76a:	ebc3 0302 	rsb	r3, r3, r2
    c76e:	b2db      	uxtb	r3, r3
    c770:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    c772:	7de2      	ldrb	r2, [r4, #23]
    c774:	7bfb      	ldrb	r3, [r7, #15]
    c776:	4413      	add	r3, r2
    c778:	b2db      	uxtb	r3, r3
    c77a:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    c77c:	7da3      	ldrb	r3, [r4, #22]
    c77e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c782:	b2da      	uxtb	r2, r3
    c784:	7de3      	ldrb	r3, [r4, #23]
    c786:	4413      	add	r3, r2
    c788:	b2db      	uxtb	r3, r3
    c78a:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    c78c:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c794:	f04f 0201 	mov.w	r2, #1
    c798:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    c79a:	7e23      	ldrb	r3, [r4, #24]
    c79c:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    c79e:	f04f 0300 	mov.w	r3, #0
    c7a2:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    c7a4:	7e63      	ldrb	r3, [r4, #25]
    c7a6:	f003 030f 	and.w	r3, r3, #15
    c7aa:	f103 33ff 	add.w	r3, r3, #4294967295
    c7ae:	2b07      	cmp	r3, #7
    c7b0:	f200 867b 	bhi.w	d4aa <uip_process+0x216a>
    c7b4:	a201      	add	r2, pc, #4	; (adr r2, c7bc <uip_process+0x147c>)
    c7b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    c7ba:	bf00      	nop
    c7bc:	0000c7dd 	.word	0x0000c7dd
    c7c0:	0000c859 	.word	0x0000c859
    c7c4:	0000caf3 	.word	0x0000caf3
    c7c8:	0000ced7 	.word	0x0000ced7
    c7cc:	0000cf8f 	.word	0x0000cf8f
    c7d0:	0000d003 	.word	0x0000d003
    c7d4:	0000d027 	.word	0x0000d027
    c7d8:	0000cea7 	.word	0x0000cea7
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    c7dc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c7e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7e4:	781b      	ldrb	r3, [r3, #0]
    c7e6:	f003 0301 	and.w	r3, r3, #1
    c7ea:	b2db      	uxtb	r3, r3
    c7ec:	2b00      	cmp	r3, #0
    c7ee:	f000 865e 	beq.w	d4ae <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    c7f2:	f04f 0303 	mov.w	r3, #3
    c7f6:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    c7f8:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c7fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c800:	f04f 0240 	mov.w	r2, #64	; 0x40
    c804:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    c806:	f04f 0300 	mov.w	r3, #0
    c80a:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    c80c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c814:	881b      	ldrh	r3, [r3, #0]
    c816:	2b00      	cmp	r3, #0
    c818:	d014      	beq.n	c844 <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    c81a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c81e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c822:	781b      	ldrb	r3, [r3, #0]
    c824:	f043 0302 	orr.w	r3, r3, #2
    c828:	b2da      	uxtb	r2, r3
    c82a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c832:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    c834:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    c838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c83c:	881b      	ldrh	r3, [r3, #0]
    c83e:	4618      	mov	r0, r3
    c840:	f7fe fd3c 	bl	b2bc <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    c844:	f64c 4348 	movw	r3, #52296	; 0xcc48
    c848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c84c:	f04f 0200 	mov.w	r2, #0
    c850:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    c852:	f002 fa7b 	bl	ed4c <httpd_appcall>
				goto appsend;
    c856:	e267      	b.n	cd28 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    c858:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    c85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c860:	781b      	ldrb	r3, [r3, #0]
    c862:	f003 0301 	and.w	r3, r3, #1
    c866:	b2db      	uxtb	r3, r3
    c868:	2b00      	cmp	r3, #0
    c86a:	f000 812f 	beq.w	cacc <uip_process+0x178c>
    c86e:	f240 631c 	movw	r3, #1564	; 0x61c
    c872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c876:	681b      	ldr	r3, [r3, #0]
    c878:	f103 030e 	add.w	r3, r3, #14
    c87c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c884:	2b12      	cmp	r3, #18
    c886:	f040 8121 	bne.w	cacc <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c88a:	f240 631c 	movw	r3, #1564	; 0x61c
    c88e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c892:	681b      	ldr	r3, [r3, #0]
    c894:	f103 030e 	add.w	r3, r3, #14
    c898:	f893 3020 	ldrb.w	r3, [r3, #32]
    c89c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c8a0:	2b50      	cmp	r3, #80	; 0x50
    c8a2:	f340 80cd 	ble.w	ca40 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c8a6:	f642 7306 	movw	r3, #12038	; 0x2f06
    c8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ae:	f04f 0200 	mov.w	r2, #0
    c8b2:	701a      	strb	r2, [r3, #0]
    c8b4:	e0a7      	b.n	ca06 <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    c8b6:	f240 631c 	movw	r3, #1564	; 0x61c
    c8ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8be:	681a      	ldr	r2, [r3, #0]
    c8c0:	f642 7306 	movw	r3, #12038	; 0x2f06
    c8c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8c8:	781b      	ldrb	r3, [r3, #0]
    c8ca:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c8ce:	4413      	add	r3, r2
    c8d0:	781a      	ldrb	r2, [r3, #0]
    c8d2:	f642 7307 	movw	r3, #12039	; 0x2f07
    c8d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8da:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    c8dc:	f642 7307 	movw	r3, #12039	; 0x2f07
    c8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8e4:	781b      	ldrb	r3, [r3, #0]
    c8e6:	2b00      	cmp	r3, #0
    c8e8:	f000 80a7 	beq.w	ca3a <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    c8ec:	f642 7307 	movw	r3, #12039	; 0x2f07
    c8f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8f4:	781b      	ldrb	r3, [r3, #0]
    c8f6:	2b01      	cmp	r3, #1
    c8f8:	d10d      	bne.n	c916 <uip_process+0x15d6>
							{
								++c;
    c8fa:	f642 7306 	movw	r3, #12038	; 0x2f06
    c8fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c902:	781b      	ldrb	r3, [r3, #0]
    c904:	f103 0301 	add.w	r3, r3, #1
    c908:	b2da      	uxtb	r2, r3
    c90a:	f642 7306 	movw	r3, #12038	; 0x2f06
    c90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c912:	701a      	strb	r2, [r3, #0]
    c914:	e077      	b.n	ca06 <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c916:	f642 7307 	movw	r3, #12039	; 0x2f07
    c91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c91e:	781b      	ldrb	r3, [r3, #0]
    c920:	2b02      	cmp	r3, #2
    c922:	d146      	bne.n	c9b2 <uip_process+0x1672>
    c924:	f240 631c 	movw	r3, #1564	; 0x61c
    c928:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c92c:	681a      	ldr	r2, [r3, #0]
    c92e:	f642 7306 	movw	r3, #12038	; 0x2f06
    c932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c936:	781b      	ldrb	r3, [r3, #0]
    c938:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c93c:	4413      	add	r3, r2
    c93e:	781b      	ldrb	r3, [r3, #0]
    c940:	2b04      	cmp	r3, #4
    c942:	d136      	bne.n	c9b2 <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    c944:	f240 631c 	movw	r3, #1564	; 0x61c
    c948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c94c:	681a      	ldr	r2, [r3, #0]
    c94e:	f642 7306 	movw	r3, #12038	; 0x2f06
    c952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c956:	781b      	ldrb	r3, [r3, #0]
    c958:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c95c:	4413      	add	r3, r2
    c95e:	781b      	ldrb	r3, [r3, #0]
    c960:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c964:	b29a      	uxth	r2, r3
    c966:	f240 631c 	movw	r3, #1564	; 0x61c
    c96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c96e:	6819      	ldr	r1, [r3, #0]
    c970:	f642 7306 	movw	r3, #12038	; 0x2f06
    c974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c978:	781b      	ldrb	r3, [r3, #0]
    c97a:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c97e:	440b      	add	r3, r1
    c980:	781b      	ldrb	r3, [r3, #0]
    c982:	ea42 0303 	orr.w	r3, r2, r3
    c986:	b29b      	uxth	r3, r3
    c988:	b29a      	uxth	r2, r3
    c98a:	f642 7308 	movw	r3, #12040	; 0x2f08
    c98e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c992:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c994:	f642 7308 	movw	r3, #12040	; 0x2f08
    c998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c99c:	881a      	ldrh	r2, [r3, #0]
    c99e:	f240 5392 	movw	r3, #1426	; 0x592
    c9a2:	429a      	cmp	r2, r3
    c9a4:	bf38      	it	cc
    c9a6:	4613      	movcc	r3, r2
    c9a8:	b29b      	uxth	r3, r3
    c9aa:	8263      	strh	r3, [r4, #18]
    c9ac:	8a63      	ldrh	r3, [r4, #18]
    c9ae:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    c9b0:	e046      	b.n	ca40 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c9b2:	f240 631c 	movw	r3, #1564	; 0x61c
    c9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ba:	681a      	ldr	r2, [r3, #0]
    c9bc:	f642 7306 	movw	r3, #12038	; 0x2f06
    c9c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9c4:	781b      	ldrb	r3, [r3, #0]
    c9c6:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c9ca:	4413      	add	r3, r2
    c9cc:	781b      	ldrb	r3, [r3, #0]
    c9ce:	2b00      	cmp	r3, #0
    c9d0:	d035      	beq.n	ca3e <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c9d2:	f240 631c 	movw	r3, #1564	; 0x61c
    c9d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9da:	681a      	ldr	r2, [r3, #0]
    c9dc:	f642 7306 	movw	r3, #12038	; 0x2f06
    c9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9e4:	781b      	ldrb	r3, [r3, #0]
    c9e6:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c9ea:	4413      	add	r3, r2
    c9ec:	781a      	ldrb	r2, [r3, #0]
    c9ee:	f642 7306 	movw	r3, #12038	; 0x2f06
    c9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9f6:	781b      	ldrb	r3, [r3, #0]
    c9f8:	4413      	add	r3, r2
    c9fa:	b2da      	uxtb	r2, r3
    c9fc:	f642 7306 	movw	r3, #12038	; 0x2f06
    ca00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca04:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    ca06:	f642 7306 	movw	r3, #12038	; 0x2f06
    ca0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca0e:	781b      	ldrb	r3, [r3, #0]
    ca10:	461a      	mov	r2, r3
    ca12:	f240 631c 	movw	r3, #1564	; 0x61c
    ca16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca1a:	681b      	ldr	r3, [r3, #0]
    ca1c:	f103 030e 	add.w	r3, r3, #14
    ca20:	f893 3020 	ldrb.w	r3, [r3, #32]
    ca24:	ea4f 1313 	mov.w	r3, r3, lsr #4
    ca28:	b2db      	uxtb	r3, r3
    ca2a:	f1a3 0305 	sub.w	r3, r3, #5
    ca2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    ca32:	429a      	cmp	r2, r3
    ca34:	f6ff af3f 	blt.w	c8b6 <uip_process+0x1576>
    ca38:	e002      	b.n	ca40 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    ca3a:	bf00      	nop
    ca3c:	e000      	b.n	ca40 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    ca3e:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    ca40:	f04f 0303 	mov.w	r3, #3
    ca44:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    ca46:	f240 631c 	movw	r3, #1564	; 0x61c
    ca4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca4e:	681b      	ldr	r3, [r3, #0]
    ca50:	f103 030e 	add.w	r3, r3, #14
    ca54:	7e1b      	ldrb	r3, [r3, #24]
    ca56:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    ca58:	f240 631c 	movw	r3, #1564	; 0x61c
    ca5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca60:	681b      	ldr	r3, [r3, #0]
    ca62:	f103 030e 	add.w	r3, r3, #14
    ca66:	7e5b      	ldrb	r3, [r3, #25]
    ca68:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    ca6a:	f240 631c 	movw	r3, #1564	; 0x61c
    ca6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca72:	681b      	ldr	r3, [r3, #0]
    ca74:	f103 030e 	add.w	r3, r3, #14
    ca78:	7e9b      	ldrb	r3, [r3, #26]
    ca7a:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    ca7c:	f240 631c 	movw	r3, #1564	; 0x61c
    ca80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca84:	681b      	ldr	r3, [r3, #0]
    ca86:	f103 030e 	add.w	r3, r3, #14
    ca8a:	7edb      	ldrb	r3, [r3, #27]
    ca8c:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    ca8e:	f04f 0001 	mov.w	r0, #1
    ca92:	f7fe fc13 	bl	b2bc <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    ca96:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ca9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca9e:	f04f 0242 	mov.w	r2, #66	; 0x42
    caa2:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    caa4:	f04f 0300 	mov.w	r3, #0
    caa8:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    caaa:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    caae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab2:	f04f 0200 	mov.w	r2, #0
    cab6:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    cab8:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cabc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cac0:	f04f 0200 	mov.w	r2, #0
    cac4:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    cac6:	f002 f941 	bl	ed4c <httpd_appcall>
					goto appsend;
    caca:	e12d      	b.n	cd28 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    cacc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cad4:	f04f 0220 	mov.w	r2, #32
    cad8:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cada:	f002 f937 	bl	ed4c <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    cade:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    cae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cae6:	681b      	ldr	r3, [r3, #0]
    cae8:	f04f 0200 	mov.w	r2, #0
    caec:	765a      	strb	r2, [r3, #25]
				goto reset;
    caee:	f7ff b8bc 	b.w	bc6a <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    caf2:	f240 631c 	movw	r3, #1564	; 0x61c
    caf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cafa:	681b      	ldr	r3, [r3, #0]
    cafc:	f103 030e 	add.w	r3, r3, #14
    cb00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cb04:	f003 0301 	and.w	r3, r3, #1
    cb08:	b2db      	uxtb	r3, r3
    cb0a:	2b00      	cmp	r3, #0
    cb0c:	d04d      	beq.n	cbaa <uip_process+0x186a>
    cb0e:	7e63      	ldrb	r3, [r4, #25]
    cb10:	f003 0310 	and.w	r3, r3, #16
    cb14:	2b00      	cmp	r3, #0
    cb16:	d148      	bne.n	cbaa <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    cb18:	8a23      	ldrh	r3, [r4, #16]
    cb1a:	2b00      	cmp	r3, #0
    cb1c:	f040 84c9 	bne.w	d4b2 <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    cb20:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cb24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb28:	881b      	ldrh	r3, [r3, #0]
    cb2a:	f103 0301 	add.w	r3, r3, #1
    cb2e:	b29b      	uxth	r3, r3
    cb30:	4618      	mov	r0, r3
    cb32:	f7fe fbc3 	bl	b2bc <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    cb36:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cb3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb3e:	781b      	ldrb	r3, [r3, #0]
    cb40:	f043 0310 	orr.w	r3, r3, #16
    cb44:	b2da      	uxtb	r2, r3
    cb46:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cb4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb4e:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    cb50:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cb54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb58:	881b      	ldrh	r3, [r3, #0]
    cb5a:	2b00      	cmp	r3, #0
    cb5c:	d00c      	beq.n	cb78 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cb5e:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cb62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb66:	781b      	ldrb	r3, [r3, #0]
    cb68:	f043 0302 	orr.w	r3, r3, #2
    cb6c:	b2da      	uxtb	r2, r3
    cb6e:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cb72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb76:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    cb78:	f002 f8e8 	bl	ed4c <httpd_appcall>
				uip_connr->len = 1;
    cb7c:	f04f 0301 	mov.w	r3, #1
    cb80:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cb82:	f04f 0308 	mov.w	r3, #8
    cb86:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cb88:	f04f 0300 	mov.w	r3, #0
    cb8c:	76e3      	strb	r3, [r4, #27]
    cb8e:	e000      	b.n	cb92 <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cb90:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cb92:	f240 631c 	movw	r3, #1564	; 0x61c
    cb96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb9a:	681b      	ldr	r3, [r3, #0]
    cb9c:	f103 030e 	add.w	r3, r3, #14
    cba0:	f04f 0211 	mov.w	r2, #17
    cba4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cba8:	e249      	b.n	d03e <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cbaa:	f240 631c 	movw	r3, #1564	; 0x61c
    cbae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbb2:	681b      	ldr	r3, [r3, #0]
    cbb4:	f103 030e 	add.w	r3, r3, #14
    cbb8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cbbc:	f003 0320 	and.w	r3, r3, #32
    cbc0:	2b00      	cmp	r3, #0
    cbc2:	d046      	beq.n	cc52 <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cbc4:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cbc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbcc:	681a      	ldr	r2, [r3, #0]
    cbce:	f240 631c 	movw	r3, #1564	; 0x61c
    cbd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd6:	681b      	ldr	r3, [r3, #0]
    cbd8:	f103 030e 	add.w	r3, r3, #14
    cbdc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cbe0:	ea4f 2103 	mov.w	r1, r3, lsl #8
    cbe4:	f240 631c 	movw	r3, #1564	; 0x61c
    cbe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbec:	681b      	ldr	r3, [r3, #0]
    cbee:	f103 030e 	add.w	r3, r3, #14
    cbf2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cbf6:	ea41 0303 	orr.w	r3, r1, r3
    cbfa:	441a      	add	r2, r3
    cbfc:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cc00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc04:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    cc06:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc0e:	881a      	ldrh	r2, [r3, #0]
    cc10:	f240 631c 	movw	r3, #1564	; 0x61c
    cc14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc18:	681b      	ldr	r3, [r3, #0]
    cc1a:	f103 030e 	add.w	r3, r3, #14
    cc1e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cc22:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cc26:	b299      	uxth	r1, r3
    cc28:	f240 631c 	movw	r3, #1564	; 0x61c
    cc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc30:	681b      	ldr	r3, [r3, #0]
    cc32:	f103 030e 	add.w	r3, r3, #14
    cc36:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cc3a:	ea41 0303 	orr.w	r3, r1, r3
    cc3e:	b29b      	uxth	r3, r3
    cc40:	b29b      	uxth	r3, r3
    cc42:	ebc3 0302 	rsb	r3, r3, r2
    cc46:	b29a      	uxth	r2, r3
    cc48:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cc4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc50:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cc52:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cc56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc5a:	881b      	ldrh	r3, [r3, #0]
    cc5c:	2b00      	cmp	r3, #0
    cc5e:	d019      	beq.n	cc94 <uip_process+0x1954>
    cc60:	7e63      	ldrb	r3, [r4, #25]
    cc62:	f003 0310 	and.w	r3, r3, #16
    cc66:	2b00      	cmp	r3, #0
    cc68:	d114      	bne.n	cc94 <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    cc6a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc72:	781b      	ldrb	r3, [r3, #0]
    cc74:	f043 0302 	orr.w	r3, r3, #2
    cc78:	b2da      	uxtb	r2, r3
    cc7a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cc7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc82:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    cc84:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cc88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc8c:	881b      	ldrh	r3, [r3, #0]
    cc8e:	4618      	mov	r0, r3
    cc90:	f7fe fb14 	bl	b2bc <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    cc94:	f240 631c 	movw	r3, #1564	; 0x61c
    cc98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc9c:	681b      	ldr	r3, [r3, #0]
    cc9e:	f103 030e 	add.w	r3, r3, #14
    cca2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    cca6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ccaa:	b29a      	uxth	r2, r3
    ccac:	f240 631c 	movw	r3, #1564	; 0x61c
    ccb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccb4:	681b      	ldr	r3, [r3, #0]
    ccb6:	f103 030e 	add.w	r3, r3, #14
    ccba:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    ccbe:	4413      	add	r3, r2
    ccc0:	b29a      	uxth	r2, r3
    ccc2:	f642 7308 	movw	r3, #12040	; 0x2f08
    ccc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccca:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    cccc:	8aa2      	ldrh	r2, [r4, #20]
    ccce:	f642 7308 	movw	r3, #12040	; 0x2f08
    ccd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccd6:	881b      	ldrh	r3, [r3, #0]
    ccd8:	429a      	cmp	r2, r3
    ccda:	d306      	bcc.n	ccea <uip_process+0x19aa>
    ccdc:	f642 7308 	movw	r3, #12040	; 0x2f08
    cce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cce4:	881b      	ldrh	r3, [r3, #0]
    cce6:	2b00      	cmp	r3, #0
    cce8:	d105      	bne.n	ccf6 <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    ccea:	8aa2      	ldrh	r2, [r4, #20]
    ccec:	f642 7308 	movw	r3, #12040	; 0x2f08
    ccf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccf4:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    ccf6:	f642 7308 	movw	r3, #12040	; 0x2f08
    ccfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccfe:	881b      	ldrh	r3, [r3, #0]
    cd00:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    cd02:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cd06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd0a:	781b      	ldrb	r3, [r3, #0]
    cd0c:	f003 0303 	and.w	r3, r3, #3
    cd10:	2b00      	cmp	r3, #0
    cd12:	f000 83d0 	beq.w	d4b6 <uip_process+0x2176>
			{
				uip_slen = 0;
    cd16:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd1e:	f04f 0200 	mov.w	r2, #0
    cd22:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cd24:	f002 f812 	bl	ed4c <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    cd28:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cd2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd30:	781b      	ldrb	r3, [r3, #0]
    cd32:	f003 0320 	and.w	r3, r3, #32
    cd36:	2b00      	cmp	r3, #0
    cd38:	d015      	beq.n	cd66 <uip_process+0x1a26>
				{
					uip_slen = 0;
    cd3a:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cd3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd42:	f04f 0200 	mov.w	r2, #0
    cd46:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    cd48:	f04f 0300 	mov.w	r3, #0
    cd4c:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    cd4e:	f240 631c 	movw	r3, #1564	; 0x61c
    cd52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd56:	681b      	ldr	r3, [r3, #0]
    cd58:	f103 030e 	add.w	r3, r3, #14
    cd5c:	f04f 0214 	mov.w	r2, #20
    cd60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cd64:	e16b      	b.n	d03e <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    cd66:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cd6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd6e:	781b      	ldrb	r3, [r3, #0]
    cd70:	f003 0310 	and.w	r3, r3, #16
    cd74:	2b00      	cmp	r3, #0
    cd76:	d01b      	beq.n	cdb0 <uip_process+0x1a70>
				{
					uip_slen = 0;
    cd78:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cd7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd80:	f04f 0200 	mov.w	r2, #0
    cd84:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    cd86:	f04f 0301 	mov.w	r3, #1
    cd8a:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    cd8c:	f04f 0304 	mov.w	r3, #4
    cd90:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    cd92:	f04f 0300 	mov.w	r3, #0
    cd96:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    cd98:	f240 631c 	movw	r3, #1564	; 0x61c
    cd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cda0:	681b      	ldr	r3, [r3, #0]
    cda2:	f103 030e 	add.w	r3, r3, #14
    cda6:	f04f 0211 	mov.w	r2, #17
    cdaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cdae:	e146      	b.n	d03e <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    cdb0:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cdb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdb8:	881b      	ldrh	r3, [r3, #0]
    cdba:	2b00      	cmp	r3, #0
    cdbc:	d02a      	beq.n	ce14 <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    cdbe:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cdc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdc6:	781b      	ldrb	r3, [r3, #0]
    cdc8:	f003 0301 	and.w	r3, r3, #1
    cdcc:	b2db      	uxtb	r3, r3
    cdce:	2b00      	cmp	r3, #0
    cdd0:	d002      	beq.n	cdd8 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    cdd2:	f04f 0300 	mov.w	r3, #0
    cdd6:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    cdd8:	8a23      	ldrh	r3, [r4, #16]
    cdda:	2b00      	cmp	r3, #0
    cddc:	d114      	bne.n	ce08 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    cdde:	8a62      	ldrh	r2, [r4, #18]
    cde0:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cde4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cde8:	881b      	ldrh	r3, [r3, #0]
    cdea:	429a      	cmp	r2, r3
    cdec:	d205      	bcs.n	cdfa <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    cdee:	8a62      	ldrh	r2, [r4, #18]
    cdf0:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cdf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf8:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    cdfa:	f64c 4348 	movw	r3, #52296	; 0xcc48
    cdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce02:	881b      	ldrh	r3, [r3, #0]
    ce04:	8223      	strh	r3, [r4, #16]
    ce06:	e005      	b.n	ce14 <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    ce08:	8a22      	ldrh	r2, [r4, #16]
    ce0a:	f64c 4348 	movw	r3, #52296	; 0xcc48
    ce0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce12:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    ce14:	f04f 0300 	mov.w	r3, #0
    ce18:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    ce1a:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    ce1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce22:	681a      	ldr	r2, [r3, #0]
    ce24:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    ce28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce2c:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    ce2e:	f64c 4348 	movw	r3, #52296	; 0xcc48
    ce32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce36:	881b      	ldrh	r3, [r3, #0]
    ce38:	2b00      	cmp	r3, #0
    ce3a:	d017      	beq.n	ce6c <uip_process+0x1b2c>
    ce3c:	8a23      	ldrh	r3, [r4, #16]
    ce3e:	2b00      	cmp	r3, #0
    ce40:	d014      	beq.n	ce6c <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    ce42:	8a23      	ldrh	r3, [r4, #16]
    ce44:	f103 0328 	add.w	r3, r3, #40	; 0x28
    ce48:	b29a      	uxth	r2, r3
    ce4a:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ce4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce52:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    ce54:	f240 631c 	movw	r3, #1564	; 0x61c
    ce58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce5c:	681b      	ldr	r3, [r3, #0]
    ce5e:	f103 030e 	add.w	r3, r3, #14
    ce62:	f04f 0218 	mov.w	r2, #24
    ce66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    ce6a:	e0ef      	b.n	d04c <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    ce6c:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ce70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce74:	781b      	ldrb	r3, [r3, #0]
    ce76:	f003 0302 	and.w	r3, r3, #2
    ce7a:	2b00      	cmp	r3, #0
    ce7c:	f000 831d 	beq.w	d4ba <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    ce80:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ce84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce88:	f04f 0228 	mov.w	r2, #40	; 0x28
    ce8c:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    ce8e:	f240 631c 	movw	r3, #1564	; 0x61c
    ce92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce96:	681b      	ldr	r3, [r3, #0]
    ce98:	f103 030e 	add.w	r3, r3, #14
    ce9c:	f04f 0210 	mov.w	r2, #16
    cea0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    cea4:	e0d2      	b.n	d04c <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    cea6:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ceaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceae:	781b      	ldrb	r3, [r3, #0]
    ceb0:	f003 0301 	and.w	r3, r3, #1
    ceb4:	b2db      	uxtb	r3, r3
    ceb6:	2b00      	cmp	r3, #0
    ceb8:	d00b      	beq.n	ced2 <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    ceba:	f04f 0300 	mov.w	r3, #0
    cebe:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    cec0:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cec8:	f04f 0210 	mov.w	r2, #16
    cecc:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cece:	f001 ff3d 	bl	ed4c <httpd_appcall>
			}

			break;
    ced2:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    ced4:	e2f8      	b.n	d4c8 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    ced6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    ceda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cede:	881b      	ldrh	r3, [r3, #0]
    cee0:	2b00      	cmp	r3, #0
    cee2:	d007      	beq.n	cef4 <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    cee4:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceec:	881b      	ldrh	r3, [r3, #0]
    ceee:	4618      	mov	r0, r3
    cef0:	f7fe f9e4 	bl	b2bc <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    cef4:	f240 631c 	movw	r3, #1564	; 0x61c
    cef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cefc:	681b      	ldr	r3, [r3, #0]
    cefe:	f103 030e 	add.w	r3, r3, #14
    cf02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cf06:	f003 0301 	and.w	r3, r3, #1
    cf0a:	b2db      	uxtb	r3, r3
    cf0c:	2b00      	cmp	r3, #0
    cf0e:	d024      	beq.n	cf5a <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    cf10:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cf14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf18:	781b      	ldrb	r3, [r3, #0]
    cf1a:	f003 0301 	and.w	r3, r3, #1
    cf1e:	b2db      	uxtb	r3, r3
    cf20:	2b00      	cmp	r3, #0
    cf22:	d009      	beq.n	cf38 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cf24:	f04f 0307 	mov.w	r3, #7
    cf28:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    cf2a:	f04f 0300 	mov.w	r3, #0
    cf2e:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    cf30:	f04f 0300 	mov.w	r3, #0
    cf34:	8223      	strh	r3, [r4, #16]
    cf36:	e002      	b.n	cf3e <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    cf38:	f04f 0306 	mov.w	r3, #6
    cf3c:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    cf3e:	f04f 0001 	mov.w	r0, #1
    cf42:	f7fe f9bb 	bl	b2bc <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    cf46:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cf4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf4e:	f04f 0210 	mov.w	r2, #16
    cf52:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cf54:	f001 fefa 	bl	ed4c <httpd_appcall>
				goto tcp_send_ack;
    cf58:	e066      	b.n	d028 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    cf5a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf62:	781b      	ldrb	r3, [r3, #0]
    cf64:	f003 0301 	and.w	r3, r3, #1
    cf68:	b2db      	uxtb	r3, r3
    cf6a:	2b00      	cmp	r3, #0
    cf6c:	d006      	beq.n	cf7c <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    cf6e:	f04f 0305 	mov.w	r3, #5
    cf72:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    cf74:	f04f 0300 	mov.w	r3, #0
    cf78:	8223      	strh	r3, [r4, #16]
				goto drop;
    cf7a:	e2a5      	b.n	d4c8 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    cf7c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cf80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf84:	881b      	ldrh	r3, [r3, #0]
    cf86:	2b00      	cmp	r3, #0
    cf88:	f000 8299 	beq.w	d4be <uip_process+0x217e>
			{
				goto tcp_send_ack;
    cf8c:	e04c      	b.n	d028 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    cf8e:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cf92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf96:	881b      	ldrh	r3, [r3, #0]
    cf98:	2b00      	cmp	r3, #0
    cf9a:	d007      	beq.n	cfac <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    cf9c:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cfa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa4:	881b      	ldrh	r3, [r3, #0]
    cfa6:	4618      	mov	r0, r3
    cfa8:	f7fe f988 	bl	b2bc <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    cfac:	f240 631c 	movw	r3, #1564	; 0x61c
    cfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb4:	681b      	ldr	r3, [r3, #0]
    cfb6:	f103 030e 	add.w	r3, r3, #14
    cfba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cfbe:	f003 0301 	and.w	r3, r3, #1
    cfc2:	b2db      	uxtb	r3, r3
    cfc4:	2b00      	cmp	r3, #0
    cfc6:	d013      	beq.n	cff0 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cfc8:	f04f 0307 	mov.w	r3, #7
    cfcc:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    cfce:	f04f 0300 	mov.w	r3, #0
    cfd2:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    cfd4:	f04f 0001 	mov.w	r0, #1
    cfd8:	f7fe f970 	bl	b2bc <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    cfdc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    cfe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe4:	f04f 0210 	mov.w	r2, #16
    cfe8:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cfea:	f001 feaf 	bl	ed4c <httpd_appcall>
				goto tcp_send_ack;
    cfee:	e01b      	b.n	d028 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    cff0:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    cff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cff8:	881b      	ldrh	r3, [r3, #0]
    cffa:	2b00      	cmp	r3, #0
    cffc:	f000 8261 	beq.w	d4c2 <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d000:	e012      	b.n	d028 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d002:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    d006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00a:	781b      	ldrb	r3, [r3, #0]
    d00c:	f003 0301 	and.w	r3, r3, #1
    d010:	b2db      	uxtb	r3, r3
    d012:	2b00      	cmp	r3, #0
    d014:	f000 8257 	beq.w	d4c6 <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d018:	f04f 0307 	mov.w	r3, #7
    d01c:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d01e:	f04f 0300 	mov.w	r3, #0
    d022:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d024:	e250      	b.n	d4c8 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d026:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d028:	f240 631c 	movw	r3, #1564	; 0x61c
    d02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d030:	681b      	ldr	r3, [r3, #0]
    d032:	f103 030e 	add.w	r3, r3, #14
    d036:	f04f 0210 	mov.w	r2, #16
    d03a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d03e:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d042:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d046:	f04f 0228 	mov.w	r2, #40	; 0x28
    d04a:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d04c:	f240 631c 	movw	r3, #1564	; 0x61c
    d050:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d054:	681b      	ldr	r3, [r3, #0]
    d056:	f103 030e 	add.w	r3, r3, #14
    d05a:	f04f 0250 	mov.w	r2, #80	; 0x50
    d05e:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d062:	f240 631c 	movw	r3, #1564	; 0x61c
    d066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d06a:	681b      	ldr	r3, [r3, #0]
    d06c:	f103 030e 	add.w	r3, r3, #14
    d070:	7a22      	ldrb	r2, [r4, #8]
    d072:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d074:	f240 631c 	movw	r3, #1564	; 0x61c
    d078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d07c:	681b      	ldr	r3, [r3, #0]
    d07e:	f103 030e 	add.w	r3, r3, #14
    d082:	7a62      	ldrb	r2, [r4, #9]
    d084:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d086:	f240 631c 	movw	r3, #1564	; 0x61c
    d08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d08e:	681b      	ldr	r3, [r3, #0]
    d090:	f103 030e 	add.w	r3, r3, #14
    d094:	7aa2      	ldrb	r2, [r4, #10]
    d096:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d098:	f240 631c 	movw	r3, #1564	; 0x61c
    d09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0a0:	681b      	ldr	r3, [r3, #0]
    d0a2:	f103 030e 	add.w	r3, r3, #14
    d0a6:	7ae2      	ldrb	r2, [r4, #11]
    d0a8:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d0aa:	f240 631c 	movw	r3, #1564	; 0x61c
    d0ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0b2:	681b      	ldr	r3, [r3, #0]
    d0b4:	f103 030e 	add.w	r3, r3, #14
    d0b8:	7b22      	ldrb	r2, [r4, #12]
    d0ba:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d0bc:	f240 631c 	movw	r3, #1564	; 0x61c
    d0c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0c4:	681b      	ldr	r3, [r3, #0]
    d0c6:	f103 030e 	add.w	r3, r3, #14
    d0ca:	7b62      	ldrb	r2, [r4, #13]
    d0cc:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d0ce:	f240 631c 	movw	r3, #1564	; 0x61c
    d0d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0d6:	681b      	ldr	r3, [r3, #0]
    d0d8:	f103 030e 	add.w	r3, r3, #14
    d0dc:	7ba2      	ldrb	r2, [r4, #14]
    d0de:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d0e0:	f240 631c 	movw	r3, #1564	; 0x61c
    d0e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0e8:	681b      	ldr	r3, [r3, #0]
    d0ea:	f103 030e 	add.w	r3, r3, #14
    d0ee:	7be2      	ldrb	r2, [r4, #15]
    d0f0:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d0f2:	f240 631c 	movw	r3, #1564	; 0x61c
    d0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0fa:	681b      	ldr	r3, [r3, #0]
    d0fc:	f103 030e 	add.w	r3, r3, #14
    d100:	f04f 0206 	mov.w	r2, #6
    d104:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d106:	f240 631c 	movw	r3, #1564	; 0x61c
    d10a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d10e:	681b      	ldr	r3, [r3, #0]
    d110:	f103 030e 	add.w	r3, r3, #14
    d114:	88a2      	ldrh	r2, [r4, #4]
    d116:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d11a:	f04f 0000 	mov.w	r0, #0
    d11e:	ea40 0101 	orr.w	r1, r0, r1
    d122:	7519      	strb	r1, [r3, #20]
    d124:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d128:	b292      	uxth	r2, r2
    d12a:	f04f 0100 	mov.w	r1, #0
    d12e:	ea41 0202 	orr.w	r2, r1, r2
    d132:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d134:	f240 631c 	movw	r3, #1564	; 0x61c
    d138:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d13c:	681b      	ldr	r3, [r3, #0]
    d13e:	f103 030e 	add.w	r3, r3, #14
    d142:	88e2      	ldrh	r2, [r4, #6]
    d144:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d148:	f04f 0000 	mov.w	r0, #0
    d14c:	ea40 0101 	orr.w	r1, r0, r1
    d150:	7599      	strb	r1, [r3, #22]
    d152:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d156:	b292      	uxth	r2, r2
    d158:	f04f 0100 	mov.w	r1, #0
    d15c:	ea41 0202 	orr.w	r2, r1, r2
    d160:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d162:	f240 631c 	movw	r3, #1564	; 0x61c
    d166:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d16a:	681b      	ldr	r3, [r3, #0]
    d16c:	f103 020e 	add.w	r2, r3, #14
    d170:	f64c 4344 	movw	r3, #52292	; 0xcc44
    d174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d178:	781b      	ldrb	r3, [r3, #0]
    d17a:	7313      	strb	r3, [r2, #12]
    d17c:	f240 631c 	movw	r3, #1564	; 0x61c
    d180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d184:	681b      	ldr	r3, [r3, #0]
    d186:	f103 020e 	add.w	r2, r3, #14
    d18a:	f64c 4344 	movw	r3, #52292	; 0xcc44
    d18e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d192:	785b      	ldrb	r3, [r3, #1]
    d194:	7353      	strb	r3, [r2, #13]
    d196:	f240 631c 	movw	r3, #1564	; 0x61c
    d19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d19e:	681b      	ldr	r3, [r3, #0]
    d1a0:	f103 020e 	add.w	r2, r3, #14
    d1a4:	f64c 4344 	movw	r3, #52292	; 0xcc44
    d1a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1ac:	789b      	ldrb	r3, [r3, #2]
    d1ae:	7393      	strb	r3, [r2, #14]
    d1b0:	f240 631c 	movw	r3, #1564	; 0x61c
    d1b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b8:	681b      	ldr	r3, [r3, #0]
    d1ba:	f103 020e 	add.w	r2, r3, #14
    d1be:	f64c 4344 	movw	r3, #52292	; 0xcc44
    d1c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1c6:	78db      	ldrb	r3, [r3, #3]
    d1c8:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d1ca:	f240 631c 	movw	r3, #1564	; 0x61c
    d1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d2:	681b      	ldr	r3, [r3, #0]
    d1d4:	f103 030e 	add.w	r3, r3, #14
    d1d8:	7822      	ldrb	r2, [r4, #0]
    d1da:	741a      	strb	r2, [r3, #16]
    d1dc:	f240 631c 	movw	r3, #1564	; 0x61c
    d1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e4:	681b      	ldr	r3, [r3, #0]
    d1e6:	f103 030e 	add.w	r3, r3, #14
    d1ea:	7862      	ldrb	r2, [r4, #1]
    d1ec:	745a      	strb	r2, [r3, #17]
    d1ee:	f240 631c 	movw	r3, #1564	; 0x61c
    d1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1f6:	681b      	ldr	r3, [r3, #0]
    d1f8:	f103 030e 	add.w	r3, r3, #14
    d1fc:	78a2      	ldrb	r2, [r4, #2]
    d1fe:	749a      	strb	r2, [r3, #18]
    d200:	f240 631c 	movw	r3, #1564	; 0x61c
    d204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d208:	681b      	ldr	r3, [r3, #0]
    d20a:	f103 030e 	add.w	r3, r3, #14
    d20e:	78e2      	ldrb	r2, [r4, #3]
    d210:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d212:	7e63      	ldrb	r3, [r4, #25]
    d214:	f003 0310 	and.w	r3, r3, #16
    d218:	2b00      	cmp	r3, #0
    d21a:	d016      	beq.n	d24a <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d21c:	f240 631c 	movw	r3, #1564	; 0x61c
    d220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d224:	681b      	ldr	r3, [r3, #0]
    d226:	f103 020e 	add.w	r2, r3, #14
    d22a:	f240 631c 	movw	r3, #1564	; 0x61c
    d22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d232:	681b      	ldr	r3, [r3, #0]
    d234:	f103 030e 	add.w	r3, r3, #14
    d238:	f04f 0100 	mov.w	r1, #0
    d23c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d240:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d244:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d248:	e015      	b.n	d276 <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d24a:	f240 631c 	movw	r3, #1564	; 0x61c
    d24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d252:	681b      	ldr	r3, [r3, #0]
    d254:	f103 030e 	add.w	r3, r3, #14
    d258:	f04f 0205 	mov.w	r2, #5
    d25c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d260:	f240 631c 	movw	r3, #1564	; 0x61c
    d264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d268:	681b      	ldr	r3, [r3, #0]
    d26a:	f103 030e 	add.w	r3, r3, #14
    d26e:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d272:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d276:	f240 631c 	movw	r3, #1564	; 0x61c
    d27a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d27e:	681b      	ldr	r3, [r3, #0]
    d280:	f103 030e 	add.w	r3, r3, #14
    d284:	f04f 0240 	mov.w	r2, #64	; 0x40
    d288:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d28a:	f240 631c 	movw	r3, #1564	; 0x61c
    d28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d292:	681b      	ldr	r3, [r3, #0]
    d294:	f103 020e 	add.w	r2, r3, #14
    d298:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d29c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2a0:	881b      	ldrh	r3, [r3, #0]
    d2a2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d2a6:	b29b      	uxth	r3, r3
    d2a8:	b2db      	uxtb	r3, r3
    d2aa:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d2ac:	f240 631c 	movw	r3, #1564	; 0x61c
    d2b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2b4:	681b      	ldr	r3, [r3, #0]
    d2b6:	f103 020e 	add.w	r2, r3, #14
    d2ba:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d2be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c2:	881b      	ldrh	r3, [r3, #0]
    d2c4:	b2db      	uxtb	r3, r3
    d2c6:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d2c8:	f240 631c 	movw	r3, #1564	; 0x61c
    d2cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2d0:	681b      	ldr	r3, [r3, #0]
    d2d2:	f103 020e 	add.w	r2, r3, #14
    d2d6:	f240 631c 	movw	r3, #1564	; 0x61c
    d2da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2de:	681b      	ldr	r3, [r3, #0]
    d2e0:	f103 030e 	add.w	r3, r3, #14
    d2e4:	f04f 0100 	mov.w	r1, #0
    d2e8:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d2ec:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d2f0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d2f4:	f240 631c 	movw	r3, #1564	; 0x61c
    d2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2fc:	681b      	ldr	r3, [r3, #0]
    d2fe:	f103 030e 	add.w	r3, r3, #14
    d302:	f04f 0200 	mov.w	r2, #0
    d306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d30a:	f04f 0200 	mov.w	r2, #0
    d30e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d312:	f240 631c 	movw	r3, #1564	; 0x61c
    d316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d31a:	681b      	ldr	r3, [r3, #0]
    d31c:	f103 040e 	add.w	r4, r3, #14
    d320:	f7fd fddc 	bl	aedc <uip_tcpchksum>
    d324:	4603      	mov	r3, r0
    d326:	ea6f 0303 	mvn.w	r3, r3
    d32a:	b29b      	uxth	r3, r3
    d32c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d330:	f04f 0100 	mov.w	r1, #0
    d334:	ea41 0202 	orr.w	r2, r1, r2
    d338:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d33c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d340:	b29b      	uxth	r3, r3
    d342:	f04f 0200 	mov.w	r2, #0
    d346:	ea42 0303 	orr.w	r3, r2, r3
    d34a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d34e:	f240 631c 	movw	r3, #1564	; 0x61c
    d352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d356:	681b      	ldr	r3, [r3, #0]
    d358:	f103 030e 	add.w	r3, r3, #14
    d35c:	f04f 0245 	mov.w	r2, #69	; 0x45
    d360:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d362:	f240 631c 	movw	r3, #1564	; 0x61c
    d366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d36a:	681b      	ldr	r3, [r3, #0]
    d36c:	f103 030e 	add.w	r3, r3, #14
    d370:	f04f 0200 	mov.w	r2, #0
    d374:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d376:	f240 631c 	movw	r3, #1564	; 0x61c
    d37a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d37e:	681b      	ldr	r3, [r3, #0]
    d380:	f103 020e 	add.w	r2, r3, #14
    d384:	f240 631c 	movw	r3, #1564	; 0x61c
    d388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d38c:	681b      	ldr	r3, [r3, #0]
    d38e:	f103 030e 	add.w	r3, r3, #14
    d392:	f04f 0100 	mov.w	r1, #0
    d396:	71d9      	strb	r1, [r3, #7]
    d398:	79db      	ldrb	r3, [r3, #7]
    d39a:	7193      	strb	r3, [r2, #6]
		++ipid;
    d39c:	f642 63fc 	movw	r3, #12028	; 0x2efc
    d3a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3a4:	881b      	ldrh	r3, [r3, #0]
    d3a6:	f103 0301 	add.w	r3, r3, #1
    d3aa:	b29a      	uxth	r2, r3
    d3ac:	f642 63fc 	movw	r3, #12028	; 0x2efc
    d3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b4:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d3b6:	f240 631c 	movw	r3, #1564	; 0x61c
    d3ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3be:	681b      	ldr	r3, [r3, #0]
    d3c0:	f103 020e 	add.w	r2, r3, #14
    d3c4:	f642 63fc 	movw	r3, #12028	; 0x2efc
    d3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3cc:	881b      	ldrh	r3, [r3, #0]
    d3ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d3d2:	b29b      	uxth	r3, r3
    d3d4:	b2db      	uxtb	r3, r3
    d3d6:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d3d8:	f240 631c 	movw	r3, #1564	; 0x61c
    d3dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3e0:	681b      	ldr	r3, [r3, #0]
    d3e2:	f103 020e 	add.w	r2, r3, #14
    d3e6:	f642 63fc 	movw	r3, #12028	; 0x2efc
    d3ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3ee:	881b      	ldrh	r3, [r3, #0]
    d3f0:	b2db      	uxtb	r3, r3
    d3f2:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d3f4:	f240 631c 	movw	r3, #1564	; 0x61c
    d3f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3fc:	681b      	ldr	r3, [r3, #0]
    d3fe:	f103 030e 	add.w	r3, r3, #14
    d402:	f04f 0200 	mov.w	r2, #0
    d406:	729a      	strb	r2, [r3, #10]
    d408:	f04f 0200 	mov.w	r2, #0
    d40c:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d40e:	f240 631c 	movw	r3, #1564	; 0x61c
    d412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d416:	681b      	ldr	r3, [r3, #0]
    d418:	f103 040e 	add.w	r4, r3, #14
    d41c:	f7fd fce6 	bl	adec <uip_ipchksum>
    d420:	4603      	mov	r3, r0
    d422:	ea6f 0303 	mvn.w	r3, r3
    d426:	b29b      	uxth	r3, r3
    d428:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d42c:	f04f 0100 	mov.w	r1, #0
    d430:	ea41 0202 	orr.w	r2, r1, r2
    d434:	72a2      	strb	r2, [r4, #10]
    d436:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d43a:	b29b      	uxth	r3, r3
    d43c:	f04f 0200 	mov.w	r2, #0
    d440:	ea42 0303 	orr.w	r3, r2, r3
    d444:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d446:	f64c 4308 	movw	r3, #52232	; 0xcc08
    d44a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d44e:	8c1b      	ldrh	r3, [r3, #32]
    d450:	f103 0301 	add.w	r3, r3, #1
    d454:	b29a      	uxth	r2, r3
    d456:	f64c 4308 	movw	r3, #52232	; 0xcc08
    d45a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d45e:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d460:	f64c 4308 	movw	r3, #52232	; 0xcc08
    d464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d468:	885b      	ldrh	r3, [r3, #2]
    d46a:	f103 0301 	add.w	r3, r3, #1
    d46e:	b29a      	uxth	r2, r3
    d470:	f64c 4308 	movw	r3, #52232	; 0xcc08
    d474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d478:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d47a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    d47e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d482:	f04f 0200 	mov.w	r2, #0
    d486:	701a      	strb	r2, [r3, #0]
	return;
    d488:	e02d      	b.n	d4e6 <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d48a:	bf00      	nop
    d48c:	e01c      	b.n	d4c8 <uip_process+0x2188>
    d48e:	bf00      	nop
    d490:	e01a      	b.n	d4c8 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d492:	bf00      	nop
    d494:	e018      	b.n	d4c8 <uip_process+0x2188>
    d496:	bf00      	nop
    d498:	e016      	b.n	d4c8 <uip_process+0x2188>
    d49a:	bf00      	nop
    d49c:	e014      	b.n	d4c8 <uip_process+0x2188>
    d49e:	bf00      	nop
    d4a0:	e012      	b.n	d4c8 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d4a2:	bf00      	nop
    d4a4:	e010      	b.n	d4c8 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d4a6:	bf00      	nop
    d4a8:	e00e      	b.n	d4c8 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d4aa:	bf00      	nop
    d4ac:	e00c      	b.n	d4c8 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d4ae:	bf00      	nop
    d4b0:	e00a      	b.n	d4c8 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d4b2:	bf00      	nop
    d4b4:	e008      	b.n	d4c8 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d4b6:	bf00      	nop
    d4b8:	e006      	b.n	d4c8 <uip_process+0x2188>
    d4ba:	bf00      	nop
    d4bc:	e004      	b.n	d4c8 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d4be:	bf00      	nop
    d4c0:	e002      	b.n	d4c8 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d4c2:	bf00      	nop
    d4c4:	e000      	b.n	d4c8 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d4c6:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d4c8:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4d0:	f04f 0200 	mov.w	r2, #0
    d4d4:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d4d6:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    d4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4de:	f04f 0200 	mov.w	r2, #0
    d4e2:	701a      	strb	r2, [r3, #0]
	return;
    d4e4:	bf00      	nop
}
    d4e6:	f107 0714 	add.w	r7, r7, #20
    d4ea:	46bd      	mov	sp, r7
    d4ec:	bd90      	pop	{r4, r7, pc}
    d4ee:	bf00      	nop

0000d4f0 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d4f0:	b480      	push	{r7}
    d4f2:	b083      	sub	sp, #12
    d4f4:	af00      	add	r7, sp, #0
    d4f6:	4603      	mov	r3, r0
    d4f8:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d4fa:	88fb      	ldrh	r3, [r7, #6]
    d4fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d500:	b29a      	uxth	r2, r3
    d502:	88fb      	ldrh	r3, [r7, #6]
    d504:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d508:	b29b      	uxth	r3, r3
    d50a:	ea42 0303 	orr.w	r3, r2, r3
    d50e:	b29b      	uxth	r3, r3
    d510:	b29b      	uxth	r3, r3
}
    d512:	4618      	mov	r0, r3
    d514:	f107 070c 	add.w	r7, r7, #12
    d518:	46bd      	mov	sp, r7
    d51a:	bc80      	pop	{r7}
    d51c:	4770      	bx	lr
    d51e:	bf00      	nop

0000d520 <htonl>:

u32_t htonl( u32_t val )
{
    d520:	b480      	push	{r7}
    d522:	b083      	sub	sp, #12
    d524:	af00      	add	r7, sp, #0
    d526:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d528:	687b      	ldr	r3, [r7, #4]
    d52a:	b29b      	uxth	r3, r3
    d52c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d530:	b29a      	uxth	r2, r3
    d532:	687b      	ldr	r3, [r7, #4]
    d534:	b29b      	uxth	r3, r3
    d536:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d53a:	b29b      	uxth	r3, r3
    d53c:	ea42 0303 	orr.w	r3, r2, r3
    d540:	b29b      	uxth	r3, r3
    d542:	b29b      	uxth	r3, r3
    d544:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d548:	687b      	ldr	r3, [r7, #4]
    d54a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d54e:	b29b      	uxth	r3, r3
    d550:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d554:	b299      	uxth	r1, r3
    d556:	687b      	ldr	r3, [r7, #4]
    d558:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d55c:	b29b      	uxth	r3, r3
    d55e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d562:	b29b      	uxth	r3, r3
    d564:	ea41 0303 	orr.w	r3, r1, r3
    d568:	b29b      	uxth	r3, r3
    d56a:	b29b      	uxth	r3, r3
    d56c:	ea42 0303 	orr.w	r3, r2, r3
}
    d570:	4618      	mov	r0, r3
    d572:	f107 070c 	add.w	r7, r7, #12
    d576:	46bd      	mov	sp, r7
    d578:	bc80      	pop	{r7}
    d57a:	4770      	bx	lr

0000d57c <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d57c:	b580      	push	{r7, lr}
    d57e:	b084      	sub	sp, #16
    d580:	af00      	add	r7, sp, #0
    d582:	6078      	str	r0, [r7, #4]
    d584:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d586:	f240 631c 	movw	r3, #1564	; 0x61c
    d58a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d58e:	681b      	ldr	r3, [r3, #0]
    d590:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d594:	461a      	mov	r2, r3
    d596:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    d59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d59e:	681b      	ldr	r3, [r3, #0]
    d5a0:	ebc3 0302 	rsb	r3, r3, r2
    d5a4:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d5a8:	f103 0302 	add.w	r3, r3, #2
    d5ac:	683a      	ldr	r2, [r7, #0]
    d5ae:	4293      	cmp	r3, r2
    d5b0:	bfa8      	it	ge
    d5b2:	4613      	movge	r3, r2
    d5b4:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d5b6:	68fb      	ldr	r3, [r7, #12]
    d5b8:	2b00      	cmp	r3, #0
    d5ba:	dd1d      	ble.n	d5f8 <uip_send+0x7c>
	{
		uip_slen = copylen;
    d5bc:	68fb      	ldr	r3, [r7, #12]
    d5be:	b29a      	uxth	r2, r3
    d5c0:	f64c 4348 	movw	r3, #52296	; 0xcc48
    d5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5c8:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d5ca:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    d5ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5d2:	681b      	ldr	r3, [r3, #0]
    d5d4:	687a      	ldr	r2, [r7, #4]
    d5d6:	429a      	cmp	r2, r3
    d5d8:	d00e      	beq.n	d5f8 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d5da:	f64a 33c0 	movw	r3, #43968	; 0xabc0
    d5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5e2:	681a      	ldr	r2, [r3, #0]
    d5e4:	f64c 4348 	movw	r3, #52296	; 0xcc48
    d5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ec:	881b      	ldrh	r3, [r3, #0]
    d5ee:	4610      	mov	r0, r2
    d5f0:	6879      	ldr	r1, [r7, #4]
    d5f2:	461a      	mov	r2, r3
    d5f4:	f007 fadc 	bl	14bb0 <memcpy>
		}
	}
}
    d5f8:	f107 0710 	add.w	r7, r7, #16
    d5fc:	46bd      	mov	sp, r7
    d5fe:	bd80      	pop	{r7, pc}

0000d600 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d600:	b580      	push	{r7, lr}
    d602:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d604:	f642 7370 	movw	r3, #12144	; 0x2f70
    d608:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d60c:	f04f 0200 	mov.w	r2, #0
    d610:	701a      	strb	r2, [r3, #0]
    d612:	e024      	b.n	d65e <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d614:	f642 7370 	movw	r3, #12144	; 0x2f70
    d618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d61c:	781b      	ldrb	r3, [r3, #0]
    d61e:	461a      	mov	r2, r3
    d620:	4613      	mov	r3, r2
    d622:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d626:	4413      	add	r3, r2
    d628:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d62c:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d634:	4413      	add	r3, r2
    d636:	4618      	mov	r0, r3
    d638:	f04f 0100 	mov.w	r1, #0
    d63c:	f04f 0204 	mov.w	r2, #4
    d640:	f007 fb7e 	bl	14d40 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d644:	f642 7370 	movw	r3, #12144	; 0x2f70
    d648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d64c:	781b      	ldrb	r3, [r3, #0]
    d64e:	f103 0301 	add.w	r3, r3, #1
    d652:	b2da      	uxtb	r2, r3
    d654:	f642 7370 	movw	r3, #12144	; 0x2f70
    d658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d65c:	701a      	strb	r2, [r3, #0]
    d65e:	f642 7370 	movw	r3, #12144	; 0x2f70
    d662:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d666:	781b      	ldrb	r3, [r3, #0]
    d668:	2b07      	cmp	r3, #7
    d66a:	d9d3      	bls.n	d614 <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    d66c:	bd80      	pop	{r7, pc}
    d66e:	bf00      	nop

0000d670 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    d670:	b580      	push	{r7, lr}
    d672:	b082      	sub	sp, #8
    d674:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    d676:	f642 7372 	movw	r3, #12146	; 0x2f72
    d67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d67e:	781b      	ldrb	r3, [r3, #0]
    d680:	f103 0301 	add.w	r3, r3, #1
    d684:	b2da      	uxtb	r2, r3
    d686:	f642 7372 	movw	r3, #12146	; 0x2f72
    d68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d68e:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d690:	f642 7370 	movw	r3, #12144	; 0x2f70
    d694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d698:	f04f 0200 	mov.w	r2, #0
    d69c:	701a      	strb	r2, [r3, #0]
    d69e:	e045      	b.n	d72c <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    d6a0:	f642 7370 	movw	r3, #12144	; 0x2f70
    d6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6a8:	781b      	ldrb	r3, [r3, #0]
    d6aa:	461a      	mov	r2, r3
    d6ac:	4613      	mov	r3, r2
    d6ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d6b2:	4413      	add	r3, r2
    d6b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d6b8:	461a      	mov	r2, r3
    d6ba:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6c2:	4413      	add	r3, r2
    d6c4:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    d6c6:	687b      	ldr	r3, [r7, #4]
    d6c8:	881a      	ldrh	r2, [r3, #0]
    d6ca:	f64b 1330 	movw	r3, #47408	; 0xb930
    d6ce:	f2c0 0301 	movt	r3, #1
    d6d2:	881b      	ldrh	r3, [r3, #0]
    d6d4:	429a      	cmp	r2, r3
    d6d6:	d11c      	bne.n	d712 <uip_arp_timer+0xa2>
    d6d8:	687b      	ldr	r3, [r7, #4]
    d6da:	885a      	ldrh	r2, [r3, #2]
    d6dc:	f64b 1330 	movw	r3, #47408	; 0xb930
    d6e0:	f2c0 0301 	movt	r3, #1
    d6e4:	885b      	ldrh	r3, [r3, #2]
    d6e6:	429a      	cmp	r2, r3
    d6e8:	d113      	bne.n	d712 <uip_arp_timer+0xa2>
    d6ea:	f642 7372 	movw	r3, #12146	; 0x2f72
    d6ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6f2:	781b      	ldrb	r3, [r3, #0]
    d6f4:	461a      	mov	r2, r3
    d6f6:	687b      	ldr	r3, [r7, #4]
    d6f8:	7a9b      	ldrb	r3, [r3, #10]
    d6fa:	ebc3 0302 	rsb	r3, r3, r2
    d6fe:	2b77      	cmp	r3, #119	; 0x77
    d700:	dd07      	ble.n	d712 <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    d702:	687b      	ldr	r3, [r7, #4]
    d704:	4618      	mov	r0, r3
    d706:	f04f 0100 	mov.w	r1, #0
    d70a:	f04f 0204 	mov.w	r2, #4
    d70e:	f007 fb17 	bl	14d40 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d712:	f642 7370 	movw	r3, #12144	; 0x2f70
    d716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d71a:	781b      	ldrb	r3, [r3, #0]
    d71c:	f103 0301 	add.w	r3, r3, #1
    d720:	b2da      	uxtb	r2, r3
    d722:	f642 7370 	movw	r3, #12144	; 0x2f70
    d726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d72a:	701a      	strb	r2, [r3, #0]
    d72c:	f642 7370 	movw	r3, #12144	; 0x2f70
    d730:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d734:	781b      	ldrb	r3, [r3, #0]
    d736:	2b07      	cmp	r3, #7
    d738:	d9b2      	bls.n	d6a0 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    d73a:	f107 0708 	add.w	r7, r7, #8
    d73e:	46bd      	mov	sp, r7
    d740:	bd80      	pop	{r7, pc}
    d742:	bf00      	nop

0000d744 <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    d744:	b590      	push	{r4, r7, lr}
    d746:	b083      	sub	sp, #12
    d748:	af00      	add	r7, sp, #0
    d74a:	6078      	str	r0, [r7, #4]
    d74c:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d74e:	f642 7370 	movw	r3, #12144	; 0x2f70
    d752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d756:	f04f 0200 	mov.w	r2, #0
    d75a:	701a      	strb	r2, [r3, #0]
    d75c:	e049      	b.n	d7f2 <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    d75e:	f642 7370 	movw	r3, #12144	; 0x2f70
    d762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d766:	781b      	ldrb	r3, [r3, #0]
    d768:	461a      	mov	r2, r3
    d76a:	4613      	mov	r3, r2
    d76c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d770:	4413      	add	r3, r2
    d772:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d776:	461a      	mov	r2, r3
    d778:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d780:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d784:	8822      	ldrh	r2, [r4, #0]
    d786:	f64b 1330 	movw	r3, #47408	; 0xb930
    d78a:	f2c0 0301 	movt	r3, #1
    d78e:	881b      	ldrh	r3, [r3, #0]
    d790:	429a      	cmp	r2, r3
    d792:	d107      	bne.n	d7a4 <uip_arp_update+0x60>
    d794:	8862      	ldrh	r2, [r4, #2]
    d796:	f64b 1330 	movw	r3, #47408	; 0xb930
    d79a:	f2c0 0301 	movt	r3, #1
    d79e:	885b      	ldrh	r3, [r3, #2]
    d7a0:	429a      	cmp	r2, r3
    d7a2:	d019      	beq.n	d7d8 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    d7a4:	687b      	ldr	r3, [r7, #4]
    d7a6:	881a      	ldrh	r2, [r3, #0]
    d7a8:	8823      	ldrh	r3, [r4, #0]
    d7aa:	429a      	cmp	r2, r3
    d7ac:	d114      	bne.n	d7d8 <uip_arp_update+0x94>
    d7ae:	687b      	ldr	r3, [r7, #4]
    d7b0:	885a      	ldrh	r2, [r3, #2]
    d7b2:	8863      	ldrh	r3, [r4, #2]
    d7b4:	429a      	cmp	r2, r3
    d7b6:	d10f      	bne.n	d7d8 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d7b8:	f104 0204 	add.w	r2, r4, #4
    d7bc:	683b      	ldr	r3, [r7, #0]
    d7be:	4610      	mov	r0, r2
    d7c0:	4619      	mov	r1, r3
    d7c2:	f04f 0206 	mov.w	r2, #6
    d7c6:	f007 f9f3 	bl	14bb0 <memcpy>
				tabptr->time = arptime;
    d7ca:	f642 7372 	movw	r3, #12146	; 0x2f72
    d7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7d2:	781b      	ldrb	r3, [r3, #0]
    d7d4:	72a3      	strb	r3, [r4, #10]

				return;
    d7d6:	e0f9      	b.n	d9cc <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d7d8:	f642 7370 	movw	r3, #12144	; 0x2f70
    d7dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7e0:	781b      	ldrb	r3, [r3, #0]
    d7e2:	f103 0301 	add.w	r3, r3, #1
    d7e6:	b2da      	uxtb	r2, r3
    d7e8:	f642 7370 	movw	r3, #12144	; 0x2f70
    d7ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f0:	701a      	strb	r2, [r3, #0]
    d7f2:	f642 7370 	movw	r3, #12144	; 0x2f70
    d7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7fa:	781b      	ldrb	r3, [r3, #0]
    d7fc:	2b07      	cmp	r3, #7
    d7fe:	d9ae      	bls.n	d75e <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d800:	f642 7370 	movw	r3, #12144	; 0x2f70
    d804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d808:	f04f 0200 	mov.w	r2, #0
    d80c:	701a      	strb	r2, [r3, #0]
    d80e:	e02f      	b.n	d870 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    d810:	f642 7370 	movw	r3, #12144	; 0x2f70
    d814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d818:	781b      	ldrb	r3, [r3, #0]
    d81a:	461a      	mov	r2, r3
    d81c:	4613      	mov	r3, r2
    d81e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d822:	4413      	add	r3, r2
    d824:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d828:	461a      	mov	r2, r3
    d82a:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d832:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d836:	8822      	ldrh	r2, [r4, #0]
    d838:	f64b 1330 	movw	r3, #47408	; 0xb930
    d83c:	f2c0 0301 	movt	r3, #1
    d840:	881b      	ldrh	r3, [r3, #0]
    d842:	429a      	cmp	r2, r3
    d844:	d107      	bne.n	d856 <uip_arp_update+0x112>
    d846:	8862      	ldrh	r2, [r4, #2]
    d848:	f64b 1330 	movw	r3, #47408	; 0xb930
    d84c:	f2c0 0301 	movt	r3, #1
    d850:	885b      	ldrh	r3, [r3, #2]
    d852:	429a      	cmp	r2, r3
    d854:	d014      	beq.n	d880 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d856:	f642 7370 	movw	r3, #12144	; 0x2f70
    d85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d85e:	781b      	ldrb	r3, [r3, #0]
    d860:	f103 0301 	add.w	r3, r3, #1
    d864:	b2da      	uxtb	r2, r3
    d866:	f642 7370 	movw	r3, #12144	; 0x2f70
    d86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d86e:	701a      	strb	r2, [r3, #0]
    d870:	f642 7370 	movw	r3, #12144	; 0x2f70
    d874:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d878:	781b      	ldrb	r3, [r3, #0]
    d87a:	2b07      	cmp	r3, #7
    d87c:	d9c8      	bls.n	d810 <uip_arp_update+0xcc>
    d87e:	e000      	b.n	d882 <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    d880:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    d882:	f642 7370 	movw	r3, #12144	; 0x2f70
    d886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d88a:	781b      	ldrb	r3, [r3, #0]
    d88c:	2b08      	cmp	r3, #8
    d88e:	f040 8082 	bne.w	d996 <uip_arp_update+0x252>
	{
		tmpage = 0;
    d892:	f642 7373 	movw	r3, #12147	; 0x2f73
    d896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d89a:	f04f 0200 	mov.w	r2, #0
    d89e:	701a      	strb	r2, [r3, #0]
		c = 0;
    d8a0:	f642 7371 	movw	r3, #12145	; 0x2f71
    d8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8a8:	f04f 0200 	mov.w	r2, #0
    d8ac:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8ae:	f642 7370 	movw	r3, #12144	; 0x2f70
    d8b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b6:	f04f 0200 	mov.w	r2, #0
    d8ba:	701a      	strb	r2, [r3, #0]
    d8bc:	e047      	b.n	d94e <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    d8be:	f642 7370 	movw	r3, #12144	; 0x2f70
    d8c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8c6:	781b      	ldrb	r3, [r3, #0]
    d8c8:	461a      	mov	r2, r3
    d8ca:	4613      	mov	r3, r2
    d8cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d8d0:	4413      	add	r3, r2
    d8d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d8d6:	461a      	mov	r2, r3
    d8d8:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d8dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e0:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    d8e4:	f642 7372 	movw	r3, #12146	; 0x2f72
    d8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ec:	781b      	ldrb	r3, [r3, #0]
    d8ee:	461a      	mov	r2, r3
    d8f0:	7aa3      	ldrb	r3, [r4, #10]
    d8f2:	ebc3 0202 	rsb	r2, r3, r2
    d8f6:	f642 7373 	movw	r3, #12147	; 0x2f73
    d8fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8fe:	781b      	ldrb	r3, [r3, #0]
    d900:	429a      	cmp	r2, r3
    d902:	dd17      	ble.n	d934 <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    d904:	f642 7372 	movw	r3, #12146	; 0x2f72
    d908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d90c:	781a      	ldrb	r2, [r3, #0]
    d90e:	7aa3      	ldrb	r3, [r4, #10]
    d910:	ebc3 0302 	rsb	r3, r3, r2
    d914:	b2da      	uxtb	r2, r3
    d916:	f642 7373 	movw	r3, #12147	; 0x2f73
    d91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d91e:	701a      	strb	r2, [r3, #0]
				c = i;
    d920:	f642 7370 	movw	r3, #12144	; 0x2f70
    d924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d928:	781a      	ldrb	r2, [r3, #0]
    d92a:	f642 7371 	movw	r3, #12145	; 0x2f71
    d92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d932:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d934:	f642 7370 	movw	r3, #12144	; 0x2f70
    d938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d93c:	781b      	ldrb	r3, [r3, #0]
    d93e:	f103 0301 	add.w	r3, r3, #1
    d942:	b2da      	uxtb	r2, r3
    d944:	f642 7370 	movw	r3, #12144	; 0x2f70
    d948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d94c:	701a      	strb	r2, [r3, #0]
    d94e:	f642 7370 	movw	r3, #12144	; 0x2f70
    d952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d956:	781b      	ldrb	r3, [r3, #0]
    d958:	2b07      	cmp	r3, #7
    d95a:	d9b0      	bls.n	d8be <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    d95c:	f642 7371 	movw	r3, #12145	; 0x2f71
    d960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d964:	781a      	ldrb	r2, [r3, #0]
    d966:	f642 7370 	movw	r3, #12144	; 0x2f70
    d96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d96e:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    d970:	f642 7370 	movw	r3, #12144	; 0x2f70
    d974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d978:	781b      	ldrb	r3, [r3, #0]
    d97a:	461a      	mov	r2, r3
    d97c:	4613      	mov	r3, r2
    d97e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d982:	4413      	add	r3, r2
    d984:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d988:	461a      	mov	r2, r3
    d98a:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d98e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d992:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    d996:	687b      	ldr	r3, [r7, #4]
    d998:	781b      	ldrb	r3, [r3, #0]
    d99a:	7023      	strb	r3, [r4, #0]
    d99c:	687b      	ldr	r3, [r7, #4]
    d99e:	785b      	ldrb	r3, [r3, #1]
    d9a0:	7063      	strb	r3, [r4, #1]
    d9a2:	687b      	ldr	r3, [r7, #4]
    d9a4:	789b      	ldrb	r3, [r3, #2]
    d9a6:	70a3      	strb	r3, [r4, #2]
    d9a8:	687b      	ldr	r3, [r7, #4]
    d9aa:	78db      	ldrb	r3, [r3, #3]
    d9ac:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d9ae:	f104 0204 	add.w	r2, r4, #4
    d9b2:	683b      	ldr	r3, [r7, #0]
    d9b4:	4610      	mov	r0, r2
    d9b6:	4619      	mov	r1, r3
    d9b8:	f04f 0206 	mov.w	r2, #6
    d9bc:	f007 f8f8 	bl	14bb0 <memcpy>
	tabptr->time = arptime;
    d9c0:	f642 7372 	movw	r3, #12146	; 0x2f72
    d9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9c8:	781b      	ldrb	r3, [r3, #0]
    d9ca:	72a3      	strb	r3, [r4, #10]
}
    d9cc:	f107 070c 	add.w	r7, r7, #12
    d9d0:	46bd      	mov	sp, r7
    d9d2:	bd90      	pop	{r4, r7, pc}

0000d9d4 <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    d9d4:	b580      	push	{r7, lr}
    d9d6:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    d9d8:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d9dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9e0:	881b      	ldrh	r3, [r3, #0]
    d9e2:	2b29      	cmp	r3, #41	; 0x29
    d9e4:	d807      	bhi.n	d9f6 <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    d9e6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d9ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9ee:	f04f 0200 	mov.w	r2, #0
    d9f2:	801a      	strh	r2, [r3, #0]
		return;
    d9f4:	e170      	b.n	dcd8 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    d9f6:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    d9fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9fe:	f04f 0200 	mov.w	r2, #0
    da02:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    da04:	f240 631c 	movw	r3, #1564	; 0x61c
    da08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da0c:	681b      	ldr	r3, [r3, #0]
    da0e:	7d1a      	ldrb	r2, [r3, #20]
    da10:	7d5b      	ldrb	r3, [r3, #21]
    da12:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da16:	ea43 0302 	orr.w	r3, r3, r2
    da1a:	b29b      	uxth	r3, r3
    da1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    da20:	d004      	beq.n	da2c <uip_arp_arpin+0x58>
    da22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    da26:	f000 8112 	beq.w	dc4e <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    da2a:	e155      	b.n	dcd8 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    da2c:	f240 631c 	movw	r3, #1564	; 0x61c
    da30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da34:	681b      	ldr	r3, [r3, #0]
    da36:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    da3a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    da3e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da42:	ea43 0302 	orr.w	r3, r3, r2
    da46:	b29a      	uxth	r2, r3
    da48:	f64c 4344 	movw	r3, #52292	; 0xcc44
    da4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da50:	881b      	ldrh	r3, [r3, #0]
    da52:	429a      	cmp	r2, r3
    da54:	f040 8138 	bne.w	dcc8 <uip_arp_arpin+0x2f4>
    da58:	f240 631c 	movw	r3, #1564	; 0x61c
    da5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da60:	681b      	ldr	r3, [r3, #0]
    da62:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    da66:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    da6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    da6e:	ea43 0302 	orr.w	r3, r3, r2
    da72:	b29a      	uxth	r2, r3
    da74:	f64c 4344 	movw	r3, #52292	; 0xcc44
    da78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da7c:	885b      	ldrh	r3, [r3, #2]
    da7e:	429a      	cmp	r2, r3
    da80:	f040 8124 	bne.w	dccc <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    da84:	f240 631c 	movw	r3, #1564	; 0x61c
    da88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da8c:	681b      	ldr	r3, [r3, #0]
    da8e:	f103 021c 	add.w	r2, r3, #28
    da92:	f240 631c 	movw	r3, #1564	; 0x61c
    da96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da9a:	681b      	ldr	r3, [r3, #0]
    da9c:	f103 0316 	add.w	r3, r3, #22
    daa0:	4610      	mov	r0, r2
    daa2:	4619      	mov	r1, r3
    daa4:	f7ff fe4e 	bl	d744 <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    daa8:	f240 631c 	movw	r3, #1564	; 0x61c
    daac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab0:	681b      	ldr	r3, [r3, #0]
    dab2:	f04f 0200 	mov.w	r2, #0
    dab6:	751a      	strb	r2, [r3, #20]
    dab8:	f04f 0200 	mov.w	r2, #0
    dabc:	f042 0202 	orr.w	r2, r2, #2
    dac0:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    dac2:	f240 631c 	movw	r3, #1564	; 0x61c
    dac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daca:	681b      	ldr	r3, [r3, #0]
    dacc:	f103 0220 	add.w	r2, r3, #32
    dad0:	f240 631c 	movw	r3, #1564	; 0x61c
    dad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad8:	681b      	ldr	r3, [r3, #0]
    dada:	f103 0316 	add.w	r3, r3, #22
    dade:	4610      	mov	r0, r2
    dae0:	4619      	mov	r1, r3
    dae2:	f04f 0206 	mov.w	r2, #6
    dae6:	f007 f863 	bl	14bb0 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    daea:	f240 631c 	movw	r3, #1564	; 0x61c
    daee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf2:	681b      	ldr	r3, [r3, #0]
    daf4:	f103 0316 	add.w	r3, r3, #22
    daf8:	4618      	mov	r0, r3
    dafa:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    dafe:	f2c2 0100 	movt	r1, #8192	; 0x2000
    db02:	f04f 0206 	mov.w	r2, #6
    db06:	f007 f853 	bl	14bb0 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    db0a:	f240 631c 	movw	r3, #1564	; 0x61c
    db0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db12:	681b      	ldr	r3, [r3, #0]
    db14:	f103 0306 	add.w	r3, r3, #6
    db18:	4618      	mov	r0, r3
    db1a:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    db1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    db22:	f04f 0206 	mov.w	r2, #6
    db26:	f007 f843 	bl	14bb0 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    db2a:	f240 631c 	movw	r3, #1564	; 0x61c
    db2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db32:	681b      	ldr	r3, [r3, #0]
    db34:	461a      	mov	r2, r3
    db36:	f240 631c 	movw	r3, #1564	; 0x61c
    db3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db3e:	681b      	ldr	r3, [r3, #0]
    db40:	f103 0320 	add.w	r3, r3, #32
    db44:	4610      	mov	r0, r2
    db46:	4619      	mov	r1, r3
    db48:	f04f 0206 	mov.w	r2, #6
    db4c:	f007 f830 	bl	14bb0 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    db50:	f240 631c 	movw	r3, #1564	; 0x61c
    db54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db58:	681b      	ldr	r3, [r3, #0]
    db5a:	461a      	mov	r2, r3
    db5c:	f240 631c 	movw	r3, #1564	; 0x61c
    db60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db64:	681b      	ldr	r3, [r3, #0]
    db66:	7f1b      	ldrb	r3, [r3, #28]
    db68:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    db6c:	f240 631c 	movw	r3, #1564	; 0x61c
    db70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db74:	681b      	ldr	r3, [r3, #0]
    db76:	461a      	mov	r2, r3
    db78:	f240 631c 	movw	r3, #1564	; 0x61c
    db7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db80:	681b      	ldr	r3, [r3, #0]
    db82:	7f5b      	ldrb	r3, [r3, #29]
    db84:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    db88:	f240 631c 	movw	r3, #1564	; 0x61c
    db8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db90:	681b      	ldr	r3, [r3, #0]
    db92:	461a      	mov	r2, r3
    db94:	f240 631c 	movw	r3, #1564	; 0x61c
    db98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db9c:	681b      	ldr	r3, [r3, #0]
    db9e:	7f9b      	ldrb	r3, [r3, #30]
    dba0:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    dba4:	f240 631c 	movw	r3, #1564	; 0x61c
    dba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbac:	681b      	ldr	r3, [r3, #0]
    dbae:	461a      	mov	r2, r3
    dbb0:	f240 631c 	movw	r3, #1564	; 0x61c
    dbb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb8:	681b      	ldr	r3, [r3, #0]
    dbba:	7fdb      	ldrb	r3, [r3, #31]
    dbbc:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    dbc0:	f240 631c 	movw	r3, #1564	; 0x61c
    dbc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbc8:	681b      	ldr	r3, [r3, #0]
    dbca:	461a      	mov	r2, r3
    dbcc:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dbd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbd4:	781b      	ldrb	r3, [r3, #0]
    dbd6:	7713      	strb	r3, [r2, #28]
    dbd8:	f240 631c 	movw	r3, #1564	; 0x61c
    dbdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbe0:	681b      	ldr	r3, [r3, #0]
    dbe2:	461a      	mov	r2, r3
    dbe4:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dbe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbec:	785b      	ldrb	r3, [r3, #1]
    dbee:	7753      	strb	r3, [r2, #29]
    dbf0:	f240 631c 	movw	r3, #1564	; 0x61c
    dbf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbf8:	681b      	ldr	r3, [r3, #0]
    dbfa:	461a      	mov	r2, r3
    dbfc:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dc00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc04:	789b      	ldrb	r3, [r3, #2]
    dc06:	7793      	strb	r3, [r2, #30]
    dc08:	f240 631c 	movw	r3, #1564	; 0x61c
    dc0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc10:	681b      	ldr	r3, [r3, #0]
    dc12:	461a      	mov	r2, r3
    dc14:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dc18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1c:	78db      	ldrb	r3, [r3, #3]
    dc1e:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    dc20:	f240 631c 	movw	r3, #1564	; 0x61c
    dc24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc28:	681b      	ldr	r3, [r3, #0]
    dc2a:	f04f 0200 	mov.w	r2, #0
    dc2e:	f042 0208 	orr.w	r2, r2, #8
    dc32:	731a      	strb	r2, [r3, #12]
    dc34:	f04f 0200 	mov.w	r2, #0
    dc38:	f042 0206 	orr.w	r2, r2, #6
    dc3c:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    dc3e:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    dc42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc46:	f04f 022a 	mov.w	r2, #42	; 0x2a
    dc4a:	801a      	strh	r2, [r3, #0]
			}

			break;
    dc4c:	e03f      	b.n	dcce <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dc4e:	f240 631c 	movw	r3, #1564	; 0x61c
    dc52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc56:	681b      	ldr	r3, [r3, #0]
    dc58:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dc5c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dc60:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc64:	ea43 0302 	orr.w	r3, r3, r2
    dc68:	b29a      	uxth	r2, r3
    dc6a:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc72:	881b      	ldrh	r3, [r3, #0]
    dc74:	429a      	cmp	r2, r3
    dc76:	d12c      	bne.n	dcd2 <uip_arp_arpin+0x2fe>
    dc78:	f240 631c 	movw	r3, #1564	; 0x61c
    dc7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc80:	681b      	ldr	r3, [r3, #0]
    dc82:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dc86:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dc8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc8e:	ea43 0302 	orr.w	r3, r3, r2
    dc92:	b29a      	uxth	r2, r3
    dc94:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dc98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc9c:	885b      	ldrh	r3, [r3, #2]
    dc9e:	429a      	cmp	r2, r3
    dca0:	d119      	bne.n	dcd6 <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dca2:	f240 631c 	movw	r3, #1564	; 0x61c
    dca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcaa:	681b      	ldr	r3, [r3, #0]
    dcac:	f103 021c 	add.w	r2, r3, #28
    dcb0:	f240 631c 	movw	r3, #1564	; 0x61c
    dcb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcb8:	681b      	ldr	r3, [r3, #0]
    dcba:	f103 0316 	add.w	r3, r3, #22
    dcbe:	4610      	mov	r0, r2
    dcc0:	4619      	mov	r1, r3
    dcc2:	f7ff fd3f 	bl	d744 <uip_arp_update>
			}

			break;
	}

	return;
    dcc6:	e007      	b.n	dcd8 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    dcc8:	bf00      	nop
    dcca:	e000      	b.n	dcce <uip_arp_arpin+0x2fa>
    dccc:	bf00      	nop
			}

			break;
	}

	return;
    dcce:	bf00      	nop
    dcd0:	e002      	b.n	dcd8 <uip_arp_arpin+0x304>
    dcd2:	bf00      	nop
    dcd4:	e000      	b.n	dcd8 <uip_arp_arpin+0x304>
    dcd6:	bf00      	nop
}
    dcd8:	bd80      	pop	{r7, pc}
    dcda:	bf00      	nop

0000dcdc <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    dcdc:	b580      	push	{r7, lr}
    dcde:	b082      	sub	sp, #8
    dce0:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    dce2:	f240 631c 	movw	r3, #1564	; 0x61c
    dce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcea:	681b      	ldr	r3, [r3, #0]
    dcec:	7f9a      	ldrb	r2, [r3, #30]
    dcee:	7fdb      	ldrb	r3, [r3, #31]
    dcf0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dcf4:	ea43 0302 	orr.w	r3, r3, r2
    dcf8:	b29a      	uxth	r2, r3
    dcfa:	f64b 132c 	movw	r3, #47404	; 0xb92c
    dcfe:	f2c0 0301 	movt	r3, #1
    dd02:	881b      	ldrh	r3, [r3, #0]
    dd04:	429a      	cmp	r2, r3
    dd06:	d123      	bne.n	dd50 <uip_arp_out+0x74>
    dd08:	f240 631c 	movw	r3, #1564	; 0x61c
    dd0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd10:	681b      	ldr	r3, [r3, #0]
    dd12:	f893 2020 	ldrb.w	r2, [r3, #32]
    dd16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    dd1a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dd1e:	ea43 0302 	orr.w	r3, r3, r2
    dd22:	b29a      	uxth	r2, r3
    dd24:	f64b 132c 	movw	r3, #47404	; 0xb92c
    dd28:	f2c0 0301 	movt	r3, #1
    dd2c:	885b      	ldrh	r3, [r3, #2]
    dd2e:	429a      	cmp	r2, r3
    dd30:	d10e      	bne.n	dd50 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    dd32:	f240 631c 	movw	r3, #1564	; 0x61c
    dd36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd3a:	681b      	ldr	r3, [r3, #0]
    dd3c:	4618      	mov	r0, r3
    dd3e:	f64b 1134 	movw	r1, #47412	; 0xb934
    dd42:	f2c0 0101 	movt	r1, #1
    dd46:	f04f 0206 	mov.w	r2, #6
    dd4a:	f006 ff31 	bl	14bb0 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    dd4e:	e1db      	b.n	e108 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    dd50:	f240 631c 	movw	r3, #1564	; 0x61c
    dd54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd58:	681b      	ldr	r3, [r3, #0]
    dd5a:	f103 031e 	add.w	r3, r3, #30
    dd5e:	881a      	ldrh	r2, [r3, #0]
    dd60:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd68:	881b      	ldrh	r3, [r3, #0]
    dd6a:	ea82 0303 	eor.w	r3, r2, r3
    dd6e:	b29a      	uxth	r2, r3
    dd70:	f64c 4340 	movw	r3, #52288	; 0xcc40
    dd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd78:	881b      	ldrh	r3, [r3, #0]
    dd7a:	ea02 0303 	and.w	r3, r2, r3
    dd7e:	b29b      	uxth	r3, r3
    dd80:	2b00      	cmp	r3, #0
    dd82:	d113      	bne.n	ddac <uip_arp_out+0xd0>
    dd84:	f240 631c 	movw	r3, #1564	; 0x61c
    dd88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd8c:	681b      	ldr	r3, [r3, #0]
    dd8e:	f103 0320 	add.w	r3, r3, #32
    dd92:	881a      	ldrh	r2, [r3, #0]
    dd94:	4b52      	ldr	r3, [pc, #328]	; (dee0 <uip_arp_out+0x204>)
    dd96:	881b      	ldrh	r3, [r3, #0]
    dd98:	ea82 0303 	eor.w	r3, r2, r3
    dd9c:	b29a      	uxth	r2, r3
    dd9e:	4b51      	ldr	r3, [pc, #324]	; (dee4 <uip_arp_out+0x208>)
    dda0:	881b      	ldrh	r3, [r3, #0]
    dda2:	ea02 0303 	and.w	r3, r2, r3
    dda6:	b29b      	uxth	r3, r3
    dda8:	2b00      	cmp	r3, #0
    ddaa:	d028      	beq.n	ddfe <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    ddac:	f64c 4304 	movw	r3, #52228	; 0xcc04
    ddb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddb4:	781a      	ldrb	r2, [r3, #0]
    ddb6:	f642 736c 	movw	r3, #12140	; 0x2f6c
    ddba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddbe:	701a      	strb	r2, [r3, #0]
    ddc0:	f64c 4304 	movw	r3, #52228	; 0xcc04
    ddc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddc8:	785a      	ldrb	r2, [r3, #1]
    ddca:	f642 736c 	movw	r3, #12140	; 0x2f6c
    ddce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddd2:	705a      	strb	r2, [r3, #1]
    ddd4:	f64c 4304 	movw	r3, #52228	; 0xcc04
    ddd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dddc:	789a      	ldrb	r2, [r3, #2]
    ddde:	f642 736c 	movw	r3, #12140	; 0x2f6c
    dde2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde6:	709a      	strb	r2, [r3, #2]
    dde8:	f64c 4304 	movw	r3, #52228	; 0xcc04
    ddec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddf0:	78da      	ldrb	r2, [r3, #3]
    ddf2:	f642 736c 	movw	r3, #12140	; 0x2f6c
    ddf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddfa:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    ddfc:	e02d      	b.n	de5a <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    ddfe:	f240 631c 	movw	r3, #1564	; 0x61c
    de02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de06:	681b      	ldr	r3, [r3, #0]
    de08:	7f9a      	ldrb	r2, [r3, #30]
    de0a:	f642 736c 	movw	r3, #12140	; 0x2f6c
    de0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de12:	701a      	strb	r2, [r3, #0]
    de14:	f240 631c 	movw	r3, #1564	; 0x61c
    de18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de1c:	681b      	ldr	r3, [r3, #0]
    de1e:	7fda      	ldrb	r2, [r3, #31]
    de20:	f642 736c 	movw	r3, #12140	; 0x2f6c
    de24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de28:	705a      	strb	r2, [r3, #1]
    de2a:	f240 631c 	movw	r3, #1564	; 0x61c
    de2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de32:	681b      	ldr	r3, [r3, #0]
    de34:	f893 2020 	ldrb.w	r2, [r3, #32]
    de38:	f642 736c 	movw	r3, #12140	; 0x2f6c
    de3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de40:	709a      	strb	r2, [r3, #2]
    de42:	f240 631c 	movw	r3, #1564	; 0x61c
    de46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de4a:	681b      	ldr	r3, [r3, #0]
    de4c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    de50:	f642 736c 	movw	r3, #12140	; 0x2f6c
    de54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de58:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    de5a:	f642 7370 	movw	r3, #12144	; 0x2f70
    de5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de62:	f04f 0200 	mov.w	r2, #0
    de66:	701a      	strb	r2, [r3, #0]
    de68:	e031      	b.n	dece <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    de6a:	f642 7370 	movw	r3, #12144	; 0x2f70
    de6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de72:	781b      	ldrb	r3, [r3, #0]
    de74:	461a      	mov	r2, r3
    de76:	4613      	mov	r3, r2
    de78:	ea4f 0343 	mov.w	r3, r3, lsl #1
    de7c:	4413      	add	r3, r2
    de7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    de82:	461a      	mov	r2, r3
    de84:	f642 730c 	movw	r3, #12044	; 0x2f0c
    de88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de8c:	4413      	add	r3, r2
    de8e:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    de90:	f642 736c 	movw	r3, #12140	; 0x2f6c
    de94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de98:	881a      	ldrh	r2, [r3, #0]
    de9a:	687b      	ldr	r3, [r7, #4]
    de9c:	881b      	ldrh	r3, [r3, #0]
    de9e:	429a      	cmp	r2, r3
    dea0:	d108      	bne.n	deb4 <uip_arp_out+0x1d8>
    dea2:	f642 736c 	movw	r3, #12140	; 0x2f6c
    dea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deaa:	885a      	ldrh	r2, [r3, #2]
    deac:	687b      	ldr	r3, [r7, #4]
    deae:	885b      	ldrh	r3, [r3, #2]
    deb0:	429a      	cmp	r2, r3
    deb2:	d019      	beq.n	dee8 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    deb4:	f642 7370 	movw	r3, #12144	; 0x2f70
    deb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debc:	781b      	ldrb	r3, [r3, #0]
    debe:	f103 0301 	add.w	r3, r3, #1
    dec2:	b2da      	uxtb	r2, r3
    dec4:	f642 7370 	movw	r3, #12144	; 0x2f70
    dec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    decc:	701a      	strb	r2, [r3, #0]
    dece:	f642 7370 	movw	r3, #12144	; 0x2f70
    ded2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ded6:	781b      	ldrb	r3, [r3, #0]
    ded8:	2b07      	cmp	r3, #7
    deda:	d9c6      	bls.n	de6a <uip_arp_out+0x18e>
    dedc:	e005      	b.n	deea <uip_arp_out+0x20e>
    dede:	bf00      	nop
    dee0:	2000cc46 	.word	0x2000cc46
    dee4:	2000cc42 	.word	0x2000cc42
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    dee8:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    deea:	f642 7370 	movw	r3, #12144	; 0x2f70
    deee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    def2:	781b      	ldrb	r3, [r3, #0]
    def4:	2b08      	cmp	r3, #8
    def6:	f040 80f8 	bne.w	e0ea <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    defa:	f240 631c 	movw	r3, #1564	; 0x61c
    defe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df02:	681b      	ldr	r3, [r3, #0]
    df04:	4618      	mov	r0, r3
    df06:	f04f 01ff 	mov.w	r1, #255	; 0xff
    df0a:	f04f 0206 	mov.w	r2, #6
    df0e:	f006 ff17 	bl	14d40 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    df12:	f240 631c 	movw	r3, #1564	; 0x61c
    df16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df1a:	681b      	ldr	r3, [r3, #0]
    df1c:	f103 0320 	add.w	r3, r3, #32
    df20:	4618      	mov	r0, r3
    df22:	f04f 0100 	mov.w	r1, #0
    df26:	f04f 0206 	mov.w	r2, #6
    df2a:	f006 ff09 	bl	14d40 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    df2e:	f240 631c 	movw	r3, #1564	; 0x61c
    df32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df36:	681b      	ldr	r3, [r3, #0]
    df38:	f103 0306 	add.w	r3, r3, #6
    df3c:	4618      	mov	r0, r3
    df3e:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    df42:	f2c2 0100 	movt	r1, #8192	; 0x2000
    df46:	f04f 0206 	mov.w	r2, #6
    df4a:	f006 fe31 	bl	14bb0 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    df4e:	f240 631c 	movw	r3, #1564	; 0x61c
    df52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df56:	681b      	ldr	r3, [r3, #0]
    df58:	f103 0316 	add.w	r3, r3, #22
    df5c:	4618      	mov	r0, r3
    df5e:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    df62:	f2c2 0100 	movt	r1, #8192	; 0x2000
    df66:	f04f 0206 	mov.w	r2, #6
    df6a:	f006 fe21 	bl	14bb0 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    df6e:	f240 631c 	movw	r3, #1564	; 0x61c
    df72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df76:	681b      	ldr	r3, [r3, #0]
    df78:	461a      	mov	r2, r3
    df7a:	f642 736c 	movw	r3, #12140	; 0x2f6c
    df7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df82:	781b      	ldrb	r3, [r3, #0]
    df84:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    df88:	f240 631c 	movw	r3, #1564	; 0x61c
    df8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df90:	681b      	ldr	r3, [r3, #0]
    df92:	461a      	mov	r2, r3
    df94:	f642 736c 	movw	r3, #12140	; 0x2f6c
    df98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df9c:	785b      	ldrb	r3, [r3, #1]
    df9e:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    dfa2:	f240 631c 	movw	r3, #1564	; 0x61c
    dfa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfaa:	681b      	ldr	r3, [r3, #0]
    dfac:	461a      	mov	r2, r3
    dfae:	f642 736c 	movw	r3, #12140	; 0x2f6c
    dfb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb6:	789b      	ldrb	r3, [r3, #2]
    dfb8:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    dfbc:	f240 631c 	movw	r3, #1564	; 0x61c
    dfc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfc4:	681b      	ldr	r3, [r3, #0]
    dfc6:	461a      	mov	r2, r3
    dfc8:	f642 736c 	movw	r3, #12140	; 0x2f6c
    dfcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd0:	78db      	ldrb	r3, [r3, #3]
    dfd2:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    dfd6:	f240 631c 	movw	r3, #1564	; 0x61c
    dfda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfde:	681b      	ldr	r3, [r3, #0]
    dfe0:	461a      	mov	r2, r3
    dfe2:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dfe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfea:	781b      	ldrb	r3, [r3, #0]
    dfec:	7713      	strb	r3, [r2, #28]
    dfee:	f240 631c 	movw	r3, #1564	; 0x61c
    dff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff6:	681b      	ldr	r3, [r3, #0]
    dff8:	461a      	mov	r2, r3
    dffa:	f64c 4344 	movw	r3, #52292	; 0xcc44
    dffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e002:	785b      	ldrb	r3, [r3, #1]
    e004:	7753      	strb	r3, [r2, #29]
    e006:	f240 631c 	movw	r3, #1564	; 0x61c
    e00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e00e:	681b      	ldr	r3, [r3, #0]
    e010:	461a      	mov	r2, r3
    e012:	f64c 4344 	movw	r3, #52292	; 0xcc44
    e016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e01a:	789b      	ldrb	r3, [r3, #2]
    e01c:	7793      	strb	r3, [r2, #30]
    e01e:	f240 631c 	movw	r3, #1564	; 0x61c
    e022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e026:	681b      	ldr	r3, [r3, #0]
    e028:	461a      	mov	r2, r3
    e02a:	f64c 4344 	movw	r3, #52292	; 0xcc44
    e02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e032:	78db      	ldrb	r3, [r3, #3]
    e034:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e036:	f240 631c 	movw	r3, #1564	; 0x61c
    e03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e03e:	681b      	ldr	r3, [r3, #0]
    e040:	f04f 0200 	mov.w	r2, #0
    e044:	751a      	strb	r2, [r3, #20]
    e046:	f04f 0200 	mov.w	r2, #0
    e04a:	f042 0201 	orr.w	r2, r2, #1
    e04e:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e050:	f240 631c 	movw	r3, #1564	; 0x61c
    e054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e058:	681b      	ldr	r3, [r3, #0]
    e05a:	f04f 0200 	mov.w	r2, #0
    e05e:	739a      	strb	r2, [r3, #14]
    e060:	f04f 0200 	mov.w	r2, #0
    e064:	f042 0201 	orr.w	r2, r2, #1
    e068:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e06a:	f240 631c 	movw	r3, #1564	; 0x61c
    e06e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e072:	681b      	ldr	r3, [r3, #0]
    e074:	f04f 0200 	mov.w	r2, #0
    e078:	f042 0208 	orr.w	r2, r2, #8
    e07c:	741a      	strb	r2, [r3, #16]
    e07e:	f04f 0200 	mov.w	r2, #0
    e082:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e084:	f240 631c 	movw	r3, #1564	; 0x61c
    e088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e08c:	681b      	ldr	r3, [r3, #0]
    e08e:	f04f 0206 	mov.w	r2, #6
    e092:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e094:	f240 631c 	movw	r3, #1564	; 0x61c
    e098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e09c:	681b      	ldr	r3, [r3, #0]
    e09e:	f04f 0204 	mov.w	r2, #4
    e0a2:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e0a4:	f240 631c 	movw	r3, #1564	; 0x61c
    e0a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ac:	681b      	ldr	r3, [r3, #0]
    e0ae:	f04f 0200 	mov.w	r2, #0
    e0b2:	f042 0208 	orr.w	r2, r2, #8
    e0b6:	731a      	strb	r2, [r3, #12]
    e0b8:	f04f 0200 	mov.w	r2, #0
    e0bc:	f042 0206 	orr.w	r2, r2, #6
    e0c0:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e0c2:	f240 631c 	movw	r3, #1564	; 0x61c
    e0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ca:	681b      	ldr	r3, [r3, #0]
    e0cc:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e0d0:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    e0d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0d8:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e0da:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    e0de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0e2:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e0e6:	801a      	strh	r2, [r3, #0]
			return;
    e0e8:	e038      	b.n	e15c <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e0ea:	f240 631c 	movw	r3, #1564	; 0x61c
    e0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f2:	681b      	ldr	r3, [r3, #0]
    e0f4:	461a      	mov	r2, r3
    e0f6:	687b      	ldr	r3, [r7, #4]
    e0f8:	f103 0304 	add.w	r3, r3, #4
    e0fc:	4610      	mov	r0, r2
    e0fe:	4619      	mov	r1, r3
    e100:	f04f 0206 	mov.w	r2, #6
    e104:	f006 fd54 	bl	14bb0 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e108:	f240 631c 	movw	r3, #1564	; 0x61c
    e10c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e110:	681b      	ldr	r3, [r3, #0]
    e112:	f103 0306 	add.w	r3, r3, #6
    e116:	4618      	mov	r0, r3
    e118:	f642 61f4 	movw	r1, #12020	; 0x2ef4
    e11c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e120:	f04f 0206 	mov.w	r2, #6
    e124:	f006 fd44 	bl	14bb0 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e128:	f240 631c 	movw	r3, #1564	; 0x61c
    e12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e130:	681b      	ldr	r3, [r3, #0]
    e132:	f04f 0200 	mov.w	r2, #0
    e136:	f042 0208 	orr.w	r2, r2, #8
    e13a:	731a      	strb	r2, [r3, #12]
    e13c:	f04f 0200 	mov.w	r2, #0
    e140:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e142:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    e146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e14a:	881b      	ldrh	r3, [r3, #0]
    e14c:	f103 030e 	add.w	r3, r3, #14
    e150:	b29a      	uxth	r2, r3
    e152:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    e156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e15a:	801a      	strh	r2, [r3, #0]
}
    e15c:	f107 0708 	add.w	r7, r7, #8
    e160:	46bd      	mov	sp, r7
    e162:	bd80      	pop	{r7, pc}

0000e164 <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e164:	b480      	push	{r7}
    e166:	b085      	sub	sp, #20
    e168:	af00      	add	r7, sp, #0
    e16a:	6078      	str	r0, [r7, #4]
    e16c:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e16e:	f04f 0300 	mov.w	r3, #0
    e172:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e174:	7bfa      	ldrb	r2, [r7, #15]
    e176:	683b      	ldr	r3, [r7, #0]
    e178:	4413      	add	r3, r2
    e17a:	781b      	ldrb	r3, [r3, #0]
    e17c:	2b00      	cmp	r3, #0
    e17e:	d00b      	beq.n	e198 <httpd_fs_strcmp+0x34>
    e180:	7bfa      	ldrb	r2, [r7, #15]
    e182:	687b      	ldr	r3, [r7, #4]
    e184:	4413      	add	r3, r2
    e186:	781b      	ldrb	r3, [r3, #0]
    e188:	2b0d      	cmp	r3, #13
    e18a:	d005      	beq.n	e198 <httpd_fs_strcmp+0x34>
    e18c:	7bfa      	ldrb	r2, [r7, #15]
    e18e:	687b      	ldr	r3, [r7, #4]
    e190:	4413      	add	r3, r2
    e192:	781b      	ldrb	r3, [r3, #0]
    e194:	2b0a      	cmp	r3, #10
    e196:	d102      	bne.n	e19e <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e198:	f04f 0300 	mov.w	r3, #0
    e19c:	e011      	b.n	e1c2 <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e19e:	7bfa      	ldrb	r2, [r7, #15]
    e1a0:	687b      	ldr	r3, [r7, #4]
    e1a2:	4413      	add	r3, r2
    e1a4:	781a      	ldrb	r2, [r3, #0]
    e1a6:	7bf9      	ldrb	r1, [r7, #15]
    e1a8:	683b      	ldr	r3, [r7, #0]
    e1aa:	440b      	add	r3, r1
    e1ac:	781b      	ldrb	r3, [r3, #0]
    e1ae:	429a      	cmp	r2, r3
    e1b0:	d002      	beq.n	e1b8 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e1b2:	f04f 0301 	mov.w	r3, #1
    e1b6:	e004      	b.n	e1c2 <httpd_fs_strcmp+0x5e>
	}

	++i;
    e1b8:	7bfb      	ldrb	r3, [r7, #15]
    e1ba:	f103 0301 	add.w	r3, r3, #1
    e1be:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e1c0:	e7d8      	b.n	e174 <httpd_fs_strcmp+0x10>
}
    e1c2:	4618      	mov	r0, r3
    e1c4:	f107 0714 	add.w	r7, r7, #20
    e1c8:	46bd      	mov	sp, r7
    e1ca:	bc80      	pop	{r7}
    e1cc:	4770      	bx	lr
    e1ce:	bf00      	nop

0000e1d0 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e1d0:	b580      	push	{r7, lr}
    e1d2:	b084      	sub	sp, #16
    e1d4:	af00      	add	r7, sp, #0
    e1d6:	6078      	str	r0, [r7, #4]
    e1d8:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e1da:	f04f 0300 	mov.w	r3, #0
    e1de:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e1e0:	f247 13c0 	movw	r3, #29120	; 0x71c0
    e1e4:	f2c0 0302 	movt	r3, #2
    e1e8:	60fb      	str	r3, [r7, #12]
    e1ea:	e02a      	b.n	e242 <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e1ec:	68fb      	ldr	r3, [r7, #12]
    e1ee:	685b      	ldr	r3, [r3, #4]
    e1f0:	6878      	ldr	r0, [r7, #4]
    e1f2:	4619      	mov	r1, r3
    e1f4:	f7ff ffb6 	bl	e164 <httpd_fs_strcmp>
    e1f8:	4603      	mov	r3, r0
    e1fa:	2b00      	cmp	r3, #0
    e1fc:	d11a      	bne.n	e234 <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e1fe:	68fb      	ldr	r3, [r7, #12]
    e200:	689a      	ldr	r2, [r3, #8]
    e202:	683b      	ldr	r3, [r7, #0]
    e204:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e206:	68fb      	ldr	r3, [r7, #12]
    e208:	68da      	ldr	r2, [r3, #12]
    e20a:	683b      	ldr	r3, [r7, #0]
    e20c:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e20e:	897a      	ldrh	r2, [r7, #10]
    e210:	f642 7374 	movw	r3, #12148	; 0x2f74
    e214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e218:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e21c:	f103 0301 	add.w	r3, r3, #1
    e220:	b299      	uxth	r1, r3
    e222:	f642 7374 	movw	r3, #12148	; 0x2f74
    e226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e22a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e22e:	f04f 0301 	mov.w	r3, #1
    e232:	e00b      	b.n	e24c <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e234:	897b      	ldrh	r3, [r7, #10]
    e236:	f103 0301 	add.w	r3, r3, #1
    e23a:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e23c:	68fb      	ldr	r3, [r7, #12]
    e23e:	681b      	ldr	r3, [r3, #0]
    e240:	60fb      	str	r3, [r7, #12]
    e242:	68fb      	ldr	r3, [r7, #12]
    e244:	2b00      	cmp	r3, #0
    e246:	d1d1      	bne.n	e1ec <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e248:	f04f 0300 	mov.w	r3, #0
}
    e24c:	4618      	mov	r0, r3
    e24e:	f107 0710 	add.w	r7, r7, #16
    e252:	46bd      	mov	sp, r7
    e254:	bd80      	pop	{r7, pc}
    e256:	bf00      	nop

0000e258 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e258:	b480      	push	{r7}
    e25a:	b083      	sub	sp, #12
    e25c:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e25e:	f04f 0300 	mov.w	r3, #0
    e262:	80fb      	strh	r3, [r7, #6]
    e264:	e00c      	b.n	e280 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e266:	88fa      	ldrh	r2, [r7, #6]
    e268:	f642 7374 	movw	r3, #12148	; 0x2f74
    e26c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e270:	f04f 0100 	mov.w	r1, #0
    e274:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e278:	88fb      	ldrh	r3, [r7, #6]
    e27a:	f103 0301 	add.w	r3, r3, #1
    e27e:	80fb      	strh	r3, [r7, #6]
    e280:	88fb      	ldrh	r3, [r7, #6]
    e282:	2b12      	cmp	r3, #18
    e284:	d9ef      	bls.n	e266 <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e286:	f107 070c 	add.w	r7, r7, #12
    e28a:	46bd      	mov	sp, r7
    e28c:	bc80      	pop	{r7}
    e28e:	4770      	bx	lr

0000e290 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e290:	b580      	push	{r7, lr}
    e292:	b084      	sub	sp, #16
    e294:	af00      	add	r7, sp, #0
    e296:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e298:	f04f 0300 	mov.w	r3, #0
    e29c:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e29e:	f247 13c0 	movw	r3, #29120	; 0x71c0
    e2a2:	f2c0 0302 	movt	r3, #2
    e2a6:	60bb      	str	r3, [r7, #8]
    e2a8:	e017      	b.n	e2da <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e2aa:	68bb      	ldr	r3, [r7, #8]
    e2ac:	685b      	ldr	r3, [r3, #4]
    e2ae:	6878      	ldr	r0, [r7, #4]
    e2b0:	4619      	mov	r1, r3
    e2b2:	f7ff ff57 	bl	e164 <httpd_fs_strcmp>
    e2b6:	4603      	mov	r3, r0
    e2b8:	2b00      	cmp	r3, #0
    e2ba:	d107      	bne.n	e2cc <httpd_fs_count+0x3c>
		{
			return count[i];
    e2bc:	89fa      	ldrh	r2, [r7, #14]
    e2be:	f642 7374 	movw	r3, #12148	; 0x2f74
    e2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e2ca:	e00b      	b.n	e2e4 <httpd_fs_count+0x54>
		}

		++i;
    e2cc:	89fb      	ldrh	r3, [r7, #14]
    e2ce:	f103 0301 	add.w	r3, r3, #1
    e2d2:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e2d4:	68bb      	ldr	r3, [r7, #8]
    e2d6:	681b      	ldr	r3, [r3, #0]
    e2d8:	60bb      	str	r3, [r7, #8]
    e2da:	68bb      	ldr	r3, [r7, #8]
    e2dc:	2b00      	cmp	r3, #0
    e2de:	d1e4      	bne.n	e2aa <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e2e0:	f04f 0300 	mov.w	r3, #0
}
    e2e4:	4618      	mov	r0, r3
    e2e6:	f107 0710 	add.w	r7, r7, #16
    e2ea:	46bd      	mov	sp, r7
    e2ec:	bd80      	pop	{r7, pc}
    e2ee:	bf00      	nop

0000e2f0 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e2f0:	b580      	push	{r7, lr}
    e2f2:	b084      	sub	sp, #16
    e2f4:	af00      	add	r7, sp, #0
    e2f6:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e2f8:	687b      	ldr	r3, [r7, #4]
    e2fa:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e2fc:	68fb      	ldr	r3, [r7, #12]
    e2fe:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e302:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e306:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e30a:	681b      	ldr	r3, [r3, #0]
    e30c:	8a5b      	ldrh	r3, [r3, #18]
    e30e:	429a      	cmp	r2, r3
    e310:	dd0a      	ble.n	e328 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e312:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e31a:	681b      	ldr	r3, [r3, #0]
    e31c:	8a5b      	ldrh	r3, [r3, #18]
    e31e:	461a      	mov	r2, r3
    e320:	68fb      	ldr	r3, [r7, #12]
    e322:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e326:	e005      	b.n	e334 <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e328:	68fb      	ldr	r3, [r7, #12]
    e32a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e32e:	68fb      	ldr	r3, [r7, #12]
    e330:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e334:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    e338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e33c:	6819      	ldr	r1, [r3, #0]
    e33e:	68fb      	ldr	r3, [r7, #12]
    e340:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e344:	68fb      	ldr	r3, [r7, #12]
    e346:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e34a:	4608      	mov	r0, r1
    e34c:	4611      	mov	r1, r2
    e34e:	461a      	mov	r2, r3
    e350:	f006 fc2e 	bl	14bb0 <memcpy>

	return s->len;
    e354:	68fb      	ldr	r3, [r7, #12]
    e356:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e35a:	b29b      	uxth	r3, r3
}
    e35c:	4618      	mov	r0, r3
    e35e:	f107 0710 	add.w	r7, r7, #16
    e362:	46bd      	mov	sp, r7
    e364:	bd80      	pop	{r7, pc}
    e366:	bf00      	nop

0000e368 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e368:	b580      	push	{r7, lr}
    e36a:	b084      	sub	sp, #16
    e36c:	af00      	add	r7, sp, #0
    e36e:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e370:	f04f 0301 	mov.w	r3, #1
    e374:	73fb      	strb	r3, [r7, #15]
    e376:	687b      	ldr	r3, [r7, #4]
    e378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e37a:	2b00      	cmp	r3, #0
    e37c:	d002      	beq.n	e384 <send_file+0x1c>
    e37e:	2b67      	cmp	r3, #103	; 0x67
    e380:	d004      	beq.n	e38c <send_file+0x24>
    e382:	e02e      	b.n	e3e2 <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e384:	687b      	ldr	r3, [r7, #4]
    e386:	f04f 0267 	mov.w	r2, #103	; 0x67
    e38a:	851a      	strh	r2, [r3, #40]	; 0x28
    e38c:	687b      	ldr	r3, [r7, #4]
    e38e:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e392:	4618      	mov	r0, r3
    e394:	f24e 21f1 	movw	r1, #58097	; 0xe2f1
    e398:	f2c0 0100 	movt	r1, #0
    e39c:	687a      	ldr	r2, [r7, #4]
    e39e:	f7fc fa2d 	bl	a7fc <psock_generator_send>
    e3a2:	4603      	mov	r3, r0
    e3a4:	2b00      	cmp	r3, #0
    e3a6:	d102      	bne.n	e3ae <send_file+0x46>
    e3a8:	f04f 0300 	mov.w	r3, #0
    e3ac:	e022      	b.n	e3f4 <send_file+0x8c>
		s->file.len -= s->len;
    e3ae:	687b      	ldr	r3, [r7, #4]
    e3b0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e3b4:	687b      	ldr	r3, [r7, #4]
    e3b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e3ba:	ebc3 0202 	rsb	r2, r3, r2
    e3be:	687b      	ldr	r3, [r7, #4]
    e3c0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e3c4:	687b      	ldr	r3, [r7, #4]
    e3c6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e3ca:	687b      	ldr	r3, [r7, #4]
    e3cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e3d0:	441a      	add	r2, r3
    e3d2:	687b      	ldr	r3, [r7, #4]
    e3d4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e3d8:	687b      	ldr	r3, [r7, #4]
    e3da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e3de:	2b00      	cmp	r3, #0
    e3e0:	dcd0      	bgt.n	e384 <send_file+0x1c>

	PSOCK_END( &s->sout );
    e3e2:	f04f 0300 	mov.w	r3, #0
    e3e6:	73fb      	strb	r3, [r7, #15]
    e3e8:	687b      	ldr	r3, [r7, #4]
    e3ea:	f04f 0200 	mov.w	r2, #0
    e3ee:	851a      	strh	r2, [r3, #40]	; 0x28
    e3f0:	f04f 0302 	mov.w	r3, #2
}
    e3f4:	4618      	mov	r0, r3
    e3f6:	f107 0710 	add.w	r7, r7, #16
    e3fa:	46bd      	mov	sp, r7
    e3fc:	bd80      	pop	{r7, pc}
    e3fe:	bf00      	nop

0000e400 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e400:	b580      	push	{r7, lr}
    e402:	b084      	sub	sp, #16
    e404:	af00      	add	r7, sp, #0
    e406:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e408:	f04f 0301 	mov.w	r3, #1
    e40c:	73fb      	strb	r3, [r7, #15]
    e40e:	687b      	ldr	r3, [r7, #4]
    e410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e412:	2b00      	cmp	r3, #0
    e414:	d002      	beq.n	e41c <send_part_of_file+0x1c>
    e416:	2b75      	cmp	r3, #117	; 0x75
    e418:	d004      	beq.n	e424 <send_part_of_file+0x24>
    e41a:	e017      	b.n	e44c <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e41c:	687b      	ldr	r3, [r7, #4]
    e41e:	f04f 0275 	mov.w	r2, #117	; 0x75
    e422:	851a      	strh	r2, [r3, #40]	; 0x28
    e424:	687b      	ldr	r3, [r7, #4]
    e426:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e42a:	687b      	ldr	r3, [r7, #4]
    e42c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e430:	687b      	ldr	r3, [r7, #4]
    e432:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e436:	4608      	mov	r0, r1
    e438:	4611      	mov	r1, r2
    e43a:	461a      	mov	r2, r3
    e43c:	f7fc f994 	bl	a768 <psock_send>
    e440:	4603      	mov	r3, r0
    e442:	2b00      	cmp	r3, #0
    e444:	d102      	bne.n	e44c <send_part_of_file+0x4c>
    e446:	f04f 0300 	mov.w	r3, #0
    e44a:	e008      	b.n	e45e <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e44c:	f04f 0300 	mov.w	r3, #0
    e450:	73fb      	strb	r3, [r7, #15]
    e452:	687b      	ldr	r3, [r7, #4]
    e454:	f04f 0200 	mov.w	r2, #0
    e458:	851a      	strh	r2, [r3, #40]	; 0x28
    e45a:	f04f 0302 	mov.w	r3, #2
}
    e45e:	4618      	mov	r0, r3
    e460:	f107 0710 	add.w	r7, r7, #16
    e464:	46bd      	mov	sp, r7
    e466:	bd80      	pop	{r7, pc}

0000e468 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e468:	b580      	push	{r7, lr}
    e46a:	b084      	sub	sp, #16
    e46c:	af00      	add	r7, sp, #0
    e46e:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e470:	687b      	ldr	r3, [r7, #4]
    e472:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e476:	4618      	mov	r0, r3
    e478:	f04f 010a 	mov.w	r1, #10
    e47c:	f006 fd82 	bl	14f84 <strchr>
    e480:	4603      	mov	r3, r0
    e482:	f103 0301 	add.w	r3, r3, #1
    e486:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e488:	687b      	ldr	r3, [r7, #4]
    e48a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e48e:	68fb      	ldr	r3, [r7, #12]
    e490:	b299      	uxth	r1, r3
    e492:	687b      	ldr	r3, [r7, #4]
    e494:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e498:	b29b      	uxth	r3, r3
    e49a:	ebc3 0301 	rsb	r3, r3, r1
    e49e:	b29b      	uxth	r3, r3
    e4a0:	ebc3 0202 	rsb	r2, r3, r2
    e4a4:	687b      	ldr	r3, [r7, #4]
    e4a6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e4aa:	687b      	ldr	r3, [r7, #4]
    e4ac:	68fa      	ldr	r2, [r7, #12]
    e4ae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e4b2:	f107 0710 	add.w	r7, r7, #16
    e4b6:	46bd      	mov	sp, r7
    e4b8:	bd80      	pop	{r7, pc}
    e4ba:	bf00      	nop

0000e4bc <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e4bc:	b580      	push	{r7, lr}
    e4be:	b084      	sub	sp, #16
    e4c0:	af00      	add	r7, sp, #0
    e4c2:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e4c4:	f04f 0301 	mov.w	r3, #1
    e4c8:	73fb      	strb	r3, [r7, #15]
    e4ca:	687b      	ldr	r3, [r7, #4]
    e4cc:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e4d0:	2b94      	cmp	r3, #148	; 0x94
    e4d2:	d042      	beq.n	e55a <handle_script+0x9e>
    e4d4:	2b94      	cmp	r3, #148	; 0x94
    e4d6:	dc03      	bgt.n	e4e0 <handle_script+0x24>
    e4d8:	2b00      	cmp	r3, #0
    e4da:	f000 80f3 	beq.w	e6c4 <handle_script+0x208>
    e4de:	e0f8      	b.n	e6d2 <handle_script+0x216>
    e4e0:	2b98      	cmp	r3, #152	; 0x98
    e4e2:	d048      	beq.n	e576 <handle_script+0xba>
    e4e4:	2bc1      	cmp	r3, #193	; 0xc1
    e4e6:	f000 80ce 	beq.w	e686 <handle_script+0x1ca>
    e4ea:	e0f2      	b.n	e6d2 <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e4ec:	687b      	ldr	r3, [r7, #4]
    e4ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e4f2:	781b      	ldrb	r3, [r3, #0]
    e4f4:	2b25      	cmp	r3, #37	; 0x25
    e4f6:	d161      	bne.n	e5bc <handle_script+0x100>
    e4f8:	687b      	ldr	r3, [r7, #4]
    e4fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e4fe:	f103 0301 	add.w	r3, r3, #1
    e502:	781b      	ldrb	r3, [r3, #0]
    e504:	2b21      	cmp	r3, #33	; 0x21
    e506:	d159      	bne.n	e5bc <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e508:	687b      	ldr	r3, [r7, #4]
    e50a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e50e:	f103 0203 	add.w	r2, r3, #3
    e512:	687b      	ldr	r3, [r7, #4]
    e514:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e518:	687b      	ldr	r3, [r7, #4]
    e51a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e51e:	f1a3 0203 	sub.w	r2, r3, #3
    e522:	687b      	ldr	r3, [r7, #4]
    e524:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e528:	687b      	ldr	r3, [r7, #4]
    e52a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e52e:	f103 33ff 	add.w	r3, r3, #4294967295
    e532:	781b      	ldrb	r3, [r3, #0]
    e534:	2b3a      	cmp	r3, #58	; 0x3a
    e536:	d119      	bne.n	e56c <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e538:	687b      	ldr	r3, [r7, #4]
    e53a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e53e:	f103 0201 	add.w	r2, r3, #1
    e542:	687b      	ldr	r3, [r7, #4]
    e544:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e548:	4610      	mov	r0, r2
    e54a:	4619      	mov	r1, r3
    e54c:	f7ff fe40 	bl	e1d0 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e550:	687b      	ldr	r3, [r7, #4]
    e552:	f04f 0294 	mov.w	r2, #148	; 0x94
    e556:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e55a:	6878      	ldr	r0, [r7, #4]
    e55c:	f7ff ff04 	bl	e368 <send_file>
    e560:	4603      	mov	r3, r0
    e562:	2b00      	cmp	r3, #0
    e564:	d11a      	bne.n	e59c <handle_script+0xe0>
    e566:	f04f 0300 	mov.w	r3, #0
    e56a:	e0bc      	b.n	e6e6 <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e56c:	687b      	ldr	r3, [r7, #4]
    e56e:	f04f 0298 	mov.w	r2, #152	; 0x98
    e572:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e576:	687b      	ldr	r3, [r7, #4]
    e578:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e57c:	4618      	mov	r0, r3
    e57e:	f7f2 ff61 	bl	1444 <httpd_cgi>
    e582:	4603      	mov	r3, r0
    e584:	687a      	ldr	r2, [r7, #4]
    e586:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e58a:	6878      	ldr	r0, [r7, #4]
    e58c:	4611      	mov	r1, r2
    e58e:	4798      	blx	r3
    e590:	4603      	mov	r3, r0
    e592:	2b00      	cmp	r3, #0
    e594:	d102      	bne.n	e59c <handle_script+0xe0>
    e596:	f04f 0300 	mov.w	r3, #0
    e59a:	e0a4      	b.n	e6e6 <handle_script+0x22a>
			}

			next_scriptstate( s );
    e59c:	6878      	ldr	r0, [r7, #4]
    e59e:	f7ff ff63 	bl	e468 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e5a2:	687b      	ldr	r3, [r7, #4]
    e5a4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e5a8:	687b      	ldr	r3, [r7, #4]
    e5aa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e5ae:	687b      	ldr	r3, [r7, #4]
    e5b0:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e5b4:	687b      	ldr	r3, [r7, #4]
    e5b6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e5ba:	e084      	b.n	e6c6 <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e5bc:	687b      	ldr	r3, [r7, #4]
    e5be:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e5c2:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e5c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5ca:	681b      	ldr	r3, [r3, #0]
    e5cc:	8a5b      	ldrh	r3, [r3, #18]
    e5ce:	429a      	cmp	r2, r3
    e5d0:	dd0a      	ble.n	e5e8 <handle_script+0x12c>
			{
				s->len = uip_mss();
    e5d2:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e5d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5da:	681b      	ldr	r3, [r3, #0]
    e5dc:	8a5b      	ldrh	r3, [r3, #18]
    e5de:	461a      	mov	r2, r3
    e5e0:	687b      	ldr	r3, [r7, #4]
    e5e2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e5e6:	e005      	b.n	e5f4 <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e5e8:	687b      	ldr	r3, [r7, #4]
    e5ea:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e5ee:	687b      	ldr	r3, [r7, #4]
    e5f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e5f4:	687b      	ldr	r3, [r7, #4]
    e5f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5fa:	781b      	ldrb	r3, [r3, #0]
    e5fc:	2b25      	cmp	r3, #37	; 0x25
    e5fe:	d10c      	bne.n	e61a <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e600:	687b      	ldr	r3, [r7, #4]
    e602:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e606:	f103 0301 	add.w	r3, r3, #1
    e60a:	4618      	mov	r0, r3
    e60c:	f04f 0125 	mov.w	r1, #37	; 0x25
    e610:	f006 fcb8 	bl	14f84 <strchr>
    e614:	4603      	mov	r3, r0
    e616:	60bb      	str	r3, [r7, #8]
    e618:	e009      	b.n	e62e <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e61a:	687b      	ldr	r3, [r7, #4]
    e61c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e620:	4618      	mov	r0, r3
    e622:	f04f 0125 	mov.w	r1, #37	; 0x25
    e626:	f006 fcad 	bl	14f84 <strchr>
    e62a:	4603      	mov	r3, r0
    e62c:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e62e:	68bb      	ldr	r3, [r7, #8]
    e630:	2b00      	cmp	r3, #0
    e632:	d023      	beq.n	e67c <handle_script+0x1c0>
    e634:	687b      	ldr	r3, [r7, #4]
    e636:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e63a:	68bb      	ldr	r3, [r7, #8]
    e63c:	429a      	cmp	r2, r3
    e63e:	d01d      	beq.n	e67c <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e640:	68ba      	ldr	r2, [r7, #8]
    e642:	687b      	ldr	r3, [r7, #4]
    e644:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e648:	ebc3 0202 	rsb	r2, r3, r2
    e64c:	687b      	ldr	r3, [r7, #4]
    e64e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    e652:	687b      	ldr	r3, [r7, #4]
    e654:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    e658:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e65c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e660:	681b      	ldr	r3, [r3, #0]
    e662:	8a5b      	ldrh	r3, [r3, #18]
    e664:	429a      	cmp	r2, r3
    e666:	db09      	blt.n	e67c <handle_script+0x1c0>
				{
					s->len = uip_mss();
    e668:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    e66c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e670:	681b      	ldr	r3, [r3, #0]
    e672:	8a5b      	ldrh	r3, [r3, #18]
    e674:	461a      	mov	r2, r3
    e676:	687b      	ldr	r3, [r7, #4]
    e678:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    e67c:	687b      	ldr	r3, [r7, #4]
    e67e:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    e682:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e686:	6878      	ldr	r0, [r7, #4]
    e688:	f7ff feba 	bl	e400 <send_part_of_file>
    e68c:	4603      	mov	r3, r0
    e68e:	2b00      	cmp	r3, #0
    e690:	d102      	bne.n	e698 <handle_script+0x1dc>
    e692:	f04f 0300 	mov.w	r3, #0
    e696:	e026      	b.n	e6e6 <handle_script+0x22a>
			s->file.data += s->len;
    e698:	687b      	ldr	r3, [r7, #4]
    e69a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e69e:	687b      	ldr	r3, [r7, #4]
    e6a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e6a4:	441a      	add	r2, r3
    e6a6:	687b      	ldr	r3, [r7, #4]
    e6a8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    e6ac:	687b      	ldr	r3, [r7, #4]
    e6ae:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e6b2:	687b      	ldr	r3, [r7, #4]
    e6b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e6b8:	ebc3 0202 	rsb	r2, r3, r2
    e6bc:	687b      	ldr	r3, [r7, #4]
    e6be:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    e6c2:	e000      	b.n	e6c6 <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    e6c4:	bf00      	nop
    e6c6:	687b      	ldr	r3, [r7, #4]
    e6c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e6cc:	2b00      	cmp	r3, #0
    e6ce:	f73f af0d 	bgt.w	e4ec <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    e6d2:	f04f 0300 	mov.w	r3, #0
    e6d6:	73fb      	strb	r3, [r7, #15]
    e6d8:	687b      	ldr	r3, [r7, #4]
    e6da:	f04f 0200 	mov.w	r2, #0
    e6de:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e6e2:	f04f 0302 	mov.w	r3, #2
}
    e6e6:	4618      	mov	r0, r3
    e6e8:	f107 0710 	add.w	r7, r7, #16
    e6ec:	46bd      	mov	sp, r7
    e6ee:	bd80      	pop	{r7, pc}

0000e6f0 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    e6f0:	b590      	push	{r4, r7, lr}
    e6f2:	b085      	sub	sp, #20
    e6f4:	af00      	add	r7, sp, #0
    e6f6:	6078      	str	r0, [r7, #4]
    e6f8:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    e6fa:	f04f 0301 	mov.w	r3, #1
    e6fe:	73fb      	strb	r3, [r7, #15]
    e700:	687b      	ldr	r3, [r7, #4]
    e702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e704:	2bde      	cmp	r3, #222	; 0xde
    e706:	f000 80a3 	beq.w	e850 <send_headers+0x160>
    e70a:	2bde      	cmp	r3, #222	; 0xde
    e70c:	dc0b      	bgt.n	e726 <send_headers+0x36>
    e70e:	2bd1      	cmp	r3, #209	; 0xd1
    e710:	d01d      	beq.n	e74e <send_headers+0x5e>
    e712:	2bd1      	cmp	r3, #209	; 0xd1
    e714:	dc02      	bgt.n	e71c <send_headers+0x2c>
    e716:	2b00      	cmp	r3, #0
    e718:	d015      	beq.n	e746 <send_headers+0x56>
    e71a:	e147      	b.n	e9ac <send_headers+0x2bc>
    e71c:	2bd6      	cmp	r3, #214	; 0xd6
    e71e:	d039      	beq.n	e794 <send_headers+0xa4>
    e720:	2bda      	cmp	r3, #218	; 0xda
    e722:	d06c      	beq.n	e7fe <send_headers+0x10e>
    e724:	e142      	b.n	e9ac <send_headers+0x2bc>
    e726:	2be6      	cmp	r3, #230	; 0xe6
    e728:	f000 80e3 	beq.w	e8f2 <send_headers+0x202>
    e72c:	2be6      	cmp	r3, #230	; 0xe6
    e72e:	dc03      	bgt.n	e738 <send_headers+0x48>
    e730:	2be2      	cmp	r3, #226	; 0xe2
    e732:	f000 80b6 	beq.w	e8a2 <send_headers+0x1b2>
    e736:	e139      	b.n	e9ac <send_headers+0x2bc>
    e738:	2bea      	cmp	r3, #234	; 0xea
    e73a:	f000 8102 	beq.w	e942 <send_headers+0x252>
    e73e:	2bee      	cmp	r3, #238	; 0xee
    e740:	f000 811b 	beq.w	e97a <send_headers+0x28a>
    e744:	e132      	b.n	e9ac <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    e746:	687b      	ldr	r3, [r7, #4]
    e748:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    e74c:	851a      	strh	r2, [r3, #40]	; 0x28
    e74e:	687b      	ldr	r3, [r7, #4]
    e750:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e754:	6838      	ldr	r0, [r7, #0]
    e756:	f006 fcd3 	bl	15100 <strlen>
    e75a:	4603      	mov	r3, r0
    e75c:	4620      	mov	r0, r4
    e75e:	6839      	ldr	r1, [r7, #0]
    e760:	461a      	mov	r2, r3
    e762:	f7fc f801 	bl	a768 <psock_send>
    e766:	4603      	mov	r3, r0
    e768:	2b00      	cmp	r3, #0
    e76a:	d102      	bne.n	e772 <send_headers+0x82>
    e76c:	f04f 0300 	mov.w	r3, #0
    e770:	e125      	b.n	e9be <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    e772:	687b      	ldr	r3, [r7, #4]
    e774:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e778:	4618      	mov	r0, r3
    e77a:	f04f 012e 	mov.w	r1, #46	; 0x2e
    e77e:	f006 fd7f 	bl	15280 <strrchr>
    e782:	4603      	mov	r3, r0
    e784:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    e786:	68bb      	ldr	r3, [r7, #8]
    e788:	2b00      	cmp	r3, #0
    e78a:	d11c      	bne.n	e7c6 <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    e78c:	687b      	ldr	r3, [r7, #4]
    e78e:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    e792:	851a      	strh	r2, [r3, #40]	; 0x28
    e794:	687b      	ldr	r3, [r7, #4]
    e796:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e79a:	f64b 3050 	movw	r0, #47952	; 0xbb50
    e79e:	f2c0 0001 	movt	r0, #1
    e7a2:	f006 fcad 	bl	15100 <strlen>
    e7a6:	4603      	mov	r3, r0
    e7a8:	4620      	mov	r0, r4
    e7aa:	f64b 3150 	movw	r1, #47952	; 0xbb50
    e7ae:	f2c0 0101 	movt	r1, #1
    e7b2:	461a      	mov	r2, r3
    e7b4:	f7fb ffd8 	bl	a768 <psock_send>
    e7b8:	4603      	mov	r3, r0
    e7ba:	2b00      	cmp	r3, #0
    e7bc:	f040 80f6 	bne.w	e9ac <send_headers+0x2bc>
    e7c0:	f04f 0300 	mov.w	r3, #0
    e7c4:	e0fb      	b.n	e9be <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e7c6:	f64b 307c 	movw	r0, #47996	; 0xbb7c
    e7ca:	f2c0 0001 	movt	r0, #1
    e7ce:	68b9      	ldr	r1, [r7, #8]
    e7d0:	f04f 0205 	mov.w	r2, #5
    e7d4:	f006 fcc4 	bl	15160 <strncmp>
    e7d8:	4603      	mov	r3, r0
    e7da:	2b00      	cmp	r3, #0
    e7dc:	d00b      	beq.n	e7f6 <send_headers+0x106>
    e7de:	f64b 3084 	movw	r0, #48004	; 0xbb84
    e7e2:	f2c0 0001 	movt	r0, #1
    e7e6:	68b9      	ldr	r1, [r7, #8]
    e7e8:	f04f 0206 	mov.w	r2, #6
    e7ec:	f006 fcb8 	bl	15160 <strncmp>
    e7f0:	4603      	mov	r3, r0
    e7f2:	2b00      	cmp	r3, #0
    e7f4:	d11c      	bne.n	e830 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    e7f6:	687b      	ldr	r3, [r7, #4]
    e7f8:	f04f 02da 	mov.w	r2, #218	; 0xda
    e7fc:	851a      	strh	r2, [r3, #40]	; 0x28
    e7fe:	687b      	ldr	r3, [r7, #4]
    e800:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e804:	f64b 20a4 	movw	r0, #47780	; 0xbaa4
    e808:	f2c0 0001 	movt	r0, #1
    e80c:	f006 fc78 	bl	15100 <strlen>
    e810:	4603      	mov	r3, r0
    e812:	4620      	mov	r0, r4
    e814:	f64b 21a4 	movw	r1, #47780	; 0xbaa4
    e818:	f2c0 0101 	movt	r1, #1
    e81c:	461a      	mov	r2, r3
    e81e:	f7fb ffa3 	bl	a768 <psock_send>
    e822:	4603      	mov	r3, r0
    e824:	2b00      	cmp	r3, #0
    e826:	f040 80c0 	bne.w	e9aa <send_headers+0x2ba>
    e82a:	f04f 0300 	mov.w	r3, #0
    e82e:	e0c6      	b.n	e9be <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    e830:	f64b 3094 	movw	r0, #48020	; 0xbb94
    e834:	f2c0 0001 	movt	r0, #1
    e838:	68b9      	ldr	r1, [r7, #8]
    e83a:	f04f 0204 	mov.w	r2, #4
    e83e:	f006 fc8f 	bl	15160 <strncmp>
    e842:	4603      	mov	r3, r0
    e844:	2b00      	cmp	r3, #0
    e846:	d11c      	bne.n	e882 <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    e848:	687b      	ldr	r3, [r7, #4]
    e84a:	f04f 02de 	mov.w	r2, #222	; 0xde
    e84e:	851a      	strh	r2, [r3, #40]	; 0x28
    e850:	687b      	ldr	r3, [r7, #4]
    e852:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e856:	f64b 20c0 	movw	r0, #47808	; 0xbac0
    e85a:	f2c0 0001 	movt	r0, #1
    e85e:	f006 fc4f 	bl	15100 <strlen>
    e862:	4603      	mov	r3, r0
    e864:	4620      	mov	r0, r4
    e866:	f64b 21c0 	movw	r1, #47808	; 0xbac0
    e86a:	f2c0 0101 	movt	r1, #1
    e86e:	461a      	mov	r2, r3
    e870:	f7fb ff7a 	bl	a768 <psock_send>
    e874:	4603      	mov	r3, r0
    e876:	2b00      	cmp	r3, #0
    e878:	f040 8098 	bne.w	e9ac <send_headers+0x2bc>
    e87c:	f04f 0300 	mov.w	r3, #0
    e880:	e09d      	b.n	e9be <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    e882:	f64b 309c 	movw	r0, #48028	; 0xbb9c
    e886:	f2c0 0001 	movt	r0, #1
    e88a:	68b9      	ldr	r1, [r7, #8]
    e88c:	f04f 0204 	mov.w	r2, #4
    e890:	f006 fc66 	bl	15160 <strncmp>
    e894:	4603      	mov	r3, r0
    e896:	2b00      	cmp	r3, #0
    e898:	d11b      	bne.n	e8d2 <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    e89a:	687b      	ldr	r3, [r7, #4]
    e89c:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    e8a0:	851a      	strh	r2, [r3, #40]	; 0x28
    e8a2:	687b      	ldr	r3, [r7, #4]
    e8a4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e8a8:	f64b 20f8 	movw	r0, #47864	; 0xbaf8
    e8ac:	f2c0 0001 	movt	r0, #1
    e8b0:	f006 fc26 	bl	15100 <strlen>
    e8b4:	4603      	mov	r3, r0
    e8b6:	4620      	mov	r0, r4
    e8b8:	f64b 21f8 	movw	r1, #47864	; 0xbaf8
    e8bc:	f2c0 0101 	movt	r1, #1
    e8c0:	461a      	mov	r2, r3
    e8c2:	f7fb ff51 	bl	a768 <psock_send>
    e8c6:	4603      	mov	r3, r0
    e8c8:	2b00      	cmp	r3, #0
    e8ca:	d16f      	bne.n	e9ac <send_headers+0x2bc>
    e8cc:	f04f 0300 	mov.w	r3, #0
    e8d0:	e075      	b.n	e9be <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    e8d2:	f64b 30a4 	movw	r0, #48036	; 0xbba4
    e8d6:	f2c0 0001 	movt	r0, #1
    e8da:	68b9      	ldr	r1, [r7, #8]
    e8dc:	f04f 0204 	mov.w	r2, #4
    e8e0:	f006 fc3e 	bl	15160 <strncmp>
    e8e4:	4603      	mov	r3, r0
    e8e6:	2b00      	cmp	r3, #0
    e8e8:	d11b      	bne.n	e922 <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    e8ea:	687b      	ldr	r3, [r7, #4]
    e8ec:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    e8f0:	851a      	strh	r2, [r3, #40]	; 0x28
    e8f2:	687b      	ldr	r3, [r7, #4]
    e8f4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e8f8:	f64b 3014 	movw	r0, #47892	; 0xbb14
    e8fc:	f2c0 0001 	movt	r0, #1
    e900:	f006 fbfe 	bl	15100 <strlen>
    e904:	4603      	mov	r3, r0
    e906:	4620      	mov	r0, r4
    e908:	f64b 3114 	movw	r1, #47892	; 0xbb14
    e90c:	f2c0 0101 	movt	r1, #1
    e910:	461a      	mov	r2, r3
    e912:	f7fb ff29 	bl	a768 <psock_send>
    e916:	4603      	mov	r3, r0
    e918:	2b00      	cmp	r3, #0
    e91a:	d147      	bne.n	e9ac <send_headers+0x2bc>
    e91c:	f04f 0300 	mov.w	r3, #0
    e920:	e04d      	b.n	e9be <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    e922:	f64b 30ac 	movw	r0, #48044	; 0xbbac
    e926:	f2c0 0001 	movt	r0, #1
    e92a:	68b9      	ldr	r1, [r7, #8]
    e92c:	f04f 0204 	mov.w	r2, #4
    e930:	f006 fc16 	bl	15160 <strncmp>
    e934:	4603      	mov	r3, r0
    e936:	2b00      	cmp	r3, #0
    e938:	d11b      	bne.n	e972 <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    e93a:	687b      	ldr	r3, [r7, #4]
    e93c:	f04f 02ea 	mov.w	r2, #234	; 0xea
    e940:	851a      	strh	r2, [r3, #40]	; 0x28
    e942:	687b      	ldr	r3, [r7, #4]
    e944:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e948:	f64b 3030 	movw	r0, #47920	; 0xbb30
    e94c:	f2c0 0001 	movt	r0, #1
    e950:	f006 fbd6 	bl	15100 <strlen>
    e954:	4603      	mov	r3, r0
    e956:	4620      	mov	r0, r4
    e958:	f64b 3130 	movw	r1, #47920	; 0xbb30
    e95c:	f2c0 0101 	movt	r1, #1
    e960:	461a      	mov	r2, r3
    e962:	f7fb ff01 	bl	a768 <psock_send>
    e966:	4603      	mov	r3, r0
    e968:	2b00      	cmp	r3, #0
    e96a:	d11f      	bne.n	e9ac <send_headers+0x2bc>
    e96c:	f04f 0300 	mov.w	r3, #0
    e970:	e025      	b.n	e9be <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    e972:	687b      	ldr	r3, [r7, #4]
    e974:	f04f 02ee 	mov.w	r2, #238	; 0xee
    e978:	851a      	strh	r2, [r3, #40]	; 0x28
    e97a:	687b      	ldr	r3, [r7, #4]
    e97c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e980:	f64b 2084 	movw	r0, #47748	; 0xba84
    e984:	f2c0 0001 	movt	r0, #1
    e988:	f006 fbba 	bl	15100 <strlen>
    e98c:	4603      	mov	r3, r0
    e98e:	4620      	mov	r0, r4
    e990:	f64b 2184 	movw	r1, #47748	; 0xba84
    e994:	f2c0 0101 	movt	r1, #1
    e998:	461a      	mov	r2, r3
    e99a:	f7fb fee5 	bl	a768 <psock_send>
    e99e:	4603      	mov	r3, r0
    e9a0:	2b00      	cmp	r3, #0
    e9a2:	d103      	bne.n	e9ac <send_headers+0x2bc>
    e9a4:	f04f 0300 	mov.w	r3, #0
    e9a8:	e009      	b.n	e9be <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e9aa:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    e9ac:	f04f 0300 	mov.w	r3, #0
    e9b0:	73fb      	strb	r3, [r7, #15]
    e9b2:	687b      	ldr	r3, [r7, #4]
    e9b4:	f04f 0200 	mov.w	r2, #0
    e9b8:	851a      	strh	r2, [r3, #40]	; 0x28
    e9ba:	f04f 0302 	mov.w	r3, #2
}
    e9be:	4618      	mov	r0, r3
    e9c0:	f107 0714 	add.w	r7, r7, #20
    e9c4:	46bd      	mov	sp, r7
    e9c6:	bd90      	pop	{r4, r7, pc}

0000e9c8 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    e9c8:	b580      	push	{r7, lr}
    e9ca:	b084      	sub	sp, #16
    e9cc:	af00      	add	r7, sp, #0
    e9ce:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    e9d0:	f04f 0301 	mov.w	r3, #1
    e9d4:	73fb      	strb	r3, [r7, #15]
    e9d6:	687b      	ldr	r3, [r7, #4]
    e9d8:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    e9dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    e9e0:	d04c      	beq.n	ea7c <handle_output+0xb4>
    e9e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    e9e6:	dc04      	bgt.n	e9f2 <handle_output+0x2a>
    e9e8:	2b00      	cmp	r3, #0
    e9ea:	d00f      	beq.n	ea0c <handle_output+0x44>
    e9ec:	2bff      	cmp	r3, #255	; 0xff
    e9ee:	d033      	beq.n	ea58 <handle_output+0x90>
    e9f0:	e0a1      	b.n	eb36 <handle_output+0x16e>
    e9f2:	f240 1209 	movw	r2, #265	; 0x109
    e9f6:	4293      	cmp	r3, r2
    e9f8:	d07e      	beq.n	eaf8 <handle_output+0x130>
    e9fa:	f240 120d 	movw	r2, #269	; 0x10d
    e9fe:	4293      	cmp	r3, r2
    ea00:	f000 8088 	beq.w	eb14 <handle_output+0x14c>
    ea04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    ea08:	d046      	beq.n	ea98 <handle_output+0xd0>
    ea0a:	e094      	b.n	eb36 <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    ea0c:	687b      	ldr	r3, [r7, #4]
    ea0e:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ea12:	687b      	ldr	r3, [r7, #4]
    ea14:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ea18:	4610      	mov	r0, r2
    ea1a:	4619      	mov	r1, r3
    ea1c:	f7ff fbd8 	bl	e1d0 <httpd_fs_open>
    ea20:	4603      	mov	r3, r0
    ea22:	2b00      	cmp	r3, #0
    ea24:	d133      	bne.n	ea8e <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    ea26:	687b      	ldr	r3, [r7, #4]
    ea28:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ea2c:	f64b 10bc 	movw	r0, #47548	; 0xb9bc
    ea30:	f2c0 0001 	movt	r0, #1
    ea34:	4619      	mov	r1, r3
    ea36:	f7ff fbcb 	bl	e1d0 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    ea3a:	687b      	ldr	r3, [r7, #4]
    ea3c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ea40:	4618      	mov	r0, r3
    ea42:	f64b 11bc 	movw	r1, #47548	; 0xb9bc
    ea46:	f2c0 0101 	movt	r1, #1
    ea4a:	f006 fafb 	bl	15044 <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    ea4e:	687b      	ldr	r3, [r7, #4]
    ea50:	f04f 02ff 	mov.w	r2, #255	; 0xff
    ea54:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea58:	6878      	ldr	r0, [r7, #4]
    ea5a:	f64b 2128 	movw	r1, #47656	; 0xba28
    ea5e:	f2c0 0101 	movt	r1, #1
    ea62:	f7ff fe45 	bl	e6f0 <send_headers>
    ea66:	4603      	mov	r3, r0
    ea68:	2b00      	cmp	r3, #0
    ea6a:	d102      	bne.n	ea72 <handle_output+0xaa>
    ea6c:	f04f 0300 	mov.w	r3, #0
    ea70:	e06b      	b.n	eb4a <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ea72:	687b      	ldr	r3, [r7, #4]
    ea74:	f44f 7280 	mov.w	r2, #256	; 0x100
    ea78:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea7c:	6878      	ldr	r0, [r7, #4]
    ea7e:	f7ff fc73 	bl	e368 <send_file>
    ea82:	4603      	mov	r3, r0
    ea84:	2b00      	cmp	r3, #0
    ea86:	d14f      	bne.n	eb28 <handle_output+0x160>
    ea88:	f04f 0300 	mov.w	r3, #0
    ea8c:	e05d      	b.n	eb4a <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    ea8e:	687b      	ldr	r3, [r7, #4]
    ea90:	f44f 7282 	mov.w	r2, #260	; 0x104
    ea94:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ea98:	6878      	ldr	r0, [r7, #4]
    ea9a:	f64b 11d4 	movw	r1, #47572	; 0xb9d4
    ea9e:	f2c0 0101 	movt	r1, #1
    eaa2:	f7ff fe25 	bl	e6f0 <send_headers>
    eaa6:	4603      	mov	r3, r0
    eaa8:	2b00      	cmp	r3, #0
    eaaa:	d102      	bne.n	eab2 <handle_output+0xea>
    eaac:	f04f 0300 	mov.w	r3, #0
    eab0:	e04b      	b.n	eb4a <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    eab2:	687b      	ldr	r3, [r7, #4]
    eab4:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eab8:	4618      	mov	r0, r3
    eaba:	f04f 012e 	mov.w	r1, #46	; 0x2e
    eabe:	f006 fa61 	bl	14f84 <strchr>
    eac2:	4603      	mov	r3, r0
    eac4:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    eac6:	68bb      	ldr	r3, [r7, #8]
    eac8:	2b00      	cmp	r3, #0
    eaca:	d01e      	beq.n	eb0a <handle_output+0x142>
    eacc:	68b8      	ldr	r0, [r7, #8]
    eace:	f64b 3184 	movw	r1, #48004	; 0xbb84
    ead2:	f2c0 0101 	movt	r1, #1
    ead6:	f04f 0206 	mov.w	r2, #6
    eada:	f006 fb41 	bl	15160 <strncmp>
    eade:	4603      	mov	r3, r0
    eae0:	2b00      	cmp	r3, #0
    eae2:	d112      	bne.n	eb0a <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    eae4:	687b      	ldr	r3, [r7, #4]
    eae6:	f04f 0200 	mov.w	r2, #0
    eaea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    eaee:	687b      	ldr	r3, [r7, #4]
    eaf0:	f240 1209 	movw	r2, #265	; 0x109
    eaf4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eaf8:	6878      	ldr	r0, [r7, #4]
    eafa:	f7ff fcdf 	bl	e4bc <handle_script>
    eafe:	4603      	mov	r3, r0
    eb00:	2b00      	cmp	r3, #0
    eb02:	d110      	bne.n	eb26 <handle_output+0x15e>
    eb04:	f04f 0300 	mov.w	r3, #0
    eb08:	e01f      	b.n	eb4a <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    eb0a:	687b      	ldr	r3, [r7, #4]
    eb0c:	f240 120d 	movw	r2, #269	; 0x10d
    eb10:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eb14:	6878      	ldr	r0, [r7, #4]
    eb16:	f7ff fc27 	bl	e368 <send_file>
    eb1a:	4603      	mov	r3, r0
    eb1c:	2b00      	cmp	r3, #0
    eb1e:	d103      	bne.n	eb28 <handle_output+0x160>
    eb20:	f04f 0300 	mov.w	r3, #0
    eb24:	e011      	b.n	eb4a <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    eb26:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    eb28:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    eb2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb30:	f04f 0210 	mov.w	r2, #16
    eb34:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    eb36:	f04f 0300 	mov.w	r3, #0
    eb3a:	73fb      	strb	r3, [r7, #15]
    eb3c:	687b      	ldr	r3, [r7, #4]
    eb3e:	f04f 0200 	mov.w	r2, #0
    eb42:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eb46:	f04f 0302 	mov.w	r3, #2
}
    eb4a:	4618      	mov	r0, r3
    eb4c:	f107 0710 	add.w	r7, r7, #16
    eb50:	46bd      	mov	sp, r7
    eb52:	bd80      	pop	{r7, pc}

0000eb54 <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    eb54:	b580      	push	{r7, lr}
    eb56:	b084      	sub	sp, #16
    eb58:	af00      	add	r7, sp, #0
    eb5a:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    eb5c:	f04f 0301 	mov.w	r3, #1
    eb60:	73fb      	strb	r3, [r7, #15]
    eb62:	687b      	ldr	r3, [r7, #4]
    eb64:	889b      	ldrh	r3, [r3, #4]
    eb66:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    eb6a:	d012      	beq.n	eb92 <handle_input+0x3e>
    eb6c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    eb70:	dc02      	bgt.n	eb78 <handle_input+0x24>
    eb72:	2b00      	cmp	r3, #0
    eb74:	d009      	beq.n	eb8a <handle_input+0x36>
    eb76:	e0c7      	b.n	ed08 <handle_input+0x1b4>
    eb78:	f240 1221 	movw	r2, #289	; 0x121
    eb7c:	4293      	cmp	r3, r2
    eb7e:	d037      	beq.n	ebf0 <handle_input+0x9c>
    eb80:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    eb84:	f000 8093 	beq.w	ecae <handle_input+0x15a>
    eb88:	e0be      	b.n	ed08 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    eb8a:	687b      	ldr	r3, [r7, #4]
    eb8c:	f44f 728d 	mov.w	r2, #282	; 0x11a
    eb90:	809a      	strh	r2, [r3, #4]
    eb92:	687b      	ldr	r3, [r7, #4]
    eb94:	f103 0304 	add.w	r3, r3, #4
    eb98:	4618      	mov	r0, r3
    eb9a:	f04f 0120 	mov.w	r1, #32
    eb9e:	f7fb fec7 	bl	a930 <psock_readto>
    eba2:	4603      	mov	r3, r0
    eba4:	2b00      	cmp	r3, #0
    eba6:	d102      	bne.n	ebae <handle_input+0x5a>
    eba8:	f04f 0300 	mov.w	r3, #0
    ebac:	e0b5      	b.n	ed1a <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    ebae:	687b      	ldr	r3, [r7, #4]
    ebb0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ebb4:	4618      	mov	r0, r3
    ebb6:	f64b 115c 	movw	r1, #47452	; 0xb95c
    ebba:	f2c0 0101 	movt	r1, #1
    ebbe:	f04f 0204 	mov.w	r2, #4
    ebc2:	f006 facd 	bl	15160 <strncmp>
    ebc6:	4603      	mov	r3, r0
    ebc8:	2b00      	cmp	r3, #0
    ebca:	d00d      	beq.n	ebe8 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ebcc:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ebd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebd4:	f04f 0210 	mov.w	r2, #16
    ebd8:	701a      	strb	r2, [r3, #0]
    ebda:	687b      	ldr	r3, [r7, #4]
    ebdc:	f04f 0200 	mov.w	r2, #0
    ebe0:	809a      	strh	r2, [r3, #4]
    ebe2:	f04f 0301 	mov.w	r3, #1
    ebe6:	e098      	b.n	ed1a <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    ebe8:	687b      	ldr	r3, [r7, #4]
    ebea:	f240 1221 	movw	r2, #289	; 0x121
    ebee:	809a      	strh	r2, [r3, #4]
    ebf0:	687b      	ldr	r3, [r7, #4]
    ebf2:	f103 0304 	add.w	r3, r3, #4
    ebf6:	4618      	mov	r0, r3
    ebf8:	f04f 0120 	mov.w	r1, #32
    ebfc:	f7fb fe98 	bl	a930 <psock_readto>
    ec00:	4603      	mov	r3, r0
    ec02:	2b00      	cmp	r3, #0
    ec04:	d102      	bne.n	ec0c <handle_input+0xb8>
    ec06:	f04f 0300 	mov.w	r3, #0
    ec0a:	e086      	b.n	ed1a <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    ec0c:	687b      	ldr	r3, [r7, #4]
    ec0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    ec12:	2b2f      	cmp	r3, #47	; 0x2f
    ec14:	d00d      	beq.n	ec32 <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ec16:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ec1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec1e:	f04f 0210 	mov.w	r2, #16
    ec22:	701a      	strb	r2, [r3, #0]
    ec24:	687b      	ldr	r3, [r7, #4]
    ec26:	f04f 0200 	mov.w	r2, #0
    ec2a:	809a      	strh	r2, [r3, #4]
    ec2c:	f04f 0301 	mov.w	r3, #1
    ec30:	e073      	b.n	ed1a <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    ec32:	687b      	ldr	r3, [r7, #4]
    ec34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    ec38:	2b20      	cmp	r3, #32
    ec3a:	d10c      	bne.n	ec56 <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    ec3c:	687b      	ldr	r3, [r7, #4]
    ec3e:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ec42:	4618      	mov	r0, r3
    ec44:	f64b 11b0 	movw	r1, #47536	; 0xb9b0
    ec48:	f2c0 0101 	movt	r1, #1
    ec4c:	f04f 0214 	mov.w	r2, #20
    ec50:	f006 fada 	bl	15208 <strncpy>
    ec54:	e020      	b.n	ec98 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    ec56:	687b      	ldr	r3, [r7, #4]
    ec58:	f103 0304 	add.w	r3, r3, #4
    ec5c:	4618      	mov	r0, r3
    ec5e:	f7fb fe29 	bl	a8b4 <psock_datalen>
    ec62:	4603      	mov	r3, r0
    ec64:	f103 32ff 	add.w	r2, r3, #4294967295
    ec68:	687b      	ldr	r3, [r7, #4]
    ec6a:	4413      	add	r3, r2
    ec6c:	f04f 0200 	mov.w	r2, #0
    ec70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    ec74:	687b      	ldr	r3, [r7, #4]
    ec76:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ec7a:	4618      	mov	r0, r3
    ec7c:	f7f2 fb7c 	bl	1378 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    ec80:	687b      	ldr	r3, [r7, #4]
    ec82:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ec86:	687b      	ldr	r3, [r7, #4]
    ec88:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ec8c:	4610      	mov	r0, r2
    ec8e:	4619      	mov	r1, r3
    ec90:	f04f 0214 	mov.w	r2, #20
    ec94:	f006 fab8 	bl	15208 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    ec98:	687b      	ldr	r3, [r7, #4]
    ec9a:	f04f 0201 	mov.w	r2, #1
    ec9e:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    eca2:	e000      	b.n	eca6 <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    eca4:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    eca6:	687b      	ldr	r3, [r7, #4]
    eca8:	f44f 72a0 	mov.w	r2, #320	; 0x140
    ecac:	809a      	strh	r2, [r3, #4]
    ecae:	687b      	ldr	r3, [r7, #4]
    ecb0:	f103 0304 	add.w	r3, r3, #4
    ecb4:	4618      	mov	r0, r3
    ecb6:	f04f 010a 	mov.w	r1, #10
    ecba:	f7fb fe39 	bl	a930 <psock_readto>
    ecbe:	4603      	mov	r3, r0
    ecc0:	2b00      	cmp	r3, #0
    ecc2:	d102      	bne.n	ecca <handle_input+0x176>
    ecc4:	f04f 0300 	mov.w	r3, #0
    ecc8:	e027      	b.n	ed1a <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    ecca:	687b      	ldr	r3, [r7, #4]
    eccc:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ecd0:	4618      	mov	r0, r3
    ecd2:	f64b 11c8 	movw	r1, #47560	; 0xb9c8
    ecd6:	f2c0 0101 	movt	r1, #1
    ecda:	f04f 0208 	mov.w	r2, #8
    ecde:	f006 fa3f 	bl	15160 <strncmp>
    ece2:	4603      	mov	r3, r0
    ece4:	2b00      	cmp	r3, #0
    ece6:	d1dd      	bne.n	eca4 <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    ece8:	687b      	ldr	r3, [r7, #4]
    ecea:	f103 0304 	add.w	r3, r3, #4
    ecee:	4618      	mov	r0, r3
    ecf0:	f7fb fde0 	bl	a8b4 <psock_datalen>
    ecf4:	4603      	mov	r3, r0
    ecf6:	f1a3 0202 	sub.w	r2, r3, #2
    ecfa:	687b      	ldr	r3, [r7, #4]
    ecfc:	4413      	add	r3, r2
    ecfe:	f04f 0200 	mov.w	r2, #0
    ed02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ed06:	e7ce      	b.n	eca6 <handle_input+0x152>

	PSOCK_END( &s->sin );
    ed08:	f04f 0300 	mov.w	r3, #0
    ed0c:	73fb      	strb	r3, [r7, #15]
    ed0e:	687b      	ldr	r3, [r7, #4]
    ed10:	f04f 0200 	mov.w	r2, #0
    ed14:	809a      	strh	r2, [r3, #4]
    ed16:	f04f 0302 	mov.w	r3, #2
}
    ed1a:	4618      	mov	r0, r3
    ed1c:	f107 0710 	add.w	r7, r7, #16
    ed20:	46bd      	mov	sp, r7
    ed22:	bd80      	pop	{r7, pc}

0000ed24 <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    ed24:	b580      	push	{r7, lr}
    ed26:	b082      	sub	sp, #8
    ed28:	af00      	add	r7, sp, #0
    ed2a:	6078      	str	r0, [r7, #4]
	handle_input( s );
    ed2c:	6878      	ldr	r0, [r7, #4]
    ed2e:	f7ff ff11 	bl	eb54 <handle_input>
	if( s->state == STATE_OUTPUT )
    ed32:	687b      	ldr	r3, [r7, #4]
    ed34:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    ed38:	2b01      	cmp	r3, #1
    ed3a:	d102      	bne.n	ed42 <handle_connection+0x1e>
	{
		handle_output( s );
    ed3c:	6878      	ldr	r0, [r7, #4]
    ed3e:	f7ff fe43 	bl	e9c8 <handle_output>
	}
}
    ed42:	f107 0708 	add.w	r7, r7, #8
    ed46:	46bd      	mov	sp, r7
    ed48:	bd80      	pop	{r7, pc}
    ed4a:	bf00      	nop

0000ed4c <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    ed4c:	b580      	push	{r7, lr}
    ed4e:	b082      	sub	sp, #8
    ed50:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    ed52:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    ed56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed5a:	681b      	ldr	r3, [r3, #0]
    ed5c:	f103 031c 	add.w	r3, r3, #28
    ed60:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    ed62:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ed66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed6a:	781b      	ldrb	r3, [r3, #0]
    ed6c:	f003 0310 	and.w	r3, r3, #16
    ed70:	2b00      	cmp	r3, #0
    ed72:	d173      	bne.n	ee5c <httpd_appcall+0x110>
    ed74:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ed78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed7c:	781b      	ldrb	r3, [r3, #0]
    ed7e:	f003 0320 	and.w	r3, r3, #32
    ed82:	2b00      	cmp	r3, #0
    ed84:	d16a      	bne.n	ee5c <httpd_appcall+0x110>
    ed86:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ed8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed8e:	781b      	ldrb	r3, [r3, #0]
    ed90:	b25b      	sxtb	r3, r3
    ed92:	2b00      	cmp	r3, #0
    ed94:	db62      	blt.n	ee5c <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    ed96:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ed9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed9e:	781b      	ldrb	r3, [r3, #0]
    eda0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    eda4:	2b00      	cmp	r3, #0
    eda6:	d029      	beq.n	edfc <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    eda8:	687b      	ldr	r3, [r7, #4]
    edaa:	f103 0204 	add.w	r2, r3, #4
    edae:	687b      	ldr	r3, [r7, #4]
    edb0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    edb4:	4610      	mov	r0, r2
    edb6:	4619      	mov	r1, r3
    edb8:	f04f 0231 	mov.w	r2, #49	; 0x31
    edbc:	f7fb fe7e 	bl	aabc <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    edc0:	687b      	ldr	r3, [r7, #4]
    edc2:	f103 0228 	add.w	r2, r3, #40	; 0x28
    edc6:	687b      	ldr	r3, [r7, #4]
    edc8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    edcc:	4610      	mov	r0, r2
    edce:	4619      	mov	r1, r3
    edd0:	f04f 0231 	mov.w	r2, #49	; 0x31
    edd4:	f7fb fe72 	bl	aabc <psock_init>
		PT_INIT( &s->outputpt );
    edd8:	687b      	ldr	r3, [r7, #4]
    edda:	f04f 0200 	mov.w	r2, #0
    edde:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    ede2:	687b      	ldr	r3, [r7, #4]
    ede4:	f04f 0200 	mov.w	r2, #0
    ede8:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    edec:	687b      	ldr	r3, [r7, #4]
    edee:	f04f 0200 	mov.w	r2, #0
    edf2:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    edf4:	6878      	ldr	r0, [r7, #4]
    edf6:	f7ff ff95 	bl	ed24 <handle_connection>
    edfa:	e02f      	b.n	ee5c <httpd_appcall+0x110>
	}
	else if( s != NULL )
    edfc:	687b      	ldr	r3, [r7, #4]
    edfe:	2b00      	cmp	r3, #0
    ee00:	d025      	beq.n	ee4e <httpd_appcall+0x102>
	{
		if( uip_poll() )
    ee02:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ee06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee0a:	781b      	ldrb	r3, [r3, #0]
    ee0c:	f003 0308 	and.w	r3, r3, #8
    ee10:	2b00      	cmp	r3, #0
    ee12:	d012      	beq.n	ee3a <httpd_appcall+0xee>
		{
			++s->timer;
    ee14:	687b      	ldr	r3, [r7, #4]
    ee16:	781b      	ldrb	r3, [r3, #0]
    ee18:	f103 0301 	add.w	r3, r3, #1
    ee1c:	b2da      	uxtb	r2, r3
    ee1e:	687b      	ldr	r3, [r7, #4]
    ee20:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    ee22:	687b      	ldr	r3, [r7, #4]
    ee24:	781b      	ldrb	r3, [r3, #0]
    ee26:	2b13      	cmp	r3, #19
    ee28:	d90c      	bls.n	ee44 <httpd_appcall+0xf8>
			{
				uip_abort();
    ee2a:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ee2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee32:	f04f 0220 	mov.w	r2, #32
    ee36:	701a      	strb	r2, [r3, #0]
    ee38:	e005      	b.n	ee46 <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    ee3a:	687b      	ldr	r3, [r7, #4]
    ee3c:	f04f 0200 	mov.w	r2, #0
    ee40:	701a      	strb	r2, [r3, #0]
    ee42:	e000      	b.n	ee46 <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    ee44:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    ee46:	6878      	ldr	r0, [r7, #4]
    ee48:	f7ff ff6c 	bl	ed24 <handle_connection>
    ee4c:	e006      	b.n	ee5c <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    ee4e:	f64a 33c8 	movw	r3, #43976	; 0xabc8
    ee52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee56:	f04f 0220 	mov.w	r2, #32
    ee5a:	701a      	strb	r2, [r3, #0]
	}
}
    ee5c:	f107 0708 	add.w	r7, r7, #8
    ee60:	46bd      	mov	sp, r7
    ee62:	bd80      	pop	{r7, pc}

0000ee64 <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    ee64:	b580      	push	{r7, lr}
    ee66:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    ee68:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    ee6c:	f7fc f9e4 	bl	b238 <uip_listen>
}
    ee70:	bd80      	pop	{r7, pc}
    ee72:	bf00      	nop

0000ee74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    ee74:	b480      	push	{r7}
    ee76:	b083      	sub	sp, #12
    ee78:	af00      	add	r7, sp, #0
    ee7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ee7c:	687b      	ldr	r3, [r7, #4]
    ee7e:	f103 0308 	add.w	r3, r3, #8
    ee82:	461a      	mov	r2, r3
    ee84:	687b      	ldr	r3, [r7, #4]
    ee86:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    ee88:	687b      	ldr	r3, [r7, #4]
    ee8a:	f04f 32ff 	mov.w	r2, #4294967295
    ee8e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ee90:	687b      	ldr	r3, [r7, #4]
    ee92:	f103 0308 	add.w	r3, r3, #8
    ee96:	461a      	mov	r2, r3
    ee98:	687b      	ldr	r3, [r7, #4]
    ee9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ee9c:	687b      	ldr	r3, [r7, #4]
    ee9e:	f103 0308 	add.w	r3, r3, #8
    eea2:	461a      	mov	r2, r3
    eea4:	687b      	ldr	r3, [r7, #4]
    eea6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    eea8:	687b      	ldr	r3, [r7, #4]
    eeaa:	f04f 0200 	mov.w	r2, #0
    eeae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    eeb0:	f107 070c 	add.w	r7, r7, #12
    eeb4:	46bd      	mov	sp, r7
    eeb6:	bc80      	pop	{r7}
    eeb8:	4770      	bx	lr
    eeba:	bf00      	nop

0000eebc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    eebc:	b480      	push	{r7}
    eebe:	b083      	sub	sp, #12
    eec0:	af00      	add	r7, sp, #0
    eec2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    eec4:	687b      	ldr	r3, [r7, #4]
    eec6:	f04f 0200 	mov.w	r2, #0
    eeca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    eecc:	f107 070c 	add.w	r7, r7, #12
    eed0:	46bd      	mov	sp, r7
    eed2:	bc80      	pop	{r7}
    eed4:	4770      	bx	lr
    eed6:	bf00      	nop

0000eed8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    eed8:	b480      	push	{r7}
    eeda:	b085      	sub	sp, #20
    eedc:	af00      	add	r7, sp, #0
    eede:	6078      	str	r0, [r7, #4]
    eee0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    eee2:	687b      	ldr	r3, [r7, #4]
    eee4:	685b      	ldr	r3, [r3, #4]
    eee6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    eee8:	683b      	ldr	r3, [r7, #0]
    eeea:	68fa      	ldr	r2, [r7, #12]
    eeec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    eeee:	68fb      	ldr	r3, [r7, #12]
    eef0:	689a      	ldr	r2, [r3, #8]
    eef2:	683b      	ldr	r3, [r7, #0]
    eef4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    eef6:	68fb      	ldr	r3, [r7, #12]
    eef8:	689b      	ldr	r3, [r3, #8]
    eefa:	683a      	ldr	r2, [r7, #0]
    eefc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    eefe:	68fb      	ldr	r3, [r7, #12]
    ef00:	683a      	ldr	r2, [r7, #0]
    ef02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    ef04:	683b      	ldr	r3, [r7, #0]
    ef06:	687a      	ldr	r2, [r7, #4]
    ef08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    ef0a:	687b      	ldr	r3, [r7, #4]
    ef0c:	681b      	ldr	r3, [r3, #0]
    ef0e:	f103 0201 	add.w	r2, r3, #1
    ef12:	687b      	ldr	r3, [r7, #4]
    ef14:	601a      	str	r2, [r3, #0]
}
    ef16:	f107 0714 	add.w	r7, r7, #20
    ef1a:	46bd      	mov	sp, r7
    ef1c:	bc80      	pop	{r7}
    ef1e:	4770      	bx	lr

0000ef20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    ef20:	b480      	push	{r7}
    ef22:	b085      	sub	sp, #20
    ef24:	af00      	add	r7, sp, #0
    ef26:	6078      	str	r0, [r7, #4]
    ef28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    ef2a:	683b      	ldr	r3, [r7, #0]
    ef2c:	681b      	ldr	r3, [r3, #0]
    ef2e:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    ef30:	68fb      	ldr	r3, [r7, #12]
    ef32:	f1b3 3fff 	cmp.w	r3, #4294967295
    ef36:	d103      	bne.n	ef40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    ef38:	687b      	ldr	r3, [r7, #4]
    ef3a:	691b      	ldr	r3, [r3, #16]
    ef3c:	60bb      	str	r3, [r7, #8]
    ef3e:	e00d      	b.n	ef5c <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    ef40:	687b      	ldr	r3, [r7, #4]
    ef42:	f103 0308 	add.w	r3, r3, #8
    ef46:	60bb      	str	r3, [r7, #8]
    ef48:	e002      	b.n	ef50 <vListInsert+0x30>
    ef4a:	68bb      	ldr	r3, [r7, #8]
    ef4c:	685b      	ldr	r3, [r3, #4]
    ef4e:	60bb      	str	r3, [r7, #8]
    ef50:	68bb      	ldr	r3, [r7, #8]
    ef52:	685b      	ldr	r3, [r3, #4]
    ef54:	681a      	ldr	r2, [r3, #0]
    ef56:	68fb      	ldr	r3, [r7, #12]
    ef58:	429a      	cmp	r2, r3
    ef5a:	d9f6      	bls.n	ef4a <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    ef5c:	68bb      	ldr	r3, [r7, #8]
    ef5e:	685a      	ldr	r2, [r3, #4]
    ef60:	683b      	ldr	r3, [r7, #0]
    ef62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    ef64:	683b      	ldr	r3, [r7, #0]
    ef66:	685b      	ldr	r3, [r3, #4]
    ef68:	683a      	ldr	r2, [r7, #0]
    ef6a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    ef6c:	683b      	ldr	r3, [r7, #0]
    ef6e:	68ba      	ldr	r2, [r7, #8]
    ef70:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    ef72:	68bb      	ldr	r3, [r7, #8]
    ef74:	683a      	ldr	r2, [r7, #0]
    ef76:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    ef78:	683b      	ldr	r3, [r7, #0]
    ef7a:	687a      	ldr	r2, [r7, #4]
    ef7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    ef7e:	687b      	ldr	r3, [r7, #4]
    ef80:	681b      	ldr	r3, [r3, #0]
    ef82:	f103 0201 	add.w	r2, r3, #1
    ef86:	687b      	ldr	r3, [r7, #4]
    ef88:	601a      	str	r2, [r3, #0]
}
    ef8a:	f107 0714 	add.w	r7, r7, #20
    ef8e:	46bd      	mov	sp, r7
    ef90:	bc80      	pop	{r7}
    ef92:	4770      	bx	lr

0000ef94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    ef94:	b480      	push	{r7}
    ef96:	b085      	sub	sp, #20
    ef98:	af00      	add	r7, sp, #0
    ef9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    ef9c:	687b      	ldr	r3, [r7, #4]
    ef9e:	691b      	ldr	r3, [r3, #16]
    efa0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    efa2:	687b      	ldr	r3, [r7, #4]
    efa4:	685b      	ldr	r3, [r3, #4]
    efa6:	687a      	ldr	r2, [r7, #4]
    efa8:	6892      	ldr	r2, [r2, #8]
    efaa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    efac:	687b      	ldr	r3, [r7, #4]
    efae:	689b      	ldr	r3, [r3, #8]
    efb0:	687a      	ldr	r2, [r7, #4]
    efb2:	6852      	ldr	r2, [r2, #4]
    efb4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    efb6:	68fb      	ldr	r3, [r7, #12]
    efb8:	685a      	ldr	r2, [r3, #4]
    efba:	687b      	ldr	r3, [r7, #4]
    efbc:	429a      	cmp	r2, r3
    efbe:	d103      	bne.n	efc8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    efc0:	687b      	ldr	r3, [r7, #4]
    efc2:	689a      	ldr	r2, [r3, #8]
    efc4:	68fb      	ldr	r3, [r7, #12]
    efc6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    efc8:	687b      	ldr	r3, [r7, #4]
    efca:	f04f 0200 	mov.w	r2, #0
    efce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    efd0:	68fb      	ldr	r3, [r7, #12]
    efd2:	681b      	ldr	r3, [r3, #0]
    efd4:	f103 32ff 	add.w	r2, r3, #4294967295
    efd8:	68fb      	ldr	r3, [r7, #12]
    efda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    efdc:	68fb      	ldr	r3, [r7, #12]
    efde:	681b      	ldr	r3, [r3, #0]
}
    efe0:	4618      	mov	r0, r3
    efe2:	f107 0714 	add.w	r7, r7, #20
    efe6:	46bd      	mov	sp, r7
    efe8:	bc80      	pop	{r7}
    efea:	4770      	bx	lr

0000efec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    efec:	b580      	push	{r7, lr}
    efee:	b084      	sub	sp, #16
    eff0:	af00      	add	r7, sp, #0
    eff2:	6078      	str	r0, [r7, #4]
    eff4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    eff6:	687b      	ldr	r3, [r7, #4]
    eff8:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    effa:	68bb      	ldr	r3, [r7, #8]
    effc:	2b00      	cmp	r3, #0
    effe:	d109      	bne.n	f014 <xQueueGenericReset+0x28>
    f000:	f04f 0328 	mov.w	r3, #40	; 0x28
    f004:	f383 8811 	msr	BASEPRI, r3
    f008:	f3bf 8f6f 	isb	sy
    f00c:	f3bf 8f4f 	dsb	sy
    f010:	60fb      	str	r3, [r7, #12]
    f012:	e7fe      	b.n	f012 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f014:	f005 f800 	bl	14018 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f018:	68bb      	ldr	r3, [r7, #8]
    f01a:	681a      	ldr	r2, [r3, #0]
    f01c:	68bb      	ldr	r3, [r7, #8]
    f01e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f020:	68b9      	ldr	r1, [r7, #8]
    f022:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f024:	fb01 f303 	mul.w	r3, r1, r3
    f028:	441a      	add	r2, r3
    f02a:	68bb      	ldr	r3, [r7, #8]
    f02c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f02e:	68bb      	ldr	r3, [r7, #8]
    f030:	f04f 0200 	mov.w	r2, #0
    f034:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f036:	68bb      	ldr	r3, [r7, #8]
    f038:	681a      	ldr	r2, [r3, #0]
    f03a:	68bb      	ldr	r3, [r7, #8]
    f03c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f03e:	68bb      	ldr	r3, [r7, #8]
    f040:	681a      	ldr	r2, [r3, #0]
    f042:	68bb      	ldr	r3, [r7, #8]
    f044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f046:	f103 33ff 	add.w	r3, r3, #4294967295
    f04a:	68b9      	ldr	r1, [r7, #8]
    f04c:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f04e:	fb01 f303 	mul.w	r3, r1, r3
    f052:	441a      	add	r2, r3
    f054:	68bb      	ldr	r3, [r7, #8]
    f056:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f058:	68bb      	ldr	r3, [r7, #8]
    f05a:	f04f 32ff 	mov.w	r2, #4294967295
    f05e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f062:	68bb      	ldr	r3, [r7, #8]
    f064:	f04f 32ff 	mov.w	r2, #4294967295
    f068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f06c:	683b      	ldr	r3, [r7, #0]
    f06e:	2b00      	cmp	r3, #0
    f070:	d118      	bne.n	f0a4 <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f072:	68bb      	ldr	r3, [r7, #8]
    f074:	691b      	ldr	r3, [r3, #16]
    f076:	2b00      	cmp	r3, #0
    f078:	d021      	beq.n	f0be <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f07a:	68bb      	ldr	r3, [r7, #8]
    f07c:	f103 0310 	add.w	r3, r3, #16
    f080:	4618      	mov	r0, r3
    f082:	f002 fd37 	bl	11af4 <xTaskRemoveFromEventList>
    f086:	4603      	mov	r3, r0
    f088:	2b00      	cmp	r3, #0
    f08a:	d01a      	beq.n	f0c2 <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f08c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f090:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f098:	601a      	str	r2, [r3, #0]
    f09a:	f3bf 8f4f 	dsb	sy
    f09e:	f3bf 8f6f 	isb	sy
    f0a2:	e00f      	b.n	f0c4 <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f0a4:	68bb      	ldr	r3, [r7, #8]
    f0a6:	f103 0310 	add.w	r3, r3, #16
    f0aa:	4618      	mov	r0, r3
    f0ac:	f7ff fee2 	bl	ee74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f0b0:	68bb      	ldr	r3, [r7, #8]
    f0b2:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f0b6:	4618      	mov	r0, r3
    f0b8:	f7ff fedc 	bl	ee74 <vListInitialise>
    f0bc:	e002      	b.n	f0c4 <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f0be:	bf00      	nop
    f0c0:	e000      	b.n	f0c4 <xQueueGenericReset+0xd8>
    f0c2:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f0c4:	f004 ffe0 	bl	14088 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f0c8:	f04f 0301 	mov.w	r3, #1
}
    f0cc:	4618      	mov	r0, r3
    f0ce:	f107 0710 	add.w	r7, r7, #16
    f0d2:	46bd      	mov	sp, r7
    f0d4:	bd80      	pop	{r7, pc}
    f0d6:	bf00      	nop

0000f0d8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f0d8:	b580      	push	{r7, lr}
    f0da:	b08a      	sub	sp, #40	; 0x28
    f0dc:	af02      	add	r7, sp, #8
    f0de:	60f8      	str	r0, [r7, #12]
    f0e0:	60b9      	str	r1, [r7, #8]
    f0e2:	4613      	mov	r3, r2
    f0e4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f0e6:	68fb      	ldr	r3, [r7, #12]
    f0e8:	2b00      	cmp	r3, #0
    f0ea:	d109      	bne.n	f100 <xQueueGenericCreate+0x28>
    f0ec:	f04f 0328 	mov.w	r3, #40	; 0x28
    f0f0:	f383 8811 	msr	BASEPRI, r3
    f0f4:	f3bf 8f6f 	isb	sy
    f0f8:	f3bf 8f4f 	dsb	sy
    f0fc:	61fb      	str	r3, [r7, #28]
    f0fe:	e7fe      	b.n	f0fe <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f100:	68bb      	ldr	r3, [r7, #8]
    f102:	2b00      	cmp	r3, #0
    f104:	d103      	bne.n	f10e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f106:	f04f 0300 	mov.w	r3, #0
    f10a:	617b      	str	r3, [r7, #20]
    f10c:	e004      	b.n	f118 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f10e:	68fb      	ldr	r3, [r7, #12]
    f110:	68ba      	ldr	r2, [r7, #8]
    f112:	fb02 f303 	mul.w	r3, r2, r3
    f116:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f118:	697b      	ldr	r3, [r7, #20]
    f11a:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f11e:	4618      	mov	r0, r3
    f120:	f004 fcfa 	bl	13b18 <pvPortMalloc>
    f124:	4603      	mov	r3, r0
    f126:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f128:	693b      	ldr	r3, [r7, #16]
    f12a:	2b00      	cmp	r3, #0
    f12c:	d00d      	beq.n	f14a <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f12e:	693b      	ldr	r3, [r7, #16]
    f130:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f132:	69bb      	ldr	r3, [r7, #24]
    f134:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f138:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f13a:	79fb      	ldrb	r3, [r7, #7]
    f13c:	693a      	ldr	r2, [r7, #16]
    f13e:	9200      	str	r2, [sp, #0]
    f140:	68f8      	ldr	r0, [r7, #12]
    f142:	68b9      	ldr	r1, [r7, #8]
    f144:	69ba      	ldr	r2, [r7, #24]
    f146:	f000 f807 	bl	f158 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f14a:	693b      	ldr	r3, [r7, #16]
	}
    f14c:	4618      	mov	r0, r3
    f14e:	f107 0720 	add.w	r7, r7, #32
    f152:	46bd      	mov	sp, r7
    f154:	bd80      	pop	{r7, pc}
    f156:	bf00      	nop

0000f158 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f158:	b580      	push	{r7, lr}
    f15a:	b084      	sub	sp, #16
    f15c:	af00      	add	r7, sp, #0
    f15e:	60f8      	str	r0, [r7, #12]
    f160:	60b9      	str	r1, [r7, #8]
    f162:	607a      	str	r2, [r7, #4]
    f164:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f166:	68bb      	ldr	r3, [r7, #8]
    f168:	2b00      	cmp	r3, #0
    f16a:	d103      	bne.n	f174 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f16c:	69ba      	ldr	r2, [r7, #24]
    f16e:	69bb      	ldr	r3, [r7, #24]
    f170:	601a      	str	r2, [r3, #0]
    f172:	e002      	b.n	f17a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f174:	687a      	ldr	r2, [r7, #4]
    f176:	69bb      	ldr	r3, [r7, #24]
    f178:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f17a:	69bb      	ldr	r3, [r7, #24]
    f17c:	68fa      	ldr	r2, [r7, #12]
    f17e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f180:	69bb      	ldr	r3, [r7, #24]
    f182:	68ba      	ldr	r2, [r7, #8]
    f184:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f186:	69b8      	ldr	r0, [r7, #24]
    f188:	f04f 0101 	mov.w	r1, #1
    f18c:	f7ff ff2e 	bl	efec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f190:	69bb      	ldr	r3, [r7, #24]
    f192:	78fa      	ldrb	r2, [r7, #3]
    f194:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f198:	f107 0710 	add.w	r7, r7, #16
    f19c:	46bd      	mov	sp, r7
    f19e:	bd80      	pop	{r7, pc}

0000f1a0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f1a0:	b580      	push	{r7, lr}
    f1a2:	b082      	sub	sp, #8
    f1a4:	af00      	add	r7, sp, #0
    f1a6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f1a8:	687b      	ldr	r3, [r7, #4]
    f1aa:	2b00      	cmp	r3, #0
    f1ac:	d014      	beq.n	f1d8 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f1ae:	687b      	ldr	r3, [r7, #4]
    f1b0:	f04f 0200 	mov.w	r2, #0
    f1b4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f1b6:	687b      	ldr	r3, [r7, #4]
    f1b8:	f04f 0200 	mov.w	r2, #0
    f1bc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f1be:	687b      	ldr	r3, [r7, #4]
    f1c0:	f04f 0200 	mov.w	r2, #0
    f1c4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f1c6:	6878      	ldr	r0, [r7, #4]
    f1c8:	f04f 0100 	mov.w	r1, #0
    f1cc:	f04f 0200 	mov.w	r2, #0
    f1d0:	f04f 0300 	mov.w	r3, #0
    f1d4:	f000 f894 	bl	f300 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f1d8:	f107 0708 	add.w	r7, r7, #8
    f1dc:	46bd      	mov	sp, r7
    f1de:	bd80      	pop	{r7, pc}

0000f1e0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f1e0:	b580      	push	{r7, lr}
    f1e2:	b086      	sub	sp, #24
    f1e4:	af00      	add	r7, sp, #0
    f1e6:	4603      	mov	r3, r0
    f1e8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f1ea:	f04f 0301 	mov.w	r3, #1
    f1ee:	613b      	str	r3, [r7, #16]
    f1f0:	f04f 0300 	mov.w	r3, #0
    f1f4:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f1f6:	79fb      	ldrb	r3, [r7, #7]
    f1f8:	6938      	ldr	r0, [r7, #16]
    f1fa:	6979      	ldr	r1, [r7, #20]
    f1fc:	461a      	mov	r2, r3
    f1fe:	f7ff ff6b 	bl	f0d8 <xQueueGenericCreate>
    f202:	4603      	mov	r3, r0
    f204:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f206:	68f8      	ldr	r0, [r7, #12]
    f208:	f7ff ffca 	bl	f1a0 <prvInitialiseMutex>

		return xNewQueue;
    f20c:	68fb      	ldr	r3, [r7, #12]
	}
    f20e:	4618      	mov	r0, r3
    f210:	f107 0718 	add.w	r7, r7, #24
    f214:	46bd      	mov	sp, r7
    f216:	bd80      	pop	{r7, pc}

0000f218 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f218:	b590      	push	{r4, r7, lr}
    f21a:	b087      	sub	sp, #28
    f21c:	af00      	add	r7, sp, #0
    f21e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f220:	687b      	ldr	r3, [r7, #4]
    f222:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f224:	693b      	ldr	r3, [r7, #16]
    f226:	2b00      	cmp	r3, #0
    f228:	d109      	bne.n	f23e <xQueueGiveMutexRecursive+0x26>
    f22a:	f04f 0328 	mov.w	r3, #40	; 0x28
    f22e:	f383 8811 	msr	BASEPRI, r3
    f232:	f3bf 8f6f 	isb	sy
    f236:	f3bf 8f4f 	dsb	sy
    f23a:	617b      	str	r3, [r7, #20]
    f23c:	e7fe      	b.n	f23c <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f23e:	693b      	ldr	r3, [r7, #16]
    f240:	689c      	ldr	r4, [r3, #8]
    f242:	f002 ffed 	bl	12220 <xTaskGetCurrentTaskHandle>
    f246:	4603      	mov	r3, r0
    f248:	429c      	cmp	r4, r3
    f24a:	d116      	bne.n	f27a <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f24c:	693b      	ldr	r3, [r7, #16]
    f24e:	68db      	ldr	r3, [r3, #12]
    f250:	f103 32ff 	add.w	r2, r3, #4294967295
    f254:	693b      	ldr	r3, [r7, #16]
    f256:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f258:	693b      	ldr	r3, [r7, #16]
    f25a:	68db      	ldr	r3, [r3, #12]
    f25c:	2b00      	cmp	r3, #0
    f25e:	d108      	bne.n	f272 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f260:	6938      	ldr	r0, [r7, #16]
    f262:	f04f 0100 	mov.w	r1, #0
    f266:	f04f 0200 	mov.w	r2, #0
    f26a:	f04f 0300 	mov.w	r3, #0
    f26e:	f000 f847 	bl	f300 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f272:	f04f 0301 	mov.w	r3, #1
    f276:	60fb      	str	r3, [r7, #12]
    f278:	e002      	b.n	f280 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f27a:	f04f 0300 	mov.w	r3, #0
    f27e:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f280:	68fb      	ldr	r3, [r7, #12]
	}
    f282:	4618      	mov	r0, r3
    f284:	f107 071c 	add.w	r7, r7, #28
    f288:	46bd      	mov	sp, r7
    f28a:	bd90      	pop	{r4, r7, pc}

0000f28c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f28c:	b590      	push	{r4, r7, lr}
    f28e:	b087      	sub	sp, #28
    f290:	af00      	add	r7, sp, #0
    f292:	6078      	str	r0, [r7, #4]
    f294:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f296:	687b      	ldr	r3, [r7, #4]
    f298:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f29a:	693b      	ldr	r3, [r7, #16]
    f29c:	2b00      	cmp	r3, #0
    f29e:	d109      	bne.n	f2b4 <xQueueTakeMutexRecursive+0x28>
    f2a0:	f04f 0328 	mov.w	r3, #40	; 0x28
    f2a4:	f383 8811 	msr	BASEPRI, r3
    f2a8:	f3bf 8f6f 	isb	sy
    f2ac:	f3bf 8f4f 	dsb	sy
    f2b0:	617b      	str	r3, [r7, #20]
    f2b2:	e7fe      	b.n	f2b2 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f2b4:	693b      	ldr	r3, [r7, #16]
    f2b6:	689c      	ldr	r4, [r3, #8]
    f2b8:	f002 ffb2 	bl	12220 <xTaskGetCurrentTaskHandle>
    f2bc:	4603      	mov	r3, r0
    f2be:	429c      	cmp	r4, r3
    f2c0:	d109      	bne.n	f2d6 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f2c2:	693b      	ldr	r3, [r7, #16]
    f2c4:	68db      	ldr	r3, [r3, #12]
    f2c6:	f103 0201 	add.w	r2, r3, #1
    f2ca:	693b      	ldr	r3, [r7, #16]
    f2cc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f2ce:	f04f 0301 	mov.w	r3, #1
    f2d2:	60fb      	str	r3, [r7, #12]
    f2d4:	e00e      	b.n	f2f4 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f2d6:	6938      	ldr	r0, [r7, #16]
    f2d8:	6839      	ldr	r1, [r7, #0]
    f2da:	f000 fb57 	bl	f98c <xQueueSemaphoreTake>
    f2de:	4603      	mov	r3, r0
    f2e0:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f2e2:	68fb      	ldr	r3, [r7, #12]
    f2e4:	2b00      	cmp	r3, #0
    f2e6:	d005      	beq.n	f2f4 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f2e8:	693b      	ldr	r3, [r7, #16]
    f2ea:	68db      	ldr	r3, [r3, #12]
    f2ec:	f103 0201 	add.w	r2, r3, #1
    f2f0:	693b      	ldr	r3, [r7, #16]
    f2f2:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f2f4:	68fb      	ldr	r3, [r7, #12]
	}
    f2f6:	4618      	mov	r0, r3
    f2f8:	f107 071c 	add.w	r7, r7, #28
    f2fc:	46bd      	mov	sp, r7
    f2fe:	bd90      	pop	{r4, r7, pc}

0000f300 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f300:	b580      	push	{r7, lr}
    f302:	b08e      	sub	sp, #56	; 0x38
    f304:	af00      	add	r7, sp, #0
    f306:	60f8      	str	r0, [r7, #12]
    f308:	60b9      	str	r1, [r7, #8]
    f30a:	607a      	str	r2, [r7, #4]
    f30c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f30e:	f04f 0300 	mov.w	r3, #0
    f312:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f314:	68fb      	ldr	r3, [r7, #12]
    f316:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f31a:	2b00      	cmp	r3, #0
    f31c:	d109      	bne.n	f332 <xQueueGenericSend+0x32>
    f31e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f322:	f383 8811 	msr	BASEPRI, r3
    f326:	f3bf 8f6f 	isb	sy
    f32a:	f3bf 8f4f 	dsb	sy
    f32e:	62bb      	str	r3, [r7, #40]	; 0x28
    f330:	e7fe      	b.n	f330 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f332:	68bb      	ldr	r3, [r7, #8]
    f334:	2b00      	cmp	r3, #0
    f336:	d103      	bne.n	f340 <xQueueGenericSend+0x40>
    f338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f33c:	2b00      	cmp	r3, #0
    f33e:	d102      	bne.n	f346 <xQueueGenericSend+0x46>
    f340:	f04f 0301 	mov.w	r3, #1
    f344:	e001      	b.n	f34a <xQueueGenericSend+0x4a>
    f346:	f04f 0300 	mov.w	r3, #0
    f34a:	2b00      	cmp	r3, #0
    f34c:	d109      	bne.n	f362 <xQueueGenericSend+0x62>
    f34e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f352:	f383 8811 	msr	BASEPRI, r3
    f356:	f3bf 8f6f 	isb	sy
    f35a:	f3bf 8f4f 	dsb	sy
    f35e:	62fb      	str	r3, [r7, #44]	; 0x2c
    f360:	e7fe      	b.n	f360 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f362:	683b      	ldr	r3, [r7, #0]
    f364:	2b02      	cmp	r3, #2
    f366:	d103      	bne.n	f370 <xQueueGenericSend+0x70>
    f368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f36a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f36c:	2b01      	cmp	r3, #1
    f36e:	d102      	bne.n	f376 <xQueueGenericSend+0x76>
    f370:	f04f 0301 	mov.w	r3, #1
    f374:	e001      	b.n	f37a <xQueueGenericSend+0x7a>
    f376:	f04f 0300 	mov.w	r3, #0
    f37a:	2b00      	cmp	r3, #0
    f37c:	d109      	bne.n	f392 <xQueueGenericSend+0x92>
    f37e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f382:	f383 8811 	msr	BASEPRI, r3
    f386:	f3bf 8f6f 	isb	sy
    f38a:	f3bf 8f4f 	dsb	sy
    f38e:	633b      	str	r3, [r7, #48]	; 0x30
    f390:	e7fe      	b.n	f390 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f392:	f002 ff55 	bl	12240 <xTaskGetSchedulerState>
    f396:	4603      	mov	r3, r0
    f398:	2b00      	cmp	r3, #0
    f39a:	d102      	bne.n	f3a2 <xQueueGenericSend+0xa2>
    f39c:	687b      	ldr	r3, [r7, #4]
    f39e:	2b00      	cmp	r3, #0
    f3a0:	d102      	bne.n	f3a8 <xQueueGenericSend+0xa8>
    f3a2:	f04f 0301 	mov.w	r3, #1
    f3a6:	e001      	b.n	f3ac <xQueueGenericSend+0xac>
    f3a8:	f04f 0300 	mov.w	r3, #0
    f3ac:	2b00      	cmp	r3, #0
    f3ae:	d10a      	bne.n	f3c6 <xQueueGenericSend+0xc6>
    f3b0:	f04f 0328 	mov.w	r3, #40	; 0x28
    f3b4:	f383 8811 	msr	BASEPRI, r3
    f3b8:	f3bf 8f6f 	isb	sy
    f3bc:	f3bf 8f4f 	dsb	sy
    f3c0:	637b      	str	r3, [r7, #52]	; 0x34
    f3c2:	e7fe      	b.n	f3c2 <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f3c4:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f3c6:	f004 fe27 	bl	14018 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f3d2:	429a      	cmp	r2, r3
    f3d4:	d302      	bcc.n	f3dc <xQueueGenericSend+0xdc>
    f3d6:	683b      	ldr	r3, [r7, #0]
    f3d8:	2b02      	cmp	r3, #2
    f3da:	d134      	bne.n	f446 <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f3dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f3de:	68b9      	ldr	r1, [r7, #8]
    f3e0:	683a      	ldr	r2, [r7, #0]
    f3e2:	f000 fe9d 	bl	10120 <prvCopyDataToQueue>
    f3e6:	4603      	mov	r3, r0
    f3e8:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f3ee:	2b00      	cmp	r3, #0
    f3f0:	d014      	beq.n	f41c <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3f4:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f3f8:	4618      	mov	r0, r3
    f3fa:	f002 fb7b 	bl	11af4 <xTaskRemoveFromEventList>
    f3fe:	4603      	mov	r3, r0
    f400:	2b00      	cmp	r3, #0
    f402:	d01a      	beq.n	f43a <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f404:	f64e 5304 	movw	r3, #60676	; 0xed04
    f408:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f40c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f410:	601a      	str	r2, [r3, #0]
    f412:	f3bf 8f4f 	dsb	sy
    f416:	f3bf 8f6f 	isb	sy
    f41a:	e00f      	b.n	f43c <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f41c:	6a3b      	ldr	r3, [r7, #32]
    f41e:	2b00      	cmp	r3, #0
    f420:	d00c      	beq.n	f43c <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f422:	f64e 5304 	movw	r3, #60676	; 0xed04
    f426:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f42a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f42e:	601a      	str	r2, [r3, #0]
    f430:	f3bf 8f4f 	dsb	sy
    f434:	f3bf 8f6f 	isb	sy
    f438:	e000      	b.n	f43c <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f43a:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f43c:	f004 fe24 	bl	14088 <vPortExitCritical>
				return pdPASS;
    f440:	f04f 0301 	mov.w	r3, #1
    f444:	e06f      	b.n	f526 <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f446:	687b      	ldr	r3, [r7, #4]
    f448:	2b00      	cmp	r3, #0
    f44a:	d104      	bne.n	f456 <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f44c:	f004 fe1c 	bl	14088 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f450:	f04f 0300 	mov.w	r3, #0
    f454:	e067      	b.n	f526 <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f456:	69fb      	ldr	r3, [r7, #28]
    f458:	2b00      	cmp	r3, #0
    f45a:	d107      	bne.n	f46c <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f45c:	f107 0314 	add.w	r3, r7, #20
    f460:	4618      	mov	r0, r3
    f462:	f002 fc57 	bl	11d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f466:	f04f 0301 	mov.w	r3, #1
    f46a:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f46c:	f004 fe0c 	bl	14088 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f470:	f001 feee 	bl	11250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f474:	f004 fdd0 	bl	14018 <vPortEnterCritical>
    f478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f47a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f47e:	b2db      	uxtb	r3, r3
    f480:	b25b      	sxtb	r3, r3
    f482:	f1b3 3fff 	cmp.w	r3, #4294967295
    f486:	d104      	bne.n	f492 <xQueueGenericSend+0x192>
    f488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f48a:	f04f 0200 	mov.w	r2, #0
    f48e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f494:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f498:	b2db      	uxtb	r3, r3
    f49a:	b25b      	sxtb	r3, r3
    f49c:	f1b3 3fff 	cmp.w	r3, #4294967295
    f4a0:	d104      	bne.n	f4ac <xQueueGenericSend+0x1ac>
    f4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4a4:	f04f 0200 	mov.w	r2, #0
    f4a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f4ac:	f004 fdec 	bl	14088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f4b0:	f107 0214 	add.w	r2, r7, #20
    f4b4:	f107 0304 	add.w	r3, r7, #4
    f4b8:	4610      	mov	r0, r2
    f4ba:	4619      	mov	r1, r3
    f4bc:	f002 fc42 	bl	11d44 <xTaskCheckForTimeOut>
    f4c0:	4603      	mov	r3, r0
    f4c2:	2b00      	cmp	r3, #0
    f4c4:	d128      	bne.n	f518 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f4c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f4c8:	f000 ff60 	bl	1038c <prvIsQueueFull>
    f4cc:	4603      	mov	r3, r0
    f4ce:	2b00      	cmp	r3, #0
    f4d0:	d01c      	beq.n	f50c <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f4d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4d4:	f103 0210 	add.w	r2, r3, #16
    f4d8:	687b      	ldr	r3, [r7, #4]
    f4da:	4610      	mov	r0, r2
    f4dc:	4619      	mov	r1, r3
    f4de:	f002 fa75 	bl	119cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f4e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f4e4:	f000 febc 	bl	10260 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f4e8:	f001 fec4 	bl	11274 <xTaskResumeAll>
    f4ec:	4603      	mov	r3, r0
    f4ee:	2b00      	cmp	r3, #0
    f4f0:	f47f af68 	bne.w	f3c4 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f4f4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f4f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f4fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f500:	601a      	str	r2, [r3, #0]
    f502:	f3bf 8f4f 	dsb	sy
    f506:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f50a:	e75c      	b.n	f3c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f50c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f50e:	f000 fea7 	bl	10260 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f512:	f001 feaf 	bl	11274 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f516:	e756      	b.n	f3c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f518:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f51a:	f000 fea1 	bl	10260 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f51e:	f001 fea9 	bl	11274 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f522:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f526:	4618      	mov	r0, r3
    f528:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f52c:	46bd      	mov	sp, r7
    f52e:	bd80      	pop	{r7, pc}

0000f530 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f530:	b580      	push	{r7, lr}
    f532:	b08e      	sub	sp, #56	; 0x38
    f534:	af00      	add	r7, sp, #0
    f536:	60f8      	str	r0, [r7, #12]
    f538:	60b9      	str	r1, [r7, #8]
    f53a:	607a      	str	r2, [r7, #4]
    f53c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f53e:	68fb      	ldr	r3, [r7, #12]
    f540:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f542:	69bb      	ldr	r3, [r7, #24]
    f544:	2b00      	cmp	r3, #0
    f546:	d109      	bne.n	f55c <xQueueGenericSendFromISR+0x2c>
    f548:	f04f 0328 	mov.w	r3, #40	; 0x28
    f54c:	f383 8811 	msr	BASEPRI, r3
    f550:	f3bf 8f6f 	isb	sy
    f554:	f3bf 8f4f 	dsb	sy
    f558:	623b      	str	r3, [r7, #32]
    f55a:	e7fe      	b.n	f55a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f55c:	68bb      	ldr	r3, [r7, #8]
    f55e:	2b00      	cmp	r3, #0
    f560:	d103      	bne.n	f56a <xQueueGenericSendFromISR+0x3a>
    f562:	69bb      	ldr	r3, [r7, #24]
    f564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f566:	2b00      	cmp	r3, #0
    f568:	d102      	bne.n	f570 <xQueueGenericSendFromISR+0x40>
    f56a:	f04f 0301 	mov.w	r3, #1
    f56e:	e001      	b.n	f574 <xQueueGenericSendFromISR+0x44>
    f570:	f04f 0300 	mov.w	r3, #0
    f574:	2b00      	cmp	r3, #0
    f576:	d109      	bne.n	f58c <xQueueGenericSendFromISR+0x5c>
    f578:	f04f 0328 	mov.w	r3, #40	; 0x28
    f57c:	f383 8811 	msr	BASEPRI, r3
    f580:	f3bf 8f6f 	isb	sy
    f584:	f3bf 8f4f 	dsb	sy
    f588:	627b      	str	r3, [r7, #36]	; 0x24
    f58a:	e7fe      	b.n	f58a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f58c:	683b      	ldr	r3, [r7, #0]
    f58e:	2b02      	cmp	r3, #2
    f590:	d103      	bne.n	f59a <xQueueGenericSendFromISR+0x6a>
    f592:	69bb      	ldr	r3, [r7, #24]
    f594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f596:	2b01      	cmp	r3, #1
    f598:	d102      	bne.n	f5a0 <xQueueGenericSendFromISR+0x70>
    f59a:	f04f 0301 	mov.w	r3, #1
    f59e:	e001      	b.n	f5a4 <xQueueGenericSendFromISR+0x74>
    f5a0:	f04f 0300 	mov.w	r3, #0
    f5a4:	2b00      	cmp	r3, #0
    f5a6:	d109      	bne.n	f5bc <xQueueGenericSendFromISR+0x8c>
    f5a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f5ac:	f383 8811 	msr	BASEPRI, r3
    f5b0:	f3bf 8f6f 	isb	sy
    f5b4:	f3bf 8f4f 	dsb	sy
    f5b8:	62bb      	str	r3, [r7, #40]	; 0x28
    f5ba:	e7fe      	b.n	f5ba <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f5bc:	f004 fe10 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f5c0:	f3ef 8211 	mrs	r2, BASEPRI
    f5c4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f5c8:	f383 8811 	msr	BASEPRI, r3
    f5cc:	f3bf 8f6f 	isb	sy
    f5d0:	f3bf 8f4f 	dsb	sy
    f5d4:	633a      	str	r2, [r7, #48]	; 0x30
    f5d6:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f5da:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f5dc:	69bb      	ldr	r3, [r7, #24]
    f5de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f5e0:	69bb      	ldr	r3, [r7, #24]
    f5e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f5e4:	429a      	cmp	r2, r3
    f5e6:	d302      	bcc.n	f5ee <xQueueGenericSendFromISR+0xbe>
    f5e8:	683b      	ldr	r3, [r7, #0]
    f5ea:	2b02      	cmp	r3, #2
    f5ec:	d134      	bne.n	f658 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f5ee:	69bb      	ldr	r3, [r7, #24]
    f5f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f5f4:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f5f6:	69b8      	ldr	r0, [r7, #24]
    f5f8:	68b9      	ldr	r1, [r7, #8]
    f5fa:	683a      	ldr	r2, [r7, #0]
    f5fc:	f000 fd90 	bl	10120 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f600:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f604:	f1b3 3fff 	cmp.w	r3, #4294967295
    f608:	d114      	bne.n	f634 <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f60a:	69bb      	ldr	r3, [r7, #24]
    f60c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f60e:	2b00      	cmp	r3, #0
    f610:	d019      	beq.n	f646 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f612:	69bb      	ldr	r3, [r7, #24]
    f614:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f618:	4618      	mov	r0, r3
    f61a:	f002 fa6b 	bl	11af4 <xTaskRemoveFromEventList>
    f61e:	4603      	mov	r3, r0
    f620:	2b00      	cmp	r3, #0
    f622:	d012      	beq.n	f64a <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f624:	687b      	ldr	r3, [r7, #4]
    f626:	2b00      	cmp	r3, #0
    f628:	d011      	beq.n	f64e <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f62a:	687b      	ldr	r3, [r7, #4]
    f62c:	f04f 0201 	mov.w	r2, #1
    f630:	601a      	str	r2, [r3, #0]
    f632:	e00d      	b.n	f650 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f634:	7ffb      	ldrb	r3, [r7, #31]
    f636:	f103 0301 	add.w	r3, r3, #1
    f63a:	b2db      	uxtb	r3, r3
    f63c:	461a      	mov	r2, r3
    f63e:	69bb      	ldr	r3, [r7, #24]
    f640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f644:	e004      	b.n	f650 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f646:	bf00      	nop
    f648:	e002      	b.n	f650 <xQueueGenericSendFromISR+0x120>
    f64a:	bf00      	nop
    f64c:	e000      	b.n	f650 <xQueueGenericSendFromISR+0x120>
    f64e:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f650:	f04f 0301 	mov.w	r3, #1
    f654:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f656:	e002      	b.n	f65e <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f658:	f04f 0300 	mov.w	r3, #0
    f65c:	613b      	str	r3, [r7, #16]
    f65e:	697b      	ldr	r3, [r7, #20]
    f660:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f664:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f668:	693b      	ldr	r3, [r7, #16]
}
    f66a:	4618      	mov	r0, r3
    f66c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f670:	46bd      	mov	sp, r7
    f672:	bd80      	pop	{r7, pc}

0000f674 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    f674:	b580      	push	{r7, lr}
    f676:	b08e      	sub	sp, #56	; 0x38
    f678:	af00      	add	r7, sp, #0
    f67a:	6078      	str	r0, [r7, #4]
    f67c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f67e:	687b      	ldr	r3, [r7, #4]
    f680:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    f682:	697b      	ldr	r3, [r7, #20]
    f684:	2b00      	cmp	r3, #0
    f686:	d109      	bne.n	f69c <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f688:	f04f 0328 	mov.w	r3, #40	; 0x28
    f68c:	f383 8811 	msr	BASEPRI, r3
    f690:	f3bf 8f6f 	isb	sy
    f694:	f3bf 8f4f 	dsb	sy
    f698:	623b      	str	r3, [r7, #32]
    f69a:	e7fe      	b.n	f69a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f69c:	697b      	ldr	r3, [r7, #20]
    f69e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f6a0:	2b00      	cmp	r3, #0
    f6a2:	d009      	beq.n	f6b8 <xQueueGiveFromISR+0x44>
    f6a4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6a8:	f383 8811 	msr	BASEPRI, r3
    f6ac:	f3bf 8f6f 	isb	sy
    f6b0:	f3bf 8f4f 	dsb	sy
    f6b4:	627b      	str	r3, [r7, #36]	; 0x24
    f6b6:	e7fe      	b.n	f6b6 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    f6b8:	697b      	ldr	r3, [r7, #20]
    f6ba:	681b      	ldr	r3, [r3, #0]
    f6bc:	2b00      	cmp	r3, #0
    f6be:	d103      	bne.n	f6c8 <xQueueGiveFromISR+0x54>
    f6c0:	697b      	ldr	r3, [r7, #20]
    f6c2:	689b      	ldr	r3, [r3, #8]
    f6c4:	2b00      	cmp	r3, #0
    f6c6:	d102      	bne.n	f6ce <xQueueGiveFromISR+0x5a>
    f6c8:	f04f 0301 	mov.w	r3, #1
    f6cc:	e001      	b.n	f6d2 <xQueueGiveFromISR+0x5e>
    f6ce:	f04f 0300 	mov.w	r3, #0
    f6d2:	2b00      	cmp	r3, #0
    f6d4:	d109      	bne.n	f6ea <xQueueGiveFromISR+0x76>
    f6d6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6da:	f383 8811 	msr	BASEPRI, r3
    f6de:	f3bf 8f6f 	isb	sy
    f6e2:	f3bf 8f4f 	dsb	sy
    f6e6:	62bb      	str	r3, [r7, #40]	; 0x28
    f6e8:	e7fe      	b.n	f6e8 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f6ea:	f004 fd79 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f6ee:	f3ef 8211 	mrs	r2, BASEPRI
    f6f2:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6f6:	f383 8811 	msr	BASEPRI, r3
    f6fa:	f3bf 8f6f 	isb	sy
    f6fe:	f3bf 8f4f 	dsb	sy
    f702:	633a      	str	r2, [r7, #48]	; 0x30
    f704:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f706:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f708:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f70a:	697b      	ldr	r3, [r7, #20]
    f70c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f70e:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    f710:	697b      	ldr	r3, [r7, #20]
    f712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    f714:	69bb      	ldr	r3, [r7, #24]
    f716:	429a      	cmp	r2, r3
    f718:	d934      	bls.n	f784 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f71a:	697b      	ldr	r3, [r7, #20]
    f71c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f720:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    f722:	69bb      	ldr	r3, [r7, #24]
    f724:	f103 0201 	add.w	r2, r3, #1
    f728:	697b      	ldr	r3, [r7, #20]
    f72a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f72c:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f730:	f1b3 3fff 	cmp.w	r3, #4294967295
    f734:	d114      	bne.n	f760 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f736:	697b      	ldr	r3, [r7, #20]
    f738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f73a:	2b00      	cmp	r3, #0
    f73c:	d019      	beq.n	f772 <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f73e:	697b      	ldr	r3, [r7, #20]
    f740:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f744:	4618      	mov	r0, r3
    f746:	f002 f9d5 	bl	11af4 <xTaskRemoveFromEventList>
    f74a:	4603      	mov	r3, r0
    f74c:	2b00      	cmp	r3, #0
    f74e:	d012      	beq.n	f776 <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f750:	683b      	ldr	r3, [r7, #0]
    f752:	2b00      	cmp	r3, #0
    f754:	d011      	beq.n	f77a <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f756:	683b      	ldr	r3, [r7, #0]
    f758:	f04f 0201 	mov.w	r2, #1
    f75c:	601a      	str	r2, [r3, #0]
    f75e:	e00d      	b.n	f77c <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f760:	7ffb      	ldrb	r3, [r7, #31]
    f762:	f103 0301 	add.w	r3, r3, #1
    f766:	b2db      	uxtb	r3, r3
    f768:	461a      	mov	r2, r3
    f76a:	697b      	ldr	r3, [r7, #20]
    f76c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f770:	e004      	b.n	f77c <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f772:	bf00      	nop
    f774:	e002      	b.n	f77c <xQueueGiveFromISR+0x108>
    f776:	bf00      	nop
    f778:	e000      	b.n	f77c <xQueueGiveFromISR+0x108>
    f77a:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f77c:	f04f 0301 	mov.w	r3, #1
    f780:	60fb      	str	r3, [r7, #12]
    f782:	e002      	b.n	f78a <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f784:	f04f 0300 	mov.w	r3, #0
    f788:	60fb      	str	r3, [r7, #12]
    f78a:	693b      	ldr	r3, [r7, #16]
    f78c:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f78e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f790:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f794:	68fb      	ldr	r3, [r7, #12]
}
    f796:	4618      	mov	r0, r3
    f798:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f79c:	46bd      	mov	sp, r7
    f79e:	bd80      	pop	{r7, pc}

0000f7a0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    f7a0:	b580      	push	{r7, lr}
    f7a2:	b08c      	sub	sp, #48	; 0x30
    f7a4:	af00      	add	r7, sp, #0
    f7a6:	60f8      	str	r0, [r7, #12]
    f7a8:	60b9      	str	r1, [r7, #8]
    f7aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    f7ac:	f04f 0300 	mov.w	r3, #0
    f7b0:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f7b2:	68fb      	ldr	r3, [r7, #12]
    f7b4:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f7b6:	69fb      	ldr	r3, [r7, #28]
    f7b8:	2b00      	cmp	r3, #0
    f7ba:	d109      	bne.n	f7d0 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f7bc:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7c0:	f383 8811 	msr	BASEPRI, r3
    f7c4:	f3bf 8f6f 	isb	sy
    f7c8:	f3bf 8f4f 	dsb	sy
    f7cc:	627b      	str	r3, [r7, #36]	; 0x24
    f7ce:	e7fe      	b.n	f7ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f7d0:	68bb      	ldr	r3, [r7, #8]
    f7d2:	2b00      	cmp	r3, #0
    f7d4:	d103      	bne.n	f7de <xQueueReceive+0x3e>
    f7d6:	69fb      	ldr	r3, [r7, #28]
    f7d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f7da:	2b00      	cmp	r3, #0
    f7dc:	d102      	bne.n	f7e4 <xQueueReceive+0x44>
    f7de:	f04f 0301 	mov.w	r3, #1
    f7e2:	e001      	b.n	f7e8 <xQueueReceive+0x48>
    f7e4:	f04f 0300 	mov.w	r3, #0
    f7e8:	2b00      	cmp	r3, #0
    f7ea:	d109      	bne.n	f800 <xQueueReceive+0x60>
    f7ec:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7f0:	f383 8811 	msr	BASEPRI, r3
    f7f4:	f3bf 8f6f 	isb	sy
    f7f8:	f3bf 8f4f 	dsb	sy
    f7fc:	62bb      	str	r3, [r7, #40]	; 0x28
    f7fe:	e7fe      	b.n	f7fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f800:	f002 fd1e 	bl	12240 <xTaskGetSchedulerState>
    f804:	4603      	mov	r3, r0
    f806:	2b00      	cmp	r3, #0
    f808:	d102      	bne.n	f810 <xQueueReceive+0x70>
    f80a:	687b      	ldr	r3, [r7, #4]
    f80c:	2b00      	cmp	r3, #0
    f80e:	d102      	bne.n	f816 <xQueueReceive+0x76>
    f810:	f04f 0301 	mov.w	r3, #1
    f814:	e001      	b.n	f81a <xQueueReceive+0x7a>
    f816:	f04f 0300 	mov.w	r3, #0
    f81a:	2b00      	cmp	r3, #0
    f81c:	d10c      	bne.n	f838 <xQueueReceive+0x98>
    f81e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f822:	f383 8811 	msr	BASEPRI, r3
    f826:	f3bf 8f6f 	isb	sy
    f82a:	f3bf 8f4f 	dsb	sy
    f82e:	62fb      	str	r3, [r7, #44]	; 0x2c
    f830:	e7fe      	b.n	f830 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f832:	bf00      	nop
    f834:	e000      	b.n	f838 <xQueueReceive+0x98>
    f836:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f838:	f004 fbee 	bl	14018 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f83c:	69fb      	ldr	r3, [r7, #28]
    f83e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f840:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    f842:	6a3b      	ldr	r3, [r7, #32]
    f844:	2b00      	cmp	r3, #0
    f846:	d025      	beq.n	f894 <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    f848:	69f8      	ldr	r0, [r7, #28]
    f84a:	68b9      	ldr	r1, [r7, #8]
    f84c:	f000 fce0 	bl	10210 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    f850:	6a3b      	ldr	r3, [r7, #32]
    f852:	f103 32ff 	add.w	r2, r3, #4294967295
    f856:	69fb      	ldr	r3, [r7, #28]
    f858:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f85a:	69fb      	ldr	r3, [r7, #28]
    f85c:	691b      	ldr	r3, [r3, #16]
    f85e:	2b00      	cmp	r3, #0
    f860:	d013      	beq.n	f88a <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f862:	69fb      	ldr	r3, [r7, #28]
    f864:	f103 0310 	add.w	r3, r3, #16
    f868:	4618      	mov	r0, r3
    f86a:	f002 f943 	bl	11af4 <xTaskRemoveFromEventList>
    f86e:	4603      	mov	r3, r0
    f870:	2b00      	cmp	r3, #0
    f872:	d00a      	beq.n	f88a <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    f874:	f64e 5304 	movw	r3, #60676	; 0xed04
    f878:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f87c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f880:	601a      	str	r2, [r3, #0]
    f882:	f3bf 8f4f 	dsb	sy
    f886:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    f88a:	f004 fbfd 	bl	14088 <vPortExitCritical>
				return pdPASS;
    f88e:	f04f 0301 	mov.w	r3, #1
    f892:	e076      	b.n	f982 <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f894:	687b      	ldr	r3, [r7, #4]
    f896:	2b00      	cmp	r3, #0
    f898:	d104      	bne.n	f8a4 <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f89a:	f004 fbf5 	bl	14088 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    f89e:	f04f 0300 	mov.w	r3, #0
    f8a2:	e06e      	b.n	f982 <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    f8a4:	69bb      	ldr	r3, [r7, #24]
    f8a6:	2b00      	cmp	r3, #0
    f8a8:	d107      	bne.n	f8ba <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f8aa:	f107 0310 	add.w	r3, r7, #16
    f8ae:	4618      	mov	r0, r3
    f8b0:	f002 fa30 	bl	11d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f8b4:	f04f 0301 	mov.w	r3, #1
    f8b8:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f8ba:	f004 fbe5 	bl	14088 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f8be:	f001 fcc7 	bl	11250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f8c2:	f004 fba9 	bl	14018 <vPortEnterCritical>
    f8c6:	69fb      	ldr	r3, [r7, #28]
    f8c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f8cc:	b2db      	uxtb	r3, r3
    f8ce:	b25b      	sxtb	r3, r3
    f8d0:	f1b3 3fff 	cmp.w	r3, #4294967295
    f8d4:	d104      	bne.n	f8e0 <xQueueReceive+0x140>
    f8d6:	69fb      	ldr	r3, [r7, #28]
    f8d8:	f04f 0200 	mov.w	r2, #0
    f8dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f8e0:	69fb      	ldr	r3, [r7, #28]
    f8e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f8e6:	b2db      	uxtb	r3, r3
    f8e8:	b25b      	sxtb	r3, r3
    f8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
    f8ee:	d104      	bne.n	f8fa <xQueueReceive+0x15a>
    f8f0:	69fb      	ldr	r3, [r7, #28]
    f8f2:	f04f 0200 	mov.w	r2, #0
    f8f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f8fa:	f004 fbc5 	bl	14088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f8fe:	f107 0210 	add.w	r2, r7, #16
    f902:	f107 0304 	add.w	r3, r7, #4
    f906:	4610      	mov	r0, r2
    f908:	4619      	mov	r1, r3
    f90a:	f002 fa1b 	bl	11d44 <xTaskCheckForTimeOut>
    f90e:	4603      	mov	r3, r0
    f910:	2b00      	cmp	r3, #0
    f912:	d128      	bne.n	f966 <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f914:	69f8      	ldr	r0, [r7, #28]
    f916:	f000 fcf9 	bl	1030c <prvIsQueueEmpty>
    f91a:	4603      	mov	r3, r0
    f91c:	2b00      	cmp	r3, #0
    f91e:	d01c      	beq.n	f95a <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    f920:	69fb      	ldr	r3, [r7, #28]
    f922:	f103 0224 	add.w	r2, r3, #36	; 0x24
    f926:	687b      	ldr	r3, [r7, #4]
    f928:	4610      	mov	r0, r2
    f92a:	4619      	mov	r1, r3
    f92c:	f002 f84e 	bl	119cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    f930:	69f8      	ldr	r0, [r7, #28]
    f932:	f000 fc95 	bl	10260 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    f936:	f001 fc9d 	bl	11274 <xTaskResumeAll>
    f93a:	4603      	mov	r3, r0
    f93c:	2b00      	cmp	r3, #0
    f93e:	f47f af78 	bne.w	f832 <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    f942:	f64e 5304 	movw	r3, #60676	; 0xed04
    f946:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f94a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f94e:	601a      	str	r2, [r3, #0]
    f950:	f3bf 8f4f 	dsb	sy
    f954:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f958:	e76e      	b.n	f838 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    f95a:	69f8      	ldr	r0, [r7, #28]
    f95c:	f000 fc80 	bl	10260 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f960:	f001 fc88 	bl	11274 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f964:	e768      	b.n	f838 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    f966:	69f8      	ldr	r0, [r7, #28]
    f968:	f000 fc7a 	bl	10260 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f96c:	f001 fc82 	bl	11274 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f970:	69f8      	ldr	r0, [r7, #28]
    f972:	f000 fccb 	bl	1030c <prvIsQueueEmpty>
    f976:	4603      	mov	r3, r0
    f978:	2b00      	cmp	r3, #0
    f97a:	f43f af5c 	beq.w	f836 <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    f97e:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    f982:	4618      	mov	r0, r3
    f984:	f107 0730 	add.w	r7, r7, #48	; 0x30
    f988:	46bd      	mov	sp, r7
    f98a:	bd80      	pop	{r7, pc}

0000f98c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    f98c:	b580      	push	{r7, lr}
    f98e:	b08e      	sub	sp, #56	; 0x38
    f990:	af00      	add	r7, sp, #0
    f992:	6078      	str	r0, [r7, #4]
    f994:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    f996:	f04f 0300 	mov.w	r3, #0
    f99a:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f99c:	687b      	ldr	r3, [r7, #4]
    f99e:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    f9a0:	f04f 0300 	mov.w	r3, #0
    f9a4:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f9a6:	69bb      	ldr	r3, [r7, #24]
    f9a8:	2b00      	cmp	r3, #0
    f9aa:	d109      	bne.n	f9c0 <xQueueSemaphoreTake+0x34>
    f9ac:	f04f 0328 	mov.w	r3, #40	; 0x28
    f9b0:	f383 8811 	msr	BASEPRI, r3
    f9b4:	f3bf 8f6f 	isb	sy
    f9b8:	f3bf 8f4f 	dsb	sy
    f9bc:	62bb      	str	r3, [r7, #40]	; 0x28
    f9be:	e7fe      	b.n	f9be <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f9c0:	69bb      	ldr	r3, [r7, #24]
    f9c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f9c4:	2b00      	cmp	r3, #0
    f9c6:	d009      	beq.n	f9dc <xQueueSemaphoreTake+0x50>
    f9c8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f9cc:	f383 8811 	msr	BASEPRI, r3
    f9d0:	f3bf 8f6f 	isb	sy
    f9d4:	f3bf 8f4f 	dsb	sy
    f9d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    f9da:	e7fe      	b.n	f9da <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f9dc:	f002 fc30 	bl	12240 <xTaskGetSchedulerState>
    f9e0:	4603      	mov	r3, r0
    f9e2:	2b00      	cmp	r3, #0
    f9e4:	d102      	bne.n	f9ec <xQueueSemaphoreTake+0x60>
    f9e6:	683b      	ldr	r3, [r7, #0]
    f9e8:	2b00      	cmp	r3, #0
    f9ea:	d102      	bne.n	f9f2 <xQueueSemaphoreTake+0x66>
    f9ec:	f04f 0301 	mov.w	r3, #1
    f9f0:	e001      	b.n	f9f6 <xQueueSemaphoreTake+0x6a>
    f9f2:	f04f 0300 	mov.w	r3, #0
    f9f6:	2b00      	cmp	r3, #0
    f9f8:	d10c      	bne.n	fa14 <xQueueSemaphoreTake+0x88>
    f9fa:	f04f 0328 	mov.w	r3, #40	; 0x28
    f9fe:	f383 8811 	msr	BASEPRI, r3
    fa02:	f3bf 8f6f 	isb	sy
    fa06:	f3bf 8f4f 	dsb	sy
    fa0a:	633b      	str	r3, [r7, #48]	; 0x30
    fa0c:	e7fe      	b.n	fa0c <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fa0e:	bf00      	nop
    fa10:	e000      	b.n	fa14 <xQueueSemaphoreTake+0x88>
    fa12:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fa14:	f004 fb00 	bl	14018 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    fa18:	69bb      	ldr	r3, [r7, #24]
    fa1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fa1c:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    fa1e:	6a3b      	ldr	r3, [r7, #32]
    fa20:	2b00      	cmp	r3, #0
    fa22:	d02a      	beq.n	fa7a <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    fa24:	6a3b      	ldr	r3, [r7, #32]
    fa26:	f103 32ff 	add.w	r2, r3, #4294967295
    fa2a:	69bb      	ldr	r3, [r7, #24]
    fa2c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fa2e:	69bb      	ldr	r3, [r7, #24]
    fa30:	681b      	ldr	r3, [r3, #0]
    fa32:	2b00      	cmp	r3, #0
    fa34:	d104      	bne.n	fa40 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    fa36:	f002 ffdf 	bl	129f8 <pvTaskIncrementMutexHeldCount>
    fa3a:	4602      	mov	r2, r0
    fa3c:	69bb      	ldr	r3, [r7, #24]
    fa3e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fa40:	69bb      	ldr	r3, [r7, #24]
    fa42:	691b      	ldr	r3, [r3, #16]
    fa44:	2b00      	cmp	r3, #0
    fa46:	d013      	beq.n	fa70 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fa48:	69bb      	ldr	r3, [r7, #24]
    fa4a:	f103 0310 	add.w	r3, r3, #16
    fa4e:	4618      	mov	r0, r3
    fa50:	f002 f850 	bl	11af4 <xTaskRemoveFromEventList>
    fa54:	4603      	mov	r3, r0
    fa56:	2b00      	cmp	r3, #0
    fa58:	d00a      	beq.n	fa70 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fa5a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fa5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fa66:	601a      	str	r2, [r3, #0]
    fa68:	f3bf 8f4f 	dsb	sy
    fa6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fa70:	f004 fb0a 	bl	14088 <vPortExitCritical>
				return pdPASS;
    fa74:	f04f 0301 	mov.w	r3, #1
    fa78:	e0a3      	b.n	fbc2 <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fa7a:	683b      	ldr	r3, [r7, #0]
    fa7c:	2b00      	cmp	r3, #0
    fa7e:	d111      	bne.n	faa4 <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fa80:	69fb      	ldr	r3, [r7, #28]
    fa82:	2b00      	cmp	r3, #0
    fa84:	d009      	beq.n	fa9a <xQueueSemaphoreTake+0x10e>
    fa86:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa8a:	f383 8811 	msr	BASEPRI, r3
    fa8e:	f3bf 8f6f 	isb	sy
    fa92:	f3bf 8f4f 	dsb	sy
    fa96:	637b      	str	r3, [r7, #52]	; 0x34
    fa98:	e7fe      	b.n	fa98 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fa9a:	f004 faf5 	bl	14088 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fa9e:	f04f 0300 	mov.w	r3, #0
    faa2:	e08e      	b.n	fbc2 <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    faa4:	697b      	ldr	r3, [r7, #20]
    faa6:	2b00      	cmp	r3, #0
    faa8:	d107      	bne.n	faba <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    faaa:	f107 030c 	add.w	r3, r7, #12
    faae:	4618      	mov	r0, r3
    fab0:	f002 f930 	bl	11d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fab4:	f04f 0301 	mov.w	r3, #1
    fab8:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    faba:	f004 fae5 	bl	14088 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fabe:	f001 fbc7 	bl	11250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fac2:	f004 faa9 	bl	14018 <vPortEnterCritical>
    fac6:	69bb      	ldr	r3, [r7, #24]
    fac8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    facc:	b2db      	uxtb	r3, r3
    face:	b25b      	sxtb	r3, r3
    fad0:	f1b3 3fff 	cmp.w	r3, #4294967295
    fad4:	d104      	bne.n	fae0 <xQueueSemaphoreTake+0x154>
    fad6:	69bb      	ldr	r3, [r7, #24]
    fad8:	f04f 0200 	mov.w	r2, #0
    fadc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fae0:	69bb      	ldr	r3, [r7, #24]
    fae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fae6:	b2db      	uxtb	r3, r3
    fae8:	b25b      	sxtb	r3, r3
    faea:	f1b3 3fff 	cmp.w	r3, #4294967295
    faee:	d104      	bne.n	fafa <xQueueSemaphoreTake+0x16e>
    faf0:	69bb      	ldr	r3, [r7, #24]
    faf2:	f04f 0200 	mov.w	r2, #0
    faf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fafa:	f004 fac5 	bl	14088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fafe:	f107 020c 	add.w	r2, r7, #12
    fb02:	463b      	mov	r3, r7
    fb04:	4610      	mov	r0, r2
    fb06:	4619      	mov	r1, r3
    fb08:	f002 f91c 	bl	11d44 <xTaskCheckForTimeOut>
    fb0c:	4603      	mov	r3, r0
    fb0e:	2b00      	cmp	r3, #0
    fb10:	d137      	bne.n	fb82 <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fb12:	69b8      	ldr	r0, [r7, #24]
    fb14:	f000 fbfa 	bl	1030c <prvIsQueueEmpty>
    fb18:	4603      	mov	r3, r0
    fb1a:	2b00      	cmp	r3, #0
    fb1c:	d02b      	beq.n	fb76 <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fb1e:	69bb      	ldr	r3, [r7, #24]
    fb20:	681b      	ldr	r3, [r3, #0]
    fb22:	2b00      	cmp	r3, #0
    fb24:	d10a      	bne.n	fb3c <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    fb26:	f004 fa77 	bl	14018 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    fb2a:	69bb      	ldr	r3, [r7, #24]
    fb2c:	689b      	ldr	r3, [r3, #8]
    fb2e:	4618      	mov	r0, r3
    fb30:	f002 fbaa 	bl	12288 <xTaskPriorityInherit>
    fb34:	4603      	mov	r3, r0
    fb36:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fb38:	f004 faa6 	bl	14088 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fb3c:	69bb      	ldr	r3, [r7, #24]
    fb3e:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fb42:	683b      	ldr	r3, [r7, #0]
    fb44:	4610      	mov	r0, r2
    fb46:	4619      	mov	r1, r3
    fb48:	f001 ff40 	bl	119cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fb4c:	69b8      	ldr	r0, [r7, #24]
    fb4e:	f000 fb87 	bl	10260 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fb52:	f001 fb8f 	bl	11274 <xTaskResumeAll>
    fb56:	4603      	mov	r3, r0
    fb58:	2b00      	cmp	r3, #0
    fb5a:	f47f af58 	bne.w	fa0e <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    fb5e:	f64e 5304 	movw	r3, #60676	; 0xed04
    fb62:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fb66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fb6a:	601a      	str	r2, [r3, #0]
    fb6c:	f3bf 8f4f 	dsb	sy
    fb70:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb74:	e74e      	b.n	fa14 <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    fb76:	69b8      	ldr	r0, [r7, #24]
    fb78:	f000 fb72 	bl	10260 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fb7c:	f001 fb7a 	bl	11274 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb80:	e748      	b.n	fa14 <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    fb82:	69b8      	ldr	r0, [r7, #24]
    fb84:	f000 fb6c 	bl	10260 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fb88:	f001 fb74 	bl	11274 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fb8c:	69b8      	ldr	r0, [r7, #24]
    fb8e:	f000 fbbd 	bl	1030c <prvIsQueueEmpty>
    fb92:	4603      	mov	r3, r0
    fb94:	2b00      	cmp	r3, #0
    fb96:	f43f af3c 	beq.w	fa12 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    fb9a:	69fb      	ldr	r3, [r7, #28]
    fb9c:	2b00      	cmp	r3, #0
    fb9e:	d00e      	beq.n	fbbe <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    fba0:	f004 fa3a 	bl	14018 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    fba4:	69b8      	ldr	r0, [r7, #24]
    fba6:	f000 faa1 	bl	100ec <prvGetDisinheritPriorityAfterTimeout>
    fbaa:	4603      	mov	r3, r0
    fbac:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    fbae:	69bb      	ldr	r3, [r7, #24]
    fbb0:	689b      	ldr	r3, [r3, #8]
    fbb2:	4618      	mov	r0, r3
    fbb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
    fbb6:	f002 fcc3 	bl	12540 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    fbba:	f004 fa65 	bl	14088 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fbbe:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fbc2:	4618      	mov	r0, r3
    fbc4:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fbc8:	46bd      	mov	sp, r7
    fbca:	bd80      	pop	{r7, pc}

0000fbcc <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fbcc:	b580      	push	{r7, lr}
    fbce:	b08e      	sub	sp, #56	; 0x38
    fbd0:	af00      	add	r7, sp, #0
    fbd2:	60f8      	str	r0, [r7, #12]
    fbd4:	60b9      	str	r1, [r7, #8]
    fbd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fbd8:	f04f 0300 	mov.w	r3, #0
    fbdc:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fbde:	68fb      	ldr	r3, [r7, #12]
    fbe0:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fbe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fbe4:	2b00      	cmp	r3, #0
    fbe6:	d109      	bne.n	fbfc <xQueuePeek+0x30>
    fbe8:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbec:	f383 8811 	msr	BASEPRI, r3
    fbf0:	f3bf 8f6f 	isb	sy
    fbf4:	f3bf 8f4f 	dsb	sy
    fbf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    fbfa:	e7fe      	b.n	fbfa <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fbfc:	68bb      	ldr	r3, [r7, #8]
    fbfe:	2b00      	cmp	r3, #0
    fc00:	d103      	bne.n	fc0a <xQueuePeek+0x3e>
    fc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fc06:	2b00      	cmp	r3, #0
    fc08:	d102      	bne.n	fc10 <xQueuePeek+0x44>
    fc0a:	f04f 0301 	mov.w	r3, #1
    fc0e:	e001      	b.n	fc14 <xQueuePeek+0x48>
    fc10:	f04f 0300 	mov.w	r3, #0
    fc14:	2b00      	cmp	r3, #0
    fc16:	d109      	bne.n	fc2c <xQueuePeek+0x60>
    fc18:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc1c:	f383 8811 	msr	BASEPRI, r3
    fc20:	f3bf 8f6f 	isb	sy
    fc24:	f3bf 8f4f 	dsb	sy
    fc28:	633b      	str	r3, [r7, #48]	; 0x30
    fc2a:	e7fe      	b.n	fc2a <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fc2c:	f002 fb08 	bl	12240 <xTaskGetSchedulerState>
    fc30:	4603      	mov	r3, r0
    fc32:	2b00      	cmp	r3, #0
    fc34:	d102      	bne.n	fc3c <xQueuePeek+0x70>
    fc36:	687b      	ldr	r3, [r7, #4]
    fc38:	2b00      	cmp	r3, #0
    fc3a:	d102      	bne.n	fc42 <xQueuePeek+0x76>
    fc3c:	f04f 0301 	mov.w	r3, #1
    fc40:	e001      	b.n	fc46 <xQueuePeek+0x7a>
    fc42:	f04f 0300 	mov.w	r3, #0
    fc46:	2b00      	cmp	r3, #0
    fc48:	d10c      	bne.n	fc64 <xQueuePeek+0x98>
    fc4a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc4e:	f383 8811 	msr	BASEPRI, r3
    fc52:	f3bf 8f6f 	isb	sy
    fc56:	f3bf 8f4f 	dsb	sy
    fc5a:	637b      	str	r3, [r7, #52]	; 0x34
    fc5c:	e7fe      	b.n	fc5c <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fc5e:	bf00      	nop
    fc60:	e000      	b.n	fc64 <xQueuePeek+0x98>
    fc62:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fc64:	f004 f9d8 	bl	14018 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fc68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fc6c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fc6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    fc70:	2b00      	cmp	r3, #0
    fc72:	d026      	beq.n	fcc2 <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc76:	68db      	ldr	r3, [r3, #12]
    fc78:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fc7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fc7c:	68b9      	ldr	r1, [r7, #8]
    fc7e:	f000 fac7 	bl	10210 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc84:	6a3a      	ldr	r2, [r7, #32]
    fc86:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fc8c:	2b00      	cmp	r3, #0
    fc8e:	d013      	beq.n	fcb8 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fc90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fc92:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fc96:	4618      	mov	r0, r3
    fc98:	f001 ff2c 	bl	11af4 <xTaskRemoveFromEventList>
    fc9c:	4603      	mov	r3, r0
    fc9e:	2b00      	cmp	r3, #0
    fca0:	d00a      	beq.n	fcb8 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    fca2:	f64e 5304 	movw	r3, #60676	; 0xed04
    fca6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fcaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fcae:	601a      	str	r2, [r3, #0]
    fcb0:	f3bf 8f4f 	dsb	sy
    fcb4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fcb8:	f004 f9e6 	bl	14088 <vPortExitCritical>
				return pdPASS;
    fcbc:	f04f 0301 	mov.w	r3, #1
    fcc0:	e076      	b.n	fdb0 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fcc2:	687b      	ldr	r3, [r7, #4]
    fcc4:	2b00      	cmp	r3, #0
    fcc6:	d104      	bne.n	fcd2 <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fcc8:	f004 f9de 	bl	14088 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fccc:	f04f 0300 	mov.w	r3, #0
    fcd0:	e06e      	b.n	fdb0 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
    fcd2:	69fb      	ldr	r3, [r7, #28]
    fcd4:	2b00      	cmp	r3, #0
    fcd6:	d107      	bne.n	fce8 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fcd8:	f107 0314 	add.w	r3, r7, #20
    fcdc:	4618      	mov	r0, r3
    fcde:	f002 f819 	bl	11d14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fce2:	f04f 0301 	mov.w	r3, #1
    fce6:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fce8:	f004 f9ce 	bl	14088 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fcec:	f001 fab0 	bl	11250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fcf0:	f004 f992 	bl	14018 <vPortEnterCritical>
    fcf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fcf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fcfa:	b2db      	uxtb	r3, r3
    fcfc:	b25b      	sxtb	r3, r3
    fcfe:	f1b3 3fff 	cmp.w	r3, #4294967295
    fd02:	d104      	bne.n	fd0e <xQueuePeek+0x142>
    fd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd06:	f04f 0200 	mov.w	r2, #0
    fd0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fd0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fd14:	b2db      	uxtb	r3, r3
    fd16:	b25b      	sxtb	r3, r3
    fd18:	f1b3 3fff 	cmp.w	r3, #4294967295
    fd1c:	d104      	bne.n	fd28 <xQueuePeek+0x15c>
    fd1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd20:	f04f 0200 	mov.w	r2, #0
    fd24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fd28:	f004 f9ae 	bl	14088 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fd2c:	f107 0214 	add.w	r2, r7, #20
    fd30:	f107 0304 	add.w	r3, r7, #4
    fd34:	4610      	mov	r0, r2
    fd36:	4619      	mov	r1, r3
    fd38:	f002 f804 	bl	11d44 <xTaskCheckForTimeOut>
    fd3c:	4603      	mov	r3, r0
    fd3e:	2b00      	cmp	r3, #0
    fd40:	d128      	bne.n	fd94 <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd42:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd44:	f000 fae2 	bl	1030c <prvIsQueueEmpty>
    fd48:	4603      	mov	r3, r0
    fd4a:	2b00      	cmp	r3, #0
    fd4c:	d01c      	beq.n	fd88 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fd4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd50:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fd54:	687b      	ldr	r3, [r7, #4]
    fd56:	4610      	mov	r0, r2
    fd58:	4619      	mov	r1, r3
    fd5a:	f001 fe37 	bl	119cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fd5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd60:	f000 fa7e 	bl	10260 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fd64:	f001 fa86 	bl	11274 <xTaskResumeAll>
    fd68:	4603      	mov	r3, r0
    fd6a:	2b00      	cmp	r3, #0
    fd6c:	f47f af77 	bne.w	fc5e <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
    fd70:	f64e 5304 	movw	r3, #60676	; 0xed04
    fd74:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fd78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fd7c:	601a      	str	r2, [r3, #0]
    fd7e:	f3bf 8f4f 	dsb	sy
    fd82:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd86:	e76d      	b.n	fc64 <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    fd88:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd8a:	f000 fa69 	bl	10260 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fd8e:	f001 fa71 	bl	11274 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd92:	e767      	b.n	fc64 <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    fd94:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd96:	f000 fa63 	bl	10260 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fd9a:	f001 fa6b 	bl	11274 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd9e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fda0:	f000 fab4 	bl	1030c <prvIsQueueEmpty>
    fda4:	4603      	mov	r3, r0
    fda6:	2b00      	cmp	r3, #0
    fda8:	f43f af5b 	beq.w	fc62 <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fdac:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fdb0:	4618      	mov	r0, r3
    fdb2:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fdb6:	46bd      	mov	sp, r7
    fdb8:	bd80      	pop	{r7, pc}
    fdba:	bf00      	nop

0000fdbc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fdbc:	b580      	push	{r7, lr}
    fdbe:	b08e      	sub	sp, #56	; 0x38
    fdc0:	af00      	add	r7, sp, #0
    fdc2:	60f8      	str	r0, [r7, #12]
    fdc4:	60b9      	str	r1, [r7, #8]
    fdc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fdc8:	68fb      	ldr	r3, [r7, #12]
    fdca:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    fdcc:	69bb      	ldr	r3, [r7, #24]
    fdce:	2b00      	cmp	r3, #0
    fdd0:	d109      	bne.n	fde6 <xQueueReceiveFromISR+0x2a>
    fdd2:	f04f 0328 	mov.w	r3, #40	; 0x28
    fdd6:	f383 8811 	msr	BASEPRI, r3
    fdda:	f3bf 8f6f 	isb	sy
    fdde:	f3bf 8f4f 	dsb	sy
    fde2:	627b      	str	r3, [r7, #36]	; 0x24
    fde4:	e7fe      	b.n	fde4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fde6:	68bb      	ldr	r3, [r7, #8]
    fde8:	2b00      	cmp	r3, #0
    fdea:	d103      	bne.n	fdf4 <xQueueReceiveFromISR+0x38>
    fdec:	69bb      	ldr	r3, [r7, #24]
    fdee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fdf0:	2b00      	cmp	r3, #0
    fdf2:	d102      	bne.n	fdfa <xQueueReceiveFromISR+0x3e>
    fdf4:	f04f 0301 	mov.w	r3, #1
    fdf8:	e001      	b.n	fdfe <xQueueReceiveFromISR+0x42>
    fdfa:	f04f 0300 	mov.w	r3, #0
    fdfe:	2b00      	cmp	r3, #0
    fe00:	d109      	bne.n	fe16 <xQueueReceiveFromISR+0x5a>
    fe02:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe06:	f383 8811 	msr	BASEPRI, r3
    fe0a:	f3bf 8f6f 	isb	sy
    fe0e:	f3bf 8f4f 	dsb	sy
    fe12:	62bb      	str	r3, [r7, #40]	; 0x28
    fe14:	e7fe      	b.n	fe14 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fe16:	f004 f9e3 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fe1a:	f3ef 8211 	mrs	r2, BASEPRI
    fe1e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe22:	f383 8811 	msr	BASEPRI, r3
    fe26:	f3bf 8f6f 	isb	sy
    fe2a:	f3bf 8f4f 	dsb	sy
    fe2e:	633a      	str	r2, [r7, #48]	; 0x30
    fe30:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fe32:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fe34:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fe36:	69bb      	ldr	r3, [r7, #24]
    fe38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fe3a:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fe3c:	69fb      	ldr	r3, [r7, #28]
    fe3e:	2b00      	cmp	r3, #0
    fe40:	d03a      	beq.n	feb8 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    fe42:	69bb      	ldr	r3, [r7, #24]
    fe44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fe48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    fe4c:	69b8      	ldr	r0, [r7, #24]
    fe4e:	68b9      	ldr	r1, [r7, #8]
    fe50:	f000 f9de 	bl	10210 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fe54:	69fb      	ldr	r3, [r7, #28]
    fe56:	f103 32ff 	add.w	r2, r3, #4294967295
    fe5a:	69bb      	ldr	r3, [r7, #24]
    fe5c:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    fe5e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    fe62:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe66:	d114      	bne.n	fe92 <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fe68:	69bb      	ldr	r3, [r7, #24]
    fe6a:	691b      	ldr	r3, [r3, #16]
    fe6c:	2b00      	cmp	r3, #0
    fe6e:	d01a      	beq.n	fea6 <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fe70:	69bb      	ldr	r3, [r7, #24]
    fe72:	f103 0310 	add.w	r3, r3, #16
    fe76:	4618      	mov	r0, r3
    fe78:	f001 fe3c 	bl	11af4 <xTaskRemoveFromEventList>
    fe7c:	4603      	mov	r3, r0
    fe7e:	2b00      	cmp	r3, #0
    fe80:	d013      	beq.n	feaa <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    fe82:	687b      	ldr	r3, [r7, #4]
    fe84:	2b00      	cmp	r3, #0
    fe86:	d012      	beq.n	feae <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    fe88:	687b      	ldr	r3, [r7, #4]
    fe8a:	f04f 0201 	mov.w	r2, #1
    fe8e:	601a      	str	r2, [r3, #0]
    fe90:	e00e      	b.n	feb0 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    fe92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    fe96:	f103 0301 	add.w	r3, r3, #1
    fe9a:	b2db      	uxtb	r3, r3
    fe9c:	461a      	mov	r2, r3
    fe9e:	69bb      	ldr	r3, [r7, #24]
    fea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fea4:	e004      	b.n	feb0 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    fea6:	bf00      	nop
    fea8:	e002      	b.n	feb0 <xQueueReceiveFromISR+0xf4>
    feaa:	bf00      	nop
    feac:	e000      	b.n	feb0 <xQueueReceiveFromISR+0xf4>
    feae:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
    feb0:	f04f 0301 	mov.w	r3, #1
    feb4:	613b      	str	r3, [r7, #16]
    feb6:	e002      	b.n	febe <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
    feb8:	f04f 0300 	mov.w	r3, #0
    febc:	613b      	str	r3, [r7, #16]
    febe:	697b      	ldr	r3, [r7, #20]
    fec0:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fec4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fec8:	693b      	ldr	r3, [r7, #16]
}
    feca:	4618      	mov	r0, r3
    fecc:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fed0:	46bd      	mov	sp, r7
    fed2:	bd80      	pop	{r7, pc}

0000fed4 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    fed4:	b580      	push	{r7, lr}
    fed6:	b08c      	sub	sp, #48	; 0x30
    fed8:	af00      	add	r7, sp, #0
    feda:	6078      	str	r0, [r7, #4]
    fedc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fede:	687b      	ldr	r3, [r7, #4]
    fee0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
    fee2:	697b      	ldr	r3, [r7, #20]
    fee4:	2b00      	cmp	r3, #0
    fee6:	d109      	bne.n	fefc <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fee8:	f04f 0328 	mov.w	r3, #40	; 0x28
    feec:	f383 8811 	msr	BASEPRI, r3
    fef0:	f3bf 8f6f 	isb	sy
    fef4:	f3bf 8f4f 	dsb	sy
    fef8:	61bb      	str	r3, [r7, #24]
    fefa:	e7fe      	b.n	fefa <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fefc:	683b      	ldr	r3, [r7, #0]
    fefe:	2b00      	cmp	r3, #0
    ff00:	d103      	bne.n	ff0a <xQueuePeekFromISR+0x36>
    ff02:	697b      	ldr	r3, [r7, #20]
    ff04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ff06:	2b00      	cmp	r3, #0
    ff08:	d102      	bne.n	ff10 <xQueuePeekFromISR+0x3c>
    ff0a:	f04f 0301 	mov.w	r3, #1
    ff0e:	e001      	b.n	ff14 <xQueuePeekFromISR+0x40>
    ff10:	f04f 0300 	mov.w	r3, #0
    ff14:	2b00      	cmp	r3, #0
    ff16:	d109      	bne.n	ff2c <xQueuePeekFromISR+0x58>
    ff18:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff1c:	f383 8811 	msr	BASEPRI, r3
    ff20:	f3bf 8f6f 	isb	sy
    ff24:	f3bf 8f4f 	dsb	sy
    ff28:	61fb      	str	r3, [r7, #28]
    ff2a:	e7fe      	b.n	ff2a <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
    ff2c:	697b      	ldr	r3, [r7, #20]
    ff2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ff30:	2b00      	cmp	r3, #0
    ff32:	d109      	bne.n	ff48 <xQueuePeekFromISR+0x74>
    ff34:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff38:	f383 8811 	msr	BASEPRI, r3
    ff3c:	f3bf 8f6f 	isb	sy
    ff40:	f3bf 8f4f 	dsb	sy
    ff44:	623b      	str	r3, [r7, #32]
    ff46:	e7fe      	b.n	ff46 <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    ff48:	f004 f94a 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    ff4c:	f3ef 8211 	mrs	r2, BASEPRI
    ff50:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff54:	f383 8811 	msr	BASEPRI, r3
    ff58:	f3bf 8f6f 	isb	sy
    ff5c:	f3bf 8f4f 	dsb	sy
    ff60:	62ba      	str	r2, [r7, #40]	; 0x28
    ff62:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    ff64:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    ff66:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    ff68:	697b      	ldr	r3, [r7, #20]
    ff6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff6c:	2b00      	cmp	r3, #0
    ff6e:	d00d      	beq.n	ff8c <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    ff70:	697b      	ldr	r3, [r7, #20]
    ff72:	68db      	ldr	r3, [r3, #12]
    ff74:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    ff76:	6978      	ldr	r0, [r7, #20]
    ff78:	6839      	ldr	r1, [r7, #0]
    ff7a:	f000 f949 	bl	10210 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    ff7e:	697b      	ldr	r3, [r7, #20]
    ff80:	693a      	ldr	r2, [r7, #16]
    ff82:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
    ff84:	f04f 0301 	mov.w	r3, #1
    ff88:	60bb      	str	r3, [r7, #8]
    ff8a:	e002      	b.n	ff92 <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
    ff8c:	f04f 0300 	mov.w	r3, #0
    ff90:	60bb      	str	r3, [r7, #8]
    ff92:	68fb      	ldr	r3, [r7, #12]
    ff94:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    ff96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    ff98:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    ff9c:	68bb      	ldr	r3, [r7, #8]
}
    ff9e:	4618      	mov	r0, r3
    ffa0:	f107 0730 	add.w	r7, r7, #48	; 0x30
    ffa4:	46bd      	mov	sp, r7
    ffa6:	bd80      	pop	{r7, pc}

0000ffa8 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    ffa8:	b580      	push	{r7, lr}
    ffaa:	b084      	sub	sp, #16
    ffac:	af00      	add	r7, sp, #0
    ffae:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
    ffb0:	687b      	ldr	r3, [r7, #4]
    ffb2:	2b00      	cmp	r3, #0
    ffb4:	d109      	bne.n	ffca <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    ffb6:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffba:	f383 8811 	msr	BASEPRI, r3
    ffbe:	f3bf 8f6f 	isb	sy
    ffc2:	f3bf 8f4f 	dsb	sy
    ffc6:	60fb      	str	r3, [r7, #12]
    ffc8:	e7fe      	b.n	ffc8 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
    ffca:	f004 f825 	bl	14018 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    ffce:	687b      	ldr	r3, [r7, #4]
    ffd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ffd2:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
    ffd4:	f004 f858 	bl	14088 <vPortExitCritical>

	return uxReturn;
    ffd8:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    ffda:	4618      	mov	r0, r3
    ffdc:	f107 0710 	add.w	r7, r7, #16
    ffe0:	46bd      	mov	sp, r7
    ffe2:	bd80      	pop	{r7, pc}

0000ffe4 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    ffe4:	b580      	push	{r7, lr}
    ffe6:	b086      	sub	sp, #24
    ffe8:	af00      	add	r7, sp, #0
    ffea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
    ffec:	687b      	ldr	r3, [r7, #4]
    ffee:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
    fff0:	693b      	ldr	r3, [r7, #16]
    fff2:	2b00      	cmp	r3, #0
    fff4:	d109      	bne.n	1000a <RAM_SIZE+0xa>
    fff6:	f04f 0328 	mov.w	r3, #40	; 0x28
    fffa:	f383 8811 	msr	BASEPRI, r3
    fffe:	f3bf 8f6f 	isb	sy
   10002:	f3bf 8f4f 	dsb	sy
   10006:	617b      	str	r3, [r7, #20]
   10008:	e7fe      	b.n	10008 <RAM_SIZE+0x8>

	taskENTER_CRITICAL();
   1000a:	f004 f805 	bl	14018 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   1000e:	693b      	ldr	r3, [r7, #16]
   10010:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   10012:	693b      	ldr	r3, [r7, #16]
   10014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10016:	ebc3 0302 	rsb	r3, r3, r2
   1001a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   1001c:	f004 f834 	bl	14088 <vPortExitCritical>

	return uxReturn;
   10020:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10022:	4618      	mov	r0, r3
   10024:	f107 0718 	add.w	r7, r7, #24
   10028:	46bd      	mov	sp, r7
   1002a:	bd80      	pop	{r7, pc}

0001002c <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   1002c:	b480      	push	{r7}
   1002e:	b087      	sub	sp, #28
   10030:	af00      	add	r7, sp, #0
   10032:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   10034:	687b      	ldr	r3, [r7, #4]
   10036:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10038:	693b      	ldr	r3, [r7, #16]
   1003a:	2b00      	cmp	r3, #0
   1003c:	d109      	bne.n	10052 <uxQueueMessagesWaitingFromISR+0x26>
   1003e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10042:	f383 8811 	msr	BASEPRI, r3
   10046:	f3bf 8f6f 	isb	sy
   1004a:	f3bf 8f4f 	dsb	sy
   1004e:	617b      	str	r3, [r7, #20]
   10050:	e7fe      	b.n	10050 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   10052:	693b      	ldr	r3, [r7, #16]
   10054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10056:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   10058:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1005a:	4618      	mov	r0, r3
   1005c:	f107 071c 	add.w	r7, r7, #28
   10060:	46bd      	mov	sp, r7
   10062:	bc80      	pop	{r7}
   10064:	4770      	bx	lr
   10066:	bf00      	nop

00010068 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   10068:	b580      	push	{r7, lr}
   1006a:	b084      	sub	sp, #16
   1006c:	af00      	add	r7, sp, #0
   1006e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   10070:	687b      	ldr	r3, [r7, #4]
   10072:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   10074:	68bb      	ldr	r3, [r7, #8]
   10076:	2b00      	cmp	r3, #0
   10078:	d109      	bne.n	1008e <vQueueDelete+0x26>
   1007a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1007e:	f383 8811 	msr	BASEPRI, r3
   10082:	f3bf 8f6f 	isb	sy
   10086:	f3bf 8f4f 	dsb	sy
   1008a:	60fb      	str	r3, [r7, #12]
   1008c:	e7fe      	b.n	1008c <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   1008e:	68b8      	ldr	r0, [r7, #8]
   10090:	f003 fdf8 	bl	13c84 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   10094:	f107 0710 	add.w	r7, r7, #16
   10098:	46bd      	mov	sp, r7
   1009a:	bd80      	pop	{r7, pc}

0001009c <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   1009c:	b480      	push	{r7}
   1009e:	b083      	sub	sp, #12
   100a0:	af00      	add	r7, sp, #0
   100a2:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   100a4:	687b      	ldr	r3, [r7, #4]
   100a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   100a8:	4618      	mov	r0, r3
   100aa:	f107 070c 	add.w	r7, r7, #12
   100ae:	46bd      	mov	sp, r7
   100b0:	bc80      	pop	{r7}
   100b2:	4770      	bx	lr

000100b4 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   100b4:	b480      	push	{r7}
   100b6:	b083      	sub	sp, #12
   100b8:	af00      	add	r7, sp, #0
   100ba:	6078      	str	r0, [r7, #4]
   100bc:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   100be:	687b      	ldr	r3, [r7, #4]
   100c0:	683a      	ldr	r2, [r7, #0]
   100c2:	649a      	str	r2, [r3, #72]	; 0x48
	}
   100c4:	f107 070c 	add.w	r7, r7, #12
   100c8:	46bd      	mov	sp, r7
   100ca:	bc80      	pop	{r7}
   100cc:	4770      	bx	lr
   100ce:	bf00      	nop

000100d0 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   100d0:	b480      	push	{r7}
   100d2:	b083      	sub	sp, #12
   100d4:	af00      	add	r7, sp, #0
   100d6:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   100d8:	687b      	ldr	r3, [r7, #4]
   100da:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   100de:	4618      	mov	r0, r3
   100e0:	f107 070c 	add.w	r7, r7, #12
   100e4:	46bd      	mov	sp, r7
   100e6:	bc80      	pop	{r7}
   100e8:	4770      	bx	lr
   100ea:	bf00      	nop

000100ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   100ec:	b480      	push	{r7}
   100ee:	b085      	sub	sp, #20
   100f0:	af00      	add	r7, sp, #0
   100f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   100f4:	687b      	ldr	r3, [r7, #4]
   100f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   100f8:	2b00      	cmp	r3, #0
   100fa:	d006      	beq.n	1010a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   100fc:	687b      	ldr	r3, [r7, #4]
   100fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10100:	681b      	ldr	r3, [r3, #0]
   10102:	f1c3 0305 	rsb	r3, r3, #5
   10106:	60fb      	str	r3, [r7, #12]
   10108:	e002      	b.n	10110 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   1010a:	f04f 0300 	mov.w	r3, #0
   1010e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10110:	68fb      	ldr	r3, [r7, #12]
	}
   10112:	4618      	mov	r0, r3
   10114:	f107 0714 	add.w	r7, r7, #20
   10118:	46bd      	mov	sp, r7
   1011a:	bc80      	pop	{r7}
   1011c:	4770      	bx	lr
   1011e:	bf00      	nop

00010120 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   10120:	b580      	push	{r7, lr}
   10122:	b086      	sub	sp, #24
   10124:	af00      	add	r7, sp, #0
   10126:	60f8      	str	r0, [r7, #12]
   10128:	60b9      	str	r1, [r7, #8]
   1012a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   1012c:	f04f 0300 	mov.w	r3, #0
   10130:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   10132:	68fb      	ldr	r3, [r7, #12]
   10134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10136:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   10138:	68fb      	ldr	r3, [r7, #12]
   1013a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1013c:	2b00      	cmp	r3, #0
   1013e:	d10f      	bne.n	10160 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10140:	68fb      	ldr	r3, [r7, #12]
   10142:	681b      	ldr	r3, [r3, #0]
   10144:	2b00      	cmp	r3, #0
   10146:	d155      	bne.n	101f4 <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   10148:	68fb      	ldr	r3, [r7, #12]
   1014a:	689b      	ldr	r3, [r3, #8]
   1014c:	4618      	mov	r0, r3
   1014e:	f002 f951 	bl	123f4 <xTaskPriorityDisinherit>
   10152:	4603      	mov	r3, r0
   10154:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10156:	68fb      	ldr	r3, [r7, #12]
   10158:	f04f 0200 	mov.w	r2, #0
   1015c:	609a      	str	r2, [r3, #8]
   1015e:	e04c      	b.n	101fa <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   10160:	687b      	ldr	r3, [r7, #4]
   10162:	2b00      	cmp	r3, #0
   10164:	d11a      	bne.n	1019c <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   10166:	68fb      	ldr	r3, [r7, #12]
   10168:	685a      	ldr	r2, [r3, #4]
   1016a:	68fb      	ldr	r3, [r7, #12]
   1016c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1016e:	4610      	mov	r0, r2
   10170:	68b9      	ldr	r1, [r7, #8]
   10172:	461a      	mov	r2, r3
   10174:	f004 fd1c 	bl	14bb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10178:	68fb      	ldr	r3, [r7, #12]
   1017a:	685a      	ldr	r2, [r3, #4]
   1017c:	68fb      	ldr	r3, [r7, #12]
   1017e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10180:	441a      	add	r2, r3
   10182:	68fb      	ldr	r3, [r7, #12]
   10184:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10186:	68fb      	ldr	r3, [r7, #12]
   10188:	685a      	ldr	r2, [r3, #4]
   1018a:	68fb      	ldr	r3, [r7, #12]
   1018c:	689b      	ldr	r3, [r3, #8]
   1018e:	429a      	cmp	r2, r3
   10190:	d332      	bcc.n	101f8 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10192:	68fb      	ldr	r3, [r7, #12]
   10194:	681a      	ldr	r2, [r3, #0]
   10196:	68fb      	ldr	r3, [r7, #12]
   10198:	605a      	str	r2, [r3, #4]
   1019a:	e02e      	b.n	101fa <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   1019c:	68fb      	ldr	r3, [r7, #12]
   1019e:	68da      	ldr	r2, [r3, #12]
   101a0:	68fb      	ldr	r3, [r7, #12]
   101a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101a4:	4610      	mov	r0, r2
   101a6:	68b9      	ldr	r1, [r7, #8]
   101a8:	461a      	mov	r2, r3
   101aa:	f004 fd01 	bl	14bb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   101ae:	68fb      	ldr	r3, [r7, #12]
   101b0:	68da      	ldr	r2, [r3, #12]
   101b2:	68fb      	ldr	r3, [r7, #12]
   101b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101b6:	f1c3 0300 	rsb	r3, r3, #0
   101ba:	441a      	add	r2, r3
   101bc:	68fb      	ldr	r3, [r7, #12]
   101be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   101c0:	68fb      	ldr	r3, [r7, #12]
   101c2:	68da      	ldr	r2, [r3, #12]
   101c4:	68fb      	ldr	r3, [r7, #12]
   101c6:	681b      	ldr	r3, [r3, #0]
   101c8:	429a      	cmp	r2, r3
   101ca:	d208      	bcs.n	101de <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   101cc:	68fb      	ldr	r3, [r7, #12]
   101ce:	689a      	ldr	r2, [r3, #8]
   101d0:	68fb      	ldr	r3, [r7, #12]
   101d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101d4:	f1c3 0300 	rsb	r3, r3, #0
   101d8:	441a      	add	r2, r3
   101da:	68fb      	ldr	r3, [r7, #12]
   101dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   101de:	687b      	ldr	r3, [r7, #4]
   101e0:	2b02      	cmp	r3, #2
   101e2:	d10a      	bne.n	101fa <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   101e4:	697b      	ldr	r3, [r7, #20]
   101e6:	2b00      	cmp	r3, #0
   101e8:	d007      	beq.n	101fa <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   101ea:	697b      	ldr	r3, [r7, #20]
   101ec:	f103 33ff 	add.w	r3, r3, #4294967295
   101f0:	617b      	str	r3, [r7, #20]
   101f2:	e002      	b.n	101fa <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   101f4:	bf00      	nop
   101f6:	e000      	b.n	101fa <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   101f8:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   101fa:	697b      	ldr	r3, [r7, #20]
   101fc:	f103 0201 	add.w	r2, r3, #1
   10200:	68fb      	ldr	r3, [r7, #12]
   10202:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   10204:	693b      	ldr	r3, [r7, #16]
}
   10206:	4618      	mov	r0, r3
   10208:	f107 0718 	add.w	r7, r7, #24
   1020c:	46bd      	mov	sp, r7
   1020e:	bd80      	pop	{r7, pc}

00010210 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10210:	b580      	push	{r7, lr}
   10212:	b082      	sub	sp, #8
   10214:	af00      	add	r7, sp, #0
   10216:	6078      	str	r0, [r7, #4]
   10218:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   1021a:	687b      	ldr	r3, [r7, #4]
   1021c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1021e:	2b00      	cmp	r3, #0
   10220:	d019      	beq.n	10256 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10222:	687b      	ldr	r3, [r7, #4]
   10224:	68da      	ldr	r2, [r3, #12]
   10226:	687b      	ldr	r3, [r7, #4]
   10228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1022a:	441a      	add	r2, r3
   1022c:	687b      	ldr	r3, [r7, #4]
   1022e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   10230:	687b      	ldr	r3, [r7, #4]
   10232:	68da      	ldr	r2, [r3, #12]
   10234:	687b      	ldr	r3, [r7, #4]
   10236:	689b      	ldr	r3, [r3, #8]
   10238:	429a      	cmp	r2, r3
   1023a:	d303      	bcc.n	10244 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   1023c:	687b      	ldr	r3, [r7, #4]
   1023e:	681a      	ldr	r2, [r3, #0]
   10240:	687b      	ldr	r3, [r7, #4]
   10242:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   10244:	687b      	ldr	r3, [r7, #4]
   10246:	68da      	ldr	r2, [r3, #12]
   10248:	687b      	ldr	r3, [r7, #4]
   1024a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1024c:	6838      	ldr	r0, [r7, #0]
   1024e:	4611      	mov	r1, r2
   10250:	461a      	mov	r2, r3
   10252:	f004 fcad 	bl	14bb0 <memcpy>
	}
}
   10256:	f107 0708 	add.w	r7, r7, #8
   1025a:	46bd      	mov	sp, r7
   1025c:	bd80      	pop	{r7, pc}
   1025e:	bf00      	nop

00010260 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   10260:	b580      	push	{r7, lr}
   10262:	b084      	sub	sp, #16
   10264:	af00      	add	r7, sp, #0
   10266:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   10268:	f003 fed6 	bl	14018 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   1026c:	687b      	ldr	r3, [r7, #4]
   1026e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10272:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   10274:	e012      	b.n	1029c <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   10276:	687b      	ldr	r3, [r7, #4]
   10278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1027a:	2b00      	cmp	r3, #0
   1027c:	d013      	beq.n	102a6 <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   1027e:	687b      	ldr	r3, [r7, #4]
   10280:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10284:	4618      	mov	r0, r3
   10286:	f001 fc35 	bl	11af4 <xTaskRemoveFromEventList>
   1028a:	4603      	mov	r3, r0
   1028c:	2b00      	cmp	r3, #0
   1028e:	d001      	beq.n	10294 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   10290:	f001 fdc2 	bl	11e18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   10294:	7bbb      	ldrb	r3, [r7, #14]
   10296:	f103 33ff 	add.w	r3, r3, #4294967295
   1029a:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   1029c:	f997 300e 	ldrsb.w	r3, [r7, #14]
   102a0:	2b00      	cmp	r3, #0
   102a2:	dce8      	bgt.n	10276 <prvUnlockQueue+0x16>
   102a4:	e000      	b.n	102a8 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   102a6:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   102a8:	687b      	ldr	r3, [r7, #4]
   102aa:	f04f 32ff 	mov.w	r2, #4294967295
   102ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   102b2:	f003 fee9 	bl	14088 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   102b6:	f003 feaf 	bl	14018 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   102ba:	687b      	ldr	r3, [r7, #4]
   102bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   102c0:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   102c2:	e012      	b.n	102ea <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   102c4:	687b      	ldr	r3, [r7, #4]
   102c6:	691b      	ldr	r3, [r3, #16]
   102c8:	2b00      	cmp	r3, #0
   102ca:	d013      	beq.n	102f4 <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   102cc:	687b      	ldr	r3, [r7, #4]
   102ce:	f103 0310 	add.w	r3, r3, #16
   102d2:	4618      	mov	r0, r3
   102d4:	f001 fc0e 	bl	11af4 <xTaskRemoveFromEventList>
   102d8:	4603      	mov	r3, r0
   102da:	2b00      	cmp	r3, #0
   102dc:	d001      	beq.n	102e2 <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   102de:	f001 fd9b 	bl	11e18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   102e2:	7bfb      	ldrb	r3, [r7, #15]
   102e4:	f103 33ff 	add.w	r3, r3, #4294967295
   102e8:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   102ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
   102ee:	2b00      	cmp	r3, #0
   102f0:	dce8      	bgt.n	102c4 <prvUnlockQueue+0x64>
   102f2:	e000      	b.n	102f6 <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   102f4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   102f6:	687b      	ldr	r3, [r7, #4]
   102f8:	f04f 32ff 	mov.w	r2, #4294967295
   102fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10300:	f003 fec2 	bl	14088 <vPortExitCritical>
}
   10304:	f107 0710 	add.w	r7, r7, #16
   10308:	46bd      	mov	sp, r7
   1030a:	bd80      	pop	{r7, pc}

0001030c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   1030c:	b580      	push	{r7, lr}
   1030e:	b084      	sub	sp, #16
   10310:	af00      	add	r7, sp, #0
   10312:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10314:	f003 fe80 	bl	14018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   10318:	687b      	ldr	r3, [r7, #4]
   1031a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1031c:	2b00      	cmp	r3, #0
   1031e:	d103      	bne.n	10328 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   10320:	f04f 0301 	mov.w	r3, #1
   10324:	60fb      	str	r3, [r7, #12]
   10326:	e002      	b.n	1032e <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   10328:	f04f 0300 	mov.w	r3, #0
   1032c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   1032e:	f003 feab 	bl	14088 <vPortExitCritical>

	return xReturn;
   10332:	68fb      	ldr	r3, [r7, #12]
}
   10334:	4618      	mov	r0, r3
   10336:	f107 0710 	add.w	r7, r7, #16
   1033a:	46bd      	mov	sp, r7
   1033c:	bd80      	pop	{r7, pc}
   1033e:	bf00      	nop

00010340 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   10340:	b480      	push	{r7}
   10342:	b087      	sub	sp, #28
   10344:	af00      	add	r7, sp, #0
   10346:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10348:	687b      	ldr	r3, [r7, #4]
   1034a:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   1034c:	693b      	ldr	r3, [r7, #16]
   1034e:	2b00      	cmp	r3, #0
   10350:	d109      	bne.n	10366 <xQueueIsQueueEmptyFromISR+0x26>
   10352:	f04f 0328 	mov.w	r3, #40	; 0x28
   10356:	f383 8811 	msr	BASEPRI, r3
   1035a:	f3bf 8f6f 	isb	sy
   1035e:	f3bf 8f4f 	dsb	sy
   10362:	617b      	str	r3, [r7, #20]
   10364:	e7fe      	b.n	10364 <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   10366:	693b      	ldr	r3, [r7, #16]
   10368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1036a:	2b00      	cmp	r3, #0
   1036c:	d103      	bne.n	10376 <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   1036e:	f04f 0301 	mov.w	r3, #1
   10372:	60fb      	str	r3, [r7, #12]
   10374:	e002      	b.n	1037c <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   10376:	f04f 0300 	mov.w	r3, #0
   1037a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   1037c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1037e:	4618      	mov	r0, r3
   10380:	f107 071c 	add.w	r7, r7, #28
   10384:	46bd      	mov	sp, r7
   10386:	bc80      	pop	{r7}
   10388:	4770      	bx	lr
   1038a:	bf00      	nop

0001038c <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   1038c:	b580      	push	{r7, lr}
   1038e:	b084      	sub	sp, #16
   10390:	af00      	add	r7, sp, #0
   10392:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10394:	f003 fe40 	bl	14018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10398:	687b      	ldr	r3, [r7, #4]
   1039a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1039c:	687b      	ldr	r3, [r7, #4]
   1039e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   103a0:	429a      	cmp	r2, r3
   103a2:	d103      	bne.n	103ac <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   103a4:	f04f 0301 	mov.w	r3, #1
   103a8:	60fb      	str	r3, [r7, #12]
   103aa:	e002      	b.n	103b2 <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   103ac:	f04f 0300 	mov.w	r3, #0
   103b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   103b2:	f003 fe69 	bl	14088 <vPortExitCritical>

	return xReturn;
   103b6:	68fb      	ldr	r3, [r7, #12]
}
   103b8:	4618      	mov	r0, r3
   103ba:	f107 0710 	add.w	r7, r7, #16
   103be:	46bd      	mov	sp, r7
   103c0:	bd80      	pop	{r7, pc}
   103c2:	bf00      	nop

000103c4 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   103c4:	b480      	push	{r7}
   103c6:	b087      	sub	sp, #28
   103c8:	af00      	add	r7, sp, #0
   103ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   103cc:	687b      	ldr	r3, [r7, #4]
   103ce:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   103d0:	693b      	ldr	r3, [r7, #16]
   103d2:	2b00      	cmp	r3, #0
   103d4:	d109      	bne.n	103ea <xQueueIsQueueFullFromISR+0x26>
   103d6:	f04f 0328 	mov.w	r3, #40	; 0x28
   103da:	f383 8811 	msr	BASEPRI, r3
   103de:	f3bf 8f6f 	isb	sy
   103e2:	f3bf 8f4f 	dsb	sy
   103e6:	617b      	str	r3, [r7, #20]
   103e8:	e7fe      	b.n	103e8 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   103ea:	693b      	ldr	r3, [r7, #16]
   103ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   103ee:	693b      	ldr	r3, [r7, #16]
   103f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   103f2:	429a      	cmp	r2, r3
   103f4:	d103      	bne.n	103fe <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   103f6:	f04f 0301 	mov.w	r3, #1
   103fa:	60fb      	str	r3, [r7, #12]
   103fc:	e002      	b.n	10404 <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   103fe:	f04f 0300 	mov.w	r3, #0
   10402:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10404:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   10406:	4618      	mov	r0, r3
   10408:	f107 071c 	add.w	r7, r7, #28
   1040c:	46bd      	mov	sp, r7
   1040e:	bc80      	pop	{r7}
   10410:	4770      	bx	lr
   10412:	bf00      	nop

00010414 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   10414:	b580      	push	{r7, lr}
   10416:	b086      	sub	sp, #24
   10418:	af00      	add	r7, sp, #0
   1041a:	60f8      	str	r0, [r7, #12]
   1041c:	60b9      	str	r1, [r7, #8]
   1041e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   10420:	68fb      	ldr	r3, [r7, #12]
   10422:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   10424:	f003 fdf8 	bl	14018 <vPortEnterCritical>
   10428:	697b      	ldr	r3, [r7, #20]
   1042a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   1042e:	b2db      	uxtb	r3, r3
   10430:	b25b      	sxtb	r3, r3
   10432:	f1b3 3fff 	cmp.w	r3, #4294967295
   10436:	d104      	bne.n	10442 <vQueueWaitForMessageRestricted+0x2e>
   10438:	697b      	ldr	r3, [r7, #20]
   1043a:	f04f 0200 	mov.w	r2, #0
   1043e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10442:	697b      	ldr	r3, [r7, #20]
   10444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10448:	b2db      	uxtb	r3, r3
   1044a:	b25b      	sxtb	r3, r3
   1044c:	f1b3 3fff 	cmp.w	r3, #4294967295
   10450:	d104      	bne.n	1045c <vQueueWaitForMessageRestricted+0x48>
   10452:	697b      	ldr	r3, [r7, #20]
   10454:	f04f 0200 	mov.w	r2, #0
   10458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   1045c:	f003 fe14 	bl	14088 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   10460:	697b      	ldr	r3, [r7, #20]
   10462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10464:	2b00      	cmp	r3, #0
   10466:	d107      	bne.n	10478 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   10468:	697b      	ldr	r3, [r7, #20]
   1046a:	f103 0324 	add.w	r3, r3, #36	; 0x24
   1046e:	4618      	mov	r0, r3
   10470:	68b9      	ldr	r1, [r7, #8]
   10472:	687a      	ldr	r2, [r7, #4]
   10474:	f001 fb12 	bl	11a9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   10478:	6978      	ldr	r0, [r7, #20]
   1047a:	f7ff fef1 	bl	10260 <prvUnlockQueue>
	}
   1047e:	f107 0718 	add.w	r7, r7, #24
   10482:	46bd      	mov	sp, r7
   10484:	bd80      	pop	{r7, pc}
   10486:	bf00      	nop

00010488 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   10488:	b580      	push	{r7, lr}
   1048a:	b08c      	sub	sp, #48	; 0x30
   1048c:	af04      	add	r7, sp, #16
   1048e:	60f8      	str	r0, [r7, #12]
   10490:	60b9      	str	r1, [r7, #8]
   10492:	603b      	str	r3, [r7, #0]
   10494:	4613      	mov	r3, r2
   10496:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   10498:	88fb      	ldrh	r3, [r7, #6]
   1049a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1049e:	4618      	mov	r0, r3
   104a0:	f003 fb3a 	bl	13b18 <pvPortMalloc>
   104a4:	4603      	mov	r3, r0
   104a6:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   104a8:	69fb      	ldr	r3, [r7, #28]
   104aa:	2b00      	cmp	r3, #0
   104ac:	d010      	beq.n	104d0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   104ae:	f04f 005c 	mov.w	r0, #92	; 0x5c
   104b2:	f003 fb31 	bl	13b18 <pvPortMalloc>
   104b6:	4603      	mov	r3, r0
   104b8:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   104ba:	697b      	ldr	r3, [r7, #20]
   104bc:	2b00      	cmp	r3, #0
   104be:	d003      	beq.n	104c8 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   104c0:	697b      	ldr	r3, [r7, #20]
   104c2:	69fa      	ldr	r2, [r7, #28]
   104c4:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   104c6:	e006      	b.n	104d6 <xTaskCreate+0x4e>
   104c8:	69f8      	ldr	r0, [r7, #28]
   104ca:	f003 fbdb 	bl	13c84 <vPortFree>
   104ce:	e002      	b.n	104d6 <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   104d0:	f04f 0300 	mov.w	r3, #0
   104d4:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   104d6:	697b      	ldr	r3, [r7, #20]
   104d8:	2b00      	cmp	r3, #0
   104da:	d016      	beq.n	1050a <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   104dc:	88fb      	ldrh	r3, [r7, #6]
   104de:	6aba      	ldr	r2, [r7, #40]	; 0x28
   104e0:	9200      	str	r2, [sp, #0]
   104e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   104e4:	9201      	str	r2, [sp, #4]
   104e6:	697a      	ldr	r2, [r7, #20]
   104e8:	9202      	str	r2, [sp, #8]
   104ea:	f04f 0200 	mov.w	r2, #0
   104ee:	9203      	str	r2, [sp, #12]
   104f0:	68f8      	ldr	r0, [r7, #12]
   104f2:	68b9      	ldr	r1, [r7, #8]
   104f4:	461a      	mov	r2, r3
   104f6:	683b      	ldr	r3, [r7, #0]
   104f8:	f000 f810 	bl	1051c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   104fc:	6978      	ldr	r0, [r7, #20]
   104fe:	f000 f8b1 	bl	10664 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10502:	f04f 0301 	mov.w	r3, #1
   10506:	61bb      	str	r3, [r7, #24]
   10508:	e002      	b.n	10510 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   1050a:	f04f 33ff 	mov.w	r3, #4294967295
   1050e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10510:	69bb      	ldr	r3, [r7, #24]
	}
   10512:	4618      	mov	r0, r3
   10514:	f107 0720 	add.w	r7, r7, #32
   10518:	46bd      	mov	sp, r7
   1051a:	bd80      	pop	{r7, pc}

0001051c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   1051c:	b580      	push	{r7, lr}
   1051e:	b088      	sub	sp, #32
   10520:	af00      	add	r7, sp, #0
   10522:	60f8      	str	r0, [r7, #12]
   10524:	60b9      	str	r1, [r7, #8]
   10526:	607a      	str	r2, [r7, #4]
   10528:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   1052a:	68bb      	ldr	r3, [r7, #8]
   1052c:	2b00      	cmp	r3, #0
   1052e:	d109      	bne.n	10544 <prvInitialiseNewTask+0x28>
   10530:	f04f 0328 	mov.w	r3, #40	; 0x28
   10534:	f383 8811 	msr	BASEPRI, r3
   10538:	f3bf 8f6f 	isb	sy
   1053c:	f3bf 8f4f 	dsb	sy
   10540:	61bb      	str	r3, [r7, #24]
   10542:	e7fe      	b.n	10542 <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   10544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10546:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10548:	687b      	ldr	r3, [r7, #4]
   1054a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1054e:	4610      	mov	r0, r2
   10550:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   10554:	461a      	mov	r2, r3
   10556:	f004 fbf3 	bl	14d40 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   1055a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1055c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1055e:	687b      	ldr	r3, [r7, #4]
   10560:	f103 33ff 	add.w	r3, r3, #4294967295
   10564:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10568:	4413      	add	r3, r2
   1056a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   1056c:	693b      	ldr	r3, [r7, #16]
   1056e:	f023 0307 	bic.w	r3, r3, #7
   10572:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   10574:	693b      	ldr	r3, [r7, #16]
   10576:	f003 0307 	and.w	r3, r3, #7
   1057a:	2b00      	cmp	r3, #0
   1057c:	d009      	beq.n	10592 <prvInitialiseNewTask+0x76>
   1057e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10582:	f383 8811 	msr	BASEPRI, r3
   10586:	f3bf 8f6f 	isb	sy
   1058a:	f3bf 8f4f 	dsb	sy
   1058e:	61fb      	str	r3, [r7, #28]
   10590:	e7fe      	b.n	10590 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10592:	f04f 0300 	mov.w	r3, #0
   10596:	617b      	str	r3, [r7, #20]
   10598:	e012      	b.n	105c0 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   1059a:	6979      	ldr	r1, [r7, #20]
   1059c:	68ba      	ldr	r2, [r7, #8]
   1059e:	697b      	ldr	r3, [r7, #20]
   105a0:	4413      	add	r3, r2
   105a2:	781a      	ldrb	r2, [r3, #0]
   105a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105a6:	440b      	add	r3, r1
   105a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   105ac:	68ba      	ldr	r2, [r7, #8]
   105ae:	697b      	ldr	r3, [r7, #20]
   105b0:	4413      	add	r3, r2
   105b2:	781b      	ldrb	r3, [r3, #0]
   105b4:	2b00      	cmp	r3, #0
   105b6:	d007      	beq.n	105c8 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   105b8:	697b      	ldr	r3, [r7, #20]
   105ba:	f103 0301 	add.w	r3, r3, #1
   105be:	617b      	str	r3, [r7, #20]
   105c0:	697b      	ldr	r3, [r7, #20]
   105c2:	2b09      	cmp	r3, #9
   105c4:	d9e9      	bls.n	1059a <prvInitialiseNewTask+0x7e>
   105c6:	e000      	b.n	105ca <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   105c8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   105ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105cc:	f04f 0200 	mov.w	r2, #0
   105d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   105d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
   105d6:	2b04      	cmp	r3, #4
   105d8:	d902      	bls.n	105e0 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   105da:	f04f 0304 	mov.w	r3, #4
   105de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   105e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
   105e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   105e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
   105ea:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   105ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105ee:	f04f 0200 	mov.w	r2, #0
   105f2:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   105f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   105f6:	f103 0304 	add.w	r3, r3, #4
   105fa:	4618      	mov	r0, r3
   105fc:	f7fe fc5e 	bl	eebc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10602:	f103 0318 	add.w	r3, r3, #24
   10606:	4618      	mov	r0, r3
   10608:	f7fe fc58 	bl	eebc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   1060c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1060e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10610:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10612:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10614:	f1c3 0205 	rsb	r2, r3, #5
   10618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1061a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   1061c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1061e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10620:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   10622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10624:	f04f 0200 	mov.w	r2, #0
   10628:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   1062a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1062c:	f04f 0200 	mov.w	r2, #0
   10630:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10634:	f04f 0200 	mov.w	r2, #0
   10638:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   1063c:	6938      	ldr	r0, [r7, #16]
   1063e:	68f9      	ldr	r1, [r7, #12]
   10640:	683a      	ldr	r2, [r7, #0]
   10642:	f003 fbab 	bl	13d9c <pxPortInitialiseStack>
   10646:	4603      	mov	r3, r0
   10648:	461a      	mov	r2, r3
   1064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1064c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   1064e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10650:	2b00      	cmp	r3, #0
   10652:	d002      	beq.n	1065a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   10654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10658:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   1065a:	f107 0720 	add.w	r7, r7, #32
   1065e:	46bd      	mov	sp, r7
   10660:	bd80      	pop	{r7, pc}
   10662:	bf00      	nop

00010664 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   10664:	b580      	push	{r7, lr}
   10666:	b082      	sub	sp, #8
   10668:	af00      	add	r7, sp, #0
   1066a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   1066c:	f003 fcd4 	bl	14018 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10670:	f243 0374 	movw	r3, #12404	; 0x3074
   10674:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10678:	681b      	ldr	r3, [r3, #0]
   1067a:	f103 0201 	add.w	r2, r3, #1
   1067e:	f243 0374 	movw	r3, #12404	; 0x3074
   10682:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10686:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10688:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1068c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10690:	681b      	ldr	r3, [r3, #0]
   10692:	2b00      	cmp	r3, #0
   10694:	d10f      	bne.n	106b6 <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   10696:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1069a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1069e:	687a      	ldr	r2, [r7, #4]
   106a0:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   106a2:	f243 0374 	movw	r3, #12404	; 0x3074
   106a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106aa:	681b      	ldr	r3, [r3, #0]
   106ac:	2b01      	cmp	r3, #1
   106ae:	d11a      	bne.n	106e6 <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   106b0:	f001 fc04 	bl	11ebc <prvInitialiseTaskLists>
   106b4:	e018      	b.n	106e8 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   106b6:	f243 0380 	movw	r3, #12416	; 0x3080
   106ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106be:	681b      	ldr	r3, [r3, #0]
   106c0:	2b00      	cmp	r3, #0
   106c2:	d111      	bne.n	106e8 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   106c4:	f642 739c 	movw	r3, #12188	; 0x2f9c
   106c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106cc:	681b      	ldr	r3, [r3, #0]
   106ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   106d0:	687b      	ldr	r3, [r7, #4]
   106d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   106d4:	429a      	cmp	r2, r3
   106d6:	d807      	bhi.n	106e8 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   106d8:	f642 739c 	movw	r3, #12188	; 0x2f9c
   106dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106e0:	687a      	ldr	r2, [r7, #4]
   106e2:	601a      	str	r2, [r3, #0]
   106e4:	e000      	b.n	106e8 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   106e6:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   106e8:	f243 0390 	movw	r3, #12432	; 0x3090
   106ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106f0:	681b      	ldr	r3, [r3, #0]
   106f2:	f103 0201 	add.w	r2, r3, #1
   106f6:	f243 0390 	movw	r3, #12432	; 0x3090
   106fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106fe:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10700:	f243 0390 	movw	r3, #12432	; 0x3090
   10704:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10708:	681a      	ldr	r2, [r3, #0]
   1070a:	687b      	ldr	r3, [r7, #4]
   1070c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   1070e:	687b      	ldr	r3, [r7, #4]
   10710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10712:	f04f 0201 	mov.w	r2, #1
   10716:	fa02 f203 	lsl.w	r2, r2, r3
   1071a:	f243 037c 	movw	r3, #12412	; 0x307c
   1071e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10722:	681b      	ldr	r3, [r3, #0]
   10724:	ea42 0203 	orr.w	r2, r2, r3
   10728:	f243 037c 	movw	r3, #12412	; 0x307c
   1072c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10730:	601a      	str	r2, [r3, #0]
   10732:	687b      	ldr	r3, [r7, #4]
   10734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10736:	4613      	mov	r3, r2
   10738:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1073c:	4413      	add	r3, r2
   1073e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10742:	461a      	mov	r2, r3
   10744:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   10748:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1074c:	441a      	add	r2, r3
   1074e:	687b      	ldr	r3, [r7, #4]
   10750:	f103 0304 	add.w	r3, r3, #4
   10754:	4610      	mov	r0, r2
   10756:	4619      	mov	r1, r3
   10758:	f7fe fbbe 	bl	eed8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   1075c:	f003 fc94 	bl	14088 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10760:	f243 0380 	movw	r3, #12416	; 0x3080
   10764:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10768:	681b      	ldr	r3, [r3, #0]
   1076a:	2b00      	cmp	r3, #0
   1076c:	d014      	beq.n	10798 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   1076e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10772:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10776:	681b      	ldr	r3, [r3, #0]
   10778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1077a:	687b      	ldr	r3, [r7, #4]
   1077c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1077e:	429a      	cmp	r2, r3
   10780:	d20a      	bcs.n	10798 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10782:	f64e 5304 	movw	r3, #60676	; 0xed04
   10786:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1078a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1078e:	601a      	str	r2, [r3, #0]
   10790:	f3bf 8f4f 	dsb	sy
   10794:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10798:	f107 0708 	add.w	r7, r7, #8
   1079c:	46bd      	mov	sp, r7
   1079e:	bd80      	pop	{r7, pc}

000107a0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   107a0:	b580      	push	{r7, lr}
   107a2:	b084      	sub	sp, #16
   107a4:	af00      	add	r7, sp, #0
   107a6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   107a8:	f003 fc36 	bl	14018 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   107ac:	687b      	ldr	r3, [r7, #4]
   107ae:	2b00      	cmp	r3, #0
   107b0:	d105      	bne.n	107be <vTaskDelete+0x1e>
   107b2:	f642 739c 	movw	r3, #12188	; 0x2f9c
   107b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107ba:	681b      	ldr	r3, [r3, #0]
   107bc:	e000      	b.n	107c0 <vTaskDelete+0x20>
   107be:	687b      	ldr	r3, [r7, #4]
   107c0:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   107c2:	68bb      	ldr	r3, [r7, #8]
   107c4:	f103 0304 	add.w	r3, r3, #4
   107c8:	4618      	mov	r0, r3
   107ca:	f7fe fbe3 	bl	ef94 <uxListRemove>
   107ce:	4603      	mov	r3, r0
   107d0:	2b00      	cmp	r3, #0
   107d2:	d124      	bne.n	1081e <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   107d4:	68bb      	ldr	r3, [r7, #8]
   107d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   107d8:	4613      	mov	r3, r2
   107da:	ea4f 0383 	mov.w	r3, r3, lsl #2
   107de:	4413      	add	r3, r2
   107e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   107e4:	461a      	mov	r2, r3
   107e6:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   107ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107ee:	4413      	add	r3, r2
   107f0:	681b      	ldr	r3, [r3, #0]
   107f2:	2b00      	cmp	r3, #0
   107f4:	d113      	bne.n	1081e <vTaskDelete+0x7e>
   107f6:	68bb      	ldr	r3, [r7, #8]
   107f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   107fa:	f04f 0201 	mov.w	r2, #1
   107fe:	fa02 f303 	lsl.w	r3, r2, r3
   10802:	ea6f 0203 	mvn.w	r2, r3
   10806:	f243 037c 	movw	r3, #12412	; 0x307c
   1080a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1080e:	681b      	ldr	r3, [r3, #0]
   10810:	ea02 0203 	and.w	r2, r2, r3
   10814:	f243 037c 	movw	r3, #12412	; 0x307c
   10818:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1081c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1081e:	68bb      	ldr	r3, [r7, #8]
   10820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10822:	2b00      	cmp	r3, #0
   10824:	d005      	beq.n	10832 <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10826:	68bb      	ldr	r3, [r7, #8]
   10828:	f103 0318 	add.w	r3, r3, #24
   1082c:	4618      	mov	r0, r3
   1082e:	f7fe fbb1 	bl	ef94 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   10832:	f243 0390 	movw	r3, #12432	; 0x3090
   10836:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1083a:	681b      	ldr	r3, [r3, #0]
   1083c:	f103 0201 	add.w	r2, r3, #1
   10840:	f243 0390 	movw	r3, #12432	; 0x3090
   10844:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10848:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   1084a:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1084e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10852:	681b      	ldr	r3, [r3, #0]
   10854:	68ba      	ldr	r2, [r7, #8]
   10856:	429a      	cmp	r2, r3
   10858:	d116      	bne.n	10888 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   1085a:	68bb      	ldr	r3, [r7, #8]
   1085c:	f103 0304 	add.w	r3, r3, #4
   10860:	f243 0048 	movw	r0, #12360	; 0x3048
   10864:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10868:	4619      	mov	r1, r3
   1086a:	f7fe fb35 	bl	eed8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   1086e:	f243 035c 	movw	r3, #12380	; 0x305c
   10872:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10876:	681b      	ldr	r3, [r3, #0]
   10878:	f103 0201 	add.w	r2, r3, #1
   1087c:	f243 035c 	movw	r3, #12380	; 0x305c
   10880:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10884:	601a      	str	r2, [r3, #0]
   10886:	e010      	b.n	108aa <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10888:	f243 0374 	movw	r3, #12404	; 0x3074
   1088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10890:	681b      	ldr	r3, [r3, #0]
   10892:	f103 32ff 	add.w	r2, r3, #4294967295
   10896:	f243 0374 	movw	r3, #12404	; 0x3074
   1089a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1089e:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   108a0:	68b8      	ldr	r0, [r7, #8]
   108a2:	f001 fc85 	bl	121b0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   108a6:	f001 fc93 	bl	121d0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   108aa:	f003 fbed 	bl	14088 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   108ae:	f243 0380 	movw	r3, #12416	; 0x3080
   108b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108b6:	681b      	ldr	r3, [r3, #0]
   108b8:	2b00      	cmp	r3, #0
   108ba:	d023      	beq.n	10904 <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   108bc:	f642 739c 	movw	r3, #12188	; 0x2f9c
   108c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108c4:	681b      	ldr	r3, [r3, #0]
   108c6:	68ba      	ldr	r2, [r7, #8]
   108c8:	429a      	cmp	r2, r3
   108ca:	d11b      	bne.n	10904 <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   108cc:	f243 039c 	movw	r3, #12444	; 0x309c
   108d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108d4:	681b      	ldr	r3, [r3, #0]
   108d6:	2b00      	cmp	r3, #0
   108d8:	d009      	beq.n	108ee <vTaskDelete+0x14e>
   108da:	f04f 0328 	mov.w	r3, #40	; 0x28
   108de:	f383 8811 	msr	BASEPRI, r3
   108e2:	f3bf 8f6f 	isb	sy
   108e6:	f3bf 8f4f 	dsb	sy
   108ea:	60fb      	str	r3, [r7, #12]
   108ec:	e7fe      	b.n	108ec <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   108ee:	f64e 5304 	movw	r3, #60676	; 0xed04
   108f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   108f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   108fa:	601a      	str	r2, [r3, #0]
   108fc:	f3bf 8f4f 	dsb	sy
   10900:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10904:	f107 0710 	add.w	r7, r7, #16
   10908:	46bd      	mov	sp, r7
   1090a:	bd80      	pop	{r7, pc}

0001090c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   1090c:	b580      	push	{r7, lr}
   1090e:	b08a      	sub	sp, #40	; 0x28
   10910:	af00      	add	r7, sp, #0
   10912:	6078      	str	r0, [r7, #4]
   10914:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10916:	f04f 0300 	mov.w	r3, #0
   1091a:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   1091c:	687b      	ldr	r3, [r7, #4]
   1091e:	2b00      	cmp	r3, #0
   10920:	d109      	bne.n	10936 <vTaskDelayUntil+0x2a>
   10922:	f04f 0328 	mov.w	r3, #40	; 0x28
   10926:	f383 8811 	msr	BASEPRI, r3
   1092a:	f3bf 8f6f 	isb	sy
   1092e:	f3bf 8f4f 	dsb	sy
   10932:	61fb      	str	r3, [r7, #28]
   10934:	e7fe      	b.n	10934 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10936:	683b      	ldr	r3, [r7, #0]
   10938:	2b00      	cmp	r3, #0
   1093a:	d109      	bne.n	10950 <vTaskDelayUntil+0x44>
   1093c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10940:	f383 8811 	msr	BASEPRI, r3
   10944:	f3bf 8f6f 	isb	sy
   10948:	f3bf 8f4f 	dsb	sy
   1094c:	623b      	str	r3, [r7, #32]
   1094e:	e7fe      	b.n	1094e <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10950:	f243 039c 	movw	r3, #12444	; 0x309c
   10954:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10958:	681b      	ldr	r3, [r3, #0]
   1095a:	2b00      	cmp	r3, #0
   1095c:	d009      	beq.n	10972 <vTaskDelayUntil+0x66>
   1095e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10962:	f383 8811 	msr	BASEPRI, r3
   10966:	f3bf 8f6f 	isb	sy
   1096a:	f3bf 8f4f 	dsb	sy
   1096e:	627b      	str	r3, [r7, #36]	; 0x24
   10970:	e7fe      	b.n	10970 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10972:	f000 fc6d 	bl	11250 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10976:	f243 0378 	movw	r3, #12408	; 0x3078
   1097a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1097e:	681b      	ldr	r3, [r3, #0]
   10980:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10982:	687b      	ldr	r3, [r7, #4]
   10984:	681a      	ldr	r2, [r3, #0]
   10986:	683b      	ldr	r3, [r7, #0]
   10988:	4413      	add	r3, r2
   1098a:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   1098c:	687b      	ldr	r3, [r7, #4]
   1098e:	681a      	ldr	r2, [r3, #0]
   10990:	69bb      	ldr	r3, [r7, #24]
   10992:	429a      	cmp	r2, r3
   10994:	d90c      	bls.n	109b0 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10996:	687b      	ldr	r3, [r7, #4]
   10998:	681a      	ldr	r2, [r3, #0]
   1099a:	68fb      	ldr	r3, [r7, #12]
   1099c:	429a      	cmp	r2, r3
   1099e:	d914      	bls.n	109ca <vTaskDelayUntil+0xbe>
   109a0:	68fa      	ldr	r2, [r7, #12]
   109a2:	69bb      	ldr	r3, [r7, #24]
   109a4:	429a      	cmp	r2, r3
   109a6:	d912      	bls.n	109ce <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   109a8:	f04f 0301 	mov.w	r3, #1
   109ac:	617b      	str	r3, [r7, #20]
   109ae:	e00f      	b.n	109d0 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   109b0:	687b      	ldr	r3, [r7, #4]
   109b2:	681a      	ldr	r2, [r3, #0]
   109b4:	68fb      	ldr	r3, [r7, #12]
   109b6:	429a      	cmp	r2, r3
   109b8:	d803      	bhi.n	109c2 <vTaskDelayUntil+0xb6>
   109ba:	68fa      	ldr	r2, [r7, #12]
   109bc:	69bb      	ldr	r3, [r7, #24]
   109be:	429a      	cmp	r2, r3
   109c0:	d906      	bls.n	109d0 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   109c2:	f04f 0301 	mov.w	r3, #1
   109c6:	617b      	str	r3, [r7, #20]
   109c8:	e002      	b.n	109d0 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   109ca:	bf00      	nop
   109cc:	e000      	b.n	109d0 <vTaskDelayUntil+0xc4>
   109ce:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   109d0:	687b      	ldr	r3, [r7, #4]
   109d2:	68fa      	ldr	r2, [r7, #12]
   109d4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   109d6:	697b      	ldr	r3, [r7, #20]
   109d8:	2b00      	cmp	r3, #0
   109da:	d008      	beq.n	109ee <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   109dc:	68fa      	ldr	r2, [r7, #12]
   109de:	69bb      	ldr	r3, [r7, #24]
   109e0:	ebc3 0302 	rsb	r3, r3, r2
   109e4:	4618      	mov	r0, r3
   109e6:	f04f 0100 	mov.w	r1, #0
   109ea:	f002 fb7b 	bl	130e4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   109ee:	f000 fc41 	bl	11274 <xTaskResumeAll>
   109f2:	4603      	mov	r3, r0
   109f4:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   109f6:	693b      	ldr	r3, [r7, #16]
   109f8:	2b00      	cmp	r3, #0
   109fa:	d10a      	bne.n	10a12 <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   109fc:	f64e 5304 	movw	r3, #60676	; 0xed04
   10a00:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10a04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10a08:	601a      	str	r2, [r3, #0]
   10a0a:	f3bf 8f4f 	dsb	sy
   10a0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10a12:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10a16:	46bd      	mov	sp, r7
   10a18:	bd80      	pop	{r7, pc}
   10a1a:	bf00      	nop

00010a1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10a1c:	b580      	push	{r7, lr}
   10a1e:	b084      	sub	sp, #16
   10a20:	af00      	add	r7, sp, #0
   10a22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10a24:	f04f 0300 	mov.w	r3, #0
   10a28:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10a2a:	687b      	ldr	r3, [r7, #4]
   10a2c:	2b00      	cmp	r3, #0
   10a2e:	d01b      	beq.n	10a68 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10a30:	f243 039c 	movw	r3, #12444	; 0x309c
   10a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a38:	681b      	ldr	r3, [r3, #0]
   10a3a:	2b00      	cmp	r3, #0
   10a3c:	d009      	beq.n	10a52 <vTaskDelay+0x36>
   10a3e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a42:	f383 8811 	msr	BASEPRI, r3
   10a46:	f3bf 8f6f 	isb	sy
   10a4a:	f3bf 8f4f 	dsb	sy
   10a4e:	60fb      	str	r3, [r7, #12]
   10a50:	e7fe      	b.n	10a50 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10a52:	f000 fbfd 	bl	11250 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10a56:	6878      	ldr	r0, [r7, #4]
   10a58:	f04f 0100 	mov.w	r1, #0
   10a5c:	f002 fb42 	bl	130e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10a60:	f000 fc08 	bl	11274 <xTaskResumeAll>
   10a64:	4603      	mov	r3, r0
   10a66:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10a68:	68bb      	ldr	r3, [r7, #8]
   10a6a:	2b00      	cmp	r3, #0
   10a6c:	d10a      	bne.n	10a84 <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10a6e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10a72:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10a7a:	601a      	str	r2, [r3, #0]
   10a7c:	f3bf 8f4f 	dsb	sy
   10a80:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10a84:	f107 0710 	add.w	r7, r7, #16
   10a88:	46bd      	mov	sp, r7
   10a8a:	bd80      	pop	{r7, pc}

00010a8c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10a8c:	b580      	push	{r7, lr}
   10a8e:	b088      	sub	sp, #32
   10a90:	af00      	add	r7, sp, #0
   10a92:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10a94:	687b      	ldr	r3, [r7, #4]
   10a96:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10a98:	69bb      	ldr	r3, [r7, #24]
   10a9a:	2b00      	cmp	r3, #0
   10a9c:	d109      	bne.n	10ab2 <eTaskGetState+0x26>
   10a9e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10aa2:	f383 8811 	msr	BASEPRI, r3
   10aa6:	f3bf 8f6f 	isb	sy
   10aaa:	f3bf 8f4f 	dsb	sy
   10aae:	61fb      	str	r3, [r7, #28]
   10ab0:	e7fe      	b.n	10ab0 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10ab2:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10aba:	681b      	ldr	r3, [r3, #0]
   10abc:	69ba      	ldr	r2, [r7, #24]
   10abe:	429a      	cmp	r2, r3
   10ac0:	d103      	bne.n	10aca <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10ac2:	f04f 0300 	mov.w	r3, #0
   10ac6:	72fb      	strb	r3, [r7, #11]
   10ac8:	e04c      	b.n	10b64 <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10aca:	f003 faa5 	bl	14018 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10ace:	69bb      	ldr	r3, [r7, #24]
   10ad0:	695b      	ldr	r3, [r3, #20]
   10ad2:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10ad4:	f243 032c 	movw	r3, #12332	; 0x302c
   10ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10adc:	681b      	ldr	r3, [r3, #0]
   10ade:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10ae0:	f243 0330 	movw	r3, #12336	; 0x3030
   10ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ae8:	681b      	ldr	r3, [r3, #0]
   10aea:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10aec:	f003 facc 	bl	14088 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10af0:	68fa      	ldr	r2, [r7, #12]
   10af2:	693b      	ldr	r3, [r7, #16]
   10af4:	429a      	cmp	r2, r3
   10af6:	d003      	beq.n	10b00 <eTaskGetState+0x74>
   10af8:	68fa      	ldr	r2, [r7, #12]
   10afa:	697b      	ldr	r3, [r7, #20]
   10afc:	429a      	cmp	r2, r3
   10afe:	d103      	bne.n	10b08 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10b00:	f04f 0302 	mov.w	r3, #2
   10b04:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10b06:	e02d      	b.n	10b64 <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10b08:	68fa      	ldr	r2, [r7, #12]
   10b0a:	f243 0360 	movw	r3, #12384	; 0x3060
   10b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b12:	429a      	cmp	r2, r3
   10b14:	d115      	bne.n	10b42 <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10b16:	69bb      	ldr	r3, [r7, #24]
   10b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10b1a:	2b00      	cmp	r3, #0
   10b1c:	d10d      	bne.n	10b3a <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10b1e:	69bb      	ldr	r3, [r7, #24]
   10b20:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10b24:	b2db      	uxtb	r3, r3
   10b26:	2b01      	cmp	r3, #1
   10b28:	d103      	bne.n	10b32 <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10b2a:	f04f 0302 	mov.w	r3, #2
   10b2e:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10b30:	e018      	b.n	10b64 <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10b32:	f04f 0303 	mov.w	r3, #3
   10b36:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10b38:	e014      	b.n	10b64 <eTaskGetState+0xd8>
   10b3a:	f04f 0302 	mov.w	r3, #2
   10b3e:	72fb      	strb	r3, [r7, #11]
   10b40:	e010      	b.n	10b64 <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10b42:	68fa      	ldr	r2, [r7, #12]
   10b44:	f243 0348 	movw	r3, #12360	; 0x3048
   10b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b4c:	429a      	cmp	r2, r3
   10b4e:	d002      	beq.n	10b56 <eTaskGetState+0xca>
   10b50:	68fb      	ldr	r3, [r7, #12]
   10b52:	2b00      	cmp	r3, #0
   10b54:	d103      	bne.n	10b5e <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10b56:	f04f 0304 	mov.w	r3, #4
   10b5a:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10b5c:	e002      	b.n	10b64 <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10b5e:	f04f 0301 	mov.w	r3, #1
   10b62:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10b64:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10b66:	4618      	mov	r0, r3
   10b68:	f107 0720 	add.w	r7, r7, #32
   10b6c:	46bd      	mov	sp, r7
   10b6e:	bd80      	pop	{r7, pc}

00010b70 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10b70:	b580      	push	{r7, lr}
   10b72:	b084      	sub	sp, #16
   10b74:	af00      	add	r7, sp, #0
   10b76:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10b78:	f003 fa4e 	bl	14018 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10b7c:	687b      	ldr	r3, [r7, #4]
   10b7e:	2b00      	cmp	r3, #0
   10b80:	d105      	bne.n	10b8e <uxTaskPriorityGet+0x1e>
   10b82:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b8a:	681b      	ldr	r3, [r3, #0]
   10b8c:	e000      	b.n	10b90 <uxTaskPriorityGet+0x20>
   10b8e:	687b      	ldr	r3, [r7, #4]
   10b90:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10b92:	68bb      	ldr	r3, [r7, #8]
   10b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10b96:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10b98:	f003 fa76 	bl	14088 <vPortExitCritical>

		return uxReturn;
   10b9c:	68fb      	ldr	r3, [r7, #12]
	}
   10b9e:	4618      	mov	r0, r3
   10ba0:	f107 0710 	add.w	r7, r7, #16
   10ba4:	46bd      	mov	sp, r7
   10ba6:	bd80      	pop	{r7, pc}

00010ba8 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10ba8:	b580      	push	{r7, lr}
   10baa:	b088      	sub	sp, #32
   10bac:	af00      	add	r7, sp, #0
   10bae:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10bb0:	f003 fb16 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10bb4:	f3ef 8211 	mrs	r2, BASEPRI
   10bb8:	f04f 0328 	mov.w	r3, #40	; 0x28
   10bbc:	f383 8811 	msr	BASEPRI, r3
   10bc0:	f3bf 8f6f 	isb	sy
   10bc4:	f3bf 8f4f 	dsb	sy
   10bc8:	61ba      	str	r2, [r7, #24]
   10bca:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10bcc:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10bce:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10bd0:	687b      	ldr	r3, [r7, #4]
   10bd2:	2b00      	cmp	r3, #0
   10bd4:	d105      	bne.n	10be2 <uxTaskPriorityGetFromISR+0x3a>
   10bd6:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bde:	681b      	ldr	r3, [r3, #0]
   10be0:	e000      	b.n	10be4 <uxTaskPriorityGetFromISR+0x3c>
   10be2:	687b      	ldr	r3, [r7, #4]
   10be4:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10be6:	68bb      	ldr	r3, [r7, #8]
   10be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10bea:	60fb      	str	r3, [r7, #12]
   10bec:	693b      	ldr	r3, [r7, #16]
   10bee:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10bf0:	69fb      	ldr	r3, [r7, #28]
   10bf2:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10bf6:	68fb      	ldr	r3, [r7, #12]
	}
   10bf8:	4618      	mov	r0, r3
   10bfa:	f107 0720 	add.w	r7, r7, #32
   10bfe:	46bd      	mov	sp, r7
   10c00:	bd80      	pop	{r7, pc}
   10c02:	bf00      	nop

00010c04 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10c04:	b580      	push	{r7, lr}
   10c06:	b088      	sub	sp, #32
   10c08:	af00      	add	r7, sp, #0
   10c0a:	6078      	str	r0, [r7, #4]
   10c0c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10c0e:	f04f 0300 	mov.w	r3, #0
   10c12:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10c14:	683b      	ldr	r3, [r7, #0]
   10c16:	2b04      	cmp	r3, #4
   10c18:	d909      	bls.n	10c2e <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10c1a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10c1e:	f383 8811 	msr	BASEPRI, r3
   10c22:	f3bf 8f6f 	isb	sy
   10c26:	f3bf 8f4f 	dsb	sy
   10c2a:	61fb      	str	r3, [r7, #28]
   10c2c:	e7fe      	b.n	10c2c <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10c2e:	683b      	ldr	r3, [r7, #0]
   10c30:	2b04      	cmp	r3, #4
   10c32:	d902      	bls.n	10c3a <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10c34:	f04f 0304 	mov.w	r3, #4
   10c38:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10c3a:	f003 f9ed 	bl	14018 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10c3e:	687b      	ldr	r3, [r7, #4]
   10c40:	2b00      	cmp	r3, #0
   10c42:	d105      	bne.n	10c50 <vTaskPrioritySet+0x4c>
   10c44:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c4c:	681b      	ldr	r3, [r3, #0]
   10c4e:	e000      	b.n	10c52 <vTaskPrioritySet+0x4e>
   10c50:	687b      	ldr	r3, [r7, #4]
   10c52:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   10c54:	68fb      	ldr	r3, [r7, #12]
   10c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   10c58:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   10c5a:	693a      	ldr	r2, [r7, #16]
   10c5c:	683b      	ldr	r3, [r7, #0]
   10c5e:	429a      	cmp	r2, r3
   10c60:	f000 80a2 	beq.w	10da8 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   10c64:	683a      	ldr	r2, [r7, #0]
   10c66:	693b      	ldr	r3, [r7, #16]
   10c68:	429a      	cmp	r2, r3
   10c6a:	d914      	bls.n	10c96 <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   10c6c:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c74:	681b      	ldr	r3, [r3, #0]
   10c76:	68fa      	ldr	r2, [r7, #12]
   10c78:	429a      	cmp	r2, r3
   10c7a:	d018      	beq.n	10cae <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   10c7c:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c84:	681b      	ldr	r3, [r3, #0]
   10c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10c88:	683b      	ldr	r3, [r7, #0]
   10c8a:	429a      	cmp	r2, r3
   10c8c:	d811      	bhi.n	10cb2 <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   10c8e:	f04f 0301 	mov.w	r3, #1
   10c92:	61bb      	str	r3, [r7, #24]
   10c94:	e00e      	b.n	10cb4 <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   10c96:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c9e:	681b      	ldr	r3, [r3, #0]
   10ca0:	68fa      	ldr	r2, [r7, #12]
   10ca2:	429a      	cmp	r2, r3
   10ca4:	d106      	bne.n	10cb4 <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   10ca6:	f04f 0301 	mov.w	r3, #1
   10caa:	61bb      	str	r3, [r7, #24]
   10cac:	e002      	b.n	10cb4 <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   10cae:	bf00      	nop
   10cb0:	e000      	b.n	10cb4 <vTaskPrioritySet+0xb0>
   10cb2:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   10cb4:	68fb      	ldr	r3, [r7, #12]
   10cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10cb8:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   10cba:	68fb      	ldr	r3, [r7, #12]
   10cbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   10cbe:	68fb      	ldr	r3, [r7, #12]
   10cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10cc2:	429a      	cmp	r2, r3
   10cc4:	d102      	bne.n	10ccc <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   10cc6:	68fb      	ldr	r3, [r7, #12]
   10cc8:	683a      	ldr	r2, [r7, #0]
   10cca:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   10ccc:	68fb      	ldr	r3, [r7, #12]
   10cce:	683a      	ldr	r2, [r7, #0]
   10cd0:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   10cd2:	68fb      	ldr	r3, [r7, #12]
   10cd4:	699b      	ldr	r3, [r3, #24]
   10cd6:	2b00      	cmp	r3, #0
   10cd8:	db04      	blt.n	10ce4 <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10cda:	683b      	ldr	r3, [r7, #0]
   10cdc:	f1c3 0205 	rsb	r2, r3, #5
   10ce0:	68fb      	ldr	r3, [r7, #12]
   10ce2:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   10ce4:	68fb      	ldr	r3, [r7, #12]
   10ce6:	6959      	ldr	r1, [r3, #20]
   10ce8:	697a      	ldr	r2, [r7, #20]
   10cea:	4613      	mov	r3, r2
   10cec:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cf0:	4413      	add	r3, r2
   10cf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cf6:	461a      	mov	r2, r3
   10cf8:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   10cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d00:	4413      	add	r3, r2
   10d02:	4299      	cmp	r1, r3
   10d04:	d142      	bne.n	10d8c <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10d06:	68fb      	ldr	r3, [r7, #12]
   10d08:	f103 0304 	add.w	r3, r3, #4
   10d0c:	4618      	mov	r0, r3
   10d0e:	f7fe f941 	bl	ef94 <uxListRemove>
   10d12:	4603      	mov	r3, r0
   10d14:	2b00      	cmp	r3, #0
   10d16:	d112      	bne.n	10d3e <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   10d18:	697b      	ldr	r3, [r7, #20]
   10d1a:	f04f 0201 	mov.w	r2, #1
   10d1e:	fa02 f303 	lsl.w	r3, r2, r3
   10d22:	ea6f 0203 	mvn.w	r2, r3
   10d26:	f243 037c 	movw	r3, #12412	; 0x307c
   10d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d2e:	681b      	ldr	r3, [r3, #0]
   10d30:	ea02 0203 	and.w	r2, r2, r3
   10d34:	f243 037c 	movw	r3, #12412	; 0x307c
   10d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d3c:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   10d3e:	68fb      	ldr	r3, [r7, #12]
   10d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d42:	f04f 0201 	mov.w	r2, #1
   10d46:	fa02 f203 	lsl.w	r2, r2, r3
   10d4a:	f243 037c 	movw	r3, #12412	; 0x307c
   10d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d52:	681b      	ldr	r3, [r3, #0]
   10d54:	ea42 0203 	orr.w	r2, r2, r3
   10d58:	f243 037c 	movw	r3, #12412	; 0x307c
   10d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d60:	601a      	str	r2, [r3, #0]
   10d62:	68fb      	ldr	r3, [r7, #12]
   10d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10d66:	4613      	mov	r3, r2
   10d68:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d6c:	4413      	add	r3, r2
   10d6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d72:	461a      	mov	r2, r3
   10d74:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   10d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d7c:	441a      	add	r2, r3
   10d7e:	68fb      	ldr	r3, [r7, #12]
   10d80:	f103 0304 	add.w	r3, r3, #4
   10d84:	4610      	mov	r0, r2
   10d86:	4619      	mov	r1, r3
   10d88:	f7fe f8a6 	bl	eed8 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   10d8c:	69bb      	ldr	r3, [r7, #24]
   10d8e:	2b00      	cmp	r3, #0
   10d90:	d00a      	beq.n	10da8 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   10d92:	f64e 5304 	movw	r3, #60676	; 0xed04
   10d96:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10d9e:	601a      	str	r2, [r3, #0]
   10da0:	f3bf 8f4f 	dsb	sy
   10da4:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   10da8:	f003 f96e 	bl	14088 <vPortExitCritical>
	}
   10dac:	f107 0720 	add.w	r7, r7, #32
   10db0:	46bd      	mov	sp, r7
   10db2:	bd80      	pop	{r7, pc}

00010db4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   10db4:	b580      	push	{r7, lr}
   10db6:	b084      	sub	sp, #16
   10db8:	af00      	add	r7, sp, #0
   10dba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10dbc:	f003 f92c 	bl	14018 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   10dc0:	687b      	ldr	r3, [r7, #4]
   10dc2:	2b00      	cmp	r3, #0
   10dc4:	d105      	bne.n	10dd2 <vTaskSuspend+0x1e>
   10dc6:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dce:	681b      	ldr	r3, [r3, #0]
   10dd0:	e000      	b.n	10dd4 <vTaskSuspend+0x20>
   10dd2:	687b      	ldr	r3, [r7, #4]
   10dd4:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10dd6:	68bb      	ldr	r3, [r7, #8]
   10dd8:	f103 0304 	add.w	r3, r3, #4
   10ddc:	4618      	mov	r0, r3
   10dde:	f7fe f8d9 	bl	ef94 <uxListRemove>
   10de2:	4603      	mov	r3, r0
   10de4:	2b00      	cmp	r3, #0
   10de6:	d124      	bne.n	10e32 <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10de8:	68bb      	ldr	r3, [r7, #8]
   10dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10dec:	4613      	mov	r3, r2
   10dee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10df2:	4413      	add	r3, r2
   10df4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10df8:	461a      	mov	r2, r3
   10dfa:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   10dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e02:	4413      	add	r3, r2
   10e04:	681b      	ldr	r3, [r3, #0]
   10e06:	2b00      	cmp	r3, #0
   10e08:	d113      	bne.n	10e32 <vTaskSuspend+0x7e>
   10e0a:	68bb      	ldr	r3, [r7, #8]
   10e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10e0e:	f04f 0201 	mov.w	r2, #1
   10e12:	fa02 f303 	lsl.w	r3, r2, r3
   10e16:	ea6f 0203 	mvn.w	r2, r3
   10e1a:	f243 037c 	movw	r3, #12412	; 0x307c
   10e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e22:	681b      	ldr	r3, [r3, #0]
   10e24:	ea02 0203 	and.w	r2, r2, r3
   10e28:	f243 037c 	movw	r3, #12412	; 0x307c
   10e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e30:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10e32:	68bb      	ldr	r3, [r7, #8]
   10e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10e36:	2b00      	cmp	r3, #0
   10e38:	d005      	beq.n	10e46 <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10e3a:	68bb      	ldr	r3, [r7, #8]
   10e3c:	f103 0318 	add.w	r3, r3, #24
   10e40:	4618      	mov	r0, r3
   10e42:	f7fe f8a7 	bl	ef94 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   10e46:	68bb      	ldr	r3, [r7, #8]
   10e48:	f103 0304 	add.w	r3, r3, #4
   10e4c:	f243 0060 	movw	r0, #12384	; 0x3060
   10e50:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10e54:	4619      	mov	r1, r3
   10e56:	f7fe f83f 	bl	eed8 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10e5a:	68bb      	ldr	r3, [r7, #8]
   10e5c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10e60:	b2db      	uxtb	r3, r3
   10e62:	2b01      	cmp	r3, #1
   10e64:	d104      	bne.n	10e70 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10e66:	68bb      	ldr	r3, [r7, #8]
   10e68:	f04f 0200 	mov.w	r2, #0
   10e6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   10e70:	f003 f90a 	bl	14088 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   10e74:	f243 0380 	movw	r3, #12416	; 0x3080
   10e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e7c:	681b      	ldr	r3, [r3, #0]
   10e7e:	2b00      	cmp	r3, #0
   10e80:	d005      	beq.n	10e8e <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   10e82:	f003 f8c9 	bl	14018 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   10e86:	f001 f9a3 	bl	121d0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   10e8a:	f003 f8fd 	bl	14088 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   10e8e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e96:	681b      	ldr	r3, [r3, #0]
   10e98:	68ba      	ldr	r2, [r7, #8]
   10e9a:	429a      	cmp	r2, r3
   10e9c:	d139      	bne.n	10f12 <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   10e9e:	f243 0380 	movw	r3, #12416	; 0x3080
   10ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ea6:	681b      	ldr	r3, [r3, #0]
   10ea8:	2b00      	cmp	r3, #0
   10eaa:	d01c      	beq.n	10ee6 <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   10eac:	f243 039c 	movw	r3, #12444	; 0x309c
   10eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10eb4:	681b      	ldr	r3, [r3, #0]
   10eb6:	2b00      	cmp	r3, #0
   10eb8:	d009      	beq.n	10ece <vTaskSuspend+0x11a>
   10eba:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ebe:	f383 8811 	msr	BASEPRI, r3
   10ec2:	f3bf 8f6f 	isb	sy
   10ec6:	f3bf 8f4f 	dsb	sy
   10eca:	60fb      	str	r3, [r7, #12]
   10ecc:	e7fe      	b.n	10ecc <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   10ece:	f64e 5304 	movw	r3, #60676	; 0xed04
   10ed2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10eda:	601a      	str	r2, [r3, #0]
   10edc:	f3bf 8f4f 	dsb	sy
   10ee0:	f3bf 8f6f 	isb	sy
   10ee4:	e015      	b.n	10f12 <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   10ee6:	f243 0360 	movw	r3, #12384	; 0x3060
   10eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10eee:	681a      	ldr	r2, [r3, #0]
   10ef0:	f243 0374 	movw	r3, #12404	; 0x3074
   10ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ef8:	681b      	ldr	r3, [r3, #0]
   10efa:	429a      	cmp	r2, r3
   10efc:	d107      	bne.n	10f0e <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   10efe:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f06:	f04f 0200 	mov.w	r2, #0
   10f0a:	601a      	str	r2, [r3, #0]
   10f0c:	e001      	b.n	10f12 <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   10f0e:	f000 fc89 	bl	11824 <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10f12:	f107 0710 	add.w	r7, r7, #16
   10f16:	46bd      	mov	sp, r7
   10f18:	bd80      	pop	{r7, pc}
   10f1a:	bf00      	nop

00010f1c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   10f1c:	b480      	push	{r7}
   10f1e:	b087      	sub	sp, #28
   10f20:	af00      	add	r7, sp, #0
   10f22:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   10f24:	f04f 0300 	mov.w	r3, #0
   10f28:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   10f2a:	687b      	ldr	r3, [r7, #4]
   10f2c:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   10f2e:	687b      	ldr	r3, [r7, #4]
   10f30:	2b00      	cmp	r3, #0
   10f32:	d109      	bne.n	10f48 <prvTaskIsTaskSuspended+0x2c>
   10f34:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f38:	f383 8811 	msr	BASEPRI, r3
   10f3c:	f3bf 8f6f 	isb	sy
   10f40:	f3bf 8f4f 	dsb	sy
   10f44:	617b      	str	r3, [r7, #20]
   10f46:	e7fe      	b.n	10f46 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   10f48:	693b      	ldr	r3, [r7, #16]
   10f4a:	695a      	ldr	r2, [r3, #20]
   10f4c:	f243 0360 	movw	r3, #12384	; 0x3060
   10f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f54:	429a      	cmp	r2, r3
   10f56:	d10e      	bne.n	10f76 <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   10f58:	693b      	ldr	r3, [r7, #16]
   10f5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10f5c:	f243 0334 	movw	r3, #12340	; 0x3034
   10f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f64:	429a      	cmp	r2, r3
   10f66:	d006      	beq.n	10f76 <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   10f68:	693b      	ldr	r3, [r7, #16]
   10f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10f6c:	2b00      	cmp	r3, #0
   10f6e:	d102      	bne.n	10f76 <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   10f70:	f04f 0301 	mov.w	r3, #1
   10f74:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   10f76:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10f78:	4618      	mov	r0, r3
   10f7a:	f107 071c 	add.w	r7, r7, #28
   10f7e:	46bd      	mov	sp, r7
   10f80:	bc80      	pop	{r7}
   10f82:	4770      	bx	lr

00010f84 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   10f84:	b580      	push	{r7, lr}
   10f86:	b084      	sub	sp, #16
   10f88:	af00      	add	r7, sp, #0
   10f8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   10f8c:	687b      	ldr	r3, [r7, #4]
   10f8e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   10f90:	687b      	ldr	r3, [r7, #4]
   10f92:	2b00      	cmp	r3, #0
   10f94:	d109      	bne.n	10faa <vTaskResume+0x26>
   10f96:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f9a:	f383 8811 	msr	BASEPRI, r3
   10f9e:	f3bf 8f6f 	isb	sy
   10fa2:	f3bf 8f4f 	dsb	sy
   10fa6:	60fb      	str	r3, [r7, #12]
   10fa8:	e7fe      	b.n	10fa8 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   10faa:	f642 739c 	movw	r3, #12188	; 0x2f9c
   10fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fb2:	681b      	ldr	r3, [r3, #0]
   10fb4:	68ba      	ldr	r2, [r7, #8]
   10fb6:	429a      	cmp	r2, r3
   10fb8:	d04e      	beq.n	11058 <vTaskResume+0xd4>
   10fba:	68bb      	ldr	r3, [r7, #8]
   10fbc:	2b00      	cmp	r3, #0
   10fbe:	d04b      	beq.n	11058 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   10fc0:	f003 f82a 	bl	14018 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   10fc4:	68b8      	ldr	r0, [r7, #8]
   10fc6:	f7ff ffa9 	bl	10f1c <prvTaskIsTaskSuspended>
   10fca:	4603      	mov	r3, r0
   10fcc:	2b00      	cmp	r3, #0
   10fce:	d041      	beq.n	11054 <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   10fd0:	68bb      	ldr	r3, [r7, #8]
   10fd2:	f103 0304 	add.w	r3, r3, #4
   10fd6:	4618      	mov	r0, r3
   10fd8:	f7fd ffdc 	bl	ef94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   10fdc:	68bb      	ldr	r3, [r7, #8]
   10fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10fe0:	f04f 0201 	mov.w	r2, #1
   10fe4:	fa02 f203 	lsl.w	r2, r2, r3
   10fe8:	f243 037c 	movw	r3, #12412	; 0x307c
   10fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ff0:	681b      	ldr	r3, [r3, #0]
   10ff2:	ea42 0203 	orr.w	r2, r2, r3
   10ff6:	f243 037c 	movw	r3, #12412	; 0x307c
   10ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ffe:	601a      	str	r2, [r3, #0]
   11000:	68bb      	ldr	r3, [r7, #8]
   11002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11004:	4613      	mov	r3, r2
   11006:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1100a:	4413      	add	r3, r2
   1100c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11010:	461a      	mov	r2, r3
   11012:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11016:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1101a:	441a      	add	r2, r3
   1101c:	68bb      	ldr	r3, [r7, #8]
   1101e:	f103 0304 	add.w	r3, r3, #4
   11022:	4610      	mov	r0, r2
   11024:	4619      	mov	r1, r3
   11026:	f7fd ff57 	bl	eed8 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1102a:	68bb      	ldr	r3, [r7, #8]
   1102c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1102e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11032:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11036:	681b      	ldr	r3, [r3, #0]
   11038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1103a:	429a      	cmp	r2, r3
   1103c:	d30a      	bcc.n	11054 <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   1103e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11042:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1104a:	601a      	str	r2, [r3, #0]
   1104c:	f3bf 8f4f 	dsb	sy
   11050:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   11054:	f003 f818 	bl	14088 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11058:	f107 0710 	add.w	r7, r7, #16
   1105c:	46bd      	mov	sp, r7
   1105e:	bd80      	pop	{r7, pc}

00011060 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   11060:	b580      	push	{r7, lr}
   11062:	b08a      	sub	sp, #40	; 0x28
   11064:	af00      	add	r7, sp, #0
   11066:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   11068:	f04f 0300 	mov.w	r3, #0
   1106c:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   1106e:	687b      	ldr	r3, [r7, #4]
   11070:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   11072:	687b      	ldr	r3, [r7, #4]
   11074:	2b00      	cmp	r3, #0
   11076:	d109      	bne.n	1108c <xTaskResumeFromISR+0x2c>
   11078:	f04f 0328 	mov.w	r3, #40	; 0x28
   1107c:	f383 8811 	msr	BASEPRI, r3
   11080:	f3bf 8f6f 	isb	sy
   11084:	f3bf 8f4f 	dsb	sy
   11088:	61bb      	str	r3, [r7, #24]
   1108a:	e7fe      	b.n	1108a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1108c:	f003 f8a8 	bl	141e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   11090:	f3ef 8211 	mrs	r2, BASEPRI
   11094:	f04f 0328 	mov.w	r3, #40	; 0x28
   11098:	f383 8811 	msr	BASEPRI, r3
   1109c:	f3bf 8f6f 	isb	sy
   110a0:	f3bf 8f4f 	dsb	sy
   110a4:	623a      	str	r2, [r7, #32]
   110a6:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   110a8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   110aa:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   110ac:	6938      	ldr	r0, [r7, #16]
   110ae:	f7ff ff35 	bl	10f1c <prvTaskIsTaskSuspended>
   110b2:	4603      	mov	r3, r0
   110b4:	2b00      	cmp	r3, #0
   110b6:	d04b      	beq.n	11150 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   110b8:	f243 039c 	movw	r3, #12444	; 0x309c
   110bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110c0:	681b      	ldr	r3, [r3, #0]
   110c2:	2b00      	cmp	r3, #0
   110c4:	d13a      	bne.n	1113c <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   110c6:	693b      	ldr	r3, [r7, #16]
   110c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   110ca:	f642 739c 	movw	r3, #12188	; 0x2f9c
   110ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110d2:	681b      	ldr	r3, [r3, #0]
   110d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110d6:	429a      	cmp	r2, r3
   110d8:	d302      	bcc.n	110e0 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   110da:	f04f 0301 	mov.w	r3, #1
   110de:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   110e0:	693b      	ldr	r3, [r7, #16]
   110e2:	f103 0304 	add.w	r3, r3, #4
   110e6:	4618      	mov	r0, r3
   110e8:	f7fd ff54 	bl	ef94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   110ec:	693b      	ldr	r3, [r7, #16]
   110ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110f0:	f04f 0201 	mov.w	r2, #1
   110f4:	fa02 f203 	lsl.w	r2, r2, r3
   110f8:	f243 037c 	movw	r3, #12412	; 0x307c
   110fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11100:	681b      	ldr	r3, [r3, #0]
   11102:	ea42 0203 	orr.w	r2, r2, r3
   11106:	f243 037c 	movw	r3, #12412	; 0x307c
   1110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1110e:	601a      	str	r2, [r3, #0]
   11110:	693b      	ldr	r3, [r7, #16]
   11112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11114:	4613      	mov	r3, r2
   11116:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1111a:	4413      	add	r3, r2
   1111c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11120:	461a      	mov	r2, r3
   11122:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11126:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1112a:	441a      	add	r2, r3
   1112c:	693b      	ldr	r3, [r7, #16]
   1112e:	f103 0304 	add.w	r3, r3, #4
   11132:	4610      	mov	r0, r2
   11134:	4619      	mov	r1, r3
   11136:	f7fd fecf 	bl	eed8 <vListInsertEnd>
   1113a:	e009      	b.n	11150 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1113c:	693b      	ldr	r3, [r7, #16]
   1113e:	f103 0318 	add.w	r3, r3, #24
   11142:	f243 0034 	movw	r0, #12340	; 0x3034
   11146:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1114a:	4619      	mov	r1, r3
   1114c:	f7fd fec4 	bl	eed8 <vListInsertEnd>
   11150:	697b      	ldr	r3, [r7, #20]
   11152:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   11154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   11156:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   1115a:	68fb      	ldr	r3, [r7, #12]
	}
   1115c:	4618      	mov	r0, r3
   1115e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   11162:	46bd      	mov	sp, r7
   11164:	bd80      	pop	{r7, pc}
   11166:	bf00      	nop

00011168 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   11168:	b580      	push	{r7, lr}
   1116a:	b086      	sub	sp, #24
   1116c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   1116e:	f04f 0300 	mov.w	r3, #0
   11172:	9300      	str	r3, [sp, #0]
   11174:	f243 0398 	movw	r3, #12440	; 0x3098
   11178:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1117c:	9301      	str	r3, [sp, #4]
   1117e:	f641 6085 	movw	r0, #7813	; 0x1e85
   11182:	f2c0 0001 	movt	r0, #1
   11186:	f247 11d4 	movw	r1, #29140	; 0x71d4
   1118a:	f2c0 0102 	movt	r1, #2
   1118e:	f04f 025a 	mov.w	r2, #90	; 0x5a
   11192:	f04f 0300 	mov.w	r3, #0
   11196:	f7ff f977 	bl	10488 <xTaskCreate>
   1119a:	4603      	mov	r3, r0
   1119c:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   1119e:	687b      	ldr	r3, [r7, #4]
   111a0:	2b01      	cmp	r3, #1
   111a2:	d103      	bne.n	111ac <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   111a4:	f002 f826 	bl	131f4 <xTimerCreateTimerTask>
   111a8:	4603      	mov	r3, r0
   111aa:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   111ac:	687b      	ldr	r3, [r7, #4]
   111ae:	2b01      	cmp	r3, #1
   111b0:	d122      	bne.n	111f8 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   111b2:	f04f 0328 	mov.w	r3, #40	; 0x28
   111b6:	f383 8811 	msr	BASEPRI, r3
   111ba:	f3bf 8f6f 	isb	sy
   111be:	f3bf 8f4f 	dsb	sy
   111c2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   111c4:	f243 0394 	movw	r3, #12436	; 0x3094
   111c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111cc:	f04f 32ff 	mov.w	r2, #4294967295
   111d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   111d2:	f243 0380 	movw	r3, #12416	; 0x3080
   111d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111da:	f04f 0201 	mov.w	r2, #1
   111de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   111e0:	f243 0378 	movw	r3, #12408	; 0x3078
   111e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111e8:	f04f 0200 	mov.w	r2, #0
   111ec:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   111ee:	f7ef fcfd 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   111f2:	f002 fe5d 	bl	13eb0 <xPortStartScheduler>
   111f6:	e00d      	b.n	11214 <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   111f8:	687b      	ldr	r3, [r7, #4]
   111fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   111fe:	d109      	bne.n	11214 <vTaskStartScheduler+0xac>
   11200:	f04f 0328 	mov.w	r3, #40	; 0x28
   11204:	f383 8811 	msr	BASEPRI, r3
   11208:	f3bf 8f6f 	isb	sy
   1120c:	f3bf 8f4f 	dsb	sy
   11210:	60fb      	str	r3, [r7, #12]
   11212:	e7fe      	b.n	11212 <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   11214:	f107 0710 	add.w	r7, r7, #16
   11218:	46bd      	mov	sp, r7
   1121a:	bd80      	pop	{r7, pc}

0001121c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   1121c:	b580      	push	{r7, lr}
   1121e:	b082      	sub	sp, #8
   11220:	af00      	add	r7, sp, #0
   11222:	f04f 0328 	mov.w	r3, #40	; 0x28
   11226:	f383 8811 	msr	BASEPRI, r3
   1122a:	f3bf 8f6f 	isb	sy
   1122e:	f3bf 8f4f 	dsb	sy
   11232:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   11234:	f243 0380 	movw	r3, #12416	; 0x3080
   11238:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1123c:	f04f 0200 	mov.w	r2, #0
   11240:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   11242:	f002 fecf 	bl	13fe4 <vPortEndScheduler>
}
   11246:	f107 0708 	add.w	r7, r7, #8
   1124a:	46bd      	mov	sp, r7
   1124c:	bd80      	pop	{r7, pc}
   1124e:	bf00      	nop

00011250 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   11250:	b480      	push	{r7}
   11252:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   11254:	f243 039c 	movw	r3, #12444	; 0x309c
   11258:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1125c:	681b      	ldr	r3, [r3, #0]
   1125e:	f103 0201 	add.w	r2, r3, #1
   11262:	f243 039c 	movw	r3, #12444	; 0x309c
   11266:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1126a:	601a      	str	r2, [r3, #0]
}
   1126c:	46bd      	mov	sp, r7
   1126e:	bc80      	pop	{r7}
   11270:	4770      	bx	lr
   11272:	bf00      	nop

00011274 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   11274:	b580      	push	{r7, lr}
   11276:	b084      	sub	sp, #16
   11278:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   1127a:	f04f 0300 	mov.w	r3, #0
   1127e:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   11280:	f04f 0300 	mov.w	r3, #0
   11284:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   11286:	f243 039c 	movw	r3, #12444	; 0x309c
   1128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1128e:	681b      	ldr	r3, [r3, #0]
   11290:	2b00      	cmp	r3, #0
   11292:	d109      	bne.n	112a8 <xTaskResumeAll+0x34>
   11294:	f04f 0328 	mov.w	r3, #40	; 0x28
   11298:	f383 8811 	msr	BASEPRI, r3
   1129c:	f3bf 8f6f 	isb	sy
   112a0:	f3bf 8f4f 	dsb	sy
   112a4:	60fb      	str	r3, [r7, #12]
   112a6:	e7fe      	b.n	112a6 <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   112a8:	f002 feb6 	bl	14018 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   112ac:	f243 039c 	movw	r3, #12444	; 0x309c
   112b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112b4:	681b      	ldr	r3, [r3, #0]
   112b6:	f103 32ff 	add.w	r2, r3, #4294967295
   112ba:	f243 039c 	movw	r3, #12444	; 0x309c
   112be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112c2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   112c4:	f243 039c 	movw	r3, #12444	; 0x309c
   112c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112cc:	681b      	ldr	r3, [r3, #0]
   112ce:	2b00      	cmp	r3, #0
   112d0:	f040 8098 	bne.w	11404 <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   112d4:	f243 0374 	movw	r3, #12404	; 0x3074
   112d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112dc:	681b      	ldr	r3, [r3, #0]
   112de:	2b00      	cmp	r3, #0
   112e0:	f000 8090 	beq.w	11404 <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   112e4:	e04a      	b.n	1137c <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   112e6:	f243 0334 	movw	r3, #12340	; 0x3034
   112ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112ee:	68db      	ldr	r3, [r3, #12]
   112f0:	68db      	ldr	r3, [r3, #12]
   112f2:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   112f4:	683b      	ldr	r3, [r7, #0]
   112f6:	f103 0318 	add.w	r3, r3, #24
   112fa:	4618      	mov	r0, r3
   112fc:	f7fd fe4a 	bl	ef94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11300:	683b      	ldr	r3, [r7, #0]
   11302:	f103 0304 	add.w	r3, r3, #4
   11306:	4618      	mov	r0, r3
   11308:	f7fd fe44 	bl	ef94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1130c:	683b      	ldr	r3, [r7, #0]
   1130e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11310:	f04f 0201 	mov.w	r2, #1
   11314:	fa02 f203 	lsl.w	r2, r2, r3
   11318:	f243 037c 	movw	r3, #12412	; 0x307c
   1131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11320:	681b      	ldr	r3, [r3, #0]
   11322:	ea42 0203 	orr.w	r2, r2, r3
   11326:	f243 037c 	movw	r3, #12412	; 0x307c
   1132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1132e:	601a      	str	r2, [r3, #0]
   11330:	683b      	ldr	r3, [r7, #0]
   11332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11334:	4613      	mov	r3, r2
   11336:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1133a:	4413      	add	r3, r2
   1133c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11340:	461a      	mov	r2, r3
   11342:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11346:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1134a:	441a      	add	r2, r3
   1134c:	683b      	ldr	r3, [r7, #0]
   1134e:	f103 0304 	add.w	r3, r3, #4
   11352:	4610      	mov	r0, r2
   11354:	4619      	mov	r1, r3
   11356:	f7fd fdbf 	bl	eed8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1135a:	683b      	ldr	r3, [r7, #0]
   1135c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1135e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11362:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11366:	681b      	ldr	r3, [r3, #0]
   11368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1136a:	429a      	cmp	r2, r3
   1136c:	d306      	bcc.n	1137c <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   1136e:	f243 0388 	movw	r3, #12424	; 0x3088
   11372:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11376:	f04f 0201 	mov.w	r2, #1
   1137a:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   1137c:	f243 0334 	movw	r3, #12340	; 0x3034
   11380:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11384:	681b      	ldr	r3, [r3, #0]
   11386:	2b00      	cmp	r3, #0
   11388:	d1ad      	bne.n	112e6 <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   1138a:	683b      	ldr	r3, [r7, #0]
   1138c:	2b00      	cmp	r3, #0
   1138e:	d001      	beq.n	11394 <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   11390:	f000 ff1e 	bl	121d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   11394:	f243 0384 	movw	r3, #12420	; 0x3084
   11398:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1139c:	681b      	ldr	r3, [r3, #0]
   1139e:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   113a0:	68bb      	ldr	r3, [r7, #8]
   113a2:	2b00      	cmp	r3, #0
   113a4:	d019      	beq.n	113da <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   113a6:	f000 f93b 	bl	11620 <xTaskIncrementTick>
   113aa:	4603      	mov	r3, r0
   113ac:	2b00      	cmp	r3, #0
   113ae:	d006      	beq.n	113be <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   113b0:	f243 0388 	movw	r3, #12424	; 0x3088
   113b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113b8:	f04f 0201 	mov.w	r2, #1
   113bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   113be:	68bb      	ldr	r3, [r7, #8]
   113c0:	f103 33ff 	add.w	r3, r3, #4294967295
   113c4:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   113c6:	68bb      	ldr	r3, [r7, #8]
   113c8:	2b00      	cmp	r3, #0
   113ca:	d1ec      	bne.n	113a6 <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   113cc:	f243 0384 	movw	r3, #12420	; 0x3084
   113d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113d4:	f04f 0200 	mov.w	r2, #0
   113d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   113da:	f243 0388 	movw	r3, #12424	; 0x3088
   113de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113e2:	681b      	ldr	r3, [r3, #0]
   113e4:	2b00      	cmp	r3, #0
   113e6:	d00d      	beq.n	11404 <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   113e8:	f04f 0301 	mov.w	r3, #1
   113ec:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   113ee:	f64e 5304 	movw	r3, #60676	; 0xed04
   113f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   113f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   113fa:	601a      	str	r2, [r3, #0]
   113fc:	f3bf 8f4f 	dsb	sy
   11400:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   11404:	f002 fe40 	bl	14088 <vPortExitCritical>

	return xAlreadyYielded;
   11408:	687b      	ldr	r3, [r7, #4]
}
   1140a:	4618      	mov	r0, r3
   1140c:	f107 0710 	add.w	r7, r7, #16
   11410:	46bd      	mov	sp, r7
   11412:	bd80      	pop	{r7, pc}

00011414 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   11414:	b480      	push	{r7}
   11416:	b083      	sub	sp, #12
   11418:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   1141a:	f243 0378 	movw	r3, #12408	; 0x3078
   1141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11422:	681b      	ldr	r3, [r3, #0]
   11424:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   11426:	687b      	ldr	r3, [r7, #4]
}
   11428:	4618      	mov	r0, r3
   1142a:	f107 070c 	add.w	r7, r7, #12
   1142e:	46bd      	mov	sp, r7
   11430:	bc80      	pop	{r7}
   11432:	4770      	bx	lr

00011434 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   11434:	b580      	push	{r7, lr}
   11436:	b082      	sub	sp, #8
   11438:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1143a:	f002 fed1 	bl	141e0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   1143e:	f04f 0300 	mov.w	r3, #0
   11442:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   11444:	f243 0378 	movw	r3, #12408	; 0x3078
   11448:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1144c:	681b      	ldr	r3, [r3, #0]
   1144e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   11450:	683b      	ldr	r3, [r7, #0]
}
   11452:	4618      	mov	r0, r3
   11454:	f107 0708 	add.w	r7, r7, #8
   11458:	46bd      	mov	sp, r7
   1145a:	bd80      	pop	{r7, pc}

0001145c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   1145c:	b480      	push	{r7}
   1145e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   11460:	f243 0374 	movw	r3, #12404	; 0x3074
   11464:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11468:	681b      	ldr	r3, [r3, #0]
}
   1146a:	4618      	mov	r0, r3
   1146c:	46bd      	mov	sp, r7
   1146e:	bc80      	pop	{r7}
   11470:	4770      	bx	lr
   11472:	bf00      	nop

00011474 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   11474:	b480      	push	{r7}
   11476:	b085      	sub	sp, #20
   11478:	af00      	add	r7, sp, #0
   1147a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   1147c:	687b      	ldr	r3, [r7, #4]
   1147e:	2b00      	cmp	r3, #0
   11480:	d105      	bne.n	1148e <pcTaskGetName+0x1a>
   11482:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11486:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1148a:	681b      	ldr	r3, [r3, #0]
   1148c:	e000      	b.n	11490 <pcTaskGetName+0x1c>
   1148e:	687b      	ldr	r3, [r7, #4]
   11490:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   11492:	68bb      	ldr	r3, [r7, #8]
   11494:	2b00      	cmp	r3, #0
   11496:	d109      	bne.n	114ac <pcTaskGetName+0x38>
   11498:	f04f 0328 	mov.w	r3, #40	; 0x28
   1149c:	f383 8811 	msr	BASEPRI, r3
   114a0:	f3bf 8f6f 	isb	sy
   114a4:	f3bf 8f4f 	dsb	sy
   114a8:	60fb      	str	r3, [r7, #12]
   114aa:	e7fe      	b.n	114aa <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   114ac:	68bb      	ldr	r3, [r7, #8]
   114ae:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   114b2:	4618      	mov	r0, r3
   114b4:	f107 0714 	add.w	r7, r7, #20
   114b8:	46bd      	mov	sp, r7
   114ba:	bc80      	pop	{r7}
   114bc:	4770      	bx	lr
   114be:	bf00      	nop

000114c0 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   114c0:	b580      	push	{r7, lr}
   114c2:	b086      	sub	sp, #24
   114c4:	af00      	add	r7, sp, #0
   114c6:	60f8      	str	r0, [r7, #12]
   114c8:	60b9      	str	r1, [r7, #8]
   114ca:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   114cc:	f04f 0300 	mov.w	r3, #0
   114d0:	613b      	str	r3, [r7, #16]
   114d2:	f04f 0305 	mov.w	r3, #5
   114d6:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   114d8:	f7ff feba 	bl	11250 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   114dc:	f243 0374 	movw	r3, #12404	; 0x3074
   114e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114e4:	681b      	ldr	r3, [r3, #0]
   114e6:	68ba      	ldr	r2, [r7, #8]
   114e8:	429a      	cmp	r2, r3
   114ea:	f0c0 8091 	bcc.w	11610 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   114ee:	697b      	ldr	r3, [r7, #20]
   114f0:	f103 33ff 	add.w	r3, r3, #4294967295
   114f4:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   114f6:	693a      	ldr	r2, [r7, #16]
   114f8:	4613      	mov	r3, r2
   114fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   114fe:	4413      	add	r3, r2
   11500:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11504:	461a      	mov	r2, r3
   11506:	68fb      	ldr	r3, [r7, #12]
   11508:	eb02 0103 	add.w	r1, r2, r3
   1150c:	697a      	ldr	r2, [r7, #20]
   1150e:	4613      	mov	r3, r2
   11510:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11514:	4413      	add	r3, r2
   11516:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1151a:	461a      	mov	r2, r3
   1151c:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11520:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11524:	4413      	add	r3, r2
   11526:	4608      	mov	r0, r1
   11528:	4619      	mov	r1, r3
   1152a:	f04f 0201 	mov.w	r2, #1
   1152e:	f000 fdc3 	bl	120b8 <prvListTasksWithinSingleList>
   11532:	4603      	mov	r3, r0
   11534:	693a      	ldr	r2, [r7, #16]
   11536:	4413      	add	r3, r2
   11538:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1153a:	697b      	ldr	r3, [r7, #20]
   1153c:	2b00      	cmp	r3, #0
   1153e:	d1d6      	bne.n	114ee <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   11540:	693a      	ldr	r2, [r7, #16]
   11542:	4613      	mov	r3, r2
   11544:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11548:	4413      	add	r3, r2
   1154a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1154e:	461a      	mov	r2, r3
   11550:	68fb      	ldr	r3, [r7, #12]
   11552:	441a      	add	r2, r3
   11554:	f243 032c 	movw	r3, #12332	; 0x302c
   11558:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1155c:	681b      	ldr	r3, [r3, #0]
   1155e:	4610      	mov	r0, r2
   11560:	4619      	mov	r1, r3
   11562:	f04f 0202 	mov.w	r2, #2
   11566:	f000 fda7 	bl	120b8 <prvListTasksWithinSingleList>
   1156a:	4603      	mov	r3, r0
   1156c:	693a      	ldr	r2, [r7, #16]
   1156e:	4413      	add	r3, r2
   11570:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   11572:	693a      	ldr	r2, [r7, #16]
   11574:	4613      	mov	r3, r2
   11576:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1157a:	4413      	add	r3, r2
   1157c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11580:	461a      	mov	r2, r3
   11582:	68fb      	ldr	r3, [r7, #12]
   11584:	441a      	add	r2, r3
   11586:	f243 0330 	movw	r3, #12336	; 0x3030
   1158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1158e:	681b      	ldr	r3, [r3, #0]
   11590:	4610      	mov	r0, r2
   11592:	4619      	mov	r1, r3
   11594:	f04f 0202 	mov.w	r2, #2
   11598:	f000 fd8e 	bl	120b8 <prvListTasksWithinSingleList>
   1159c:	4603      	mov	r3, r0
   1159e:	693a      	ldr	r2, [r7, #16]
   115a0:	4413      	add	r3, r2
   115a2:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   115a4:	693a      	ldr	r2, [r7, #16]
   115a6:	4613      	mov	r3, r2
   115a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   115ac:	4413      	add	r3, r2
   115ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   115b2:	461a      	mov	r2, r3
   115b4:	68fb      	ldr	r3, [r7, #12]
   115b6:	4413      	add	r3, r2
   115b8:	4618      	mov	r0, r3
   115ba:	f243 0148 	movw	r1, #12360	; 0x3048
   115be:	f2c2 0100 	movt	r1, #8192	; 0x2000
   115c2:	f04f 0204 	mov.w	r2, #4
   115c6:	f000 fd77 	bl	120b8 <prvListTasksWithinSingleList>
   115ca:	4603      	mov	r3, r0
   115cc:	693a      	ldr	r2, [r7, #16]
   115ce:	4413      	add	r3, r2
   115d0:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   115d2:	693a      	ldr	r2, [r7, #16]
   115d4:	4613      	mov	r3, r2
   115d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   115da:	4413      	add	r3, r2
   115dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   115e0:	461a      	mov	r2, r3
   115e2:	68fb      	ldr	r3, [r7, #12]
   115e4:	4413      	add	r3, r2
   115e6:	4618      	mov	r0, r3
   115e8:	f243 0160 	movw	r1, #12384	; 0x3060
   115ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
   115f0:	f04f 0203 	mov.w	r2, #3
   115f4:	f000 fd60 	bl	120b8 <prvListTasksWithinSingleList>
   115f8:	4603      	mov	r3, r0
   115fa:	693a      	ldr	r2, [r7, #16]
   115fc:	4413      	add	r3, r2
   115fe:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11600:	687b      	ldr	r3, [r7, #4]
   11602:	2b00      	cmp	r3, #0
   11604:	d004      	beq.n	11610 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11606:	f7ef fb05 	bl	c14 <ulGetRunTimeCounterValue>
   1160a:	4602      	mov	r2, r0
   1160c:	687b      	ldr	r3, [r7, #4]
   1160e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11610:	f7ff fe30 	bl	11274 <xTaskResumeAll>

		return uxTask;
   11614:	693b      	ldr	r3, [r7, #16]
	}
   11616:	4618      	mov	r0, r3
   11618:	f107 0718 	add.w	r7, r7, #24
   1161c:	46bd      	mov	sp, r7
   1161e:	bd80      	pop	{r7, pc}

00011620 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   11620:	b580      	push	{r7, lr}
   11622:	b086      	sub	sp, #24
   11624:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   11626:	f04f 0300 	mov.w	r3, #0
   1162a:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1162c:	f243 039c 	movw	r3, #12444	; 0x309c
   11630:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11634:	681b      	ldr	r3, [r3, #0]
   11636:	2b00      	cmp	r3, #0
   11638:	f040 80d5 	bne.w	117e6 <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   1163c:	f243 0378 	movw	r3, #12408	; 0x3078
   11640:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11644:	681b      	ldr	r3, [r3, #0]
   11646:	f103 0301 	add.w	r3, r3, #1
   1164a:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   1164c:	f243 0378 	movw	r3, #12408	; 0x3078
   11650:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11654:	68fa      	ldr	r2, [r7, #12]
   11656:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11658:	68fb      	ldr	r3, [r7, #12]
   1165a:	2b00      	cmp	r3, #0
   1165c:	d135      	bne.n	116ca <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   1165e:	f243 032c 	movw	r3, #12332	; 0x302c
   11662:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11666:	681b      	ldr	r3, [r3, #0]
   11668:	681b      	ldr	r3, [r3, #0]
   1166a:	2b00      	cmp	r3, #0
   1166c:	d009      	beq.n	11682 <xTaskIncrementTick+0x62>
   1166e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11672:	f383 8811 	msr	BASEPRI, r3
   11676:	f3bf 8f6f 	isb	sy
   1167a:	f3bf 8f4f 	dsb	sy
   1167e:	617b      	str	r3, [r7, #20]
   11680:	e7fe      	b.n	11680 <xTaskIncrementTick+0x60>
   11682:	f243 032c 	movw	r3, #12332	; 0x302c
   11686:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1168a:	681b      	ldr	r3, [r3, #0]
   1168c:	613b      	str	r3, [r7, #16]
   1168e:	f243 0330 	movw	r3, #12336	; 0x3030
   11692:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11696:	681a      	ldr	r2, [r3, #0]
   11698:	f243 032c 	movw	r3, #12332	; 0x302c
   1169c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116a0:	601a      	str	r2, [r3, #0]
   116a2:	f243 0330 	movw	r3, #12336	; 0x3030
   116a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116aa:	693a      	ldr	r2, [r7, #16]
   116ac:	601a      	str	r2, [r3, #0]
   116ae:	f243 038c 	movw	r3, #12428	; 0x308c
   116b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116b6:	681b      	ldr	r3, [r3, #0]
   116b8:	f103 0201 	add.w	r2, r3, #1
   116bc:	f243 038c 	movw	r3, #12428	; 0x308c
   116c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116c4:	601a      	str	r2, [r3, #0]
   116c6:	f000 fd83 	bl	121d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   116ca:	f243 0394 	movw	r3, #12436	; 0x3094
   116ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116d2:	681b      	ldr	r3, [r3, #0]
   116d4:	68fa      	ldr	r2, [r7, #12]
   116d6:	429a      	cmp	r2, r3
   116d8:	d36c      	bcc.n	117b4 <xTaskIncrementTick+0x194>
   116da:	e000      	b.n	116de <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   116dc:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   116de:	f243 032c 	movw	r3, #12332	; 0x302c
   116e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116e6:	681b      	ldr	r3, [r3, #0]
   116e8:	681b      	ldr	r3, [r3, #0]
   116ea:	2b00      	cmp	r3, #0
   116ec:	d107      	bne.n	116fe <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   116ee:	f243 0394 	movw	r3, #12436	; 0x3094
   116f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116f6:	f04f 32ff 	mov.w	r2, #4294967295
   116fa:	601a      	str	r2, [r3, #0]
					break;
   116fc:	e05a      	b.n	117b4 <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   116fe:	f243 032c 	movw	r3, #12332	; 0x302c
   11702:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11706:	681b      	ldr	r3, [r3, #0]
   11708:	68db      	ldr	r3, [r3, #12]
   1170a:	68db      	ldr	r3, [r3, #12]
   1170c:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   1170e:	683b      	ldr	r3, [r7, #0]
   11710:	685b      	ldr	r3, [r3, #4]
   11712:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11714:	68fa      	ldr	r2, [r7, #12]
   11716:	687b      	ldr	r3, [r7, #4]
   11718:	429a      	cmp	r2, r3
   1171a:	d206      	bcs.n	1172a <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   1171c:	f243 0394 	movw	r3, #12436	; 0x3094
   11720:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11724:	687a      	ldr	r2, [r7, #4]
   11726:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11728:	e044      	b.n	117b4 <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1172a:	683b      	ldr	r3, [r7, #0]
   1172c:	f103 0304 	add.w	r3, r3, #4
   11730:	4618      	mov	r0, r3
   11732:	f7fd fc2f 	bl	ef94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11736:	683b      	ldr	r3, [r7, #0]
   11738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1173a:	2b00      	cmp	r3, #0
   1173c:	d005      	beq.n	1174a <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1173e:	683b      	ldr	r3, [r7, #0]
   11740:	f103 0318 	add.w	r3, r3, #24
   11744:	4618      	mov	r0, r3
   11746:	f7fd fc25 	bl	ef94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   1174a:	683b      	ldr	r3, [r7, #0]
   1174c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1174e:	f04f 0201 	mov.w	r2, #1
   11752:	fa02 f203 	lsl.w	r2, r2, r3
   11756:	f243 037c 	movw	r3, #12412	; 0x307c
   1175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1175e:	681b      	ldr	r3, [r3, #0]
   11760:	ea42 0203 	orr.w	r2, r2, r3
   11764:	f243 037c 	movw	r3, #12412	; 0x307c
   11768:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1176c:	601a      	str	r2, [r3, #0]
   1176e:	683b      	ldr	r3, [r7, #0]
   11770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11772:	4613      	mov	r3, r2
   11774:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11778:	4413      	add	r3, r2
   1177a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1177e:	461a      	mov	r2, r3
   11780:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11784:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11788:	441a      	add	r2, r3
   1178a:	683b      	ldr	r3, [r7, #0]
   1178c:	f103 0304 	add.w	r3, r3, #4
   11790:	4610      	mov	r0, r2
   11792:	4619      	mov	r1, r3
   11794:	f7fd fba0 	bl	eed8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11798:	683b      	ldr	r3, [r7, #0]
   1179a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1179c:	f642 739c 	movw	r3, #12188	; 0x2f9c
   117a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117a4:	681b      	ldr	r3, [r3, #0]
   117a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   117a8:	429a      	cmp	r2, r3
   117aa:	d397      	bcc.n	116dc <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   117ac:	f04f 0301 	mov.w	r3, #1
   117b0:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   117b2:	e794      	b.n	116de <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   117b4:	f642 739c 	movw	r3, #12188	; 0x2f9c
   117b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117bc:	681b      	ldr	r3, [r3, #0]
   117be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   117c0:	4613      	mov	r3, r2
   117c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   117c6:	4413      	add	r3, r2
   117c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   117cc:	461a      	mov	r2, r3
   117ce:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   117d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117d6:	4413      	add	r3, r2
   117d8:	681b      	ldr	r3, [r3, #0]
   117da:	2b01      	cmp	r3, #1
   117dc:	d910      	bls.n	11800 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   117de:	f04f 0301 	mov.w	r3, #1
   117e2:	60bb      	str	r3, [r7, #8]
   117e4:	e00d      	b.n	11802 <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   117e6:	f243 0384 	movw	r3, #12420	; 0x3084
   117ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ee:	681b      	ldr	r3, [r3, #0]
   117f0:	f103 0201 	add.w	r2, r3, #1
   117f4:	f243 0384 	movw	r3, #12420	; 0x3084
   117f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117fc:	601a      	str	r2, [r3, #0]
   117fe:	e000      	b.n	11802 <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11800:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11802:	f243 0388 	movw	r3, #12424	; 0x3088
   11806:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1180a:	681b      	ldr	r3, [r3, #0]
   1180c:	2b00      	cmp	r3, #0
   1180e:	d002      	beq.n	11816 <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11810:	f04f 0301 	mov.w	r3, #1
   11814:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11816:	68bb      	ldr	r3, [r7, #8]
}
   11818:	4618      	mov	r0, r3
   1181a:	f107 0718 	add.w	r7, r7, #24
   1181e:	46bd      	mov	sp, r7
   11820:	bd80      	pop	{r7, pc}
   11822:	bf00      	nop

00011824 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   11824:	b580      	push	{r7, lr}
   11826:	b088      	sub	sp, #32
   11828:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   1182a:	f243 039c 	movw	r3, #12444	; 0x309c
   1182e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11832:	681b      	ldr	r3, [r3, #0]
   11834:	2b00      	cmp	r3, #0
   11836:	d007      	beq.n	11848 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11838:	f243 0388 	movw	r3, #12424	; 0x3088
   1183c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11840:	f04f 0201 	mov.w	r2, #1
   11844:	601a      	str	r2, [r3, #0]
   11846:	e0bc      	b.n	119c2 <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11848:	f243 0388 	movw	r3, #12424	; 0x3088
   1184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11850:	f04f 0200 	mov.w	r2, #0
   11854:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11856:	f7ef f9dd 	bl	c14 <ulGetRunTimeCounterValue>
   1185a:	4602      	mov	r2, r0
   1185c:	f243 03a4 	movw	r3, #12452	; 0x30a4
   11860:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11864:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   11866:	f243 03a4 	movw	r3, #12452	; 0x30a4
   1186a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1186e:	681a      	ldr	r2, [r3, #0]
   11870:	f243 03a0 	movw	r3, #12448	; 0x30a0
   11874:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11878:	681b      	ldr	r3, [r3, #0]
   1187a:	429a      	cmp	r2, r3
   1187c:	d913      	bls.n	118a6 <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   1187e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11882:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11886:	681a      	ldr	r2, [r3, #0]
   11888:	6d11      	ldr	r1, [r2, #80]	; 0x50
   1188a:	f243 03a4 	movw	r3, #12452	; 0x30a4
   1188e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11892:	6818      	ldr	r0, [r3, #0]
   11894:	f243 03a0 	movw	r3, #12448	; 0x30a0
   11898:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1189c:	681b      	ldr	r3, [r3, #0]
   1189e:	ebc3 0300 	rsb	r3, r3, r0
   118a2:	440b      	add	r3, r1
   118a4:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   118a6:	f243 03a4 	movw	r3, #12452	; 0x30a4
   118aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118ae:	681a      	ldr	r2, [r3, #0]
   118b0:	f243 03a0 	movw	r3, #12448	; 0x30a0
   118b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   118ba:	f642 739c 	movw	r3, #12188	; 0x2f9c
   118be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118c2:	681b      	ldr	r3, [r3, #0]
   118c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   118c6:	607b      	str	r3, [r7, #4]
   118c8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   118cc:	60bb      	str	r3, [r7, #8]
   118ce:	687b      	ldr	r3, [r7, #4]
   118d0:	681a      	ldr	r2, [r3, #0]
   118d2:	68bb      	ldr	r3, [r7, #8]
   118d4:	429a      	cmp	r2, r3
   118d6:	d114      	bne.n	11902 <vTaskSwitchContext+0xde>
   118d8:	687b      	ldr	r3, [r7, #4]
   118da:	f103 0304 	add.w	r3, r3, #4
   118de:	681a      	ldr	r2, [r3, #0]
   118e0:	68bb      	ldr	r3, [r7, #8]
   118e2:	429a      	cmp	r2, r3
   118e4:	d10d      	bne.n	11902 <vTaskSwitchContext+0xde>
   118e6:	687b      	ldr	r3, [r7, #4]
   118e8:	f103 0308 	add.w	r3, r3, #8
   118ec:	681a      	ldr	r2, [r3, #0]
   118ee:	68bb      	ldr	r3, [r7, #8]
   118f0:	429a      	cmp	r2, r3
   118f2:	d106      	bne.n	11902 <vTaskSwitchContext+0xde>
   118f4:	687b      	ldr	r3, [r7, #4]
   118f6:	f103 030c 	add.w	r3, r3, #12
   118fa:	681a      	ldr	r2, [r3, #0]
   118fc:	68bb      	ldr	r3, [r7, #8]
   118fe:	429a      	cmp	r2, r3
   11900:	d00f      	beq.n	11922 <vTaskSwitchContext+0xfe>
   11902:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190a:	681a      	ldr	r2, [r3, #0]
   1190c:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11910:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11914:	681b      	ldr	r3, [r3, #0]
   11916:	f103 0334 	add.w	r3, r3, #52	; 0x34
   1191a:	4610      	mov	r0, r2
   1191c:	4619      	mov	r1, r3
   1191e:	f7ef f931 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11922:	f243 037c 	movw	r3, #12412	; 0x307c
   11926:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1192a:	681b      	ldr	r3, [r3, #0]
   1192c:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   1192e:	697b      	ldr	r3, [r7, #20]
   11930:	fab3 f383 	clz	r3, r3
   11934:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11936:	7efb      	ldrb	r3, [r7, #27]
   11938:	f1c3 031f 	rsb	r3, r3, #31
   1193c:	60fb      	str	r3, [r7, #12]
   1193e:	68fa      	ldr	r2, [r7, #12]
   11940:	4613      	mov	r3, r2
   11942:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11946:	4413      	add	r3, r2
   11948:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1194c:	461a      	mov	r2, r3
   1194e:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11952:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11956:	4413      	add	r3, r2
   11958:	681b      	ldr	r3, [r3, #0]
   1195a:	2b00      	cmp	r3, #0
   1195c:	d109      	bne.n	11972 <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1195e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11962:	f383 8811 	msr	BASEPRI, r3
   11966:	f3bf 8f6f 	isb	sy
   1196a:	f3bf 8f4f 	dsb	sy
   1196e:	61fb      	str	r3, [r7, #28]
   11970:	e7fe      	b.n	11970 <vTaskSwitchContext+0x14c>
   11972:	68fa      	ldr	r2, [r7, #12]
   11974:	4613      	mov	r3, r2
   11976:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1197a:	4413      	add	r3, r2
   1197c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11980:	461a      	mov	r2, r3
   11982:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11986:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1198a:	4413      	add	r3, r2
   1198c:	613b      	str	r3, [r7, #16]
   1198e:	693b      	ldr	r3, [r7, #16]
   11990:	685b      	ldr	r3, [r3, #4]
   11992:	685a      	ldr	r2, [r3, #4]
   11994:	693b      	ldr	r3, [r7, #16]
   11996:	605a      	str	r2, [r3, #4]
   11998:	693b      	ldr	r3, [r7, #16]
   1199a:	685a      	ldr	r2, [r3, #4]
   1199c:	693b      	ldr	r3, [r7, #16]
   1199e:	f103 0308 	add.w	r3, r3, #8
   119a2:	429a      	cmp	r2, r3
   119a4:	d104      	bne.n	119b0 <vTaskSwitchContext+0x18c>
   119a6:	693b      	ldr	r3, [r7, #16]
   119a8:	685b      	ldr	r3, [r3, #4]
   119aa:	685a      	ldr	r2, [r3, #4]
   119ac:	693b      	ldr	r3, [r7, #16]
   119ae:	605a      	str	r2, [r3, #4]
   119b0:	693b      	ldr	r3, [r7, #16]
   119b2:	685b      	ldr	r3, [r3, #4]
   119b4:	68db      	ldr	r3, [r3, #12]
   119b6:	461a      	mov	r2, r3
   119b8:	f642 739c 	movw	r3, #12188	; 0x2f9c
   119bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119c0:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   119c2:	f107 0720 	add.w	r7, r7, #32
   119c6:	46bd      	mov	sp, r7
   119c8:	bd80      	pop	{r7, pc}
   119ca:	bf00      	nop

000119cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   119cc:	b580      	push	{r7, lr}
   119ce:	b084      	sub	sp, #16
   119d0:	af00      	add	r7, sp, #0
   119d2:	6078      	str	r0, [r7, #4]
   119d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   119d6:	687b      	ldr	r3, [r7, #4]
   119d8:	2b00      	cmp	r3, #0
   119da:	d109      	bne.n	119f0 <vTaskPlaceOnEventList+0x24>
   119dc:	f04f 0328 	mov.w	r3, #40	; 0x28
   119e0:	f383 8811 	msr	BASEPRI, r3
   119e4:	f3bf 8f6f 	isb	sy
   119e8:	f3bf 8f4f 	dsb	sy
   119ec:	60fb      	str	r3, [r7, #12]
   119ee:	e7fe      	b.n	119ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   119f0:	f642 739c 	movw	r3, #12188	; 0x2f9c
   119f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119f8:	681b      	ldr	r3, [r3, #0]
   119fa:	f103 0318 	add.w	r3, r3, #24
   119fe:	6878      	ldr	r0, [r7, #4]
   11a00:	4619      	mov	r1, r3
   11a02:	f7fd fa8d 	bl	ef20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11a06:	6838      	ldr	r0, [r7, #0]
   11a08:	f04f 0101 	mov.w	r1, #1
   11a0c:	f001 fb6a 	bl	130e4 <prvAddCurrentTaskToDelayedList>
}
   11a10:	f107 0710 	add.w	r7, r7, #16
   11a14:	46bd      	mov	sp, r7
   11a16:	bd80      	pop	{r7, pc}

00011a18 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11a18:	b580      	push	{r7, lr}
   11a1a:	b086      	sub	sp, #24
   11a1c:	af00      	add	r7, sp, #0
   11a1e:	60f8      	str	r0, [r7, #12]
   11a20:	60b9      	str	r1, [r7, #8]
   11a22:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11a24:	68fb      	ldr	r3, [r7, #12]
   11a26:	2b00      	cmp	r3, #0
   11a28:	d109      	bne.n	11a3e <vTaskPlaceOnUnorderedEventList+0x26>
   11a2a:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a2e:	f383 8811 	msr	BASEPRI, r3
   11a32:	f3bf 8f6f 	isb	sy
   11a36:	f3bf 8f4f 	dsb	sy
   11a3a:	613b      	str	r3, [r7, #16]
   11a3c:	e7fe      	b.n	11a3c <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11a3e:	f243 039c 	movw	r3, #12444	; 0x309c
   11a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a46:	681b      	ldr	r3, [r3, #0]
   11a48:	2b00      	cmp	r3, #0
   11a4a:	d109      	bne.n	11a60 <vTaskPlaceOnUnorderedEventList+0x48>
   11a4c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a50:	f383 8811 	msr	BASEPRI, r3
   11a54:	f3bf 8f6f 	isb	sy
   11a58:	f3bf 8f4f 	dsb	sy
   11a5c:	617b      	str	r3, [r7, #20]
   11a5e:	e7fe      	b.n	11a5e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11a60:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a68:	681b      	ldr	r3, [r3, #0]
   11a6a:	68ba      	ldr	r2, [r7, #8]
   11a6c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11a70:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11a72:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a7a:	681b      	ldr	r3, [r3, #0]
   11a7c:	f103 0318 	add.w	r3, r3, #24
   11a80:	68f8      	ldr	r0, [r7, #12]
   11a82:	4619      	mov	r1, r3
   11a84:	f7fd fa28 	bl	eed8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11a88:	6878      	ldr	r0, [r7, #4]
   11a8a:	f04f 0101 	mov.w	r1, #1
   11a8e:	f001 fb29 	bl	130e4 <prvAddCurrentTaskToDelayedList>
}
   11a92:	f107 0718 	add.w	r7, r7, #24
   11a96:	46bd      	mov	sp, r7
   11a98:	bd80      	pop	{r7, pc}
   11a9a:	bf00      	nop

00011a9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11a9c:	b580      	push	{r7, lr}
   11a9e:	b086      	sub	sp, #24
   11aa0:	af00      	add	r7, sp, #0
   11aa2:	60f8      	str	r0, [r7, #12]
   11aa4:	60b9      	str	r1, [r7, #8]
   11aa6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11aa8:	68fb      	ldr	r3, [r7, #12]
   11aaa:	2b00      	cmp	r3, #0
   11aac:	d109      	bne.n	11ac2 <vTaskPlaceOnEventListRestricted+0x26>
   11aae:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ab2:	f383 8811 	msr	BASEPRI, r3
   11ab6:	f3bf 8f6f 	isb	sy
   11aba:	f3bf 8f4f 	dsb	sy
   11abe:	617b      	str	r3, [r7, #20]
   11ac0:	e7fe      	b.n	11ac0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11ac2:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aca:	681b      	ldr	r3, [r3, #0]
   11acc:	f103 0318 	add.w	r3, r3, #24
   11ad0:	68f8      	ldr	r0, [r7, #12]
   11ad2:	4619      	mov	r1, r3
   11ad4:	f7fd fa00 	bl	eed8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11ad8:	687b      	ldr	r3, [r7, #4]
   11ada:	2b00      	cmp	r3, #0
   11adc:	d002      	beq.n	11ae4 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11ade:	f04f 33ff 	mov.w	r3, #4294967295
   11ae2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11ae4:	68b8      	ldr	r0, [r7, #8]
   11ae6:	6879      	ldr	r1, [r7, #4]
   11ae8:	f001 fafc 	bl	130e4 <prvAddCurrentTaskToDelayedList>
	}
   11aec:	f107 0718 	add.w	r7, r7, #24
   11af0:	46bd      	mov	sp, r7
   11af2:	bd80      	pop	{r7, pc}

00011af4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11af4:	b580      	push	{r7, lr}
   11af6:	b086      	sub	sp, #24
   11af8:	af00      	add	r7, sp, #0
   11afa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11afc:	687b      	ldr	r3, [r7, #4]
   11afe:	68db      	ldr	r3, [r3, #12]
   11b00:	68db      	ldr	r3, [r3, #12]
   11b02:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11b04:	68fb      	ldr	r3, [r7, #12]
   11b06:	2b00      	cmp	r3, #0
   11b08:	d109      	bne.n	11b1e <xTaskRemoveFromEventList+0x2a>
   11b0a:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b0e:	f383 8811 	msr	BASEPRI, r3
   11b12:	f3bf 8f6f 	isb	sy
   11b16:	f3bf 8f4f 	dsb	sy
   11b1a:	617b      	str	r3, [r7, #20]
   11b1c:	e7fe      	b.n	11b1c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11b1e:	68fb      	ldr	r3, [r7, #12]
   11b20:	f103 0318 	add.w	r3, r3, #24
   11b24:	4618      	mov	r0, r3
   11b26:	f7fd fa35 	bl	ef94 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11b2a:	f243 039c 	movw	r3, #12444	; 0x309c
   11b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b32:	681b      	ldr	r3, [r3, #0]
   11b34:	2b00      	cmp	r3, #0
   11b36:	d12d      	bne.n	11b94 <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11b38:	68fb      	ldr	r3, [r7, #12]
   11b3a:	f103 0304 	add.w	r3, r3, #4
   11b3e:	4618      	mov	r0, r3
   11b40:	f7fd fa28 	bl	ef94 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11b44:	68fb      	ldr	r3, [r7, #12]
   11b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11b48:	f04f 0201 	mov.w	r2, #1
   11b4c:	fa02 f203 	lsl.w	r2, r2, r3
   11b50:	f243 037c 	movw	r3, #12412	; 0x307c
   11b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b58:	681b      	ldr	r3, [r3, #0]
   11b5a:	ea42 0203 	orr.w	r2, r2, r3
   11b5e:	f243 037c 	movw	r3, #12412	; 0x307c
   11b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b66:	601a      	str	r2, [r3, #0]
   11b68:	68fb      	ldr	r3, [r7, #12]
   11b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11b6c:	4613      	mov	r3, r2
   11b6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b72:	4413      	add	r3, r2
   11b74:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b78:	461a      	mov	r2, r3
   11b7a:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b82:	441a      	add	r2, r3
   11b84:	68fb      	ldr	r3, [r7, #12]
   11b86:	f103 0304 	add.w	r3, r3, #4
   11b8a:	4610      	mov	r0, r2
   11b8c:	4619      	mov	r1, r3
   11b8e:	f7fd f9a3 	bl	eed8 <vListInsertEnd>
   11b92:	e009      	b.n	11ba8 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11b94:	68fb      	ldr	r3, [r7, #12]
   11b96:	f103 0318 	add.w	r3, r3, #24
   11b9a:	f243 0034 	movw	r0, #12340	; 0x3034
   11b9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11ba2:	4619      	mov	r1, r3
   11ba4:	f7fd f998 	bl	eed8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11ba8:	68fb      	ldr	r3, [r7, #12]
   11baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11bac:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bb4:	681b      	ldr	r3, [r3, #0]
   11bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11bb8:	429a      	cmp	r2, r3
   11bba:	d90a      	bls.n	11bd2 <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11bbc:	f04f 0301 	mov.w	r3, #1
   11bc0:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11bc2:	f243 0388 	movw	r3, #12424	; 0x3088
   11bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bca:	f04f 0201 	mov.w	r2, #1
   11bce:	601a      	str	r2, [r3, #0]
   11bd0:	e002      	b.n	11bd8 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11bd2:	f04f 0300 	mov.w	r3, #0
   11bd6:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11bd8:	693b      	ldr	r3, [r7, #16]
}
   11bda:	4618      	mov	r0, r3
   11bdc:	f107 0718 	add.w	r7, r7, #24
   11be0:	46bd      	mov	sp, r7
   11be2:	bd80      	pop	{r7, pc}

00011be4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11be4:	b580      	push	{r7, lr}
   11be6:	b086      	sub	sp, #24
   11be8:	af00      	add	r7, sp, #0
   11bea:	6078      	str	r0, [r7, #4]
   11bec:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11bee:	f243 039c 	movw	r3, #12444	; 0x309c
   11bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bf6:	681b      	ldr	r3, [r3, #0]
   11bf8:	2b00      	cmp	r3, #0
   11bfa:	d109      	bne.n	11c10 <vTaskRemoveFromUnorderedEventList+0x2c>
   11bfc:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c00:	f383 8811 	msr	BASEPRI, r3
   11c04:	f3bf 8f6f 	isb	sy
   11c08:	f3bf 8f4f 	dsb	sy
   11c0c:	613b      	str	r3, [r7, #16]
   11c0e:	e7fe      	b.n	11c0e <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11c10:	683b      	ldr	r3, [r7, #0]
   11c12:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11c16:	687b      	ldr	r3, [r7, #4]
   11c18:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11c1a:	687b      	ldr	r3, [r7, #4]
   11c1c:	68db      	ldr	r3, [r3, #12]
   11c1e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11c20:	68fb      	ldr	r3, [r7, #12]
   11c22:	2b00      	cmp	r3, #0
   11c24:	d109      	bne.n	11c3a <vTaskRemoveFromUnorderedEventList+0x56>
   11c26:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c2a:	f383 8811 	msr	BASEPRI, r3
   11c2e:	f3bf 8f6f 	isb	sy
   11c32:	f3bf 8f4f 	dsb	sy
   11c36:	617b      	str	r3, [r7, #20]
   11c38:	e7fe      	b.n	11c38 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11c3a:	6878      	ldr	r0, [r7, #4]
   11c3c:	f7fd f9aa 	bl	ef94 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11c40:	68fb      	ldr	r3, [r7, #12]
   11c42:	f103 0304 	add.w	r3, r3, #4
   11c46:	4618      	mov	r0, r3
   11c48:	f7fd f9a4 	bl	ef94 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11c4c:	68fb      	ldr	r3, [r7, #12]
   11c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11c50:	f04f 0201 	mov.w	r2, #1
   11c54:	fa02 f203 	lsl.w	r2, r2, r3
   11c58:	f243 037c 	movw	r3, #12412	; 0x307c
   11c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c60:	681b      	ldr	r3, [r3, #0]
   11c62:	ea42 0203 	orr.w	r2, r2, r3
   11c66:	f243 037c 	movw	r3, #12412	; 0x307c
   11c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c6e:	601a      	str	r2, [r3, #0]
   11c70:	68fb      	ldr	r3, [r7, #12]
   11c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c74:	4613      	mov	r3, r2
   11c76:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11c7a:	4413      	add	r3, r2
   11c7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11c80:	461a      	mov	r2, r3
   11c82:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c8a:	441a      	add	r2, r3
   11c8c:	68fb      	ldr	r3, [r7, #12]
   11c8e:	f103 0304 	add.w	r3, r3, #4
   11c92:	4610      	mov	r0, r2
   11c94:	4619      	mov	r1, r3
   11c96:	f7fd f91f 	bl	eed8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11c9a:	68fb      	ldr	r3, [r7, #12]
   11c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c9e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ca6:	681b      	ldr	r3, [r3, #0]
   11ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11caa:	429a      	cmp	r2, r3
   11cac:	d906      	bls.n	11cbc <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   11cae:	f243 0388 	movw	r3, #12424	; 0x3088
   11cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cb6:	f04f 0201 	mov.w	r2, #1
   11cba:	601a      	str	r2, [r3, #0]
	}
}
   11cbc:	f107 0718 	add.w	r7, r7, #24
   11cc0:	46bd      	mov	sp, r7
   11cc2:	bd80      	pop	{r7, pc}

00011cc4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11cc4:	b580      	push	{r7, lr}
   11cc6:	b084      	sub	sp, #16
   11cc8:	af00      	add	r7, sp, #0
   11cca:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   11ccc:	687b      	ldr	r3, [r7, #4]
   11cce:	2b00      	cmp	r3, #0
   11cd0:	d109      	bne.n	11ce6 <vTaskSetTimeOutState+0x22>
   11cd2:	f04f 0328 	mov.w	r3, #40	; 0x28
   11cd6:	f383 8811 	msr	BASEPRI, r3
   11cda:	f3bf 8f6f 	isb	sy
   11cde:	f3bf 8f4f 	dsb	sy
   11ce2:	60fb      	str	r3, [r7, #12]
   11ce4:	e7fe      	b.n	11ce4 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   11ce6:	f002 f997 	bl	14018 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   11cea:	f243 038c 	movw	r3, #12428	; 0x308c
   11cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cf2:	681a      	ldr	r2, [r3, #0]
   11cf4:	687b      	ldr	r3, [r7, #4]
   11cf6:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   11cf8:	f243 0378 	movw	r3, #12408	; 0x3078
   11cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d00:	681a      	ldr	r2, [r3, #0]
   11d02:	687b      	ldr	r3, [r7, #4]
   11d04:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   11d06:	f002 f9bf 	bl	14088 <vPortExitCritical>
}
   11d0a:	f107 0710 	add.w	r7, r7, #16
   11d0e:	46bd      	mov	sp, r7
   11d10:	bd80      	pop	{r7, pc}
   11d12:	bf00      	nop

00011d14 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11d14:	b480      	push	{r7}
   11d16:	b083      	sub	sp, #12
   11d18:	af00      	add	r7, sp, #0
   11d1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   11d1c:	f243 038c 	movw	r3, #12428	; 0x308c
   11d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d24:	681a      	ldr	r2, [r3, #0]
   11d26:	687b      	ldr	r3, [r7, #4]
   11d28:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   11d2a:	f243 0378 	movw	r3, #12408	; 0x3078
   11d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d32:	681a      	ldr	r2, [r3, #0]
   11d34:	687b      	ldr	r3, [r7, #4]
   11d36:	605a      	str	r2, [r3, #4]
}
   11d38:	f107 070c 	add.w	r7, r7, #12
   11d3c:	46bd      	mov	sp, r7
   11d3e:	bc80      	pop	{r7}
   11d40:	4770      	bx	lr
   11d42:	bf00      	nop

00011d44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   11d44:	b580      	push	{r7, lr}
   11d46:	b088      	sub	sp, #32
   11d48:	af00      	add	r7, sp, #0
   11d4a:	6078      	str	r0, [r7, #4]
   11d4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   11d4e:	687b      	ldr	r3, [r7, #4]
   11d50:	2b00      	cmp	r3, #0
   11d52:	d109      	bne.n	11d68 <xTaskCheckForTimeOut+0x24>
   11d54:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d58:	f383 8811 	msr	BASEPRI, r3
   11d5c:	f3bf 8f6f 	isb	sy
   11d60:	f3bf 8f4f 	dsb	sy
   11d64:	61bb      	str	r3, [r7, #24]
   11d66:	e7fe      	b.n	11d66 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   11d68:	683b      	ldr	r3, [r7, #0]
   11d6a:	2b00      	cmp	r3, #0
   11d6c:	d109      	bne.n	11d82 <xTaskCheckForTimeOut+0x3e>
   11d6e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d72:	f383 8811 	msr	BASEPRI, r3
   11d76:	f3bf 8f6f 	isb	sy
   11d7a:	f3bf 8f4f 	dsb	sy
   11d7e:	61fb      	str	r3, [r7, #28]
   11d80:	e7fe      	b.n	11d80 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   11d82:	f002 f949 	bl	14018 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   11d86:	f243 0378 	movw	r3, #12408	; 0x3078
   11d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d8e:	681b      	ldr	r3, [r3, #0]
   11d90:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   11d92:	687b      	ldr	r3, [r7, #4]
   11d94:	685b      	ldr	r3, [r3, #4]
   11d96:	693a      	ldr	r2, [r7, #16]
   11d98:	ebc3 0302 	rsb	r3, r3, r2
   11d9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   11d9e:	683b      	ldr	r3, [r7, #0]
   11da0:	681b      	ldr	r3, [r3, #0]
   11da2:	f1b3 3fff 	cmp.w	r3, #4294967295
   11da6:	d103      	bne.n	11db0 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   11da8:	f04f 0300 	mov.w	r3, #0
   11dac:	60fb      	str	r3, [r7, #12]
   11dae:	e02b      	b.n	11e08 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11db0:	687b      	ldr	r3, [r7, #4]
   11db2:	681a      	ldr	r2, [r3, #0]
   11db4:	f243 038c 	movw	r3, #12428	; 0x308c
   11db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dbc:	681b      	ldr	r3, [r3, #0]
   11dbe:	429a      	cmp	r2, r3
   11dc0:	d008      	beq.n	11dd4 <xTaskCheckForTimeOut+0x90>
   11dc2:	687b      	ldr	r3, [r7, #4]
   11dc4:	685a      	ldr	r2, [r3, #4]
   11dc6:	693b      	ldr	r3, [r7, #16]
   11dc8:	429a      	cmp	r2, r3
   11dca:	d803      	bhi.n	11dd4 <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   11dcc:	f04f 0301 	mov.w	r3, #1
   11dd0:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11dd2:	e019      	b.n	11e08 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   11dd4:	683b      	ldr	r3, [r7, #0]
   11dd6:	681a      	ldr	r2, [r3, #0]
   11dd8:	697b      	ldr	r3, [r7, #20]
   11dda:	429a      	cmp	r2, r3
   11ddc:	d90d      	bls.n	11dfa <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   11dde:	683b      	ldr	r3, [r7, #0]
   11de0:	681a      	ldr	r2, [r3, #0]
   11de2:	697b      	ldr	r3, [r7, #20]
   11de4:	ebc3 0202 	rsb	r2, r3, r2
   11de8:	683b      	ldr	r3, [r7, #0]
   11dea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   11dec:	6878      	ldr	r0, [r7, #4]
   11dee:	f7ff ff91 	bl	11d14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   11df2:	f04f 0300 	mov.w	r3, #0
   11df6:	60fb      	str	r3, [r7, #12]
   11df8:	e006      	b.n	11e08 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   11dfa:	683b      	ldr	r3, [r7, #0]
   11dfc:	f04f 0200 	mov.w	r2, #0
   11e00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   11e02:	f04f 0301 	mov.w	r3, #1
   11e06:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   11e08:	f002 f93e 	bl	14088 <vPortExitCritical>

	return xReturn;
   11e0c:	68fb      	ldr	r3, [r7, #12]
}
   11e0e:	4618      	mov	r0, r3
   11e10:	f107 0720 	add.w	r7, r7, #32
   11e14:	46bd      	mov	sp, r7
   11e16:	bd80      	pop	{r7, pc}

00011e18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   11e18:	b480      	push	{r7}
   11e1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   11e1c:	f243 0388 	movw	r3, #12424	; 0x3088
   11e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e24:	f04f 0201 	mov.w	r2, #1
   11e28:	601a      	str	r2, [r3, #0]
}
   11e2a:	46bd      	mov	sp, r7
   11e2c:	bc80      	pop	{r7}
   11e2e:	4770      	bx	lr

00011e30 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   11e30:	b480      	push	{r7}
   11e32:	b085      	sub	sp, #20
   11e34:	af00      	add	r7, sp, #0
   11e36:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   11e38:	687b      	ldr	r3, [r7, #4]
   11e3a:	2b00      	cmp	r3, #0
   11e3c:	d005      	beq.n	11e4a <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11e3e:	687b      	ldr	r3, [r7, #4]
   11e40:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   11e42:	68fb      	ldr	r3, [r7, #12]
   11e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   11e46:	60bb      	str	r3, [r7, #8]
   11e48:	e002      	b.n	11e50 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   11e4a:	f04f 0300 	mov.w	r3, #0
   11e4e:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   11e50:	68bb      	ldr	r3, [r7, #8]
	}
   11e52:	4618      	mov	r0, r3
   11e54:	f107 0714 	add.w	r7, r7, #20
   11e58:	46bd      	mov	sp, r7
   11e5a:	bc80      	pop	{r7}
   11e5c:	4770      	bx	lr
   11e5e:	bf00      	nop

00011e60 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   11e60:	b480      	push	{r7}
   11e62:	b085      	sub	sp, #20
   11e64:	af00      	add	r7, sp, #0
   11e66:	6078      	str	r0, [r7, #4]
   11e68:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   11e6a:	687b      	ldr	r3, [r7, #4]
   11e6c:	2b00      	cmp	r3, #0
   11e6e:	d004      	beq.n	11e7a <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11e70:	687b      	ldr	r3, [r7, #4]
   11e72:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   11e74:	68fb      	ldr	r3, [r7, #12]
   11e76:	683a      	ldr	r2, [r7, #0]
   11e78:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   11e7a:	f107 0714 	add.w	r7, r7, #20
   11e7e:	46bd      	mov	sp, r7
   11e80:	bc80      	pop	{r7}
   11e82:	4770      	bx	lr

00011e84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   11e84:	b580      	push	{r7, lr}
   11e86:	b082      	sub	sp, #8
   11e88:	af00      	add	r7, sp, #0
   11e8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   11e8c:	f000 f868 	bl	11f60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   11e90:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e98:	681b      	ldr	r3, [r3, #0]
   11e9a:	2b01      	cmp	r3, #1
   11e9c:	d90a      	bls.n	11eb4 <prvIdleTask+0x30>
			{
				taskYIELD();
   11e9e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11ea2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11eaa:	601a      	str	r2, [r3, #0]
   11eac:	f3bf 8f4f 	dsb	sy
   11eb0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   11eb4:	f7ee fe76 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   11eb8:	e7e8      	b.n	11e8c <prvIdleTask+0x8>
   11eba:	bf00      	nop

00011ebc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   11ebc:	b580      	push	{r7, lr}
   11ebe:	b082      	sub	sp, #8
   11ec0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11ec2:	f04f 0300 	mov.w	r3, #0
   11ec6:	607b      	str	r3, [r7, #4]
   11ec8:	e013      	b.n	11ef2 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   11eca:	687a      	ldr	r2, [r7, #4]
   11ecc:	4613      	mov	r3, r2
   11ece:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ed2:	4413      	add	r3, r2
   11ed4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ed8:	461a      	mov	r2, r3
   11eda:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   11ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ee2:	4413      	add	r3, r2
   11ee4:	4618      	mov	r0, r3
   11ee6:	f7fc ffc5 	bl	ee74 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11eea:	687b      	ldr	r3, [r7, #4]
   11eec:	f103 0301 	add.w	r3, r3, #1
   11ef0:	607b      	str	r3, [r7, #4]
   11ef2:	687b      	ldr	r3, [r7, #4]
   11ef4:	2b04      	cmp	r3, #4
   11ef6:	d9e8      	bls.n	11eca <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   11ef8:	f243 0004 	movw	r0, #12292	; 0x3004
   11efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f00:	f7fc ffb8 	bl	ee74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   11f04:	f243 0018 	movw	r0, #12312	; 0x3018
   11f08:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f0c:	f7fc ffb2 	bl	ee74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
   11f10:	f243 0034 	movw	r0, #12340	; 0x3034
   11f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f18:	f7fc ffac 	bl	ee74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   11f1c:	f243 0048 	movw	r0, #12360	; 0x3048
   11f20:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f24:	f7fc ffa6 	bl	ee74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   11f28:	f243 0060 	movw	r0, #12384	; 0x3060
   11f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f30:	f7fc ffa0 	bl	ee74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   11f34:	f243 032c 	movw	r3, #12332	; 0x302c
   11f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f3c:	f243 0204 	movw	r2, #12292	; 0x3004
   11f40:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11f44:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   11f46:	f243 0330 	movw	r3, #12336	; 0x3030
   11f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f4e:	f243 0218 	movw	r2, #12312	; 0x3018
   11f52:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11f56:	601a      	str	r2, [r3, #0]
}
   11f58:	f107 0708 	add.w	r7, r7, #8
   11f5c:	46bd      	mov	sp, r7
   11f5e:	bd80      	pop	{r7, pc}

00011f60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   11f60:	b580      	push	{r7, lr}
   11f62:	b082      	sub	sp, #8
   11f64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   11f66:	e02b      	b.n	11fc0 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   11f68:	f002 f856 	bl	14018 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11f6c:	f243 0348 	movw	r3, #12360	; 0x3048
   11f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f74:	68db      	ldr	r3, [r3, #12]
   11f76:	68db      	ldr	r3, [r3, #12]
   11f78:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11f7a:	687b      	ldr	r3, [r7, #4]
   11f7c:	f103 0304 	add.w	r3, r3, #4
   11f80:	4618      	mov	r0, r3
   11f82:	f7fd f807 	bl	ef94 <uxListRemove>
				--uxCurrentNumberOfTasks;
   11f86:	f243 0374 	movw	r3, #12404	; 0x3074
   11f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f8e:	681b      	ldr	r3, [r3, #0]
   11f90:	f103 32ff 	add.w	r2, r3, #4294967295
   11f94:	f243 0374 	movw	r3, #12404	; 0x3074
   11f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f9c:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   11f9e:	f243 035c 	movw	r3, #12380	; 0x305c
   11fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fa6:	681b      	ldr	r3, [r3, #0]
   11fa8:	f103 32ff 	add.w	r2, r3, #4294967295
   11fac:	f243 035c 	movw	r3, #12380	; 0x305c
   11fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fb4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   11fb6:	f002 f867 	bl	14088 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   11fba:	6878      	ldr	r0, [r7, #4]
   11fbc:	f000 f8f8 	bl	121b0 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   11fc0:	f243 035c 	movw	r3, #12380	; 0x305c
   11fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fc8:	681b      	ldr	r3, [r3, #0]
   11fca:	2b00      	cmp	r3, #0
   11fcc:	d1cc      	bne.n	11f68 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   11fce:	f107 0708 	add.w	r7, r7, #8
   11fd2:	46bd      	mov	sp, r7
   11fd4:	bd80      	pop	{r7, pc}
   11fd6:	bf00      	nop

00011fd8 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   11fd8:	b580      	push	{r7, lr}
   11fda:	b086      	sub	sp, #24
   11fdc:	af00      	add	r7, sp, #0
   11fde:	60f8      	str	r0, [r7, #12]
   11fe0:	60b9      	str	r1, [r7, #8]
   11fe2:	607a      	str	r2, [r7, #4]
   11fe4:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   11fe6:	68fb      	ldr	r3, [r7, #12]
   11fe8:	2b00      	cmp	r3, #0
   11fea:	d105      	bne.n	11ff8 <vTaskGetInfo+0x20>
   11fec:	f642 739c 	movw	r3, #12188	; 0x2f9c
   11ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ff4:	681b      	ldr	r3, [r3, #0]
   11ff6:	e000      	b.n	11ffa <vTaskGetInfo+0x22>
   11ff8:	68fb      	ldr	r3, [r7, #12]
   11ffa:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   11ffc:	68bb      	ldr	r3, [r7, #8]
   11ffe:	697a      	ldr	r2, [r7, #20]
   12000:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   12002:	697b      	ldr	r3, [r7, #20]
   12004:	f103 0234 	add.w	r2, r3, #52	; 0x34
   12008:	68bb      	ldr	r3, [r7, #8]
   1200a:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   1200c:	697b      	ldr	r3, [r7, #20]
   1200e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12010:	68bb      	ldr	r3, [r7, #8]
   12012:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   12014:	697b      	ldr	r3, [r7, #20]
   12016:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   12018:	68bb      	ldr	r3, [r7, #8]
   1201a:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   1201c:	697b      	ldr	r3, [r7, #20]
   1201e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   12020:	68bb      	ldr	r3, [r7, #8]
   12022:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   12024:	697b      	ldr	r3, [r7, #20]
   12026:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12028:	68bb      	ldr	r3, [r7, #8]
   1202a:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   1202c:	697b      	ldr	r3, [r7, #20]
   1202e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   12030:	68bb      	ldr	r3, [r7, #8]
   12032:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   12034:	78fb      	ldrb	r3, [r7, #3]
   12036:	2b05      	cmp	r3, #5
   12038:	d01f      	beq.n	1207a <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   1203a:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12042:	681b      	ldr	r3, [r3, #0]
   12044:	697a      	ldr	r2, [r7, #20]
   12046:	429a      	cmp	r2, r3
   12048:	d104      	bne.n	12054 <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   1204a:	68bb      	ldr	r3, [r7, #8]
   1204c:	f04f 0200 	mov.w	r2, #0
   12050:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   12052:	e01b      	b.n	1208c <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   12054:	68bb      	ldr	r3, [r7, #8]
   12056:	78fa      	ldrb	r2, [r7, #3]
   12058:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   1205a:	78fb      	ldrb	r3, [r7, #3]
   1205c:	2b03      	cmp	r3, #3
   1205e:	d114      	bne.n	1208a <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   12060:	f7ff f8f6 	bl	11250 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   12064:	697b      	ldr	r3, [r7, #20]
   12066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12068:	2b00      	cmp	r3, #0
   1206a:	d003      	beq.n	12074 <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   1206c:	68bb      	ldr	r3, [r7, #8]
   1206e:	f04f 0202 	mov.w	r2, #2
   12072:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   12074:	f7ff f8fe 	bl	11274 <xTaskResumeAll>
   12078:	e008      	b.n	1208c <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   1207a:	6978      	ldr	r0, [r7, #20]
   1207c:	f7fe fd06 	bl	10a8c <eTaskGetState>
   12080:	4603      	mov	r3, r0
   12082:	461a      	mov	r2, r3
   12084:	68bb      	ldr	r3, [r7, #8]
   12086:	731a      	strb	r2, [r3, #12]
   12088:	e000      	b.n	1208c <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1208a:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   1208c:	687b      	ldr	r3, [r7, #4]
   1208e:	2b00      	cmp	r3, #0
   12090:	d009      	beq.n	120a6 <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   12092:	697b      	ldr	r3, [r7, #20]
   12094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12096:	4618      	mov	r0, r3
   12098:	f000 f86a 	bl	12170 <prvTaskCheckFreeStackSpace>
   1209c:	4603      	mov	r3, r0
   1209e:	461a      	mov	r2, r3
   120a0:	68bb      	ldr	r3, [r7, #8]
   120a2:	841a      	strh	r2, [r3, #32]
   120a4:	e003      	b.n	120ae <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   120a6:	68bb      	ldr	r3, [r7, #8]
   120a8:	f04f 0200 	mov.w	r2, #0
   120ac:	841a      	strh	r2, [r3, #32]
		}
	}
   120ae:	f107 0718 	add.w	r7, r7, #24
   120b2:	46bd      	mov	sp, r7
   120b4:	bd80      	pop	{r7, pc}
   120b6:	bf00      	nop

000120b8 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   120b8:	b580      	push	{r7, lr}
   120ba:	b08a      	sub	sp, #40	; 0x28
   120bc:	af00      	add	r7, sp, #0
   120be:	60f8      	str	r0, [r7, #12]
   120c0:	60b9      	str	r1, [r7, #8]
   120c2:	4613      	mov	r3, r2
   120c4:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   120c6:	f04f 0300 	mov.w	r3, #0
   120ca:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   120cc:	68bb      	ldr	r3, [r7, #8]
   120ce:	681b      	ldr	r3, [r3, #0]
   120d0:	2b00      	cmp	r3, #0
   120d2:	d046      	beq.n	12162 <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   120d4:	68bb      	ldr	r3, [r7, #8]
   120d6:	623b      	str	r3, [r7, #32]
   120d8:	6a3b      	ldr	r3, [r7, #32]
   120da:	685b      	ldr	r3, [r3, #4]
   120dc:	685a      	ldr	r2, [r3, #4]
   120de:	6a3b      	ldr	r3, [r7, #32]
   120e0:	605a      	str	r2, [r3, #4]
   120e2:	6a3b      	ldr	r3, [r7, #32]
   120e4:	685a      	ldr	r2, [r3, #4]
   120e6:	6a3b      	ldr	r3, [r7, #32]
   120e8:	f103 0308 	add.w	r3, r3, #8
   120ec:	429a      	cmp	r2, r3
   120ee:	d104      	bne.n	120fa <prvListTasksWithinSingleList+0x42>
   120f0:	6a3b      	ldr	r3, [r7, #32]
   120f2:	685b      	ldr	r3, [r3, #4]
   120f4:	685a      	ldr	r2, [r3, #4]
   120f6:	6a3b      	ldr	r3, [r7, #32]
   120f8:	605a      	str	r2, [r3, #4]
   120fa:	6a3b      	ldr	r3, [r7, #32]
   120fc:	685b      	ldr	r3, [r3, #4]
   120fe:	68db      	ldr	r3, [r3, #12]
   12100:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12102:	68bb      	ldr	r3, [r7, #8]
   12104:	627b      	str	r3, [r7, #36]	; 0x24
   12106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12108:	685b      	ldr	r3, [r3, #4]
   1210a:	685a      	ldr	r2, [r3, #4]
   1210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1210e:	605a      	str	r2, [r3, #4]
   12110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12112:	685a      	ldr	r2, [r3, #4]
   12114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12116:	f103 0308 	add.w	r3, r3, #8
   1211a:	429a      	cmp	r2, r3
   1211c:	d104      	bne.n	12128 <prvListTasksWithinSingleList+0x70>
   1211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12120:	685b      	ldr	r3, [r3, #4]
   12122:	685a      	ldr	r2, [r3, #4]
   12124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12126:	605a      	str	r2, [r3, #4]
   12128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1212a:	685b      	ldr	r3, [r3, #4]
   1212c:	68db      	ldr	r3, [r3, #12]
   1212e:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   12130:	69fa      	ldr	r2, [r7, #28]
   12132:	4613      	mov	r3, r2
   12134:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12138:	4413      	add	r3, r2
   1213a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1213e:	461a      	mov	r2, r3
   12140:	68fb      	ldr	r3, [r7, #12]
   12142:	441a      	add	r2, r3
   12144:	79fb      	ldrb	r3, [r7, #7]
   12146:	6978      	ldr	r0, [r7, #20]
   12148:	4611      	mov	r1, r2
   1214a:	f04f 0201 	mov.w	r2, #1
   1214e:	f7ff ff43 	bl	11fd8 <vTaskGetInfo>
				uxTask++;
   12152:	69fb      	ldr	r3, [r7, #28]
   12154:	f103 0301 	add.w	r3, r3, #1
   12158:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   1215a:	697a      	ldr	r2, [r7, #20]
   1215c:	69bb      	ldr	r3, [r7, #24]
   1215e:	429a      	cmp	r2, r3
   12160:	d1cf      	bne.n	12102 <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   12162:	69fb      	ldr	r3, [r7, #28]
	}
   12164:	4618      	mov	r0, r3
   12166:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1216a:	46bd      	mov	sp, r7
   1216c:	bd80      	pop	{r7, pc}
   1216e:	bf00      	nop

00012170 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   12170:	b480      	push	{r7}
   12172:	b085      	sub	sp, #20
   12174:	af00      	add	r7, sp, #0
   12176:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   12178:	f04f 0300 	mov.w	r3, #0
   1217c:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   1217e:	e007      	b.n	12190 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   12180:	687b      	ldr	r3, [r7, #4]
   12182:	f103 0301 	add.w	r3, r3, #1
   12186:	607b      	str	r3, [r7, #4]
			ulCount++;
   12188:	68fb      	ldr	r3, [r7, #12]
   1218a:	f103 0301 	add.w	r3, r3, #1
   1218e:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12190:	687b      	ldr	r3, [r7, #4]
   12192:	781b      	ldrb	r3, [r3, #0]
   12194:	2ba5      	cmp	r3, #165	; 0xa5
   12196:	d0f3      	beq.n	12180 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   12198:	68fb      	ldr	r3, [r7, #12]
   1219a:	ea4f 0393 	mov.w	r3, r3, lsr #2
   1219e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   121a0:	68fb      	ldr	r3, [r7, #12]
   121a2:	b29b      	uxth	r3, r3
	}
   121a4:	4618      	mov	r0, r3
   121a6:	f107 0714 	add.w	r7, r7, #20
   121aa:	46bd      	mov	sp, r7
   121ac:	bc80      	pop	{r7}
   121ae:	4770      	bx	lr

000121b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   121b0:	b580      	push	{r7, lr}
   121b2:	b082      	sub	sp, #8
   121b4:	af00      	add	r7, sp, #0
   121b6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   121b8:	687b      	ldr	r3, [r7, #4]
   121ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   121bc:	4618      	mov	r0, r3
   121be:	f001 fd61 	bl	13c84 <vPortFree>
			vPortFree( pxTCB );
   121c2:	6878      	ldr	r0, [r7, #4]
   121c4:	f001 fd5e 	bl	13c84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   121c8:	f107 0708 	add.w	r7, r7, #8
   121cc:	46bd      	mov	sp, r7
   121ce:	bd80      	pop	{r7, pc}

000121d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   121d0:	b480      	push	{r7}
   121d2:	b083      	sub	sp, #12
   121d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   121d6:	f243 032c 	movw	r3, #12332	; 0x302c
   121da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121de:	681b      	ldr	r3, [r3, #0]
   121e0:	681b      	ldr	r3, [r3, #0]
   121e2:	2b00      	cmp	r3, #0
   121e4:	d107      	bne.n	121f6 <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   121e6:	f243 0394 	movw	r3, #12436	; 0x3094
   121ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121ee:	f04f 32ff 	mov.w	r2, #4294967295
   121f2:	601a      	str	r2, [r3, #0]
   121f4:	e00e      	b.n	12214 <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   121f6:	f243 032c 	movw	r3, #12332	; 0x302c
   121fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121fe:	681b      	ldr	r3, [r3, #0]
   12200:	68db      	ldr	r3, [r3, #12]
   12202:	68db      	ldr	r3, [r3, #12]
   12204:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   12206:	687b      	ldr	r3, [r7, #4]
   12208:	685a      	ldr	r2, [r3, #4]
   1220a:	f243 0394 	movw	r3, #12436	; 0x3094
   1220e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12212:	601a      	str	r2, [r3, #0]
	}
}
   12214:	f107 070c 	add.w	r7, r7, #12
   12218:	46bd      	mov	sp, r7
   1221a:	bc80      	pop	{r7}
   1221c:	4770      	bx	lr
   1221e:	bf00      	nop

00012220 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   12220:	b480      	push	{r7}
   12222:	b083      	sub	sp, #12
   12224:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   12226:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1222e:	681b      	ldr	r3, [r3, #0]
   12230:	607b      	str	r3, [r7, #4]

		return xReturn;
   12232:	687b      	ldr	r3, [r7, #4]
	}
   12234:	4618      	mov	r0, r3
   12236:	f107 070c 	add.w	r7, r7, #12
   1223a:	46bd      	mov	sp, r7
   1223c:	bc80      	pop	{r7}
   1223e:	4770      	bx	lr

00012240 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   12240:	b480      	push	{r7}
   12242:	b083      	sub	sp, #12
   12244:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   12246:	f243 0380 	movw	r3, #12416	; 0x3080
   1224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1224e:	681b      	ldr	r3, [r3, #0]
   12250:	2b00      	cmp	r3, #0
   12252:	d103      	bne.n	1225c <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   12254:	f04f 0301 	mov.w	r3, #1
   12258:	607b      	str	r3, [r7, #4]
   1225a:	e00d      	b.n	12278 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1225c:	f243 039c 	movw	r3, #12444	; 0x309c
   12260:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12264:	681b      	ldr	r3, [r3, #0]
   12266:	2b00      	cmp	r3, #0
   12268:	d103      	bne.n	12272 <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   1226a:	f04f 0302 	mov.w	r3, #2
   1226e:	607b      	str	r3, [r7, #4]
   12270:	e002      	b.n	12278 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   12272:	f04f 0300 	mov.w	r3, #0
   12276:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   12278:	687b      	ldr	r3, [r7, #4]
	}
   1227a:	4618      	mov	r0, r3
   1227c:	f107 070c 	add.w	r7, r7, #12
   12280:	46bd      	mov	sp, r7
   12282:	bc80      	pop	{r7}
   12284:	4770      	bx	lr
   12286:	bf00      	nop

00012288 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   12288:	b580      	push	{r7, lr}
   1228a:	b084      	sub	sp, #16
   1228c:	af00      	add	r7, sp, #0
   1228e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   12290:	687b      	ldr	r3, [r7, #4]
   12292:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12294:	f04f 0300 	mov.w	r3, #0
   12298:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   1229a:	687b      	ldr	r3, [r7, #4]
   1229c:	2b00      	cmp	r3, #0
   1229e:	f000 80a2 	beq.w	123e6 <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   122a2:	68bb      	ldr	r3, [r7, #8]
   122a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   122a6:	f642 739c 	movw	r3, #12188	; 0x2f9c
   122aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122ae:	681b      	ldr	r3, [r3, #0]
   122b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   122b2:	429a      	cmp	r2, r3
   122b4:	f080 808a 	bcs.w	123cc <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   122b8:	68bb      	ldr	r3, [r7, #8]
   122ba:	699b      	ldr	r3, [r3, #24]
   122bc:	2b00      	cmp	r3, #0
   122be:	db09      	blt.n	122d4 <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   122c0:	f642 739c 	movw	r3, #12188	; 0x2f9c
   122c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122c8:	681b      	ldr	r3, [r3, #0]
   122ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   122cc:	f1c3 0205 	rsb	r2, r3, #5
   122d0:	68bb      	ldr	r3, [r7, #8]
   122d2:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   122d4:	68bb      	ldr	r3, [r7, #8]
   122d6:	6959      	ldr	r1, [r3, #20]
   122d8:	68bb      	ldr	r3, [r7, #8]
   122da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   122dc:	4613      	mov	r3, r2
   122de:	ea4f 0383 	mov.w	r3, r3, lsl #2
   122e2:	4413      	add	r3, r2
   122e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   122e8:	461a      	mov	r2, r3
   122ea:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   122ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122f2:	4413      	add	r3, r2
   122f4:	4299      	cmp	r1, r3
   122f6:	d15d      	bne.n	123b4 <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   122f8:	68bb      	ldr	r3, [r7, #8]
   122fa:	f103 0304 	add.w	r3, r3, #4
   122fe:	4618      	mov	r0, r3
   12300:	f7fc fe48 	bl	ef94 <uxListRemove>
   12304:	4603      	mov	r3, r0
   12306:	2b00      	cmp	r3, #0
   12308:	d124      	bne.n	12354 <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   1230a:	68bb      	ldr	r3, [r7, #8]
   1230c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1230e:	4613      	mov	r3, r2
   12310:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12314:	4413      	add	r3, r2
   12316:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1231a:	461a      	mov	r2, r3
   1231c:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12320:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12324:	4413      	add	r3, r2
   12326:	681b      	ldr	r3, [r3, #0]
   12328:	2b00      	cmp	r3, #0
   1232a:	d113      	bne.n	12354 <xTaskPriorityInherit+0xcc>
   1232c:	68bb      	ldr	r3, [r7, #8]
   1232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12330:	f04f 0201 	mov.w	r2, #1
   12334:	fa02 f303 	lsl.w	r3, r2, r3
   12338:	ea6f 0203 	mvn.w	r2, r3
   1233c:	f243 037c 	movw	r3, #12412	; 0x307c
   12340:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12344:	681b      	ldr	r3, [r3, #0]
   12346:	ea02 0203 	and.w	r2, r2, r3
   1234a:	f243 037c 	movw	r3, #12412	; 0x307c
   1234e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12352:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12354:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12358:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1235c:	681b      	ldr	r3, [r3, #0]
   1235e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12360:	68bb      	ldr	r3, [r7, #8]
   12362:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   12364:	68bb      	ldr	r3, [r7, #8]
   12366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12368:	f04f 0201 	mov.w	r2, #1
   1236c:	fa02 f203 	lsl.w	r2, r2, r3
   12370:	f243 037c 	movw	r3, #12412	; 0x307c
   12374:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12378:	681b      	ldr	r3, [r3, #0]
   1237a:	ea42 0203 	orr.w	r2, r2, r3
   1237e:	f243 037c 	movw	r3, #12412	; 0x307c
   12382:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12386:	601a      	str	r2, [r3, #0]
   12388:	68bb      	ldr	r3, [r7, #8]
   1238a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1238c:	4613      	mov	r3, r2
   1238e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12392:	4413      	add	r3, r2
   12394:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12398:	461a      	mov	r2, r3
   1239a:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   1239e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123a2:	441a      	add	r2, r3
   123a4:	68bb      	ldr	r3, [r7, #8]
   123a6:	f103 0304 	add.w	r3, r3, #4
   123aa:	4610      	mov	r0, r2
   123ac:	4619      	mov	r1, r3
   123ae:	f7fc fd93 	bl	eed8 <vListInsertEnd>
   123b2:	e007      	b.n	123c4 <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   123b4:	f642 739c 	movw	r3, #12188	; 0x2f9c
   123b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123bc:	681b      	ldr	r3, [r3, #0]
   123be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   123c0:	68bb      	ldr	r3, [r7, #8]
   123c2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   123c4:	f04f 0301 	mov.w	r3, #1
   123c8:	60fb      	str	r3, [r7, #12]
   123ca:	e00c      	b.n	123e6 <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   123cc:	68bb      	ldr	r3, [r7, #8]
   123ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   123d0:	f642 739c 	movw	r3, #12188	; 0x2f9c
   123d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123d8:	681b      	ldr	r3, [r3, #0]
   123da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   123dc:	429a      	cmp	r2, r3
   123de:	d202      	bcs.n	123e6 <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   123e0:	f04f 0301 	mov.w	r3, #1
   123e4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   123e6:	68fb      	ldr	r3, [r7, #12]
	}
   123e8:	4618      	mov	r0, r3
   123ea:	f107 0710 	add.w	r7, r7, #16
   123ee:	46bd      	mov	sp, r7
   123f0:	bd80      	pop	{r7, pc}
   123f2:	bf00      	nop

000123f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   123f4:	b580      	push	{r7, lr}
   123f6:	b086      	sub	sp, #24
   123f8:	af00      	add	r7, sp, #0
   123fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   123fc:	687b      	ldr	r3, [r7, #4]
   123fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12400:	f04f 0300 	mov.w	r3, #0
   12404:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   12406:	687b      	ldr	r3, [r7, #4]
   12408:	2b00      	cmp	r3, #0
   1240a:	f000 8092 	beq.w	12532 <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   1240e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12412:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12416:	681b      	ldr	r3, [r3, #0]
   12418:	68ba      	ldr	r2, [r7, #8]
   1241a:	429a      	cmp	r2, r3
   1241c:	d009      	beq.n	12432 <xTaskPriorityDisinherit+0x3e>
   1241e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12422:	f383 8811 	msr	BASEPRI, r3
   12426:	f3bf 8f6f 	isb	sy
   1242a:	f3bf 8f4f 	dsb	sy
   1242e:	613b      	str	r3, [r7, #16]
   12430:	e7fe      	b.n	12430 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   12432:	68bb      	ldr	r3, [r7, #8]
   12434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12436:	2b00      	cmp	r3, #0
   12438:	d109      	bne.n	1244e <xTaskPriorityDisinherit+0x5a>
   1243a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1243e:	f383 8811 	msr	BASEPRI, r3
   12442:	f3bf 8f6f 	isb	sy
   12446:	f3bf 8f4f 	dsb	sy
   1244a:	617b      	str	r3, [r7, #20]
   1244c:	e7fe      	b.n	1244c <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   1244e:	68bb      	ldr	r3, [r7, #8]
   12450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12452:	f103 32ff 	add.w	r2, r3, #4294967295
   12456:	68bb      	ldr	r3, [r7, #8]
   12458:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   1245a:	68bb      	ldr	r3, [r7, #8]
   1245c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1245e:	68bb      	ldr	r3, [r7, #8]
   12460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12462:	429a      	cmp	r2, r3
   12464:	d065      	beq.n	12532 <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   12466:	68bb      	ldr	r3, [r7, #8]
   12468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1246a:	2b00      	cmp	r3, #0
   1246c:	d161      	bne.n	12532 <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1246e:	68bb      	ldr	r3, [r7, #8]
   12470:	f103 0304 	add.w	r3, r3, #4
   12474:	4618      	mov	r0, r3
   12476:	f7fc fd8d 	bl	ef94 <uxListRemove>
   1247a:	4603      	mov	r3, r0
   1247c:	2b00      	cmp	r3, #0
   1247e:	d124      	bne.n	124ca <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12480:	68bb      	ldr	r3, [r7, #8]
   12482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12484:	4613      	mov	r3, r2
   12486:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1248a:	4413      	add	r3, r2
   1248c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12490:	461a      	mov	r2, r3
   12492:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12496:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1249a:	4413      	add	r3, r2
   1249c:	681b      	ldr	r3, [r3, #0]
   1249e:	2b00      	cmp	r3, #0
   124a0:	d113      	bne.n	124ca <xTaskPriorityDisinherit+0xd6>
   124a2:	68bb      	ldr	r3, [r7, #8]
   124a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124a6:	f04f 0201 	mov.w	r2, #1
   124aa:	fa02 f303 	lsl.w	r3, r2, r3
   124ae:	ea6f 0203 	mvn.w	r2, r3
   124b2:	f243 037c 	movw	r3, #12412	; 0x307c
   124b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124ba:	681b      	ldr	r3, [r3, #0]
   124bc:	ea02 0203 	and.w	r2, r2, r3
   124c0:	f243 037c 	movw	r3, #12412	; 0x307c
   124c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124c8:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   124ca:	68bb      	ldr	r3, [r7, #8]
   124cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   124ce:	68bb      	ldr	r3, [r7, #8]
   124d0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   124d2:	68bb      	ldr	r3, [r7, #8]
   124d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124d6:	f1c3 0205 	rsb	r2, r3, #5
   124da:	68bb      	ldr	r3, [r7, #8]
   124dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   124de:	68bb      	ldr	r3, [r7, #8]
   124e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124e2:	f04f 0201 	mov.w	r2, #1
   124e6:	fa02 f203 	lsl.w	r2, r2, r3
   124ea:	f243 037c 	movw	r3, #12412	; 0x307c
   124ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124f2:	681b      	ldr	r3, [r3, #0]
   124f4:	ea42 0203 	orr.w	r2, r2, r3
   124f8:	f243 037c 	movw	r3, #12412	; 0x307c
   124fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12500:	601a      	str	r2, [r3, #0]
   12502:	68bb      	ldr	r3, [r7, #8]
   12504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12506:	4613      	mov	r3, r2
   12508:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1250c:	4413      	add	r3, r2
   1250e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12512:	461a      	mov	r2, r3
   12514:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12518:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1251c:	441a      	add	r2, r3
   1251e:	68bb      	ldr	r3, [r7, #8]
   12520:	f103 0304 	add.w	r3, r3, #4
   12524:	4610      	mov	r0, r2
   12526:	4619      	mov	r1, r3
   12528:	f7fc fcd6 	bl	eed8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   1252c:	f04f 0301 	mov.w	r3, #1
   12530:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12532:	68fb      	ldr	r3, [r7, #12]
	}
   12534:	4618      	mov	r0, r3
   12536:	f107 0718 	add.w	r7, r7, #24
   1253a:	46bd      	mov	sp, r7
   1253c:	bd80      	pop	{r7, pc}
   1253e:	bf00      	nop

00012540 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   12540:	b580      	push	{r7, lr}
   12542:	b088      	sub	sp, #32
   12544:	af00      	add	r7, sp, #0
   12546:	6078      	str	r0, [r7, #4]
   12548:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   1254a:	687b      	ldr	r3, [r7, #4]
   1254c:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   1254e:	f04f 0301 	mov.w	r3, #1
   12552:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   12554:	687b      	ldr	r3, [r7, #4]
   12556:	2b00      	cmp	r3, #0
   12558:	f000 80ac 	beq.w	126b4 <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   1255c:	68bb      	ldr	r3, [r7, #8]
   1255e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12560:	2b00      	cmp	r3, #0
   12562:	d109      	bne.n	12578 <vTaskPriorityDisinheritAfterTimeout+0x38>
   12564:	f04f 0328 	mov.w	r3, #40	; 0x28
   12568:	f383 8811 	msr	BASEPRI, r3
   1256c:	f3bf 8f6f 	isb	sy
   12570:	f3bf 8f4f 	dsb	sy
   12574:	61bb      	str	r3, [r7, #24]
   12576:	e7fe      	b.n	12576 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12578:	68bb      	ldr	r3, [r7, #8]
   1257a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1257c:	683b      	ldr	r3, [r7, #0]
   1257e:	429a      	cmp	r2, r3
   12580:	d202      	bcs.n	12588 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12582:	683b      	ldr	r3, [r7, #0]
   12584:	613b      	str	r3, [r7, #16]
   12586:	e002      	b.n	1258e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12588:	68bb      	ldr	r3, [r7, #8]
   1258a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1258c:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   1258e:	68bb      	ldr	r3, [r7, #8]
   12590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12592:	693b      	ldr	r3, [r7, #16]
   12594:	429a      	cmp	r2, r3
   12596:	f000 808d 	beq.w	126b4 <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   1259a:	68bb      	ldr	r3, [r7, #8]
   1259c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   1259e:	697b      	ldr	r3, [r7, #20]
   125a0:	429a      	cmp	r2, r3
   125a2:	f040 8087 	bne.w	126b4 <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   125a6:	f642 739c 	movw	r3, #12188	; 0x2f9c
   125aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125ae:	681b      	ldr	r3, [r3, #0]
   125b0:	68ba      	ldr	r2, [r7, #8]
   125b2:	429a      	cmp	r2, r3
   125b4:	d109      	bne.n	125ca <vTaskPriorityDisinheritAfterTimeout+0x8a>
   125b6:	f04f 0328 	mov.w	r3, #40	; 0x28
   125ba:	f383 8811 	msr	BASEPRI, r3
   125be:	f3bf 8f6f 	isb	sy
   125c2:	f3bf 8f4f 	dsb	sy
   125c6:	61fb      	str	r3, [r7, #28]
   125c8:	e7fe      	b.n	125c8 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   125ca:	68bb      	ldr	r3, [r7, #8]
   125cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125ce:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   125d0:	68bb      	ldr	r3, [r7, #8]
   125d2:	693a      	ldr	r2, [r7, #16]
   125d4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   125d6:	68bb      	ldr	r3, [r7, #8]
   125d8:	699b      	ldr	r3, [r3, #24]
   125da:	2b00      	cmp	r3, #0
   125dc:	db04      	blt.n	125e8 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   125de:	693b      	ldr	r3, [r7, #16]
   125e0:	f1c3 0205 	rsb	r2, r3, #5
   125e4:	68bb      	ldr	r3, [r7, #8]
   125e6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   125e8:	68bb      	ldr	r3, [r7, #8]
   125ea:	6959      	ldr	r1, [r3, #20]
   125ec:	68fa      	ldr	r2, [r7, #12]
   125ee:	4613      	mov	r3, r2
   125f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125f4:	4413      	add	r3, r2
   125f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125fa:	461a      	mov	r2, r3
   125fc:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12600:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12604:	4413      	add	r3, r2
   12606:	4299      	cmp	r1, r3
   12608:	d154      	bne.n	126b4 <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1260a:	68bb      	ldr	r3, [r7, #8]
   1260c:	f103 0304 	add.w	r3, r3, #4
   12610:	4618      	mov	r0, r3
   12612:	f7fc fcbf 	bl	ef94 <uxListRemove>
   12616:	4603      	mov	r3, r0
   12618:	2b00      	cmp	r3, #0
   1261a:	d124      	bne.n	12666 <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   1261c:	68bb      	ldr	r3, [r7, #8]
   1261e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12620:	4613      	mov	r3, r2
   12622:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12626:	4413      	add	r3, r2
   12628:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1262c:	461a      	mov	r2, r3
   1262e:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12632:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12636:	4413      	add	r3, r2
   12638:	681b      	ldr	r3, [r3, #0]
   1263a:	2b00      	cmp	r3, #0
   1263c:	d113      	bne.n	12666 <vTaskPriorityDisinheritAfterTimeout+0x126>
   1263e:	68bb      	ldr	r3, [r7, #8]
   12640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12642:	f04f 0201 	mov.w	r2, #1
   12646:	fa02 f303 	lsl.w	r3, r2, r3
   1264a:	ea6f 0203 	mvn.w	r2, r3
   1264e:	f243 037c 	movw	r3, #12412	; 0x307c
   12652:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12656:	681b      	ldr	r3, [r3, #0]
   12658:	ea02 0203 	and.w	r2, r2, r3
   1265c:	f243 037c 	movw	r3, #12412	; 0x307c
   12660:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12664:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   12666:	68bb      	ldr	r3, [r7, #8]
   12668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1266a:	f04f 0201 	mov.w	r2, #1
   1266e:	fa02 f203 	lsl.w	r2, r2, r3
   12672:	f243 037c 	movw	r3, #12412	; 0x307c
   12676:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1267a:	681b      	ldr	r3, [r3, #0]
   1267c:	ea42 0203 	orr.w	r2, r2, r3
   12680:	f243 037c 	movw	r3, #12412	; 0x307c
   12684:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12688:	601a      	str	r2, [r3, #0]
   1268a:	68bb      	ldr	r3, [r7, #8]
   1268c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1268e:	4613      	mov	r3, r2
   12690:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12694:	4413      	add	r3, r2
   12696:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1269a:	461a      	mov	r2, r3
   1269c:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   126a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126a4:	441a      	add	r2, r3
   126a6:	68bb      	ldr	r3, [r7, #8]
   126a8:	f103 0304 	add.w	r3, r3, #4
   126ac:	4610      	mov	r0, r2
   126ae:	4619      	mov	r1, r3
   126b0:	f7fc fc12 	bl	eed8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   126b4:	f107 0720 	add.w	r7, r7, #32
   126b8:	46bd      	mov	sp, r7
   126ba:	bd80      	pop	{r7, pc}

000126bc <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   126bc:	b580      	push	{r7, lr}
   126be:	b084      	sub	sp, #16
   126c0:	af00      	add	r7, sp, #0
   126c2:	6078      	str	r0, [r7, #4]
   126c4:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   126c6:	6878      	ldr	r0, [r7, #4]
   126c8:	6839      	ldr	r1, [r7, #0]
   126ca:	f002 fcbb 	bl	15044 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   126ce:	6878      	ldr	r0, [r7, #4]
   126d0:	f002 fd16 	bl	15100 <strlen>
   126d4:	4603      	mov	r3, r0
   126d6:	60fb      	str	r3, [r7, #12]
   126d8:	e009      	b.n	126ee <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   126da:	687a      	ldr	r2, [r7, #4]
   126dc:	68fb      	ldr	r3, [r7, #12]
   126de:	4413      	add	r3, r2
   126e0:	f04f 0220 	mov.w	r2, #32
   126e4:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   126e6:	68fb      	ldr	r3, [r7, #12]
   126e8:	f103 0301 	add.w	r3, r3, #1
   126ec:	60fb      	str	r3, [r7, #12]
   126ee:	68fb      	ldr	r3, [r7, #12]
   126f0:	2b08      	cmp	r3, #8
   126f2:	d9f2      	bls.n	126da <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   126f4:	687a      	ldr	r2, [r7, #4]
   126f6:	68fb      	ldr	r3, [r7, #12]
   126f8:	4413      	add	r3, r2
   126fa:	f04f 0200 	mov.w	r2, #0
   126fe:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12700:	687a      	ldr	r2, [r7, #4]
   12702:	68fb      	ldr	r3, [r7, #12]
   12704:	4413      	add	r3, r2
	}
   12706:	4618      	mov	r0, r3
   12708:	f107 0710 	add.w	r7, r7, #16
   1270c:	46bd      	mov	sp, r7
   1270e:	bd80      	pop	{r7, pc}

00012710 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12710:	b580      	push	{r7, lr}
   12712:	b088      	sub	sp, #32
   12714:	af02      	add	r7, sp, #8
   12716:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12718:	687b      	ldr	r3, [r7, #4]
   1271a:	f04f 0200 	mov.w	r2, #0
   1271e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12720:	f243 0374 	movw	r3, #12404	; 0x3074
   12724:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12728:	681b      	ldr	r3, [r3, #0]
   1272a:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   1272c:	f243 0374 	movw	r3, #12404	; 0x3074
   12730:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12734:	681a      	ldr	r2, [r3, #0]
   12736:	4613      	mov	r3, r2
   12738:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1273c:	4413      	add	r3, r2
   1273e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12742:	4618      	mov	r0, r3
   12744:	f001 f9e8 	bl	13b18 <pvPortMalloc>
   12748:	4603      	mov	r3, r0
   1274a:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   1274c:	68bb      	ldr	r3, [r7, #8]
   1274e:	2b00      	cmp	r3, #0
   12750:	f000 8091 	beq.w	12876 <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   12754:	68b8      	ldr	r0, [r7, #8]
   12756:	68f9      	ldr	r1, [r7, #12]
   12758:	f04f 0200 	mov.w	r2, #0
   1275c:	f7fe feb0 	bl	114c0 <uxTaskGetSystemState>
   12760:	4603      	mov	r3, r0
   12762:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12764:	f04f 0300 	mov.w	r3, #0
   12768:	613b      	str	r3, [r7, #16]
   1276a:	e07c      	b.n	12866 <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   1276c:	693a      	ldr	r2, [r7, #16]
   1276e:	4613      	mov	r3, r2
   12770:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12774:	4413      	add	r3, r2
   12776:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1277a:	461a      	mov	r2, r3
   1277c:	68bb      	ldr	r3, [r7, #8]
   1277e:	4413      	add	r3, r2
   12780:	7b1b      	ldrb	r3, [r3, #12]
   12782:	2b04      	cmp	r3, #4
   12784:	d820      	bhi.n	127c8 <vTaskList+0xb8>
   12786:	a201      	add	r2, pc, #4	; (adr r2, 1278c <vTaskList+0x7c>)
   12788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1278c:	000127a1 	.word	0x000127a1
   12790:	000127a9 	.word	0x000127a9
   12794:	000127b1 	.word	0x000127b1
   12798:	000127b9 	.word	0x000127b9
   1279c:	000127c1 	.word	0x000127c1
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   127a0:	f04f 0358 	mov.w	r3, #88	; 0x58
   127a4:	75fb      	strb	r3, [r7, #23]
										break;
   127a6:	e012      	b.n	127ce <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   127a8:	f04f 0352 	mov.w	r3, #82	; 0x52
   127ac:	75fb      	strb	r3, [r7, #23]
										break;
   127ae:	e00e      	b.n	127ce <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   127b0:	f04f 0342 	mov.w	r3, #66	; 0x42
   127b4:	75fb      	strb	r3, [r7, #23]
										break;
   127b6:	e00a      	b.n	127ce <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   127b8:	f04f 0353 	mov.w	r3, #83	; 0x53
   127bc:	75fb      	strb	r3, [r7, #23]
										break;
   127be:	e006      	b.n	127ce <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   127c0:	f04f 0344 	mov.w	r3, #68	; 0x44
   127c4:	75fb      	strb	r3, [r7, #23]
										break;
   127c6:	e002      	b.n	127ce <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   127c8:	f04f 0300 	mov.w	r3, #0
   127cc:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   127ce:	693a      	ldr	r2, [r7, #16]
   127d0:	4613      	mov	r3, r2
   127d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   127d6:	4413      	add	r3, r2
   127d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   127dc:	461a      	mov	r2, r3
   127de:	68bb      	ldr	r3, [r7, #8]
   127e0:	4413      	add	r3, r2
   127e2:	685b      	ldr	r3, [r3, #4]
   127e4:	6878      	ldr	r0, [r7, #4]
   127e6:	4619      	mov	r1, r3
   127e8:	f7ff ff68 	bl	126bc <prvWriteNameToBuffer>
   127ec:	4603      	mov	r3, r0
   127ee:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   127f0:	f897 e017 	ldrb.w	lr, [r7, #23]
   127f4:	693a      	ldr	r2, [r7, #16]
   127f6:	4613      	mov	r3, r2
   127f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   127fc:	4413      	add	r3, r2
   127fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12802:	461a      	mov	r2, r3
   12804:	68bb      	ldr	r3, [r7, #8]
   12806:	4413      	add	r3, r2
   12808:	f8d3 c010 	ldr.w	ip, [r3, #16]
   1280c:	693a      	ldr	r2, [r7, #16]
   1280e:	4613      	mov	r3, r2
   12810:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12814:	4413      	add	r3, r2
   12816:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1281a:	461a      	mov	r2, r3
   1281c:	68bb      	ldr	r3, [r7, #8]
   1281e:	4413      	add	r3, r2
   12820:	8c1b      	ldrh	r3, [r3, #32]
   12822:	4619      	mov	r1, r3
   12824:	693a      	ldr	r2, [r7, #16]
   12826:	4613      	mov	r3, r2
   12828:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1282c:	4413      	add	r3, r2
   1282e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12832:	461a      	mov	r2, r3
   12834:	68bb      	ldr	r3, [r7, #8]
   12836:	4413      	add	r3, r2
   12838:	689b      	ldr	r3, [r3, #8]
   1283a:	9100      	str	r1, [sp, #0]
   1283c:	9301      	str	r3, [sp, #4]
   1283e:	6878      	ldr	r0, [r7, #4]
   12840:	f247 11dc 	movw	r1, #29148	; 0x71dc
   12844:	f2c0 0102 	movt	r1, #2
   12848:	4672      	mov	r2, lr
   1284a:	4663      	mov	r3, ip
   1284c:	f002 fb50 	bl	14ef0 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12850:	6878      	ldr	r0, [r7, #4]
   12852:	f002 fc55 	bl	15100 <strlen>
   12856:	4603      	mov	r3, r0
   12858:	687a      	ldr	r2, [r7, #4]
   1285a:	4413      	add	r3, r2
   1285c:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   1285e:	693b      	ldr	r3, [r7, #16]
   12860:	f103 0301 	add.w	r3, r3, #1
   12864:	613b      	str	r3, [r7, #16]
   12866:	693a      	ldr	r2, [r7, #16]
   12868:	68fb      	ldr	r3, [r7, #12]
   1286a:	429a      	cmp	r2, r3
   1286c:	f4ff af7e 	bcc.w	1276c <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12870:	68b8      	ldr	r0, [r7, #8]
   12872:	f001 fa07 	bl	13c84 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12876:	f107 0718 	add.w	r7, r7, #24
   1287a:	46bd      	mov	sp, r7
   1287c:	bd80      	pop	{r7, pc}
   1287e:	bf00      	nop

00012880 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12880:	b580      	push	{r7, lr}
   12882:	b088      	sub	sp, #32
   12884:	af00      	add	r7, sp, #0
   12886:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12888:	687b      	ldr	r3, [r7, #4]
   1288a:	f04f 0200 	mov.w	r2, #0
   1288e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12890:	f243 0374 	movw	r3, #12404	; 0x3074
   12894:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12898:	681b      	ldr	r3, [r3, #0]
   1289a:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   1289c:	f243 0374 	movw	r3, #12404	; 0x3074
   128a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128a4:	681a      	ldr	r2, [r3, #0]
   128a6:	4613      	mov	r3, r2
   128a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128ac:	4413      	add	r3, r2
   128ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128b2:	4618      	mov	r0, r3
   128b4:	f001 f930 	bl	13b18 <pvPortMalloc>
   128b8:	4603      	mov	r3, r0
   128ba:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   128bc:	693b      	ldr	r3, [r7, #16]
   128be:	2b00      	cmp	r3, #0
   128c0:	d076      	beq.n	129b0 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   128c2:	f107 030c 	add.w	r3, r7, #12
   128c6:	6938      	ldr	r0, [r7, #16]
   128c8:	6979      	ldr	r1, [r7, #20]
   128ca:	461a      	mov	r2, r3
   128cc:	f7fe fdf8 	bl	114c0 <uxTaskGetSystemState>
   128d0:	4603      	mov	r3, r0
   128d2:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   128d4:	68fa      	ldr	r2, [r7, #12]
   128d6:	f248 531f 	movw	r3, #34079	; 0x851f
   128da:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   128de:	fba3 1302 	umull	r1, r3, r3, r2
   128e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
   128e6:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   128e8:	68fb      	ldr	r3, [r7, #12]
   128ea:	2b00      	cmp	r3, #0
   128ec:	d05d      	beq.n	129aa <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   128ee:	f04f 0300 	mov.w	r3, #0
   128f2:	61bb      	str	r3, [r7, #24]
   128f4:	e055      	b.n	129a2 <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   128f6:	69ba      	ldr	r2, [r7, #24]
   128f8:	4613      	mov	r3, r2
   128fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128fe:	4413      	add	r3, r2
   12900:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12904:	461a      	mov	r2, r3
   12906:	693b      	ldr	r3, [r7, #16]
   12908:	4413      	add	r3, r2
   1290a:	699a      	ldr	r2, [r3, #24]
   1290c:	68fb      	ldr	r3, [r7, #12]
   1290e:	fbb2 f3f3 	udiv	r3, r2, r3
   12912:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12914:	69ba      	ldr	r2, [r7, #24]
   12916:	4613      	mov	r3, r2
   12918:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1291c:	4413      	add	r3, r2
   1291e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12922:	461a      	mov	r2, r3
   12924:	693b      	ldr	r3, [r7, #16]
   12926:	4413      	add	r3, r2
   12928:	685b      	ldr	r3, [r3, #4]
   1292a:	6878      	ldr	r0, [r7, #4]
   1292c:	4619      	mov	r1, r3
   1292e:	f7ff fec5 	bl	126bc <prvWriteNameToBuffer>
   12932:	4603      	mov	r3, r0
   12934:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12936:	69fb      	ldr	r3, [r7, #28]
   12938:	2b00      	cmp	r3, #0
   1293a:	d014      	beq.n	12966 <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   1293c:	69ba      	ldr	r2, [r7, #24]
   1293e:	4613      	mov	r3, r2
   12940:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12944:	4413      	add	r3, r2
   12946:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1294a:	461a      	mov	r2, r3
   1294c:	693b      	ldr	r3, [r7, #16]
   1294e:	4413      	add	r3, r2
   12950:	699b      	ldr	r3, [r3, #24]
   12952:	6878      	ldr	r0, [r7, #4]
   12954:	f247 11ec 	movw	r1, #29164	; 0x71ec
   12958:	f2c0 0102 	movt	r1, #2
   1295c:	461a      	mov	r2, r3
   1295e:	69fb      	ldr	r3, [r7, #28]
   12960:	f002 fac6 	bl	14ef0 <sprintf>
   12964:	e012      	b.n	1298c <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12966:	69ba      	ldr	r2, [r7, #24]
   12968:	4613      	mov	r3, r2
   1296a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1296e:	4413      	add	r3, r2
   12970:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12974:	461a      	mov	r2, r3
   12976:	693b      	ldr	r3, [r7, #16]
   12978:	4413      	add	r3, r2
   1297a:	699b      	ldr	r3, [r3, #24]
   1297c:	6878      	ldr	r0, [r7, #4]
   1297e:	f247 11f8 	movw	r1, #29176	; 0x71f8
   12982:	f2c0 0102 	movt	r1, #2
   12986:	461a      	mov	r2, r3
   12988:	f002 fab2 	bl	14ef0 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   1298c:	6878      	ldr	r0, [r7, #4]
   1298e:	f002 fbb7 	bl	15100 <strlen>
   12992:	4603      	mov	r3, r0
   12994:	687a      	ldr	r2, [r7, #4]
   12996:	4413      	add	r3, r2
   12998:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   1299a:	69bb      	ldr	r3, [r7, #24]
   1299c:	f103 0301 	add.w	r3, r3, #1
   129a0:	61bb      	str	r3, [r7, #24]
   129a2:	69ba      	ldr	r2, [r7, #24]
   129a4:	697b      	ldr	r3, [r7, #20]
   129a6:	429a      	cmp	r2, r3
   129a8:	d3a5      	bcc.n	128f6 <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   129aa:	6938      	ldr	r0, [r7, #16]
   129ac:	f001 f96a 	bl	13c84 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   129b0:	f107 0720 	add.w	r7, r7, #32
   129b4:	46bd      	mov	sp, r7
   129b6:	bd80      	pop	{r7, pc}

000129b8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   129b8:	b480      	push	{r7}
   129ba:	b083      	sub	sp, #12
   129bc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   129be:	f642 739c 	movw	r3, #12188	; 0x2f9c
   129c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129c6:	681b      	ldr	r3, [r3, #0]
   129c8:	699b      	ldr	r3, [r3, #24]
   129ca:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   129cc:	f642 739c 	movw	r3, #12188	; 0x2f9c
   129d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129d4:	681a      	ldr	r2, [r3, #0]
   129d6:	f642 739c 	movw	r3, #12188	; 0x2f9c
   129da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129de:	681b      	ldr	r3, [r3, #0]
   129e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   129e2:	f1c3 0305 	rsb	r3, r3, #5
   129e6:	6193      	str	r3, [r2, #24]

	return uxReturn;
   129e8:	687b      	ldr	r3, [r7, #4]
}
   129ea:	4618      	mov	r0, r3
   129ec:	f107 070c 	add.w	r7, r7, #12
   129f0:	46bd      	mov	sp, r7
   129f2:	bc80      	pop	{r7}
   129f4:	4770      	bx	lr
   129f6:	bf00      	nop

000129f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   129f8:	b480      	push	{r7}
   129fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   129fc:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a04:	681b      	ldr	r3, [r3, #0]
   12a06:	2b00      	cmp	r3, #0
   12a08:	d008      	beq.n	12a1c <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12a0a:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a12:	681b      	ldr	r3, [r3, #0]
   12a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12a16:	f102 0201 	add.w	r2, r2, #1
   12a1a:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12a1c:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a24:	681b      	ldr	r3, [r3, #0]
	}
   12a26:	4618      	mov	r0, r3
   12a28:	46bd      	mov	sp, r7
   12a2a:	bc80      	pop	{r7}
   12a2c:	4770      	bx	lr
   12a2e:	bf00      	nop

00012a30 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12a30:	b580      	push	{r7, lr}
   12a32:	b084      	sub	sp, #16
   12a34:	af00      	add	r7, sp, #0
   12a36:	6078      	str	r0, [r7, #4]
   12a38:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12a3a:	f001 faed 	bl	14018 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12a3e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a46:	681b      	ldr	r3, [r3, #0]
   12a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12a4a:	2b00      	cmp	r3, #0
   12a4c:	d11b      	bne.n	12a86 <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12a4e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a56:	681b      	ldr	r3, [r3, #0]
   12a58:	f04f 0201 	mov.w	r2, #1
   12a5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12a60:	683b      	ldr	r3, [r7, #0]
   12a62:	2b00      	cmp	r3, #0
   12a64:	d00f      	beq.n	12a86 <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12a66:	6838      	ldr	r0, [r7, #0]
   12a68:	f04f 0101 	mov.w	r1, #1
   12a6c:	f000 fb3a 	bl	130e4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12a70:	f64e 5304 	movw	r3, #60676	; 0xed04
   12a74:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12a7c:	601a      	str	r2, [r3, #0]
   12a7e:	f3bf 8f4f 	dsb	sy
   12a82:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12a86:	f001 faff 	bl	14088 <vPortExitCritical>

		taskENTER_CRITICAL();
   12a8a:	f001 fac5 	bl	14018 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12a8e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a96:	681b      	ldr	r3, [r3, #0]
   12a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12a9a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12a9c:	68fb      	ldr	r3, [r7, #12]
   12a9e:	2b00      	cmp	r3, #0
   12aa0:	d014      	beq.n	12acc <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12aa2:	687b      	ldr	r3, [r7, #4]
   12aa4:	2b00      	cmp	r3, #0
   12aa6:	d008      	beq.n	12aba <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12aa8:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ab0:	681b      	ldr	r3, [r3, #0]
   12ab2:	f04f 0200 	mov.w	r2, #0
   12ab6:	655a      	str	r2, [r3, #84]	; 0x54
   12ab8:	e008      	b.n	12acc <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12aba:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ac2:	681b      	ldr	r3, [r3, #0]
   12ac4:	68fa      	ldr	r2, [r7, #12]
   12ac6:	f102 32ff 	add.w	r2, r2, #4294967295
   12aca:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12acc:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ad4:	681b      	ldr	r3, [r3, #0]
   12ad6:	f04f 0200 	mov.w	r2, #0
   12ada:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12ade:	f001 fad3 	bl	14088 <vPortExitCritical>

		return ulReturn;
   12ae2:	68fb      	ldr	r3, [r7, #12]
	}
   12ae4:	4618      	mov	r0, r3
   12ae6:	f107 0710 	add.w	r7, r7, #16
   12aea:	46bd      	mov	sp, r7
   12aec:	bd80      	pop	{r7, pc}
   12aee:	bf00      	nop

00012af0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12af0:	b580      	push	{r7, lr}
   12af2:	b086      	sub	sp, #24
   12af4:	af00      	add	r7, sp, #0
   12af6:	60f8      	str	r0, [r7, #12]
   12af8:	60b9      	str	r1, [r7, #8]
   12afa:	607a      	str	r2, [r7, #4]
   12afc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12afe:	f001 fa8b 	bl	14018 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12b02:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b0a:	681b      	ldr	r3, [r3, #0]
   12b0c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12b10:	b2db      	uxtb	r3, r3
   12b12:	2b02      	cmp	r3, #2
   12b14:	d027      	beq.n	12b66 <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12b16:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b1e:	681b      	ldr	r3, [r3, #0]
   12b20:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12b22:	68fa      	ldr	r2, [r7, #12]
   12b24:	ea6f 0202 	mvn.w	r2, r2
   12b28:	ea01 0202 	and.w	r2, r1, r2
   12b2c:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12b2e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b36:	681b      	ldr	r3, [r3, #0]
   12b38:	f04f 0201 	mov.w	r2, #1
   12b3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12b40:	683b      	ldr	r3, [r7, #0]
   12b42:	2b00      	cmp	r3, #0
   12b44:	d00f      	beq.n	12b66 <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12b46:	6838      	ldr	r0, [r7, #0]
   12b48:	f04f 0101 	mov.w	r1, #1
   12b4c:	f000 faca 	bl	130e4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12b50:	f64e 5304 	movw	r3, #60676	; 0xed04
   12b54:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12b58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12b5c:	601a      	str	r2, [r3, #0]
   12b5e:	f3bf 8f4f 	dsb	sy
   12b62:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12b66:	f001 fa8f 	bl	14088 <vPortExitCritical>

		taskENTER_CRITICAL();
   12b6a:	f001 fa55 	bl	14018 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12b6e:	687b      	ldr	r3, [r7, #4]
   12b70:	2b00      	cmp	r3, #0
   12b72:	d007      	beq.n	12b84 <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12b74:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b7c:	681b      	ldr	r3, [r3, #0]
   12b7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12b80:	687b      	ldr	r3, [r7, #4]
   12b82:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12b84:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b8c:	681b      	ldr	r3, [r3, #0]
   12b8e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12b92:	b2db      	uxtb	r3, r3
   12b94:	2b02      	cmp	r3, #2
   12b96:	d003      	beq.n	12ba0 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12b98:	f04f 0300 	mov.w	r3, #0
   12b9c:	617b      	str	r3, [r7, #20]
   12b9e:	e00e      	b.n	12bbe <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12ba0:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ba8:	681b      	ldr	r3, [r3, #0]
   12baa:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12bac:	68ba      	ldr	r2, [r7, #8]
   12bae:	ea6f 0202 	mvn.w	r2, r2
   12bb2:	ea01 0202 	and.w	r2, r1, r2
   12bb6:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12bb8:	f04f 0301 	mov.w	r3, #1
   12bbc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12bbe:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bc6:	681b      	ldr	r3, [r3, #0]
   12bc8:	f04f 0200 	mov.w	r2, #0
   12bcc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12bd0:	f001 fa5a 	bl	14088 <vPortExitCritical>

		return xReturn;
   12bd4:	697b      	ldr	r3, [r7, #20]
	}
   12bd6:	4618      	mov	r0, r3
   12bd8:	f107 0718 	add.w	r7, r7, #24
   12bdc:	46bd      	mov	sp, r7
   12bde:	bd80      	pop	{r7, pc}

00012be0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12be0:	b580      	push	{r7, lr}
   12be2:	b08a      	sub	sp, #40	; 0x28
   12be4:	af00      	add	r7, sp, #0
   12be6:	60f8      	str	r0, [r7, #12]
   12be8:	60b9      	str	r1, [r7, #8]
   12bea:	603b      	str	r3, [r7, #0]
   12bec:	4613      	mov	r3, r2
   12bee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12bf0:	f04f 0301 	mov.w	r3, #1
   12bf4:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12bf6:	68fb      	ldr	r3, [r7, #12]
   12bf8:	2b00      	cmp	r3, #0
   12bfa:	d109      	bne.n	12c10 <xTaskGenericNotify+0x30>
   12bfc:	f04f 0328 	mov.w	r3, #40	; 0x28
   12c00:	f383 8811 	msr	BASEPRI, r3
   12c04:	f3bf 8f6f 	isb	sy
   12c08:	f3bf 8f4f 	dsb	sy
   12c0c:	61fb      	str	r3, [r7, #28]
   12c0e:	e7fe      	b.n	12c0e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12c10:	68fb      	ldr	r3, [r7, #12]
   12c12:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12c14:	f001 fa00 	bl	14018 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12c18:	683b      	ldr	r3, [r7, #0]
   12c1a:	2b00      	cmp	r3, #0
   12c1c:	d003      	beq.n	12c26 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12c1e:	693b      	ldr	r3, [r7, #16]
   12c20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12c22:	683b      	ldr	r3, [r7, #0]
   12c24:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12c26:	693b      	ldr	r3, [r7, #16]
   12c28:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12c2c:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12c2e:	693b      	ldr	r3, [r7, #16]
   12c30:	f04f 0202 	mov.w	r2, #2
   12c34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12c38:	79fb      	ldrb	r3, [r7, #7]
   12c3a:	2b04      	cmp	r3, #4
   12c3c:	d82a      	bhi.n	12c94 <xTaskGenericNotify+0xb4>
   12c3e:	a201      	add	r2, pc, #4	; (adr r2, 12c44 <xTaskGenericNotify+0x64>)
   12c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12c44:	00012cb3 	.word	0x00012cb3
   12c48:	00012c59 	.word	0x00012c59
   12c4c:	00012c69 	.word	0x00012c69
   12c50:	00012c77 	.word	0x00012c77
   12c54:	00012c7f 	.word	0x00012c7f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12c58:	693b      	ldr	r3, [r7, #16]
   12c5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12c5c:	68bb      	ldr	r3, [r7, #8]
   12c5e:	ea42 0203 	orr.w	r2, r2, r3
   12c62:	693b      	ldr	r3, [r7, #16]
   12c64:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12c66:	e025      	b.n	12cb4 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12c68:	693b      	ldr	r3, [r7, #16]
   12c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12c6c:	f103 0201 	add.w	r2, r3, #1
   12c70:	693b      	ldr	r3, [r7, #16]
   12c72:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12c74:	e01e      	b.n	12cb4 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12c76:	693b      	ldr	r3, [r7, #16]
   12c78:	68ba      	ldr	r2, [r7, #8]
   12c7a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12c7c:	e01a      	b.n	12cb4 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12c7e:	7efb      	ldrb	r3, [r7, #27]
   12c80:	2b02      	cmp	r3, #2
   12c82:	d003      	beq.n	12c8c <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12c84:	693b      	ldr	r3, [r7, #16]
   12c86:	68ba      	ldr	r2, [r7, #8]
   12c88:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12c8a:	e013      	b.n	12cb4 <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12c8c:	f04f 0300 	mov.w	r3, #0
   12c90:	617b      	str	r3, [r7, #20]
					}
					break;
   12c92:	e00f      	b.n	12cb4 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12c94:	693b      	ldr	r3, [r7, #16]
   12c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12c98:	f1b3 3fff 	cmp.w	r3, #4294967295
   12c9c:	d00a      	beq.n	12cb4 <xTaskGenericNotify+0xd4>
   12c9e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ca2:	f383 8811 	msr	BASEPRI, r3
   12ca6:	f3bf 8f6f 	isb	sy
   12caa:	f3bf 8f4f 	dsb	sy
   12cae:	623b      	str	r3, [r7, #32]
   12cb0:	e7fe      	b.n	12cb0 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   12cb2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12cb4:	7efb      	ldrb	r3, [r7, #27]
   12cb6:	2b01      	cmp	r3, #1
   12cb8:	d14f      	bne.n	12d5a <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12cba:	693b      	ldr	r3, [r7, #16]
   12cbc:	f103 0304 	add.w	r3, r3, #4
   12cc0:	4618      	mov	r0, r3
   12cc2:	f7fc f967 	bl	ef94 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   12cc6:	693b      	ldr	r3, [r7, #16]
   12cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12cca:	f04f 0201 	mov.w	r2, #1
   12cce:	fa02 f203 	lsl.w	r2, r2, r3
   12cd2:	f243 037c 	movw	r3, #12412	; 0x307c
   12cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cda:	681b      	ldr	r3, [r3, #0]
   12cdc:	ea42 0203 	orr.w	r2, r2, r3
   12ce0:	f243 037c 	movw	r3, #12412	; 0x307c
   12ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ce8:	601a      	str	r2, [r3, #0]
   12cea:	693b      	ldr	r3, [r7, #16]
   12cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12cee:	4613      	mov	r3, r2
   12cf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cf4:	4413      	add	r3, r2
   12cf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cfa:	461a      	mov	r2, r3
   12cfc:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d04:	441a      	add	r2, r3
   12d06:	693b      	ldr	r3, [r7, #16]
   12d08:	f103 0304 	add.w	r3, r3, #4
   12d0c:	4610      	mov	r0, r2
   12d0e:	4619      	mov	r1, r3
   12d10:	f7fc f8e2 	bl	eed8 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12d14:	693b      	ldr	r3, [r7, #16]
   12d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12d18:	2b00      	cmp	r3, #0
   12d1a:	d009      	beq.n	12d30 <xTaskGenericNotify+0x150>
   12d1c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d20:	f383 8811 	msr	BASEPRI, r3
   12d24:	f3bf 8f6f 	isb	sy
   12d28:	f3bf 8f4f 	dsb	sy
   12d2c:	627b      	str	r3, [r7, #36]	; 0x24
   12d2e:	e7fe      	b.n	12d2e <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12d30:	693b      	ldr	r3, [r7, #16]
   12d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12d34:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d3c:	681b      	ldr	r3, [r3, #0]
   12d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12d40:	429a      	cmp	r2, r3
   12d42:	d90a      	bls.n	12d5a <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   12d44:	f64e 5304 	movw	r3, #60676	; 0xed04
   12d48:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12d50:	601a      	str	r2, [r3, #0]
   12d52:	f3bf 8f4f 	dsb	sy
   12d56:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12d5a:	f001 f995 	bl	14088 <vPortExitCritical>

		return xReturn;
   12d5e:	697b      	ldr	r3, [r7, #20]
	}
   12d60:	4618      	mov	r0, r3
   12d62:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12d66:	46bd      	mov	sp, r7
   12d68:	bd80      	pop	{r7, pc}
   12d6a:	bf00      	nop

00012d6c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12d6c:	b580      	push	{r7, lr}
   12d6e:	b08e      	sub	sp, #56	; 0x38
   12d70:	af00      	add	r7, sp, #0
   12d72:	60f8      	str	r0, [r7, #12]
   12d74:	60b9      	str	r1, [r7, #8]
   12d76:	603b      	str	r3, [r7, #0]
   12d78:	4613      	mov	r3, r2
   12d7a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   12d7c:	f04f 0301 	mov.w	r3, #1
   12d80:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12d82:	68fb      	ldr	r3, [r7, #12]
   12d84:	2b00      	cmp	r3, #0
   12d86:	d109      	bne.n	12d9c <xTaskGenericNotifyFromISR+0x30>
   12d88:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d8c:	f383 8811 	msr	BASEPRI, r3
   12d90:	f3bf 8f6f 	isb	sy
   12d94:	f3bf 8f4f 	dsb	sy
   12d98:	623b      	str	r3, [r7, #32]
   12d9a:	e7fe      	b.n	12d9a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12d9c:	f001 fa20 	bl	141e0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12da0:	68fb      	ldr	r3, [r7, #12]
   12da2:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12da4:	f3ef 8211 	mrs	r2, BASEPRI
   12da8:	f04f 0328 	mov.w	r3, #40	; 0x28
   12dac:	f383 8811 	msr	BASEPRI, r3
   12db0:	f3bf 8f6f 	isb	sy
   12db4:	f3bf 8f4f 	dsb	sy
   12db8:	62ba      	str	r2, [r7, #40]	; 0x28
   12dba:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12dbe:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   12dc0:	683b      	ldr	r3, [r7, #0]
   12dc2:	2b00      	cmp	r3, #0
   12dc4:	d003      	beq.n	12dce <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12dc6:	693b      	ldr	r3, [r7, #16]
   12dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12dca:	683b      	ldr	r3, [r7, #0]
   12dcc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12dce:	693b      	ldr	r3, [r7, #16]
   12dd0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12dd4:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12dd6:	693b      	ldr	r3, [r7, #16]
   12dd8:	f04f 0202 	mov.w	r2, #2
   12ddc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12de0:	79fb      	ldrb	r3, [r7, #7]
   12de2:	2b04      	cmp	r3, #4
   12de4:	d82a      	bhi.n	12e3c <xTaskGenericNotifyFromISR+0xd0>
   12de6:	a201      	add	r2, pc, #4	; (adr r2, 12dec <xTaskGenericNotifyFromISR+0x80>)
   12de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12dec:	00012e5b 	.word	0x00012e5b
   12df0:	00012e01 	.word	0x00012e01
   12df4:	00012e11 	.word	0x00012e11
   12df8:	00012e1f 	.word	0x00012e1f
   12dfc:	00012e27 	.word	0x00012e27
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12e00:	693b      	ldr	r3, [r7, #16]
   12e02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12e04:	68bb      	ldr	r3, [r7, #8]
   12e06:	ea42 0203 	orr.w	r2, r2, r3
   12e0a:	693b      	ldr	r3, [r7, #16]
   12e0c:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e0e:	e025      	b.n	12e5c <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12e10:	693b      	ldr	r3, [r7, #16]
   12e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12e14:	f103 0201 	add.w	r2, r3, #1
   12e18:	693b      	ldr	r3, [r7, #16]
   12e1a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e1c:	e01e      	b.n	12e5c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12e1e:	693b      	ldr	r3, [r7, #16]
   12e20:	68ba      	ldr	r2, [r7, #8]
   12e22:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e24:	e01a      	b.n	12e5c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12e26:	7dfb      	ldrb	r3, [r7, #23]
   12e28:	2b02      	cmp	r3, #2
   12e2a:	d003      	beq.n	12e34 <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12e2c:	693b      	ldr	r3, [r7, #16]
   12e2e:	68ba      	ldr	r2, [r7, #8]
   12e30:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12e32:	e013      	b.n	12e5c <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12e34:	f04f 0300 	mov.w	r3, #0
   12e38:	61bb      	str	r3, [r7, #24]
					}
					break;
   12e3a:	e00f      	b.n	12e5c <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12e3c:	693b      	ldr	r3, [r7, #16]
   12e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12e40:	f1b3 3fff 	cmp.w	r3, #4294967295
   12e44:	d00a      	beq.n	12e5c <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12e46:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e4a:	f383 8811 	msr	BASEPRI, r3
   12e4e:	f3bf 8f6f 	isb	sy
   12e52:	f3bf 8f4f 	dsb	sy
   12e56:	62fb      	str	r3, [r7, #44]	; 0x2c
   12e58:	e7fe      	b.n	12e58 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   12e5a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12e5c:	7dfb      	ldrb	r3, [r7, #23]
   12e5e:	2b01      	cmp	r3, #1
   12e60:	d164      	bne.n	12f2c <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12e62:	693b      	ldr	r3, [r7, #16]
   12e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12e66:	2b00      	cmp	r3, #0
   12e68:	d009      	beq.n	12e7e <xTaskGenericNotifyFromISR+0x112>
   12e6a:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e6e:	f383 8811 	msr	BASEPRI, r3
   12e72:	f3bf 8f6f 	isb	sy
   12e76:	f3bf 8f4f 	dsb	sy
   12e7a:	633b      	str	r3, [r7, #48]	; 0x30
   12e7c:	e7fe      	b.n	12e7c <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12e7e:	f243 039c 	movw	r3, #12444	; 0x309c
   12e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e86:	681b      	ldr	r3, [r3, #0]
   12e88:	2b00      	cmp	r3, #0
   12e8a:	d12d      	bne.n	12ee8 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12e8c:	693b      	ldr	r3, [r7, #16]
   12e8e:	f103 0304 	add.w	r3, r3, #4
   12e92:	4618      	mov	r0, r3
   12e94:	f7fc f87e 	bl	ef94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   12e98:	693b      	ldr	r3, [r7, #16]
   12e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12e9c:	f04f 0201 	mov.w	r2, #1
   12ea0:	fa02 f203 	lsl.w	r2, r2, r3
   12ea4:	f243 037c 	movw	r3, #12412	; 0x307c
   12ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12eac:	681b      	ldr	r3, [r3, #0]
   12eae:	ea42 0203 	orr.w	r2, r2, r3
   12eb2:	f243 037c 	movw	r3, #12412	; 0x307c
   12eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12eba:	601a      	str	r2, [r3, #0]
   12ebc:	693b      	ldr	r3, [r7, #16]
   12ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12ec0:	4613      	mov	r3, r2
   12ec2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ec6:	4413      	add	r3, r2
   12ec8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ecc:	461a      	mov	r2, r3
   12ece:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   12ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ed6:	441a      	add	r2, r3
   12ed8:	693b      	ldr	r3, [r7, #16]
   12eda:	f103 0304 	add.w	r3, r3, #4
   12ede:	4610      	mov	r0, r2
   12ee0:	4619      	mov	r1, r3
   12ee2:	f7fb fff9 	bl	eed8 <vListInsertEnd>
   12ee6:	e009      	b.n	12efc <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   12ee8:	693b      	ldr	r3, [r7, #16]
   12eea:	f103 0318 	add.w	r3, r3, #24
   12eee:	f243 0034 	movw	r0, #12340	; 0x3034
   12ef2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12ef6:	4619      	mov	r1, r3
   12ef8:	f7fb ffee 	bl	eed8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12efc:	693b      	ldr	r3, [r7, #16]
   12efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12f00:	f642 739c 	movw	r3, #12188	; 0x2f9c
   12f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f08:	681b      	ldr	r3, [r3, #0]
   12f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f0c:	429a      	cmp	r2, r3
   12f0e:	d90d      	bls.n	12f2c <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   12f10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12f12:	2b00      	cmp	r3, #0
   12f14:	d003      	beq.n	12f1e <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   12f16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12f18:	f04f 0201 	mov.w	r2, #1
   12f1c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   12f1e:	f243 0388 	movw	r3, #12424	; 0x3088
   12f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f26:	f04f 0201 	mov.w	r2, #1
   12f2a:	601a      	str	r2, [r3, #0]
   12f2c:	69fb      	ldr	r3, [r7, #28]
   12f2e:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   12f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   12f32:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   12f36:	69bb      	ldr	r3, [r7, #24]
	}
   12f38:	4618      	mov	r0, r3
   12f3a:	f107 0738 	add.w	r7, r7, #56	; 0x38
   12f3e:	46bd      	mov	sp, r7
   12f40:	bd80      	pop	{r7, pc}
   12f42:	bf00      	nop

00012f44 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12f44:	b580      	push	{r7, lr}
   12f46:	b08a      	sub	sp, #40	; 0x28
   12f48:	af00      	add	r7, sp, #0
   12f4a:	6078      	str	r0, [r7, #4]
   12f4c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12f4e:	687b      	ldr	r3, [r7, #4]
   12f50:	2b00      	cmp	r3, #0
   12f52:	d109      	bne.n	12f68 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12f54:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f58:	f383 8811 	msr	BASEPRI, r3
   12f5c:	f3bf 8f6f 	isb	sy
   12f60:	f3bf 8f4f 	dsb	sy
   12f64:	617b      	str	r3, [r7, #20]
   12f66:	e7fe      	b.n	12f66 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12f68:	f001 f93a 	bl	141e0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12f6c:	687b      	ldr	r3, [r7, #4]
   12f6e:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12f70:	f3ef 8211 	mrs	r2, BASEPRI
   12f74:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f78:	f383 8811 	msr	BASEPRI, r3
   12f7c:	f3bf 8f6f 	isb	sy
   12f80:	f3bf 8f4f 	dsb	sy
   12f84:	61fa      	str	r2, [r7, #28]
   12f86:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12f88:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12f8a:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12f8c:	68bb      	ldr	r3, [r7, #8]
   12f8e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12f92:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12f94:	68bb      	ldr	r3, [r7, #8]
   12f96:	f04f 0202 	mov.w	r2, #2
   12f9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   12f9e:	68bb      	ldr	r3, [r7, #8]
   12fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12fa2:	f103 0201 	add.w	r2, r3, #1
   12fa6:	68bb      	ldr	r3, [r7, #8]
   12fa8:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12faa:	7bfb      	ldrb	r3, [r7, #15]
   12fac:	2b01      	cmp	r3, #1
   12fae:	d164      	bne.n	1307a <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12fb0:	68bb      	ldr	r3, [r7, #8]
   12fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12fb4:	2b00      	cmp	r3, #0
   12fb6:	d009      	beq.n	12fcc <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12fb8:	f04f 0328 	mov.w	r3, #40	; 0x28
   12fbc:	f383 8811 	msr	BASEPRI, r3
   12fc0:	f3bf 8f6f 	isb	sy
   12fc4:	f3bf 8f4f 	dsb	sy
   12fc8:	623b      	str	r3, [r7, #32]
   12fca:	e7fe      	b.n	12fca <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12fcc:	f243 039c 	movw	r3, #12444	; 0x309c
   12fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fd4:	681b      	ldr	r3, [r3, #0]
   12fd6:	2b00      	cmp	r3, #0
   12fd8:	d12d      	bne.n	13036 <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12fda:	68bb      	ldr	r3, [r7, #8]
   12fdc:	f103 0304 	add.w	r3, r3, #4
   12fe0:	4618      	mov	r0, r3
   12fe2:	f7fb ffd7 	bl	ef94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   12fe6:	68bb      	ldr	r3, [r7, #8]
   12fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12fea:	f04f 0201 	mov.w	r2, #1
   12fee:	fa02 f203 	lsl.w	r2, r2, r3
   12ff2:	f243 037c 	movw	r3, #12412	; 0x307c
   12ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ffa:	681b      	ldr	r3, [r3, #0]
   12ffc:	ea42 0203 	orr.w	r2, r2, r3
   13000:	f243 037c 	movw	r3, #12412	; 0x307c
   13004:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13008:	601a      	str	r2, [r3, #0]
   1300a:	68bb      	ldr	r3, [r7, #8]
   1300c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1300e:	4613      	mov	r3, r2
   13010:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13014:	4413      	add	r3, r2
   13016:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1301a:	461a      	mov	r2, r3
   1301c:	f642 73a0 	movw	r3, #12192	; 0x2fa0
   13020:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13024:	441a      	add	r2, r3
   13026:	68bb      	ldr	r3, [r7, #8]
   13028:	f103 0304 	add.w	r3, r3, #4
   1302c:	4610      	mov	r0, r2
   1302e:	4619      	mov	r1, r3
   13030:	f7fb ff52 	bl	eed8 <vListInsertEnd>
   13034:	e009      	b.n	1304a <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13036:	68bb      	ldr	r3, [r7, #8]
   13038:	f103 0318 	add.w	r3, r3, #24
   1303c:	f243 0034 	movw	r0, #12340	; 0x3034
   13040:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13044:	4619      	mov	r1, r3
   13046:	f7fb ff47 	bl	eed8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   1304a:	68bb      	ldr	r3, [r7, #8]
   1304c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1304e:	f642 739c 	movw	r3, #12188	; 0x2f9c
   13052:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13056:	681b      	ldr	r3, [r3, #0]
   13058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1305a:	429a      	cmp	r2, r3
   1305c:	d90d      	bls.n	1307a <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   1305e:	683b      	ldr	r3, [r7, #0]
   13060:	2b00      	cmp	r3, #0
   13062:	d003      	beq.n	1306c <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   13064:	683b      	ldr	r3, [r7, #0]
   13066:	f04f 0201 	mov.w	r2, #1
   1306a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   1306c:	f243 0388 	movw	r3, #12424	; 0x3088
   13070:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13074:	f04f 0201 	mov.w	r2, #1
   13078:	601a      	str	r2, [r3, #0]
   1307a:	693b      	ldr	r3, [r7, #16]
   1307c:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1307e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13080:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   13084:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13088:	46bd      	mov	sp, r7
   1308a:	bd80      	pop	{r7, pc}

0001308c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   1308c:	b580      	push	{r7, lr}
   1308e:	b084      	sub	sp, #16
   13090:	af00      	add	r7, sp, #0
   13092:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   13094:	687b      	ldr	r3, [r7, #4]
   13096:	2b00      	cmp	r3, #0
   13098:	d105      	bne.n	130a6 <xTaskNotifyStateClear+0x1a>
   1309a:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1309e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130a2:	681b      	ldr	r3, [r3, #0]
   130a4:	e000      	b.n	130a8 <xTaskNotifyStateClear+0x1c>
   130a6:	687b      	ldr	r3, [r7, #4]
   130a8:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   130aa:	f000 ffb5 	bl	14018 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   130ae:	68bb      	ldr	r3, [r7, #8]
   130b0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   130b4:	b2db      	uxtb	r3, r3
   130b6:	2b02      	cmp	r3, #2
   130b8:	d108      	bne.n	130cc <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   130ba:	68bb      	ldr	r3, [r7, #8]
   130bc:	f04f 0200 	mov.w	r2, #0
   130c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   130c4:	f04f 0301 	mov.w	r3, #1
   130c8:	60fb      	str	r3, [r7, #12]
   130ca:	e002      	b.n	130d2 <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   130cc:	f04f 0300 	mov.w	r3, #0
   130d0:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   130d2:	f000 ffd9 	bl	14088 <vPortExitCritical>

		return xReturn;
   130d6:	68fb      	ldr	r3, [r7, #12]
	}
   130d8:	4618      	mov	r0, r3
   130da:	f107 0710 	add.w	r7, r7, #16
   130de:	46bd      	mov	sp, r7
   130e0:	bd80      	pop	{r7, pc}
   130e2:	bf00      	nop

000130e4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   130e4:	b580      	push	{r7, lr}
   130e6:	b084      	sub	sp, #16
   130e8:	af00      	add	r7, sp, #0
   130ea:	6078      	str	r0, [r7, #4]
   130ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   130ee:	f243 0378 	movw	r3, #12408	; 0x3078
   130f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130f6:	681b      	ldr	r3, [r3, #0]
   130f8:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   130fa:	f642 739c 	movw	r3, #12188	; 0x2f9c
   130fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13102:	681b      	ldr	r3, [r3, #0]
   13104:	f103 0304 	add.w	r3, r3, #4
   13108:	4618      	mov	r0, r3
   1310a:	f7fb ff43 	bl	ef94 <uxListRemove>
   1310e:	4603      	mov	r3, r0
   13110:	2b00      	cmp	r3, #0
   13112:	d117      	bne.n	13144 <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   13114:	f642 739c 	movw	r3, #12188	; 0x2f9c
   13118:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1311c:	681b      	ldr	r3, [r3, #0]
   1311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13120:	f04f 0201 	mov.w	r2, #1
   13124:	fa02 f303 	lsl.w	r3, r2, r3
   13128:	ea6f 0203 	mvn.w	r2, r3
   1312c:	f243 037c 	movw	r3, #12412	; 0x307c
   13130:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13134:	681b      	ldr	r3, [r3, #0]
   13136:	ea02 0203 	and.w	r2, r2, r3
   1313a:	f243 037c 	movw	r3, #12412	; 0x307c
   1313e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13142:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   13144:	687b      	ldr	r3, [r7, #4]
   13146:	f1b3 3fff 	cmp.w	r3, #4294967295
   1314a:	d111      	bne.n	13170 <prvAddCurrentTaskToDelayedList+0x8c>
   1314c:	683b      	ldr	r3, [r7, #0]
   1314e:	2b00      	cmp	r3, #0
   13150:	d00e      	beq.n	13170 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13152:	f642 739c 	movw	r3, #12188	; 0x2f9c
   13156:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1315a:	681b      	ldr	r3, [r3, #0]
   1315c:	f103 0304 	add.w	r3, r3, #4
   13160:	f243 0060 	movw	r0, #12384	; 0x3060
   13164:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13168:	4619      	mov	r1, r3
   1316a:	f7fb feb5 	bl	eed8 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1316e:	e03d      	b.n	131ec <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   13170:	68fa      	ldr	r2, [r7, #12]
   13172:	687b      	ldr	r3, [r7, #4]
   13174:	4413      	add	r3, r2
   13176:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   13178:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1317c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13180:	681b      	ldr	r3, [r3, #0]
   13182:	68ba      	ldr	r2, [r7, #8]
   13184:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   13186:	68ba      	ldr	r2, [r7, #8]
   13188:	68fb      	ldr	r3, [r7, #12]
   1318a:	429a      	cmp	r2, r3
   1318c:	d210      	bcs.n	131b0 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   1318e:	f243 0330 	movw	r3, #12336	; 0x3030
   13192:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13196:	681a      	ldr	r2, [r3, #0]
   13198:	f642 739c 	movw	r3, #12188	; 0x2f9c
   1319c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131a0:	681b      	ldr	r3, [r3, #0]
   131a2:	f103 0304 	add.w	r3, r3, #4
   131a6:	4610      	mov	r0, r2
   131a8:	4619      	mov	r1, r3
   131aa:	f7fb feb9 	bl	ef20 <vListInsert>
   131ae:	e01d      	b.n	131ec <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   131b0:	f243 032c 	movw	r3, #12332	; 0x302c
   131b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131b8:	681a      	ldr	r2, [r3, #0]
   131ba:	f642 739c 	movw	r3, #12188	; 0x2f9c
   131be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131c2:	681b      	ldr	r3, [r3, #0]
   131c4:	f103 0304 	add.w	r3, r3, #4
   131c8:	4610      	mov	r0, r2
   131ca:	4619      	mov	r1, r3
   131cc:	f7fb fea8 	bl	ef20 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   131d0:	f243 0394 	movw	r3, #12436	; 0x3094
   131d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131d8:	681b      	ldr	r3, [r3, #0]
   131da:	68ba      	ldr	r2, [r7, #8]
   131dc:	429a      	cmp	r2, r3
   131de:	d205      	bcs.n	131ec <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   131e0:	f243 0394 	movw	r3, #12436	; 0x3094
   131e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131e8:	68ba      	ldr	r2, [r7, #8]
   131ea:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   131ec:	f107 0710 	add.w	r7, r7, #16
   131f0:	46bd      	mov	sp, r7
   131f2:	bd80      	pop	{r7, pc}

000131f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   131f4:	b580      	push	{r7, lr}
   131f6:	b084      	sub	sp, #16
   131f8:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   131fa:	f04f 0300 	mov.w	r3, #0
   131fe:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13200:	f000 fbce 	bl	139a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   13204:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13208:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1320c:	681b      	ldr	r3, [r3, #0]
   1320e:	2b00      	cmp	r3, #0
   13210:	d017      	beq.n	13242 <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   13212:	f04f 0302 	mov.w	r3, #2
   13216:	9300      	str	r3, [sp, #0]
   13218:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1321c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13220:	9301      	str	r3, [sp, #4]
   13222:	f243 5051 	movw	r0, #13649	; 0x3551
   13226:	f2c0 0001 	movt	r0, #1
   1322a:	f247 2104 	movw	r1, #29188	; 0x7204
   1322e:	f2c0 0102 	movt	r1, #2
   13232:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   13236:	f04f 0300 	mov.w	r3, #0
   1323a:	f7fd f925 	bl	10488 <xTaskCreate>
   1323e:	4603      	mov	r3, r0
   13240:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   13242:	683b      	ldr	r3, [r7, #0]
   13244:	2b00      	cmp	r3, #0
   13246:	d109      	bne.n	1325c <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13248:	f04f 0328 	mov.w	r3, #40	; 0x28
   1324c:	f383 8811 	msr	BASEPRI, r3
   13250:	f3bf 8f6f 	isb	sy
   13254:	f3bf 8f4f 	dsb	sy
   13258:	607b      	str	r3, [r7, #4]
   1325a:	e7fe      	b.n	1325a <xTimerCreateTimerTask+0x66>
	return xReturn;
   1325c:	683b      	ldr	r3, [r7, #0]
}
   1325e:	4618      	mov	r0, r3
   13260:	f107 0708 	add.w	r7, r7, #8
   13264:	46bd      	mov	sp, r7
   13266:	bd80      	pop	{r7, pc}

00013268 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   13268:	b580      	push	{r7, lr}
   1326a:	b088      	sub	sp, #32
   1326c:	af02      	add	r7, sp, #8
   1326e:	60f8      	str	r0, [r7, #12]
   13270:	60b9      	str	r1, [r7, #8]
   13272:	607a      	str	r2, [r7, #4]
   13274:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   13276:	f04f 002c 	mov.w	r0, #44	; 0x2c
   1327a:	f000 fc4d 	bl	13b18 <pvPortMalloc>
   1327e:	4603      	mov	r3, r0
   13280:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   13282:	697b      	ldr	r3, [r7, #20]
   13284:	2b00      	cmp	r3, #0
   13286:	d009      	beq.n	1329c <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   13288:	6a3b      	ldr	r3, [r7, #32]
   1328a:	9300      	str	r3, [sp, #0]
   1328c:	697b      	ldr	r3, [r7, #20]
   1328e:	9301      	str	r3, [sp, #4]
   13290:	68f8      	ldr	r0, [r7, #12]
   13292:	68b9      	ldr	r1, [r7, #8]
   13294:	687a      	ldr	r2, [r7, #4]
   13296:	683b      	ldr	r3, [r7, #0]
   13298:	f000 f806 	bl	132a8 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   1329c:	697b      	ldr	r3, [r7, #20]
	}
   1329e:	4618      	mov	r0, r3
   132a0:	f107 0718 	add.w	r7, r7, #24
   132a4:	46bd      	mov	sp, r7
   132a6:	bd80      	pop	{r7, pc}

000132a8 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   132a8:	b580      	push	{r7, lr}
   132aa:	b086      	sub	sp, #24
   132ac:	af00      	add	r7, sp, #0
   132ae:	60f8      	str	r0, [r7, #12]
   132b0:	60b9      	str	r1, [r7, #8]
   132b2:	607a      	str	r2, [r7, #4]
   132b4:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   132b6:	68bb      	ldr	r3, [r7, #8]
   132b8:	2b00      	cmp	r3, #0
   132ba:	d109      	bne.n	132d0 <prvInitialiseNewTimer+0x28>
   132bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   132c0:	f383 8811 	msr	BASEPRI, r3
   132c4:	f3bf 8f6f 	isb	sy
   132c8:	f3bf 8f4f 	dsb	sy
   132cc:	617b      	str	r3, [r7, #20]
   132ce:	e7fe      	b.n	132ce <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   132d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132d2:	2b00      	cmp	r3, #0
   132d4:	d016      	beq.n	13304 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   132d6:	f000 fb63 	bl	139a0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   132da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132dc:	68fa      	ldr	r2, [r7, #12]
   132de:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   132e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132e2:	68ba      	ldr	r2, [r7, #8]
   132e4:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   132e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132e8:	687a      	ldr	r2, [r7, #4]
   132ea:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   132ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132ee:	683a      	ldr	r2, [r7, #0]
   132f0:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   132f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132f4:	6a3a      	ldr	r2, [r7, #32]
   132f6:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   132f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132fa:	f103 0304 	add.w	r3, r3, #4
   132fe:	4618      	mov	r0, r3
   13300:	f7fb fddc 	bl	eebc <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   13304:	f107 0718 	add.w	r7, r7, #24
   13308:	46bd      	mov	sp, r7
   1330a:	bd80      	pop	{r7, pc}

0001330c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   1330c:	b580      	push	{r7, lr}
   1330e:	b08a      	sub	sp, #40	; 0x28
   13310:	af00      	add	r7, sp, #0
   13312:	60f8      	str	r0, [r7, #12]
   13314:	60b9      	str	r1, [r7, #8]
   13316:	607a      	str	r2, [r7, #4]
   13318:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   1331a:	f04f 0300 	mov.w	r3, #0
   1331e:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   13320:	68fb      	ldr	r3, [r7, #12]
   13322:	2b00      	cmp	r3, #0
   13324:	d109      	bne.n	1333a <xTimerGenericCommand+0x2e>
   13326:	f04f 0328 	mov.w	r3, #40	; 0x28
   1332a:	f383 8811 	msr	BASEPRI, r3
   1332e:	f3bf 8f6f 	isb	sy
   13332:	f3bf 8f4f 	dsb	sy
   13336:	627b      	str	r3, [r7, #36]	; 0x24
   13338:	e7fe      	b.n	13338 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   1333a:	f243 03d8 	movw	r3, #12504	; 0x30d8
   1333e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13342:	681b      	ldr	r3, [r3, #0]
   13344:	2b00      	cmp	r3, #0
   13346:	d040      	beq.n	133ca <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   13348:	68bb      	ldr	r3, [r7, #8]
   1334a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   1334c:	687b      	ldr	r3, [r7, #4]
   1334e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   13350:	68fb      	ldr	r3, [r7, #12]
   13352:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   13354:	68bb      	ldr	r3, [r7, #8]
   13356:	2b05      	cmp	r3, #5
   13358:	dc27      	bgt.n	133aa <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   1335a:	f7fe ff71 	bl	12240 <xTaskGetSchedulerState>
   1335e:	4603      	mov	r3, r0
   13360:	2b02      	cmp	r3, #2
   13362:	d110      	bne.n	13386 <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   13364:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13368:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1336c:	681a      	ldr	r2, [r3, #0]
   1336e:	f107 0314 	add.w	r3, r7, #20
   13372:	4610      	mov	r0, r2
   13374:	4619      	mov	r1, r3
   13376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   13378:	f04f 0300 	mov.w	r3, #0
   1337c:	f7fb ffc0 	bl	f300 <xQueueGenericSend>
   13380:	4603      	mov	r3, r0
   13382:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   13384:	e021      	b.n	133ca <xTimerGenericCommand+0xbe>
   13386:	f243 03d8 	movw	r3, #12504	; 0x30d8
   1338a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1338e:	681a      	ldr	r2, [r3, #0]
   13390:	f107 0314 	add.w	r3, r7, #20
   13394:	4610      	mov	r0, r2
   13396:	4619      	mov	r1, r3
   13398:	f04f 0200 	mov.w	r2, #0
   1339c:	f04f 0300 	mov.w	r3, #0
   133a0:	f7fb ffae 	bl	f300 <xQueueGenericSend>
   133a4:	4603      	mov	r3, r0
   133a6:	623b      	str	r3, [r7, #32]
   133a8:	e00f      	b.n	133ca <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   133aa:	f243 03d8 	movw	r3, #12504	; 0x30d8
   133ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133b2:	681a      	ldr	r2, [r3, #0]
   133b4:	f107 0314 	add.w	r3, r7, #20
   133b8:	4610      	mov	r0, r2
   133ba:	4619      	mov	r1, r3
   133bc:	683a      	ldr	r2, [r7, #0]
   133be:	f04f 0300 	mov.w	r3, #0
   133c2:	f7fc f8b5 	bl	f530 <xQueueGenericSendFromISR>
   133c6:	4603      	mov	r3, r0
   133c8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   133ca:	6a3b      	ldr	r3, [r7, #32]
}
   133cc:	4618      	mov	r0, r3
   133ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
   133d2:	46bd      	mov	sp, r7
   133d4:	bd80      	pop	{r7, pc}
   133d6:	bf00      	nop

000133d8 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   133d8:	b480      	push	{r7}
   133da:	b083      	sub	sp, #12
   133dc:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   133de:	f243 03dc 	movw	r3, #12508	; 0x30dc
   133e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133e6:	681b      	ldr	r3, [r3, #0]
   133e8:	2b00      	cmp	r3, #0
   133ea:	d109      	bne.n	13400 <xTimerGetTimerDaemonTaskHandle+0x28>
   133ec:	f04f 0328 	mov.w	r3, #40	; 0x28
   133f0:	f383 8811 	msr	BASEPRI, r3
   133f4:	f3bf 8f6f 	isb	sy
   133f8:	f3bf 8f4f 	dsb	sy
   133fc:	607b      	str	r3, [r7, #4]
   133fe:	e7fe      	b.n	133fe <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13400:	f243 03dc 	movw	r3, #12508	; 0x30dc
   13404:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13408:	681b      	ldr	r3, [r3, #0]
}
   1340a:	4618      	mov	r0, r3
   1340c:	f107 070c 	add.w	r7, r7, #12
   13410:	46bd      	mov	sp, r7
   13412:	bc80      	pop	{r7}
   13414:	4770      	bx	lr
   13416:	bf00      	nop

00013418 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   13418:	b480      	push	{r7}
   1341a:	b085      	sub	sp, #20
   1341c:	af00      	add	r7, sp, #0
   1341e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13420:	687b      	ldr	r3, [r7, #4]
   13422:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13424:	687b      	ldr	r3, [r7, #4]
   13426:	2b00      	cmp	r3, #0
   13428:	d109      	bne.n	1343e <xTimerGetPeriod+0x26>
   1342a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1342e:	f383 8811 	msr	BASEPRI, r3
   13432:	f3bf 8f6f 	isb	sy
   13436:	f3bf 8f4f 	dsb	sy
   1343a:	60fb      	str	r3, [r7, #12]
   1343c:	e7fe      	b.n	1343c <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   1343e:	68bb      	ldr	r3, [r7, #8]
   13440:	699b      	ldr	r3, [r3, #24]
}
   13442:	4618      	mov	r0, r3
   13444:	f107 0714 	add.w	r7, r7, #20
   13448:	46bd      	mov	sp, r7
   1344a:	bc80      	pop	{r7}
   1344c:	4770      	bx	lr
   1344e:	bf00      	nop

00013450 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   13450:	b480      	push	{r7}
   13452:	b087      	sub	sp, #28
   13454:	af00      	add	r7, sp, #0
   13456:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   13458:	687b      	ldr	r3, [r7, #4]
   1345a:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   1345c:	687b      	ldr	r3, [r7, #4]
   1345e:	2b00      	cmp	r3, #0
   13460:	d109      	bne.n	13476 <xTimerGetExpiryTime+0x26>
   13462:	f04f 0328 	mov.w	r3, #40	; 0x28
   13466:	f383 8811 	msr	BASEPRI, r3
   1346a:	f3bf 8f6f 	isb	sy
   1346e:	f3bf 8f4f 	dsb	sy
   13472:	617b      	str	r3, [r7, #20]
   13474:	e7fe      	b.n	13474 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   13476:	68fb      	ldr	r3, [r7, #12]
   13478:	685b      	ldr	r3, [r3, #4]
   1347a:	613b      	str	r3, [r7, #16]
	return xReturn;
   1347c:	693b      	ldr	r3, [r7, #16]
}
   1347e:	4618      	mov	r0, r3
   13480:	f107 071c 	add.w	r7, r7, #28
   13484:	46bd      	mov	sp, r7
   13486:	bc80      	pop	{r7}
   13488:	4770      	bx	lr
   1348a:	bf00      	nop

0001348c <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   1348c:	b480      	push	{r7}
   1348e:	b085      	sub	sp, #20
   13490:	af00      	add	r7, sp, #0
   13492:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13494:	687b      	ldr	r3, [r7, #4]
   13496:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13498:	687b      	ldr	r3, [r7, #4]
   1349a:	2b00      	cmp	r3, #0
   1349c:	d109      	bne.n	134b2 <pcTimerGetName+0x26>
   1349e:	f04f 0328 	mov.w	r3, #40	; 0x28
   134a2:	f383 8811 	msr	BASEPRI, r3
   134a6:	f3bf 8f6f 	isb	sy
   134aa:	f3bf 8f4f 	dsb	sy
   134ae:	60fb      	str	r3, [r7, #12]
   134b0:	e7fe      	b.n	134b0 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   134b2:	68bb      	ldr	r3, [r7, #8]
   134b4:	681b      	ldr	r3, [r3, #0]
}
   134b6:	4618      	mov	r0, r3
   134b8:	f107 0714 	add.w	r7, r7, #20
   134bc:	46bd      	mov	sp, r7
   134be:	bc80      	pop	{r7}
   134c0:	4770      	bx	lr
   134c2:	bf00      	nop

000134c4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   134c4:	b580      	push	{r7, lr}
   134c6:	b088      	sub	sp, #32
   134c8:	af02      	add	r7, sp, #8
   134ca:	6078      	str	r0, [r7, #4]
   134cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   134ce:	f243 03d0 	movw	r3, #12496	; 0x30d0
   134d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134d6:	681b      	ldr	r3, [r3, #0]
   134d8:	68db      	ldr	r3, [r3, #12]
   134da:	68db      	ldr	r3, [r3, #12]
   134dc:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   134de:	693b      	ldr	r3, [r7, #16]
   134e0:	f103 0304 	add.w	r3, r3, #4
   134e4:	4618      	mov	r0, r3
   134e6:	f7fb fd55 	bl	ef94 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   134ea:	693b      	ldr	r3, [r7, #16]
   134ec:	69db      	ldr	r3, [r3, #28]
   134ee:	2b01      	cmp	r3, #1
   134f0:	d126      	bne.n	13540 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   134f2:	693b      	ldr	r3, [r7, #16]
   134f4:	699a      	ldr	r2, [r3, #24]
   134f6:	687b      	ldr	r3, [r7, #4]
   134f8:	4413      	add	r3, r2
   134fa:	6938      	ldr	r0, [r7, #16]
   134fc:	4619      	mov	r1, r3
   134fe:	683a      	ldr	r2, [r7, #0]
   13500:	687b      	ldr	r3, [r7, #4]
   13502:	f000 f8e3 	bl	136cc <prvInsertTimerInActiveList>
   13506:	4603      	mov	r3, r0
   13508:	2b00      	cmp	r3, #0
   1350a:	d019      	beq.n	13540 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   1350c:	f04f 0300 	mov.w	r3, #0
   13510:	9300      	str	r3, [sp, #0]
   13512:	6938      	ldr	r0, [r7, #16]
   13514:	f04f 0100 	mov.w	r1, #0
   13518:	687a      	ldr	r2, [r7, #4]
   1351a:	f04f 0300 	mov.w	r3, #0
   1351e:	f7ff fef5 	bl	1330c <xTimerGenericCommand>
   13522:	4603      	mov	r3, r0
   13524:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   13526:	68fb      	ldr	r3, [r7, #12]
   13528:	2b00      	cmp	r3, #0
   1352a:	d109      	bne.n	13540 <prvProcessExpiredTimer+0x7c>
   1352c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13530:	f383 8811 	msr	BASEPRI, r3
   13534:	f3bf 8f6f 	isb	sy
   13538:	f3bf 8f4f 	dsb	sy
   1353c:	617b      	str	r3, [r7, #20]
   1353e:	e7fe      	b.n	1353e <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13540:	693b      	ldr	r3, [r7, #16]
   13542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13544:	6938      	ldr	r0, [r7, #16]
   13546:	4798      	blx	r3
}
   13548:	f107 0718 	add.w	r7, r7, #24
   1354c:	46bd      	mov	sp, r7
   1354e:	bd80      	pop	{r7, pc}

00013550 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13550:	b580      	push	{r7, lr}
   13552:	b084      	sub	sp, #16
   13554:	af00      	add	r7, sp, #0
   13556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13558:	f107 0308 	add.w	r3, r7, #8
   1355c:	4618      	mov	r0, r3
   1355e:	f000 f863 	bl	13628 <prvGetNextExpireTime>
   13562:	4603      	mov	r3, r0
   13564:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   13566:	68bb      	ldr	r3, [r7, #8]
   13568:	68f8      	ldr	r0, [r7, #12]
   1356a:	4619      	mov	r1, r3
   1356c:	f000 f804 	bl	13578 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13570:	f000 f8f8 	bl	13764 <prvProcessReceivedCommands>
	}
   13574:	e7f0      	b.n	13558 <prvTimerTask+0x8>
   13576:	bf00      	nop

00013578 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13578:	b580      	push	{r7, lr}
   1357a:	b084      	sub	sp, #16
   1357c:	af00      	add	r7, sp, #0
   1357e:	6078      	str	r0, [r7, #4]
   13580:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13582:	f7fd fe65 	bl	11250 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13586:	f107 0308 	add.w	r3, r7, #8
   1358a:	4618      	mov	r0, r3
   1358c:	f000 f876 	bl	1367c <prvSampleTimeNow>
   13590:	4603      	mov	r3, r0
   13592:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13594:	68bb      	ldr	r3, [r7, #8]
   13596:	2b00      	cmp	r3, #0
   13598:	d13e      	bne.n	13618 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1359a:	683b      	ldr	r3, [r7, #0]
   1359c:	2b00      	cmp	r3, #0
   1359e:	d10b      	bne.n	135b8 <prvProcessTimerOrBlockTask+0x40>
   135a0:	687a      	ldr	r2, [r7, #4]
   135a2:	68fb      	ldr	r3, [r7, #12]
   135a4:	429a      	cmp	r2, r3
   135a6:	d807      	bhi.n	135b8 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   135a8:	f7fd fe64 	bl	11274 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   135ac:	6878      	ldr	r0, [r7, #4]
   135ae:	68f9      	ldr	r1, [r7, #12]
   135b0:	f7ff ff88 	bl	134c4 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   135b4:	bf00      	nop
   135b6:	e033      	b.n	13620 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   135b8:	683b      	ldr	r3, [r7, #0]
   135ba:	2b00      	cmp	r3, #0
   135bc:	d00d      	beq.n	135da <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   135be:	f243 03d4 	movw	r3, #12500	; 0x30d4
   135c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135c6:	681b      	ldr	r3, [r3, #0]
   135c8:	681b      	ldr	r3, [r3, #0]
   135ca:	2b00      	cmp	r3, #0
   135cc:	d102      	bne.n	135d4 <prvProcessTimerOrBlockTask+0x5c>
   135ce:	f04f 0301 	mov.w	r3, #1
   135d2:	e001      	b.n	135d8 <prvProcessTimerOrBlockTask+0x60>
   135d4:	f04f 0300 	mov.w	r3, #0
   135d8:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   135da:	f243 03d8 	movw	r3, #12504	; 0x30d8
   135de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135e2:	681a      	ldr	r2, [r3, #0]
   135e4:	6879      	ldr	r1, [r7, #4]
   135e6:	68fb      	ldr	r3, [r7, #12]
   135e8:	ebc3 0301 	rsb	r3, r3, r1
   135ec:	4610      	mov	r0, r2
   135ee:	4619      	mov	r1, r3
   135f0:	683a      	ldr	r2, [r7, #0]
   135f2:	f7fc ff0f 	bl	10414 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   135f6:	f7fd fe3d 	bl	11274 <xTaskResumeAll>
   135fa:	4603      	mov	r3, r0
   135fc:	2b00      	cmp	r3, #0
   135fe:	d10e      	bne.n	1361e <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13600:	f64e 5304 	movw	r3, #60676	; 0xed04
   13604:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1360c:	601a      	str	r2, [r3, #0]
   1360e:	f3bf 8f4f 	dsb	sy
   13612:	f3bf 8f6f 	isb	sy
   13616:	e003      	b.n	13620 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   13618:	f7fd fe2c 	bl	11274 <xTaskResumeAll>
   1361c:	e000      	b.n	13620 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   1361e:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   13620:	f107 0710 	add.w	r7, r7, #16
   13624:	46bd      	mov	sp, r7
   13626:	bd80      	pop	{r7, pc}

00013628 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   13628:	b480      	push	{r7}
   1362a:	b085      	sub	sp, #20
   1362c:	af00      	add	r7, sp, #0
   1362e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   13630:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13634:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13638:	681b      	ldr	r3, [r3, #0]
   1363a:	681b      	ldr	r3, [r3, #0]
   1363c:	2b00      	cmp	r3, #0
   1363e:	d102      	bne.n	13646 <prvGetNextExpireTime+0x1e>
   13640:	f04f 0301 	mov.w	r3, #1
   13644:	e001      	b.n	1364a <prvGetNextExpireTime+0x22>
   13646:	f04f 0300 	mov.w	r3, #0
   1364a:	687a      	ldr	r2, [r7, #4]
   1364c:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   1364e:	687b      	ldr	r3, [r7, #4]
   13650:	681b      	ldr	r3, [r3, #0]
   13652:	2b00      	cmp	r3, #0
   13654:	d108      	bne.n	13668 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13656:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1365a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1365e:	681b      	ldr	r3, [r3, #0]
   13660:	68db      	ldr	r3, [r3, #12]
   13662:	681b      	ldr	r3, [r3, #0]
   13664:	60fb      	str	r3, [r7, #12]
   13666:	e002      	b.n	1366e <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13668:	f04f 0300 	mov.w	r3, #0
   1366c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   1366e:	68fb      	ldr	r3, [r7, #12]
}
   13670:	4618      	mov	r0, r3
   13672:	f107 0714 	add.w	r7, r7, #20
   13676:	46bd      	mov	sp, r7
   13678:	bc80      	pop	{r7}
   1367a:	4770      	bx	lr

0001367c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   1367c:	b580      	push	{r7, lr}
   1367e:	b084      	sub	sp, #16
   13680:	af00      	add	r7, sp, #0
   13682:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13684:	f7fd fec6 	bl	11414 <xTaskGetTickCount>
   13688:	4603      	mov	r3, r0
   1368a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   1368c:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13690:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13694:	681b      	ldr	r3, [r3, #0]
   13696:	68fa      	ldr	r2, [r7, #12]
   13698:	429a      	cmp	r2, r3
   1369a:	d206      	bcs.n	136aa <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   1369c:	f000 f906 	bl	138ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   136a0:	687b      	ldr	r3, [r7, #4]
   136a2:	f04f 0201 	mov.w	r2, #1
   136a6:	601a      	str	r2, [r3, #0]
   136a8:	e003      	b.n	136b2 <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   136aa:	687b      	ldr	r3, [r7, #4]
   136ac:	f04f 0200 	mov.w	r2, #0
   136b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   136b2:	f243 03e0 	movw	r3, #12512	; 0x30e0
   136b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136ba:	68fa      	ldr	r2, [r7, #12]
   136bc:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   136be:	68fb      	ldr	r3, [r7, #12]
}
   136c0:	4618      	mov	r0, r3
   136c2:	f107 0710 	add.w	r7, r7, #16
   136c6:	46bd      	mov	sp, r7
   136c8:	bd80      	pop	{r7, pc}
   136ca:	bf00      	nop

000136cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   136cc:	b580      	push	{r7, lr}
   136ce:	b086      	sub	sp, #24
   136d0:	af00      	add	r7, sp, #0
   136d2:	60f8      	str	r0, [r7, #12]
   136d4:	60b9      	str	r1, [r7, #8]
   136d6:	607a      	str	r2, [r7, #4]
   136d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   136da:	f04f 0300 	mov.w	r3, #0
   136de:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   136e0:	68fb      	ldr	r3, [r7, #12]
   136e2:	68ba      	ldr	r2, [r7, #8]
   136e4:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   136e6:	68fb      	ldr	r3, [r7, #12]
   136e8:	68fa      	ldr	r2, [r7, #12]
   136ea:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   136ec:	68ba      	ldr	r2, [r7, #8]
   136ee:	687b      	ldr	r3, [r7, #4]
   136f0:	429a      	cmp	r2, r3
   136f2:	d818      	bhi.n	13726 <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   136f4:	687a      	ldr	r2, [r7, #4]
   136f6:	683b      	ldr	r3, [r7, #0]
   136f8:	ebc3 0202 	rsb	r2, r3, r2
   136fc:	68fb      	ldr	r3, [r7, #12]
   136fe:	699b      	ldr	r3, [r3, #24]
   13700:	429a      	cmp	r2, r3
   13702:	d303      	bcc.n	1370c <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13704:	f04f 0301 	mov.w	r3, #1
   13708:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   1370a:	e024      	b.n	13756 <prvInsertTimerInActiveList+0x8a>
   1370c:	f243 03d4 	movw	r3, #12500	; 0x30d4
   13710:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13714:	681a      	ldr	r2, [r3, #0]
   13716:	68fb      	ldr	r3, [r7, #12]
   13718:	f103 0304 	add.w	r3, r3, #4
   1371c:	4610      	mov	r0, r2
   1371e:	4619      	mov	r1, r3
   13720:	f7fb fbfe 	bl	ef20 <vListInsert>
   13724:	e017      	b.n	13756 <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13726:	687a      	ldr	r2, [r7, #4]
   13728:	683b      	ldr	r3, [r7, #0]
   1372a:	429a      	cmp	r2, r3
   1372c:	d207      	bcs.n	1373e <prvInsertTimerInActiveList+0x72>
   1372e:	68ba      	ldr	r2, [r7, #8]
   13730:	683b      	ldr	r3, [r7, #0]
   13732:	429a      	cmp	r2, r3
   13734:	d303      	bcc.n	1373e <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   13736:	f04f 0301 	mov.w	r3, #1
   1373a:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   1373c:	e00b      	b.n	13756 <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   1373e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13742:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13746:	681a      	ldr	r2, [r3, #0]
   13748:	68fb      	ldr	r3, [r7, #12]
   1374a:	f103 0304 	add.w	r3, r3, #4
   1374e:	4610      	mov	r0, r2
   13750:	4619      	mov	r1, r3
   13752:	f7fb fbe5 	bl	ef20 <vListInsert>
		}
	}

	return xProcessTimerNow;
   13756:	697b      	ldr	r3, [r7, #20]
}
   13758:	4618      	mov	r0, r3
   1375a:	f107 0718 	add.w	r7, r7, #24
   1375e:	46bd      	mov	sp, r7
   13760:	bd80      	pop	{r7, pc}
   13762:	bf00      	nop

00013764 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   13764:	b580      	push	{r7, lr}
   13766:	b08c      	sub	sp, #48	; 0x30
   13768:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   1376a:	e089      	b.n	13880 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   1376c:	68bb      	ldr	r3, [r7, #8]
   1376e:	2b00      	cmp	r3, #0
   13770:	f2c0 8086 	blt.w	13880 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   13774:	693b      	ldr	r3, [r7, #16]
   13776:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13778:	697b      	ldr	r3, [r7, #20]
   1377a:	695b      	ldr	r3, [r3, #20]
   1377c:	2b00      	cmp	r3, #0
   1377e:	d005      	beq.n	1378c <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13780:	697b      	ldr	r3, [r7, #20]
   13782:	f103 0304 	add.w	r3, r3, #4
   13786:	4618      	mov	r0, r3
   13788:	f7fb fc04 	bl	ef94 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   1378c:	f107 0304 	add.w	r3, r7, #4
   13790:	4618      	mov	r0, r3
   13792:	f7ff ff73 	bl	1367c <prvSampleTimeNow>
   13796:	4603      	mov	r3, r0
   13798:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   1379a:	68bb      	ldr	r3, [r7, #8]
   1379c:	2b09      	cmp	r3, #9
   1379e:	d86f      	bhi.n	13880 <prvProcessReceivedCommands+0x11c>
   137a0:	a201      	add	r2, pc, #4	; (adr r2, 137a8 <prvProcessReceivedCommands+0x44>)
   137a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   137a6:	bf00      	nop
   137a8:	000137d1 	.word	0x000137d1
   137ac:	000137d1 	.word	0x000137d1
   137b0:	000137d1 	.word	0x000137d1
   137b4:	00013881 	.word	0x00013881
   137b8:	00013837 	.word	0x00013837
   137bc:	0001386f 	.word	0x0001386f
   137c0:	000137d1 	.word	0x000137d1
   137c4:	000137d1 	.word	0x000137d1
   137c8:	00013881 	.word	0x00013881
   137cc:	00013837 	.word	0x00013837
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   137d0:	68fa      	ldr	r2, [r7, #12]
   137d2:	697b      	ldr	r3, [r7, #20]
   137d4:	699b      	ldr	r3, [r3, #24]
   137d6:	441a      	add	r2, r3
   137d8:	68fb      	ldr	r3, [r7, #12]
   137da:	6978      	ldr	r0, [r7, #20]
   137dc:	4611      	mov	r1, r2
   137de:	69fa      	ldr	r2, [r7, #28]
   137e0:	f7ff ff74 	bl	136cc <prvInsertTimerInActiveList>
   137e4:	4603      	mov	r3, r0
   137e6:	2b00      	cmp	r3, #0
   137e8:	d045      	beq.n	13876 <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   137ea:	697b      	ldr	r3, [r7, #20]
   137ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   137ee:	6978      	ldr	r0, [r7, #20]
   137f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   137f2:	697b      	ldr	r3, [r7, #20]
   137f4:	69db      	ldr	r3, [r3, #28]
   137f6:	2b01      	cmp	r3, #1
   137f8:	d13f      	bne.n	1387a <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   137fa:	68fa      	ldr	r2, [r7, #12]
   137fc:	697b      	ldr	r3, [r7, #20]
   137fe:	699b      	ldr	r3, [r3, #24]
   13800:	4413      	add	r3, r2
   13802:	f04f 0200 	mov.w	r2, #0
   13806:	9200      	str	r2, [sp, #0]
   13808:	6978      	ldr	r0, [r7, #20]
   1380a:	f04f 0100 	mov.w	r1, #0
   1380e:	461a      	mov	r2, r3
   13810:	f04f 0300 	mov.w	r3, #0
   13814:	f7ff fd7a 	bl	1330c <xTimerGenericCommand>
   13818:	4603      	mov	r3, r0
   1381a:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   1381c:	69bb      	ldr	r3, [r7, #24]
   1381e:	2b00      	cmp	r3, #0
   13820:	d12d      	bne.n	1387e <prvProcessReceivedCommands+0x11a>
   13822:	f04f 0328 	mov.w	r3, #40	; 0x28
   13826:	f383 8811 	msr	BASEPRI, r3
   1382a:	f3bf 8f6f 	isb	sy
   1382e:	f3bf 8f4f 	dsb	sy
   13832:	623b      	str	r3, [r7, #32]
   13834:	e7fe      	b.n	13834 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   13836:	68fa      	ldr	r2, [r7, #12]
   13838:	697b      	ldr	r3, [r7, #20]
   1383a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   1383c:	697b      	ldr	r3, [r7, #20]
   1383e:	699b      	ldr	r3, [r3, #24]
   13840:	2b00      	cmp	r3, #0
   13842:	d109      	bne.n	13858 <prvProcessReceivedCommands+0xf4>
   13844:	f04f 0328 	mov.w	r3, #40	; 0x28
   13848:	f383 8811 	msr	BASEPRI, r3
   1384c:	f3bf 8f6f 	isb	sy
   13850:	f3bf 8f4f 	dsb	sy
   13854:	627b      	str	r3, [r7, #36]	; 0x24
   13856:	e7fe      	b.n	13856 <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13858:	697b      	ldr	r3, [r7, #20]
   1385a:	699a      	ldr	r2, [r3, #24]
   1385c:	69fb      	ldr	r3, [r7, #28]
   1385e:	4413      	add	r3, r2
   13860:	6978      	ldr	r0, [r7, #20]
   13862:	4619      	mov	r1, r3
   13864:	69fa      	ldr	r2, [r7, #28]
   13866:	69fb      	ldr	r3, [r7, #28]
   13868:	f7ff ff30 	bl	136cc <prvInsertTimerInActiveList>
					break;
   1386c:	e008      	b.n	13880 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   1386e:	6978      	ldr	r0, [r7, #20]
   13870:	f000 fa08 	bl	13c84 <vPortFree>
   13874:	e004      	b.n	13880 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   13876:	bf00      	nop
   13878:	e002      	b.n	13880 <prvProcessReceivedCommands+0x11c>
   1387a:	bf00      	nop
   1387c:	e000      	b.n	13880 <prvProcessReceivedCommands+0x11c>
   1387e:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13880:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13884:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13888:	681a      	ldr	r2, [r3, #0]
   1388a:	f107 0308 	add.w	r3, r7, #8
   1388e:	4610      	mov	r0, r2
   13890:	4619      	mov	r1, r3
   13892:	f04f 0200 	mov.w	r2, #0
   13896:	f7fb ff83 	bl	f7a0 <xQueueReceive>
   1389a:	4603      	mov	r3, r0
   1389c:	2b00      	cmp	r3, #0
   1389e:	f47f af65 	bne.w	1376c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   138a2:	f107 0728 	add.w	r7, r7, #40	; 0x28
   138a6:	46bd      	mov	sp, r7
   138a8:	bd80      	pop	{r7, pc}
   138aa:	bf00      	nop

000138ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   138ac:	b580      	push	{r7, lr}
   138ae:	b088      	sub	sp, #32
   138b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   138b2:	e053      	b.n	1395c <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   138b4:	f243 03d0 	movw	r3, #12496	; 0x30d0
   138b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138bc:	681b      	ldr	r3, [r3, #0]
   138be:	68db      	ldr	r3, [r3, #12]
   138c0:	681b      	ldr	r3, [r3, #0]
   138c2:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   138c4:	f243 03d0 	movw	r3, #12496	; 0x30d0
   138c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138cc:	681b      	ldr	r3, [r3, #0]
   138ce:	68db      	ldr	r3, [r3, #12]
   138d0:	68db      	ldr	r3, [r3, #12]
   138d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   138d4:	68fb      	ldr	r3, [r7, #12]
   138d6:	f103 0304 	add.w	r3, r3, #4
   138da:	4618      	mov	r0, r3
   138dc:	f7fb fb5a 	bl	ef94 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   138e0:	68fb      	ldr	r3, [r7, #12]
   138e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   138e4:	68f8      	ldr	r0, [r7, #12]
   138e6:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   138e8:	68fb      	ldr	r3, [r7, #12]
   138ea:	69db      	ldr	r3, [r3, #28]
   138ec:	2b01      	cmp	r3, #1
   138ee:	d135      	bne.n	1395c <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   138f0:	68fb      	ldr	r3, [r7, #12]
   138f2:	699a      	ldr	r2, [r3, #24]
   138f4:	683b      	ldr	r3, [r7, #0]
   138f6:	4413      	add	r3, r2
   138f8:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   138fa:	687a      	ldr	r2, [r7, #4]
   138fc:	683b      	ldr	r3, [r7, #0]
   138fe:	429a      	cmp	r2, r3
   13900:	d912      	bls.n	13928 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13902:	68fb      	ldr	r3, [r7, #12]
   13904:	687a      	ldr	r2, [r7, #4]
   13906:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13908:	68fb      	ldr	r3, [r7, #12]
   1390a:	68fa      	ldr	r2, [r7, #12]
   1390c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   1390e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13912:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13916:	681a      	ldr	r2, [r3, #0]
   13918:	68fb      	ldr	r3, [r7, #12]
   1391a:	f103 0304 	add.w	r3, r3, #4
   1391e:	4610      	mov	r0, r2
   13920:	4619      	mov	r1, r3
   13922:	f7fb fafd 	bl	ef20 <vListInsert>
   13926:	e019      	b.n	1395c <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13928:	f04f 0300 	mov.w	r3, #0
   1392c:	9300      	str	r3, [sp, #0]
   1392e:	68f8      	ldr	r0, [r7, #12]
   13930:	f04f 0100 	mov.w	r1, #0
   13934:	683a      	ldr	r2, [r7, #0]
   13936:	f04f 0300 	mov.w	r3, #0
   1393a:	f7ff fce7 	bl	1330c <xTimerGenericCommand>
   1393e:	4603      	mov	r3, r0
   13940:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13942:	693b      	ldr	r3, [r7, #16]
   13944:	2b00      	cmp	r3, #0
   13946:	d109      	bne.n	1395c <prvSwitchTimerLists+0xb0>
   13948:	f04f 0328 	mov.w	r3, #40	; 0x28
   1394c:	f383 8811 	msr	BASEPRI, r3
   13950:	f3bf 8f6f 	isb	sy
   13954:	f3bf 8f4f 	dsb	sy
   13958:	617b      	str	r3, [r7, #20]
   1395a:	e7fe      	b.n	1395a <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   1395c:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13960:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13964:	681b      	ldr	r3, [r3, #0]
   13966:	681b      	ldr	r3, [r3, #0]
   13968:	2b00      	cmp	r3, #0
   1396a:	d1a3      	bne.n	138b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   1396c:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13970:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13974:	681b      	ldr	r3, [r3, #0]
   13976:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13978:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1397c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13980:	681a      	ldr	r2, [r3, #0]
   13982:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13986:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1398a:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   1398c:	f243 03d4 	movw	r3, #12500	; 0x30d4
   13990:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13994:	68ba      	ldr	r2, [r7, #8]
   13996:	601a      	str	r2, [r3, #0]
}
   13998:	f107 0718 	add.w	r7, r7, #24
   1399c:	46bd      	mov	sp, r7
   1399e:	bd80      	pop	{r7, pc}

000139a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   139a0:	b580      	push	{r7, lr}
   139a2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   139a4:	f000 fb38 	bl	14018 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   139a8:	f243 03d8 	movw	r3, #12504	; 0x30d8
   139ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139b0:	681b      	ldr	r3, [r3, #0]
   139b2:	2b00      	cmp	r3, #0
   139b4:	d12b      	bne.n	13a0e <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   139b6:	f243 00a8 	movw	r0, #12456	; 0x30a8
   139ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
   139be:	f7fb fa59 	bl	ee74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   139c2:	f243 00bc 	movw	r0, #12476	; 0x30bc
   139c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   139ca:	f7fb fa53 	bl	ee74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   139ce:	f243 03d0 	movw	r3, #12496	; 0x30d0
   139d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139d6:	f243 02a8 	movw	r2, #12456	; 0x30a8
   139da:	f2c2 0200 	movt	r2, #8192	; 0x2000
   139de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   139e0:	f243 03d4 	movw	r3, #12500	; 0x30d4
   139e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139e8:	f243 02bc 	movw	r2, #12476	; 0x30bc
   139ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
   139f0:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   139f2:	f04f 000a 	mov.w	r0, #10
   139f6:	f04f 010c 	mov.w	r1, #12
   139fa:	f04f 0200 	mov.w	r2, #0
   139fe:	f7fb fb6b 	bl	f0d8 <xQueueGenericCreate>
   13a02:	4602      	mov	r2, r0
   13a04:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a0c:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13a0e:	f000 fb3b 	bl	14088 <vPortExitCritical>
}
   13a12:	bd80      	pop	{r7, pc}

00013a14 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13a14:	b580      	push	{r7, lr}
   13a16:	b086      	sub	sp, #24
   13a18:	af00      	add	r7, sp, #0
   13a1a:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13a1c:	687b      	ldr	r3, [r7, #4]
   13a1e:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13a20:	687b      	ldr	r3, [r7, #4]
   13a22:	2b00      	cmp	r3, #0
   13a24:	d109      	bne.n	13a3a <xTimerIsTimerActive+0x26>
   13a26:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a2a:	f383 8811 	msr	BASEPRI, r3
   13a2e:	f3bf 8f6f 	isb	sy
   13a32:	f3bf 8f4f 	dsb	sy
   13a36:	617b      	str	r3, [r7, #20]
   13a38:	e7fe      	b.n	13a38 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13a3a:	f000 faed 	bl	14018 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13a3e:	693b      	ldr	r3, [r7, #16]
   13a40:	695b      	ldr	r3, [r3, #20]
   13a42:	2b00      	cmp	r3, #0
   13a44:	d103      	bne.n	13a4e <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13a46:	f04f 0300 	mov.w	r3, #0
   13a4a:	60fb      	str	r3, [r7, #12]
   13a4c:	e002      	b.n	13a54 <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13a4e:	f04f 0301 	mov.w	r3, #1
   13a52:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13a54:	f000 fb18 	bl	14088 <vPortExitCritical>

	return xTimerIsInActiveList;
   13a58:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13a5a:	4618      	mov	r0, r3
   13a5c:	f107 0718 	add.w	r7, r7, #24
   13a60:	46bd      	mov	sp, r7
   13a62:	bd80      	pop	{r7, pc}

00013a64 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13a64:	b580      	push	{r7, lr}
   13a66:	b086      	sub	sp, #24
   13a68:	af00      	add	r7, sp, #0
   13a6a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13a6c:	687b      	ldr	r3, [r7, #4]
   13a6e:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13a70:	687b      	ldr	r3, [r7, #4]
   13a72:	2b00      	cmp	r3, #0
   13a74:	d109      	bne.n	13a8a <pvTimerGetTimerID+0x26>
   13a76:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a7a:	f383 8811 	msr	BASEPRI, r3
   13a7e:	f3bf 8f6f 	isb	sy
   13a82:	f3bf 8f4f 	dsb	sy
   13a86:	617b      	str	r3, [r7, #20]
   13a88:	e7fe      	b.n	13a88 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13a8a:	f000 fac5 	bl	14018 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13a8e:	68fb      	ldr	r3, [r7, #12]
   13a90:	6a1b      	ldr	r3, [r3, #32]
   13a92:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13a94:	f000 faf8 	bl	14088 <vPortExitCritical>

	return pvReturn;
   13a98:	693b      	ldr	r3, [r7, #16]
}
   13a9a:	4618      	mov	r0, r3
   13a9c:	f107 0718 	add.w	r7, r7, #24
   13aa0:	46bd      	mov	sp, r7
   13aa2:	bd80      	pop	{r7, pc}

00013aa4 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13aa4:	b580      	push	{r7, lr}
   13aa6:	b084      	sub	sp, #16
   13aa8:	af00      	add	r7, sp, #0
   13aaa:	6078      	str	r0, [r7, #4]
   13aac:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13aae:	687b      	ldr	r3, [r7, #4]
   13ab0:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13ab2:	687b      	ldr	r3, [r7, #4]
   13ab4:	2b00      	cmp	r3, #0
   13ab6:	d109      	bne.n	13acc <vTimerSetTimerID+0x28>
   13ab8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13abc:	f383 8811 	msr	BASEPRI, r3
   13ac0:	f3bf 8f6f 	isb	sy
   13ac4:	f3bf 8f4f 	dsb	sy
   13ac8:	60fb      	str	r3, [r7, #12]
   13aca:	e7fe      	b.n	13aca <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13acc:	f000 faa4 	bl	14018 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13ad0:	68bb      	ldr	r3, [r7, #8]
   13ad2:	683a      	ldr	r2, [r7, #0]
   13ad4:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13ad6:	f000 fad7 	bl	14088 <vPortExitCritical>
}
   13ada:	f107 0710 	add.w	r7, r7, #16
   13ade:	46bd      	mov	sp, r7
   13ae0:	bd80      	pop	{r7, pc}
   13ae2:	bf00      	nop

00013ae4 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13ae4:	b480      	push	{r7}
   13ae6:	b083      	sub	sp, #12
   13ae8:	af00      	add	r7, sp, #0
   13aea:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13aec:	687b      	ldr	r3, [r7, #4]
   13aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13af0:	4618      	mov	r0, r3
   13af2:	f107 070c 	add.w	r7, r7, #12
   13af6:	46bd      	mov	sp, r7
   13af8:	bc80      	pop	{r7}
   13afa:	4770      	bx	lr

00013afc <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13afc:	b480      	push	{r7}
   13afe:	b083      	sub	sp, #12
   13b00:	af00      	add	r7, sp, #0
   13b02:	6078      	str	r0, [r7, #4]
   13b04:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13b06:	687b      	ldr	r3, [r7, #4]
   13b08:	683a      	ldr	r2, [r7, #0]
   13b0a:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13b0c:	f107 070c 	add.w	r7, r7, #12
   13b10:	46bd      	mov	sp, r7
   13b12:	bc80      	pop	{r7}
   13b14:	4770      	bx	lr
   13b16:	bf00      	nop

00013b18 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13b18:	b580      	push	{r7, lr}
   13b1a:	b088      	sub	sp, #32
   13b1c:	af00      	add	r7, sp, #0
   13b1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13b20:	f04f 0300 	mov.w	r3, #0
   13b24:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13b26:	f7fd fb93 	bl	11250 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13b2a:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b32:	681b      	ldr	r3, [r3, #0]
   13b34:	2b00      	cmp	r3, #0
   13b36:	d108      	bne.n	13b4a <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13b38:	f000 f8fa 	bl	13d30 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13b3c:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b44:	f04f 0201 	mov.w	r2, #1
   13b48:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13b4a:	687b      	ldr	r3, [r7, #4]
   13b4c:	2b00      	cmp	r3, #0
   13b4e:	d012      	beq.n	13b76 <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13b50:	f247 230c 	movw	r3, #29196	; 0x720c
   13b54:	f2c0 0302 	movt	r3, #2
   13b58:	881b      	ldrh	r3, [r3, #0]
   13b5a:	687a      	ldr	r2, [r7, #4]
   13b5c:	4413      	add	r3, r2
   13b5e:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13b60:	687b      	ldr	r3, [r7, #4]
   13b62:	f003 0307 	and.w	r3, r3, #7
   13b66:	2b00      	cmp	r3, #0
   13b68:	d005      	beq.n	13b76 <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13b6a:	687b      	ldr	r3, [r7, #4]
   13b6c:	f023 0307 	bic.w	r3, r3, #7
   13b70:	f103 0308 	add.w	r3, r3, #8
   13b74:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13b76:	687b      	ldr	r3, [r7, #4]
   13b78:	2b00      	cmp	r3, #0
   13b7a:	d075      	beq.n	13c68 <pvPortMalloc+0x150>
   13b7c:	687a      	ldr	r2, [r7, #4]
   13b7e:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13b82:	429a      	cmp	r2, r3
   13b84:	d870      	bhi.n	13c68 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13b86:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b8e:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13b90:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b98:	681b      	ldr	r3, [r3, #0]
   13b9a:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13b9c:	e004      	b.n	13ba8 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13b9e:	68bb      	ldr	r3, [r7, #8]
   13ba0:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13ba2:	68bb      	ldr	r3, [r7, #8]
   13ba4:	681b      	ldr	r3, [r3, #0]
   13ba6:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13ba8:	68bb      	ldr	r3, [r7, #8]
   13baa:	685a      	ldr	r2, [r3, #4]
   13bac:	687b      	ldr	r3, [r7, #4]
   13bae:	429a      	cmp	r2, r3
   13bb0:	d203      	bcs.n	13bba <pvPortMalloc+0xa2>
   13bb2:	68bb      	ldr	r3, [r7, #8]
   13bb4:	681b      	ldr	r3, [r3, #0]
   13bb6:	2b00      	cmp	r3, #0
   13bb8:	d1f1      	bne.n	13b9e <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13bba:	68ba      	ldr	r2, [r7, #8]
   13bbc:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bc4:	429a      	cmp	r2, r3
   13bc6:	d04f      	beq.n	13c68 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13bc8:	68fb      	ldr	r3, [r7, #12]
   13bca:	681a      	ldr	r2, [r3, #0]
   13bcc:	f247 230c 	movw	r3, #29196	; 0x720c
   13bd0:	f2c0 0302 	movt	r3, #2
   13bd4:	881b      	ldrh	r3, [r3, #0]
   13bd6:	4413      	add	r3, r2
   13bd8:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13bda:	68bb      	ldr	r3, [r7, #8]
   13bdc:	681a      	ldr	r2, [r3, #0]
   13bde:	68fb      	ldr	r3, [r7, #12]
   13be0:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13be2:	68bb      	ldr	r3, [r7, #8]
   13be4:	685a      	ldr	r2, [r3, #4]
   13be6:	687b      	ldr	r3, [r7, #4]
   13be8:	ebc3 0202 	rsb	r2, r3, r2
   13bec:	f247 230c 	movw	r3, #29196	; 0x720c
   13bf0:	f2c0 0302 	movt	r3, #2
   13bf4:	881b      	ldrh	r3, [r3, #0]
   13bf6:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13bfa:	429a      	cmp	r2, r3
   13bfc:	d926      	bls.n	13c4c <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13bfe:	68ba      	ldr	r2, [r7, #8]
   13c00:	687b      	ldr	r3, [r7, #4]
   13c02:	4413      	add	r3, r2
   13c04:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13c06:	68bb      	ldr	r3, [r7, #8]
   13c08:	685a      	ldr	r2, [r3, #4]
   13c0a:	687b      	ldr	r3, [r7, #4]
   13c0c:	ebc3 0202 	rsb	r2, r3, r2
   13c10:	693b      	ldr	r3, [r7, #16]
   13c12:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13c14:	68bb      	ldr	r3, [r7, #8]
   13c16:	687a      	ldr	r2, [r7, #4]
   13c18:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13c1a:	693b      	ldr	r3, [r7, #16]
   13c1c:	685b      	ldr	r3, [r3, #4]
   13c1e:	61fb      	str	r3, [r7, #28]
   13c20:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c28:	61bb      	str	r3, [r7, #24]
   13c2a:	e002      	b.n	13c32 <pvPortMalloc+0x11a>
   13c2c:	69bb      	ldr	r3, [r7, #24]
   13c2e:	681b      	ldr	r3, [r3, #0]
   13c30:	61bb      	str	r3, [r7, #24]
   13c32:	69bb      	ldr	r3, [r7, #24]
   13c34:	681b      	ldr	r3, [r3, #0]
   13c36:	685a      	ldr	r2, [r3, #4]
   13c38:	69fb      	ldr	r3, [r7, #28]
   13c3a:	429a      	cmp	r2, r3
   13c3c:	d3f6      	bcc.n	13c2c <pvPortMalloc+0x114>
   13c3e:	69bb      	ldr	r3, [r7, #24]
   13c40:	681a      	ldr	r2, [r3, #0]
   13c42:	693b      	ldr	r3, [r7, #16]
   13c44:	601a      	str	r2, [r3, #0]
   13c46:	69bb      	ldr	r3, [r7, #24]
   13c48:	693a      	ldr	r2, [r7, #16]
   13c4a:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13c4c:	f240 03c4 	movw	r3, #196	; 0xc4
   13c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c54:	681a      	ldr	r2, [r3, #0]
   13c56:	68bb      	ldr	r3, [r7, #8]
   13c58:	685b      	ldr	r3, [r3, #4]
   13c5a:	ebc3 0202 	rsb	r2, r3, r2
   13c5e:	f240 03c4 	movw	r3, #196	; 0xc4
   13c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c66:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   13c68:	f7fd fb04 	bl	11274 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   13c6c:	697b      	ldr	r3, [r7, #20]
   13c6e:	2b00      	cmp	r3, #0
   13c70:	d101      	bne.n	13c76 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   13c72:	f7ec ff83 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   13c76:	697b      	ldr	r3, [r7, #20]
}
   13c78:	4618      	mov	r0, r3
   13c7a:	f107 0720 	add.w	r7, r7, #32
   13c7e:	46bd      	mov	sp, r7
   13c80:	bd80      	pop	{r7, pc}
   13c82:	bf00      	nop

00013c84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   13c84:	b580      	push	{r7, lr}
   13c86:	b086      	sub	sp, #24
   13c88:	af00      	add	r7, sp, #0
   13c8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   13c8c:	687b      	ldr	r3, [r7, #4]
   13c8e:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   13c90:	687b      	ldr	r3, [r7, #4]
   13c92:	2b00      	cmp	r3, #0
   13c94:	d035      	beq.n	13d02 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   13c96:	f247 230c 	movw	r3, #29196	; 0x720c
   13c9a:	f2c0 0302 	movt	r3, #2
   13c9e:	881b      	ldrh	r3, [r3, #0]
   13ca0:	f1c3 0300 	rsb	r3, r3, #0
   13ca4:	68ba      	ldr	r2, [r7, #8]
   13ca6:	4413      	add	r3, r2
   13ca8:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   13caa:	68bb      	ldr	r3, [r7, #8]
   13cac:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   13cae:	f7fd facf 	bl	11250 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   13cb2:	68fb      	ldr	r3, [r7, #12]
   13cb4:	685b      	ldr	r3, [r3, #4]
   13cb6:	617b      	str	r3, [r7, #20]
   13cb8:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cc0:	613b      	str	r3, [r7, #16]
   13cc2:	e002      	b.n	13cca <vPortFree+0x46>
   13cc4:	693b      	ldr	r3, [r7, #16]
   13cc6:	681b      	ldr	r3, [r3, #0]
   13cc8:	613b      	str	r3, [r7, #16]
   13cca:	693b      	ldr	r3, [r7, #16]
   13ccc:	681b      	ldr	r3, [r3, #0]
   13cce:	685a      	ldr	r2, [r3, #4]
   13cd0:	697b      	ldr	r3, [r7, #20]
   13cd2:	429a      	cmp	r2, r3
   13cd4:	d3f6      	bcc.n	13cc4 <vPortFree+0x40>
   13cd6:	693b      	ldr	r3, [r7, #16]
   13cd8:	681a      	ldr	r2, [r3, #0]
   13cda:	68fb      	ldr	r3, [r7, #12]
   13cdc:	601a      	str	r2, [r3, #0]
   13cde:	693b      	ldr	r3, [r7, #16]
   13ce0:	68fa      	ldr	r2, [r7, #12]
   13ce2:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   13ce4:	68fb      	ldr	r3, [r7, #12]
   13ce6:	685a      	ldr	r2, [r3, #4]
   13ce8:	f240 03c4 	movw	r3, #196	; 0xc4
   13cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cf0:	681b      	ldr	r3, [r3, #0]
   13cf2:	441a      	add	r2, r3
   13cf4:	f240 03c4 	movw	r3, #196	; 0xc4
   13cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cfc:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   13cfe:	f7fd fab9 	bl	11274 <xTaskResumeAll>
	}
}
   13d02:	f107 0718 	add.w	r7, r7, #24
   13d06:	46bd      	mov	sp, r7
   13d08:	bd80      	pop	{r7, pc}
   13d0a:	bf00      	nop

00013d0c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   13d0c:	b480      	push	{r7}
   13d0e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   13d10:	f240 03c4 	movw	r3, #196	; 0xc4
   13d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d18:	681b      	ldr	r3, [r3, #0]
}
   13d1a:	4618      	mov	r0, r3
   13d1c:	46bd      	mov	sp, r7
   13d1e:	bc80      	pop	{r7}
   13d20:	4770      	bx	lr
   13d22:	bf00      	nop

00013d24 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   13d24:	b480      	push	{r7}
   13d26:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   13d28:	46bd      	mov	sp, r7
   13d2a:	bc80      	pop	{r7}
   13d2c:	4770      	bx	lr
   13d2e:	bf00      	nop

00013d30 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   13d30:	b480      	push	{r7}
   13d32:	b083      	sub	sp, #12
   13d34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   13d36:	4b18      	ldr	r3, [pc, #96]	; (13d98 <prvHeapInit+0x68>)
   13d38:	f023 0307 	bic.w	r3, r3, #7
   13d3c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   13d3e:	687a      	ldr	r2, [r7, #4]
   13d40:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d48:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   13d4a:	f64a 03e4 	movw	r3, #43236	; 0xa8e4
   13d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d52:	f04f 0200 	mov.w	r2, #0
   13d56:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   13d58:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d60:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13d64:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   13d66:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d6e:	f04f 0200 	mov.w	r2, #0
   13d72:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   13d74:	687b      	ldr	r3, [r7, #4]
   13d76:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   13d78:	683b      	ldr	r3, [r7, #0]
   13d7a:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13d7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   13d80:	683a      	ldr	r2, [r7, #0]
   13d82:	f64a 03ec 	movw	r3, #43244	; 0xa8ec
   13d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d8a:	6013      	str	r3, [r2, #0]
}
   13d8c:	f107 070c 	add.w	r7, r7, #12
   13d90:	46bd      	mov	sp, r7
   13d92:	bc80      	pop	{r7}
   13d94:	4770      	bx	lr
   13d96:	bf00      	nop
   13d98:	200030ec 	.word	0x200030ec

00013d9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   13d9c:	b480      	push	{r7}
   13d9e:	b085      	sub	sp, #20
   13da0:	af00      	add	r7, sp, #0
   13da2:	60f8      	str	r0, [r7, #12]
   13da4:	60b9      	str	r1, [r7, #8]
   13da6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   13da8:	68fb      	ldr	r3, [r7, #12]
   13daa:	f1a3 0304 	sub.w	r3, r3, #4
   13dae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   13db0:	68fb      	ldr	r3, [r7, #12]
   13db2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   13db6:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13db8:	68fb      	ldr	r3, [r7, #12]
   13dba:	f1a3 0304 	sub.w	r3, r3, #4
   13dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   13dc0:	68bb      	ldr	r3, [r7, #8]
   13dc2:	f023 0201 	bic.w	r2, r3, #1
   13dc6:	68fb      	ldr	r3, [r7, #12]
   13dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13dca:	68fb      	ldr	r3, [r7, #12]
   13dcc:	f1a3 0304 	sub.w	r3, r3, #4
   13dd0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   13dd2:	f643 6305 	movw	r3, #15877	; 0x3e05
   13dd6:	f2c0 0301 	movt	r3, #1
   13dda:	68fa      	ldr	r2, [r7, #12]
   13ddc:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   13dde:	68fb      	ldr	r3, [r7, #12]
   13de0:	f1a3 0314 	sub.w	r3, r3, #20
   13de4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   13de6:	687a      	ldr	r2, [r7, #4]
   13de8:	68fb      	ldr	r3, [r7, #12]
   13dea:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   13dec:	68fb      	ldr	r3, [r7, #12]
   13dee:	f1a3 0320 	sub.w	r3, r3, #32
   13df2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   13df4:	68fb      	ldr	r3, [r7, #12]
}
   13df6:	4618      	mov	r0, r3
   13df8:	f107 0714 	add.w	r7, r7, #20
   13dfc:	46bd      	mov	sp, r7
   13dfe:	bc80      	pop	{r7}
   13e00:	4770      	bx	lr
   13e02:	bf00      	nop

00013e04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   13e04:	b480      	push	{r7}
   13e06:	b085      	sub	sp, #20
   13e08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   13e0a:	f04f 0300 	mov.w	r3, #0
   13e0e:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   13e10:	f240 03c8 	movw	r3, #200	; 0xc8
   13e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e18:	681b      	ldr	r3, [r3, #0]
   13e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
   13e1e:	d009      	beq.n	13e34 <prvTaskExitError+0x30>
   13e20:	f04f 0328 	mov.w	r3, #40	; 0x28
   13e24:	f383 8811 	msr	BASEPRI, r3
   13e28:	f3bf 8f6f 	isb	sy
   13e2c:	f3bf 8f4f 	dsb	sy
   13e30:	60bb      	str	r3, [r7, #8]
   13e32:	e7fe      	b.n	13e32 <prvTaskExitError+0x2e>
   13e34:	f04f 0328 	mov.w	r3, #40	; 0x28
   13e38:	f383 8811 	msr	BASEPRI, r3
   13e3c:	f3bf 8f6f 	isb	sy
   13e40:	f3bf 8f4f 	dsb	sy
   13e44:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   13e46:	687b      	ldr	r3, [r7, #4]
   13e48:	2b00      	cmp	r3, #0
   13e4a:	d0fc      	beq.n	13e46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   13e4c:	f107 0714 	add.w	r7, r7, #20
   13e50:	46bd      	mov	sp, r7
   13e52:	bc80      	pop	{r7}
   13e54:	4770      	bx	lr
   13e56:	bf00      	nop
	...

00013e60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   13e60:	4b07      	ldr	r3, [pc, #28]	; (13e80 <pxCurrentTCBConst2>)
   13e62:	6819      	ldr	r1, [r3, #0]
   13e64:	6808      	ldr	r0, [r1, #0]
   13e66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   13e6a:	f380 8809 	msr	PSP, r0
   13e6e:	f3bf 8f6f 	isb	sy
   13e72:	f04f 0000 	mov.w	r0, #0
   13e76:	f380 8811 	msr	BASEPRI, r0
   13e7a:	f04e 0e0d 	orr.w	lr, lr, #13
   13e7e:	4770      	bx	lr

00013e80 <pxCurrentTCBConst2>:
   13e80:	20002f9c 	.word	0x20002f9c
   13e84:	f3af 8000 	nop.w
   13e88:	f3af 8000 	nop.w
   13e8c:	f3af 8000 	nop.w

00013e90 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   13e90:	4806      	ldr	r0, [pc, #24]	; (13eac <prvPortStartFirstTask+0x1c>)
   13e92:	6800      	ldr	r0, [r0, #0]
   13e94:	6800      	ldr	r0, [r0, #0]
   13e96:	f380 8808 	msr	MSP, r0
   13e9a:	b662      	cpsie	i
   13e9c:	b661      	cpsie	f
   13e9e:	f3bf 8f4f 	dsb	sy
   13ea2:	f3bf 8f6f 	isb	sy
   13ea6:	df00      	svc	0
   13ea8:	bf00      	nop
   13eaa:	0000      	.short	0x0000
   13eac:	e000ed08 	.word	0xe000ed08

00013eb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   13eb0:	b580      	push	{r7, lr}
   13eb2:	b084      	sub	sp, #16
   13eb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   13eb6:	f24e 4300 	movw	r3, #58368	; 0xe400
   13eba:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13ebe:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   13ec0:	68bb      	ldr	r3, [r7, #8]
   13ec2:	781b      	ldrb	r3, [r3, #0]
   13ec4:	b2db      	uxtb	r3, r3
   13ec6:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   13ec8:	68bb      	ldr	r3, [r7, #8]
   13eca:	f04f 32ff 	mov.w	r2, #4294967295
   13ece:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   13ed0:	68bb      	ldr	r3, [r7, #8]
   13ed2:	781b      	ldrb	r3, [r3, #0]
   13ed4:	b2db      	uxtb	r3, r3
   13ed6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   13ed8:	78fb      	ldrb	r3, [r7, #3]
   13eda:	b2db      	uxtb	r3, r3
   13edc:	461a      	mov	r2, r3
   13ede:	f002 0228 	and.w	r2, r2, #40	; 0x28
   13ee2:	f64a 03f8 	movw	r3, #43256	; 0xa8f8
   13ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13eea:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   13eec:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ef4:	f04f 0207 	mov.w	r2, #7
   13ef8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13efa:	e011      	b.n	13f20 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   13efc:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f04:	681b      	ldr	r3, [r3, #0]
   13f06:	f103 32ff 	add.w	r2, r3, #4294967295
   13f0a:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f12:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   13f14:	78fb      	ldrb	r3, [r7, #3]
   13f16:	b2db      	uxtb	r3, r3
   13f18:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13f1c:	b2db      	uxtb	r3, r3
   13f1e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13f20:	78fb      	ldrb	r3, [r7, #3]
   13f22:	b2db      	uxtb	r3, r3
   13f24:	b25b      	sxtb	r3, r3
   13f26:	2b00      	cmp	r3, #0
   13f28:	dbe8      	blt.n	13efc <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   13f2a:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f32:	681b      	ldr	r3, [r3, #0]
   13f34:	f1c3 0307 	rsb	r3, r3, #7
   13f38:	2b05      	cmp	r3, #5
   13f3a:	d009      	beq.n	13f50 <xPortStartScheduler+0xa0>
   13f3c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13f40:	f383 8811 	msr	BASEPRI, r3
   13f44:	f3bf 8f6f 	isb	sy
   13f48:	f3bf 8f4f 	dsb	sy
   13f4c:	60fb      	str	r3, [r7, #12]
   13f4e:	e7fe      	b.n	13f4e <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   13f50:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f58:	681b      	ldr	r3, [r3, #0]
   13f5a:	ea4f 2203 	mov.w	r2, r3, lsl #8
   13f5e:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f66:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   13f68:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f70:	681b      	ldr	r3, [r3, #0]
   13f72:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   13f76:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f7e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   13f80:	687b      	ldr	r3, [r7, #4]
   13f82:	b2da      	uxtb	r2, r3
   13f84:	68bb      	ldr	r3, [r7, #8]
   13f86:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   13f88:	f64e 5320 	movw	r3, #60704	; 0xed20
   13f8c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13f90:	f64e 5220 	movw	r2, #60704	; 0xed20
   13f94:	f2ce 0200 	movt	r2, #57344	; 0xe000
   13f98:	6812      	ldr	r2, [r2, #0]
   13f9a:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   13f9e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   13fa0:	f64e 5320 	movw	r3, #60704	; 0xed20
   13fa4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13fa8:	f64e 5220 	movw	r2, #60704	; 0xed20
   13fac:	f2ce 0200 	movt	r2, #57344	; 0xe000
   13fb0:	6812      	ldr	r2, [r2, #0]
   13fb2:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   13fb6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   13fb8:	f000 f8e4 	bl	14184 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   13fbc:	f240 03c8 	movw	r3, #200	; 0xc8
   13fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fc4:	f04f 0200 	mov.w	r2, #0
   13fc8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   13fca:	f7ff ff61 	bl	13e90 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   13fce:	f7fd fc29 	bl	11824 <vTaskSwitchContext>
	prvTaskExitError();
   13fd2:	f7ff ff17 	bl	13e04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
   13fd6:	f04f 0300 	mov.w	r3, #0
}
   13fda:	4618      	mov	r0, r3
   13fdc:	f107 0710 	add.w	r7, r7, #16
   13fe0:	46bd      	mov	sp, r7
   13fe2:	bd80      	pop	{r7, pc}

00013fe4 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   13fe4:	b480      	push	{r7}
   13fe6:	b083      	sub	sp, #12
   13fe8:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   13fea:	f240 03c8 	movw	r3, #200	; 0xc8
   13fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ff2:	681b      	ldr	r3, [r3, #0]
   13ff4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   13ff8:	d009      	beq.n	1400e <vPortEndScheduler+0x2a>
   13ffa:	f04f 0328 	mov.w	r3, #40	; 0x28
   13ffe:	f383 8811 	msr	BASEPRI, r3
   14002:	f3bf 8f6f 	isb	sy
   14006:	f3bf 8f4f 	dsb	sy
   1400a:	607b      	str	r3, [r7, #4]
   1400c:	e7fe      	b.n	1400c <vPortEndScheduler+0x28>
}
   1400e:	f107 070c 	add.w	r7, r7, #12
   14012:	46bd      	mov	sp, r7
   14014:	bc80      	pop	{r7}
   14016:	4770      	bx	lr

00014018 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14018:	b480      	push	{r7}
   1401a:	b083      	sub	sp, #12
   1401c:	af00      	add	r7, sp, #0
   1401e:	f04f 0328 	mov.w	r3, #40	; 0x28
   14022:	f383 8811 	msr	BASEPRI, r3
   14026:	f3bf 8f6f 	isb	sy
   1402a:	f3bf 8f4f 	dsb	sy
   1402e:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   14030:	f240 03c8 	movw	r3, #200	; 0xc8
   14034:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14038:	681b      	ldr	r3, [r3, #0]
   1403a:	f103 0201 	add.w	r2, r3, #1
   1403e:	f240 03c8 	movw	r3, #200	; 0xc8
   14042:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14046:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   14048:	f240 03c8 	movw	r3, #200	; 0xc8
   1404c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14050:	681b      	ldr	r3, [r3, #0]
   14052:	2b01      	cmp	r3, #1
   14054:	d112      	bne.n	1407c <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   14056:	f64e 5304 	movw	r3, #60676	; 0xed04
   1405a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1405e:	681b      	ldr	r3, [r3, #0]
   14060:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   14064:	2b00      	cmp	r3, #0
   14066:	d009      	beq.n	1407c <vPortEnterCritical+0x64>
   14068:	f04f 0328 	mov.w	r3, #40	; 0x28
   1406c:	f383 8811 	msr	BASEPRI, r3
   14070:	f3bf 8f6f 	isb	sy
   14074:	f3bf 8f4f 	dsb	sy
   14078:	607b      	str	r3, [r7, #4]
   1407a:	e7fe      	b.n	1407a <vPortEnterCritical+0x62>
	}
}
   1407c:	f107 070c 	add.w	r7, r7, #12
   14080:	46bd      	mov	sp, r7
   14082:	bc80      	pop	{r7}
   14084:	4770      	bx	lr
   14086:	bf00      	nop

00014088 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   14088:	b480      	push	{r7}
   1408a:	b083      	sub	sp, #12
   1408c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   1408e:	f240 03c8 	movw	r3, #200	; 0xc8
   14092:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14096:	681b      	ldr	r3, [r3, #0]
   14098:	2b00      	cmp	r3, #0
   1409a:	d109      	bne.n	140b0 <vPortExitCritical+0x28>
   1409c:	f04f 0328 	mov.w	r3, #40	; 0x28
   140a0:	f383 8811 	msr	BASEPRI, r3
   140a4:	f3bf 8f6f 	isb	sy
   140a8:	f3bf 8f4f 	dsb	sy
   140ac:	603b      	str	r3, [r7, #0]
   140ae:	e7fe      	b.n	140ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
   140b0:	f240 03c8 	movw	r3, #200	; 0xc8
   140b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140b8:	681b      	ldr	r3, [r3, #0]
   140ba:	f103 32ff 	add.w	r2, r3, #4294967295
   140be:	f240 03c8 	movw	r3, #200	; 0xc8
   140c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140c6:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   140c8:	f240 03c8 	movw	r3, #200	; 0xc8
   140cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140d0:	681b      	ldr	r3, [r3, #0]
   140d2:	2b00      	cmp	r3, #0
   140d4:	d105      	bne.n	140e2 <vPortExitCritical+0x5a>
   140d6:	f04f 0300 	mov.w	r3, #0
   140da:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   140dc:	687b      	ldr	r3, [r7, #4]
   140de:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   140e2:	f107 070c 	add.w	r7, r7, #12
   140e6:	46bd      	mov	sp, r7
   140e8:	bc80      	pop	{r7}
   140ea:	4770      	bx	lr
   140ec:	0000      	lsls	r0, r0, #0
	...

000140f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   140f0:	f3ef 8009 	mrs	r0, PSP
   140f4:	f3bf 8f6f 	isb	sy
   140f8:	4b0d      	ldr	r3, [pc, #52]	; (14130 <pxCurrentTCBConst>)
   140fa:	681a      	ldr	r2, [r3, #0]
   140fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14100:	6010      	str	r0, [r2, #0]
   14102:	e92d 4008 	stmdb	sp!, {r3, lr}
   14106:	f04f 0028 	mov.w	r0, #40	; 0x28
   1410a:	f380 8811 	msr	BASEPRI, r0
   1410e:	f7fd fb89 	bl	11824 <vTaskSwitchContext>
   14112:	f04f 0000 	mov.w	r0, #0
   14116:	f380 8811 	msr	BASEPRI, r0
   1411a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1411e:	6819      	ldr	r1, [r3, #0]
   14120:	6808      	ldr	r0, [r1, #0]
   14122:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14126:	f380 8809 	msr	PSP, r0
   1412a:	f3bf 8f6f 	isb	sy
   1412e:	4770      	bx	lr

00014130 <pxCurrentTCBConst>:
   14130:	20002f9c 	.word	0x20002f9c
   14134:	f3af 8000 	nop.w
   14138:	f3af 8000 	nop.w
   1413c:	f3af 8000 	nop.w

00014140 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14140:	b580      	push	{r7, lr}
   14142:	b082      	sub	sp, #8
   14144:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14146:	f04f 0328 	mov.w	r3, #40	; 0x28
   1414a:	f383 8811 	msr	BASEPRI, r3
   1414e:	f3bf 8f6f 	isb	sy
   14152:	f3bf 8f4f 	dsb	sy
   14156:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14158:	f7fd fa62 	bl	11620 <xTaskIncrementTick>
   1415c:	4603      	mov	r3, r0
   1415e:	2b00      	cmp	r3, #0
   14160:	d006      	beq.n	14170 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   14162:	f64e 5304 	movw	r3, #60676	; 0xed04
   14166:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1416a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1416e:	601a      	str	r2, [r3, #0]
   14170:	f04f 0300 	mov.w	r3, #0
   14174:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   14176:	687b      	ldr	r3, [r7, #4]
   14178:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1417c:	f107 0708 	add.w	r7, r7, #8
   14180:	46bd      	mov	sp, r7
   14182:	bd80      	pop	{r7, pc}

00014184 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   14184:	b480      	push	{r7}
   14186:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   14188:	f24e 0310 	movw	r3, #57360	; 0xe010
   1418c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14190:	f04f 0200 	mov.w	r2, #0
   14194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   14196:	f24e 0318 	movw	r3, #57368	; 0xe018
   1419a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1419e:	f04f 0200 	mov.w	r2, #0
   141a2:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   141a4:	f24e 0314 	movw	r3, #57364	; 0xe014
   141a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141ac:	f240 02a8 	movw	r2, #168	; 0xa8
   141b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   141b4:	6811      	ldr	r1, [r2, #0]
   141b6:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   141ba:	f2c1 0262 	movt	r2, #4194	; 0x1062
   141be:	fba2 0201 	umull	r0, r2, r2, r1
   141c2:	ea4f 1292 	mov.w	r2, r2, lsr #6
   141c6:	f102 32ff 	add.w	r2, r2, #4294967295
   141ca:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   141cc:	f24e 0310 	movw	r3, #57360	; 0xe010
   141d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141d4:	f04f 0207 	mov.w	r2, #7
   141d8:	601a      	str	r2, [r3, #0]
}
   141da:	46bd      	mov	sp, r7
   141dc:	bc80      	pop	{r7}
   141de:	4770      	bx	lr

000141e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   141e0:	b480      	push	{r7}
   141e2:	b085      	sub	sp, #20
   141e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   141e6:	f3ef 8305 	mrs	r3, IPSR
   141ea:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   141ec:	683b      	ldr	r3, [r7, #0]
   141ee:	2b0f      	cmp	r3, #15
   141f0:	d91a      	bls.n	14228 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   141f2:	f247 2310 	movw	r3, #29200	; 0x7210
   141f6:	f2c0 0302 	movt	r3, #2
   141fa:	681a      	ldr	r2, [r3, #0]
   141fc:	683b      	ldr	r3, [r7, #0]
   141fe:	4413      	add	r3, r2
   14200:	781b      	ldrb	r3, [r3, #0]
   14202:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14204:	f64a 03f8 	movw	r3, #43256	; 0xa8f8
   14208:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1420c:	781b      	ldrb	r3, [r3, #0]
   1420e:	79fa      	ldrb	r2, [r7, #7]
   14210:	429a      	cmp	r2, r3
   14212:	d209      	bcs.n	14228 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14214:	f04f 0328 	mov.w	r3, #40	; 0x28
   14218:	f383 8811 	msr	BASEPRI, r3
   1421c:	f3bf 8f6f 	isb	sy
   14220:	f3bf 8f4f 	dsb	sy
   14224:	60bb      	str	r3, [r7, #8]
   14226:	e7fe      	b.n	14226 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   14228:	f64e 530c 	movw	r3, #60684	; 0xed0c
   1422c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14230:	681b      	ldr	r3, [r3, #0]
   14232:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14236:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   1423a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1423e:	681b      	ldr	r3, [r3, #0]
   14240:	429a      	cmp	r2, r3
   14242:	d909      	bls.n	14258 <vPortValidateInterruptPriority+0x78>
   14244:	f04f 0328 	mov.w	r3, #40	; 0x28
   14248:	f383 8811 	msr	BASEPRI, r3
   1424c:	f3bf 8f6f 	isb	sy
   14250:	f3bf 8f4f 	dsb	sy
   14254:	60fb      	str	r3, [r7, #12]
   14256:	e7fe      	b.n	14256 <vPortValidateInterruptPriority+0x76>
	}
   14258:	f107 0714 	add.w	r7, r7, #20
   1425c:	46bd      	mov	sp, r7
   1425e:	bc80      	pop	{r7}
   14260:	4770      	bx	lr
   14262:	bf00      	nop

00014264 <__aeabi_drsub>:
   14264:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   14268:	e002      	b.n	14270 <__adddf3>
   1426a:	bf00      	nop

0001426c <__aeabi_dsub>:
   1426c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00014270 <__adddf3>:
   14270:	b530      	push	{r4, r5, lr}
   14272:	ea4f 0441 	mov.w	r4, r1, lsl #1
   14276:	ea4f 0543 	mov.w	r5, r3, lsl #1
   1427a:	ea94 0f05 	teq	r4, r5
   1427e:	bf08      	it	eq
   14280:	ea90 0f02 	teqeq	r0, r2
   14284:	bf1f      	itttt	ne
   14286:	ea54 0c00 	orrsne.w	ip, r4, r0
   1428a:	ea55 0c02 	orrsne.w	ip, r5, r2
   1428e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   14292:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14296:	f000 80e2 	beq.w	1445e <__adddf3+0x1ee>
   1429a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1429e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   142a2:	bfb8      	it	lt
   142a4:	426d      	neglt	r5, r5
   142a6:	dd0c      	ble.n	142c2 <__adddf3+0x52>
   142a8:	442c      	add	r4, r5
   142aa:	ea80 0202 	eor.w	r2, r0, r2
   142ae:	ea81 0303 	eor.w	r3, r1, r3
   142b2:	ea82 0000 	eor.w	r0, r2, r0
   142b6:	ea83 0101 	eor.w	r1, r3, r1
   142ba:	ea80 0202 	eor.w	r2, r0, r2
   142be:	ea81 0303 	eor.w	r3, r1, r3
   142c2:	2d36      	cmp	r5, #54	; 0x36
   142c4:	bf88      	it	hi
   142c6:	bd30      	pophi	{r4, r5, pc}
   142c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   142cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   142d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   142d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   142d8:	d002      	beq.n	142e0 <__adddf3+0x70>
   142da:	4240      	negs	r0, r0
   142dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   142e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   142e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   142e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   142ec:	d002      	beq.n	142f4 <__adddf3+0x84>
   142ee:	4252      	negs	r2, r2
   142f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   142f4:	ea94 0f05 	teq	r4, r5
   142f8:	f000 80a7 	beq.w	1444a <__adddf3+0x1da>
   142fc:	f1a4 0401 	sub.w	r4, r4, #1
   14300:	f1d5 0e20 	rsbs	lr, r5, #32
   14304:	db0d      	blt.n	14322 <__adddf3+0xb2>
   14306:	fa02 fc0e 	lsl.w	ip, r2, lr
   1430a:	fa22 f205 	lsr.w	r2, r2, r5
   1430e:	1880      	adds	r0, r0, r2
   14310:	f141 0100 	adc.w	r1, r1, #0
   14314:	fa03 f20e 	lsl.w	r2, r3, lr
   14318:	1880      	adds	r0, r0, r2
   1431a:	fa43 f305 	asr.w	r3, r3, r5
   1431e:	4159      	adcs	r1, r3
   14320:	e00e      	b.n	14340 <__adddf3+0xd0>
   14322:	f1a5 0520 	sub.w	r5, r5, #32
   14326:	f10e 0e20 	add.w	lr, lr, #32
   1432a:	2a01      	cmp	r2, #1
   1432c:	fa03 fc0e 	lsl.w	ip, r3, lr
   14330:	bf28      	it	cs
   14332:	f04c 0c02 	orrcs.w	ip, ip, #2
   14336:	fa43 f305 	asr.w	r3, r3, r5
   1433a:	18c0      	adds	r0, r0, r3
   1433c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   14340:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14344:	d507      	bpl.n	14356 <__adddf3+0xe6>
   14346:	f04f 0e00 	mov.w	lr, #0
   1434a:	f1dc 0c00 	rsbs	ip, ip, #0
   1434e:	eb7e 0000 	sbcs.w	r0, lr, r0
   14352:	eb6e 0101 	sbc.w	r1, lr, r1
   14356:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   1435a:	d31b      	bcc.n	14394 <__adddf3+0x124>
   1435c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   14360:	d30c      	bcc.n	1437c <__adddf3+0x10c>
   14362:	0849      	lsrs	r1, r1, #1
   14364:	ea5f 0030 	movs.w	r0, r0, rrx
   14368:	ea4f 0c3c 	mov.w	ip, ip, rrx
   1436c:	f104 0401 	add.w	r4, r4, #1
   14370:	ea4f 5244 	mov.w	r2, r4, lsl #21
   14374:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   14378:	f080 809a 	bcs.w	144b0 <__adddf3+0x240>
   1437c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14380:	bf08      	it	eq
   14382:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14386:	f150 0000 	adcs.w	r0, r0, #0
   1438a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1438e:	ea41 0105 	orr.w	r1, r1, r5
   14392:	bd30      	pop	{r4, r5, pc}
   14394:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   14398:	4140      	adcs	r0, r0
   1439a:	eb41 0101 	adc.w	r1, r1, r1
   1439e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   143a2:	f1a4 0401 	sub.w	r4, r4, #1
   143a6:	d1e9      	bne.n	1437c <__adddf3+0x10c>
   143a8:	f091 0f00 	teq	r1, #0
   143ac:	bf04      	itt	eq
   143ae:	4601      	moveq	r1, r0
   143b0:	2000      	moveq	r0, #0
   143b2:	fab1 f381 	clz	r3, r1
   143b6:	bf08      	it	eq
   143b8:	3320      	addeq	r3, #32
   143ba:	f1a3 030b 	sub.w	r3, r3, #11
   143be:	f1b3 0220 	subs.w	r2, r3, #32
   143c2:	da0c      	bge.n	143de <__adddf3+0x16e>
   143c4:	320c      	adds	r2, #12
   143c6:	dd08      	ble.n	143da <__adddf3+0x16a>
   143c8:	f102 0c14 	add.w	ip, r2, #20
   143cc:	f1c2 020c 	rsb	r2, r2, #12
   143d0:	fa01 f00c 	lsl.w	r0, r1, ip
   143d4:	fa21 f102 	lsr.w	r1, r1, r2
   143d8:	e00c      	b.n	143f4 <__adddf3+0x184>
   143da:	f102 0214 	add.w	r2, r2, #20
   143de:	bfd8      	it	le
   143e0:	f1c2 0c20 	rsble	ip, r2, #32
   143e4:	fa01 f102 	lsl.w	r1, r1, r2
   143e8:	fa20 fc0c 	lsr.w	ip, r0, ip
   143ec:	bfdc      	itt	le
   143ee:	ea41 010c 	orrle.w	r1, r1, ip
   143f2:	4090      	lslle	r0, r2
   143f4:	1ae4      	subs	r4, r4, r3
   143f6:	bfa2      	ittt	ge
   143f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   143fc:	4329      	orrge	r1, r5
   143fe:	bd30      	popge	{r4, r5, pc}
   14400:	ea6f 0404 	mvn.w	r4, r4
   14404:	3c1f      	subs	r4, #31
   14406:	da1c      	bge.n	14442 <__adddf3+0x1d2>
   14408:	340c      	adds	r4, #12
   1440a:	dc0e      	bgt.n	1442a <__adddf3+0x1ba>
   1440c:	f104 0414 	add.w	r4, r4, #20
   14410:	f1c4 0220 	rsb	r2, r4, #32
   14414:	fa20 f004 	lsr.w	r0, r0, r4
   14418:	fa01 f302 	lsl.w	r3, r1, r2
   1441c:	ea40 0003 	orr.w	r0, r0, r3
   14420:	fa21 f304 	lsr.w	r3, r1, r4
   14424:	ea45 0103 	orr.w	r1, r5, r3
   14428:	bd30      	pop	{r4, r5, pc}
   1442a:	f1c4 040c 	rsb	r4, r4, #12
   1442e:	f1c4 0220 	rsb	r2, r4, #32
   14432:	fa20 f002 	lsr.w	r0, r0, r2
   14436:	fa01 f304 	lsl.w	r3, r1, r4
   1443a:	ea40 0003 	orr.w	r0, r0, r3
   1443e:	4629      	mov	r1, r5
   14440:	bd30      	pop	{r4, r5, pc}
   14442:	fa21 f004 	lsr.w	r0, r1, r4
   14446:	4629      	mov	r1, r5
   14448:	bd30      	pop	{r4, r5, pc}
   1444a:	f094 0f00 	teq	r4, #0
   1444e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   14452:	bf06      	itte	eq
   14454:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   14458:	3401      	addeq	r4, #1
   1445a:	3d01      	subne	r5, #1
   1445c:	e74e      	b.n	142fc <__adddf3+0x8c>
   1445e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14462:	bf18      	it	ne
   14464:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14468:	d029      	beq.n	144be <__adddf3+0x24e>
   1446a:	ea94 0f05 	teq	r4, r5
   1446e:	bf08      	it	eq
   14470:	ea90 0f02 	teqeq	r0, r2
   14474:	d005      	beq.n	14482 <__adddf3+0x212>
   14476:	ea54 0c00 	orrs.w	ip, r4, r0
   1447a:	bf04      	itt	eq
   1447c:	4619      	moveq	r1, r3
   1447e:	4610      	moveq	r0, r2
   14480:	bd30      	pop	{r4, r5, pc}
   14482:	ea91 0f03 	teq	r1, r3
   14486:	bf1e      	ittt	ne
   14488:	2100      	movne	r1, #0
   1448a:	2000      	movne	r0, #0
   1448c:	bd30      	popne	{r4, r5, pc}
   1448e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   14492:	d105      	bne.n	144a0 <__adddf3+0x230>
   14494:	0040      	lsls	r0, r0, #1
   14496:	4149      	adcs	r1, r1
   14498:	bf28      	it	cs
   1449a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1449e:	bd30      	pop	{r4, r5, pc}
   144a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   144a4:	bf3c      	itt	cc
   144a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   144aa:	bd30      	popcc	{r4, r5, pc}
   144ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   144b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   144b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   144b8:	f04f 0000 	mov.w	r0, #0
   144bc:	bd30      	pop	{r4, r5, pc}
   144be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   144c2:	bf1a      	itte	ne
   144c4:	4619      	movne	r1, r3
   144c6:	4610      	movne	r0, r2
   144c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   144cc:	bf1c      	itt	ne
   144ce:	460b      	movne	r3, r1
   144d0:	4602      	movne	r2, r0
   144d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   144d6:	bf06      	itte	eq
   144d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   144dc:	ea91 0f03 	teqeq	r1, r3
   144e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   144e4:	bd30      	pop	{r4, r5, pc}
   144e6:	bf00      	nop

000144e8 <__aeabi_ui2d>:
   144e8:	f090 0f00 	teq	r0, #0
   144ec:	bf04      	itt	eq
   144ee:	2100      	moveq	r1, #0
   144f0:	4770      	bxeq	lr
   144f2:	b530      	push	{r4, r5, lr}
   144f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   144f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   144fc:	f04f 0500 	mov.w	r5, #0
   14500:	f04f 0100 	mov.w	r1, #0
   14504:	e750      	b.n	143a8 <__adddf3+0x138>
   14506:	bf00      	nop

00014508 <__aeabi_i2d>:
   14508:	f090 0f00 	teq	r0, #0
   1450c:	bf04      	itt	eq
   1450e:	2100      	moveq	r1, #0
   14510:	4770      	bxeq	lr
   14512:	b530      	push	{r4, r5, lr}
   14514:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14518:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1451c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   14520:	bf48      	it	mi
   14522:	4240      	negmi	r0, r0
   14524:	f04f 0100 	mov.w	r1, #0
   14528:	e73e      	b.n	143a8 <__adddf3+0x138>
   1452a:	bf00      	nop

0001452c <__aeabi_f2d>:
   1452c:	0042      	lsls	r2, r0, #1
   1452e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   14532:	ea4f 0131 	mov.w	r1, r1, rrx
   14536:	ea4f 7002 	mov.w	r0, r2, lsl #28
   1453a:	bf1f      	itttt	ne
   1453c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   14540:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14544:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   14548:	4770      	bxne	lr
   1454a:	f092 0f00 	teq	r2, #0
   1454e:	bf14      	ite	ne
   14550:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14554:	4770      	bxeq	lr
   14556:	b530      	push	{r4, r5, lr}
   14558:	f44f 7460 	mov.w	r4, #896	; 0x380
   1455c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14560:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14564:	e720      	b.n	143a8 <__adddf3+0x138>
   14566:	bf00      	nop

00014568 <__aeabi_ul2d>:
   14568:	ea50 0201 	orrs.w	r2, r0, r1
   1456c:	bf08      	it	eq
   1456e:	4770      	bxeq	lr
   14570:	b530      	push	{r4, r5, lr}
   14572:	f04f 0500 	mov.w	r5, #0
   14576:	e00a      	b.n	1458e <__aeabi_l2d+0x16>

00014578 <__aeabi_l2d>:
   14578:	ea50 0201 	orrs.w	r2, r0, r1
   1457c:	bf08      	it	eq
   1457e:	4770      	bxeq	lr
   14580:	b530      	push	{r4, r5, lr}
   14582:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   14586:	d502      	bpl.n	1458e <__aeabi_l2d+0x16>
   14588:	4240      	negs	r0, r0
   1458a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1458e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14592:	f104 0432 	add.w	r4, r4, #50	; 0x32
   14596:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1459a:	f43f aedc 	beq.w	14356 <__adddf3+0xe6>
   1459e:	f04f 0203 	mov.w	r2, #3
   145a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   145a6:	bf18      	it	ne
   145a8:	3203      	addne	r2, #3
   145aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   145ae:	bf18      	it	ne
   145b0:	3203      	addne	r2, #3
   145b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   145b6:	f1c2 0320 	rsb	r3, r2, #32
   145ba:	fa00 fc03 	lsl.w	ip, r0, r3
   145be:	fa20 f002 	lsr.w	r0, r0, r2
   145c2:	fa01 fe03 	lsl.w	lr, r1, r3
   145c6:	ea40 000e 	orr.w	r0, r0, lr
   145ca:	fa21 f102 	lsr.w	r1, r1, r2
   145ce:	4414      	add	r4, r2
   145d0:	e6c1      	b.n	14356 <__adddf3+0xe6>
   145d2:	bf00      	nop

000145d4 <__aeabi_frsub>:
   145d4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   145d8:	e002      	b.n	145e0 <__addsf3>
   145da:	bf00      	nop

000145dc <__aeabi_fsub>:
   145dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000145e0 <__addsf3>:
   145e0:	0042      	lsls	r2, r0, #1
   145e2:	bf1f      	itttt	ne
   145e4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   145e8:	ea92 0f03 	teqne	r2, r3
   145ec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   145f0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   145f4:	d06a      	beq.n	146cc <__addsf3+0xec>
   145f6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   145fa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   145fe:	bfc1      	itttt	gt
   14600:	18d2      	addgt	r2, r2, r3
   14602:	4041      	eorgt	r1, r0
   14604:	4048      	eorgt	r0, r1
   14606:	4041      	eorgt	r1, r0
   14608:	bfb8      	it	lt
   1460a:	425b      	neglt	r3, r3
   1460c:	2b19      	cmp	r3, #25
   1460e:	bf88      	it	hi
   14610:	4770      	bxhi	lr
   14612:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   14616:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1461a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   1461e:	bf18      	it	ne
   14620:	4240      	negne	r0, r0
   14622:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   14626:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   1462a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   1462e:	bf18      	it	ne
   14630:	4249      	negne	r1, r1
   14632:	ea92 0f03 	teq	r2, r3
   14636:	d03f      	beq.n	146b8 <__addsf3+0xd8>
   14638:	f1a2 0201 	sub.w	r2, r2, #1
   1463c:	fa41 fc03 	asr.w	ip, r1, r3
   14640:	eb10 000c 	adds.w	r0, r0, ip
   14644:	f1c3 0320 	rsb	r3, r3, #32
   14648:	fa01 f103 	lsl.w	r1, r1, r3
   1464c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14650:	d502      	bpl.n	14658 <__addsf3+0x78>
   14652:	4249      	negs	r1, r1
   14654:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   14658:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1465c:	d313      	bcc.n	14686 <__addsf3+0xa6>
   1465e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   14662:	d306      	bcc.n	14672 <__addsf3+0x92>
   14664:	0840      	lsrs	r0, r0, #1
   14666:	ea4f 0131 	mov.w	r1, r1, rrx
   1466a:	f102 0201 	add.w	r2, r2, #1
   1466e:	2afe      	cmp	r2, #254	; 0xfe
   14670:	d251      	bcs.n	14716 <__addsf3+0x136>
   14672:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   14676:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   1467a:	bf08      	it	eq
   1467c:	f020 0001 	biceq.w	r0, r0, #1
   14680:	ea40 0003 	orr.w	r0, r0, r3
   14684:	4770      	bx	lr
   14686:	0049      	lsls	r1, r1, #1
   14688:	eb40 0000 	adc.w	r0, r0, r0
   1468c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   14690:	f1a2 0201 	sub.w	r2, r2, #1
   14694:	d1ed      	bne.n	14672 <__addsf3+0x92>
   14696:	fab0 fc80 	clz	ip, r0
   1469a:	f1ac 0c08 	sub.w	ip, ip, #8
   1469e:	ebb2 020c 	subs.w	r2, r2, ip
   146a2:	fa00 f00c 	lsl.w	r0, r0, ip
   146a6:	bfaa      	itet	ge
   146a8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   146ac:	4252      	neglt	r2, r2
   146ae:	4318      	orrge	r0, r3
   146b0:	bfbc      	itt	lt
   146b2:	40d0      	lsrlt	r0, r2
   146b4:	4318      	orrlt	r0, r3
   146b6:	4770      	bx	lr
   146b8:	f092 0f00 	teq	r2, #0
   146bc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   146c0:	bf06      	itte	eq
   146c2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   146c6:	3201      	addeq	r2, #1
   146c8:	3b01      	subne	r3, #1
   146ca:	e7b5      	b.n	14638 <__addsf3+0x58>
   146cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
   146d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   146d4:	bf18      	it	ne
   146d6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   146da:	d021      	beq.n	14720 <__addsf3+0x140>
   146dc:	ea92 0f03 	teq	r2, r3
   146e0:	d004      	beq.n	146ec <__addsf3+0x10c>
   146e2:	f092 0f00 	teq	r2, #0
   146e6:	bf08      	it	eq
   146e8:	4608      	moveq	r0, r1
   146ea:	4770      	bx	lr
   146ec:	ea90 0f01 	teq	r0, r1
   146f0:	bf1c      	itt	ne
   146f2:	2000      	movne	r0, #0
   146f4:	4770      	bxne	lr
   146f6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   146fa:	d104      	bne.n	14706 <__addsf3+0x126>
   146fc:	0040      	lsls	r0, r0, #1
   146fe:	bf28      	it	cs
   14700:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   14704:	4770      	bx	lr
   14706:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   1470a:	bf3c      	itt	cc
   1470c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   14710:	4770      	bxcc	lr
   14712:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14716:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   1471a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1471e:	4770      	bx	lr
   14720:	ea7f 6222 	mvns.w	r2, r2, asr #24
   14724:	bf16      	itet	ne
   14726:	4608      	movne	r0, r1
   14728:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   1472c:	4601      	movne	r1, r0
   1472e:	0242      	lsls	r2, r0, #9
   14730:	bf06      	itte	eq
   14732:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   14736:	ea90 0f01 	teqeq	r0, r1
   1473a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   1473e:	4770      	bx	lr

00014740 <__aeabi_ui2f>:
   14740:	f04f 0300 	mov.w	r3, #0
   14744:	e004      	b.n	14750 <__aeabi_i2f+0x8>
   14746:	bf00      	nop

00014748 <__aeabi_i2f>:
   14748:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   1474c:	bf48      	it	mi
   1474e:	4240      	negmi	r0, r0
   14750:	ea5f 0c00 	movs.w	ip, r0
   14754:	bf08      	it	eq
   14756:	4770      	bxeq	lr
   14758:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   1475c:	4601      	mov	r1, r0
   1475e:	f04f 0000 	mov.w	r0, #0
   14762:	e01c      	b.n	1479e <__aeabi_l2f+0x2a>

00014764 <__aeabi_ul2f>:
   14764:	ea50 0201 	orrs.w	r2, r0, r1
   14768:	bf08      	it	eq
   1476a:	4770      	bxeq	lr
   1476c:	f04f 0300 	mov.w	r3, #0
   14770:	e00a      	b.n	14788 <__aeabi_l2f+0x14>
   14772:	bf00      	nop

00014774 <__aeabi_l2f>:
   14774:	ea50 0201 	orrs.w	r2, r0, r1
   14778:	bf08      	it	eq
   1477a:	4770      	bxeq	lr
   1477c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   14780:	d502      	bpl.n	14788 <__aeabi_l2f+0x14>
   14782:	4240      	negs	r0, r0
   14784:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14788:	ea5f 0c01 	movs.w	ip, r1
   1478c:	bf02      	ittt	eq
   1478e:	4684      	moveq	ip, r0
   14790:	4601      	moveq	r1, r0
   14792:	2000      	moveq	r0, #0
   14794:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   14798:	bf08      	it	eq
   1479a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   1479e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   147a2:	fabc f28c 	clz	r2, ip
   147a6:	3a08      	subs	r2, #8
   147a8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   147ac:	db10      	blt.n	147d0 <__aeabi_l2f+0x5c>
   147ae:	fa01 fc02 	lsl.w	ip, r1, r2
   147b2:	4463      	add	r3, ip
   147b4:	fa00 fc02 	lsl.w	ip, r0, r2
   147b8:	f1c2 0220 	rsb	r2, r2, #32
   147bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   147c0:	fa20 f202 	lsr.w	r2, r0, r2
   147c4:	eb43 0002 	adc.w	r0, r3, r2
   147c8:	bf08      	it	eq
   147ca:	f020 0001 	biceq.w	r0, r0, #1
   147ce:	4770      	bx	lr
   147d0:	f102 0220 	add.w	r2, r2, #32
   147d4:	fa01 fc02 	lsl.w	ip, r1, r2
   147d8:	f1c2 0220 	rsb	r2, r2, #32
   147dc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   147e0:	fa21 f202 	lsr.w	r2, r1, r2
   147e4:	eb43 0002 	adc.w	r0, r3, r2
   147e8:	bf08      	it	eq
   147ea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   147ee:	4770      	bx	lr

000147f0 <__aeabi_fmul>:
   147f0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   147f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   147f8:	bf1e      	ittt	ne
   147fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   147fe:	ea92 0f0c 	teqne	r2, ip
   14802:	ea93 0f0c 	teqne	r3, ip
   14806:	d06f      	beq.n	148e8 <__aeabi_fmul+0xf8>
   14808:	441a      	add	r2, r3
   1480a:	ea80 0c01 	eor.w	ip, r0, r1
   1480e:	0240      	lsls	r0, r0, #9
   14810:	bf18      	it	ne
   14812:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   14816:	d01e      	beq.n	14856 <__aeabi_fmul+0x66>
   14818:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   1481c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   14820:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   14824:	fba0 3101 	umull	r3, r1, r0, r1
   14828:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   1482c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   14830:	bf3e      	ittt	cc
   14832:	0049      	lslcc	r1, r1, #1
   14834:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   14838:	005b      	lslcc	r3, r3, #1
   1483a:	ea40 0001 	orr.w	r0, r0, r1
   1483e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   14842:	2afd      	cmp	r2, #253	; 0xfd
   14844:	d81d      	bhi.n	14882 <__aeabi_fmul+0x92>
   14846:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   1484a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   1484e:	bf08      	it	eq
   14850:	f020 0001 	biceq.w	r0, r0, #1
   14854:	4770      	bx	lr
   14856:	f090 0f00 	teq	r0, #0
   1485a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   1485e:	bf08      	it	eq
   14860:	0249      	lsleq	r1, r1, #9
   14862:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   14866:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   1486a:	3a7f      	subs	r2, #127	; 0x7f
   1486c:	bfc2      	ittt	gt
   1486e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   14872:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   14876:	4770      	bxgt	lr
   14878:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1487c:	f04f 0300 	mov.w	r3, #0
   14880:	3a01      	subs	r2, #1
   14882:	dc5d      	bgt.n	14940 <__aeabi_fmul+0x150>
   14884:	f112 0f19 	cmn.w	r2, #25
   14888:	bfdc      	itt	le
   1488a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   1488e:	4770      	bxle	lr
   14890:	f1c2 0200 	rsb	r2, r2, #0
   14894:	0041      	lsls	r1, r0, #1
   14896:	fa21 f102 	lsr.w	r1, r1, r2
   1489a:	f1c2 0220 	rsb	r2, r2, #32
   1489e:	fa00 fc02 	lsl.w	ip, r0, r2
   148a2:	ea5f 0031 	movs.w	r0, r1, rrx
   148a6:	f140 0000 	adc.w	r0, r0, #0
   148aa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   148ae:	bf08      	it	eq
   148b0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   148b4:	4770      	bx	lr
   148b6:	f092 0f00 	teq	r2, #0
   148ba:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   148be:	bf02      	ittt	eq
   148c0:	0040      	lsleq	r0, r0, #1
   148c2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   148c6:	3a01      	subeq	r2, #1
   148c8:	d0f9      	beq.n	148be <__aeabi_fmul+0xce>
   148ca:	ea40 000c 	orr.w	r0, r0, ip
   148ce:	f093 0f00 	teq	r3, #0
   148d2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   148d6:	bf02      	ittt	eq
   148d8:	0049      	lsleq	r1, r1, #1
   148da:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   148de:	3b01      	subeq	r3, #1
   148e0:	d0f9      	beq.n	148d6 <__aeabi_fmul+0xe6>
   148e2:	ea41 010c 	orr.w	r1, r1, ip
   148e6:	e78f      	b.n	14808 <__aeabi_fmul+0x18>
   148e8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   148ec:	ea92 0f0c 	teq	r2, ip
   148f0:	bf18      	it	ne
   148f2:	ea93 0f0c 	teqne	r3, ip
   148f6:	d00a      	beq.n	1490e <__aeabi_fmul+0x11e>
   148f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   148fc:	bf18      	it	ne
   148fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   14902:	d1d8      	bne.n	148b6 <__aeabi_fmul+0xc6>
   14904:	ea80 0001 	eor.w	r0, r0, r1
   14908:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   1490c:	4770      	bx	lr
   1490e:	f090 0f00 	teq	r0, #0
   14912:	bf17      	itett	ne
   14914:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   14918:	4608      	moveq	r0, r1
   1491a:	f091 0f00 	teqne	r1, #0
   1491e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   14922:	d014      	beq.n	1494e <__aeabi_fmul+0x15e>
   14924:	ea92 0f0c 	teq	r2, ip
   14928:	d101      	bne.n	1492e <__aeabi_fmul+0x13e>
   1492a:	0242      	lsls	r2, r0, #9
   1492c:	d10f      	bne.n	1494e <__aeabi_fmul+0x15e>
   1492e:	ea93 0f0c 	teq	r3, ip
   14932:	d103      	bne.n	1493c <__aeabi_fmul+0x14c>
   14934:	024b      	lsls	r3, r1, #9
   14936:	bf18      	it	ne
   14938:	4608      	movne	r0, r1
   1493a:	d108      	bne.n	1494e <__aeabi_fmul+0x15e>
   1493c:	ea80 0001 	eor.w	r0, r0, r1
   14940:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   14944:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14948:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1494c:	4770      	bx	lr
   1494e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14952:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   14956:	4770      	bx	lr

00014958 <__aeabi_fdiv>:
   14958:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1495c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   14960:	bf1e      	ittt	ne
   14962:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   14966:	ea92 0f0c 	teqne	r2, ip
   1496a:	ea93 0f0c 	teqne	r3, ip
   1496e:	d069      	beq.n	14a44 <__aeabi_fdiv+0xec>
   14970:	eba2 0203 	sub.w	r2, r2, r3
   14974:	ea80 0c01 	eor.w	ip, r0, r1
   14978:	0249      	lsls	r1, r1, #9
   1497a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   1497e:	d037      	beq.n	149f0 <__aeabi_fdiv+0x98>
   14980:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   14984:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   14988:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   1498c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   14990:	428b      	cmp	r3, r1
   14992:	bf38      	it	cc
   14994:	005b      	lslcc	r3, r3, #1
   14996:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   1499a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   1499e:	428b      	cmp	r3, r1
   149a0:	bf24      	itt	cs
   149a2:	1a5b      	subcs	r3, r3, r1
   149a4:	ea40 000c 	orrcs.w	r0, r0, ip
   149a8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   149ac:	bf24      	itt	cs
   149ae:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   149b2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   149b6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   149ba:	bf24      	itt	cs
   149bc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   149c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   149c4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   149c8:	bf24      	itt	cs
   149ca:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   149ce:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   149d2:	011b      	lsls	r3, r3, #4
   149d4:	bf18      	it	ne
   149d6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   149da:	d1e0      	bne.n	1499e <__aeabi_fdiv+0x46>
   149dc:	2afd      	cmp	r2, #253	; 0xfd
   149de:	f63f af50 	bhi.w	14882 <__aeabi_fmul+0x92>
   149e2:	428b      	cmp	r3, r1
   149e4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   149e8:	bf08      	it	eq
   149ea:	f020 0001 	biceq.w	r0, r0, #1
   149ee:	4770      	bx	lr
   149f0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   149f4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   149f8:	327f      	adds	r2, #127	; 0x7f
   149fa:	bfc2      	ittt	gt
   149fc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   14a00:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   14a04:	4770      	bxgt	lr
   14a06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14a0a:	f04f 0300 	mov.w	r3, #0
   14a0e:	3a01      	subs	r2, #1
   14a10:	e737      	b.n	14882 <__aeabi_fmul+0x92>
   14a12:	f092 0f00 	teq	r2, #0
   14a16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   14a1a:	bf02      	ittt	eq
   14a1c:	0040      	lsleq	r0, r0, #1
   14a1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   14a22:	3a01      	subeq	r2, #1
   14a24:	d0f9      	beq.n	14a1a <__aeabi_fdiv+0xc2>
   14a26:	ea40 000c 	orr.w	r0, r0, ip
   14a2a:	f093 0f00 	teq	r3, #0
   14a2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   14a32:	bf02      	ittt	eq
   14a34:	0049      	lsleq	r1, r1, #1
   14a36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   14a3a:	3b01      	subeq	r3, #1
   14a3c:	d0f9      	beq.n	14a32 <__aeabi_fdiv+0xda>
   14a3e:	ea41 010c 	orr.w	r1, r1, ip
   14a42:	e795      	b.n	14970 <__aeabi_fdiv+0x18>
   14a44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   14a48:	ea92 0f0c 	teq	r2, ip
   14a4c:	d108      	bne.n	14a60 <__aeabi_fdiv+0x108>
   14a4e:	0242      	lsls	r2, r0, #9
   14a50:	f47f af7d 	bne.w	1494e <__aeabi_fmul+0x15e>
   14a54:	ea93 0f0c 	teq	r3, ip
   14a58:	f47f af70 	bne.w	1493c <__aeabi_fmul+0x14c>
   14a5c:	4608      	mov	r0, r1
   14a5e:	e776      	b.n	1494e <__aeabi_fmul+0x15e>
   14a60:	ea93 0f0c 	teq	r3, ip
   14a64:	d104      	bne.n	14a70 <__aeabi_fdiv+0x118>
   14a66:	024b      	lsls	r3, r1, #9
   14a68:	f43f af4c 	beq.w	14904 <__aeabi_fmul+0x114>
   14a6c:	4608      	mov	r0, r1
   14a6e:	e76e      	b.n	1494e <__aeabi_fmul+0x15e>
   14a70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   14a74:	bf18      	it	ne
   14a76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   14a7a:	d1ca      	bne.n	14a12 <__aeabi_fdiv+0xba>
   14a7c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   14a80:	f47f af5c 	bne.w	1493c <__aeabi_fmul+0x14c>
   14a84:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   14a88:	f47f af3c 	bne.w	14904 <__aeabi_fmul+0x114>
   14a8c:	e75f      	b.n	1494e <__aeabi_fmul+0x15e>
   14a8e:	bf00      	nop

00014a90 <gcvt>:
   14a90:	b5f0      	push	{r4, r5, r6, r7, lr}
   14a92:	4615      	mov	r5, r2
   14a94:	461c      	mov	r4, r3
   14a96:	b085      	sub	sp, #20
   14a98:	2200      	movs	r2, #0
   14a9a:	2300      	movs	r3, #0
   14a9c:	4606      	mov	r6, r0
   14a9e:	460f      	mov	r7, r1
   14aa0:	f005 fdc6 	bl	1a630 <__aeabi_dcmplt>
   14aa4:	b9a8      	cbnz	r0, 14ad2 <gcvt+0x42>
   14aa6:	4620      	mov	r0, r4
   14aa8:	f240 01cc 	movw	r1, #204	; 0xcc
   14aac:	9500      	str	r5, [sp, #0]
   14aae:	f2c2 0100 	movt	r1, #8192	; 0x2000
   14ab2:	9001      	str	r0, [sp, #4]
   14ab4:	4632      	mov	r2, r6
   14ab6:	463b      	mov	r3, r7
   14ab8:	6808      	ldr	r0, [r1, #0]
   14aba:	2167      	movs	r1, #103	; 0x67
   14abc:	9102      	str	r1, [sp, #8]
   14abe:	2100      	movs	r1, #0
   14ac0:	9103      	str	r1, [sp, #12]
   14ac2:	f003 f9e1 	bl	17e88 <_gcvt>
   14ac6:	2800      	cmp	r0, #0
   14ac8:	bf14      	ite	ne
   14aca:	4620      	movne	r0, r4
   14acc:	2000      	moveq	r0, #0
   14ace:	b005      	add	sp, #20
   14ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14ad2:	4620      	mov	r0, r4
   14ad4:	232d      	movs	r3, #45	; 0x2d
   14ad6:	3d01      	subs	r5, #1
   14ad8:	f800 3b01 	strb.w	r3, [r0], #1
   14adc:	e7e4      	b.n	14aa8 <gcvt+0x18>
   14ade:	bf00      	nop

00014ae0 <gcvtf>:
   14ae0:	b570      	push	{r4, r5, r6, lr}
   14ae2:	4614      	mov	r4, r2
   14ae4:	460d      	mov	r5, r1
   14ae6:	f7ff fd21 	bl	1452c <__aeabi_f2d>
   14aea:	462a      	mov	r2, r5
   14aec:	4623      	mov	r3, r4
   14aee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14af2:	e7cd      	b.n	14a90 <gcvt>

00014af4 <ecvt>:
   14af4:	b510      	push	{r4, lr}
   14af6:	b082      	sub	sp, #8
   14af8:	2400      	movs	r4, #0
   14afa:	9401      	str	r4, [sp, #4]
   14afc:	9c04      	ldr	r4, [sp, #16]
   14afe:	9400      	str	r4, [sp, #0]
   14b00:	f003 fac6 	bl	18090 <ecvtbuf>
   14b04:	b002      	add	sp, #8
   14b06:	bd10      	pop	{r4, pc}

00014b08 <ecvtf>:
   14b08:	b570      	push	{r4, r5, r6, lr}
   14b0a:	4615      	mov	r5, r2
   14b0c:	b082      	sub	sp, #8
   14b0e:	460e      	mov	r6, r1
   14b10:	461c      	mov	r4, r3
   14b12:	f7ff fd0b 	bl	1452c <__aeabi_f2d>
   14b16:	4632      	mov	r2, r6
   14b18:	462b      	mov	r3, r5
   14b1a:	9400      	str	r4, [sp, #0]
   14b1c:	f7ff ffea 	bl	14af4 <ecvt>
   14b20:	b002      	add	sp, #8
   14b22:	bd70      	pop	{r4, r5, r6, pc}

00014b24 <fcvt>:
   14b24:	b510      	push	{r4, lr}
   14b26:	b082      	sub	sp, #8
   14b28:	2400      	movs	r4, #0
   14b2a:	9401      	str	r4, [sp, #4]
   14b2c:	9c04      	ldr	r4, [sp, #16]
   14b2e:	9400      	str	r4, [sp, #0]
   14b30:	f003 fb08 	bl	18144 <fcvtbuf>
   14b34:	b002      	add	sp, #8
   14b36:	bd10      	pop	{r4, pc}

00014b38 <fcvtf>:
   14b38:	b570      	push	{r4, r5, r6, lr}
   14b3a:	4615      	mov	r5, r2
   14b3c:	b082      	sub	sp, #8
   14b3e:	460e      	mov	r6, r1
   14b40:	461c      	mov	r4, r3
   14b42:	f7ff fcf3 	bl	1452c <__aeabi_f2d>
   14b46:	4632      	mov	r2, r6
   14b48:	462b      	mov	r3, r5
   14b4a:	9400      	str	r4, [sp, #0]
   14b4c:	f7ff ffea 	bl	14b24 <fcvt>
   14b50:	b002      	add	sp, #8
   14b52:	bd70      	pop	{r4, r5, r6, pc}

00014b54 <__errno>:
   14b54:	f240 03cc 	movw	r3, #204	; 0xcc
   14b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b5c:	6818      	ldr	r0, [r3, #0]
   14b5e:	4770      	bx	lr

00014b60 <__libc_init_array>:
   14b60:	b570      	push	{r4, r5, r6, lr}
   14b62:	f247 4618 	movw	r6, #29720	; 0x7418
   14b66:	f247 4518 	movw	r5, #29720	; 0x7418
   14b6a:	f2c0 0602 	movt	r6, #2
   14b6e:	f2c0 0502 	movt	r5, #2
   14b72:	1b76      	subs	r6, r6, r5
   14b74:	10b6      	asrs	r6, r6, #2
   14b76:	d006      	beq.n	14b86 <__libc_init_array+0x26>
   14b78:	2400      	movs	r4, #0
   14b7a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14b7e:	3401      	adds	r4, #1
   14b80:	4798      	blx	r3
   14b82:	42a6      	cmp	r6, r4
   14b84:	d8f9      	bhi.n	14b7a <__libc_init_array+0x1a>
   14b86:	f247 4518 	movw	r5, #29720	; 0x7418
   14b8a:	f247 461c 	movw	r6, #29724	; 0x741c
   14b8e:	f2c0 0502 	movt	r5, #2
   14b92:	f2c0 0602 	movt	r6, #2
   14b96:	1b76      	subs	r6, r6, r5
   14b98:	f012 fc32 	bl	27400 <_init>
   14b9c:	10b6      	asrs	r6, r6, #2
   14b9e:	d006      	beq.n	14bae <__libc_init_array+0x4e>
   14ba0:	2400      	movs	r4, #0
   14ba2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14ba6:	3401      	adds	r4, #1
   14ba8:	4798      	blx	r3
   14baa:	42a6      	cmp	r6, r4
   14bac:	d8f9      	bhi.n	14ba2 <__libc_init_array+0x42>
   14bae:	bd70      	pop	{r4, r5, r6, pc}

00014bb0 <memcpy>:
   14bb0:	2a03      	cmp	r2, #3
   14bb2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14bb6:	d80b      	bhi.n	14bd0 <memcpy+0x20>
   14bb8:	b13a      	cbz	r2, 14bca <memcpy+0x1a>
   14bba:	2300      	movs	r3, #0
   14bbc:	f811 c003 	ldrb.w	ip, [r1, r3]
   14bc0:	f800 c003 	strb.w	ip, [r0, r3]
   14bc4:	3301      	adds	r3, #1
   14bc6:	4293      	cmp	r3, r2
   14bc8:	d1f8      	bne.n	14bbc <memcpy+0xc>
   14bca:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14bce:	4770      	bx	lr
   14bd0:	1882      	adds	r2, r0, r2
   14bd2:	460c      	mov	r4, r1
   14bd4:	4603      	mov	r3, r0
   14bd6:	e003      	b.n	14be0 <memcpy+0x30>
   14bd8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   14bdc:	f803 1c01 	strb.w	r1, [r3, #-1]
   14be0:	f003 0603 	and.w	r6, r3, #3
   14be4:	4619      	mov	r1, r3
   14be6:	46a4      	mov	ip, r4
   14be8:	3301      	adds	r3, #1
   14bea:	3401      	adds	r4, #1
   14bec:	2e00      	cmp	r6, #0
   14bee:	d1f3      	bne.n	14bd8 <memcpy+0x28>
   14bf0:	f01c 0403 	ands.w	r4, ip, #3
   14bf4:	4663      	mov	r3, ip
   14bf6:	bf08      	it	eq
   14bf8:	ebc1 0c02 	rsbeq	ip, r1, r2
   14bfc:	d068      	beq.n	14cd0 <memcpy+0x120>
   14bfe:	4265      	negs	r5, r4
   14c00:	f1c4 0a04 	rsb	sl, r4, #4
   14c04:	eb0c 0705 	add.w	r7, ip, r5
   14c08:	4633      	mov	r3, r6
   14c0a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   14c0e:	f85c 6005 	ldr.w	r6, [ip, r5]
   14c12:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   14c16:	1a55      	subs	r5, r2, r1
   14c18:	e008      	b.n	14c2c <memcpy+0x7c>
   14c1a:	f857 4f04 	ldr.w	r4, [r7, #4]!
   14c1e:	4626      	mov	r6, r4
   14c20:	fa04 f40a 	lsl.w	r4, r4, sl
   14c24:	ea49 0404 	orr.w	r4, r9, r4
   14c28:	50cc      	str	r4, [r1, r3]
   14c2a:	3304      	adds	r3, #4
   14c2c:	185c      	adds	r4, r3, r1
   14c2e:	2d03      	cmp	r5, #3
   14c30:	fa26 f908 	lsr.w	r9, r6, r8
   14c34:	f1a5 0504 	sub.w	r5, r5, #4
   14c38:	eb0c 0603 	add.w	r6, ip, r3
   14c3c:	dced      	bgt.n	14c1a <memcpy+0x6a>
   14c3e:	2300      	movs	r3, #0
   14c40:	e002      	b.n	14c48 <memcpy+0x98>
   14c42:	5cf1      	ldrb	r1, [r6, r3]
   14c44:	54e1      	strb	r1, [r4, r3]
   14c46:	3301      	adds	r3, #1
   14c48:	1919      	adds	r1, r3, r4
   14c4a:	4291      	cmp	r1, r2
   14c4c:	d3f9      	bcc.n	14c42 <memcpy+0x92>
   14c4e:	e7bc      	b.n	14bca <memcpy+0x1a>
   14c50:	f853 4c40 	ldr.w	r4, [r3, #-64]
   14c54:	f841 4c40 	str.w	r4, [r1, #-64]
   14c58:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   14c5c:	f841 4c3c 	str.w	r4, [r1, #-60]
   14c60:	f853 4c38 	ldr.w	r4, [r3, #-56]
   14c64:	f841 4c38 	str.w	r4, [r1, #-56]
   14c68:	f853 4c34 	ldr.w	r4, [r3, #-52]
   14c6c:	f841 4c34 	str.w	r4, [r1, #-52]
   14c70:	f853 4c30 	ldr.w	r4, [r3, #-48]
   14c74:	f841 4c30 	str.w	r4, [r1, #-48]
   14c78:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   14c7c:	f841 4c2c 	str.w	r4, [r1, #-44]
   14c80:	f853 4c28 	ldr.w	r4, [r3, #-40]
   14c84:	f841 4c28 	str.w	r4, [r1, #-40]
   14c88:	f853 4c24 	ldr.w	r4, [r3, #-36]
   14c8c:	f841 4c24 	str.w	r4, [r1, #-36]
   14c90:	f853 4c20 	ldr.w	r4, [r3, #-32]
   14c94:	f841 4c20 	str.w	r4, [r1, #-32]
   14c98:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   14c9c:	f841 4c1c 	str.w	r4, [r1, #-28]
   14ca0:	f853 4c18 	ldr.w	r4, [r3, #-24]
   14ca4:	f841 4c18 	str.w	r4, [r1, #-24]
   14ca8:	f853 4c14 	ldr.w	r4, [r3, #-20]
   14cac:	f841 4c14 	str.w	r4, [r1, #-20]
   14cb0:	f853 4c10 	ldr.w	r4, [r3, #-16]
   14cb4:	f841 4c10 	str.w	r4, [r1, #-16]
   14cb8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   14cbc:	f841 4c0c 	str.w	r4, [r1, #-12]
   14cc0:	f853 4c08 	ldr.w	r4, [r3, #-8]
   14cc4:	f841 4c08 	str.w	r4, [r1, #-8]
   14cc8:	f853 4c04 	ldr.w	r4, [r3, #-4]
   14ccc:	f841 4c04 	str.w	r4, [r1, #-4]
   14cd0:	461c      	mov	r4, r3
   14cd2:	460d      	mov	r5, r1
   14cd4:	3340      	adds	r3, #64	; 0x40
   14cd6:	3140      	adds	r1, #64	; 0x40
   14cd8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   14cdc:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14ce0:	dcb6      	bgt.n	14c50 <memcpy+0xa0>
   14ce2:	4621      	mov	r1, r4
   14ce4:	462b      	mov	r3, r5
   14ce6:	1b54      	subs	r4, r2, r5
   14ce8:	e00f      	b.n	14d0a <memcpy+0x15a>
   14cea:	f851 5c10 	ldr.w	r5, [r1, #-16]
   14cee:	f843 5c10 	str.w	r5, [r3, #-16]
   14cf2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   14cf6:	f843 5c0c 	str.w	r5, [r3, #-12]
   14cfa:	f851 5c08 	ldr.w	r5, [r1, #-8]
   14cfe:	f843 5c08 	str.w	r5, [r3, #-8]
   14d02:	f851 5c04 	ldr.w	r5, [r1, #-4]
   14d06:	f843 5c04 	str.w	r5, [r3, #-4]
   14d0a:	2c0f      	cmp	r4, #15
   14d0c:	460d      	mov	r5, r1
   14d0e:	469c      	mov	ip, r3
   14d10:	f101 0110 	add.w	r1, r1, #16
   14d14:	f103 0310 	add.w	r3, r3, #16
   14d18:	f1a4 0410 	sub.w	r4, r4, #16
   14d1c:	dce5      	bgt.n	14cea <memcpy+0x13a>
   14d1e:	ebcc 0102 	rsb	r1, ip, r2
   14d22:	2300      	movs	r3, #0
   14d24:	e003      	b.n	14d2e <memcpy+0x17e>
   14d26:	58ec      	ldr	r4, [r5, r3]
   14d28:	f84c 4003 	str.w	r4, [ip, r3]
   14d2c:	3304      	adds	r3, #4
   14d2e:	195e      	adds	r6, r3, r5
   14d30:	2903      	cmp	r1, #3
   14d32:	eb03 040c 	add.w	r4, r3, ip
   14d36:	f1a1 0104 	sub.w	r1, r1, #4
   14d3a:	dcf4      	bgt.n	14d26 <memcpy+0x176>
   14d3c:	e77f      	b.n	14c3e <memcpy+0x8e>
   14d3e:	bf00      	nop

00014d40 <memset>:
   14d40:	2a03      	cmp	r2, #3
   14d42:	b2c9      	uxtb	r1, r1
   14d44:	b430      	push	{r4, r5}
   14d46:	d807      	bhi.n	14d58 <memset+0x18>
   14d48:	b122      	cbz	r2, 14d54 <memset+0x14>
   14d4a:	2300      	movs	r3, #0
   14d4c:	54c1      	strb	r1, [r0, r3]
   14d4e:	3301      	adds	r3, #1
   14d50:	4293      	cmp	r3, r2
   14d52:	d1fb      	bne.n	14d4c <memset+0xc>
   14d54:	bc30      	pop	{r4, r5}
   14d56:	4770      	bx	lr
   14d58:	eb00 0c02 	add.w	ip, r0, r2
   14d5c:	4603      	mov	r3, r0
   14d5e:	e001      	b.n	14d64 <memset+0x24>
   14d60:	f803 1c01 	strb.w	r1, [r3, #-1]
   14d64:	f003 0403 	and.w	r4, r3, #3
   14d68:	461a      	mov	r2, r3
   14d6a:	3301      	adds	r3, #1
   14d6c:	2c00      	cmp	r4, #0
   14d6e:	d1f7      	bne.n	14d60 <memset+0x20>
   14d70:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   14d74:	ebc2 040c 	rsb	r4, r2, ip
   14d78:	fb03 f301 	mul.w	r3, r3, r1
   14d7c:	e01f      	b.n	14dbe <memset+0x7e>
   14d7e:	f842 3c40 	str.w	r3, [r2, #-64]
   14d82:	f842 3c3c 	str.w	r3, [r2, #-60]
   14d86:	f842 3c38 	str.w	r3, [r2, #-56]
   14d8a:	f842 3c34 	str.w	r3, [r2, #-52]
   14d8e:	f842 3c30 	str.w	r3, [r2, #-48]
   14d92:	f842 3c2c 	str.w	r3, [r2, #-44]
   14d96:	f842 3c28 	str.w	r3, [r2, #-40]
   14d9a:	f842 3c24 	str.w	r3, [r2, #-36]
   14d9e:	f842 3c20 	str.w	r3, [r2, #-32]
   14da2:	f842 3c1c 	str.w	r3, [r2, #-28]
   14da6:	f842 3c18 	str.w	r3, [r2, #-24]
   14daa:	f842 3c14 	str.w	r3, [r2, #-20]
   14dae:	f842 3c10 	str.w	r3, [r2, #-16]
   14db2:	f842 3c0c 	str.w	r3, [r2, #-12]
   14db6:	f842 3c08 	str.w	r3, [r2, #-8]
   14dba:	f842 3c04 	str.w	r3, [r2, #-4]
   14dbe:	4615      	mov	r5, r2
   14dc0:	3240      	adds	r2, #64	; 0x40
   14dc2:	2c3f      	cmp	r4, #63	; 0x3f
   14dc4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   14dc8:	dcd9      	bgt.n	14d7e <memset+0x3e>
   14dca:	462a      	mov	r2, r5
   14dcc:	ebc5 040c 	rsb	r4, r5, ip
   14dd0:	e007      	b.n	14de2 <memset+0xa2>
   14dd2:	f842 3c10 	str.w	r3, [r2, #-16]
   14dd6:	f842 3c0c 	str.w	r3, [r2, #-12]
   14dda:	f842 3c08 	str.w	r3, [r2, #-8]
   14dde:	f842 3c04 	str.w	r3, [r2, #-4]
   14de2:	4615      	mov	r5, r2
   14de4:	3210      	adds	r2, #16
   14de6:	2c0f      	cmp	r4, #15
   14de8:	f1a4 0410 	sub.w	r4, r4, #16
   14dec:	dcf1      	bgt.n	14dd2 <memset+0x92>
   14dee:	462a      	mov	r2, r5
   14df0:	ebc5 050c 	rsb	r5, r5, ip
   14df4:	e001      	b.n	14dfa <memset+0xba>
   14df6:	f842 3c04 	str.w	r3, [r2, #-4]
   14dfa:	4614      	mov	r4, r2
   14dfc:	3204      	adds	r2, #4
   14dfe:	2d03      	cmp	r5, #3
   14e00:	f1a5 0504 	sub.w	r5, r5, #4
   14e04:	dcf7      	bgt.n	14df6 <memset+0xb6>
   14e06:	e001      	b.n	14e0c <memset+0xcc>
   14e08:	f804 1b01 	strb.w	r1, [r4], #1
   14e0c:	4564      	cmp	r4, ip
   14e0e:	d3fb      	bcc.n	14e08 <memset+0xc8>
   14e10:	e7a0      	b.n	14d54 <memset+0x14>
   14e12:	bf00      	nop

00014e14 <snprintf>:
   14e14:	b40c      	push	{r2, r3}
   14e16:	f240 03cc 	movw	r3, #204	; 0xcc
   14e1a:	b5f0      	push	{r4, r5, r6, r7, lr}
   14e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e20:	1e0c      	subs	r4, r1, #0
   14e22:	b09d      	sub	sp, #116	; 0x74
   14e24:	4605      	mov	r5, r0
   14e26:	681e      	ldr	r6, [r3, #0]
   14e28:	db28      	blt.n	14e7c <snprintf+0x68>
   14e2a:	af23      	add	r7, sp, #140	; 0x8c
   14e2c:	9a22      	ldr	r2, [sp, #136]	; 0x88
   14e2e:	463b      	mov	r3, r7
   14e30:	4630      	mov	r0, r6
   14e32:	a901      	add	r1, sp, #4
   14e34:	bf0c      	ite	eq
   14e36:	46a4      	moveq	ip, r4
   14e38:	f104 3cff 	addne.w	ip, r4, #4294967295
   14e3c:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14e40:	9505      	str	r5, [sp, #20]
   14e42:	f8ad e010 	strh.w	lr, [sp, #16]
   14e46:	f04f 3eff 	mov.w	lr, #4294967295
   14e4a:	f8cd c018 	str.w	ip, [sp, #24]
   14e4e:	9501      	str	r5, [sp, #4]
   14e50:	f8ad e012 	strh.w	lr, [sp, #18]
   14e54:	f8cd c00c 	str.w	ip, [sp, #12]
   14e58:	971b      	str	r7, [sp, #108]	; 0x6c
   14e5a:	f000 fd59 	bl	15910 <_svfprintf_r>
   14e5e:	f1b0 3fff 	cmp.w	r0, #4294967295
   14e62:	db08      	blt.n	14e76 <snprintf+0x62>
   14e64:	b114      	cbz	r4, 14e6c <snprintf+0x58>
   14e66:	9b01      	ldr	r3, [sp, #4]
   14e68:	2200      	movs	r2, #0
   14e6a:	701a      	strb	r2, [r3, #0]
   14e6c:	b01d      	add	sp, #116	; 0x74
   14e6e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14e72:	b002      	add	sp, #8
   14e74:	4770      	bx	lr
   14e76:	238b      	movs	r3, #139	; 0x8b
   14e78:	6033      	str	r3, [r6, #0]
   14e7a:	e7f3      	b.n	14e64 <snprintf+0x50>
   14e7c:	238b      	movs	r3, #139	; 0x8b
   14e7e:	f04f 30ff 	mov.w	r0, #4294967295
   14e82:	6033      	str	r3, [r6, #0]
   14e84:	e7f2      	b.n	14e6c <snprintf+0x58>
   14e86:	bf00      	nop

00014e88 <_snprintf_r>:
   14e88:	b408      	push	{r3}
   14e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
   14e8c:	1e14      	subs	r4, r2, #0
   14e8e:	b09c      	sub	sp, #112	; 0x70
   14e90:	4606      	mov	r6, r0
   14e92:	460d      	mov	r5, r1
   14e94:	db27      	blt.n	14ee6 <_snprintf_r+0x5e>
   14e96:	af22      	add	r7, sp, #136	; 0x88
   14e98:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14e9a:	463b      	mov	r3, r7
   14e9c:	a901      	add	r1, sp, #4
   14e9e:	bf0c      	ite	eq
   14ea0:	46a4      	moveq	ip, r4
   14ea2:	f104 3cff 	addne.w	ip, r4, #4294967295
   14ea6:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14eaa:	9505      	str	r5, [sp, #20]
   14eac:	f8ad e010 	strh.w	lr, [sp, #16]
   14eb0:	f04f 3eff 	mov.w	lr, #4294967295
   14eb4:	f8cd c018 	str.w	ip, [sp, #24]
   14eb8:	9501      	str	r5, [sp, #4]
   14eba:	f8ad e012 	strh.w	lr, [sp, #18]
   14ebe:	f8cd c00c 	str.w	ip, [sp, #12]
   14ec2:	971b      	str	r7, [sp, #108]	; 0x6c
   14ec4:	f000 fd24 	bl	15910 <_svfprintf_r>
   14ec8:	f1b0 3fff 	cmp.w	r0, #4294967295
   14ecc:	db08      	blt.n	14ee0 <_snprintf_r+0x58>
   14ece:	b114      	cbz	r4, 14ed6 <_snprintf_r+0x4e>
   14ed0:	9b01      	ldr	r3, [sp, #4]
   14ed2:	2200      	movs	r2, #0
   14ed4:	701a      	strb	r2, [r3, #0]
   14ed6:	b01c      	add	sp, #112	; 0x70
   14ed8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14edc:	b001      	add	sp, #4
   14ede:	4770      	bx	lr
   14ee0:	238b      	movs	r3, #139	; 0x8b
   14ee2:	6033      	str	r3, [r6, #0]
   14ee4:	e7f3      	b.n	14ece <_snprintf_r+0x46>
   14ee6:	238b      	movs	r3, #139	; 0x8b
   14ee8:	6003      	str	r3, [r0, #0]
   14eea:	f04f 30ff 	mov.w	r0, #4294967295
   14eee:	e7f2      	b.n	14ed6 <_snprintf_r+0x4e>

00014ef0 <sprintf>:
   14ef0:	b40e      	push	{r1, r2, r3}
   14ef2:	f240 03cc 	movw	r3, #204	; 0xcc
   14ef6:	b530      	push	{r4, r5, lr}
   14ef8:	b09c      	sub	sp, #112	; 0x70
   14efa:	ac1f      	add	r4, sp, #124	; 0x7c
   14efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14f00:	4605      	mov	r5, r0
   14f02:	a901      	add	r1, sp, #4
   14f04:	f854 2b04 	ldr.w	r2, [r4], #4
   14f08:	f04f 3cff 	mov.w	ip, #4294967295
   14f0c:	6818      	ldr	r0, [r3, #0]
   14f0e:	f44f 7302 	mov.w	r3, #520	; 0x208
   14f12:	f8ad 3010 	strh.w	r3, [sp, #16]
   14f16:	4623      	mov	r3, r4
   14f18:	9505      	str	r5, [sp, #20]
   14f1a:	9501      	str	r5, [sp, #4]
   14f1c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   14f20:	f8ad c012 	strh.w	ip, [sp, #18]
   14f24:	9506      	str	r5, [sp, #24]
   14f26:	9503      	str	r5, [sp, #12]
   14f28:	941b      	str	r4, [sp, #108]	; 0x6c
   14f2a:	f000 fcf1 	bl	15910 <_svfprintf_r>
   14f2e:	9b01      	ldr	r3, [sp, #4]
   14f30:	2200      	movs	r2, #0
   14f32:	701a      	strb	r2, [r3, #0]
   14f34:	b01c      	add	sp, #112	; 0x70
   14f36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   14f3a:	b003      	add	sp, #12
   14f3c:	4770      	bx	lr
   14f3e:	bf00      	nop

00014f40 <_sprintf_r>:
   14f40:	b40c      	push	{r2, r3}
   14f42:	460b      	mov	r3, r1
   14f44:	b510      	push	{r4, lr}
   14f46:	b09c      	sub	sp, #112	; 0x70
   14f48:	ac1e      	add	r4, sp, #120	; 0x78
   14f4a:	a901      	add	r1, sp, #4
   14f4c:	9305      	str	r3, [sp, #20]
   14f4e:	f44f 7c02 	mov.w	ip, #520	; 0x208
   14f52:	f854 2b04 	ldr.w	r2, [r4], #4
   14f56:	9301      	str	r3, [sp, #4]
   14f58:	f04f 33ff 	mov.w	r3, #4294967295
   14f5c:	f8ad 3012 	strh.w	r3, [sp, #18]
   14f60:	4623      	mov	r3, r4
   14f62:	941b      	str	r4, [sp, #108]	; 0x6c
   14f64:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   14f68:	f8ad c010 	strh.w	ip, [sp, #16]
   14f6c:	9406      	str	r4, [sp, #24]
   14f6e:	9403      	str	r4, [sp, #12]
   14f70:	f000 fcce 	bl	15910 <_svfprintf_r>
   14f74:	9b01      	ldr	r3, [sp, #4]
   14f76:	2200      	movs	r2, #0
   14f78:	701a      	strb	r2, [r3, #0]
   14f7a:	b01c      	add	sp, #112	; 0x70
   14f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   14f80:	b002      	add	sp, #8
   14f82:	4770      	bx	lr

00014f84 <strchr>:
   14f84:	b2c9      	uxtb	r1, r1
   14f86:	b430      	push	{r4, r5}
   14f88:	b119      	cbz	r1, 14f92 <strchr+0xe>
   14f8a:	e024      	b.n	14fd6 <strchr+0x52>
   14f8c:	7803      	ldrb	r3, [r0, #0]
   14f8e:	b1d3      	cbz	r3, 14fc6 <strchr+0x42>
   14f90:	3001      	adds	r0, #1
   14f92:	f010 0f03 	tst.w	r0, #3
   14f96:	d1f9      	bne.n	14f8c <strchr+0x8>
   14f98:	6803      	ldr	r3, [r0, #0]
   14f9a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14f9e:	ea22 0303 	bic.w	r3, r2, r3
   14fa2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14fa6:	d108      	bne.n	14fba <strchr+0x36>
   14fa8:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14fac:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14fb0:	ea22 0303 	bic.w	r3, r2, r3
   14fb4:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14fb8:	d0f6      	beq.n	14fa8 <strchr+0x24>
   14fba:	7803      	ldrb	r3, [r0, #0]
   14fbc:	b11b      	cbz	r3, 14fc6 <strchr+0x42>
   14fbe:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14fc2:	2b00      	cmp	r3, #0
   14fc4:	d1fb      	bne.n	14fbe <strchr+0x3a>
   14fc6:	bc30      	pop	{r4, r5}
   14fc8:	4770      	bx	lr
   14fca:	7803      	ldrb	r3, [r0, #0]
   14fcc:	2b00      	cmp	r3, #0
   14fce:	d036      	beq.n	1503e <strchr+0xba>
   14fd0:	4299      	cmp	r1, r3
   14fd2:	d0f8      	beq.n	14fc6 <strchr+0x42>
   14fd4:	3001      	adds	r0, #1
   14fd6:	f010 0f03 	tst.w	r0, #3
   14fda:	d1f6      	bne.n	14fca <strchr+0x46>
   14fdc:	6803      	ldr	r3, [r0, #0]
   14fde:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   14fe2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14fe6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   14fea:	ea22 0203 	bic.w	r2, r2, r3
   14fee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14ff2:	d11b      	bne.n	1502c <strchr+0xa8>
   14ff4:	ea85 0303 	eor.w	r3, r5, r3
   14ff8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14ffc:	ea22 0303 	bic.w	r3, r2, r3
   15000:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15004:	d003      	beq.n	1500e <strchr+0x8a>
   15006:	e011      	b.n	1502c <strchr+0xa8>
   15008:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1500c:	d10e      	bne.n	1502c <strchr+0xa8>
   1500e:	f850 3f04 	ldr.w	r3, [r0, #4]!
   15012:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   15016:	ea85 0203 	eor.w	r2, r5, r3
   1501a:	ea24 0303 	bic.w	r3, r4, r3
   1501e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   15022:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15026:	ea2c 0202 	bic.w	r2, ip, r2
   1502a:	d0ed      	beq.n	15008 <strchr+0x84>
   1502c:	7803      	ldrb	r3, [r0, #0]
   1502e:	b91b      	cbnz	r3, 15038 <strchr+0xb4>
   15030:	e005      	b.n	1503e <strchr+0xba>
   15032:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15036:	b113      	cbz	r3, 1503e <strchr+0xba>
   15038:	4299      	cmp	r1, r3
   1503a:	d1fa      	bne.n	15032 <strchr+0xae>
   1503c:	e7c3      	b.n	14fc6 <strchr+0x42>
   1503e:	2000      	movs	r0, #0
   15040:	e7c1      	b.n	14fc6 <strchr+0x42>
   15042:	bf00      	nop

00015044 <strcpy>:
   15044:	ea80 0201 	eor.w	r2, r0, r1
   15048:	4684      	mov	ip, r0
   1504a:	f012 0f03 	tst.w	r2, #3
   1504e:	d14f      	bne.n	150f0 <strcpy+0xac>
   15050:	f011 0f03 	tst.w	r1, #3
   15054:	d132      	bne.n	150bc <strcpy+0x78>
   15056:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1505a:	f011 0f04 	tst.w	r1, #4
   1505e:	f851 3b04 	ldr.w	r3, [r1], #4
   15062:	d00b      	beq.n	1507c <strcpy+0x38>
   15064:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15068:	439a      	bics	r2, r3
   1506a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1506e:	bf04      	itt	eq
   15070:	f84c 3b04 	streq.w	r3, [ip], #4
   15074:	f851 3b04 	ldreq.w	r3, [r1], #4
   15078:	d116      	bne.n	150a8 <strcpy+0x64>
   1507a:	bf00      	nop
   1507c:	f851 4b04 	ldr.w	r4, [r1], #4
   15080:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15084:	439a      	bics	r2, r3
   15086:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1508a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   1508e:	d10b      	bne.n	150a8 <strcpy+0x64>
   15090:	f84c 3b04 	str.w	r3, [ip], #4
   15094:	43a2      	bics	r2, r4
   15096:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1509a:	bf04      	itt	eq
   1509c:	f851 3b04 	ldreq.w	r3, [r1], #4
   150a0:	f84c 4b04 	streq.w	r4, [ip], #4
   150a4:	d0ea      	beq.n	1507c <strcpy+0x38>
   150a6:	4623      	mov	r3, r4
   150a8:	f80c 3b01 	strb.w	r3, [ip], #1
   150ac:	f013 0fff 	tst.w	r3, #255	; 0xff
   150b0:	ea4f 2333 	mov.w	r3, r3, ror #8
   150b4:	d1f8      	bne.n	150a8 <strcpy+0x64>
   150b6:	f85d 4b04 	ldr.w	r4, [sp], #4
   150ba:	4770      	bx	lr
   150bc:	f011 0f01 	tst.w	r1, #1
   150c0:	d006      	beq.n	150d0 <strcpy+0x8c>
   150c2:	f811 2b01 	ldrb.w	r2, [r1], #1
   150c6:	f80c 2b01 	strb.w	r2, [ip], #1
   150ca:	2a00      	cmp	r2, #0
   150cc:	bf08      	it	eq
   150ce:	4770      	bxeq	lr
   150d0:	f011 0f02 	tst.w	r1, #2
   150d4:	d0bf      	beq.n	15056 <strcpy+0x12>
   150d6:	f831 2b02 	ldrh.w	r2, [r1], #2
   150da:	f012 0fff 	tst.w	r2, #255	; 0xff
   150de:	bf16      	itet	ne
   150e0:	f82c 2b02 	strhne.w	r2, [ip], #2
   150e4:	f88c 2000 	strbeq.w	r2, [ip]
   150e8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   150ec:	d1b3      	bne.n	15056 <strcpy+0x12>
   150ee:	4770      	bx	lr
   150f0:	f811 2b01 	ldrb.w	r2, [r1], #1
   150f4:	f80c 2b01 	strb.w	r2, [ip], #1
   150f8:	2a00      	cmp	r2, #0
   150fa:	d1f9      	bne.n	150f0 <strcpy+0xac>
   150fc:	4770      	bx	lr
   150fe:	bf00      	nop

00015100 <strlen>:
   15100:	f020 0103 	bic.w	r1, r0, #3
   15104:	f010 0003 	ands.w	r0, r0, #3
   15108:	f1c0 0000 	rsb	r0, r0, #0
   1510c:	f851 3b04 	ldr.w	r3, [r1], #4
   15110:	f100 0c04 	add.w	ip, r0, #4
   15114:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   15118:	f06f 0200 	mvn.w	r2, #0
   1511c:	bf1c      	itt	ne
   1511e:	fa22 f20c 	lsrne.w	r2, r2, ip
   15122:	4313      	orrne	r3, r2
   15124:	f04f 0c01 	mov.w	ip, #1
   15128:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   1512c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   15130:	eba3 020c 	sub.w	r2, r3, ip
   15134:	ea22 0203 	bic.w	r2, r2, r3
   15138:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   1513c:	bf04      	itt	eq
   1513e:	f851 3b04 	ldreq.w	r3, [r1], #4
   15142:	3004      	addeq	r0, #4
   15144:	d0f4      	beq.n	15130 <strlen+0x30>
   15146:	f013 0fff 	tst.w	r3, #255	; 0xff
   1514a:	bf1f      	itttt	ne
   1514c:	3001      	addne	r0, #1
   1514e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   15152:	3001      	addne	r0, #1
   15154:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   15158:	bf18      	it	ne
   1515a:	3001      	addne	r0, #1
   1515c:	4770      	bx	lr
   1515e:	bf00      	nop

00015160 <strncmp>:
   15160:	b430      	push	{r4, r5}
   15162:	4613      	mov	r3, r2
   15164:	2a00      	cmp	r2, #0
   15166:	d043      	beq.n	151f0 <strncmp+0x90>
   15168:	ea41 0200 	orr.w	r2, r1, r0
   1516c:	f012 0f03 	tst.w	r2, #3
   15170:	d125      	bne.n	151be <strncmp+0x5e>
   15172:	2b03      	cmp	r3, #3
   15174:	4604      	mov	r4, r0
   15176:	460d      	mov	r5, r1
   15178:	d93d      	bls.n	151f6 <strncmp+0x96>
   1517a:	6802      	ldr	r2, [r0, #0]
   1517c:	6809      	ldr	r1, [r1, #0]
   1517e:	428a      	cmp	r2, r1
   15180:	d139      	bne.n	151f6 <strncmp+0x96>
   15182:	3b04      	subs	r3, #4
   15184:	d034      	beq.n	151f0 <strncmp+0x90>
   15186:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   1518a:	ea21 0202 	bic.w	r2, r1, r2
   1518e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15192:	d00d      	beq.n	151b0 <strncmp+0x50>
   15194:	e02c      	b.n	151f0 <strncmp+0x90>
   15196:	6822      	ldr	r2, [r4, #0]
   15198:	6829      	ldr	r1, [r5, #0]
   1519a:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   1519e:	428a      	cmp	r2, r1
   151a0:	ea20 0002 	bic.w	r0, r0, r2
   151a4:	d127      	bne.n	151f6 <strncmp+0x96>
   151a6:	3b04      	subs	r3, #4
   151a8:	d022      	beq.n	151f0 <strncmp+0x90>
   151aa:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   151ae:	d11f      	bne.n	151f0 <strncmp+0x90>
   151b0:	3404      	adds	r4, #4
   151b2:	3504      	adds	r5, #4
   151b4:	2b03      	cmp	r3, #3
   151b6:	d8ee      	bhi.n	15196 <strncmp+0x36>
   151b8:	4620      	mov	r0, r4
   151ba:	4629      	mov	r1, r5
   151bc:	b1f3      	cbz	r3, 151fc <strncmp+0x9c>
   151be:	7804      	ldrb	r4, [r0, #0]
   151c0:	3b01      	subs	r3, #1
   151c2:	f891 c000 	ldrb.w	ip, [r1]
   151c6:	4564      	cmp	r4, ip
   151c8:	d10f      	bne.n	151ea <strncmp+0x8a>
   151ca:	b18b      	cbz	r3, 151f0 <strncmp+0x90>
   151cc:	b184      	cbz	r4, 151f0 <strncmp+0x90>
   151ce:	3b01      	subs	r3, #1
   151d0:	2200      	movs	r2, #0
   151d2:	e002      	b.n	151da <strncmp+0x7a>
   151d4:	b163      	cbz	r3, 151f0 <strncmp+0x90>
   151d6:	b15c      	cbz	r4, 151f0 <strncmp+0x90>
   151d8:	3b01      	subs	r3, #1
   151da:	1884      	adds	r4, r0, r2
   151dc:	188d      	adds	r5, r1, r2
   151de:	3201      	adds	r2, #1
   151e0:	7864      	ldrb	r4, [r4, #1]
   151e2:	f895 c001 	ldrb.w	ip, [r5, #1]
   151e6:	4564      	cmp	r4, ip
   151e8:	d0f4      	beq.n	151d4 <strncmp+0x74>
   151ea:	ebcc 0004 	rsb	r0, ip, r4
   151ee:	e000      	b.n	151f2 <strncmp+0x92>
   151f0:	2000      	movs	r0, #0
   151f2:	bc30      	pop	{r4, r5}
   151f4:	4770      	bx	lr
   151f6:	4620      	mov	r0, r4
   151f8:	4629      	mov	r1, r5
   151fa:	e7e0      	b.n	151be <strncmp+0x5e>
   151fc:	7824      	ldrb	r4, [r4, #0]
   151fe:	f895 c000 	ldrb.w	ip, [r5]
   15202:	ebcc 0004 	rsb	r0, ip, r4
   15206:	e7f4      	b.n	151f2 <strncmp+0x92>

00015208 <strncpy>:
   15208:	ea41 0300 	orr.w	r3, r1, r0
   1520c:	f013 0f03 	tst.w	r3, #3
   15210:	bf14      	ite	ne
   15212:	2300      	movne	r3, #0
   15214:	2301      	moveq	r3, #1
   15216:	2a03      	cmp	r2, #3
   15218:	bf94      	ite	ls
   1521a:	2300      	movls	r3, #0
   1521c:	f003 0301 	andhi.w	r3, r3, #1
   15220:	b430      	push	{r4, r5}
   15222:	2b00      	cmp	r3, #0
   15224:	d02a      	beq.n	1527c <strncpy+0x74>
   15226:	4604      	mov	r4, r0
   15228:	680b      	ldr	r3, [r1, #0]
   1522a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   1522e:	ea2c 0c03 	bic.w	ip, ip, r3
   15232:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   15236:	d105      	bne.n	15244 <strncpy+0x3c>
   15238:	3a04      	subs	r2, #4
   1523a:	3104      	adds	r1, #4
   1523c:	2a03      	cmp	r2, #3
   1523e:	f844 3b04 	str.w	r3, [r4], #4
   15242:	d8f1      	bhi.n	15228 <strncpy+0x20>
   15244:	4623      	mov	r3, r4
   15246:	b1ba      	cbz	r2, 15278 <strncpy+0x70>
   15248:	780d      	ldrb	r5, [r1, #0]
   1524a:	461c      	mov	r4, r3
   1524c:	3a01      	subs	r2, #1
   1524e:	f804 5b01 	strb.w	r5, [r4], #1
   15252:	b155      	cbz	r5, 1526a <strncpy+0x62>
   15254:	3302      	adds	r3, #2
   15256:	b17a      	cbz	r2, 15278 <strncpy+0x70>
   15258:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   1525c:	461c      	mov	r4, r3
   1525e:	3a01      	subs	r2, #1
   15260:	f803 5c01 	strb.w	r5, [r3, #-1]
   15264:	3301      	adds	r3, #1
   15266:	2d00      	cmp	r5, #0
   15268:	d1f5      	bne.n	15256 <strncpy+0x4e>
   1526a:	b12a      	cbz	r2, 15278 <strncpy+0x70>
   1526c:	2300      	movs	r3, #0
   1526e:	4619      	mov	r1, r3
   15270:	54e1      	strb	r1, [r4, r3]
   15272:	3301      	adds	r3, #1
   15274:	4293      	cmp	r3, r2
   15276:	d1fb      	bne.n	15270 <strncpy+0x68>
   15278:	bc30      	pop	{r4, r5}
   1527a:	4770      	bx	lr
   1527c:	4603      	mov	r3, r0
   1527e:	e7e2      	b.n	15246 <strncpy+0x3e>

00015280 <strrchr>:
   15280:	b570      	push	{r4, r5, r6, lr}
   15282:	4603      	mov	r3, r0
   15284:	460c      	mov	r4, r1
   15286:	b161      	cbz	r1, 152a2 <strrchr+0x22>
   15288:	2500      	movs	r5, #0
   1528a:	e000      	b.n	1528e <strrchr+0xe>
   1528c:	4615      	mov	r5, r2
   1528e:	4618      	mov	r0, r3
   15290:	4621      	mov	r1, r4
   15292:	f7ff fe77 	bl	14f84 <strchr>
   15296:	4602      	mov	r2, r0
   15298:	1c43      	adds	r3, r0, #1
   1529a:	2800      	cmp	r0, #0
   1529c:	d1f6      	bne.n	1528c <strrchr+0xc>
   1529e:	4628      	mov	r0, r5
   152a0:	bd70      	pop	{r4, r5, r6, pc}
   152a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   152a6:	f7ff be6d 	b.w	14f84 <strchr>
   152aa:	bf00      	nop

000152ac <critical_factorization>:
   152ac:	2301      	movs	r3, #1
   152ae:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   152b2:	461c      	mov	r4, r3
   152b4:	2500      	movs	r5, #0
   152b6:	f04f 36ff 	mov.w	r6, #4294967295
   152ba:	eb04 0c05 	add.w	ip, r4, r5
   152be:	19a7      	adds	r7, r4, r6
   152c0:	458c      	cmp	ip, r1
   152c2:	d20d      	bcs.n	152e0 <critical_factorization+0x34>
   152c4:	5c3f      	ldrb	r7, [r7, r0]
   152c6:	f810 800c 	ldrb.w	r8, [r0, ip]
   152ca:	45b8      	cmp	r8, r7
   152cc:	d22f      	bcs.n	1532e <critical_factorization+0x82>
   152ce:	ebc6 030c 	rsb	r3, r6, ip
   152d2:	2401      	movs	r4, #1
   152d4:	4665      	mov	r5, ip
   152d6:	eb04 0c05 	add.w	ip, r4, r5
   152da:	19a7      	adds	r7, r4, r6
   152dc:	458c      	cmp	ip, r1
   152de:	d3f1      	bcc.n	152c4 <critical_factorization+0x18>
   152e0:	f04f 0a01 	mov.w	sl, #1
   152e4:	2500      	movs	r5, #0
   152e6:	4654      	mov	r4, sl
   152e8:	f04f 37ff 	mov.w	r7, #4294967295
   152ec:	eb04 0c05 	add.w	ip, r4, r5
   152f0:	6013      	str	r3, [r2, #0]
   152f2:	4561      	cmp	r1, ip
   152f4:	eb04 0807 	add.w	r8, r4, r7
   152f8:	d90f      	bls.n	1531a <critical_factorization+0x6e>
   152fa:	f818 8000 	ldrb.w	r8, [r8, r0]
   152fe:	f810 900c 	ldrb.w	r9, [r0, ip]
   15302:	45c1      	cmp	r9, r8
   15304:	d924      	bls.n	15350 <critical_factorization+0xa4>
   15306:	ebc7 0a0c 	rsb	sl, r7, ip
   1530a:	2401      	movs	r4, #1
   1530c:	4665      	mov	r5, ip
   1530e:	eb04 0c05 	add.w	ip, r4, r5
   15312:	eb04 0807 	add.w	r8, r4, r7
   15316:	4561      	cmp	r1, ip
   15318:	d8ef      	bhi.n	152fa <critical_factorization+0x4e>
   1531a:	3701      	adds	r7, #1
   1531c:	1c70      	adds	r0, r6, #1
   1531e:	4287      	cmp	r7, r0
   15320:	bf24      	itt	cs
   15322:	4653      	movcs	r3, sl
   15324:	4638      	movcs	r0, r7
   15326:	6013      	str	r3, [r2, #0]
   15328:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1532c:	4770      	bx	lr
   1532e:	d006      	beq.n	1533e <critical_factorization+0x92>
   15330:	2301      	movs	r3, #1
   15332:	462e      	mov	r6, r5
   15334:	eb05 0c03 	add.w	ip, r5, r3
   15338:	461c      	mov	r4, r3
   1533a:	4665      	mov	r5, ip
   1533c:	e7cb      	b.n	152d6 <critical_factorization+0x2a>
   1533e:	429c      	cmp	r4, r3
   15340:	f104 0401 	add.w	r4, r4, #1
   15344:	bf18      	it	ne
   15346:	46ac      	movne	ip, r5
   15348:	d1c4      	bne.n	152d4 <critical_factorization+0x28>
   1534a:	2401      	movs	r4, #1
   1534c:	4665      	mov	r5, ip
   1534e:	e7c2      	b.n	152d6 <critical_factorization+0x2a>
   15350:	d007      	beq.n	15362 <critical_factorization+0xb6>
   15352:	f04f 0a01 	mov.w	sl, #1
   15356:	462f      	mov	r7, r5
   15358:	eb05 0c0a 	add.w	ip, r5, sl
   1535c:	4654      	mov	r4, sl
   1535e:	4665      	mov	r5, ip
   15360:	e7d5      	b.n	1530e <critical_factorization+0x62>
   15362:	4554      	cmp	r4, sl
   15364:	f104 0401 	add.w	r4, r4, #1
   15368:	bf18      	it	ne
   1536a:	46ac      	movne	ip, r5
   1536c:	d1ce      	bne.n	1530c <critical_factorization+0x60>
   1536e:	2401      	movs	r4, #1
   15370:	4665      	mov	r5, ip
   15372:	e7cc      	b.n	1530e <critical_factorization+0x62>

00015374 <two_way_long_needle>:
   15374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15378:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   1537c:	b081      	sub	sp, #4
   1537e:	4606      	mov	r6, r0
   15380:	4610      	mov	r0, r2
   15382:	4689      	mov	r9, r1
   15384:	9203      	str	r2, [sp, #12]
   15386:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   1538a:	4619      	mov	r1, r3
   1538c:	320c      	adds	r2, #12
   1538e:	461c      	mov	r4, r3
   15390:	f7ff ff8c 	bl	152ac <critical_factorization>
   15394:	2300      	movs	r3, #0
   15396:	aa07      	add	r2, sp, #28
   15398:	4680      	mov	r8, r0
   1539a:	50d4      	str	r4, [r2, r3]
   1539c:	3304      	adds	r3, #4
   1539e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   153a2:	d1fa      	bne.n	1539a <two_way_long_needle+0x26>
   153a4:	b164      	cbz	r4, 153c0 <two_way_long_needle+0x4c>
   153a6:	f8dd c00c 	ldr.w	ip, [sp, #12]
   153aa:	1e62      	subs	r2, r4, #1
   153ac:	2300      	movs	r3, #0
   153ae:	a807      	add	r0, sp, #28
   153b0:	f81c 1003 	ldrb.w	r1, [ip, r3]
   153b4:	3301      	adds	r3, #1
   153b6:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   153ba:	3a01      	subs	r2, #1
   153bc:	429c      	cmp	r4, r3
   153be:	d8f7      	bhi.n	153b0 <two_way_long_needle+0x3c>
   153c0:	9803      	ldr	r0, [sp, #12]
   153c2:	4642      	mov	r2, r8
   153c4:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   153c8:	1841      	adds	r1, r0, r1
   153ca:	f003 fc93 	bl	18cf4 <memcmp>
   153ce:	4605      	mov	r5, r0
   153d0:	2800      	cmp	r0, #0
   153d2:	f040 808b 	bne.w	154ec <two_way_long_needle+0x178>
   153d6:	9402      	str	r4, [sp, #8]
   153d8:	4682      	mov	sl, r0
   153da:	9b02      	ldr	r3, [sp, #8]
   153dc:	f1c8 0201 	rsb	r2, r8, #1
   153e0:	9903      	ldr	r1, [sp, #12]
   153e2:	1e67      	subs	r7, r4, #1
   153e4:	9205      	str	r2, [sp, #20]
   153e6:	eb0a 0403 	add.w	r4, sl, r3
   153ea:	464a      	mov	r2, r9
   153ec:	f108 30ff 	add.w	r0, r8, #4294967295
   153f0:	4441      	add	r1, r8
   153f2:	9001      	str	r0, [sp, #4]
   153f4:	9104      	str	r1, [sp, #16]
   153f6:	18b0      	adds	r0, r6, r2
   153f8:	2100      	movs	r1, #0
   153fa:	1aa2      	subs	r2, r4, r2
   153fc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   15400:	f003 fc3e 	bl	18c80 <memchr>
   15404:	4603      	mov	r3, r0
   15406:	2800      	cmp	r0, #0
   15408:	d159      	bne.n	154be <two_way_long_needle+0x14a>
   1540a:	2c00      	cmp	r4, #0
   1540c:	d057      	beq.n	154be <two_way_long_needle+0x14a>
   1540e:	19a2      	adds	r2, r4, r6
   15410:	a807      	add	r0, sp, #28
   15412:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   15416:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   1541a:	2a00      	cmp	r2, #0
   1541c:	d15b      	bne.n	154d6 <two_way_long_needle+0x162>
   1541e:	4545      	cmp	r5, r8
   15420:	bf2c      	ite	cs
   15422:	462b      	movcs	r3, r5
   15424:	4643      	movcc	r3, r8
   15426:	42bb      	cmp	r3, r7
   15428:	d213      	bcs.n	15452 <two_way_long_needle+0xde>
   1542a:	eb03 000a 	add.w	r0, r3, sl
   1542e:	f81b c003 	ldrb.w	ip, [fp, r3]
   15432:	1832      	adds	r2, r6, r0
   15434:	eb0b 0103 	add.w	r1, fp, r3
   15438:	5c30      	ldrb	r0, [r6, r0]
   1543a:	4584      	cmp	ip, r0
   1543c:	d006      	beq.n	1544c <two_way_long_needle+0xd8>
   1543e:	e044      	b.n	154ca <two_way_long_needle+0x156>
   15440:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15444:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15448:	4584      	cmp	ip, r0
   1544a:	d13e      	bne.n	154ca <two_way_long_needle+0x156>
   1544c:	3301      	adds	r3, #1
   1544e:	42bb      	cmp	r3, r7
   15450:	d3f6      	bcc.n	15440 <two_way_long_needle+0xcc>
   15452:	4545      	cmp	r5, r8
   15454:	f080 80b0 	bcs.w	155b8 <two_way_long_needle+0x244>
   15458:	9901      	ldr	r1, [sp, #4]
   1545a:	9b01      	ldr	r3, [sp, #4]
   1545c:	eb01 020a 	add.w	r2, r1, sl
   15460:	f81b 1001 	ldrb.w	r1, [fp, r1]
   15464:	5d92      	ldrb	r2, [r2, r6]
   15466:	4291      	cmp	r1, r2
   15468:	f040 80a6 	bne.w	155b8 <two_way_long_needle+0x244>
   1546c:	eb0a 0208 	add.w	r2, sl, r8
   15470:	9904      	ldr	r1, [sp, #16]
   15472:	18b2      	adds	r2, r6, r2
   15474:	46a1      	mov	r9, r4
   15476:	e008      	b.n	1548a <two_way_long_needle+0x116>
   15478:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   1547c:	3901      	subs	r1, #1
   1547e:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15482:	3a01      	subs	r2, #1
   15484:	4564      	cmp	r4, ip
   15486:	d104      	bne.n	15492 <two_way_long_needle+0x11e>
   15488:	4603      	mov	r3, r0
   1548a:	429d      	cmp	r5, r3
   1548c:	f103 30ff 	add.w	r0, r3, #4294967295
   15490:	d3f2      	bcc.n	15478 <two_way_long_needle+0x104>
   15492:	3501      	adds	r5, #1
   15494:	464c      	mov	r4, r9
   15496:	429d      	cmp	r5, r3
   15498:	f200 8093 	bhi.w	155c2 <two_way_long_needle+0x24e>
   1549c:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   154a0:	9a02      	ldr	r2, [sp, #8]
   154a2:	44aa      	add	sl, r5
   154a4:	1b55      	subs	r5, r2, r5
   154a6:	4622      	mov	r2, r4
   154a8:	9b02      	ldr	r3, [sp, #8]
   154aa:	18b0      	adds	r0, r6, r2
   154ac:	2100      	movs	r1, #0
   154ae:	eb0a 0403 	add.w	r4, sl, r3
   154b2:	1aa2      	subs	r2, r4, r2
   154b4:	f003 fbe4 	bl	18c80 <memchr>
   154b8:	4603      	mov	r3, r0
   154ba:	2800      	cmp	r0, #0
   154bc:	d0a5      	beq.n	1540a <two_way_long_needle+0x96>
   154be:	2000      	movs	r0, #0
   154c0:	b009      	add	sp, #36	; 0x24
   154c2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   154c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154ca:	9905      	ldr	r1, [sp, #20]
   154cc:	2500      	movs	r5, #0
   154ce:	4622      	mov	r2, r4
   154d0:	448a      	add	sl, r1
   154d2:	449a      	add	sl, r3
   154d4:	e7e8      	b.n	154a8 <two_way_long_needle+0x134>
   154d6:	b135      	cbz	r5, 154e6 <two_way_long_needle+0x172>
   154d8:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   154dc:	428a      	cmp	r2, r1
   154de:	d202      	bcs.n	154e6 <two_way_long_needle+0x172>
   154e0:	9802      	ldr	r0, [sp, #8]
   154e2:	461d      	mov	r5, r3
   154e4:	1a42      	subs	r2, r0, r1
   154e6:	4492      	add	sl, r2
   154e8:	4622      	mov	r2, r4
   154ea:	e7dd      	b.n	154a8 <two_way_long_needle+0x134>
   154ec:	9803      	ldr	r0, [sp, #12]
   154ee:	ebc8 0304 	rsb	r3, r8, r4
   154f2:	464a      	mov	r2, r9
   154f4:	2700      	movs	r7, #0
   154f6:	1e65      	subs	r5, r4, #1
   154f8:	f108 3aff 	add.w	sl, r8, #4294967295
   154fc:	eb00 0b08 	add.w	fp, r0, r8
   15500:	46a1      	mov	r9, r4
   15502:	4543      	cmp	r3, r8
   15504:	bf38      	it	cc
   15506:	4643      	movcc	r3, r8
   15508:	f1c8 0101 	rsb	r1, r8, #1
   1550c:	3301      	adds	r3, #1
   1550e:	9101      	str	r1, [sp, #4]
   15510:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   15514:	eb07 0409 	add.w	r4, r7, r9
   15518:	18b0      	adds	r0, r6, r2
   1551a:	2100      	movs	r1, #0
   1551c:	1aa2      	subs	r2, r4, r2
   1551e:	f003 fbaf 	bl	18c80 <memchr>
   15522:	2800      	cmp	r0, #0
   15524:	d1cb      	bne.n	154be <two_way_long_needle+0x14a>
   15526:	2c00      	cmp	r4, #0
   15528:	d0c9      	beq.n	154be <two_way_long_needle+0x14a>
   1552a:	19a3      	adds	r3, r4, r6
   1552c:	aa07      	add	r2, sp, #28
   1552e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   15532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15536:	2b00      	cmp	r3, #0
   15538:	d135      	bne.n	155a6 <two_way_long_needle+0x232>
   1553a:	45a8      	cmp	r8, r5
   1553c:	d214      	bcs.n	15568 <two_way_long_needle+0x1f4>
   1553e:	eb07 0308 	add.w	r3, r7, r8
   15542:	f89b 2000 	ldrb.w	r2, [fp]
   15546:	18f1      	adds	r1, r6, r3
   15548:	5cf3      	ldrb	r3, [r6, r3]
   1554a:	429a      	cmp	r2, r3
   1554c:	bf04      	itt	eq
   1554e:	465a      	moveq	r2, fp
   15550:	4643      	moveq	r3, r8
   15552:	d006      	beq.n	15562 <two_way_long_needle+0x1ee>
   15554:	e02a      	b.n	155ac <two_way_long_needle+0x238>
   15556:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   1555a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1555e:	4584      	cmp	ip, r0
   15560:	d125      	bne.n	155ae <two_way_long_needle+0x23a>
   15562:	3301      	adds	r3, #1
   15564:	42ab      	cmp	r3, r5
   15566:	d3f6      	bcc.n	15556 <two_way_long_needle+0x1e2>
   15568:	f1ba 3fff 	cmp.w	sl, #4294967295
   1556c:	4653      	mov	r3, sl
   1556e:	d016      	beq.n	1559e <two_way_long_needle+0x22a>
   15570:	9803      	ldr	r0, [sp, #12]
   15572:	eb0a 0207 	add.w	r2, sl, r7
   15576:	5d92      	ldrb	r2, [r2, r6]
   15578:	f810 100a 	ldrb.w	r1, [r0, sl]
   1557c:	4291      	cmp	r1, r2
   1557e:	d110      	bne.n	155a2 <two_way_long_needle+0x22e>
   15580:	eb07 0208 	add.w	r2, r7, r8
   15584:	4659      	mov	r1, fp
   15586:	18b2      	adds	r2, r6, r2
   15588:	e007      	b.n	1559a <two_way_long_needle+0x226>
   1558a:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   1558e:	3901      	subs	r1, #1
   15590:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15594:	3a01      	subs	r2, #1
   15596:	4584      	cmp	ip, r0
   15598:	d103      	bne.n	155a2 <two_way_long_needle+0x22e>
   1559a:	3b01      	subs	r3, #1
   1559c:	d2f5      	bcs.n	1558a <two_way_long_needle+0x216>
   1559e:	19f0      	adds	r0, r6, r7
   155a0:	e78e      	b.n	154c0 <two_way_long_needle+0x14c>
   155a2:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   155a6:	18ff      	adds	r7, r7, r3
   155a8:	4622      	mov	r2, r4
   155aa:	e7b3      	b.n	15514 <two_way_long_needle+0x1a0>
   155ac:	4643      	mov	r3, r8
   155ae:	9a01      	ldr	r2, [sp, #4]
   155b0:	19d7      	adds	r7, r2, r7
   155b2:	4622      	mov	r2, r4
   155b4:	18ff      	adds	r7, r7, r3
   155b6:	e7ad      	b.n	15514 <two_way_long_needle+0x1a0>
   155b8:	4643      	mov	r3, r8
   155ba:	3501      	adds	r5, #1
   155bc:	429d      	cmp	r5, r3
   155be:	f67f af6d 	bls.w	1549c <two_way_long_needle+0x128>
   155c2:	eb06 000a 	add.w	r0, r6, sl
   155c6:	e77b      	b.n	154c0 <two_way_long_needle+0x14c>

000155c8 <strstr>:
   155c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155cc:	7803      	ldrb	r3, [r0, #0]
   155ce:	b087      	sub	sp, #28
   155d0:	4606      	mov	r6, r0
   155d2:	460d      	mov	r5, r1
   155d4:	2b00      	cmp	r3, #0
   155d6:	f000 8104 	beq.w	157e2 <strstr+0x21a>
   155da:	780a      	ldrb	r2, [r1, #0]
   155dc:	b192      	cbz	r2, 15604 <strstr+0x3c>
   155de:	4601      	mov	r1, r0
   155e0:	462c      	mov	r4, r5
   155e2:	2001      	movs	r0, #1
   155e4:	e001      	b.n	155ea <strstr+0x22>
   155e6:	7822      	ldrb	r2, [r4, #0]
   155e8:	b182      	cbz	r2, 1560c <strstr+0x44>
   155ea:	4293      	cmp	r3, r2
   155ec:	bf14      	ite	ne
   155ee:	2000      	movne	r0, #0
   155f0:	f000 0001 	andeq.w	r0, r0, #1
   155f4:	784b      	ldrb	r3, [r1, #1]
   155f6:	3401      	adds	r4, #1
   155f8:	3101      	adds	r1, #1
   155fa:	2b00      	cmp	r3, #0
   155fc:	d1f3      	bne.n	155e6 <strstr+0x1e>
   155fe:	7823      	ldrb	r3, [r4, #0]
   15600:	b123      	cbz	r3, 1560c <strstr+0x44>
   15602:	2600      	movs	r6, #0
   15604:	4630      	mov	r0, r6
   15606:	b007      	add	sp, #28
   15608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1560c:	2800      	cmp	r0, #0
   1560e:	d1f9      	bne.n	15604 <strstr+0x3c>
   15610:	1c70      	adds	r0, r6, #1
   15612:	7829      	ldrb	r1, [r5, #0]
   15614:	f7ff fcb6 	bl	14f84 <strchr>
   15618:	1b64      	subs	r4, r4, r5
   1561a:	2c01      	cmp	r4, #1
   1561c:	bf14      	ite	ne
   1561e:	2300      	movne	r3, #0
   15620:	2301      	moveq	r3, #1
   15622:	2800      	cmp	r0, #0
   15624:	bf08      	it	eq
   15626:	f043 0301 	orreq.w	r3, r3, #1
   1562a:	4607      	mov	r7, r0
   1562c:	b97b      	cbnz	r3, 1564e <strstr+0x86>
   1562e:	1936      	adds	r6, r6, r4
   15630:	42b0      	cmp	r0, r6
   15632:	bf8c      	ite	hi
   15634:	f04f 0a01 	movhi.w	sl, #1
   15638:	ebc0 0a06 	rsbls	sl, r0, r6
   1563c:	2c1f      	cmp	r4, #31
   1563e:	d908      	bls.n	15652 <strstr+0x8a>
   15640:	4651      	mov	r1, sl
   15642:	462a      	mov	r2, r5
   15644:	4623      	mov	r3, r4
   15646:	f7ff fe95 	bl	15374 <two_way_long_needle>
   1564a:	4606      	mov	r6, r0
   1564c:	e7da      	b.n	15604 <strstr+0x3c>
   1564e:	4606      	mov	r6, r0
   15650:	e7d8      	b.n	15604 <strstr+0x3c>
   15652:	4621      	mov	r1, r4
   15654:	aa05      	add	r2, sp, #20
   15656:	4628      	mov	r0, r5
   15658:	f7ff fe28 	bl	152ac <critical_factorization>
   1565c:	9905      	ldr	r1, [sp, #20]
   1565e:	1869      	adds	r1, r5, r1
   15660:	4680      	mov	r8, r0
   15662:	4628      	mov	r0, r5
   15664:	4642      	mov	r2, r8
   15666:	f003 fb45 	bl	18cf4 <memcmp>
   1566a:	4606      	mov	r6, r0
   1566c:	2800      	cmp	r0, #0
   1566e:	d158      	bne.n	15722 <strstr+0x15a>
   15670:	f108 32ff 	add.w	r2, r8, #4294967295
   15674:	eb05 0308 	add.w	r3, r5, r8
   15678:	9201      	str	r2, [sp, #4]
   1567a:	46c3      	mov	fp, r8
   1567c:	f1c8 0201 	rsb	r2, r8, #1
   15680:	4681      	mov	r9, r0
   15682:	9203      	str	r2, [sp, #12]
   15684:	46a8      	mov	r8, r5
   15686:	4652      	mov	r2, sl
   15688:	9302      	str	r3, [sp, #8]
   1568a:	eb09 0504 	add.w	r5, r9, r4
   1568e:	18b8      	adds	r0, r7, r2
   15690:	2100      	movs	r1, #0
   15692:	1aaa      	subs	r2, r5, r2
   15694:	f003 faf4 	bl	18c80 <memchr>
   15698:	2800      	cmp	r0, #0
   1569a:	d1b2      	bne.n	15602 <strstr+0x3a>
   1569c:	2d00      	cmp	r5, #0
   1569e:	d0b0      	beq.n	15602 <strstr+0x3a>
   156a0:	455e      	cmp	r6, fp
   156a2:	bf2c      	ite	cs
   156a4:	4633      	movcs	r3, r6
   156a6:	465b      	movcc	r3, fp
   156a8:	429c      	cmp	r4, r3
   156aa:	d913      	bls.n	156d4 <strstr+0x10c>
   156ac:	eb03 0009 	add.w	r0, r3, r9
   156b0:	f818 c003 	ldrb.w	ip, [r8, r3]
   156b4:	183a      	adds	r2, r7, r0
   156b6:	eb08 0103 	add.w	r1, r8, r3
   156ba:	5c38      	ldrb	r0, [r7, r0]
   156bc:	4584      	cmp	ip, r0
   156be:	d006      	beq.n	156ce <strstr+0x106>
   156c0:	e085      	b.n	157ce <strstr+0x206>
   156c2:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   156c6:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   156ca:	4584      	cmp	ip, r0
   156cc:	d17f      	bne.n	157ce <strstr+0x206>
   156ce:	3301      	adds	r3, #1
   156d0:	429c      	cmp	r4, r3
   156d2:	d8f6      	bhi.n	156c2 <strstr+0xfa>
   156d4:	45b3      	cmp	fp, r6
   156d6:	f240 8087 	bls.w	157e8 <strstr+0x220>
   156da:	9b01      	ldr	r3, [sp, #4]
   156dc:	eb03 0209 	add.w	r2, r3, r9
   156e0:	f818 1003 	ldrb.w	r1, [r8, r3]
   156e4:	5dd2      	ldrb	r2, [r2, r7]
   156e6:	4291      	cmp	r1, r2
   156e8:	d17e      	bne.n	157e8 <strstr+0x220>
   156ea:	eb09 020b 	add.w	r2, r9, fp
   156ee:	9902      	ldr	r1, [sp, #8]
   156f0:	18ba      	adds	r2, r7, r2
   156f2:	46aa      	mov	sl, r5
   156f4:	e008      	b.n	15708 <strstr+0x140>
   156f6:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   156fa:	3901      	subs	r1, #1
   156fc:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15700:	3a01      	subs	r2, #1
   15702:	4565      	cmp	r5, ip
   15704:	d104      	bne.n	15710 <strstr+0x148>
   15706:	4603      	mov	r3, r0
   15708:	429e      	cmp	r6, r3
   1570a:	f103 30ff 	add.w	r0, r3, #4294967295
   1570e:	d3f2      	bcc.n	156f6 <strstr+0x12e>
   15710:	4655      	mov	r5, sl
   15712:	3601      	adds	r6, #1
   15714:	429e      	cmp	r6, r3
   15716:	d869      	bhi.n	157ec <strstr+0x224>
   15718:	9e05      	ldr	r6, [sp, #20]
   1571a:	462a      	mov	r2, r5
   1571c:	44b1      	add	r9, r6
   1571e:	1ba6      	subs	r6, r4, r6
   15720:	e7b3      	b.n	1568a <strstr+0xc2>
   15722:	f1c8 0201 	rsb	r2, r8, #1
   15726:	ebc8 0304 	rsb	r3, r8, r4
   1572a:	9201      	str	r2, [sp, #4]
   1572c:	2600      	movs	r6, #0
   1572e:	4652      	mov	r2, sl
   15730:	eb05 0908 	add.w	r9, r5, r8
   15734:	f108 3bff 	add.w	fp, r8, #4294967295
   15738:	46aa      	mov	sl, r5
   1573a:	4543      	cmp	r3, r8
   1573c:	bf38      	it	cc
   1573e:	4643      	movcc	r3, r8
   15740:	3301      	adds	r3, #1
   15742:	9305      	str	r3, [sp, #20]
   15744:	1935      	adds	r5, r6, r4
   15746:	18b8      	adds	r0, r7, r2
   15748:	2100      	movs	r1, #0
   1574a:	1aaa      	subs	r2, r5, r2
   1574c:	f003 fa98 	bl	18c80 <memchr>
   15750:	2800      	cmp	r0, #0
   15752:	f47f af56 	bne.w	15602 <strstr+0x3a>
   15756:	2d00      	cmp	r5, #0
   15758:	f43f af53 	beq.w	15602 <strstr+0x3a>
   1575c:	4544      	cmp	r4, r8
   1575e:	d915      	bls.n	1578c <strstr+0x1c4>
   15760:	eb06 0308 	add.w	r3, r6, r8
   15764:	f899 2000 	ldrb.w	r2, [r9]
   15768:	18f9      	adds	r1, r7, r3
   1576a:	5cfb      	ldrb	r3, [r7, r3]
   1576c:	429a      	cmp	r2, r3
   1576e:	bf12      	itee	ne
   15770:	4643      	movne	r3, r8
   15772:	464a      	moveq	r2, r9
   15774:	4643      	moveq	r3, r8
   15776:	d006      	beq.n	15786 <strstr+0x1be>
   15778:	e024      	b.n	157c4 <strstr+0x1fc>
   1577a:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   1577e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15782:	4584      	cmp	ip, r0
   15784:	d11e      	bne.n	157c4 <strstr+0x1fc>
   15786:	3301      	adds	r3, #1
   15788:	429c      	cmp	r4, r3
   1578a:	d8f6      	bhi.n	1577a <strstr+0x1b2>
   1578c:	f1bb 3fff 	cmp.w	fp, #4294967295
   15790:	465b      	mov	r3, fp
   15792:	d015      	beq.n	157c0 <strstr+0x1f8>
   15794:	eb06 020b 	add.w	r2, r6, fp
   15798:	f81a 100b 	ldrb.w	r1, [sl, fp]
   1579c:	5dd2      	ldrb	r2, [r2, r7]
   1579e:	4291      	cmp	r1, r2
   157a0:	d11b      	bne.n	157da <strstr+0x212>
   157a2:	eb06 0208 	add.w	r2, r6, r8
   157a6:	4649      	mov	r1, r9
   157a8:	18ba      	adds	r2, r7, r2
   157aa:	e007      	b.n	157bc <strstr+0x1f4>
   157ac:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   157b0:	3901      	subs	r1, #1
   157b2:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   157b6:	3a01      	subs	r2, #1
   157b8:	4584      	cmp	ip, r0
   157ba:	d10e      	bne.n	157da <strstr+0x212>
   157bc:	3b01      	subs	r3, #1
   157be:	d2f5      	bcs.n	157ac <strstr+0x1e4>
   157c0:	19be      	adds	r6, r7, r6
   157c2:	e71f      	b.n	15604 <strstr+0x3c>
   157c4:	9a01      	ldr	r2, [sp, #4]
   157c6:	1996      	adds	r6, r2, r6
   157c8:	462a      	mov	r2, r5
   157ca:	18f6      	adds	r6, r6, r3
   157cc:	e7ba      	b.n	15744 <strstr+0x17c>
   157ce:	9a03      	ldr	r2, [sp, #12]
   157d0:	2600      	movs	r6, #0
   157d2:	4491      	add	r9, r2
   157d4:	462a      	mov	r2, r5
   157d6:	4499      	add	r9, r3
   157d8:	e757      	b.n	1568a <strstr+0xc2>
   157da:	9b05      	ldr	r3, [sp, #20]
   157dc:	462a      	mov	r2, r5
   157de:	18f6      	adds	r6, r6, r3
   157e0:	e7b0      	b.n	15744 <strstr+0x17c>
   157e2:	460c      	mov	r4, r1
   157e4:	2001      	movs	r0, #1
   157e6:	e70a      	b.n	155fe <strstr+0x36>
   157e8:	465b      	mov	r3, fp
   157ea:	e792      	b.n	15712 <strstr+0x14a>
   157ec:	eb07 0609 	add.w	r6, r7, r9
   157f0:	e708      	b.n	15604 <strstr+0x3c>
   157f2:	bf00      	nop

000157f4 <__sprint_r>:
   157f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157f8:	b085      	sub	sp, #20
   157fa:	4692      	mov	sl, r2
   157fc:	460c      	mov	r4, r1
   157fe:	9003      	str	r0, [sp, #12]
   15800:	6890      	ldr	r0, [r2, #8]
   15802:	6817      	ldr	r7, [r2, #0]
   15804:	2800      	cmp	r0, #0
   15806:	f000 8081 	beq.w	1590c <__sprint_r+0x118>
   1580a:	f04f 0900 	mov.w	r9, #0
   1580e:	680b      	ldr	r3, [r1, #0]
   15810:	464d      	mov	r5, r9
   15812:	2d00      	cmp	r5, #0
   15814:	d054      	beq.n	158c0 <__sprint_r+0xcc>
   15816:	68a6      	ldr	r6, [r4, #8]
   15818:	42b5      	cmp	r5, r6
   1581a:	46b0      	mov	r8, r6
   1581c:	bf3e      	ittt	cc
   1581e:	4618      	movcc	r0, r3
   15820:	462e      	movcc	r6, r5
   15822:	46a8      	movcc	r8, r5
   15824:	d33c      	bcc.n	158a0 <__sprint_r+0xac>
   15826:	89a0      	ldrh	r0, [r4, #12]
   15828:	f410 6f90 	tst.w	r0, #1152	; 0x480
   1582c:	bf08      	it	eq
   1582e:	4618      	moveq	r0, r3
   15830:	d036      	beq.n	158a0 <__sprint_r+0xac>
   15832:	6962      	ldr	r2, [r4, #20]
   15834:	6921      	ldr	r1, [r4, #16]
   15836:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   1583a:	1a5b      	subs	r3, r3, r1
   1583c:	f103 0c01 	add.w	ip, r3, #1
   15840:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   15844:	44ac      	add	ip, r5
   15846:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   1584a:	45e3      	cmp	fp, ip
   1584c:	465a      	mov	r2, fp
   1584e:	bf3c      	itt	cc
   15850:	46e3      	movcc	fp, ip
   15852:	465a      	movcc	r2, fp
   15854:	f410 6f80 	tst.w	r0, #1024	; 0x400
   15858:	d037      	beq.n	158ca <__sprint_r+0xd6>
   1585a:	4611      	mov	r1, r2
   1585c:	9803      	ldr	r0, [sp, #12]
   1585e:	9301      	str	r3, [sp, #4]
   15860:	f002 ff3c 	bl	186dc <_malloc_r>
   15864:	9b01      	ldr	r3, [sp, #4]
   15866:	2800      	cmp	r0, #0
   15868:	d03b      	beq.n	158e2 <__sprint_r+0xee>
   1586a:	461a      	mov	r2, r3
   1586c:	6921      	ldr	r1, [r4, #16]
   1586e:	9301      	str	r3, [sp, #4]
   15870:	9002      	str	r0, [sp, #8]
   15872:	f7ff f99d 	bl	14bb0 <memcpy>
   15876:	89a2      	ldrh	r2, [r4, #12]
   15878:	9b01      	ldr	r3, [sp, #4]
   1587a:	f8dd c008 	ldr.w	ip, [sp, #8]
   1587e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   15882:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   15886:	81a2      	strh	r2, [r4, #12]
   15888:	462e      	mov	r6, r5
   1588a:	46a8      	mov	r8, r5
   1588c:	ebc3 020b 	rsb	r2, r3, fp
   15890:	eb0c 0003 	add.w	r0, ip, r3
   15894:	60a2      	str	r2, [r4, #8]
   15896:	f8c4 c010 	str.w	ip, [r4, #16]
   1589a:	6020      	str	r0, [r4, #0]
   1589c:	f8c4 b014 	str.w	fp, [r4, #20]
   158a0:	4642      	mov	r2, r8
   158a2:	4649      	mov	r1, r9
   158a4:	f003 fa58 	bl	18d58 <memmove>
   158a8:	68a2      	ldr	r2, [r4, #8]
   158aa:	6823      	ldr	r3, [r4, #0]
   158ac:	1b96      	subs	r6, r2, r6
   158ae:	60a6      	str	r6, [r4, #8]
   158b0:	f8da 2008 	ldr.w	r2, [sl, #8]
   158b4:	4443      	add	r3, r8
   158b6:	6023      	str	r3, [r4, #0]
   158b8:	1b55      	subs	r5, r2, r5
   158ba:	f8ca 5008 	str.w	r5, [sl, #8]
   158be:	b1fd      	cbz	r5, 15900 <__sprint_r+0x10c>
   158c0:	f8d7 9000 	ldr.w	r9, [r7]
   158c4:	687d      	ldr	r5, [r7, #4]
   158c6:	3708      	adds	r7, #8
   158c8:	e7a3      	b.n	15812 <__sprint_r+0x1e>
   158ca:	9803      	ldr	r0, [sp, #12]
   158cc:	9301      	str	r3, [sp, #4]
   158ce:	f003 ff4f 	bl	19770 <_realloc_r>
   158d2:	9b01      	ldr	r3, [sp, #4]
   158d4:	4684      	mov	ip, r0
   158d6:	2800      	cmp	r0, #0
   158d8:	d1d6      	bne.n	15888 <__sprint_r+0x94>
   158da:	9803      	ldr	r0, [sp, #12]
   158dc:	6921      	ldr	r1, [r4, #16]
   158de:	f002 fdd3 	bl	18488 <_free_r>
   158e2:	9a03      	ldr	r2, [sp, #12]
   158e4:	230c      	movs	r3, #12
   158e6:	f04f 30ff 	mov.w	r0, #4294967295
   158ea:	6013      	str	r3, [r2, #0]
   158ec:	2300      	movs	r3, #0
   158ee:	89a2      	ldrh	r2, [r4, #12]
   158f0:	f8ca 3004 	str.w	r3, [sl, #4]
   158f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   158f8:	f8ca 3008 	str.w	r3, [sl, #8]
   158fc:	81a2      	strh	r2, [r4, #12]
   158fe:	e002      	b.n	15906 <__sprint_r+0x112>
   15900:	4628      	mov	r0, r5
   15902:	f8ca 5004 	str.w	r5, [sl, #4]
   15906:	b005      	add	sp, #20
   15908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1590c:	6050      	str	r0, [r2, #4]
   1590e:	e7fa      	b.n	15906 <__sprint_r+0x112>

00015910 <_svfprintf_r>:
   15910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15914:	b0c5      	sub	sp, #276	; 0x114
   15916:	460e      	mov	r6, r1
   15918:	469a      	mov	sl, r3
   1591a:	4615      	mov	r5, r2
   1591c:	9009      	str	r0, [sp, #36]	; 0x24
   1591e:	f002 fe99 	bl	18654 <_localeconv_r>
   15922:	89b3      	ldrh	r3, [r6, #12]
   15924:	f013 0f80 	tst.w	r3, #128	; 0x80
   15928:	6800      	ldr	r0, [r0, #0]
   1592a:	901b      	str	r0, [sp, #108]	; 0x6c
   1592c:	d003      	beq.n	15936 <_svfprintf_r+0x26>
   1592e:	6933      	ldr	r3, [r6, #16]
   15930:	2b00      	cmp	r3, #0
   15932:	f001 808c 	beq.w	16a4e <_svfprintf_r+0x113e>
   15936:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   1593a:	46b3      	mov	fp, r6
   1593c:	464c      	mov	r4, r9
   1593e:	2200      	movs	r2, #0
   15940:	9210      	str	r2, [sp, #64]	; 0x40
   15942:	2300      	movs	r3, #0
   15944:	9218      	str	r2, [sp, #96]	; 0x60
   15946:	9217      	str	r2, [sp, #92]	; 0x5c
   15948:	921a      	str	r2, [sp, #104]	; 0x68
   1594a:	920d      	str	r2, [sp, #52]	; 0x34
   1594c:	aa2d      	add	r2, sp, #180	; 0xb4
   1594e:	9319      	str	r3, [sp, #100]	; 0x64
   15950:	3228      	adds	r2, #40	; 0x28
   15952:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   15956:	9216      	str	r2, [sp, #88]	; 0x58
   15958:	9307      	str	r3, [sp, #28]
   1595a:	2300      	movs	r3, #0
   1595c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   15960:	9338      	str	r3, [sp, #224]	; 0xe0
   15962:	9339      	str	r3, [sp, #228]	; 0xe4
   15964:	782b      	ldrb	r3, [r5, #0]
   15966:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   1596a:	bf18      	it	ne
   1596c:	2201      	movne	r2, #1
   1596e:	2b00      	cmp	r3, #0
   15970:	bf0c      	ite	eq
   15972:	2200      	moveq	r2, #0
   15974:	f002 0201 	andne.w	r2, r2, #1
   15978:	b302      	cbz	r2, 159bc <_svfprintf_r+0xac>
   1597a:	462e      	mov	r6, r5
   1597c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   15980:	1e1a      	subs	r2, r3, #0
   15982:	bf18      	it	ne
   15984:	2201      	movne	r2, #1
   15986:	2b25      	cmp	r3, #37	; 0x25
   15988:	bf0c      	ite	eq
   1598a:	2200      	moveq	r2, #0
   1598c:	f002 0201 	andne.w	r2, r2, #1
   15990:	2a00      	cmp	r2, #0
   15992:	d1f3      	bne.n	1597c <_svfprintf_r+0x6c>
   15994:	1b77      	subs	r7, r6, r5
   15996:	bf08      	it	eq
   15998:	4635      	moveq	r5, r6
   1599a:	d00f      	beq.n	159bc <_svfprintf_r+0xac>
   1599c:	6067      	str	r7, [r4, #4]
   1599e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   159a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   159a2:	3301      	adds	r3, #1
   159a4:	6025      	str	r5, [r4, #0]
   159a6:	19d2      	adds	r2, r2, r7
   159a8:	2b07      	cmp	r3, #7
   159aa:	9239      	str	r2, [sp, #228]	; 0xe4
   159ac:	9338      	str	r3, [sp, #224]	; 0xe0
   159ae:	dc79      	bgt.n	15aa4 <_svfprintf_r+0x194>
   159b0:	3408      	adds	r4, #8
   159b2:	980d      	ldr	r0, [sp, #52]	; 0x34
   159b4:	4635      	mov	r5, r6
   159b6:	19c0      	adds	r0, r0, r7
   159b8:	900d      	str	r0, [sp, #52]	; 0x34
   159ba:	7833      	ldrb	r3, [r6, #0]
   159bc:	2b00      	cmp	r3, #0
   159be:	f000 8737 	beq.w	16830 <_svfprintf_r+0xf20>
   159c2:	2100      	movs	r1, #0
   159c4:	f04f 0200 	mov.w	r2, #0
   159c8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   159cc:	1c6b      	adds	r3, r5, #1
   159ce:	910c      	str	r1, [sp, #48]	; 0x30
   159d0:	f04f 38ff 	mov.w	r8, #4294967295
   159d4:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   159d8:	468a      	mov	sl, r1
   159da:	786a      	ldrb	r2, [r5, #1]
   159dc:	202b      	movs	r0, #43	; 0x2b
   159de:	f04f 0c20 	mov.w	ip, #32
   159e2:	1c5d      	adds	r5, r3, #1
   159e4:	f1a2 0320 	sub.w	r3, r2, #32
   159e8:	2b58      	cmp	r3, #88	; 0x58
   159ea:	f200 8219 	bhi.w	15e20 <_svfprintf_r+0x510>
   159ee:	e8df f013 	tbh	[pc, r3, lsl #1]
   159f2:	0229      	.short	0x0229
   159f4:	02170217 	.word	0x02170217
   159f8:	02170235 	.word	0x02170235
   159fc:	02170217 	.word	0x02170217
   15a00:	02170217 	.word	0x02170217
   15a04:	023c0217 	.word	0x023c0217
   15a08:	02170248 	.word	0x02170248
   15a0c:	02cf02c8 	.word	0x02cf02c8
   15a10:	02ef0217 	.word	0x02ef0217
   15a14:	02f602f6 	.word	0x02f602f6
   15a18:	02f602f6 	.word	0x02f602f6
   15a1c:	02f602f6 	.word	0x02f602f6
   15a20:	02f602f6 	.word	0x02f602f6
   15a24:	021702f6 	.word	0x021702f6
   15a28:	02170217 	.word	0x02170217
   15a2c:	02170217 	.word	0x02170217
   15a30:	02170217 	.word	0x02170217
   15a34:	02170217 	.word	0x02170217
   15a38:	024f0217 	.word	0x024f0217
   15a3c:	02170288 	.word	0x02170288
   15a40:	02170288 	.word	0x02170288
   15a44:	02170217 	.word	0x02170217
   15a48:	02c10217 	.word	0x02c10217
   15a4c:	02170217 	.word	0x02170217
   15a50:	021703ee 	.word	0x021703ee
   15a54:	02170217 	.word	0x02170217
   15a58:	02170217 	.word	0x02170217
   15a5c:	02170393 	.word	0x02170393
   15a60:	03ad0217 	.word	0x03ad0217
   15a64:	02170217 	.word	0x02170217
   15a68:	02170217 	.word	0x02170217
   15a6c:	02170217 	.word	0x02170217
   15a70:	02170217 	.word	0x02170217
   15a74:	02170217 	.word	0x02170217
   15a78:	03d803c7 	.word	0x03d803c7
   15a7c:	02880288 	.word	0x02880288
   15a80:	030b0288 	.word	0x030b0288
   15a84:	021703d8 	.word	0x021703d8
   15a88:	030f0217 	.word	0x030f0217
   15a8c:	03190217 	.word	0x03190217
   15a90:	033e0329 	.word	0x033e0329
   15a94:	0217038c 	.word	0x0217038c
   15a98:	02170359 	.word	0x02170359
   15a9c:	02170384 	.word	0x02170384
   15aa0:	00ea0217 	.word	0x00ea0217
   15aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
   15aa6:	4659      	mov	r1, fp
   15aa8:	aa37      	add	r2, sp, #220	; 0xdc
   15aaa:	f7ff fea3 	bl	157f4 <__sprint_r>
   15aae:	2800      	cmp	r0, #0
   15ab0:	d17c      	bne.n	15bac <_svfprintf_r+0x29c>
   15ab2:	464c      	mov	r4, r9
   15ab4:	e77d      	b.n	159b2 <_svfprintf_r+0xa2>
   15ab6:	9918      	ldr	r1, [sp, #96]	; 0x60
   15ab8:	2901      	cmp	r1, #1
   15aba:	f340 8452 	ble.w	16362 <_svfprintf_r+0xa52>
   15abe:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15ac0:	2301      	movs	r3, #1
   15ac2:	6063      	str	r3, [r4, #4]
   15ac4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15ac6:	6022      	str	r2, [r4, #0]
   15ac8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15aca:	3301      	adds	r3, #1
   15acc:	9338      	str	r3, [sp, #224]	; 0xe0
   15ace:	3201      	adds	r2, #1
   15ad0:	2b07      	cmp	r3, #7
   15ad2:	9239      	str	r2, [sp, #228]	; 0xe4
   15ad4:	f300 8596 	bgt.w	16604 <_svfprintf_r+0xcf4>
   15ad8:	3408      	adds	r4, #8
   15ada:	2301      	movs	r3, #1
   15adc:	6063      	str	r3, [r4, #4]
   15ade:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15ae0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15ae2:	3301      	adds	r3, #1
   15ae4:	981b      	ldr	r0, [sp, #108]	; 0x6c
   15ae6:	3201      	adds	r2, #1
   15ae8:	2b07      	cmp	r3, #7
   15aea:	9239      	str	r2, [sp, #228]	; 0xe4
   15aec:	6020      	str	r0, [r4, #0]
   15aee:	9338      	str	r3, [sp, #224]	; 0xe0
   15af0:	f300 857d 	bgt.w	165ee <_svfprintf_r+0xcde>
   15af4:	3408      	adds	r4, #8
   15af6:	9810      	ldr	r0, [sp, #64]	; 0x40
   15af8:	2200      	movs	r2, #0
   15afa:	2300      	movs	r3, #0
   15afc:	9919      	ldr	r1, [sp, #100]	; 0x64
   15afe:	f004 fd8d 	bl	1a61c <__aeabi_dcmpeq>
   15b02:	2800      	cmp	r0, #0
   15b04:	f040 8503 	bne.w	1650e <_svfprintf_r+0xbfe>
   15b08:	9918      	ldr	r1, [sp, #96]	; 0x60
   15b0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15b0c:	1e4a      	subs	r2, r1, #1
   15b0e:	6062      	str	r2, [r4, #4]
   15b10:	1c59      	adds	r1, r3, #1
   15b12:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15b14:	6021      	str	r1, [r4, #0]
   15b16:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15b18:	3301      	adds	r3, #1
   15b1a:	9338      	str	r3, [sp, #224]	; 0xe0
   15b1c:	188a      	adds	r2, r1, r2
   15b1e:	2b07      	cmp	r3, #7
   15b20:	9239      	str	r2, [sp, #228]	; 0xe4
   15b22:	f300 842f 	bgt.w	16384 <_svfprintf_r+0xa74>
   15b26:	3408      	adds	r4, #8
   15b28:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   15b2a:	981a      	ldr	r0, [sp, #104]	; 0x68
   15b2c:	6062      	str	r2, [r4, #4]
   15b2e:	aa3e      	add	r2, sp, #248	; 0xf8
   15b30:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15b32:	6022      	str	r2, [r4, #0]
   15b34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15b36:	3301      	adds	r3, #1
   15b38:	9338      	str	r3, [sp, #224]	; 0xe0
   15b3a:	1812      	adds	r2, r2, r0
   15b3c:	2b07      	cmp	r3, #7
   15b3e:	9239      	str	r2, [sp, #228]	; 0xe4
   15b40:	f300 814f 	bgt.w	15de2 <_svfprintf_r+0x4d2>
   15b44:	f104 0308 	add.w	r3, r4, #8
   15b48:	f01a 0f04 	tst.w	sl, #4
   15b4c:	f000 8156 	beq.w	15dfc <_svfprintf_r+0x4ec>
   15b50:	990c      	ldr	r1, [sp, #48]	; 0x30
   15b52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15b54:	1a8e      	subs	r6, r1, r2
   15b56:	2e00      	cmp	r6, #0
   15b58:	f340 8150 	ble.w	15dfc <_svfprintf_r+0x4ec>
   15b5c:	2e10      	cmp	r6, #16
   15b5e:	f247 271c 	movw	r7, #29212	; 0x721c
   15b62:	bfd8      	it	le
   15b64:	f2c0 0702 	movtle	r7, #2
   15b68:	f340 83de 	ble.w	16328 <_svfprintf_r+0xa18>
   15b6c:	2410      	movs	r4, #16
   15b6e:	f2c0 0702 	movt	r7, #2
   15b72:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15b76:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   15b7a:	e003      	b.n	15b84 <_svfprintf_r+0x274>
   15b7c:	3e10      	subs	r6, #16
   15b7e:	2e10      	cmp	r6, #16
   15b80:	f340 83d2 	ble.w	16328 <_svfprintf_r+0xa18>
   15b84:	605c      	str	r4, [r3, #4]
   15b86:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15b88:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15b8a:	3201      	adds	r2, #1
   15b8c:	601f      	str	r7, [r3, #0]
   15b8e:	3110      	adds	r1, #16
   15b90:	2a07      	cmp	r2, #7
   15b92:	9139      	str	r1, [sp, #228]	; 0xe4
   15b94:	f103 0308 	add.w	r3, r3, #8
   15b98:	9238      	str	r2, [sp, #224]	; 0xe0
   15b9a:	ddef      	ble.n	15b7c <_svfprintf_r+0x26c>
   15b9c:	4650      	mov	r0, sl
   15b9e:	4659      	mov	r1, fp
   15ba0:	4642      	mov	r2, r8
   15ba2:	f7ff fe27 	bl	157f4 <__sprint_r>
   15ba6:	464b      	mov	r3, r9
   15ba8:	2800      	cmp	r0, #0
   15baa:	d0e7      	beq.n	15b7c <_svfprintf_r+0x26c>
   15bac:	465e      	mov	r6, fp
   15bae:	89b3      	ldrh	r3, [r6, #12]
   15bb0:	980d      	ldr	r0, [sp, #52]	; 0x34
   15bb2:	f013 0f40 	tst.w	r3, #64	; 0x40
   15bb6:	bf18      	it	ne
   15bb8:	f04f 30ff 	movne.w	r0, #4294967295
   15bbc:	900d      	str	r0, [sp, #52]	; 0x34
   15bbe:	980d      	ldr	r0, [sp, #52]	; 0x34
   15bc0:	b045      	add	sp, #276	; 0x114
   15bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bc6:	f01a 0f20 	tst.w	sl, #32
   15bca:	f247 2060 	movw	r0, #29280	; 0x7260
   15bce:	f2c0 0002 	movt	r0, #2
   15bd2:	9214      	str	r2, [sp, #80]	; 0x50
   15bd4:	9017      	str	r0, [sp, #92]	; 0x5c
   15bd6:	f000 82c3 	beq.w	16160 <_svfprintf_r+0x850>
   15bda:	990a      	ldr	r1, [sp, #40]	; 0x28
   15bdc:	1dcb      	adds	r3, r1, #7
   15bde:	f023 0307 	bic.w	r3, r3, #7
   15be2:	f103 0208 	add.w	r2, r3, #8
   15be6:	920a      	str	r2, [sp, #40]	; 0x28
   15be8:	e9d3 6700 	ldrd	r6, r7, [r3]
   15bec:	ea56 0107 	orrs.w	r1, r6, r7
   15bf0:	bf0c      	ite	eq
   15bf2:	2200      	moveq	r2, #0
   15bf4:	2201      	movne	r2, #1
   15bf6:	ea1a 0f02 	tst.w	sl, r2
   15bfa:	f040 84bc 	bne.w	16576 <_svfprintf_r+0xc66>
   15bfe:	2302      	movs	r3, #2
   15c00:	f04f 0100 	mov.w	r1, #0
   15c04:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15c08:	f1b8 0f00 	cmp.w	r8, #0
   15c0c:	bfa8      	it	ge
   15c0e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15c12:	f1b8 0f00 	cmp.w	r8, #0
   15c16:	bf18      	it	ne
   15c18:	f042 0201 	orrne.w	r2, r2, #1
   15c1c:	2a00      	cmp	r2, #0
   15c1e:	f000 8160 	beq.w	15ee2 <_svfprintf_r+0x5d2>
   15c22:	2b01      	cmp	r3, #1
   15c24:	f000 8434 	beq.w	16490 <_svfprintf_r+0xb80>
   15c28:	2b02      	cmp	r3, #2
   15c2a:	f000 8417 	beq.w	1645c <_svfprintf_r+0xb4c>
   15c2e:	9916      	ldr	r1, [sp, #88]	; 0x58
   15c30:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   15c34:	9111      	str	r1, [sp, #68]	; 0x44
   15c36:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   15c3a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   15c3e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   15c42:	f006 0007 	and.w	r0, r6, #7
   15c46:	4667      	mov	r7, ip
   15c48:	4646      	mov	r6, r8
   15c4a:	3030      	adds	r0, #48	; 0x30
   15c4c:	ea56 0207 	orrs.w	r2, r6, r7
   15c50:	f801 0d01 	strb.w	r0, [r1, #-1]!
   15c54:	d1ef      	bne.n	15c36 <_svfprintf_r+0x326>
   15c56:	f01a 0f01 	tst.w	sl, #1
   15c5a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   15c5e:	9111      	str	r1, [sp, #68]	; 0x44
   15c60:	f040 84db 	bne.w	1661a <_svfprintf_r+0xd0a>
   15c64:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15c66:	1a5b      	subs	r3, r3, r1
   15c68:	930e      	str	r3, [sp, #56]	; 0x38
   15c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15c6c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   15c70:	4543      	cmp	r3, r8
   15c72:	bfb8      	it	lt
   15c74:	4643      	movlt	r3, r8
   15c76:	930b      	str	r3, [sp, #44]	; 0x2c
   15c78:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15c7c:	b113      	cbz	r3, 15c84 <_svfprintf_r+0x374>
   15c7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   15c80:	3101      	adds	r1, #1
   15c82:	910b      	str	r1, [sp, #44]	; 0x2c
   15c84:	f01a 0202 	ands.w	r2, sl, #2
   15c88:	9213      	str	r2, [sp, #76]	; 0x4c
   15c8a:	d002      	beq.n	15c92 <_svfprintf_r+0x382>
   15c8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15c8e:	3302      	adds	r3, #2
   15c90:	930b      	str	r3, [sp, #44]	; 0x2c
   15c92:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   15c96:	9012      	str	r0, [sp, #72]	; 0x48
   15c98:	d138      	bne.n	15d0c <_svfprintf_r+0x3fc>
   15c9a:	990c      	ldr	r1, [sp, #48]	; 0x30
   15c9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15c9e:	1a8e      	subs	r6, r1, r2
   15ca0:	2e00      	cmp	r6, #0
   15ca2:	dd33      	ble.n	15d0c <_svfprintf_r+0x3fc>
   15ca4:	2e10      	cmp	r6, #16
   15ca6:	f247 271c 	movw	r7, #29212	; 0x721c
   15caa:	bfd8      	it	le
   15cac:	f2c0 0702 	movtle	r7, #2
   15cb0:	dd20      	ble.n	15cf4 <_svfprintf_r+0x3e4>
   15cb2:	f04f 0810 	mov.w	r8, #16
   15cb6:	f2c0 0702 	movt	r7, #2
   15cba:	e002      	b.n	15cc2 <_svfprintf_r+0x3b2>
   15cbc:	3e10      	subs	r6, #16
   15cbe:	2e10      	cmp	r6, #16
   15cc0:	dd18      	ble.n	15cf4 <_svfprintf_r+0x3e4>
   15cc2:	f8c4 8004 	str.w	r8, [r4, #4]
   15cc6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15cc8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15cca:	3301      	adds	r3, #1
   15ccc:	6027      	str	r7, [r4, #0]
   15cce:	3210      	adds	r2, #16
   15cd0:	2b07      	cmp	r3, #7
   15cd2:	9239      	str	r2, [sp, #228]	; 0xe4
   15cd4:	f104 0408 	add.w	r4, r4, #8
   15cd8:	9338      	str	r3, [sp, #224]	; 0xe0
   15cda:	ddef      	ble.n	15cbc <_svfprintf_r+0x3ac>
   15cdc:	9809      	ldr	r0, [sp, #36]	; 0x24
   15cde:	4659      	mov	r1, fp
   15ce0:	aa37      	add	r2, sp, #220	; 0xdc
   15ce2:	464c      	mov	r4, r9
   15ce4:	f7ff fd86 	bl	157f4 <__sprint_r>
   15ce8:	2800      	cmp	r0, #0
   15cea:	f47f af5f 	bne.w	15bac <_svfprintf_r+0x29c>
   15cee:	3e10      	subs	r6, #16
   15cf0:	2e10      	cmp	r6, #16
   15cf2:	dce6      	bgt.n	15cc2 <_svfprintf_r+0x3b2>
   15cf4:	6066      	str	r6, [r4, #4]
   15cf6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15cf8:	6027      	str	r7, [r4, #0]
   15cfa:	1c5a      	adds	r2, r3, #1
   15cfc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15cfe:	9238      	str	r2, [sp, #224]	; 0xe0
   15d00:	199b      	adds	r3, r3, r6
   15d02:	2a07      	cmp	r2, #7
   15d04:	9339      	str	r3, [sp, #228]	; 0xe4
   15d06:	f300 83f7 	bgt.w	164f8 <_svfprintf_r+0xbe8>
   15d0a:	3408      	adds	r4, #8
   15d0c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15d10:	b173      	cbz	r3, 15d30 <_svfprintf_r+0x420>
   15d12:	2301      	movs	r3, #1
   15d14:	6063      	str	r3, [r4, #4]
   15d16:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15d18:	aa43      	add	r2, sp, #268	; 0x10c
   15d1a:	3203      	adds	r2, #3
   15d1c:	6022      	str	r2, [r4, #0]
   15d1e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15d20:	3301      	adds	r3, #1
   15d22:	9338      	str	r3, [sp, #224]	; 0xe0
   15d24:	3201      	adds	r2, #1
   15d26:	2b07      	cmp	r3, #7
   15d28:	9239      	str	r2, [sp, #228]	; 0xe4
   15d2a:	f300 8340 	bgt.w	163ae <_svfprintf_r+0xa9e>
   15d2e:	3408      	adds	r4, #8
   15d30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15d32:	b16b      	cbz	r3, 15d50 <_svfprintf_r+0x440>
   15d34:	2302      	movs	r3, #2
   15d36:	6063      	str	r3, [r4, #4]
   15d38:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15d3a:	aa43      	add	r2, sp, #268	; 0x10c
   15d3c:	6022      	str	r2, [r4, #0]
   15d3e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15d40:	3301      	adds	r3, #1
   15d42:	9338      	str	r3, [sp, #224]	; 0xe0
   15d44:	3202      	adds	r2, #2
   15d46:	2b07      	cmp	r3, #7
   15d48:	9239      	str	r2, [sp, #228]	; 0xe4
   15d4a:	f300 833a 	bgt.w	163c2 <_svfprintf_r+0xab2>
   15d4e:	3408      	adds	r4, #8
   15d50:	9812      	ldr	r0, [sp, #72]	; 0x48
   15d52:	2880      	cmp	r0, #128	; 0x80
   15d54:	f000 82b2 	beq.w	162bc <_svfprintf_r+0x9ac>
   15d58:	9815      	ldr	r0, [sp, #84]	; 0x54
   15d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15d5c:	1ac6      	subs	r6, r0, r3
   15d5e:	2e00      	cmp	r6, #0
   15d60:	dd2e      	ble.n	15dc0 <_svfprintf_r+0x4b0>
   15d62:	2e10      	cmp	r6, #16
   15d64:	4fa7      	ldr	r7, [pc, #668]	; (16004 <_svfprintf_r+0x6f4>)
   15d66:	bfc8      	it	gt
   15d68:	f04f 0810 	movgt.w	r8, #16
   15d6c:	dc03      	bgt.n	15d76 <_svfprintf_r+0x466>
   15d6e:	e01b      	b.n	15da8 <_svfprintf_r+0x498>
   15d70:	3e10      	subs	r6, #16
   15d72:	2e10      	cmp	r6, #16
   15d74:	dd18      	ble.n	15da8 <_svfprintf_r+0x498>
   15d76:	f8c4 8004 	str.w	r8, [r4, #4]
   15d7a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15d7c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15d7e:	3301      	adds	r3, #1
   15d80:	6027      	str	r7, [r4, #0]
   15d82:	3210      	adds	r2, #16
   15d84:	2b07      	cmp	r3, #7
   15d86:	9239      	str	r2, [sp, #228]	; 0xe4
   15d88:	f104 0408 	add.w	r4, r4, #8
   15d8c:	9338      	str	r3, [sp, #224]	; 0xe0
   15d8e:	ddef      	ble.n	15d70 <_svfprintf_r+0x460>
   15d90:	9809      	ldr	r0, [sp, #36]	; 0x24
   15d92:	4659      	mov	r1, fp
   15d94:	aa37      	add	r2, sp, #220	; 0xdc
   15d96:	464c      	mov	r4, r9
   15d98:	f7ff fd2c 	bl	157f4 <__sprint_r>
   15d9c:	2800      	cmp	r0, #0
   15d9e:	f47f af05 	bne.w	15bac <_svfprintf_r+0x29c>
   15da2:	3e10      	subs	r6, #16
   15da4:	2e10      	cmp	r6, #16
   15da6:	dce6      	bgt.n	15d76 <_svfprintf_r+0x466>
   15da8:	6066      	str	r6, [r4, #4]
   15daa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15dac:	6027      	str	r7, [r4, #0]
   15dae:	1c5a      	adds	r2, r3, #1
   15db0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15db2:	9238      	str	r2, [sp, #224]	; 0xe0
   15db4:	199b      	adds	r3, r3, r6
   15db6:	2a07      	cmp	r2, #7
   15db8:	9339      	str	r3, [sp, #228]	; 0xe4
   15dba:	f300 82ee 	bgt.w	1639a <_svfprintf_r+0xa8a>
   15dbe:	3408      	adds	r4, #8
   15dc0:	f41a 7f80 	tst.w	sl, #256	; 0x100
   15dc4:	f040 8219 	bne.w	161fa <_svfprintf_r+0x8ea>
   15dc8:	990e      	ldr	r1, [sp, #56]	; 0x38
   15dca:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15dcc:	6061      	str	r1, [r4, #4]
   15dce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15dd0:	6022      	str	r2, [r4, #0]
   15dd2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15dd4:	3301      	adds	r3, #1
   15dd6:	9338      	str	r3, [sp, #224]	; 0xe0
   15dd8:	1852      	adds	r2, r2, r1
   15dda:	2b07      	cmp	r3, #7
   15ddc:	9239      	str	r2, [sp, #228]	; 0xe4
   15dde:	f77f aeb1 	ble.w	15b44 <_svfprintf_r+0x234>
   15de2:	9809      	ldr	r0, [sp, #36]	; 0x24
   15de4:	4659      	mov	r1, fp
   15de6:	aa37      	add	r2, sp, #220	; 0xdc
   15de8:	f7ff fd04 	bl	157f4 <__sprint_r>
   15dec:	2800      	cmp	r0, #0
   15dee:	f47f aedd 	bne.w	15bac <_svfprintf_r+0x29c>
   15df2:	f01a 0f04 	tst.w	sl, #4
   15df6:	464b      	mov	r3, r9
   15df8:	f47f aeaa 	bne.w	15b50 <_svfprintf_r+0x240>
   15dfc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15dfe:	980d      	ldr	r0, [sp, #52]	; 0x34
   15e00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15e02:	990c      	ldr	r1, [sp, #48]	; 0x30
   15e04:	428a      	cmp	r2, r1
   15e06:	bfac      	ite	ge
   15e08:	1880      	addge	r0, r0, r2
   15e0a:	1840      	addlt	r0, r0, r1
   15e0c:	900d      	str	r0, [sp, #52]	; 0x34
   15e0e:	2b00      	cmp	r3, #0
   15e10:	f040 829e 	bne.w	16350 <_svfprintf_r+0xa40>
   15e14:	2300      	movs	r3, #0
   15e16:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   15e1a:	9338      	str	r3, [sp, #224]	; 0xe0
   15e1c:	464c      	mov	r4, r9
   15e1e:	e5a1      	b.n	15964 <_svfprintf_r+0x54>
   15e20:	9214      	str	r2, [sp, #80]	; 0x50
   15e22:	2a00      	cmp	r2, #0
   15e24:	f000 8504 	beq.w	16830 <_svfprintf_r+0xf20>
   15e28:	2001      	movs	r0, #1
   15e2a:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   15e2e:	f04f 0100 	mov.w	r1, #0
   15e32:	aa2d      	add	r2, sp, #180	; 0xb4
   15e34:	900b      	str	r0, [sp, #44]	; 0x2c
   15e36:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15e3a:	9211      	str	r2, [sp, #68]	; 0x44
   15e3c:	900e      	str	r0, [sp, #56]	; 0x38
   15e3e:	2100      	movs	r1, #0
   15e40:	9115      	str	r1, [sp, #84]	; 0x54
   15e42:	e71f      	b.n	15c84 <_svfprintf_r+0x374>
   15e44:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15e48:	2b00      	cmp	r3, #0
   15e4a:	f040 840c 	bne.w	16666 <_svfprintf_r+0xd56>
   15e4e:	990a      	ldr	r1, [sp, #40]	; 0x28
   15e50:	462b      	mov	r3, r5
   15e52:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   15e56:	782a      	ldrb	r2, [r5, #0]
   15e58:	910a      	str	r1, [sp, #40]	; 0x28
   15e5a:	e5c2      	b.n	159e2 <_svfprintf_r+0xd2>
   15e5c:	990a      	ldr	r1, [sp, #40]	; 0x28
   15e5e:	f04a 0a01 	orr.w	sl, sl, #1
   15e62:	782a      	ldrb	r2, [r5, #0]
   15e64:	462b      	mov	r3, r5
   15e66:	910a      	str	r1, [sp, #40]	; 0x28
   15e68:	e5bb      	b.n	159e2 <_svfprintf_r+0xd2>
   15e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15e6e:	681b      	ldr	r3, [r3, #0]
   15e70:	1d11      	adds	r1, r2, #4
   15e72:	2b00      	cmp	r3, #0
   15e74:	930c      	str	r3, [sp, #48]	; 0x30
   15e76:	f2c0 85b2 	blt.w	169de <_svfprintf_r+0x10ce>
   15e7a:	782a      	ldrb	r2, [r5, #0]
   15e7c:	462b      	mov	r3, r5
   15e7e:	910a      	str	r1, [sp, #40]	; 0x28
   15e80:	e5af      	b.n	159e2 <_svfprintf_r+0xd2>
   15e82:	990a      	ldr	r1, [sp, #40]	; 0x28
   15e84:	462b      	mov	r3, r5
   15e86:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   15e8a:	782a      	ldrb	r2, [r5, #0]
   15e8c:	910a      	str	r1, [sp, #40]	; 0x28
   15e8e:	e5a8      	b.n	159e2 <_svfprintf_r+0xd2>
   15e90:	f04a 0a10 	orr.w	sl, sl, #16
   15e94:	9214      	str	r2, [sp, #80]	; 0x50
   15e96:	f01a 0f20 	tst.w	sl, #32
   15e9a:	f000 8187 	beq.w	161ac <_svfprintf_r+0x89c>
   15e9e:	980a      	ldr	r0, [sp, #40]	; 0x28
   15ea0:	1dc3      	adds	r3, r0, #7
   15ea2:	f023 0307 	bic.w	r3, r3, #7
   15ea6:	f103 0108 	add.w	r1, r3, #8
   15eaa:	910a      	str	r1, [sp, #40]	; 0x28
   15eac:	e9d3 6700 	ldrd	r6, r7, [r3]
   15eb0:	2e00      	cmp	r6, #0
   15eb2:	f177 0000 	sbcs.w	r0, r7, #0
   15eb6:	f2c0 8376 	blt.w	165a6 <_svfprintf_r+0xc96>
   15eba:	ea56 0107 	orrs.w	r1, r6, r7
   15ebe:	f04f 0301 	mov.w	r3, #1
   15ec2:	bf0c      	ite	eq
   15ec4:	2200      	moveq	r2, #0
   15ec6:	2201      	movne	r2, #1
   15ec8:	f1b8 0f00 	cmp.w	r8, #0
   15ecc:	bfa8      	it	ge
   15ece:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15ed2:	f1b8 0f00 	cmp.w	r8, #0
   15ed6:	bf18      	it	ne
   15ed8:	f042 0201 	orrne.w	r2, r2, #1
   15edc:	2a00      	cmp	r2, #0
   15ede:	f47f aea0 	bne.w	15c22 <_svfprintf_r+0x312>
   15ee2:	2b00      	cmp	r3, #0
   15ee4:	f040 81e5 	bne.w	162b2 <_svfprintf_r+0x9a2>
   15ee8:	f01a 0f01 	tst.w	sl, #1
   15eec:	f000 81e1 	beq.w	162b2 <_svfprintf_r+0x9a2>
   15ef0:	2330      	movs	r3, #48	; 0x30
   15ef2:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   15ef6:	ab2d      	add	r3, sp, #180	; 0xb4
   15ef8:	2001      	movs	r0, #1
   15efa:	3327      	adds	r3, #39	; 0x27
   15efc:	900e      	str	r0, [sp, #56]	; 0x38
   15efe:	9311      	str	r3, [sp, #68]	; 0x44
   15f00:	e6b3      	b.n	15c6a <_svfprintf_r+0x35a>
   15f02:	f01a 0f08 	tst.w	sl, #8
   15f06:	9214      	str	r2, [sp, #80]	; 0x50
   15f08:	f000 83bf 	beq.w	1668a <_svfprintf_r+0xd7a>
   15f0c:	980a      	ldr	r0, [sp, #40]	; 0x28
   15f0e:	1dc3      	adds	r3, r0, #7
   15f10:	f023 0307 	bic.w	r3, r3, #7
   15f14:	f103 0108 	add.w	r1, r3, #8
   15f18:	910a      	str	r1, [sp, #40]	; 0x28
   15f1a:	685e      	ldr	r6, [r3, #4]
   15f1c:	681f      	ldr	r7, [r3, #0]
   15f1e:	9619      	str	r6, [sp, #100]	; 0x64
   15f20:	9710      	str	r7, [sp, #64]	; 0x40
   15f22:	4638      	mov	r0, r7
   15f24:	4631      	mov	r1, r6
   15f26:	f003 fdfd 	bl	19b24 <__isinfd>
   15f2a:	4603      	mov	r3, r0
   15f2c:	2800      	cmp	r0, #0
   15f2e:	f000 8493 	beq.w	16858 <_svfprintf_r+0xf48>
   15f32:	4638      	mov	r0, r7
   15f34:	2200      	movs	r2, #0
   15f36:	2300      	movs	r3, #0
   15f38:	4631      	mov	r1, r6
   15f3a:	f004 fb79 	bl	1a630 <__aeabi_dcmplt>
   15f3e:	2800      	cmp	r0, #0
   15f40:	f040 8415 	bne.w	1676e <_svfprintf_r+0xe5e>
   15f44:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15f48:	2003      	movs	r0, #3
   15f4a:	f247 2254 	movw	r2, #29268	; 0x7254
   15f4e:	f247 2150 	movw	r1, #29264	; 0x7250
   15f52:	900b      	str	r0, [sp, #44]	; 0x2c
   15f54:	9814      	ldr	r0, [sp, #80]	; 0x50
   15f56:	f2c0 0102 	movt	r1, #2
   15f5a:	f2c0 0202 	movt	r2, #2
   15f5e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   15f62:	2847      	cmp	r0, #71	; 0x47
   15f64:	bfd8      	it	le
   15f66:	460a      	movle	r2, r1
   15f68:	2103      	movs	r1, #3
   15f6a:	9211      	str	r2, [sp, #68]	; 0x44
   15f6c:	2200      	movs	r2, #0
   15f6e:	910e      	str	r1, [sp, #56]	; 0x38
   15f70:	9215      	str	r2, [sp, #84]	; 0x54
   15f72:	e683      	b.n	15c7c <_svfprintf_r+0x36c>
   15f74:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f76:	f04a 0a08 	orr.w	sl, sl, #8
   15f7a:	782a      	ldrb	r2, [r5, #0]
   15f7c:	462b      	mov	r3, r5
   15f7e:	910a      	str	r1, [sp, #40]	; 0x28
   15f80:	e52f      	b.n	159e2 <_svfprintf_r+0xd2>
   15f82:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f84:	782a      	ldrb	r2, [r5, #0]
   15f86:	f04a 0a04 	orr.w	sl, sl, #4
   15f8a:	462b      	mov	r3, r5
   15f8c:	910a      	str	r1, [sp, #40]	; 0x28
   15f8e:	e528      	b.n	159e2 <_svfprintf_r+0xd2>
   15f90:	462b      	mov	r3, r5
   15f92:	f813 2b01 	ldrb.w	r2, [r3], #1
   15f96:	2a2a      	cmp	r2, #42	; 0x2a
   15f98:	f000 86cf 	beq.w	16d3a <_svfprintf_r+0x142a>
   15f9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15fa0:	2909      	cmp	r1, #9
   15fa2:	bf88      	it	hi
   15fa4:	f04f 0800 	movhi.w	r8, #0
   15fa8:	d810      	bhi.n	15fcc <_svfprintf_r+0x6bc>
   15faa:	3502      	adds	r5, #2
   15fac:	f04f 0800 	mov.w	r8, #0
   15fb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   15fb4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   15fb8:	462b      	mov	r3, r5
   15fba:	3501      	adds	r5, #1
   15fbc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   15fc0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15fc4:	2909      	cmp	r1, #9
   15fc6:	d9f3      	bls.n	15fb0 <_svfprintf_r+0x6a0>
   15fc8:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   15fcc:	461d      	mov	r5, r3
   15fce:	e509      	b.n	159e4 <_svfprintf_r+0xd4>
   15fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
   15fd2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   15fd6:	782a      	ldrb	r2, [r5, #0]
   15fd8:	462b      	mov	r3, r5
   15fda:	910a      	str	r1, [sp, #40]	; 0x28
   15fdc:	e501      	b.n	159e2 <_svfprintf_r+0xd2>
   15fde:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15fe2:	2600      	movs	r6, #0
   15fe4:	462b      	mov	r3, r5
   15fe6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   15fea:	f813 2b01 	ldrb.w	r2, [r3], #1
   15fee:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   15ff2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15ff6:	461d      	mov	r5, r3
   15ff8:	2909      	cmp	r1, #9
   15ffa:	d9f3      	bls.n	15fe4 <_svfprintf_r+0x6d4>
   15ffc:	960c      	str	r6, [sp, #48]	; 0x30
   15ffe:	461d      	mov	r5, r3
   16000:	e4f0      	b.n	159e4 <_svfprintf_r+0xd4>
   16002:	bf00      	nop
   16004:	0002722c 	.word	0x0002722c
   16008:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   1600c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1600e:	e734      	b.n	15e7a <_svfprintf_r+0x56a>
   16010:	782a      	ldrb	r2, [r5, #0]
   16012:	2a6c      	cmp	r2, #108	; 0x6c
   16014:	f000 8418 	beq.w	16848 <_svfprintf_r+0xf38>
   16018:	990a      	ldr	r1, [sp, #40]	; 0x28
   1601a:	f04a 0a10 	orr.w	sl, sl, #16
   1601e:	462b      	mov	r3, r5
   16020:	910a      	str	r1, [sp, #40]	; 0x28
   16022:	e4de      	b.n	159e2 <_svfprintf_r+0xd2>
   16024:	f01a 0f20 	tst.w	sl, #32
   16028:	f000 8323 	beq.w	16672 <_svfprintf_r+0xd62>
   1602c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1602e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16030:	680b      	ldr	r3, [r1, #0]
   16032:	4610      	mov	r0, r2
   16034:	ea4f 71e0 	mov.w	r1, r0, asr #31
   16038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1603a:	e9c3 0100 	strd	r0, r1, [r3]
   1603e:	f102 0a04 	add.w	sl, r2, #4
   16042:	e48f      	b.n	15964 <_svfprintf_r+0x54>
   16044:	f01a 0320 	ands.w	r3, sl, #32
   16048:	9214      	str	r2, [sp, #80]	; 0x50
   1604a:	f000 80c7 	beq.w	161dc <_svfprintf_r+0x8cc>
   1604e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16050:	1dda      	adds	r2, r3, #7
   16052:	2300      	movs	r3, #0
   16054:	f022 0207 	bic.w	r2, r2, #7
   16058:	f102 0008 	add.w	r0, r2, #8
   1605c:	900a      	str	r0, [sp, #40]	; 0x28
   1605e:	e9d2 6700 	ldrd	r6, r7, [r2]
   16062:	ea56 0107 	orrs.w	r1, r6, r7
   16066:	bf0c      	ite	eq
   16068:	2200      	moveq	r2, #0
   1606a:	2201      	movne	r2, #1
   1606c:	e5c8      	b.n	15c00 <_svfprintf_r+0x2f0>
   1606e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16070:	f247 2060 	movw	r0, #29280	; 0x7260
   16074:	990a      	ldr	r1, [sp, #40]	; 0x28
   16076:	2378      	movs	r3, #120	; 0x78
   16078:	f2c0 0002 	movt	r0, #2
   1607c:	9314      	str	r3, [sp, #80]	; 0x50
   1607e:	6816      	ldr	r6, [r2, #0]
   16080:	3104      	adds	r1, #4
   16082:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   16086:	f04a 0a02 	orr.w	sl, sl, #2
   1608a:	2330      	movs	r3, #48	; 0x30
   1608c:	1e32      	subs	r2, r6, #0
   1608e:	bf18      	it	ne
   16090:	2201      	movne	r2, #1
   16092:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   16096:	4636      	mov	r6, r6
   16098:	f04f 0700 	mov.w	r7, #0
   1609c:	9017      	str	r0, [sp, #92]	; 0x5c
   1609e:	2302      	movs	r3, #2
   160a0:	910a      	str	r1, [sp, #40]	; 0x28
   160a2:	e5ad      	b.n	15c00 <_svfprintf_r+0x2f0>
   160a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   160a6:	9214      	str	r2, [sp, #80]	; 0x50
   160a8:	f04f 0200 	mov.w	r2, #0
   160ac:	1d18      	adds	r0, r3, #4
   160ae:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   160b2:	681b      	ldr	r3, [r3, #0]
   160b4:	900a      	str	r0, [sp, #40]	; 0x28
   160b6:	9311      	str	r3, [sp, #68]	; 0x44
   160b8:	2b00      	cmp	r3, #0
   160ba:	f000 854d 	beq.w	16b58 <_svfprintf_r+0x1248>
   160be:	f1b8 0f00 	cmp.w	r8, #0
   160c2:	9811      	ldr	r0, [sp, #68]	; 0x44
   160c4:	f2c0 852a 	blt.w	16b1c <_svfprintf_r+0x120c>
   160c8:	2100      	movs	r1, #0
   160ca:	4642      	mov	r2, r8
   160cc:	f002 fdd8 	bl	18c80 <memchr>
   160d0:	4603      	mov	r3, r0
   160d2:	2800      	cmp	r0, #0
   160d4:	f000 856e 	beq.w	16bb4 <_svfprintf_r+0x12a4>
   160d8:	9811      	ldr	r0, [sp, #68]	; 0x44
   160da:	1a1b      	subs	r3, r3, r0
   160dc:	930e      	str	r3, [sp, #56]	; 0x38
   160de:	4543      	cmp	r3, r8
   160e0:	f340 8482 	ble.w	169e8 <_svfprintf_r+0x10d8>
   160e4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   160e8:	2100      	movs	r1, #0
   160ea:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   160ee:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   160f2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   160f6:	9115      	str	r1, [sp, #84]	; 0x54
   160f8:	e5c0      	b.n	15c7c <_svfprintf_r+0x36c>
   160fa:	f01a 0f20 	tst.w	sl, #32
   160fe:	9214      	str	r2, [sp, #80]	; 0x50
   16100:	d010      	beq.n	16124 <_svfprintf_r+0x814>
   16102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16104:	1dda      	adds	r2, r3, #7
   16106:	2301      	movs	r3, #1
   16108:	e7a4      	b.n	16054 <_svfprintf_r+0x744>
   1610a:	990a      	ldr	r1, [sp, #40]	; 0x28
   1610c:	f04a 0a20 	orr.w	sl, sl, #32
   16110:	782a      	ldrb	r2, [r5, #0]
   16112:	462b      	mov	r3, r5
   16114:	910a      	str	r1, [sp, #40]	; 0x28
   16116:	e464      	b.n	159e2 <_svfprintf_r+0xd2>
   16118:	f04a 0a10 	orr.w	sl, sl, #16
   1611c:	9214      	str	r2, [sp, #80]	; 0x50
   1611e:	f01a 0f20 	tst.w	sl, #32
   16122:	d1ee      	bne.n	16102 <_svfprintf_r+0x7f2>
   16124:	f01a 0f10 	tst.w	sl, #16
   16128:	f040 8254 	bne.w	165d4 <_svfprintf_r+0xcc4>
   1612c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16130:	f000 8250 	beq.w	165d4 <_svfprintf_r+0xcc4>
   16134:	980a      	ldr	r0, [sp, #40]	; 0x28
   16136:	2301      	movs	r3, #1
   16138:	1d01      	adds	r1, r0, #4
   1613a:	910a      	str	r1, [sp, #40]	; 0x28
   1613c:	8806      	ldrh	r6, [r0, #0]
   1613e:	1e32      	subs	r2, r6, #0
   16140:	bf18      	it	ne
   16142:	2201      	movne	r2, #1
   16144:	4636      	mov	r6, r6
   16146:	f04f 0700 	mov.w	r7, #0
   1614a:	e559      	b.n	15c00 <_svfprintf_r+0x2f0>
   1614c:	f01a 0f20 	tst.w	sl, #32
   16150:	9214      	str	r2, [sp, #80]	; 0x50
   16152:	f247 223c 	movw	r2, #29244	; 0x723c
   16156:	f2c0 0202 	movt	r2, #2
   1615a:	9217      	str	r2, [sp, #92]	; 0x5c
   1615c:	f47f ad3d 	bne.w	15bda <_svfprintf_r+0x2ca>
   16160:	f01a 0f10 	tst.w	sl, #16
   16164:	f040 822d 	bne.w	165c2 <_svfprintf_r+0xcb2>
   16168:	f01a 0f40 	tst.w	sl, #64	; 0x40
   1616c:	f000 8229 	beq.w	165c2 <_svfprintf_r+0xcb2>
   16170:	990a      	ldr	r1, [sp, #40]	; 0x28
   16172:	1d0a      	adds	r2, r1, #4
   16174:	920a      	str	r2, [sp, #40]	; 0x28
   16176:	880e      	ldrh	r6, [r1, #0]
   16178:	4636      	mov	r6, r6
   1617a:	f04f 0700 	mov.w	r7, #0
   1617e:	e535      	b.n	15bec <_svfprintf_r+0x2dc>
   16180:	9214      	str	r2, [sp, #80]	; 0x50
   16182:	2001      	movs	r0, #1
   16184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16186:	f04f 0100 	mov.w	r1, #0
   1618a:	900b      	str	r0, [sp, #44]	; 0x2c
   1618c:	900e      	str	r0, [sp, #56]	; 0x38
   1618e:	6813      	ldr	r3, [r2, #0]
   16190:	3204      	adds	r2, #4
   16192:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   16196:	920a      	str	r2, [sp, #40]	; 0x28
   16198:	aa2d      	add	r2, sp, #180	; 0xb4
   1619a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   1619e:	9211      	str	r2, [sp, #68]	; 0x44
   161a0:	e64d      	b.n	15e3e <_svfprintf_r+0x52e>
   161a2:	f01a 0f20 	tst.w	sl, #32
   161a6:	9214      	str	r2, [sp, #80]	; 0x50
   161a8:	f47f ae79 	bne.w	15e9e <_svfprintf_r+0x58e>
   161ac:	f01a 0f10 	tst.w	sl, #16
   161b0:	f040 81ed 	bne.w	1658e <_svfprintf_r+0xc7e>
   161b4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   161b8:	f000 81e9 	beq.w	1658e <_svfprintf_r+0xc7e>
   161bc:	980a      	ldr	r0, [sp, #40]	; 0x28
   161be:	1d01      	adds	r1, r0, #4
   161c0:	910a      	str	r1, [sp, #40]	; 0x28
   161c2:	f9b0 6000 	ldrsh.w	r6, [r0]
   161c6:	4636      	mov	r6, r6
   161c8:	ea4f 77e6 	mov.w	r7, r6, asr #31
   161cc:	e670      	b.n	15eb0 <_svfprintf_r+0x5a0>
   161ce:	f04a 0a10 	orr.w	sl, sl, #16
   161d2:	9214      	str	r2, [sp, #80]	; 0x50
   161d4:	f01a 0320 	ands.w	r3, sl, #32
   161d8:	f47f af39 	bne.w	1604e <_svfprintf_r+0x73e>
   161dc:	f01a 0210 	ands.w	r2, sl, #16
   161e0:	f000 825f 	beq.w	166a2 <_svfprintf_r+0xd92>
   161e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   161e6:	1d10      	adds	r0, r2, #4
   161e8:	900a      	str	r0, [sp, #40]	; 0x28
   161ea:	6816      	ldr	r6, [r2, #0]
   161ec:	1e32      	subs	r2, r6, #0
   161ee:	bf18      	it	ne
   161f0:	2201      	movne	r2, #1
   161f2:	4636      	mov	r6, r6
   161f4:	f04f 0700 	mov.w	r7, #0
   161f8:	e502      	b.n	15c00 <_svfprintf_r+0x2f0>
   161fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   161fc:	2b65      	cmp	r3, #101	; 0x65
   161fe:	f77f ac5a 	ble.w	15ab6 <_svfprintf_r+0x1a6>
   16202:	9810      	ldr	r0, [sp, #64]	; 0x40
   16204:	2200      	movs	r2, #0
   16206:	2300      	movs	r3, #0
   16208:	9919      	ldr	r1, [sp, #100]	; 0x64
   1620a:	f004 fa07 	bl	1a61c <__aeabi_dcmpeq>
   1620e:	2800      	cmp	r0, #0
   16210:	f000 80e1 	beq.w	163d6 <_svfprintf_r+0xac6>
   16214:	2301      	movs	r3, #1
   16216:	6063      	str	r3, [r4, #4]
   16218:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1621a:	f247 237c 	movw	r3, #29308	; 0x727c
   1621e:	f2c0 0302 	movt	r3, #2
   16222:	6023      	str	r3, [r4, #0]
   16224:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16226:	3201      	adds	r2, #1
   16228:	9238      	str	r2, [sp, #224]	; 0xe0
   1622a:	3301      	adds	r3, #1
   1622c:	2a07      	cmp	r2, #7
   1622e:	9339      	str	r3, [sp, #228]	; 0xe4
   16230:	bfd8      	it	le
   16232:	f104 0308 	addle.w	r3, r4, #8
   16236:	f300 829f 	bgt.w	16778 <_svfprintf_r+0xe68>
   1623a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   1623c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1623e:	4282      	cmp	r2, r0
   16240:	db03      	blt.n	1624a <_svfprintf_r+0x93a>
   16242:	f01a 0f01 	tst.w	sl, #1
   16246:	f43f ac7f 	beq.w	15b48 <_svfprintf_r+0x238>
   1624a:	991b      	ldr	r1, [sp, #108]	; 0x6c
   1624c:	2201      	movs	r2, #1
   1624e:	605a      	str	r2, [r3, #4]
   16250:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16252:	6019      	str	r1, [r3, #0]
   16254:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16256:	3201      	adds	r2, #1
   16258:	9238      	str	r2, [sp, #224]	; 0xe0
   1625a:	3101      	adds	r1, #1
   1625c:	2a07      	cmp	r2, #7
   1625e:	9139      	str	r1, [sp, #228]	; 0xe4
   16260:	f300 83eb 	bgt.w	16a3a <_svfprintf_r+0x112a>
   16264:	3308      	adds	r3, #8
   16266:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16268:	1e56      	subs	r6, r2, #1
   1626a:	2e00      	cmp	r6, #0
   1626c:	f77f ac6c 	ble.w	15b48 <_svfprintf_r+0x238>
   16270:	2e10      	cmp	r6, #16
   16272:	4fa0      	ldr	r7, [pc, #640]	; (164f4 <_svfprintf_r+0xbe4>)
   16274:	f340 81e9 	ble.w	1664a <_svfprintf_r+0xd3a>
   16278:	2410      	movs	r4, #16
   1627a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1627e:	e003      	b.n	16288 <_svfprintf_r+0x978>
   16280:	3e10      	subs	r6, #16
   16282:	2e10      	cmp	r6, #16
   16284:	f340 81e1 	ble.w	1664a <_svfprintf_r+0xd3a>
   16288:	605c      	str	r4, [r3, #4]
   1628a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1628c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1628e:	3201      	adds	r2, #1
   16290:	601f      	str	r7, [r3, #0]
   16292:	3110      	adds	r1, #16
   16294:	2a07      	cmp	r2, #7
   16296:	9139      	str	r1, [sp, #228]	; 0xe4
   16298:	f103 0308 	add.w	r3, r3, #8
   1629c:	9238      	str	r2, [sp, #224]	; 0xe0
   1629e:	ddef      	ble.n	16280 <_svfprintf_r+0x970>
   162a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   162a2:	4659      	mov	r1, fp
   162a4:	4642      	mov	r2, r8
   162a6:	f7ff faa5 	bl	157f4 <__sprint_r>
   162aa:	464b      	mov	r3, r9
   162ac:	2800      	cmp	r0, #0
   162ae:	d0e7      	beq.n	16280 <_svfprintf_r+0x970>
   162b0:	e47c      	b.n	15bac <_svfprintf_r+0x29c>
   162b2:	9916      	ldr	r1, [sp, #88]	; 0x58
   162b4:	2200      	movs	r2, #0
   162b6:	920e      	str	r2, [sp, #56]	; 0x38
   162b8:	9111      	str	r1, [sp, #68]	; 0x44
   162ba:	e4d6      	b.n	15c6a <_svfprintf_r+0x35a>
   162bc:	990c      	ldr	r1, [sp, #48]	; 0x30
   162be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   162c0:	1a8e      	subs	r6, r1, r2
   162c2:	2e00      	cmp	r6, #0
   162c4:	f77f ad48 	ble.w	15d58 <_svfprintf_r+0x448>
   162c8:	2e10      	cmp	r6, #16
   162ca:	4f8a      	ldr	r7, [pc, #552]	; (164f4 <_svfprintf_r+0xbe4>)
   162cc:	bfc8      	it	gt
   162ce:	f04f 0810 	movgt.w	r8, #16
   162d2:	dc03      	bgt.n	162dc <_svfprintf_r+0x9cc>
   162d4:	e01b      	b.n	1630e <_svfprintf_r+0x9fe>
   162d6:	3e10      	subs	r6, #16
   162d8:	2e10      	cmp	r6, #16
   162da:	dd18      	ble.n	1630e <_svfprintf_r+0x9fe>
   162dc:	f8c4 8004 	str.w	r8, [r4, #4]
   162e0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   162e2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   162e4:	3301      	adds	r3, #1
   162e6:	6027      	str	r7, [r4, #0]
   162e8:	3210      	adds	r2, #16
   162ea:	2b07      	cmp	r3, #7
   162ec:	9239      	str	r2, [sp, #228]	; 0xe4
   162ee:	f104 0408 	add.w	r4, r4, #8
   162f2:	9338      	str	r3, [sp, #224]	; 0xe0
   162f4:	ddef      	ble.n	162d6 <_svfprintf_r+0x9c6>
   162f6:	9809      	ldr	r0, [sp, #36]	; 0x24
   162f8:	4659      	mov	r1, fp
   162fa:	aa37      	add	r2, sp, #220	; 0xdc
   162fc:	464c      	mov	r4, r9
   162fe:	f7ff fa79 	bl	157f4 <__sprint_r>
   16302:	2800      	cmp	r0, #0
   16304:	f47f ac52 	bne.w	15bac <_svfprintf_r+0x29c>
   16308:	3e10      	subs	r6, #16
   1630a:	2e10      	cmp	r6, #16
   1630c:	dce6      	bgt.n	162dc <_svfprintf_r+0x9cc>
   1630e:	6066      	str	r6, [r4, #4]
   16310:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16312:	6027      	str	r7, [r4, #0]
   16314:	1c5a      	adds	r2, r3, #1
   16316:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16318:	9238      	str	r2, [sp, #224]	; 0xe0
   1631a:	199b      	adds	r3, r3, r6
   1631c:	2a07      	cmp	r2, #7
   1631e:	9339      	str	r3, [sp, #228]	; 0xe4
   16320:	f300 8188 	bgt.w	16634 <_svfprintf_r+0xd24>
   16324:	3408      	adds	r4, #8
   16326:	e517      	b.n	15d58 <_svfprintf_r+0x448>
   16328:	605e      	str	r6, [r3, #4]
   1632a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1632c:	601f      	str	r7, [r3, #0]
   1632e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16330:	3201      	adds	r2, #1
   16332:	9238      	str	r2, [sp, #224]	; 0xe0
   16334:	18f3      	adds	r3, r6, r3
   16336:	2a07      	cmp	r2, #7
   16338:	9339      	str	r3, [sp, #228]	; 0xe4
   1633a:	f77f ad60 	ble.w	15dfe <_svfprintf_r+0x4ee>
   1633e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16340:	4659      	mov	r1, fp
   16342:	aa37      	add	r2, sp, #220	; 0xdc
   16344:	f7ff fa56 	bl	157f4 <__sprint_r>
   16348:	2800      	cmp	r0, #0
   1634a:	f43f ad57 	beq.w	15dfc <_svfprintf_r+0x4ec>
   1634e:	e42d      	b.n	15bac <_svfprintf_r+0x29c>
   16350:	9809      	ldr	r0, [sp, #36]	; 0x24
   16352:	4659      	mov	r1, fp
   16354:	aa37      	add	r2, sp, #220	; 0xdc
   16356:	f7ff fa4d 	bl	157f4 <__sprint_r>
   1635a:	2800      	cmp	r0, #0
   1635c:	f43f ad5a 	beq.w	15e14 <_svfprintf_r+0x504>
   16360:	e424      	b.n	15bac <_svfprintf_r+0x29c>
   16362:	f01a 0f01 	tst.w	sl, #1
   16366:	f47f abaa 	bne.w	15abe <_svfprintf_r+0x1ae>
   1636a:	2301      	movs	r3, #1
   1636c:	6063      	str	r3, [r4, #4]
   1636e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16370:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16372:	3301      	adds	r3, #1
   16374:	9911      	ldr	r1, [sp, #68]	; 0x44
   16376:	3201      	adds	r2, #1
   16378:	2b07      	cmp	r3, #7
   1637a:	9239      	str	r2, [sp, #228]	; 0xe4
   1637c:	6021      	str	r1, [r4, #0]
   1637e:	9338      	str	r3, [sp, #224]	; 0xe0
   16380:	f77f abd1 	ble.w	15b26 <_svfprintf_r+0x216>
   16384:	9809      	ldr	r0, [sp, #36]	; 0x24
   16386:	4659      	mov	r1, fp
   16388:	aa37      	add	r2, sp, #220	; 0xdc
   1638a:	f7ff fa33 	bl	157f4 <__sprint_r>
   1638e:	2800      	cmp	r0, #0
   16390:	f47f ac0c 	bne.w	15bac <_svfprintf_r+0x29c>
   16394:	464c      	mov	r4, r9
   16396:	f7ff bbc7 	b.w	15b28 <_svfprintf_r+0x218>
   1639a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1639c:	4659      	mov	r1, fp
   1639e:	aa37      	add	r2, sp, #220	; 0xdc
   163a0:	f7ff fa28 	bl	157f4 <__sprint_r>
   163a4:	2800      	cmp	r0, #0
   163a6:	f47f ac01 	bne.w	15bac <_svfprintf_r+0x29c>
   163aa:	464c      	mov	r4, r9
   163ac:	e508      	b.n	15dc0 <_svfprintf_r+0x4b0>
   163ae:	9809      	ldr	r0, [sp, #36]	; 0x24
   163b0:	4659      	mov	r1, fp
   163b2:	aa37      	add	r2, sp, #220	; 0xdc
   163b4:	f7ff fa1e 	bl	157f4 <__sprint_r>
   163b8:	2800      	cmp	r0, #0
   163ba:	f47f abf7 	bne.w	15bac <_svfprintf_r+0x29c>
   163be:	464c      	mov	r4, r9
   163c0:	e4b6      	b.n	15d30 <_svfprintf_r+0x420>
   163c2:	9809      	ldr	r0, [sp, #36]	; 0x24
   163c4:	4659      	mov	r1, fp
   163c6:	aa37      	add	r2, sp, #220	; 0xdc
   163c8:	f7ff fa14 	bl	157f4 <__sprint_r>
   163cc:	2800      	cmp	r0, #0
   163ce:	f47f abed 	bne.w	15bac <_svfprintf_r+0x29c>
   163d2:	464c      	mov	r4, r9
   163d4:	e4bc      	b.n	15d50 <_svfprintf_r+0x440>
   163d6:	9b42      	ldr	r3, [sp, #264]	; 0x108
   163d8:	2b00      	cmp	r3, #0
   163da:	f340 81d9 	ble.w	16790 <_svfprintf_r+0xe80>
   163de:	9918      	ldr	r1, [sp, #96]	; 0x60
   163e0:	428b      	cmp	r3, r1
   163e2:	f2c0 816f 	blt.w	166c4 <_svfprintf_r+0xdb4>
   163e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   163e8:	6061      	str	r1, [r4, #4]
   163ea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163ec:	6022      	str	r2, [r4, #0]
   163ee:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   163f0:	3301      	adds	r3, #1
   163f2:	9338      	str	r3, [sp, #224]	; 0xe0
   163f4:	1852      	adds	r2, r2, r1
   163f6:	2b07      	cmp	r3, #7
   163f8:	9239      	str	r2, [sp, #228]	; 0xe4
   163fa:	bfd8      	it	le
   163fc:	f104 0308 	addle.w	r3, r4, #8
   16400:	f300 83ba 	bgt.w	16b78 <_svfprintf_r+0x1268>
   16404:	9c42      	ldr	r4, [sp, #264]	; 0x108
   16406:	9818      	ldr	r0, [sp, #96]	; 0x60
   16408:	1a24      	subs	r4, r4, r0
   1640a:	2c00      	cmp	r4, #0
   1640c:	f340 819b 	ble.w	16746 <_svfprintf_r+0xe36>
   16410:	2c10      	cmp	r4, #16
   16412:	4f38      	ldr	r7, [pc, #224]	; (164f4 <_svfprintf_r+0xbe4>)
   16414:	f340 818b 	ble.w	1672e <_svfprintf_r+0xe1e>
   16418:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   1641c:	2610      	movs	r6, #16
   1641e:	46aa      	mov	sl, r5
   16420:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16424:	9d09      	ldr	r5, [sp, #36]	; 0x24
   16426:	e003      	b.n	16430 <_svfprintf_r+0xb20>
   16428:	3c10      	subs	r4, #16
   1642a:	2c10      	cmp	r4, #16
   1642c:	f340 817c 	ble.w	16728 <_svfprintf_r+0xe18>
   16430:	605e      	str	r6, [r3, #4]
   16432:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16434:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16436:	3201      	adds	r2, #1
   16438:	601f      	str	r7, [r3, #0]
   1643a:	3110      	adds	r1, #16
   1643c:	2a07      	cmp	r2, #7
   1643e:	9139      	str	r1, [sp, #228]	; 0xe4
   16440:	f103 0308 	add.w	r3, r3, #8
   16444:	9238      	str	r2, [sp, #224]	; 0xe0
   16446:	ddef      	ble.n	16428 <_svfprintf_r+0xb18>
   16448:	4628      	mov	r0, r5
   1644a:	4659      	mov	r1, fp
   1644c:	4642      	mov	r2, r8
   1644e:	f7ff f9d1 	bl	157f4 <__sprint_r>
   16452:	464b      	mov	r3, r9
   16454:	2800      	cmp	r0, #0
   16456:	d0e7      	beq.n	16428 <_svfprintf_r+0xb18>
   16458:	f7ff bba8 	b.w	15bac <_svfprintf_r+0x29c>
   1645c:	9816      	ldr	r0, [sp, #88]	; 0x58
   1645e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   16462:	4603      	mov	r3, r0
   16464:	9011      	str	r0, [sp, #68]	; 0x44
   16466:	0931      	lsrs	r1, r6, #4
   16468:	f006 020f 	and.w	r2, r6, #15
   1646c:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   16470:	0938      	lsrs	r0, r7, #4
   16472:	f81c 2002 	ldrb.w	r2, [ip, r2]
   16476:	460e      	mov	r6, r1
   16478:	4607      	mov	r7, r0
   1647a:	ea56 0107 	orrs.w	r1, r6, r7
   1647e:	f803 2d01 	strb.w	r2, [r3, #-1]!
   16482:	d1f0      	bne.n	16466 <_svfprintf_r+0xb56>
   16484:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16486:	9311      	str	r3, [sp, #68]	; 0x44
   16488:	1ad2      	subs	r2, r2, r3
   1648a:	920e      	str	r2, [sp, #56]	; 0x38
   1648c:	f7ff bbed 	b.w	15c6a <_svfprintf_r+0x35a>
   16490:	2300      	movs	r3, #0
   16492:	2209      	movs	r2, #9
   16494:	42b2      	cmp	r2, r6
   16496:	eb73 0007 	sbcs.w	r0, r3, r7
   1649a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1649c:	bf3e      	ittt	cc
   1649e:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   164a2:	46a0      	movcc	r8, r4
   164a4:	461c      	movcc	r4, r3
   164a6:	d21a      	bcs.n	164de <_svfprintf_r+0xbce>
   164a8:	4630      	mov	r0, r6
   164aa:	4639      	mov	r1, r7
   164ac:	220a      	movs	r2, #10
   164ae:	2300      	movs	r3, #0
   164b0:	f004 f90e 	bl	1a6d0 <__aeabi_uldivmod>
   164b4:	4630      	mov	r0, r6
   164b6:	4639      	mov	r1, r7
   164b8:	2300      	movs	r3, #0
   164ba:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   164be:	220a      	movs	r2, #10
   164c0:	f804 cd01 	strb.w	ip, [r4, #-1]!
   164c4:	f004 f904 	bl	1a6d0 <__aeabi_uldivmod>
   164c8:	4606      	mov	r6, r0
   164ca:	460f      	mov	r7, r1
   164cc:	2009      	movs	r0, #9
   164ce:	2100      	movs	r1, #0
   164d0:	42b0      	cmp	r0, r6
   164d2:	41b9      	sbcs	r1, r7
   164d4:	d3e8      	bcc.n	164a8 <_svfprintf_r+0xb98>
   164d6:	4623      	mov	r3, r4
   164d8:	4644      	mov	r4, r8
   164da:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   164de:	1e5a      	subs	r2, r3, #1
   164e0:	3630      	adds	r6, #48	; 0x30
   164e2:	9211      	str	r2, [sp, #68]	; 0x44
   164e4:	f803 6c01 	strb.w	r6, [r3, #-1]
   164e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   164ea:	1a9b      	subs	r3, r3, r2
   164ec:	930e      	str	r3, [sp, #56]	; 0x38
   164ee:	f7ff bbbc 	b.w	15c6a <_svfprintf_r+0x35a>
   164f2:	bf00      	nop
   164f4:	0002722c 	.word	0x0002722c
   164f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   164fa:	4659      	mov	r1, fp
   164fc:	aa37      	add	r2, sp, #220	; 0xdc
   164fe:	f7ff f979 	bl	157f4 <__sprint_r>
   16502:	2800      	cmp	r0, #0
   16504:	f47f ab52 	bne.w	15bac <_svfprintf_r+0x29c>
   16508:	464c      	mov	r4, r9
   1650a:	f7ff bbff 	b.w	15d0c <_svfprintf_r+0x3fc>
   1650e:	9818      	ldr	r0, [sp, #96]	; 0x60
   16510:	1e46      	subs	r6, r0, #1
   16512:	2e00      	cmp	r6, #0
   16514:	f77f ab08 	ble.w	15b28 <_svfprintf_r+0x218>
   16518:	2e10      	cmp	r6, #16
   1651a:	4f9c      	ldr	r7, [pc, #624]	; (1678c <_svfprintf_r+0xe7c>)
   1651c:	bfc8      	it	gt
   1651e:	f04f 0810 	movgt.w	r8, #16
   16522:	dc03      	bgt.n	1652c <_svfprintf_r+0xc1c>
   16524:	e01b      	b.n	1655e <_svfprintf_r+0xc4e>
   16526:	3e10      	subs	r6, #16
   16528:	2e10      	cmp	r6, #16
   1652a:	dd18      	ble.n	1655e <_svfprintf_r+0xc4e>
   1652c:	f8c4 8004 	str.w	r8, [r4, #4]
   16530:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16532:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16534:	3301      	adds	r3, #1
   16536:	6027      	str	r7, [r4, #0]
   16538:	3210      	adds	r2, #16
   1653a:	2b07      	cmp	r3, #7
   1653c:	9239      	str	r2, [sp, #228]	; 0xe4
   1653e:	f104 0408 	add.w	r4, r4, #8
   16542:	9338      	str	r3, [sp, #224]	; 0xe0
   16544:	ddef      	ble.n	16526 <_svfprintf_r+0xc16>
   16546:	9809      	ldr	r0, [sp, #36]	; 0x24
   16548:	4659      	mov	r1, fp
   1654a:	aa37      	add	r2, sp, #220	; 0xdc
   1654c:	464c      	mov	r4, r9
   1654e:	f7ff f951 	bl	157f4 <__sprint_r>
   16552:	2800      	cmp	r0, #0
   16554:	f47f ab2a 	bne.w	15bac <_svfprintf_r+0x29c>
   16558:	3e10      	subs	r6, #16
   1655a:	2e10      	cmp	r6, #16
   1655c:	dce6      	bgt.n	1652c <_svfprintf_r+0xc1c>
   1655e:	6066      	str	r6, [r4, #4]
   16560:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16562:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16564:	3301      	adds	r3, #1
   16566:	6027      	str	r7, [r4, #0]
   16568:	1992      	adds	r2, r2, r6
   1656a:	2b07      	cmp	r3, #7
   1656c:	9239      	str	r2, [sp, #228]	; 0xe4
   1656e:	9338      	str	r3, [sp, #224]	; 0xe0
   16570:	f77f aad9 	ble.w	15b26 <_svfprintf_r+0x216>
   16574:	e706      	b.n	16384 <_svfprintf_r+0xa74>
   16576:	9814      	ldr	r0, [sp, #80]	; 0x50
   16578:	2130      	movs	r1, #48	; 0x30
   1657a:	f04a 0a02 	orr.w	sl, sl, #2
   1657e:	2201      	movs	r2, #1
   16580:	2302      	movs	r3, #2
   16582:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   16586:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   1658a:	f7ff bb39 	b.w	15c00 <_svfprintf_r+0x2f0>
   1658e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16590:	1d13      	adds	r3, r2, #4
   16592:	6816      	ldr	r6, [r2, #0]
   16594:	930a      	str	r3, [sp, #40]	; 0x28
   16596:	4636      	mov	r6, r6
   16598:	ea4f 77e6 	mov.w	r7, r6, asr #31
   1659c:	2e00      	cmp	r6, #0
   1659e:	f177 0000 	sbcs.w	r0, r7, #0
   165a2:	f6bf ac8a 	bge.w	15eba <_svfprintf_r+0x5aa>
   165a6:	4276      	negs	r6, r6
   165a8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   165ac:	232d      	movs	r3, #45	; 0x2d
   165ae:	ea56 0207 	orrs.w	r2, r6, r7
   165b2:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   165b6:	bf0c      	ite	eq
   165b8:	2200      	moveq	r2, #0
   165ba:	2201      	movne	r2, #1
   165bc:	2301      	movs	r3, #1
   165be:	f7ff bb23 	b.w	15c08 <_svfprintf_r+0x2f8>
   165c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   165c4:	1d18      	adds	r0, r3, #4
   165c6:	681e      	ldr	r6, [r3, #0]
   165c8:	900a      	str	r0, [sp, #40]	; 0x28
   165ca:	4636      	mov	r6, r6
   165cc:	f04f 0700 	mov.w	r7, #0
   165d0:	f7ff bb0c 	b.w	15bec <_svfprintf_r+0x2dc>
   165d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   165d6:	1d13      	adds	r3, r2, #4
   165d8:	6816      	ldr	r6, [r2, #0]
   165da:	930a      	str	r3, [sp, #40]	; 0x28
   165dc:	2301      	movs	r3, #1
   165de:	1e32      	subs	r2, r6, #0
   165e0:	bf18      	it	ne
   165e2:	2201      	movne	r2, #1
   165e4:	4636      	mov	r6, r6
   165e6:	f04f 0700 	mov.w	r7, #0
   165ea:	f7ff bb09 	b.w	15c00 <_svfprintf_r+0x2f0>
   165ee:	9809      	ldr	r0, [sp, #36]	; 0x24
   165f0:	4659      	mov	r1, fp
   165f2:	aa37      	add	r2, sp, #220	; 0xdc
   165f4:	f7ff f8fe 	bl	157f4 <__sprint_r>
   165f8:	2800      	cmp	r0, #0
   165fa:	f47f aad7 	bne.w	15bac <_svfprintf_r+0x29c>
   165fe:	464c      	mov	r4, r9
   16600:	f7ff ba79 	b.w	15af6 <_svfprintf_r+0x1e6>
   16604:	9809      	ldr	r0, [sp, #36]	; 0x24
   16606:	4659      	mov	r1, fp
   16608:	aa37      	add	r2, sp, #220	; 0xdc
   1660a:	f7ff f8f3 	bl	157f4 <__sprint_r>
   1660e:	2800      	cmp	r0, #0
   16610:	f47f aacc 	bne.w	15bac <_svfprintf_r+0x29c>
   16614:	464c      	mov	r4, r9
   16616:	f7ff ba60 	b.w	15ada <_svfprintf_r+0x1ca>
   1661a:	2830      	cmp	r0, #48	; 0x30
   1661c:	f000 8296 	beq.w	16b4c <_svfprintf_r+0x123c>
   16620:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16622:	2330      	movs	r3, #48	; 0x30
   16624:	f802 3d01 	strb.w	r3, [r2, #-1]!
   16628:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1662a:	9211      	str	r2, [sp, #68]	; 0x44
   1662c:	1a9b      	subs	r3, r3, r2
   1662e:	930e      	str	r3, [sp, #56]	; 0x38
   16630:	f7ff bb1b 	b.w	15c6a <_svfprintf_r+0x35a>
   16634:	9809      	ldr	r0, [sp, #36]	; 0x24
   16636:	4659      	mov	r1, fp
   16638:	aa37      	add	r2, sp, #220	; 0xdc
   1663a:	f7ff f8db 	bl	157f4 <__sprint_r>
   1663e:	2800      	cmp	r0, #0
   16640:	f47f aab4 	bne.w	15bac <_svfprintf_r+0x29c>
   16644:	464c      	mov	r4, r9
   16646:	f7ff bb87 	b.w	15d58 <_svfprintf_r+0x448>
   1664a:	605e      	str	r6, [r3, #4]
   1664c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1664e:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16650:	3201      	adds	r2, #1
   16652:	601f      	str	r7, [r3, #0]
   16654:	1989      	adds	r1, r1, r6
   16656:	2a07      	cmp	r2, #7
   16658:	9139      	str	r1, [sp, #228]	; 0xe4
   1665a:	9238      	str	r2, [sp, #224]	; 0xe0
   1665c:	f73f abc1 	bgt.w	15de2 <_svfprintf_r+0x4d2>
   16660:	3308      	adds	r3, #8
   16662:	f7ff ba71 	b.w	15b48 <_svfprintf_r+0x238>
   16666:	990a      	ldr	r1, [sp, #40]	; 0x28
   16668:	462b      	mov	r3, r5
   1666a:	782a      	ldrb	r2, [r5, #0]
   1666c:	910a      	str	r1, [sp, #40]	; 0x28
   1666e:	f7ff b9b8 	b.w	159e2 <_svfprintf_r+0xd2>
   16672:	f01a 0f10 	tst.w	sl, #16
   16676:	f000 81cd 	beq.w	16a14 <_svfprintf_r+0x1104>
   1667a:	980a      	ldr	r0, [sp, #40]	; 0x28
   1667c:	990d      	ldr	r1, [sp, #52]	; 0x34
   1667e:	f100 0a04 	add.w	sl, r0, #4
   16682:	6803      	ldr	r3, [r0, #0]
   16684:	6019      	str	r1, [r3, #0]
   16686:	f7ff b96d 	b.w	15964 <_svfprintf_r+0x54>
   1668a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1668c:	1dd3      	adds	r3, r2, #7
   1668e:	f023 0307 	bic.w	r3, r3, #7
   16692:	f103 0008 	add.w	r0, r3, #8
   16696:	900a      	str	r0, [sp, #40]	; 0x28
   16698:	685e      	ldr	r6, [r3, #4]
   1669a:	681f      	ldr	r7, [r3, #0]
   1669c:	9619      	str	r6, [sp, #100]	; 0x64
   1669e:	9710      	str	r7, [sp, #64]	; 0x40
   166a0:	e43f      	b.n	15f22 <_svfprintf_r+0x612>
   166a2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   166a6:	f000 81a9 	beq.w	169fc <_svfprintf_r+0x10ec>
   166aa:	990a      	ldr	r1, [sp, #40]	; 0x28
   166ac:	4613      	mov	r3, r2
   166ae:	1d0a      	adds	r2, r1, #4
   166b0:	920a      	str	r2, [sp, #40]	; 0x28
   166b2:	880e      	ldrh	r6, [r1, #0]
   166b4:	1e32      	subs	r2, r6, #0
   166b6:	bf18      	it	ne
   166b8:	2201      	movne	r2, #1
   166ba:	4636      	mov	r6, r6
   166bc:	f04f 0700 	mov.w	r7, #0
   166c0:	f7ff ba9e 	b.w	15c00 <_svfprintf_r+0x2f0>
   166c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   166c6:	6063      	str	r3, [r4, #4]
   166c8:	9938      	ldr	r1, [sp, #224]	; 0xe0
   166ca:	6022      	str	r2, [r4, #0]
   166cc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   166ce:	3101      	adds	r1, #1
   166d0:	9138      	str	r1, [sp, #224]	; 0xe0
   166d2:	18d3      	adds	r3, r2, r3
   166d4:	2907      	cmp	r1, #7
   166d6:	9339      	str	r3, [sp, #228]	; 0xe4
   166d8:	f300 8262 	bgt.w	16ba0 <_svfprintf_r+0x1290>
   166dc:	3408      	adds	r4, #8
   166de:	2301      	movs	r3, #1
   166e0:	9e42      	ldr	r6, [sp, #264]	; 0x108
   166e2:	6063      	str	r3, [r4, #4]
   166e4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   166e6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   166e8:	3301      	adds	r3, #1
   166ea:	981b      	ldr	r0, [sp, #108]	; 0x6c
   166ec:	3201      	adds	r2, #1
   166ee:	2b07      	cmp	r3, #7
   166f0:	9338      	str	r3, [sp, #224]	; 0xe0
   166f2:	bfd8      	it	le
   166f4:	f104 0308 	addle.w	r3, r4, #8
   166f8:	6020      	str	r0, [r4, #0]
   166fa:	9239      	str	r2, [sp, #228]	; 0xe4
   166fc:	f300 8246 	bgt.w	16b8c <_svfprintf_r+0x127c>
   16700:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16702:	9911      	ldr	r1, [sp, #68]	; 0x44
   16704:	9818      	ldr	r0, [sp, #96]	; 0x60
   16706:	198e      	adds	r6, r1, r6
   16708:	601e      	str	r6, [r3, #0]
   1670a:	1a81      	subs	r1, r0, r2
   1670c:	6059      	str	r1, [r3, #4]
   1670e:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16710:	1a8a      	subs	r2, r1, r2
   16712:	9938      	ldr	r1, [sp, #224]	; 0xe0
   16714:	1812      	adds	r2, r2, r0
   16716:	9239      	str	r2, [sp, #228]	; 0xe4
   16718:	3101      	adds	r1, #1
   1671a:	9138      	str	r1, [sp, #224]	; 0xe0
   1671c:	2907      	cmp	r1, #7
   1671e:	f73f ab60 	bgt.w	15de2 <_svfprintf_r+0x4d2>
   16722:	3308      	adds	r3, #8
   16724:	f7ff ba10 	b.w	15b48 <_svfprintf_r+0x238>
   16728:	4655      	mov	r5, sl
   1672a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   1672e:	605c      	str	r4, [r3, #4]
   16730:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16732:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16734:	3201      	adds	r2, #1
   16736:	601f      	str	r7, [r3, #0]
   16738:	1909      	adds	r1, r1, r4
   1673a:	2a07      	cmp	r2, #7
   1673c:	9139      	str	r1, [sp, #228]	; 0xe4
   1673e:	9238      	str	r2, [sp, #224]	; 0xe0
   16740:	f300 827f 	bgt.w	16c42 <_svfprintf_r+0x1332>
   16744:	3308      	adds	r3, #8
   16746:	f01a 0f01 	tst.w	sl, #1
   1674a:	f43f a9fd 	beq.w	15b48 <_svfprintf_r+0x238>
   1674e:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16750:	2201      	movs	r2, #1
   16752:	605a      	str	r2, [r3, #4]
   16754:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16756:	6019      	str	r1, [r3, #0]
   16758:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1675a:	3201      	adds	r2, #1
   1675c:	9238      	str	r2, [sp, #224]	; 0xe0
   1675e:	3101      	adds	r1, #1
   16760:	2a07      	cmp	r2, #7
   16762:	9139      	str	r1, [sp, #228]	; 0xe4
   16764:	f73f ab3d 	bgt.w	15de2 <_svfprintf_r+0x4d2>
   16768:	3308      	adds	r3, #8
   1676a:	f7ff b9ed 	b.w	15b48 <_svfprintf_r+0x238>
   1676e:	232d      	movs	r3, #45	; 0x2d
   16770:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16774:	f7ff bbe8 	b.w	15f48 <_svfprintf_r+0x638>
   16778:	9809      	ldr	r0, [sp, #36]	; 0x24
   1677a:	4659      	mov	r1, fp
   1677c:	aa37      	add	r2, sp, #220	; 0xdc
   1677e:	f7ff f839 	bl	157f4 <__sprint_r>
   16782:	2800      	cmp	r0, #0
   16784:	f47f aa12 	bne.w	15bac <_svfprintf_r+0x29c>
   16788:	464b      	mov	r3, r9
   1678a:	e556      	b.n	1623a <_svfprintf_r+0x92a>
   1678c:	0002722c 	.word	0x0002722c
   16790:	2301      	movs	r3, #1
   16792:	6063      	str	r3, [r4, #4]
   16794:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16796:	f247 237c 	movw	r3, #29308	; 0x727c
   1679a:	f2c0 0302 	movt	r3, #2
   1679e:	6023      	str	r3, [r4, #0]
   167a0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   167a2:	3201      	adds	r2, #1
   167a4:	9238      	str	r2, [sp, #224]	; 0xe0
   167a6:	3301      	adds	r3, #1
   167a8:	2a07      	cmp	r2, #7
   167aa:	9339      	str	r3, [sp, #228]	; 0xe4
   167ac:	bfd8      	it	le
   167ae:	f104 0308 	addle.w	r3, r4, #8
   167b2:	f300 8173 	bgt.w	16a9c <_svfprintf_r+0x118c>
   167b6:	9a42      	ldr	r2, [sp, #264]	; 0x108
   167b8:	b92a      	cbnz	r2, 167c6 <_svfprintf_r+0xeb6>
   167ba:	9818      	ldr	r0, [sp, #96]	; 0x60
   167bc:	b918      	cbnz	r0, 167c6 <_svfprintf_r+0xeb6>
   167be:	f01a 0f01 	tst.w	sl, #1
   167c2:	f43f a9c1 	beq.w	15b48 <_svfprintf_r+0x238>
   167c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
   167c8:	2201      	movs	r2, #1
   167ca:	605a      	str	r2, [r3, #4]
   167cc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   167ce:	6019      	str	r1, [r3, #0]
   167d0:	9939      	ldr	r1, [sp, #228]	; 0xe4
   167d2:	3201      	adds	r2, #1
   167d4:	9238      	str	r2, [sp, #224]	; 0xe0
   167d6:	3101      	adds	r1, #1
   167d8:	2a07      	cmp	r2, #7
   167da:	9139      	str	r1, [sp, #228]	; 0xe4
   167dc:	f300 8168 	bgt.w	16ab0 <_svfprintf_r+0x11a0>
   167e0:	3308      	adds	r3, #8
   167e2:	9c42      	ldr	r4, [sp, #264]	; 0x108
   167e4:	4264      	negs	r4, r4
   167e6:	2c00      	cmp	r4, #0
   167e8:	f340 8187 	ble.w	16afa <_svfprintf_r+0x11ea>
   167ec:	2c10      	cmp	r4, #16
   167ee:	4f9e      	ldr	r7, [pc, #632]	; (16a68 <_svfprintf_r+0x1158>)
   167f0:	f340 81a0 	ble.w	16b34 <_svfprintf_r+0x1224>
   167f4:	2610      	movs	r6, #16
   167f6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   167fa:	e003      	b.n	16804 <_svfprintf_r+0xef4>
   167fc:	3c10      	subs	r4, #16
   167fe:	2c10      	cmp	r4, #16
   16800:	f340 8198 	ble.w	16b34 <_svfprintf_r+0x1224>
   16804:	605e      	str	r6, [r3, #4]
   16806:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16808:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1680a:	3201      	adds	r2, #1
   1680c:	601f      	str	r7, [r3, #0]
   1680e:	3110      	adds	r1, #16
   16810:	2a07      	cmp	r2, #7
   16812:	9139      	str	r1, [sp, #228]	; 0xe4
   16814:	f103 0308 	add.w	r3, r3, #8
   16818:	9238      	str	r2, [sp, #224]	; 0xe0
   1681a:	ddef      	ble.n	167fc <_svfprintf_r+0xeec>
   1681c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1681e:	4659      	mov	r1, fp
   16820:	4642      	mov	r2, r8
   16822:	f7fe ffe7 	bl	157f4 <__sprint_r>
   16826:	464b      	mov	r3, r9
   16828:	2800      	cmp	r0, #0
   1682a:	d0e7      	beq.n	167fc <_svfprintf_r+0xeec>
   1682c:	f7ff b9be 	b.w	15bac <_svfprintf_r+0x29c>
   16830:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16832:	465e      	mov	r6, fp
   16834:	2b00      	cmp	r3, #0
   16836:	f43f a9ba 	beq.w	15bae <_svfprintf_r+0x29e>
   1683a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1683c:	4659      	mov	r1, fp
   1683e:	aa37      	add	r2, sp, #220	; 0xdc
   16840:	f7fe ffd8 	bl	157f4 <__sprint_r>
   16844:	f7ff b9b3 	b.w	15bae <_svfprintf_r+0x29e>
   16848:	990a      	ldr	r1, [sp, #40]	; 0x28
   1684a:	f04a 0a20 	orr.w	sl, sl, #32
   1684e:	786a      	ldrb	r2, [r5, #1]
   16850:	1c6b      	adds	r3, r5, #1
   16852:	910a      	str	r1, [sp, #40]	; 0x28
   16854:	f7ff b8c5 	b.w	159e2 <_svfprintf_r+0xd2>
   16858:	4638      	mov	r0, r7
   1685a:	4631      	mov	r1, r6
   1685c:	9308      	str	r3, [sp, #32]
   1685e:	f003 f973 	bl	19b48 <__isnand>
   16862:	9b08      	ldr	r3, [sp, #32]
   16864:	2800      	cmp	r0, #0
   16866:	f040 8101 	bne.w	16a6c <_svfprintf_r+0x115c>
   1686a:	f1b8 3fff 	cmp.w	r8, #4294967295
   1686e:	bf08      	it	eq
   16870:	f108 0807 	addeq.w	r8, r8, #7
   16874:	d00e      	beq.n	16894 <_svfprintf_r+0xf84>
   16876:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16878:	2a67      	cmp	r2, #103	; 0x67
   1687a:	bf14      	ite	ne
   1687c:	2300      	movne	r3, #0
   1687e:	2301      	moveq	r3, #1
   16880:	2a47      	cmp	r2, #71	; 0x47
   16882:	bf08      	it	eq
   16884:	f043 0301 	orreq.w	r3, r3, #1
   16888:	b123      	cbz	r3, 16894 <_svfprintf_r+0xf84>
   1688a:	f1b8 0f00 	cmp.w	r8, #0
   1688e:	bf08      	it	eq
   16890:	f04f 0801 	moveq.w	r8, #1
   16894:	4633      	mov	r3, r6
   16896:	463a      	mov	r2, r7
   16898:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   1689c:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   168a0:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   168a2:	2b00      	cmp	r3, #0
   168a4:	f2c0 820a 	blt.w	16cbc <_svfprintf_r+0x13ac>
   168a8:	2300      	movs	r3, #0
   168aa:	9315      	str	r3, [sp, #84]	; 0x54
   168ac:	9914      	ldr	r1, [sp, #80]	; 0x50
   168ae:	2966      	cmp	r1, #102	; 0x66
   168b0:	bf14      	ite	ne
   168b2:	2300      	movne	r3, #0
   168b4:	2301      	moveq	r3, #1
   168b6:	2946      	cmp	r1, #70	; 0x46
   168b8:	bf08      	it	eq
   168ba:	f043 0301 	orreq.w	r3, r3, #1
   168be:	9312      	str	r3, [sp, #72]	; 0x48
   168c0:	2b00      	cmp	r3, #0
   168c2:	f000 818a 	beq.w	16bda <_svfprintf_r+0x12ca>
   168c6:	2303      	movs	r3, #3
   168c8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   168cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   168ce:	970e      	str	r7, [sp, #56]	; 0x38
   168d0:	960f      	str	r6, [sp, #60]	; 0x3c
   168d2:	9300      	str	r3, [sp, #0]
   168d4:	9809      	ldr	r0, [sp, #36]	; 0x24
   168d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   168da:	9101      	str	r1, [sp, #4]
   168dc:	a942      	add	r1, sp, #264	; 0x108
   168de:	9102      	str	r1, [sp, #8]
   168e0:	a941      	add	r1, sp, #260	; 0x104
   168e2:	9103      	str	r1, [sp, #12]
   168e4:	a940      	add	r1, sp, #256	; 0x100
   168e6:	9104      	str	r1, [sp, #16]
   168e8:	f000 faea 	bl	16ec0 <_dtoa_r>
   168ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
   168ee:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   168f2:	bf18      	it	ne
   168f4:	2301      	movne	r3, #1
   168f6:	2a47      	cmp	r2, #71	; 0x47
   168f8:	bf0c      	ite	eq
   168fa:	2300      	moveq	r3, #0
   168fc:	f003 0301 	andne.w	r3, r3, #1
   16900:	9011      	str	r0, [sp, #68]	; 0x44
   16902:	b92b      	cbnz	r3, 16910 <_svfprintf_r+0x1000>
   16904:	f01a 0f01 	tst.w	sl, #1
   16908:	bf08      	it	eq
   1690a:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   1690e:	d01a      	beq.n	16946 <_svfprintf_r+0x1036>
   16910:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16912:	980b      	ldr	r0, [sp, #44]	; 0x2c
   16914:	9912      	ldr	r1, [sp, #72]	; 0x48
   16916:	eb03 0c00 	add.w	ip, r3, r0
   1691a:	b129      	cbz	r1, 16928 <_svfprintf_r+0x1018>
   1691c:	781b      	ldrb	r3, [r3, #0]
   1691e:	2b30      	cmp	r3, #48	; 0x30
   16920:	f000 80d0 	beq.w	16ac4 <_svfprintf_r+0x11b4>
   16924:	9b42      	ldr	r3, [sp, #264]	; 0x108
   16926:	449c      	add	ip, r3
   16928:	4638      	mov	r0, r7
   1692a:	2200      	movs	r2, #0
   1692c:	2300      	movs	r3, #0
   1692e:	4631      	mov	r1, r6
   16930:	f8cd c020 	str.w	ip, [sp, #32]
   16934:	f003 fe72 	bl	1a61c <__aeabi_dcmpeq>
   16938:	f8dd c020 	ldr.w	ip, [sp, #32]
   1693c:	2800      	cmp	r0, #0
   1693e:	f000 8173 	beq.w	16c28 <_svfprintf_r+0x1318>
   16942:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   16946:	9814      	ldr	r0, [sp, #80]	; 0x50
   16948:	9911      	ldr	r1, [sp, #68]	; 0x44
   1694a:	2867      	cmp	r0, #103	; 0x67
   1694c:	bf14      	ite	ne
   1694e:	2300      	movne	r3, #0
   16950:	2301      	moveq	r3, #1
   16952:	2847      	cmp	r0, #71	; 0x47
   16954:	bf08      	it	eq
   16956:	f043 0301 	orreq.w	r3, r3, #1
   1695a:	ebc1 010c 	rsb	r1, r1, ip
   1695e:	9118      	str	r1, [sp, #96]	; 0x60
   16960:	2b00      	cmp	r3, #0
   16962:	f000 814a 	beq.w	16bfa <_svfprintf_r+0x12ea>
   16966:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16968:	f112 0f03 	cmn.w	r2, #3
   1696c:	920e      	str	r2, [sp, #56]	; 0x38
   1696e:	db02      	blt.n	16976 <_svfprintf_r+0x1066>
   16970:	4590      	cmp	r8, r2
   16972:	f280 814b 	bge.w	16c0c <_svfprintf_r+0x12fc>
   16976:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16978:	3b02      	subs	r3, #2
   1697a:	9314      	str	r3, [sp, #80]	; 0x50
   1697c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1697e:	9814      	ldr	r0, [sp, #80]	; 0x50
   16980:	1e53      	subs	r3, r2, #1
   16982:	9342      	str	r3, [sp, #264]	; 0x108
   16984:	2b00      	cmp	r3, #0
   16986:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   1698a:	f2c0 81d1 	blt.w	16d30 <_svfprintf_r+0x1420>
   1698e:	222b      	movs	r2, #43	; 0x2b
   16990:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16994:	2b09      	cmp	r3, #9
   16996:	f300 8162 	bgt.w	16c5e <_svfprintf_r+0x134e>
   1699a:	a93f      	add	r1, sp, #252	; 0xfc
   1699c:	3330      	adds	r3, #48	; 0x30
   1699e:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   169a2:	2330      	movs	r3, #48	; 0x30
   169a4:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   169a8:	ab3e      	add	r3, sp, #248	; 0xf8
   169aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
   169ac:	1acb      	subs	r3, r1, r3
   169ae:	9918      	ldr	r1, [sp, #96]	; 0x60
   169b0:	931a      	str	r3, [sp, #104]	; 0x68
   169b2:	1859      	adds	r1, r3, r1
   169b4:	2a01      	cmp	r2, #1
   169b6:	910e      	str	r1, [sp, #56]	; 0x38
   169b8:	f340 81cc 	ble.w	16d54 <_svfprintf_r+0x1444>
   169bc:	980e      	ldr	r0, [sp, #56]	; 0x38
   169be:	3001      	adds	r0, #1
   169c0:	900e      	str	r0, [sp, #56]	; 0x38
   169c2:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   169c6:	910b      	str	r1, [sp, #44]	; 0x2c
   169c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   169ca:	2b00      	cmp	r3, #0
   169cc:	f000 80fd 	beq.w	16bca <_svfprintf_r+0x12ba>
   169d0:	232d      	movs	r3, #45	; 0x2d
   169d2:	2000      	movs	r0, #0
   169d4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   169d8:	9015      	str	r0, [sp, #84]	; 0x54
   169da:	f7ff b950 	b.w	15c7e <_svfprintf_r+0x36e>
   169de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   169e0:	425b      	negs	r3, r3
   169e2:	930c      	str	r3, [sp, #48]	; 0x30
   169e4:	f7ff bace 	b.w	15f84 <_svfprintf_r+0x674>
   169e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   169ea:	2000      	movs	r0, #0
   169ec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   169f0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   169f4:	9015      	str	r0, [sp, #84]	; 0x54
   169f6:	920b      	str	r2, [sp, #44]	; 0x2c
   169f8:	f7ff b940 	b.w	15c7c <_svfprintf_r+0x36c>
   169fc:	980a      	ldr	r0, [sp, #40]	; 0x28
   169fe:	1d01      	adds	r1, r0, #4
   16a00:	910a      	str	r1, [sp, #40]	; 0x28
   16a02:	6806      	ldr	r6, [r0, #0]
   16a04:	1e32      	subs	r2, r6, #0
   16a06:	bf18      	it	ne
   16a08:	2201      	movne	r2, #1
   16a0a:	4636      	mov	r6, r6
   16a0c:	f04f 0700 	mov.w	r7, #0
   16a10:	f7ff b8f6 	b.w	15c00 <_svfprintf_r+0x2f0>
   16a14:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16a18:	bf17      	itett	ne
   16a1a:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   16a1c:	990a      	ldreq	r1, [sp, #40]	; 0x28
   16a1e:	980d      	ldrne	r0, [sp, #52]	; 0x34
   16a20:	f102 0a04 	addne.w	sl, r2, #4
   16a24:	bf11      	iteee	ne
   16a26:	6813      	ldrne	r3, [r2, #0]
   16a28:	f101 0a04 	addeq.w	sl, r1, #4
   16a2c:	680b      	ldreq	r3, [r1, #0]
   16a2e:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   16a30:	bf14      	ite	ne
   16a32:	8018      	strhne	r0, [r3, #0]
   16a34:	601a      	streq	r2, [r3, #0]
   16a36:	f7fe bf95 	b.w	15964 <_svfprintf_r+0x54>
   16a3a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a3c:	4659      	mov	r1, fp
   16a3e:	aa37      	add	r2, sp, #220	; 0xdc
   16a40:	f7fe fed8 	bl	157f4 <__sprint_r>
   16a44:	2800      	cmp	r0, #0
   16a46:	f47f a8b1 	bne.w	15bac <_svfprintf_r+0x29c>
   16a4a:	464b      	mov	r3, r9
   16a4c:	e40b      	b.n	16266 <_svfprintf_r+0x956>
   16a4e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a50:	2140      	movs	r1, #64	; 0x40
   16a52:	f001 fe43 	bl	186dc <_malloc_r>
   16a56:	6030      	str	r0, [r6, #0]
   16a58:	6130      	str	r0, [r6, #16]
   16a5a:	2800      	cmp	r0, #0
   16a5c:	f000 818d 	beq.w	16d7a <_svfprintf_r+0x146a>
   16a60:	2340      	movs	r3, #64	; 0x40
   16a62:	6173      	str	r3, [r6, #20]
   16a64:	f7fe bf67 	b.w	15936 <_svfprintf_r+0x26>
   16a68:	0002722c 	.word	0x0002722c
   16a6c:	2003      	movs	r0, #3
   16a6e:	f247 225c 	movw	r2, #29276	; 0x725c
   16a72:	f247 2158 	movw	r1, #29272	; 0x7258
   16a76:	900b      	str	r0, [sp, #44]	; 0x2c
   16a78:	9814      	ldr	r0, [sp, #80]	; 0x50
   16a7a:	f2c0 0102 	movt	r1, #2
   16a7e:	f2c0 0202 	movt	r2, #2
   16a82:	9315      	str	r3, [sp, #84]	; 0x54
   16a84:	2847      	cmp	r0, #71	; 0x47
   16a86:	bfd8      	it	le
   16a88:	460a      	movle	r2, r1
   16a8a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16a8e:	2103      	movs	r1, #3
   16a90:	9211      	str	r2, [sp, #68]	; 0x44
   16a92:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16a96:	910e      	str	r1, [sp, #56]	; 0x38
   16a98:	f7ff b8f0 	b.w	15c7c <_svfprintf_r+0x36c>
   16a9c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a9e:	4659      	mov	r1, fp
   16aa0:	aa37      	add	r2, sp, #220	; 0xdc
   16aa2:	f7fe fea7 	bl	157f4 <__sprint_r>
   16aa6:	2800      	cmp	r0, #0
   16aa8:	f47f a880 	bne.w	15bac <_svfprintf_r+0x29c>
   16aac:	464b      	mov	r3, r9
   16aae:	e682      	b.n	167b6 <_svfprintf_r+0xea6>
   16ab0:	9809      	ldr	r0, [sp, #36]	; 0x24
   16ab2:	4659      	mov	r1, fp
   16ab4:	aa37      	add	r2, sp, #220	; 0xdc
   16ab6:	f7fe fe9d 	bl	157f4 <__sprint_r>
   16aba:	2800      	cmp	r0, #0
   16abc:	f47f a876 	bne.w	15bac <_svfprintf_r+0x29c>
   16ac0:	464b      	mov	r3, r9
   16ac2:	e68e      	b.n	167e2 <_svfprintf_r+0xed2>
   16ac4:	4638      	mov	r0, r7
   16ac6:	2200      	movs	r2, #0
   16ac8:	2300      	movs	r3, #0
   16aca:	4631      	mov	r1, r6
   16acc:	f8cd c020 	str.w	ip, [sp, #32]
   16ad0:	f003 fda4 	bl	1a61c <__aeabi_dcmpeq>
   16ad4:	f8dd c020 	ldr.w	ip, [sp, #32]
   16ad8:	2800      	cmp	r0, #0
   16ada:	f47f af23 	bne.w	16924 <_svfprintf_r+0x1014>
   16ade:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16ae0:	f1c2 0301 	rsb	r3, r2, #1
   16ae4:	9342      	str	r3, [sp, #264]	; 0x108
   16ae6:	e71e      	b.n	16926 <_svfprintf_r+0x1016>
   16ae8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16aea:	4659      	mov	r1, fp
   16aec:	aa37      	add	r2, sp, #220	; 0xdc
   16aee:	f7fe fe81 	bl	157f4 <__sprint_r>
   16af2:	2800      	cmp	r0, #0
   16af4:	f47f a85a 	bne.w	15bac <_svfprintf_r+0x29c>
   16af8:	464b      	mov	r3, r9
   16afa:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16afc:	9811      	ldr	r0, [sp, #68]	; 0x44
   16afe:	605a      	str	r2, [r3, #4]
   16b00:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16b02:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16b04:	6018      	str	r0, [r3, #0]
   16b06:	3201      	adds	r2, #1
   16b08:	9818      	ldr	r0, [sp, #96]	; 0x60
   16b0a:	9238      	str	r2, [sp, #224]	; 0xe0
   16b0c:	1809      	adds	r1, r1, r0
   16b0e:	2a07      	cmp	r2, #7
   16b10:	9139      	str	r1, [sp, #228]	; 0xe4
   16b12:	f73f a966 	bgt.w	15de2 <_svfprintf_r+0x4d2>
   16b16:	3308      	adds	r3, #8
   16b18:	f7ff b816 	b.w	15b48 <_svfprintf_r+0x238>
   16b1c:	2100      	movs	r1, #0
   16b1e:	9115      	str	r1, [sp, #84]	; 0x54
   16b20:	f7fe faee 	bl	15100 <strlen>
   16b24:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16b28:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   16b2c:	900e      	str	r0, [sp, #56]	; 0x38
   16b2e:	920b      	str	r2, [sp, #44]	; 0x2c
   16b30:	f7ff b8a4 	b.w	15c7c <_svfprintf_r+0x36c>
   16b34:	605c      	str	r4, [r3, #4]
   16b36:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16b38:	601f      	str	r7, [r3, #0]
   16b3a:	1c51      	adds	r1, r2, #1
   16b3c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16b3e:	9138      	str	r1, [sp, #224]	; 0xe0
   16b40:	1912      	adds	r2, r2, r4
   16b42:	2907      	cmp	r1, #7
   16b44:	9239      	str	r2, [sp, #228]	; 0xe4
   16b46:	dccf      	bgt.n	16ae8 <_svfprintf_r+0x11d8>
   16b48:	3308      	adds	r3, #8
   16b4a:	e7d6      	b.n	16afa <_svfprintf_r+0x11ea>
   16b4c:	9916      	ldr	r1, [sp, #88]	; 0x58
   16b4e:	9811      	ldr	r0, [sp, #68]	; 0x44
   16b50:	1a08      	subs	r0, r1, r0
   16b52:	900e      	str	r0, [sp, #56]	; 0x38
   16b54:	f7ff b889 	b.w	15c6a <_svfprintf_r+0x35a>
   16b58:	f1b8 0f06 	cmp.w	r8, #6
   16b5c:	bf34      	ite	cc
   16b5e:	4641      	movcc	r1, r8
   16b60:	2106      	movcs	r1, #6
   16b62:	f247 2274 	movw	r2, #29300	; 0x7274
   16b66:	f2c0 0202 	movt	r2, #2
   16b6a:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   16b6e:	910e      	str	r1, [sp, #56]	; 0x38
   16b70:	9211      	str	r2, [sp, #68]	; 0x44
   16b72:	930b      	str	r3, [sp, #44]	; 0x2c
   16b74:	f7ff b963 	b.w	15e3e <_svfprintf_r+0x52e>
   16b78:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b7a:	4659      	mov	r1, fp
   16b7c:	aa37      	add	r2, sp, #220	; 0xdc
   16b7e:	f7fe fe39 	bl	157f4 <__sprint_r>
   16b82:	2800      	cmp	r0, #0
   16b84:	f47f a812 	bne.w	15bac <_svfprintf_r+0x29c>
   16b88:	464b      	mov	r3, r9
   16b8a:	e43b      	b.n	16404 <_svfprintf_r+0xaf4>
   16b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b8e:	4659      	mov	r1, fp
   16b90:	aa37      	add	r2, sp, #220	; 0xdc
   16b92:	f7fe fe2f 	bl	157f4 <__sprint_r>
   16b96:	2800      	cmp	r0, #0
   16b98:	f47f a808 	bne.w	15bac <_svfprintf_r+0x29c>
   16b9c:	464b      	mov	r3, r9
   16b9e:	e5af      	b.n	16700 <_svfprintf_r+0xdf0>
   16ba0:	9809      	ldr	r0, [sp, #36]	; 0x24
   16ba2:	4659      	mov	r1, fp
   16ba4:	aa37      	add	r2, sp, #220	; 0xdc
   16ba6:	f7fe fe25 	bl	157f4 <__sprint_r>
   16baa:	2800      	cmp	r0, #0
   16bac:	f47e affe 	bne.w	15bac <_svfprintf_r+0x29c>
   16bb0:	464c      	mov	r4, r9
   16bb2:	e594      	b.n	166de <_svfprintf_r+0xdce>
   16bb4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   16bb8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   16bbc:	9015      	str	r0, [sp, #84]	; 0x54
   16bbe:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16bc2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16bc6:	f7ff b859 	b.w	15c7c <_svfprintf_r+0x36c>
   16bca:	980e      	ldr	r0, [sp, #56]	; 0x38
   16bcc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16bd0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   16bd4:	900b      	str	r0, [sp, #44]	; 0x2c
   16bd6:	f7ff b851 	b.w	15c7c <_svfprintf_r+0x36c>
   16bda:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16bdc:	2a65      	cmp	r2, #101	; 0x65
   16bde:	bf14      	ite	ne
   16be0:	2300      	movne	r3, #0
   16be2:	2301      	moveq	r3, #1
   16be4:	2a45      	cmp	r2, #69	; 0x45
   16be6:	bf08      	it	eq
   16be8:	f043 0301 	orreq.w	r3, r3, #1
   16bec:	2b00      	cmp	r3, #0
   16bee:	d032      	beq.n	16c56 <_svfprintf_r+0x1346>
   16bf0:	f108 0301 	add.w	r3, r8, #1
   16bf4:	930b      	str	r3, [sp, #44]	; 0x2c
   16bf6:	2302      	movs	r3, #2
   16bf8:	e668      	b.n	168cc <_svfprintf_r+0xfbc>
   16bfa:	9814      	ldr	r0, [sp, #80]	; 0x50
   16bfc:	2865      	cmp	r0, #101	; 0x65
   16bfe:	dd62      	ble.n	16cc6 <_svfprintf_r+0x13b6>
   16c00:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16c02:	2a66      	cmp	r2, #102	; 0x66
   16c04:	bf1c      	itt	ne
   16c06:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   16c08:	930e      	strne	r3, [sp, #56]	; 0x38
   16c0a:	d06f      	beq.n	16cec <_svfprintf_r+0x13dc>
   16c0c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16c0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16c10:	429a      	cmp	r2, r3
   16c12:	dc5b      	bgt.n	16ccc <_svfprintf_r+0x13bc>
   16c14:	f01a 0f01 	tst.w	sl, #1
   16c18:	f040 8081 	bne.w	16d1e <_svfprintf_r+0x140e>
   16c1c:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   16c20:	2167      	movs	r1, #103	; 0x67
   16c22:	900b      	str	r0, [sp, #44]	; 0x2c
   16c24:	9114      	str	r1, [sp, #80]	; 0x50
   16c26:	e6cf      	b.n	169c8 <_svfprintf_r+0x10b8>
   16c28:	9b40      	ldr	r3, [sp, #256]	; 0x100
   16c2a:	459c      	cmp	ip, r3
   16c2c:	bf98      	it	ls
   16c2e:	469c      	movls	ip, r3
   16c30:	f67f ae89 	bls.w	16946 <_svfprintf_r+0x1036>
   16c34:	2230      	movs	r2, #48	; 0x30
   16c36:	f803 2b01 	strb.w	r2, [r3], #1
   16c3a:	459c      	cmp	ip, r3
   16c3c:	9340      	str	r3, [sp, #256]	; 0x100
   16c3e:	d8fa      	bhi.n	16c36 <_svfprintf_r+0x1326>
   16c40:	e681      	b.n	16946 <_svfprintf_r+0x1036>
   16c42:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c44:	4659      	mov	r1, fp
   16c46:	aa37      	add	r2, sp, #220	; 0xdc
   16c48:	f7fe fdd4 	bl	157f4 <__sprint_r>
   16c4c:	2800      	cmp	r0, #0
   16c4e:	f47e afad 	bne.w	15bac <_svfprintf_r+0x29c>
   16c52:	464b      	mov	r3, r9
   16c54:	e577      	b.n	16746 <_svfprintf_r+0xe36>
   16c56:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16c5a:	3302      	adds	r3, #2
   16c5c:	e636      	b.n	168cc <_svfprintf_r+0xfbc>
   16c5e:	f246 6c67 	movw	ip, #26215	; 0x6667
   16c62:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   16c66:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   16c6a:	fb8c 2103 	smull	r2, r1, ip, r3
   16c6e:	17da      	asrs	r2, r3, #31
   16c70:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   16c74:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   16c78:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   16c7c:	4613      	mov	r3, r2
   16c7e:	3130      	adds	r1, #48	; 0x30
   16c80:	2a09      	cmp	r2, #9
   16c82:	f800 1d01 	strb.w	r1, [r0, #-1]!
   16c86:	dcf0      	bgt.n	16c6a <_svfprintf_r+0x135a>
   16c88:	3330      	adds	r3, #48	; 0x30
   16c8a:	1e42      	subs	r2, r0, #1
   16c8c:	b2d9      	uxtb	r1, r3
   16c8e:	f800 1c01 	strb.w	r1, [r0, #-1]
   16c92:	9b07      	ldr	r3, [sp, #28]
   16c94:	4293      	cmp	r3, r2
   16c96:	bf98      	it	ls
   16c98:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   16c9c:	f67f ae84 	bls.w	169a8 <_svfprintf_r+0x1098>
   16ca0:	4602      	mov	r2, r0
   16ca2:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   16ca6:	e001      	b.n	16cac <_svfprintf_r+0x139c>
   16ca8:	f812 1b01 	ldrb.w	r1, [r2], #1
   16cac:	f803 1c01 	strb.w	r1, [r3, #-1]
   16cb0:	4619      	mov	r1, r3
   16cb2:	9807      	ldr	r0, [sp, #28]
   16cb4:	3301      	adds	r3, #1
   16cb6:	4290      	cmp	r0, r2
   16cb8:	d8f6      	bhi.n	16ca8 <_svfprintf_r+0x1398>
   16cba:	e675      	b.n	169a8 <_svfprintf_r+0x1098>
   16cbc:	202d      	movs	r0, #45	; 0x2d
   16cbe:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   16cc2:	9015      	str	r0, [sp, #84]	; 0x54
   16cc4:	e5f2      	b.n	168ac <_svfprintf_r+0xf9c>
   16cc6:	9942      	ldr	r1, [sp, #264]	; 0x108
   16cc8:	910e      	str	r1, [sp, #56]	; 0x38
   16cca:	e657      	b.n	1697c <_svfprintf_r+0x106c>
   16ccc:	990e      	ldr	r1, [sp, #56]	; 0x38
   16cce:	9818      	ldr	r0, [sp, #96]	; 0x60
   16cd0:	2900      	cmp	r1, #0
   16cd2:	bfda      	itte	le
   16cd4:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   16cd6:	f1c2 0302 	rsble	r3, r2, #2
   16cda:	2301      	movgt	r3, #1
   16cdc:	181b      	adds	r3, r3, r0
   16cde:	2167      	movs	r1, #103	; 0x67
   16ce0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   16ce4:	930e      	str	r3, [sp, #56]	; 0x38
   16ce6:	9114      	str	r1, [sp, #80]	; 0x50
   16ce8:	920b      	str	r2, [sp, #44]	; 0x2c
   16cea:	e66d      	b.n	169c8 <_svfprintf_r+0x10b8>
   16cec:	9842      	ldr	r0, [sp, #264]	; 0x108
   16cee:	2800      	cmp	r0, #0
   16cf0:	900e      	str	r0, [sp, #56]	; 0x38
   16cf2:	dd38      	ble.n	16d66 <_svfprintf_r+0x1456>
   16cf4:	f1b8 0f00 	cmp.w	r8, #0
   16cf8:	d107      	bne.n	16d0a <_svfprintf_r+0x13fa>
   16cfa:	f01a 0f01 	tst.w	sl, #1
   16cfe:	bf04      	itt	eq
   16d00:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   16d04:	910b      	streq	r1, [sp, #44]	; 0x2c
   16d06:	f43f ae5f 	beq.w	169c8 <_svfprintf_r+0x10b8>
   16d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16d0c:	2066      	movs	r0, #102	; 0x66
   16d0e:	9014      	str	r0, [sp, #80]	; 0x50
   16d10:	1c53      	adds	r3, r2, #1
   16d12:	4443      	add	r3, r8
   16d14:	930e      	str	r3, [sp, #56]	; 0x38
   16d16:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16d1a:	910b      	str	r1, [sp, #44]	; 0x2c
   16d1c:	e654      	b.n	169c8 <_svfprintf_r+0x10b8>
   16d1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16d20:	2367      	movs	r3, #103	; 0x67
   16d22:	9314      	str	r3, [sp, #80]	; 0x50
   16d24:	3201      	adds	r2, #1
   16d26:	920e      	str	r2, [sp, #56]	; 0x38
   16d28:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   16d2c:	900b      	str	r0, [sp, #44]	; 0x2c
   16d2e:	e64b      	b.n	169c8 <_svfprintf_r+0x10b8>
   16d30:	222d      	movs	r2, #45	; 0x2d
   16d32:	425b      	negs	r3, r3
   16d34:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16d38:	e62c      	b.n	16994 <_svfprintf_r+0x1084>
   16d3a:	990a      	ldr	r1, [sp, #40]	; 0x28
   16d3c:	781a      	ldrb	r2, [r3, #0]
   16d3e:	f8d1 8000 	ldr.w	r8, [r1]
   16d42:	3104      	adds	r1, #4
   16d44:	910a      	str	r1, [sp, #40]	; 0x28
   16d46:	f1b8 0f00 	cmp.w	r8, #0
   16d4a:	bfb8      	it	lt
   16d4c:	f04f 38ff 	movlt.w	r8, #4294967295
   16d50:	f7fe be47 	b.w	159e2 <_svfprintf_r+0xd2>
   16d54:	f01a 0f01 	tst.w	sl, #1
   16d58:	bf04      	itt	eq
   16d5a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   16d5e:	930b      	streq	r3, [sp, #44]	; 0x2c
   16d60:	f43f ae32 	beq.w	169c8 <_svfprintf_r+0x10b8>
   16d64:	e62a      	b.n	169bc <_svfprintf_r+0x10ac>
   16d66:	f1b8 0f00 	cmp.w	r8, #0
   16d6a:	d10e      	bne.n	16d8a <_svfprintf_r+0x147a>
   16d6c:	f01a 0f01 	tst.w	sl, #1
   16d70:	d10b      	bne.n	16d8a <_svfprintf_r+0x147a>
   16d72:	2201      	movs	r2, #1
   16d74:	920b      	str	r2, [sp, #44]	; 0x2c
   16d76:	920e      	str	r2, [sp, #56]	; 0x38
   16d78:	e626      	b.n	169c8 <_svfprintf_r+0x10b8>
   16d7a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16d7c:	230c      	movs	r3, #12
   16d7e:	f04f 31ff 	mov.w	r1, #4294967295
   16d82:	910d      	str	r1, [sp, #52]	; 0x34
   16d84:	6003      	str	r3, [r0, #0]
   16d86:	f7fe bf1a 	b.w	15bbe <_svfprintf_r+0x2ae>
   16d8a:	f108 0302 	add.w	r3, r8, #2
   16d8e:	2066      	movs	r0, #102	; 0x66
   16d90:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16d94:	930e      	str	r3, [sp, #56]	; 0x38
   16d96:	9014      	str	r0, [sp, #80]	; 0x50
   16d98:	910b      	str	r1, [sp, #44]	; 0x2c
   16d9a:	e615      	b.n	169c8 <_svfprintf_r+0x10b8>
   16d9c:	0000      	lsls	r0, r0, #0
	...

00016da0 <quorem>:
   16da0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16da4:	6903      	ldr	r3, [r0, #16]
   16da6:	690e      	ldr	r6, [r1, #16]
   16da8:	4682      	mov	sl, r0
   16daa:	4689      	mov	r9, r1
   16dac:	429e      	cmp	r6, r3
   16dae:	f300 8083 	bgt.w	16eb8 <quorem+0x118>
   16db2:	1cf2      	adds	r2, r6, #3
   16db4:	f101 0514 	add.w	r5, r1, #20
   16db8:	f100 0414 	add.w	r4, r0, #20
   16dbc:	3e01      	subs	r6, #1
   16dbe:	0092      	lsls	r2, r2, #2
   16dc0:	188b      	adds	r3, r1, r2
   16dc2:	1812      	adds	r2, r2, r0
   16dc4:	f103 0804 	add.w	r8, r3, #4
   16dc8:	6859      	ldr	r1, [r3, #4]
   16dca:	6850      	ldr	r0, [r2, #4]
   16dcc:	3101      	adds	r1, #1
   16dce:	f003 f87f 	bl	19ed0 <__aeabi_uidiv>
   16dd2:	4607      	mov	r7, r0
   16dd4:	2800      	cmp	r0, #0
   16dd6:	d039      	beq.n	16e4c <quorem+0xac>
   16dd8:	2300      	movs	r3, #0
   16dda:	469c      	mov	ip, r3
   16ddc:	461a      	mov	r2, r3
   16dde:	58e9      	ldr	r1, [r5, r3]
   16de0:	58e0      	ldr	r0, [r4, r3]
   16de2:	fa1f fe81 	uxth.w	lr, r1
   16de6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   16dea:	b281      	uxth	r1, r0
   16dec:	fb0e ce07 	mla	lr, lr, r7, ip
   16df0:	1851      	adds	r1, r2, r1
   16df2:	fb0b fc07 	mul.w	ip, fp, r7
   16df6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   16dfa:	fa1f fe8e 	uxth.w	lr, lr
   16dfe:	ebce 0101 	rsb	r1, lr, r1
   16e02:	fa1f f28c 	uxth.w	r2, ip
   16e06:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   16e0a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16e0e:	fa1f fe81 	uxth.w	lr, r1
   16e12:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16e16:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   16e1a:	50e1      	str	r1, [r4, r3]
   16e1c:	3304      	adds	r3, #4
   16e1e:	1412      	asrs	r2, r2, #16
   16e20:	1959      	adds	r1, r3, r5
   16e22:	4588      	cmp	r8, r1
   16e24:	d2db      	bcs.n	16dde <quorem+0x3e>
   16e26:	1d32      	adds	r2, r6, #4
   16e28:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16e2c:	6859      	ldr	r1, [r3, #4]
   16e2e:	b969      	cbnz	r1, 16e4c <quorem+0xac>
   16e30:	429c      	cmp	r4, r3
   16e32:	d209      	bcs.n	16e48 <quorem+0xa8>
   16e34:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16e38:	b112      	cbz	r2, 16e40 <quorem+0xa0>
   16e3a:	e005      	b.n	16e48 <quorem+0xa8>
   16e3c:	681a      	ldr	r2, [r3, #0]
   16e3e:	b91a      	cbnz	r2, 16e48 <quorem+0xa8>
   16e40:	3b04      	subs	r3, #4
   16e42:	3e01      	subs	r6, #1
   16e44:	429c      	cmp	r4, r3
   16e46:	d3f9      	bcc.n	16e3c <quorem+0x9c>
   16e48:	f8ca 6010 	str.w	r6, [sl, #16]
   16e4c:	4649      	mov	r1, r9
   16e4e:	4650      	mov	r0, sl
   16e50:	f002 f834 	bl	18ebc <__mcmp>
   16e54:	2800      	cmp	r0, #0
   16e56:	db2c      	blt.n	16eb2 <quorem+0x112>
   16e58:	2300      	movs	r3, #0
   16e5a:	3701      	adds	r7, #1
   16e5c:	469c      	mov	ip, r3
   16e5e:	58ea      	ldr	r2, [r5, r3]
   16e60:	58e0      	ldr	r0, [r4, r3]
   16e62:	b291      	uxth	r1, r2
   16e64:	0c12      	lsrs	r2, r2, #16
   16e66:	fa1f f980 	uxth.w	r9, r0
   16e6a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16e6e:	ebc1 0109 	rsb	r1, r1, r9
   16e72:	4461      	add	r1, ip
   16e74:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16e78:	b289      	uxth	r1, r1
   16e7a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   16e7e:	50e1      	str	r1, [r4, r3]
   16e80:	3304      	adds	r3, #4
   16e82:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16e86:	195a      	adds	r2, r3, r5
   16e88:	4590      	cmp	r8, r2
   16e8a:	d2e8      	bcs.n	16e5e <quorem+0xbe>
   16e8c:	1d32      	adds	r2, r6, #4
   16e8e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16e92:	6859      	ldr	r1, [r3, #4]
   16e94:	b969      	cbnz	r1, 16eb2 <quorem+0x112>
   16e96:	429c      	cmp	r4, r3
   16e98:	d209      	bcs.n	16eae <quorem+0x10e>
   16e9a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16e9e:	b112      	cbz	r2, 16ea6 <quorem+0x106>
   16ea0:	e005      	b.n	16eae <quorem+0x10e>
   16ea2:	681a      	ldr	r2, [r3, #0]
   16ea4:	b91a      	cbnz	r2, 16eae <quorem+0x10e>
   16ea6:	3b04      	subs	r3, #4
   16ea8:	3e01      	subs	r6, #1
   16eaa:	429c      	cmp	r4, r3
   16eac:	d3f9      	bcc.n	16ea2 <quorem+0x102>
   16eae:	f8ca 6010 	str.w	r6, [sl, #16]
   16eb2:	4638      	mov	r0, r7
   16eb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16eb8:	2000      	movs	r0, #0
   16eba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ebe:	bf00      	nop

00016ec0 <_dtoa_r>:
   16ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ec4:	6a46      	ldr	r6, [r0, #36]	; 0x24
   16ec6:	b0a1      	sub	sp, #132	; 0x84
   16ec8:	4604      	mov	r4, r0
   16eca:	4690      	mov	r8, r2
   16ecc:	4699      	mov	r9, r3
   16ece:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   16ed0:	2e00      	cmp	r6, #0
   16ed2:	f000 8423 	beq.w	1771c <_dtoa_r+0x85c>
   16ed6:	6832      	ldr	r2, [r6, #0]
   16ed8:	b182      	cbz	r2, 16efc <_dtoa_r+0x3c>
   16eda:	6a61      	ldr	r1, [r4, #36]	; 0x24
   16edc:	f04f 0c01 	mov.w	ip, #1
   16ee0:	6876      	ldr	r6, [r6, #4]
   16ee2:	4620      	mov	r0, r4
   16ee4:	680b      	ldr	r3, [r1, #0]
   16ee6:	6056      	str	r6, [r2, #4]
   16ee8:	684a      	ldr	r2, [r1, #4]
   16eea:	4619      	mov	r1, r3
   16eec:	fa0c f202 	lsl.w	r2, ip, r2
   16ef0:	609a      	str	r2, [r3, #8]
   16ef2:	f002 f91d 	bl	19130 <_Bfree>
   16ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   16ef8:	2200      	movs	r2, #0
   16efa:	601a      	str	r2, [r3, #0]
   16efc:	f1b9 0600 	subs.w	r6, r9, #0
   16f00:	db38      	blt.n	16f74 <_dtoa_r+0xb4>
   16f02:	2300      	movs	r3, #0
   16f04:	602b      	str	r3, [r5, #0]
   16f06:	f240 0300 	movw	r3, #0
   16f0a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   16f0e:	461a      	mov	r2, r3
   16f10:	ea06 0303 	and.w	r3, r6, r3
   16f14:	4293      	cmp	r3, r2
   16f16:	d017      	beq.n	16f48 <_dtoa_r+0x88>
   16f18:	2200      	movs	r2, #0
   16f1a:	2300      	movs	r3, #0
   16f1c:	4640      	mov	r0, r8
   16f1e:	4649      	mov	r1, r9
   16f20:	e9cd 8906 	strd	r8, r9, [sp, #24]
   16f24:	f003 fb7a 	bl	1a61c <__aeabi_dcmpeq>
   16f28:	2800      	cmp	r0, #0
   16f2a:	d029      	beq.n	16f80 <_dtoa_r+0xc0>
   16f2c:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16f2e:	2301      	movs	r3, #1
   16f30:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16f32:	6003      	str	r3, [r0, #0]
   16f34:	2900      	cmp	r1, #0
   16f36:	f000 80d0 	beq.w	170da <_dtoa_r+0x21a>
   16f3a:	4b79      	ldr	r3, [pc, #484]	; (17120 <_dtoa_r+0x260>)
   16f3c:	1e58      	subs	r0, r3, #1
   16f3e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   16f40:	6013      	str	r3, [r2, #0]
   16f42:	b021      	add	sp, #132	; 0x84
   16f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f48:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16f4a:	f242 730f 	movw	r3, #9999	; 0x270f
   16f4e:	6003      	str	r3, [r0, #0]
   16f50:	f1b8 0f00 	cmp.w	r8, #0
   16f54:	f000 8095 	beq.w	17082 <_dtoa_r+0x1c2>
   16f58:	f247 208c 	movw	r0, #29324	; 0x728c
   16f5c:	f2c0 0002 	movt	r0, #2
   16f60:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16f62:	2900      	cmp	r1, #0
   16f64:	d0ed      	beq.n	16f42 <_dtoa_r+0x82>
   16f66:	78c2      	ldrb	r2, [r0, #3]
   16f68:	1cc3      	adds	r3, r0, #3
   16f6a:	2a00      	cmp	r2, #0
   16f6c:	d0e7      	beq.n	16f3e <_dtoa_r+0x7e>
   16f6e:	f100 0308 	add.w	r3, r0, #8
   16f72:	e7e4      	b.n	16f3e <_dtoa_r+0x7e>
   16f74:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   16f78:	2301      	movs	r3, #1
   16f7a:	46b1      	mov	r9, r6
   16f7c:	602b      	str	r3, [r5, #0]
   16f7e:	e7c2      	b.n	16f06 <_dtoa_r+0x46>
   16f80:	4620      	mov	r0, r4
   16f82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   16f86:	a91e      	add	r1, sp, #120	; 0x78
   16f88:	9100      	str	r1, [sp, #0]
   16f8a:	a91f      	add	r1, sp, #124	; 0x7c
   16f8c:	9101      	str	r1, [sp, #4]
   16f8e:	f002 f921 	bl	191d4 <__d2b>
   16f92:	f3c6 550a 	ubfx	r5, r6, #20, #11
   16f96:	4683      	mov	fp, r0
   16f98:	2d00      	cmp	r5, #0
   16f9a:	d07e      	beq.n	1709a <_dtoa_r+0x1da>
   16f9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   16fa0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   16fa4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   16fa6:	3d07      	subs	r5, #7
   16fa8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   16fac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   16fb0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   16fb4:	2300      	movs	r3, #0
   16fb6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   16fba:	9319      	str	r3, [sp, #100]	; 0x64
   16fbc:	f240 0300 	movw	r3, #0
   16fc0:	2200      	movs	r2, #0
   16fc2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   16fc6:	f7fd f951 	bl	1426c <__aeabi_dsub>
   16fca:	a34f      	add	r3, pc, #316	; (adr r3, 17108 <_dtoa_r+0x248>)
   16fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
   16fd0:	f003 f8bc 	bl	1a14c <__aeabi_dmul>
   16fd4:	a34e      	add	r3, pc, #312	; (adr r3, 17110 <_dtoa_r+0x250>)
   16fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
   16fda:	f7fd f949 	bl	14270 <__adddf3>
   16fde:	e9cd 0108 	strd	r0, r1, [sp, #32]
   16fe2:	4628      	mov	r0, r5
   16fe4:	f7fd fa90 	bl	14508 <__aeabi_i2d>
   16fe8:	a34b      	add	r3, pc, #300	; (adr r3, 17118 <_dtoa_r+0x258>)
   16fea:	e9d3 2300 	ldrd	r2, r3, [r3]
   16fee:	f003 f8ad 	bl	1a14c <__aeabi_dmul>
   16ff2:	4602      	mov	r2, r0
   16ff4:	460b      	mov	r3, r1
   16ff6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   16ffa:	f7fd f939 	bl	14270 <__adddf3>
   16ffe:	e9cd 0108 	strd	r0, r1, [sp, #32]
   17002:	f003 fb3d 	bl	1a680 <__aeabi_d2iz>
   17006:	2200      	movs	r2, #0
   17008:	2300      	movs	r3, #0
   1700a:	4606      	mov	r6, r0
   1700c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   17010:	f003 fb0e 	bl	1a630 <__aeabi_dcmplt>
   17014:	b140      	cbz	r0, 17028 <_dtoa_r+0x168>
   17016:	4630      	mov	r0, r6
   17018:	f7fd fa76 	bl	14508 <__aeabi_i2d>
   1701c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   17020:	f003 fafc 	bl	1a61c <__aeabi_dcmpeq>
   17024:	b900      	cbnz	r0, 17028 <_dtoa_r+0x168>
   17026:	3e01      	subs	r6, #1
   17028:	2e16      	cmp	r6, #22
   1702a:	d95b      	bls.n	170e4 <_dtoa_r+0x224>
   1702c:	2301      	movs	r3, #1
   1702e:	9318      	str	r3, [sp, #96]	; 0x60
   17030:	3f01      	subs	r7, #1
   17032:	ebb7 0a05 	subs.w	sl, r7, r5
   17036:	bf42      	ittt	mi
   17038:	f1ca 0a00 	rsbmi	sl, sl, #0
   1703c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   17040:	f04f 0a00 	movmi.w	sl, #0
   17044:	d401      	bmi.n	1704a <_dtoa_r+0x18a>
   17046:	2200      	movs	r2, #0
   17048:	920f      	str	r2, [sp, #60]	; 0x3c
   1704a:	2e00      	cmp	r6, #0
   1704c:	f2c0 8371 	blt.w	17732 <_dtoa_r+0x872>
   17050:	44b2      	add	sl, r6
   17052:	2300      	movs	r3, #0
   17054:	9617      	str	r6, [sp, #92]	; 0x5c
   17056:	9315      	str	r3, [sp, #84]	; 0x54
   17058:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   1705a:	2b09      	cmp	r3, #9
   1705c:	d862      	bhi.n	17124 <_dtoa_r+0x264>
   1705e:	2b05      	cmp	r3, #5
   17060:	f340 8677 	ble.w	17d52 <_dtoa_r+0xe92>
   17064:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17066:	2700      	movs	r7, #0
   17068:	3804      	subs	r0, #4
   1706a:	902a      	str	r0, [sp, #168]	; 0xa8
   1706c:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1706e:	1e8b      	subs	r3, r1, #2
   17070:	2b03      	cmp	r3, #3
   17072:	f200 83dd 	bhi.w	17830 <_dtoa_r+0x970>
   17076:	e8df f013 	tbh	[pc, r3, lsl #1]
   1707a:	03a5      	.short	0x03a5
   1707c:	03d503d8 	.word	0x03d503d8
   17080:	03c4      	.short	0x03c4
   17082:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   17086:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   1708a:	2e00      	cmp	r6, #0
   1708c:	f47f af64 	bne.w	16f58 <_dtoa_r+0x98>
   17090:	f247 2080 	movw	r0, #29312	; 0x7280
   17094:	f2c0 0002 	movt	r0, #2
   17098:	e762      	b.n	16f60 <_dtoa_r+0xa0>
   1709a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   1709c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1709e:	18fb      	adds	r3, r7, r3
   170a0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   170a4:	1c9d      	adds	r5, r3, #2
   170a6:	2d20      	cmp	r5, #32
   170a8:	bfdc      	itt	le
   170aa:	f1c5 0020 	rsble	r0, r5, #32
   170ae:	fa08 f000 	lslle.w	r0, r8, r0
   170b2:	dd08      	ble.n	170c6 <_dtoa_r+0x206>
   170b4:	3b1e      	subs	r3, #30
   170b6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   170ba:	fa16 f202 	lsls.w	r2, r6, r2
   170be:	fa28 f303 	lsr.w	r3, r8, r3
   170c2:	ea42 0003 	orr.w	r0, r2, r3
   170c6:	f7fd fa0f 	bl	144e8 <__aeabi_ui2d>
   170ca:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   170ce:	2201      	movs	r2, #1
   170d0:	3d03      	subs	r5, #3
   170d2:	9219      	str	r2, [sp, #100]	; 0x64
   170d4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   170d8:	e770      	b.n	16fbc <_dtoa_r+0xfc>
   170da:	f247 207c 	movw	r0, #29308	; 0x727c
   170de:	f2c0 0002 	movt	r0, #2
   170e2:	e72e      	b.n	16f42 <_dtoa_r+0x82>
   170e4:	f247 23d8 	movw	r3, #29400	; 0x72d8
   170e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   170ec:	f2c0 0302 	movt	r3, #2
   170f0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   170f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   170f8:	f003 fa9a 	bl	1a630 <__aeabi_dcmplt>
   170fc:	2800      	cmp	r0, #0
   170fe:	f040 8320 	bne.w	17742 <_dtoa_r+0x882>
   17102:	9018      	str	r0, [sp, #96]	; 0x60
   17104:	e794      	b.n	17030 <_dtoa_r+0x170>
   17106:	bf00      	nop
   17108:	636f4361 	.word	0x636f4361
   1710c:	3fd287a7 	.word	0x3fd287a7
   17110:	8b60c8b3 	.word	0x8b60c8b3
   17114:	3fc68a28 	.word	0x3fc68a28
   17118:	509f79fb 	.word	0x509f79fb
   1711c:	3fd34413 	.word	0x3fd34413
   17120:	0002727d 	.word	0x0002727d
   17124:	2300      	movs	r3, #0
   17126:	f04f 30ff 	mov.w	r0, #4294967295
   1712a:	461f      	mov	r7, r3
   1712c:	2101      	movs	r1, #1
   1712e:	932a      	str	r3, [sp, #168]	; 0xa8
   17130:	9011      	str	r0, [sp, #68]	; 0x44
   17132:	9116      	str	r1, [sp, #88]	; 0x58
   17134:	9008      	str	r0, [sp, #32]
   17136:	932b      	str	r3, [sp, #172]	; 0xac
   17138:	6a65      	ldr	r5, [r4, #36]	; 0x24
   1713a:	2300      	movs	r3, #0
   1713c:	606b      	str	r3, [r5, #4]
   1713e:	4620      	mov	r0, r4
   17140:	6869      	ldr	r1, [r5, #4]
   17142:	f002 f811 	bl	19168 <_Balloc>
   17146:	6a63      	ldr	r3, [r4, #36]	; 0x24
   17148:	6028      	str	r0, [r5, #0]
   1714a:	681b      	ldr	r3, [r3, #0]
   1714c:	9310      	str	r3, [sp, #64]	; 0x40
   1714e:	2f00      	cmp	r7, #0
   17150:	f000 815b 	beq.w	1740a <_dtoa_r+0x54a>
   17154:	2e00      	cmp	r6, #0
   17156:	f340 842a 	ble.w	179ae <_dtoa_r+0xaee>
   1715a:	f247 23d8 	movw	r3, #29400	; 0x72d8
   1715e:	f006 020f 	and.w	r2, r6, #15
   17162:	f2c0 0302 	movt	r3, #2
   17166:	1135      	asrs	r5, r6, #4
   17168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1716c:	f015 0f10 	tst.w	r5, #16
   17170:	e9d3 0100 	ldrd	r0, r1, [r3]
   17174:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17178:	f000 82e7 	beq.w	1774a <_dtoa_r+0x88a>
   1717c:	f247 33b0 	movw	r3, #29616	; 0x73b0
   17180:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17184:	f2c0 0302 	movt	r3, #2
   17188:	f005 050f 	and.w	r5, r5, #15
   1718c:	f04f 0803 	mov.w	r8, #3
   17190:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   17194:	f003 f904 	bl	1a3a0 <__aeabi_ddiv>
   17198:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   1719c:	b1bd      	cbz	r5, 171ce <_dtoa_r+0x30e>
   1719e:	f247 37b0 	movw	r7, #29616	; 0x73b0
   171a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   171a6:	f2c0 0702 	movt	r7, #2
   171aa:	f015 0f01 	tst.w	r5, #1
   171ae:	4610      	mov	r0, r2
   171b0:	4619      	mov	r1, r3
   171b2:	d007      	beq.n	171c4 <_dtoa_r+0x304>
   171b4:	e9d7 2300 	ldrd	r2, r3, [r7]
   171b8:	f108 0801 	add.w	r8, r8, #1
   171bc:	f002 ffc6 	bl	1a14c <__aeabi_dmul>
   171c0:	4602      	mov	r2, r0
   171c2:	460b      	mov	r3, r1
   171c4:	3708      	adds	r7, #8
   171c6:	106d      	asrs	r5, r5, #1
   171c8:	d1ef      	bne.n	171aa <_dtoa_r+0x2ea>
   171ca:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   171ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   171d2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   171d6:	f003 f8e3 	bl	1a3a0 <__aeabi_ddiv>
   171da:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   171de:	9918      	ldr	r1, [sp, #96]	; 0x60
   171e0:	2900      	cmp	r1, #0
   171e2:	f000 80de 	beq.w	173a2 <_dtoa_r+0x4e2>
   171e6:	f240 0300 	movw	r3, #0
   171ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   171ee:	2200      	movs	r2, #0
   171f0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   171f4:	f04f 0500 	mov.w	r5, #0
   171f8:	f003 fa1a 	bl	1a630 <__aeabi_dcmplt>
   171fc:	b108      	cbz	r0, 17202 <_dtoa_r+0x342>
   171fe:	f04f 0501 	mov.w	r5, #1
   17202:	9a08      	ldr	r2, [sp, #32]
   17204:	2a00      	cmp	r2, #0
   17206:	bfd4      	ite	le
   17208:	2500      	movle	r5, #0
   1720a:	f005 0501 	andgt.w	r5, r5, #1
   1720e:	2d00      	cmp	r5, #0
   17210:	f000 80c7 	beq.w	173a2 <_dtoa_r+0x4e2>
   17214:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17216:	2b00      	cmp	r3, #0
   17218:	f340 80f5 	ble.w	17406 <_dtoa_r+0x546>
   1721c:	f240 0300 	movw	r3, #0
   17220:	2200      	movs	r2, #0
   17222:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17226:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1722a:	f002 ff8f 	bl	1a14c <__aeabi_dmul>
   1722e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17232:	f108 0001 	add.w	r0, r8, #1
   17236:	1e71      	subs	r1, r6, #1
   17238:	9112      	str	r1, [sp, #72]	; 0x48
   1723a:	f7fd f965 	bl	14508 <__aeabi_i2d>
   1723e:	4602      	mov	r2, r0
   17240:	460b      	mov	r3, r1
   17242:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17246:	f002 ff81 	bl	1a14c <__aeabi_dmul>
   1724a:	f240 0300 	movw	r3, #0
   1724e:	2200      	movs	r2, #0
   17250:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17254:	f7fd f80c 	bl	14270 <__adddf3>
   17258:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   1725c:	4680      	mov	r8, r0
   1725e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   17262:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17264:	2b00      	cmp	r3, #0
   17266:	f000 83ad 	beq.w	179c4 <_dtoa_r+0xb04>
   1726a:	f247 23d8 	movw	r3, #29400	; 0x72d8
   1726e:	f240 0100 	movw	r1, #0
   17272:	f2c0 0302 	movt	r3, #2
   17276:	2000      	movs	r0, #0
   17278:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   1727c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17280:	f8cd c00c 	str.w	ip, [sp, #12]
   17284:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   17288:	f003 f88a 	bl	1a3a0 <__aeabi_ddiv>
   1728c:	4642      	mov	r2, r8
   1728e:	464b      	mov	r3, r9
   17290:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17292:	f7fc ffeb 	bl	1426c <__aeabi_dsub>
   17296:	4680      	mov	r8, r0
   17298:	4689      	mov	r9, r1
   1729a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1729e:	f003 f9ef 	bl	1a680 <__aeabi_d2iz>
   172a2:	4607      	mov	r7, r0
   172a4:	f7fd f930 	bl	14508 <__aeabi_i2d>
   172a8:	4602      	mov	r2, r0
   172aa:	460b      	mov	r3, r1
   172ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172b0:	f7fc ffdc 	bl	1426c <__aeabi_dsub>
   172b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
   172b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   172bc:	4640      	mov	r0, r8
   172be:	f805 3b01 	strb.w	r3, [r5], #1
   172c2:	4649      	mov	r1, r9
   172c4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   172c8:	f003 f9d0 	bl	1a66c <__aeabi_dcmpgt>
   172cc:	2800      	cmp	r0, #0
   172ce:	f040 8213 	bne.w	176f8 <_dtoa_r+0x838>
   172d2:	f240 0100 	movw	r1, #0
   172d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   172da:	2000      	movs	r0, #0
   172dc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   172e0:	f7fc ffc4 	bl	1426c <__aeabi_dsub>
   172e4:	4602      	mov	r2, r0
   172e6:	460b      	mov	r3, r1
   172e8:	4640      	mov	r0, r8
   172ea:	4649      	mov	r1, r9
   172ec:	f003 f9be 	bl	1a66c <__aeabi_dcmpgt>
   172f0:	f8dd c00c 	ldr.w	ip, [sp, #12]
   172f4:	2800      	cmp	r0, #0
   172f6:	f040 83e7 	bne.w	17ac8 <_dtoa_r+0xc08>
   172fa:	f1bc 0f01 	cmp.w	ip, #1
   172fe:	f340 8082 	ble.w	17406 <_dtoa_r+0x546>
   17302:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   17306:	2701      	movs	r7, #1
   17308:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   1730c:	961d      	str	r6, [sp, #116]	; 0x74
   1730e:	4666      	mov	r6, ip
   17310:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   17314:	940c      	str	r4, [sp, #48]	; 0x30
   17316:	e010      	b.n	1733a <_dtoa_r+0x47a>
   17318:	f240 0100 	movw	r1, #0
   1731c:	2000      	movs	r0, #0
   1731e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   17322:	f7fc ffa3 	bl	1426c <__aeabi_dsub>
   17326:	4642      	mov	r2, r8
   17328:	464b      	mov	r3, r9
   1732a:	f003 f981 	bl	1a630 <__aeabi_dcmplt>
   1732e:	2800      	cmp	r0, #0
   17330:	f040 83c7 	bne.w	17ac2 <_dtoa_r+0xc02>
   17334:	42b7      	cmp	r7, r6
   17336:	f280 848b 	bge.w	17c50 <_dtoa_r+0xd90>
   1733a:	f240 0300 	movw	r3, #0
   1733e:	4640      	mov	r0, r8
   17340:	4649      	mov	r1, r9
   17342:	2200      	movs	r2, #0
   17344:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17348:	3501      	adds	r5, #1
   1734a:	f002 feff 	bl	1a14c <__aeabi_dmul>
   1734e:	f240 0300 	movw	r3, #0
   17352:	2200      	movs	r2, #0
   17354:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17358:	4680      	mov	r8, r0
   1735a:	4689      	mov	r9, r1
   1735c:	4650      	mov	r0, sl
   1735e:	4659      	mov	r1, fp
   17360:	f002 fef4 	bl	1a14c <__aeabi_dmul>
   17364:	468b      	mov	fp, r1
   17366:	4682      	mov	sl, r0
   17368:	f003 f98a 	bl	1a680 <__aeabi_d2iz>
   1736c:	4604      	mov	r4, r0
   1736e:	f7fd f8cb 	bl	14508 <__aeabi_i2d>
   17372:	3430      	adds	r4, #48	; 0x30
   17374:	4602      	mov	r2, r0
   17376:	460b      	mov	r3, r1
   17378:	4650      	mov	r0, sl
   1737a:	4659      	mov	r1, fp
   1737c:	f7fc ff76 	bl	1426c <__aeabi_dsub>
   17380:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17382:	464b      	mov	r3, r9
   17384:	55d4      	strb	r4, [r2, r7]
   17386:	4642      	mov	r2, r8
   17388:	3701      	adds	r7, #1
   1738a:	4682      	mov	sl, r0
   1738c:	468b      	mov	fp, r1
   1738e:	f003 f94f 	bl	1a630 <__aeabi_dcmplt>
   17392:	4652      	mov	r2, sl
   17394:	465b      	mov	r3, fp
   17396:	2800      	cmp	r0, #0
   17398:	d0be      	beq.n	17318 <_dtoa_r+0x458>
   1739a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   1739e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   173a0:	e1aa      	b.n	176f8 <_dtoa_r+0x838>
   173a2:	4640      	mov	r0, r8
   173a4:	f7fd f8b0 	bl	14508 <__aeabi_i2d>
   173a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   173ac:	f002 fece 	bl	1a14c <__aeabi_dmul>
   173b0:	f240 0300 	movw	r3, #0
   173b4:	2200      	movs	r2, #0
   173b6:	f2c4 031c 	movt	r3, #16412	; 0x401c
   173ba:	f7fc ff59 	bl	14270 <__adddf3>
   173be:	9a08      	ldr	r2, [sp, #32]
   173c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   173c4:	4680      	mov	r8, r0
   173c6:	46a9      	mov	r9, r5
   173c8:	2a00      	cmp	r2, #0
   173ca:	f040 82ec 	bne.w	179a6 <_dtoa_r+0xae6>
   173ce:	f240 0300 	movw	r3, #0
   173d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   173d6:	2200      	movs	r2, #0
   173d8:	f2c4 0314 	movt	r3, #16404	; 0x4014
   173dc:	f7fc ff46 	bl	1426c <__aeabi_dsub>
   173e0:	4642      	mov	r2, r8
   173e2:	462b      	mov	r3, r5
   173e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   173e8:	f003 f940 	bl	1a66c <__aeabi_dcmpgt>
   173ec:	2800      	cmp	r0, #0
   173ee:	f040 824a 	bne.w	17886 <_dtoa_r+0x9c6>
   173f2:	4642      	mov	r2, r8
   173f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   173f8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   173fc:	f003 f918 	bl	1a630 <__aeabi_dcmplt>
   17400:	2800      	cmp	r0, #0
   17402:	f040 81d5 	bne.w	177b0 <_dtoa_r+0x8f0>
   17406:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   1740a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1740c:	ea6f 0703 	mvn.w	r7, r3
   17410:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   17414:	2e0e      	cmp	r6, #14
   17416:	bfcc      	ite	gt
   17418:	2700      	movgt	r7, #0
   1741a:	f007 0701 	andle.w	r7, r7, #1
   1741e:	2f00      	cmp	r7, #0
   17420:	f000 80b7 	beq.w	17592 <_dtoa_r+0x6d2>
   17424:	982b      	ldr	r0, [sp, #172]	; 0xac
   17426:	f247 23d8 	movw	r3, #29400	; 0x72d8
   1742a:	f2c0 0302 	movt	r3, #2
   1742e:	9908      	ldr	r1, [sp, #32]
   17430:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   17434:	0fc2      	lsrs	r2, r0, #31
   17436:	2900      	cmp	r1, #0
   17438:	bfcc      	ite	gt
   1743a:	2200      	movgt	r2, #0
   1743c:	f002 0201 	andle.w	r2, r2, #1
   17440:	e9d3 0100 	ldrd	r0, r1, [r3]
   17444:	e9cd 0104 	strd	r0, r1, [sp, #16]
   17448:	2a00      	cmp	r2, #0
   1744a:	f040 81a0 	bne.w	1778e <_dtoa_r+0x8ce>
   1744e:	4602      	mov	r2, r0
   17450:	460b      	mov	r3, r1
   17452:	4640      	mov	r0, r8
   17454:	4649      	mov	r1, r9
   17456:	f002 ffa3 	bl	1a3a0 <__aeabi_ddiv>
   1745a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1745c:	f003 f910 	bl	1a680 <__aeabi_d2iz>
   17460:	4682      	mov	sl, r0
   17462:	f7fd f851 	bl	14508 <__aeabi_i2d>
   17466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1746a:	f002 fe6f 	bl	1a14c <__aeabi_dmul>
   1746e:	4602      	mov	r2, r0
   17470:	460b      	mov	r3, r1
   17472:	4640      	mov	r0, r8
   17474:	4649      	mov	r1, r9
   17476:	f7fc fef9 	bl	1426c <__aeabi_dsub>
   1747a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   1747e:	f805 3b01 	strb.w	r3, [r5], #1
   17482:	9a08      	ldr	r2, [sp, #32]
   17484:	2a01      	cmp	r2, #1
   17486:	4680      	mov	r8, r0
   17488:	4689      	mov	r9, r1
   1748a:	d052      	beq.n	17532 <_dtoa_r+0x672>
   1748c:	f240 0300 	movw	r3, #0
   17490:	2200      	movs	r2, #0
   17492:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17496:	f002 fe59 	bl	1a14c <__aeabi_dmul>
   1749a:	2200      	movs	r2, #0
   1749c:	2300      	movs	r3, #0
   1749e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   174a2:	f003 f8bb 	bl	1a61c <__aeabi_dcmpeq>
   174a6:	2800      	cmp	r0, #0
   174a8:	f040 81eb 	bne.w	17882 <_dtoa_r+0x9c2>
   174ac:	9810      	ldr	r0, [sp, #64]	; 0x40
   174ae:	f04f 0801 	mov.w	r8, #1
   174b2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   174b6:	46a3      	mov	fp, r4
   174b8:	1c87      	adds	r7, r0, #2
   174ba:	960f      	str	r6, [sp, #60]	; 0x3c
   174bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
   174c0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   174c4:	e00a      	b.n	174dc <_dtoa_r+0x61c>
   174c6:	f002 fe41 	bl	1a14c <__aeabi_dmul>
   174ca:	2200      	movs	r2, #0
   174cc:	2300      	movs	r3, #0
   174ce:	4604      	mov	r4, r0
   174d0:	460d      	mov	r5, r1
   174d2:	f003 f8a3 	bl	1a61c <__aeabi_dcmpeq>
   174d6:	2800      	cmp	r0, #0
   174d8:	f040 81ce 	bne.w	17878 <_dtoa_r+0x9b8>
   174dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   174e0:	4620      	mov	r0, r4
   174e2:	4629      	mov	r1, r5
   174e4:	f108 0801 	add.w	r8, r8, #1
   174e8:	f002 ff5a 	bl	1a3a0 <__aeabi_ddiv>
   174ec:	463e      	mov	r6, r7
   174ee:	f003 f8c7 	bl	1a680 <__aeabi_d2iz>
   174f2:	4682      	mov	sl, r0
   174f4:	f7fd f808 	bl	14508 <__aeabi_i2d>
   174f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   174fc:	f002 fe26 	bl	1a14c <__aeabi_dmul>
   17500:	4602      	mov	r2, r0
   17502:	460b      	mov	r3, r1
   17504:	4620      	mov	r0, r4
   17506:	4629      	mov	r1, r5
   17508:	f7fc feb0 	bl	1426c <__aeabi_dsub>
   1750c:	2200      	movs	r2, #0
   1750e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   17512:	f807 cc01 	strb.w	ip, [r7, #-1]
   17516:	3701      	adds	r7, #1
   17518:	45c1      	cmp	r9, r8
   1751a:	f240 0300 	movw	r3, #0
   1751e:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17522:	d1d0      	bne.n	174c6 <_dtoa_r+0x606>
   17524:	4635      	mov	r5, r6
   17526:	465c      	mov	r4, fp
   17528:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   1752a:	4680      	mov	r8, r0
   1752c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17530:	4689      	mov	r9, r1
   17532:	4642      	mov	r2, r8
   17534:	464b      	mov	r3, r9
   17536:	4640      	mov	r0, r8
   17538:	4649      	mov	r1, r9
   1753a:	f7fc fe99 	bl	14270 <__adddf3>
   1753e:	4680      	mov	r8, r0
   17540:	4689      	mov	r9, r1
   17542:	4642      	mov	r2, r8
   17544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17548:	464b      	mov	r3, r9
   1754a:	f003 f871 	bl	1a630 <__aeabi_dcmplt>
   1754e:	b960      	cbnz	r0, 1756a <_dtoa_r+0x6aa>
   17550:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17554:	4642      	mov	r2, r8
   17556:	464b      	mov	r3, r9
   17558:	f003 f860 	bl	1a61c <__aeabi_dcmpeq>
   1755c:	2800      	cmp	r0, #0
   1755e:	f000 8190 	beq.w	17882 <_dtoa_r+0x9c2>
   17562:	f01a 0f01 	tst.w	sl, #1
   17566:	f000 818c 	beq.w	17882 <_dtoa_r+0x9c2>
   1756a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1756c:	e000      	b.n	17570 <_dtoa_r+0x6b0>
   1756e:	461d      	mov	r5, r3
   17570:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17574:	1e6b      	subs	r3, r5, #1
   17576:	2a39      	cmp	r2, #57	; 0x39
   17578:	f040 8367 	bne.w	17c4a <_dtoa_r+0xd8a>
   1757c:	428b      	cmp	r3, r1
   1757e:	d1f6      	bne.n	1756e <_dtoa_r+0x6ae>
   17580:	9910      	ldr	r1, [sp, #64]	; 0x40
   17582:	2330      	movs	r3, #48	; 0x30
   17584:	3601      	adds	r6, #1
   17586:	2231      	movs	r2, #49	; 0x31
   17588:	700b      	strb	r3, [r1, #0]
   1758a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1758c:	701a      	strb	r2, [r3, #0]
   1758e:	9612      	str	r6, [sp, #72]	; 0x48
   17590:	e0b2      	b.n	176f8 <_dtoa_r+0x838>
   17592:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17594:	2a00      	cmp	r2, #0
   17596:	f040 80df 	bne.w	17758 <_dtoa_r+0x898>
   1759a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   1759c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1759e:	920c      	str	r2, [sp, #48]	; 0x30
   175a0:	2d00      	cmp	r5, #0
   175a2:	bfd4      	ite	le
   175a4:	2300      	movle	r3, #0
   175a6:	2301      	movgt	r3, #1
   175a8:	f1ba 0f00 	cmp.w	sl, #0
   175ac:	bfd4      	ite	le
   175ae:	2300      	movle	r3, #0
   175b0:	f003 0301 	andgt.w	r3, r3, #1
   175b4:	b14b      	cbz	r3, 175ca <_dtoa_r+0x70a>
   175b6:	45aa      	cmp	sl, r5
   175b8:	bfb4      	ite	lt
   175ba:	4653      	movlt	r3, sl
   175bc:	462b      	movge	r3, r5
   175be:	980f      	ldr	r0, [sp, #60]	; 0x3c
   175c0:	ebc3 0a0a 	rsb	sl, r3, sl
   175c4:	1aed      	subs	r5, r5, r3
   175c6:	1ac0      	subs	r0, r0, r3
   175c8:	900f      	str	r0, [sp, #60]	; 0x3c
   175ca:	9915      	ldr	r1, [sp, #84]	; 0x54
   175cc:	2900      	cmp	r1, #0
   175ce:	dd1c      	ble.n	1760a <_dtoa_r+0x74a>
   175d0:	9a16      	ldr	r2, [sp, #88]	; 0x58
   175d2:	2a00      	cmp	r2, #0
   175d4:	f000 82e9 	beq.w	17baa <_dtoa_r+0xcea>
   175d8:	2f00      	cmp	r7, #0
   175da:	dd12      	ble.n	17602 <_dtoa_r+0x742>
   175dc:	990c      	ldr	r1, [sp, #48]	; 0x30
   175de:	463a      	mov	r2, r7
   175e0:	4620      	mov	r0, r4
   175e2:	f002 f821 	bl	19628 <__pow5mult>
   175e6:	465a      	mov	r2, fp
   175e8:	900c      	str	r0, [sp, #48]	; 0x30
   175ea:	4620      	mov	r0, r4
   175ec:	990c      	ldr	r1, [sp, #48]	; 0x30
   175ee:	f001 ff33 	bl	19458 <__multiply>
   175f2:	4659      	mov	r1, fp
   175f4:	4603      	mov	r3, r0
   175f6:	4620      	mov	r0, r4
   175f8:	9303      	str	r3, [sp, #12]
   175fa:	f001 fd99 	bl	19130 <_Bfree>
   175fe:	9b03      	ldr	r3, [sp, #12]
   17600:	469b      	mov	fp, r3
   17602:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17604:	1bda      	subs	r2, r3, r7
   17606:	f040 8311 	bne.w	17c2c <_dtoa_r+0xd6c>
   1760a:	2101      	movs	r1, #1
   1760c:	4620      	mov	r0, r4
   1760e:	f001 ffbd 	bl	1958c <__i2b>
   17612:	9006      	str	r0, [sp, #24]
   17614:	9817      	ldr	r0, [sp, #92]	; 0x5c
   17616:	2800      	cmp	r0, #0
   17618:	dd05      	ble.n	17626 <_dtoa_r+0x766>
   1761a:	9906      	ldr	r1, [sp, #24]
   1761c:	4620      	mov	r0, r4
   1761e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17620:	f002 f802 	bl	19628 <__pow5mult>
   17624:	9006      	str	r0, [sp, #24]
   17626:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17628:	2901      	cmp	r1, #1
   1762a:	f340 810a 	ble.w	17842 <_dtoa_r+0x982>
   1762e:	2700      	movs	r7, #0
   17630:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17632:	2b00      	cmp	r3, #0
   17634:	f040 8261 	bne.w	17afa <_dtoa_r+0xc3a>
   17638:	2301      	movs	r3, #1
   1763a:	4453      	add	r3, sl
   1763c:	f013 031f 	ands.w	r3, r3, #31
   17640:	f040 812a 	bne.w	17898 <_dtoa_r+0x9d8>
   17644:	231c      	movs	r3, #28
   17646:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17648:	449a      	add	sl, r3
   1764a:	18ed      	adds	r5, r5, r3
   1764c:	18d2      	adds	r2, r2, r3
   1764e:	920f      	str	r2, [sp, #60]	; 0x3c
   17650:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17652:	2b00      	cmp	r3, #0
   17654:	dd05      	ble.n	17662 <_dtoa_r+0x7a2>
   17656:	4659      	mov	r1, fp
   17658:	461a      	mov	r2, r3
   1765a:	4620      	mov	r0, r4
   1765c:	f001 fe9e 	bl	1939c <__lshift>
   17660:	4683      	mov	fp, r0
   17662:	f1ba 0f00 	cmp.w	sl, #0
   17666:	dd05      	ble.n	17674 <_dtoa_r+0x7b4>
   17668:	9906      	ldr	r1, [sp, #24]
   1766a:	4652      	mov	r2, sl
   1766c:	4620      	mov	r0, r4
   1766e:	f001 fe95 	bl	1939c <__lshift>
   17672:	9006      	str	r0, [sp, #24]
   17674:	9818      	ldr	r0, [sp, #96]	; 0x60
   17676:	2800      	cmp	r0, #0
   17678:	f040 8229 	bne.w	17ace <_dtoa_r+0xc0e>
   1767c:	982a      	ldr	r0, [sp, #168]	; 0xa8
   1767e:	9908      	ldr	r1, [sp, #32]
   17680:	2802      	cmp	r0, #2
   17682:	bfd4      	ite	le
   17684:	2300      	movle	r3, #0
   17686:	2301      	movgt	r3, #1
   17688:	2900      	cmp	r1, #0
   1768a:	bfcc      	ite	gt
   1768c:	2300      	movgt	r3, #0
   1768e:	f003 0301 	andle.w	r3, r3, #1
   17692:	2b00      	cmp	r3, #0
   17694:	f000 810c 	beq.w	178b0 <_dtoa_r+0x9f0>
   17698:	2900      	cmp	r1, #0
   1769a:	f040 808c 	bne.w	177b6 <_dtoa_r+0x8f6>
   1769e:	2205      	movs	r2, #5
   176a0:	9906      	ldr	r1, [sp, #24]
   176a2:	9b08      	ldr	r3, [sp, #32]
   176a4:	4620      	mov	r0, r4
   176a6:	f001 ff7b 	bl	195a0 <__multadd>
   176aa:	9006      	str	r0, [sp, #24]
   176ac:	4658      	mov	r0, fp
   176ae:	9906      	ldr	r1, [sp, #24]
   176b0:	f001 fc04 	bl	18ebc <__mcmp>
   176b4:	2800      	cmp	r0, #0
   176b6:	dd7e      	ble.n	177b6 <_dtoa_r+0x8f6>
   176b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   176ba:	3601      	adds	r6, #1
   176bc:	2700      	movs	r7, #0
   176be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   176c2:	2331      	movs	r3, #49	; 0x31
   176c4:	f805 3b01 	strb.w	r3, [r5], #1
   176c8:	9906      	ldr	r1, [sp, #24]
   176ca:	4620      	mov	r0, r4
   176cc:	f001 fd30 	bl	19130 <_Bfree>
   176d0:	f1ba 0f00 	cmp.w	sl, #0
   176d4:	f000 80d5 	beq.w	17882 <_dtoa_r+0x9c2>
   176d8:	1e3b      	subs	r3, r7, #0
   176da:	bf18      	it	ne
   176dc:	2301      	movne	r3, #1
   176de:	4557      	cmp	r7, sl
   176e0:	bf0c      	ite	eq
   176e2:	2300      	moveq	r3, #0
   176e4:	f003 0301 	andne.w	r3, r3, #1
   176e8:	2b00      	cmp	r3, #0
   176ea:	f040 80d0 	bne.w	1788e <_dtoa_r+0x9ce>
   176ee:	4651      	mov	r1, sl
   176f0:	4620      	mov	r0, r4
   176f2:	f001 fd1d 	bl	19130 <_Bfree>
   176f6:	9612      	str	r6, [sp, #72]	; 0x48
   176f8:	4620      	mov	r0, r4
   176fa:	4659      	mov	r1, fp
   176fc:	f001 fd18 	bl	19130 <_Bfree>
   17700:	9a12      	ldr	r2, [sp, #72]	; 0x48
   17702:	1c53      	adds	r3, r2, #1
   17704:	2200      	movs	r2, #0
   17706:	702a      	strb	r2, [r5, #0]
   17708:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1770a:	992e      	ldr	r1, [sp, #184]	; 0xb8
   1770c:	6003      	str	r3, [r0, #0]
   1770e:	2900      	cmp	r1, #0
   17710:	f000 81d4 	beq.w	17abc <_dtoa_r+0xbfc>
   17714:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   17716:	9810      	ldr	r0, [sp, #64]	; 0x40
   17718:	6015      	str	r5, [r2, #0]
   1771a:	e412      	b.n	16f42 <_dtoa_r+0x82>
   1771c:	2010      	movs	r0, #16
   1771e:	f000 ffd5 	bl	186cc <malloc>
   17722:	60c6      	str	r6, [r0, #12]
   17724:	6046      	str	r6, [r0, #4]
   17726:	6086      	str	r6, [r0, #8]
   17728:	6006      	str	r6, [r0, #0]
   1772a:	4606      	mov	r6, r0
   1772c:	6260      	str	r0, [r4, #36]	; 0x24
   1772e:	f7ff bbd2 	b.w	16ed6 <_dtoa_r+0x16>
   17732:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17734:	4271      	negs	r1, r6
   17736:	2200      	movs	r2, #0
   17738:	9115      	str	r1, [sp, #84]	; 0x54
   1773a:	1b80      	subs	r0, r0, r6
   1773c:	9217      	str	r2, [sp, #92]	; 0x5c
   1773e:	900f      	str	r0, [sp, #60]	; 0x3c
   17740:	e48a      	b.n	17058 <_dtoa_r+0x198>
   17742:	2100      	movs	r1, #0
   17744:	3e01      	subs	r6, #1
   17746:	9118      	str	r1, [sp, #96]	; 0x60
   17748:	e472      	b.n	17030 <_dtoa_r+0x170>
   1774a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   1774e:	f04f 0802 	mov.w	r8, #2
   17752:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   17756:	e521      	b.n	1719c <_dtoa_r+0x2dc>
   17758:	982a      	ldr	r0, [sp, #168]	; 0xa8
   1775a:	2801      	cmp	r0, #1
   1775c:	f340 826c 	ble.w	17c38 <_dtoa_r+0xd78>
   17760:	9a08      	ldr	r2, [sp, #32]
   17762:	9815      	ldr	r0, [sp, #84]	; 0x54
   17764:	1e53      	subs	r3, r2, #1
   17766:	4298      	cmp	r0, r3
   17768:	f2c0 8258 	blt.w	17c1c <_dtoa_r+0xd5c>
   1776c:	1ac7      	subs	r7, r0, r3
   1776e:	9b08      	ldr	r3, [sp, #32]
   17770:	2b00      	cmp	r3, #0
   17772:	bfa8      	it	ge
   17774:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   17776:	f2c0 8273 	blt.w	17c60 <_dtoa_r+0xda0>
   1777a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1777c:	4620      	mov	r0, r4
   1777e:	2101      	movs	r1, #1
   17780:	449a      	add	sl, r3
   17782:	18d2      	adds	r2, r2, r3
   17784:	920f      	str	r2, [sp, #60]	; 0x3c
   17786:	f001 ff01 	bl	1958c <__i2b>
   1778a:	900c      	str	r0, [sp, #48]	; 0x30
   1778c:	e708      	b.n	175a0 <_dtoa_r+0x6e0>
   1778e:	9b08      	ldr	r3, [sp, #32]
   17790:	b973      	cbnz	r3, 177b0 <_dtoa_r+0x8f0>
   17792:	f240 0300 	movw	r3, #0
   17796:	2200      	movs	r2, #0
   17798:	f2c4 0314 	movt	r3, #16404	; 0x4014
   1779c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   177a0:	f002 fcd4 	bl	1a14c <__aeabi_dmul>
   177a4:	4642      	mov	r2, r8
   177a6:	464b      	mov	r3, r9
   177a8:	f002 ff56 	bl	1a658 <__aeabi_dcmpge>
   177ac:	2800      	cmp	r0, #0
   177ae:	d06a      	beq.n	17886 <_dtoa_r+0x9c6>
   177b0:	2200      	movs	r2, #0
   177b2:	9206      	str	r2, [sp, #24]
   177b4:	920c      	str	r2, [sp, #48]	; 0x30
   177b6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   177b8:	2700      	movs	r7, #0
   177ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   177be:	43de      	mvns	r6, r3
   177c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
   177c2:	e781      	b.n	176c8 <_dtoa_r+0x808>
   177c4:	2100      	movs	r1, #0
   177c6:	9116      	str	r1, [sp, #88]	; 0x58
   177c8:	982b      	ldr	r0, [sp, #172]	; 0xac
   177ca:	2800      	cmp	r0, #0
   177cc:	f340 819f 	ble.w	17b0e <_dtoa_r+0xc4e>
   177d0:	982b      	ldr	r0, [sp, #172]	; 0xac
   177d2:	4601      	mov	r1, r0
   177d4:	9011      	str	r0, [sp, #68]	; 0x44
   177d6:	9008      	str	r0, [sp, #32]
   177d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   177da:	2200      	movs	r2, #0
   177dc:	2917      	cmp	r1, #23
   177de:	606a      	str	r2, [r5, #4]
   177e0:	f240 82ab 	bls.w	17d3a <_dtoa_r+0xe7a>
   177e4:	2304      	movs	r3, #4
   177e6:	005b      	lsls	r3, r3, #1
   177e8:	3201      	adds	r2, #1
   177ea:	f103 0014 	add.w	r0, r3, #20
   177ee:	4288      	cmp	r0, r1
   177f0:	d9f9      	bls.n	177e6 <_dtoa_r+0x926>
   177f2:	9b08      	ldr	r3, [sp, #32]
   177f4:	606a      	str	r2, [r5, #4]
   177f6:	2b0e      	cmp	r3, #14
   177f8:	bf8c      	ite	hi
   177fa:	2700      	movhi	r7, #0
   177fc:	f007 0701 	andls.w	r7, r7, #1
   17800:	e49d      	b.n	1713e <_dtoa_r+0x27e>
   17802:	2201      	movs	r2, #1
   17804:	9216      	str	r2, [sp, #88]	; 0x58
   17806:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   17808:	18f3      	adds	r3, r6, r3
   1780a:	9311      	str	r3, [sp, #68]	; 0x44
   1780c:	1c59      	adds	r1, r3, #1
   1780e:	2900      	cmp	r1, #0
   17810:	bfc8      	it	gt
   17812:	9108      	strgt	r1, [sp, #32]
   17814:	dce0      	bgt.n	177d8 <_dtoa_r+0x918>
   17816:	290e      	cmp	r1, #14
   17818:	bf8c      	ite	hi
   1781a:	2700      	movhi	r7, #0
   1781c:	f007 0701 	andls.w	r7, r7, #1
   17820:	9108      	str	r1, [sp, #32]
   17822:	e489      	b.n	17138 <_dtoa_r+0x278>
   17824:	2301      	movs	r3, #1
   17826:	9316      	str	r3, [sp, #88]	; 0x58
   17828:	e7ce      	b.n	177c8 <_dtoa_r+0x908>
   1782a:	2200      	movs	r2, #0
   1782c:	9216      	str	r2, [sp, #88]	; 0x58
   1782e:	e7ea      	b.n	17806 <_dtoa_r+0x946>
   17830:	f04f 33ff 	mov.w	r3, #4294967295
   17834:	2700      	movs	r7, #0
   17836:	2001      	movs	r0, #1
   17838:	9311      	str	r3, [sp, #68]	; 0x44
   1783a:	9016      	str	r0, [sp, #88]	; 0x58
   1783c:	9308      	str	r3, [sp, #32]
   1783e:	972b      	str	r7, [sp, #172]	; 0xac
   17840:	e47a      	b.n	17138 <_dtoa_r+0x278>
   17842:	f1b8 0f00 	cmp.w	r8, #0
   17846:	f47f aef2 	bne.w	1762e <_dtoa_r+0x76e>
   1784a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   1784e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17852:	2b00      	cmp	r3, #0
   17854:	f47f aeeb 	bne.w	1762e <_dtoa_r+0x76e>
   17858:	f240 0300 	movw	r3, #0
   1785c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   17860:	ea09 0303 	and.w	r3, r9, r3
   17864:	2b00      	cmp	r3, #0
   17866:	f43f aee2 	beq.w	1762e <_dtoa_r+0x76e>
   1786a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1786c:	f10a 0a01 	add.w	sl, sl, #1
   17870:	2701      	movs	r7, #1
   17872:	3201      	adds	r2, #1
   17874:	920f      	str	r2, [sp, #60]	; 0x3c
   17876:	e6db      	b.n	17630 <_dtoa_r+0x770>
   17878:	4635      	mov	r5, r6
   1787a:	465c      	mov	r4, fp
   1787c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   1787e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17882:	9612      	str	r6, [sp, #72]	; 0x48
   17884:	e738      	b.n	176f8 <_dtoa_r+0x838>
   17886:	2000      	movs	r0, #0
   17888:	9006      	str	r0, [sp, #24]
   1788a:	900c      	str	r0, [sp, #48]	; 0x30
   1788c:	e714      	b.n	176b8 <_dtoa_r+0x7f8>
   1788e:	4639      	mov	r1, r7
   17890:	4620      	mov	r0, r4
   17892:	f001 fc4d 	bl	19130 <_Bfree>
   17896:	e72a      	b.n	176ee <_dtoa_r+0x82e>
   17898:	f1c3 0320 	rsb	r3, r3, #32
   1789c:	2b04      	cmp	r3, #4
   1789e:	f340 8254 	ble.w	17d4a <_dtoa_r+0xe8a>
   178a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   178a4:	3b04      	subs	r3, #4
   178a6:	449a      	add	sl, r3
   178a8:	18ed      	adds	r5, r5, r3
   178aa:	18c9      	adds	r1, r1, r3
   178ac:	910f      	str	r1, [sp, #60]	; 0x3c
   178ae:	e6cf      	b.n	17650 <_dtoa_r+0x790>
   178b0:	9916      	ldr	r1, [sp, #88]	; 0x58
   178b2:	2900      	cmp	r1, #0
   178b4:	f000 8131 	beq.w	17b1a <_dtoa_r+0xc5a>
   178b8:	2d00      	cmp	r5, #0
   178ba:	dd05      	ble.n	178c8 <_dtoa_r+0xa08>
   178bc:	990c      	ldr	r1, [sp, #48]	; 0x30
   178be:	462a      	mov	r2, r5
   178c0:	4620      	mov	r0, r4
   178c2:	f001 fd6b 	bl	1939c <__lshift>
   178c6:	900c      	str	r0, [sp, #48]	; 0x30
   178c8:	2f00      	cmp	r7, #0
   178ca:	f040 81ea 	bne.w	17ca2 <_dtoa_r+0xde2>
   178ce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   178d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
   178d4:	2301      	movs	r3, #1
   178d6:	f008 0001 	and.w	r0, r8, #1
   178da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   178dc:	9011      	str	r0, [sp, #68]	; 0x44
   178de:	950f      	str	r5, [sp, #60]	; 0x3c
   178e0:	461d      	mov	r5, r3
   178e2:	960c      	str	r6, [sp, #48]	; 0x30
   178e4:	9906      	ldr	r1, [sp, #24]
   178e6:	4658      	mov	r0, fp
   178e8:	f7ff fa5a 	bl	16da0 <quorem>
   178ec:	4639      	mov	r1, r7
   178ee:	3030      	adds	r0, #48	; 0x30
   178f0:	900b      	str	r0, [sp, #44]	; 0x2c
   178f2:	4658      	mov	r0, fp
   178f4:	f001 fae2 	bl	18ebc <__mcmp>
   178f8:	9906      	ldr	r1, [sp, #24]
   178fa:	4652      	mov	r2, sl
   178fc:	4606      	mov	r6, r0
   178fe:	4620      	mov	r0, r4
   17900:	f001 fcd0 	bl	192a4 <__mdiff>
   17904:	68c3      	ldr	r3, [r0, #12]
   17906:	4680      	mov	r8, r0
   17908:	2b00      	cmp	r3, #0
   1790a:	d03d      	beq.n	17988 <_dtoa_r+0xac8>
   1790c:	f04f 0901 	mov.w	r9, #1
   17910:	4641      	mov	r1, r8
   17912:	4620      	mov	r0, r4
   17914:	f001 fc0c 	bl	19130 <_Bfree>
   17918:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1791a:	ea59 0101 	orrs.w	r1, r9, r1
   1791e:	d103      	bne.n	17928 <_dtoa_r+0xa68>
   17920:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17922:	2a00      	cmp	r2, #0
   17924:	f000 81eb 	beq.w	17cfe <_dtoa_r+0xe3e>
   17928:	2e00      	cmp	r6, #0
   1792a:	f2c0 819e 	blt.w	17c6a <_dtoa_r+0xdaa>
   1792e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   17930:	4332      	orrs	r2, r6
   17932:	d103      	bne.n	1793c <_dtoa_r+0xa7c>
   17934:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17936:	2b00      	cmp	r3, #0
   17938:	f000 8197 	beq.w	17c6a <_dtoa_r+0xdaa>
   1793c:	f1b9 0f00 	cmp.w	r9, #0
   17940:	f300 81ce 	bgt.w	17ce0 <_dtoa_r+0xe20>
   17944:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17946:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17948:	f801 2b01 	strb.w	r2, [r1], #1
   1794c:	9b08      	ldr	r3, [sp, #32]
   1794e:	910f      	str	r1, [sp, #60]	; 0x3c
   17950:	429d      	cmp	r5, r3
   17952:	f000 81c2 	beq.w	17cda <_dtoa_r+0xe1a>
   17956:	4659      	mov	r1, fp
   17958:	220a      	movs	r2, #10
   1795a:	2300      	movs	r3, #0
   1795c:	4620      	mov	r0, r4
   1795e:	f001 fe1f 	bl	195a0 <__multadd>
   17962:	4557      	cmp	r7, sl
   17964:	4639      	mov	r1, r7
   17966:	4683      	mov	fp, r0
   17968:	d014      	beq.n	17994 <_dtoa_r+0xad4>
   1796a:	220a      	movs	r2, #10
   1796c:	2300      	movs	r3, #0
   1796e:	4620      	mov	r0, r4
   17970:	3501      	adds	r5, #1
   17972:	f001 fe15 	bl	195a0 <__multadd>
   17976:	4651      	mov	r1, sl
   17978:	220a      	movs	r2, #10
   1797a:	2300      	movs	r3, #0
   1797c:	4607      	mov	r7, r0
   1797e:	4620      	mov	r0, r4
   17980:	f001 fe0e 	bl	195a0 <__multadd>
   17984:	4682      	mov	sl, r0
   17986:	e7ad      	b.n	178e4 <_dtoa_r+0xa24>
   17988:	4658      	mov	r0, fp
   1798a:	4641      	mov	r1, r8
   1798c:	f001 fa96 	bl	18ebc <__mcmp>
   17990:	4681      	mov	r9, r0
   17992:	e7bd      	b.n	17910 <_dtoa_r+0xa50>
   17994:	4620      	mov	r0, r4
   17996:	220a      	movs	r2, #10
   17998:	2300      	movs	r3, #0
   1799a:	3501      	adds	r5, #1
   1799c:	f001 fe00 	bl	195a0 <__multadd>
   179a0:	4607      	mov	r7, r0
   179a2:	4682      	mov	sl, r0
   179a4:	e79e      	b.n	178e4 <_dtoa_r+0xa24>
   179a6:	9612      	str	r6, [sp, #72]	; 0x48
   179a8:	f8dd c020 	ldr.w	ip, [sp, #32]
   179ac:	e459      	b.n	17262 <_dtoa_r+0x3a2>
   179ae:	4275      	negs	r5, r6
   179b0:	2d00      	cmp	r5, #0
   179b2:	f040 8101 	bne.w	17bb8 <_dtoa_r+0xcf8>
   179b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   179ba:	f04f 0802 	mov.w	r8, #2
   179be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   179c2:	e40c      	b.n	171de <_dtoa_r+0x31e>
   179c4:	f247 21d8 	movw	r1, #29400	; 0x72d8
   179c8:	4642      	mov	r2, r8
   179ca:	f2c0 0102 	movt	r1, #2
   179ce:	464b      	mov	r3, r9
   179d0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   179d4:	f8cd c00c 	str.w	ip, [sp, #12]
   179d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   179da:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   179de:	f002 fbb5 	bl	1a14c <__aeabi_dmul>
   179e2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   179e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   179ea:	f002 fe49 	bl	1a680 <__aeabi_d2iz>
   179ee:	4607      	mov	r7, r0
   179f0:	f7fc fd8a 	bl	14508 <__aeabi_i2d>
   179f4:	460b      	mov	r3, r1
   179f6:	4602      	mov	r2, r0
   179f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   179fc:	f7fc fc36 	bl	1426c <__aeabi_dsub>
   17a00:	f107 0330 	add.w	r3, r7, #48	; 0x30
   17a04:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17a08:	f805 3b01 	strb.w	r3, [r5], #1
   17a0c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   17a10:	f1bc 0f01 	cmp.w	ip, #1
   17a14:	d029      	beq.n	17a6a <_dtoa_r+0xbaa>
   17a16:	46d1      	mov	r9, sl
   17a18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17a1c:	46b2      	mov	sl, r6
   17a1e:	9e10      	ldr	r6, [sp, #64]	; 0x40
   17a20:	951c      	str	r5, [sp, #112]	; 0x70
   17a22:	2701      	movs	r7, #1
   17a24:	4665      	mov	r5, ip
   17a26:	46a0      	mov	r8, r4
   17a28:	f240 0300 	movw	r3, #0
   17a2c:	2200      	movs	r2, #0
   17a2e:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17a32:	f002 fb8b 	bl	1a14c <__aeabi_dmul>
   17a36:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17a3a:	f002 fe21 	bl	1a680 <__aeabi_d2iz>
   17a3e:	4604      	mov	r4, r0
   17a40:	f7fc fd62 	bl	14508 <__aeabi_i2d>
   17a44:	3430      	adds	r4, #48	; 0x30
   17a46:	4602      	mov	r2, r0
   17a48:	460b      	mov	r3, r1
   17a4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17a4e:	f7fc fc0d 	bl	1426c <__aeabi_dsub>
   17a52:	55f4      	strb	r4, [r6, r7]
   17a54:	3701      	adds	r7, #1
   17a56:	42af      	cmp	r7, r5
   17a58:	d1e6      	bne.n	17a28 <_dtoa_r+0xb68>
   17a5a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   17a5c:	3f01      	subs	r7, #1
   17a5e:	4656      	mov	r6, sl
   17a60:	4644      	mov	r4, r8
   17a62:	46ca      	mov	sl, r9
   17a64:	19ed      	adds	r5, r5, r7
   17a66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17a6a:	f240 0300 	movw	r3, #0
   17a6e:	2200      	movs	r2, #0
   17a70:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   17a74:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   17a78:	f7fc fbfa 	bl	14270 <__adddf3>
   17a7c:	4602      	mov	r2, r0
   17a7e:	460b      	mov	r3, r1
   17a80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17a84:	f002 fdf2 	bl	1a66c <__aeabi_dcmpgt>
   17a88:	b9f0      	cbnz	r0, 17ac8 <_dtoa_r+0xc08>
   17a8a:	f240 0100 	movw	r1, #0
   17a8e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   17a92:	2000      	movs	r0, #0
   17a94:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17a98:	f7fc fbe8 	bl	1426c <__aeabi_dsub>
   17a9c:	4602      	mov	r2, r0
   17a9e:	460b      	mov	r3, r1
   17aa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17aa4:	f002 fdc4 	bl	1a630 <__aeabi_dcmplt>
   17aa8:	2800      	cmp	r0, #0
   17aaa:	f43f acac 	beq.w	17406 <_dtoa_r+0x546>
   17aae:	462b      	mov	r3, r5
   17ab0:	461d      	mov	r5, r3
   17ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17ab6:	2a30      	cmp	r2, #48	; 0x30
   17ab8:	d0fa      	beq.n	17ab0 <_dtoa_r+0xbf0>
   17aba:	e61d      	b.n	176f8 <_dtoa_r+0x838>
   17abc:	9810      	ldr	r0, [sp, #64]	; 0x40
   17abe:	f7ff ba40 	b.w	16f42 <_dtoa_r+0x82>
   17ac2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17ac6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17ac8:	9e12      	ldr	r6, [sp, #72]	; 0x48
   17aca:	9910      	ldr	r1, [sp, #64]	; 0x40
   17acc:	e550      	b.n	17570 <_dtoa_r+0x6b0>
   17ace:	4658      	mov	r0, fp
   17ad0:	9906      	ldr	r1, [sp, #24]
   17ad2:	f001 f9f3 	bl	18ebc <__mcmp>
   17ad6:	2800      	cmp	r0, #0
   17ad8:	f6bf add0 	bge.w	1767c <_dtoa_r+0x7bc>
   17adc:	4659      	mov	r1, fp
   17ade:	4620      	mov	r0, r4
   17ae0:	220a      	movs	r2, #10
   17ae2:	2300      	movs	r3, #0
   17ae4:	f001 fd5c 	bl	195a0 <__multadd>
   17ae8:	9916      	ldr	r1, [sp, #88]	; 0x58
   17aea:	3e01      	subs	r6, #1
   17aec:	4683      	mov	fp, r0
   17aee:	2900      	cmp	r1, #0
   17af0:	f040 8119 	bne.w	17d26 <_dtoa_r+0xe66>
   17af4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17af6:	9208      	str	r2, [sp, #32]
   17af8:	e5c0      	b.n	1767c <_dtoa_r+0x7bc>
   17afa:	9806      	ldr	r0, [sp, #24]
   17afc:	6903      	ldr	r3, [r0, #16]
   17afe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   17b02:	6918      	ldr	r0, [r3, #16]
   17b04:	f001 f988 	bl	18e18 <__hi0bits>
   17b08:	f1c0 0320 	rsb	r3, r0, #32
   17b0c:	e595      	b.n	1763a <_dtoa_r+0x77a>
   17b0e:	2101      	movs	r1, #1
   17b10:	9111      	str	r1, [sp, #68]	; 0x44
   17b12:	9108      	str	r1, [sp, #32]
   17b14:	912b      	str	r1, [sp, #172]	; 0xac
   17b16:	f7ff bb0f 	b.w	17138 <_dtoa_r+0x278>
   17b1a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17b1c:	46b1      	mov	r9, r6
   17b1e:	9f16      	ldr	r7, [sp, #88]	; 0x58
   17b20:	46aa      	mov	sl, r5
   17b22:	f8dd 8018 	ldr.w	r8, [sp, #24]
   17b26:	9e08      	ldr	r6, [sp, #32]
   17b28:	e002      	b.n	17b30 <_dtoa_r+0xc70>
   17b2a:	f001 fd39 	bl	195a0 <__multadd>
   17b2e:	4683      	mov	fp, r0
   17b30:	4641      	mov	r1, r8
   17b32:	4658      	mov	r0, fp
   17b34:	f7ff f934 	bl	16da0 <quorem>
   17b38:	3501      	adds	r5, #1
   17b3a:	220a      	movs	r2, #10
   17b3c:	2300      	movs	r3, #0
   17b3e:	4659      	mov	r1, fp
   17b40:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   17b44:	f80a c007 	strb.w	ip, [sl, r7]
   17b48:	3701      	adds	r7, #1
   17b4a:	4620      	mov	r0, r4
   17b4c:	42be      	cmp	r6, r7
   17b4e:	dcec      	bgt.n	17b2a <_dtoa_r+0xc6a>
   17b50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17b54:	464e      	mov	r6, r9
   17b56:	2700      	movs	r7, #0
   17b58:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   17b5c:	4659      	mov	r1, fp
   17b5e:	2201      	movs	r2, #1
   17b60:	4620      	mov	r0, r4
   17b62:	f001 fc1b 	bl	1939c <__lshift>
   17b66:	9906      	ldr	r1, [sp, #24]
   17b68:	4683      	mov	fp, r0
   17b6a:	f001 f9a7 	bl	18ebc <__mcmp>
   17b6e:	2800      	cmp	r0, #0
   17b70:	dd0f      	ble.n	17b92 <_dtoa_r+0xcd2>
   17b72:	9910      	ldr	r1, [sp, #64]	; 0x40
   17b74:	e000      	b.n	17b78 <_dtoa_r+0xcb8>
   17b76:	461d      	mov	r5, r3
   17b78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17b7c:	1e6b      	subs	r3, r5, #1
   17b7e:	2a39      	cmp	r2, #57	; 0x39
   17b80:	f040 808c 	bne.w	17c9c <_dtoa_r+0xddc>
   17b84:	428b      	cmp	r3, r1
   17b86:	d1f6      	bne.n	17b76 <_dtoa_r+0xcb6>
   17b88:	9910      	ldr	r1, [sp, #64]	; 0x40
   17b8a:	2331      	movs	r3, #49	; 0x31
   17b8c:	3601      	adds	r6, #1
   17b8e:	700b      	strb	r3, [r1, #0]
   17b90:	e59a      	b.n	176c8 <_dtoa_r+0x808>
   17b92:	d103      	bne.n	17b9c <_dtoa_r+0xcdc>
   17b94:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17b96:	f010 0f01 	tst.w	r0, #1
   17b9a:	d1ea      	bne.n	17b72 <_dtoa_r+0xcb2>
   17b9c:	462b      	mov	r3, r5
   17b9e:	461d      	mov	r5, r3
   17ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17ba4:	2a30      	cmp	r2, #48	; 0x30
   17ba6:	d0fa      	beq.n	17b9e <_dtoa_r+0xcde>
   17ba8:	e58e      	b.n	176c8 <_dtoa_r+0x808>
   17baa:	4659      	mov	r1, fp
   17bac:	9a15      	ldr	r2, [sp, #84]	; 0x54
   17bae:	4620      	mov	r0, r4
   17bb0:	f001 fd3a 	bl	19628 <__pow5mult>
   17bb4:	4683      	mov	fp, r0
   17bb6:	e528      	b.n	1760a <_dtoa_r+0x74a>
   17bb8:	f005 030f 	and.w	r3, r5, #15
   17bbc:	f247 22d8 	movw	r2, #29400	; 0x72d8
   17bc0:	f2c0 0202 	movt	r2, #2
   17bc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17bc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   17bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
   17bd0:	f002 fabc 	bl	1a14c <__aeabi_dmul>
   17bd4:	112d      	asrs	r5, r5, #4
   17bd6:	bf08      	it	eq
   17bd8:	f04f 0802 	moveq.w	r8, #2
   17bdc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17be0:	f43f aafd 	beq.w	171de <_dtoa_r+0x31e>
   17be4:	f247 37b0 	movw	r7, #29616	; 0x73b0
   17be8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17bec:	f04f 0802 	mov.w	r8, #2
   17bf0:	f2c0 0702 	movt	r7, #2
   17bf4:	f015 0f01 	tst.w	r5, #1
   17bf8:	4610      	mov	r0, r2
   17bfa:	4619      	mov	r1, r3
   17bfc:	d007      	beq.n	17c0e <_dtoa_r+0xd4e>
   17bfe:	e9d7 2300 	ldrd	r2, r3, [r7]
   17c02:	f108 0801 	add.w	r8, r8, #1
   17c06:	f002 faa1 	bl	1a14c <__aeabi_dmul>
   17c0a:	4602      	mov	r2, r0
   17c0c:	460b      	mov	r3, r1
   17c0e:	3708      	adds	r7, #8
   17c10:	106d      	asrs	r5, r5, #1
   17c12:	d1ef      	bne.n	17bf4 <_dtoa_r+0xd34>
   17c14:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   17c18:	f7ff bae1 	b.w	171de <_dtoa_r+0x31e>
   17c1c:	9915      	ldr	r1, [sp, #84]	; 0x54
   17c1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17c20:	1a5b      	subs	r3, r3, r1
   17c22:	18c9      	adds	r1, r1, r3
   17c24:	18d2      	adds	r2, r2, r3
   17c26:	9115      	str	r1, [sp, #84]	; 0x54
   17c28:	9217      	str	r2, [sp, #92]	; 0x5c
   17c2a:	e5a0      	b.n	1776e <_dtoa_r+0x8ae>
   17c2c:	4659      	mov	r1, fp
   17c2e:	4620      	mov	r0, r4
   17c30:	f001 fcfa 	bl	19628 <__pow5mult>
   17c34:	4683      	mov	fp, r0
   17c36:	e4e8      	b.n	1760a <_dtoa_r+0x74a>
   17c38:	9919      	ldr	r1, [sp, #100]	; 0x64
   17c3a:	2900      	cmp	r1, #0
   17c3c:	d047      	beq.n	17cce <_dtoa_r+0xe0e>
   17c3e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17c42:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17c44:	3303      	adds	r3, #3
   17c46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17c48:	e597      	b.n	1777a <_dtoa_r+0x8ba>
   17c4a:	3201      	adds	r2, #1
   17c4c:	b2d2      	uxtb	r2, r2
   17c4e:	e49d      	b.n	1758c <_dtoa_r+0x6cc>
   17c50:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17c54:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   17c58:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   17c5a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17c5c:	f7ff bbd3 	b.w	17406 <_dtoa_r+0x546>
   17c60:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17c62:	2300      	movs	r3, #0
   17c64:	9808      	ldr	r0, [sp, #32]
   17c66:	1a0d      	subs	r5, r1, r0
   17c68:	e587      	b.n	1777a <_dtoa_r+0x8ba>
   17c6a:	f1b9 0f00 	cmp.w	r9, #0
   17c6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17c70:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17c72:	dd0f      	ble.n	17c94 <_dtoa_r+0xdd4>
   17c74:	4659      	mov	r1, fp
   17c76:	2201      	movs	r2, #1
   17c78:	4620      	mov	r0, r4
   17c7a:	f001 fb8f 	bl	1939c <__lshift>
   17c7e:	9906      	ldr	r1, [sp, #24]
   17c80:	4683      	mov	fp, r0
   17c82:	f001 f91b 	bl	18ebc <__mcmp>
   17c86:	2800      	cmp	r0, #0
   17c88:	dd47      	ble.n	17d1a <_dtoa_r+0xe5a>
   17c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17c8c:	2939      	cmp	r1, #57	; 0x39
   17c8e:	d031      	beq.n	17cf4 <_dtoa_r+0xe34>
   17c90:	3101      	adds	r1, #1
   17c92:	910b      	str	r1, [sp, #44]	; 0x2c
   17c94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17c96:	f805 2b01 	strb.w	r2, [r5], #1
   17c9a:	e515      	b.n	176c8 <_dtoa_r+0x808>
   17c9c:	3201      	adds	r2, #1
   17c9e:	701a      	strb	r2, [r3, #0]
   17ca0:	e512      	b.n	176c8 <_dtoa_r+0x808>
   17ca2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17ca4:	4620      	mov	r0, r4
   17ca6:	6851      	ldr	r1, [r2, #4]
   17ca8:	f001 fa5e 	bl	19168 <_Balloc>
   17cac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17cae:	f103 010c 	add.w	r1, r3, #12
   17cb2:	691a      	ldr	r2, [r3, #16]
   17cb4:	3202      	adds	r2, #2
   17cb6:	0092      	lsls	r2, r2, #2
   17cb8:	4605      	mov	r5, r0
   17cba:	300c      	adds	r0, #12
   17cbc:	f7fc ff78 	bl	14bb0 <memcpy>
   17cc0:	4620      	mov	r0, r4
   17cc2:	4629      	mov	r1, r5
   17cc4:	2201      	movs	r2, #1
   17cc6:	f001 fb69 	bl	1939c <__lshift>
   17cca:	4682      	mov	sl, r0
   17ccc:	e601      	b.n	178d2 <_dtoa_r+0xa12>
   17cce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17cd0:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17cd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17cd4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   17cd8:	e54f      	b.n	1777a <_dtoa_r+0x8ba>
   17cda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17cdc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17cde:	e73d      	b.n	17b5c <_dtoa_r+0xc9c>
   17ce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17ce2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17ce4:	2b39      	cmp	r3, #57	; 0x39
   17ce6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17ce8:	d004      	beq.n	17cf4 <_dtoa_r+0xe34>
   17cea:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17cec:	1c43      	adds	r3, r0, #1
   17cee:	f805 3b01 	strb.w	r3, [r5], #1
   17cf2:	e4e9      	b.n	176c8 <_dtoa_r+0x808>
   17cf4:	2339      	movs	r3, #57	; 0x39
   17cf6:	f805 3b01 	strb.w	r3, [r5], #1
   17cfa:	9910      	ldr	r1, [sp, #64]	; 0x40
   17cfc:	e73c      	b.n	17b78 <_dtoa_r+0xcb8>
   17cfe:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17d00:	4633      	mov	r3, r6
   17d02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17d04:	2839      	cmp	r0, #57	; 0x39
   17d06:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17d08:	d0f4      	beq.n	17cf4 <_dtoa_r+0xe34>
   17d0a:	2b00      	cmp	r3, #0
   17d0c:	dd01      	ble.n	17d12 <_dtoa_r+0xe52>
   17d0e:	3001      	adds	r0, #1
   17d10:	900b      	str	r0, [sp, #44]	; 0x2c
   17d12:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17d14:	f805 1b01 	strb.w	r1, [r5], #1
   17d18:	e4d6      	b.n	176c8 <_dtoa_r+0x808>
   17d1a:	d1bb      	bne.n	17c94 <_dtoa_r+0xdd4>
   17d1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17d1e:	f010 0f01 	tst.w	r0, #1
   17d22:	d0b7      	beq.n	17c94 <_dtoa_r+0xdd4>
   17d24:	e7b1      	b.n	17c8a <_dtoa_r+0xdca>
   17d26:	2300      	movs	r3, #0
   17d28:	990c      	ldr	r1, [sp, #48]	; 0x30
   17d2a:	4620      	mov	r0, r4
   17d2c:	220a      	movs	r2, #10
   17d2e:	f001 fc37 	bl	195a0 <__multadd>
   17d32:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17d34:	9308      	str	r3, [sp, #32]
   17d36:	900c      	str	r0, [sp, #48]	; 0x30
   17d38:	e4a0      	b.n	1767c <_dtoa_r+0x7bc>
   17d3a:	9908      	ldr	r1, [sp, #32]
   17d3c:	290e      	cmp	r1, #14
   17d3e:	bf8c      	ite	hi
   17d40:	2700      	movhi	r7, #0
   17d42:	f007 0701 	andls.w	r7, r7, #1
   17d46:	f7ff b9fa 	b.w	1713e <_dtoa_r+0x27e>
   17d4a:	f43f ac81 	beq.w	17650 <_dtoa_r+0x790>
   17d4e:	331c      	adds	r3, #28
   17d50:	e479      	b.n	17646 <_dtoa_r+0x786>
   17d52:	2701      	movs	r7, #1
   17d54:	f7ff b98a 	b.w	1706c <_dtoa_r+0x1ac>

00017d58 <print_e>:
   17d58:	b5f0      	push	{r4, r5, r6, r7, lr}
   17d5a:	b08b      	sub	sp, #44	; 0x2c
   17d5c:	460e      	mov	r6, r1
   17d5e:	2102      	movs	r1, #2
   17d60:	9c10      	ldr	r4, [sp, #64]	; 0x40
   17d62:	9100      	str	r1, [sp, #0]
   17d64:	9f12      	ldr	r7, [sp, #72]	; 0x48
   17d66:	1c61      	adds	r1, r4, #1
   17d68:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   17d6c:	9101      	str	r1, [sp, #4]
   17d6e:	a907      	add	r1, sp, #28
   17d70:	9102      	str	r1, [sp, #8]
   17d72:	a909      	add	r1, sp, #36	; 0x24
   17d74:	9103      	str	r1, [sp, #12]
   17d76:	a908      	add	r1, sp, #32
   17d78:	9104      	str	r1, [sp, #16]
   17d7a:	f7ff f8a1 	bl	16ec0 <_dtoa_r>
   17d7e:	f242 730f 	movw	r3, #9999	; 0x270f
   17d82:	4601      	mov	r1, r0
   17d84:	9807      	ldr	r0, [sp, #28]
   17d86:	4298      	cmp	r0, r3
   17d88:	d079      	beq.n	17e7e <print_e+0x126>
   17d8a:	780a      	ldrb	r2, [r1, #0]
   17d8c:	4633      	mov	r3, r6
   17d8e:	4327      	orrs	r7, r4
   17d90:	bf08      	it	eq
   17d92:	463c      	moveq	r4, r7
   17d94:	f803 2b01 	strb.w	r2, [r3], #1
   17d98:	d020      	beq.n	17ddc <print_e+0x84>
   17d9a:	222e      	movs	r2, #46	; 0x2e
   17d9c:	7072      	strb	r2, [r6, #1]
   17d9e:	784a      	ldrb	r2, [r1, #1]
   17da0:	2c00      	cmp	r4, #0
   17da2:	bfd4      	ite	le
   17da4:	2700      	movle	r7, #0
   17da6:	2701      	movgt	r7, #1
   17da8:	3301      	adds	r3, #1
   17daa:	2a00      	cmp	r2, #0
   17dac:	bf0c      	ite	eq
   17dae:	2700      	moveq	r7, #0
   17db0:	f007 0701 	andne.w	r7, r7, #1
   17db4:	b197      	cbz	r7, 17ddc <print_e+0x84>
   17db6:	3603      	adds	r6, #3
   17db8:	f806 2c01 	strb.w	r2, [r6, #-1]
   17dbc:	3c01      	subs	r4, #1
   17dbe:	788a      	ldrb	r2, [r1, #2]
   17dc0:	4633      	mov	r3, r6
   17dc2:	3101      	adds	r1, #1
   17dc4:	3601      	adds	r6, #1
   17dc6:	1e10      	subs	r0, r2, #0
   17dc8:	bf18      	it	ne
   17dca:	2001      	movne	r0, #1
   17dcc:	2c00      	cmp	r4, #0
   17dce:	bfd4      	ite	le
   17dd0:	2000      	movle	r0, #0
   17dd2:	f000 0001 	andgt.w	r0, r0, #1
   17dd6:	2800      	cmp	r0, #0
   17dd8:	d1ee      	bne.n	17db8 <print_e+0x60>
   17dda:	9807      	ldr	r0, [sp, #28]
   17ddc:	2d67      	cmp	r5, #103	; 0x67
   17dde:	d040      	beq.n	17e62 <print_e+0x10a>
   17de0:	2d47      	cmp	r5, #71	; 0x47
   17de2:	d04a      	beq.n	17e7a <print_e+0x122>
   17de4:	2c00      	cmp	r4, #0
   17de6:	dd06      	ble.n	17df6 <print_e+0x9e>
   17de8:	2200      	movs	r2, #0
   17dea:	2130      	movs	r1, #48	; 0x30
   17dec:	5499      	strb	r1, [r3, r2]
   17dee:	3201      	adds	r2, #1
   17df0:	42a2      	cmp	r2, r4
   17df2:	d1fb      	bne.n	17dec <print_e+0x94>
   17df4:	189b      	adds	r3, r3, r2
   17df6:	461c      	mov	r4, r3
   17df8:	3801      	subs	r0, #1
   17dfa:	f804 5b01 	strb.w	r5, [r4], #1
   17dfe:	d436      	bmi.n	17e6e <print_e+0x116>
   17e00:	3401      	adds	r4, #1
   17e02:	4602      	mov	r2, r0
   17e04:	212b      	movs	r1, #43	; 0x2b
   17e06:	7059      	strb	r1, [r3, #1]
   17e08:	2a63      	cmp	r2, #99	; 0x63
   17e0a:	dd11      	ble.n	17e30 <print_e+0xd8>
   17e0c:	f248 531f 	movw	r3, #34079	; 0x851f
   17e10:	17d1      	asrs	r1, r2, #31
   17e12:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   17e16:	fb83 5302 	smull	r5, r3, r3, r2
   17e1a:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   17e1e:	f103 0230 	add.w	r2, r3, #48	; 0x30
   17e22:	f804 2b01 	strb.w	r2, [r4], #1
   17e26:	f06f 0263 	mvn.w	r2, #99	; 0x63
   17e2a:	fb02 0203 	mla	r2, r2, r3, r0
   17e2e:	4610      	mov	r0, r2
   17e30:	f246 6167 	movw	r1, #26215	; 0x6667
   17e34:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   17e38:	f2c6 6166 	movt	r1, #26214	; 0x6666
   17e3c:	4623      	mov	r3, r4
   17e3e:	fb81 5202 	smull	r5, r2, r1, r2
   17e42:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   17e46:	f102 0130 	add.w	r1, r2, #48	; 0x30
   17e4a:	f803 1b01 	strb.w	r1, [r3], #1
   17e4e:	f06f 0109 	mvn.w	r1, #9
   17e52:	fb01 0202 	mla	r2, r1, r2, r0
   17e56:	3230      	adds	r2, #48	; 0x30
   17e58:	7062      	strb	r2, [r4, #1]
   17e5a:	2200      	movs	r2, #0
   17e5c:	705a      	strb	r2, [r3, #1]
   17e5e:	b00b      	add	sp, #44	; 0x2c
   17e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17e62:	2565      	movs	r5, #101	; 0x65
   17e64:	461c      	mov	r4, r3
   17e66:	3801      	subs	r0, #1
   17e68:	f804 5b01 	strb.w	r5, [r4], #1
   17e6c:	d5c8      	bpl.n	17e00 <print_e+0xa8>
   17e6e:	4242      	negs	r2, r0
   17e70:	212d      	movs	r1, #45	; 0x2d
   17e72:	3401      	adds	r4, #1
   17e74:	7059      	strb	r1, [r3, #1]
   17e76:	4610      	mov	r0, r2
   17e78:	e7c6      	b.n	17e08 <print_e+0xb0>
   17e7a:	2545      	movs	r5, #69	; 0x45
   17e7c:	e7bb      	b.n	17df6 <print_e+0x9e>
   17e7e:	4630      	mov	r0, r6
   17e80:	f7fd f8e0 	bl	15044 <strcpy>
   17e84:	e7eb      	b.n	17e5e <print_e+0x106>
   17e86:	bf00      	nop

00017e88 <_gcvt>:
   17e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e8c:	4616      	mov	r6, r2
   17e8e:	b08b      	sub	sp, #44	; 0x2c
   17e90:	461d      	mov	r5, r3
   17e92:	4680      	mov	r8, r0
   17e94:	469b      	mov	fp, r3
   17e96:	2200      	movs	r2, #0
   17e98:	2300      	movs	r3, #0
   17e9a:	4630      	mov	r0, r6
   17e9c:	4629      	mov	r1, r5
   17e9e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17ea0:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17ea2:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   17ea6:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   17eaa:	f002 fbc1 	bl	1a630 <__aeabi_dcmplt>
   17eae:	b108      	cbz	r0, 17eb4 <_gcvt+0x2c>
   17eb0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   17eb4:	4630      	mov	r0, r6
   17eb6:	2200      	movs	r2, #0
   17eb8:	2300      	movs	r3, #0
   17eba:	4629      	mov	r1, r5
   17ebc:	f002 fbae 	bl	1a61c <__aeabi_dcmpeq>
   17ec0:	2800      	cmp	r0, #0
   17ec2:	f040 80c5 	bne.w	18050 <_gcvt+0x1c8>
   17ec6:	4630      	mov	r0, r6
   17ec8:	a36f      	add	r3, pc, #444	; (adr r3, 18088 <_gcvt+0x200>)
   17eca:	e9d3 2300 	ldrd	r2, r3, [r3]
   17ece:	4629      	mov	r1, r5
   17ed0:	f002 fbb8 	bl	1a644 <__aeabi_dcmple>
   17ed4:	2800      	cmp	r0, #0
   17ed6:	f040 80ab 	bne.w	18030 <_gcvt+0x1a8>
   17eda:	4620      	mov	r0, r4
   17edc:	f001 f8b8 	bl	19050 <_mprec_log10>
   17ee0:	4632      	mov	r2, r6
   17ee2:	462b      	mov	r3, r5
   17ee4:	f002 fbae 	bl	1a644 <__aeabi_dcmple>
   17ee8:	2800      	cmp	r0, #0
   17eea:	f040 80a1 	bne.w	18030 <_gcvt+0x1a8>
   17eee:	f240 0300 	movw	r3, #0
   17ef2:	4630      	mov	r0, r6
   17ef4:	2200      	movs	r2, #0
   17ef6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   17efa:	4629      	mov	r1, r5
   17efc:	f002 fb98 	bl	1a630 <__aeabi_dcmplt>
   17f00:	2800      	cmp	r0, #0
   17f02:	f040 80aa 	bne.w	1805a <_gcvt+0x1d2>
   17f06:	4632      	mov	r2, r6
   17f08:	4640      	mov	r0, r8
   17f0a:	462b      	mov	r3, r5
   17f0c:	2102      	movs	r1, #2
   17f0e:	9401      	str	r4, [sp, #4]
   17f10:	9100      	str	r1, [sp, #0]
   17f12:	a909      	add	r1, sp, #36	; 0x24
   17f14:	9102      	str	r1, [sp, #8]
   17f16:	a908      	add	r1, sp, #32
   17f18:	9103      	str	r1, [sp, #12]
   17f1a:	a907      	add	r1, sp, #28
   17f1c:	9104      	str	r1, [sp, #16]
   17f1e:	f7fe ffcf 	bl	16ec0 <_dtoa_r>
   17f22:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17f24:	f242 730f 	movw	r3, #9999	; 0x270f
   17f28:	429a      	cmp	r2, r3
   17f2a:	f000 80a1 	beq.w	18070 <_gcvt+0x1e8>
   17f2e:	7805      	ldrb	r5, [r0, #0]
   17f30:	2d00      	cmp	r5, #0
   17f32:	f000 80a2 	beq.w	1807a <_gcvt+0x1f2>
   17f36:	2a00      	cmp	r2, #0
   17f38:	bfc8      	it	gt
   17f3a:	463b      	movgt	r3, r7
   17f3c:	dc02      	bgt.n	17f44 <_gcvt+0xbc>
   17f3e:	e09e      	b.n	1807e <_gcvt+0x1f6>
   17f40:	2a00      	cmp	r2, #0
   17f42:	dd25      	ble.n	17f90 <_gcvt+0x108>
   17f44:	f803 5b01 	strb.w	r5, [r3], #1
   17f48:	3c01      	subs	r4, #1
   17f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17f4c:	3a01      	subs	r2, #1
   17f4e:	9209      	str	r2, [sp, #36]	; 0x24
   17f50:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   17f54:	2d00      	cmp	r5, #0
   17f56:	d1f3      	bne.n	17f40 <_gcvt+0xb8>
   17f58:	2a00      	cmp	r2, #0
   17f5a:	bfd4      	ite	le
   17f5c:	2200      	movle	r2, #0
   17f5e:	2201      	movgt	r2, #1
   17f60:	2c00      	cmp	r4, #0
   17f62:	bfd4      	ite	le
   17f64:	2200      	movle	r2, #0
   17f66:	f002 0201 	andgt.w	r2, r2, #1
   17f6a:	b18a      	cbz	r2, 17f90 <_gcvt+0x108>
   17f6c:	2130      	movs	r1, #48	; 0x30
   17f6e:	f803 1b01 	strb.w	r1, [r3], #1
   17f72:	3c01      	subs	r4, #1
   17f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17f76:	3a01      	subs	r2, #1
   17f78:	9209      	str	r2, [sp, #36]	; 0x24
   17f7a:	2a00      	cmp	r2, #0
   17f7c:	bfd4      	ite	le
   17f7e:	2200      	movle	r2, #0
   17f80:	2201      	movgt	r2, #1
   17f82:	2c00      	cmp	r4, #0
   17f84:	bfd4      	ite	le
   17f86:	2200      	movle	r2, #0
   17f88:	f002 0201 	andgt.w	r2, r2, #1
   17f8c:	2a00      	cmp	r2, #0
   17f8e:	d1ee      	bne.n	17f6e <_gcvt+0xe6>
   17f90:	f1b9 0f00 	cmp.w	r9, #0
   17f94:	d102      	bne.n	17f9c <_gcvt+0x114>
   17f96:	7802      	ldrb	r2, [r0, #0]
   17f98:	2a00      	cmp	r2, #0
   17f9a:	d046      	beq.n	1802a <_gcvt+0x1a2>
   17f9c:	42bb      	cmp	r3, r7
   17f9e:	bf18      	it	ne
   17fa0:	461a      	movne	r2, r3
   17fa2:	d060      	beq.n	18066 <_gcvt+0x1de>
   17fa4:	4613      	mov	r3, r2
   17fa6:	212e      	movs	r1, #46	; 0x2e
   17fa8:	2c00      	cmp	r4, #0
   17faa:	bfd4      	ite	le
   17fac:	f04f 0c00 	movle.w	ip, #0
   17fb0:	f04f 0c01 	movgt.w	ip, #1
   17fb4:	f803 1b01 	strb.w	r1, [r3], #1
   17fb8:	9909      	ldr	r1, [sp, #36]	; 0x24
   17fba:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   17fbe:	d012      	beq.n	17fe6 <_gcvt+0x15e>
   17fc0:	3202      	adds	r2, #2
   17fc2:	2530      	movs	r5, #48	; 0x30
   17fc4:	f802 5c01 	strb.w	r5, [r2, #-1]
   17fc8:	3c01      	subs	r4, #1
   17fca:	9909      	ldr	r1, [sp, #36]	; 0x24
   17fcc:	2c00      	cmp	r4, #0
   17fce:	bfd4      	ite	le
   17fd0:	f04f 0c00 	movle.w	ip, #0
   17fd4:	f04f 0c01 	movgt.w	ip, #1
   17fd8:	4613      	mov	r3, r2
   17fda:	3201      	adds	r2, #1
   17fdc:	3101      	adds	r1, #1
   17fde:	9109      	str	r1, [sp, #36]	; 0x24
   17fe0:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   17fe4:	d1ee      	bne.n	17fc4 <_gcvt+0x13c>
   17fe6:	7802      	ldrb	r2, [r0, #0]
   17fe8:	2a00      	cmp	r2, #0
   17fea:	bf0c      	ite	eq
   17fec:	2100      	moveq	r1, #0
   17fee:	f00c 0101 	andne.w	r1, ip, #1
   17ff2:	b171      	cbz	r1, 18012 <_gcvt+0x18a>
   17ff4:	f803 2b01 	strb.w	r2, [r3], #1
   17ff8:	3c01      	subs	r4, #1
   17ffa:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   17ffe:	1e11      	subs	r1, r2, #0
   18000:	bf18      	it	ne
   18002:	2101      	movne	r1, #1
   18004:	2c00      	cmp	r4, #0
   18006:	bfd4      	ite	le
   18008:	2100      	movle	r1, #0
   1800a:	f001 0101 	andgt.w	r1, r1, #1
   1800e:	2900      	cmp	r1, #0
   18010:	d1f0      	bne.n	17ff4 <_gcvt+0x16c>
   18012:	f1b9 0f00 	cmp.w	r9, #0
   18016:	d008      	beq.n	1802a <_gcvt+0x1a2>
   18018:	2c00      	cmp	r4, #0
   1801a:	dd06      	ble.n	1802a <_gcvt+0x1a2>
   1801c:	2200      	movs	r2, #0
   1801e:	2130      	movs	r1, #48	; 0x30
   18020:	5499      	strb	r1, [r3, r2]
   18022:	3201      	adds	r2, #1
   18024:	42a2      	cmp	r2, r4
   18026:	d1fb      	bne.n	18020 <_gcvt+0x198>
   18028:	189b      	adds	r3, r3, r2
   1802a:	2200      	movs	r2, #0
   1802c:	701a      	strb	r2, [r3, #0]
   1802e:	e00b      	b.n	18048 <_gcvt+0x1c0>
   18030:	4632      	mov	r2, r6
   18032:	4640      	mov	r0, r8
   18034:	462b      	mov	r3, r5
   18036:	4639      	mov	r1, r7
   18038:	3c01      	subs	r4, #1
   1803a:	f8cd a004 	str.w	sl, [sp, #4]
   1803e:	f8cd 9008 	str.w	r9, [sp, #8]
   18042:	9400      	str	r4, [sp, #0]
   18044:	f7ff fe88 	bl	17d58 <print_e>
   18048:	4638      	mov	r0, r7
   1804a:	b00b      	add	sp, #44	; 0x2c
   1804c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18050:	2330      	movs	r3, #48	; 0x30
   18052:	703b      	strb	r3, [r7, #0]
   18054:	2300      	movs	r3, #0
   18056:	707b      	strb	r3, [r7, #1]
   18058:	e7f6      	b.n	18048 <_gcvt+0x1c0>
   1805a:	4632      	mov	r2, r6
   1805c:	4640      	mov	r0, r8
   1805e:	462b      	mov	r3, r5
   18060:	9401      	str	r4, [sp, #4]
   18062:	2103      	movs	r1, #3
   18064:	e754      	b.n	17f10 <_gcvt+0x88>
   18066:	463a      	mov	r2, r7
   18068:	2330      	movs	r3, #48	; 0x30
   1806a:	f802 3b01 	strb.w	r3, [r2], #1
   1806e:	e799      	b.n	17fa4 <_gcvt+0x11c>
   18070:	4601      	mov	r1, r0
   18072:	4638      	mov	r0, r7
   18074:	f7fc ffe6 	bl	15044 <strcpy>
   18078:	e7e6      	b.n	18048 <_gcvt+0x1c0>
   1807a:	463b      	mov	r3, r7
   1807c:	e76c      	b.n	17f58 <_gcvt+0xd0>
   1807e:	463b      	mov	r3, r7
   18080:	e786      	b.n	17f90 <_gcvt+0x108>
   18082:	bf00      	nop
   18084:	f3af 8000 	nop.w
   18088:	eb1c432d 	.word	0xeb1c432d
   1808c:	3f1a36e2 	.word	0x3f1a36e2

00018090 <ecvtbuf>:
   18090:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18094:	b08b      	sub	sp, #44	; 0x2c
   18096:	4615      	mov	r5, r2
   18098:	461e      	mov	r6, r3
   1809a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1809c:	4680      	mov	r8, r0
   1809e:	4689      	mov	r9, r1
   180a0:	2c00      	cmp	r4, #0
   180a2:	d033      	beq.n	1810c <ecvtbuf+0x7c>
   180a4:	f240 03cc 	movw	r3, #204	; 0xcc
   180a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   180ac:	6818      	ldr	r0, [r3, #0]
   180ae:	9912      	ldr	r1, [sp, #72]	; 0x48
   180b0:	464b      	mov	r3, r9
   180b2:	4642      	mov	r2, r8
   180b4:	9602      	str	r6, [sp, #8]
   180b6:	9501      	str	r5, [sp, #4]
   180b8:	9103      	str	r1, [sp, #12]
   180ba:	2102      	movs	r1, #2
   180bc:	9100      	str	r1, [sp, #0]
   180be:	a909      	add	r1, sp, #36	; 0x24
   180c0:	9104      	str	r1, [sp, #16]
   180c2:	f7fe fefd 	bl	16ec0 <_dtoa_r>
   180c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   180c8:	4298      	cmp	r0, r3
   180ca:	d237      	bcs.n	1813c <ecvtbuf+0xac>
   180cc:	4602      	mov	r2, r0
   180ce:	4621      	mov	r1, r4
   180d0:	2300      	movs	r3, #0
   180d2:	f810 c003 	ldrb.w	ip, [r0, r3]
   180d6:	3201      	adds	r2, #1
   180d8:	3101      	adds	r1, #1
   180da:	f804 c003 	strb.w	ip, [r4, r3]
   180de:	3301      	adds	r3, #1
   180e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
   180e2:	4296      	cmp	r6, r2
   180e4:	d8f5      	bhi.n	180d2 <ecvtbuf+0x42>
   180e6:	429d      	cmp	r5, r3
   180e8:	dd0a      	ble.n	18100 <ecvtbuf+0x70>
   180ea:	2200      	movs	r2, #0
   180ec:	f04f 0c30 	mov.w	ip, #48	; 0x30
   180f0:	f801 c002 	strb.w	ip, [r1, r2]
   180f4:	3201      	adds	r2, #1
   180f6:	18d0      	adds	r0, r2, r3
   180f8:	4285      	cmp	r5, r0
   180fa:	dcf9      	bgt.n	180f0 <ecvtbuf+0x60>
   180fc:	1aed      	subs	r5, r5, r3
   180fe:	1949      	adds	r1, r1, r5
   18100:	2300      	movs	r3, #0
   18102:	700b      	strb	r3, [r1, #0]
   18104:	4620      	mov	r0, r4
   18106:	b00b      	add	sp, #44	; 0x2c
   18108:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1810c:	f240 07cc 	movw	r7, #204	; 0xcc
   18110:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18114:	6838      	ldr	r0, [r7, #0]
   18116:	6b03      	ldr	r3, [r0, #48]	; 0x30
   18118:	4293      	cmp	r3, r2
   1811a:	bfc8      	it	gt
   1811c:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   1811e:	dcc6      	bgt.n	180ae <ecvtbuf+0x1e>
   18120:	1c53      	adds	r3, r2, #1
   18122:	6b41      	ldr	r1, [r0, #52]	; 0x34
   18124:	461a      	mov	r2, r3
   18126:	9307      	str	r3, [sp, #28]
   18128:	f001 fb22 	bl	19770 <_realloc_r>
   1812c:	9b07      	ldr	r3, [sp, #28]
   1812e:	4604      	mov	r4, r0
   18130:	2800      	cmp	r0, #0
   18132:	d0e7      	beq.n	18104 <ecvtbuf+0x74>
   18134:	6838      	ldr	r0, [r7, #0]
   18136:	6303      	str	r3, [r0, #48]	; 0x30
   18138:	6344      	str	r4, [r0, #52]	; 0x34
   1813a:	e7b8      	b.n	180ae <ecvtbuf+0x1e>
   1813c:	4621      	mov	r1, r4
   1813e:	2300      	movs	r3, #0
   18140:	e7d1      	b.n	180e6 <ecvtbuf+0x56>
   18142:	bf00      	nop

00018144 <fcvtbuf>:
   18144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18148:	b08b      	sub	sp, #44	; 0x2c
   1814a:	4614      	mov	r4, r2
   1814c:	461e      	mov	r6, r3
   1814e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18150:	4680      	mov	r8, r0
   18152:	4689      	mov	r9, r1
   18154:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   18158:	2d00      	cmp	r5, #0
   1815a:	d04e      	beq.n	181fa <fcvtbuf+0xb6>
   1815c:	f240 03cc 	movw	r3, #204	; 0xcc
   18160:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18164:	681f      	ldr	r7, [r3, #0]
   18166:	f240 0300 	movw	r3, #0
   1816a:	4640      	mov	r0, r8
   1816c:	4649      	mov	r1, r9
   1816e:	2200      	movs	r2, #0
   18170:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   18174:	f002 fa5c 	bl	1a630 <__aeabi_dcmplt>
   18178:	b150      	cbz	r0, 18190 <fcvtbuf+0x4c>
   1817a:	f240 0300 	movw	r3, #0
   1817e:	4640      	mov	r0, r8
   18180:	4649      	mov	r1, r9
   18182:	2200      	movs	r2, #0
   18184:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   18188:	f002 fa70 	bl	1a66c <__aeabi_dcmpgt>
   1818c:	2800      	cmp	r0, #0
   1818e:	d12d      	bne.n	181ec <fcvtbuf+0xa8>
   18190:	4638      	mov	r0, r7
   18192:	4642      	mov	r2, r8
   18194:	464b      	mov	r3, r9
   18196:	2103      	movs	r1, #3
   18198:	f8cd a00c 	str.w	sl, [sp, #12]
   1819c:	9100      	str	r1, [sp, #0]
   1819e:	a909      	add	r1, sp, #36	; 0x24
   181a0:	9401      	str	r4, [sp, #4]
   181a2:	9104      	str	r1, [sp, #16]
   181a4:	9602      	str	r6, [sp, #8]
   181a6:	f7fe fe8b 	bl	16ec0 <_dtoa_r>
   181aa:	6831      	ldr	r1, [r6, #0]
   181ac:	462a      	mov	r2, r5
   181ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
   181b0:	4249      	negs	r1, r1
   181b2:	4298      	cmp	r0, r3
   181b4:	d207      	bcs.n	181c6 <fcvtbuf+0x82>
   181b6:	f810 3b01 	ldrb.w	r3, [r0], #1
   181ba:	3101      	adds	r1, #1
   181bc:	f802 3b01 	strb.w	r3, [r2], #1
   181c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   181c2:	4283      	cmp	r3, r0
   181c4:	d8f7      	bhi.n	181b6 <fcvtbuf+0x72>
   181c6:	428c      	cmp	r4, r1
   181c8:	dd0a      	ble.n	181e0 <fcvtbuf+0x9c>
   181ca:	2300      	movs	r3, #0
   181cc:	f04f 0c30 	mov.w	ip, #48	; 0x30
   181d0:	f802 c003 	strb.w	ip, [r2, r3]
   181d4:	3301      	adds	r3, #1
   181d6:	1858      	adds	r0, r3, r1
   181d8:	4284      	cmp	r4, r0
   181da:	dcf9      	bgt.n	181d0 <fcvtbuf+0x8c>
   181dc:	1a64      	subs	r4, r4, r1
   181de:	1912      	adds	r2, r2, r4
   181e0:	2300      	movs	r3, #0
   181e2:	7013      	strb	r3, [r2, #0]
   181e4:	4628      	mov	r0, r5
   181e6:	b00b      	add	sp, #44	; 0x2c
   181e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   181ec:	4638      	mov	r0, r7
   181ee:	4642      	mov	r2, r8
   181f0:	464b      	mov	r3, r9
   181f2:	f8cd a00c 	str.w	sl, [sp, #12]
   181f6:	2102      	movs	r1, #2
   181f8:	e7d0      	b.n	1819c <fcvtbuf+0x58>
   181fa:	f240 03cc 	movw	r3, #204	; 0xcc
   181fe:	3223      	adds	r2, #35	; 0x23
   18200:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18204:	681f      	ldr	r7, [r3, #0]
   18206:	6b39      	ldr	r1, [r7, #48]	; 0x30
   18208:	4291      	cmp	r1, r2
   1820a:	bfc8      	it	gt
   1820c:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   1820e:	dcaa      	bgt.n	18166 <fcvtbuf+0x22>
   18210:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   18214:	4638      	mov	r0, r7
   18216:	465a      	mov	r2, fp
   18218:	6b79      	ldr	r1, [r7, #52]	; 0x34
   1821a:	9307      	str	r3, [sp, #28]
   1821c:	f001 faa8 	bl	19770 <_realloc_r>
   18220:	9b07      	ldr	r3, [sp, #28]
   18222:	4605      	mov	r5, r0
   18224:	2800      	cmp	r0, #0
   18226:	d0dd      	beq.n	181e4 <fcvtbuf+0xa0>
   18228:	681f      	ldr	r7, [r3, #0]
   1822a:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   1822e:	6378      	str	r0, [r7, #52]	; 0x34
   18230:	e799      	b.n	18166 <fcvtbuf+0x22>
   18232:	bf00      	nop

00018234 <_dcvt>:
   18234:	b5f0      	push	{r4, r5, r6, r7, lr}
   18236:	b08b      	sub	sp, #44	; 0x2c
   18238:	460d      	mov	r5, r1
   1823a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   1823e:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18240:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   18244:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   18246:	2922      	cmp	r1, #34	; 0x22
   18248:	d86f      	bhi.n	1832a <_dcvt+0xf6>
   1824a:	e8df f011 	tbh	[pc, r1, lsl #1]
   1824e:	00b1      	.short	0x00b1
   18250:	0071007b 	.word	0x0071007b
   18254:	006e006e 	.word	0x006e006e
   18258:	006e006e 	.word	0x006e006e
   1825c:	006e006e 	.word	0x006e006e
   18260:	006e006e 	.word	0x006e006e
   18264:	006e006e 	.word	0x006e006e
   18268:	006e006e 	.word	0x006e006e
   1826c:	006e006e 	.word	0x006e006e
   18270:	006e006e 	.word	0x006e006e
   18274:	006e006e 	.word	0x006e006e
   18278:	006e006e 	.word	0x006e006e
   1827c:	006e006e 	.word	0x006e006e
   18280:	006e006e 	.word	0x006e006e
   18284:	006e006e 	.word	0x006e006e
   18288:	006e006e 	.word	0x006e006e
   1828c:	00b1006e 	.word	0x00b1006e
   18290:	0071007b 	.word	0x0071007b
   18294:	4601      	mov	r1, r0
   18296:	462b      	mov	r3, r5
   18298:	2f00      	cmp	r7, #0
   1829a:	f000 8090 	beq.w	183be <_dcvt+0x18a>
   1829e:	4288      	cmp	r0, r1
   182a0:	461a      	mov	r2, r3
   182a2:	f000 8090 	beq.w	183c6 <_dcvt+0x192>
   182a6:	4613      	mov	r3, r2
   182a8:	202e      	movs	r0, #46	; 0x2e
   182aa:	2c00      	cmp	r4, #0
   182ac:	bfd4      	ite	le
   182ae:	f04f 0c00 	movle.w	ip, #0
   182b2:	f04f 0c01 	movgt.w	ip, #1
   182b6:	f803 0b01 	strb.w	r0, [r3], #1
   182ba:	9809      	ldr	r0, [sp, #36]	; 0x24
   182bc:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   182c0:	d012      	beq.n	182e8 <_dcvt+0xb4>
   182c2:	3202      	adds	r2, #2
   182c4:	2630      	movs	r6, #48	; 0x30
   182c6:	f802 6c01 	strb.w	r6, [r2, #-1]
   182ca:	3c01      	subs	r4, #1
   182cc:	9809      	ldr	r0, [sp, #36]	; 0x24
   182ce:	2c00      	cmp	r4, #0
   182d0:	bfd4      	ite	le
   182d2:	f04f 0c00 	movle.w	ip, #0
   182d6:	f04f 0c01 	movgt.w	ip, #1
   182da:	4613      	mov	r3, r2
   182dc:	3201      	adds	r2, #1
   182de:	3001      	adds	r0, #1
   182e0:	9009      	str	r0, [sp, #36]	; 0x24
   182e2:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   182e6:	d1ee      	bne.n	182c6 <_dcvt+0x92>
   182e8:	780a      	ldrb	r2, [r1, #0]
   182ea:	2a00      	cmp	r2, #0
   182ec:	bf0c      	ite	eq
   182ee:	2000      	moveq	r0, #0
   182f0:	f00c 0001 	andne.w	r0, ip, #1
   182f4:	b170      	cbz	r0, 18314 <_dcvt+0xe0>
   182f6:	f803 2b01 	strb.w	r2, [r3], #1
   182fa:	3c01      	subs	r4, #1
   182fc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   18300:	1e10      	subs	r0, r2, #0
   18302:	bf18      	it	ne
   18304:	2001      	movne	r0, #1
   18306:	2c00      	cmp	r4, #0
   18308:	bfd4      	ite	le
   1830a:	2000      	movle	r0, #0
   1830c:	f000 0001 	andgt.w	r0, r0, #1
   18310:	2800      	cmp	r0, #0
   18312:	d1f0      	bne.n	182f6 <_dcvt+0xc2>
   18314:	2c00      	cmp	r4, #0
   18316:	dd06      	ble.n	18326 <_dcvt+0xf2>
   18318:	2200      	movs	r2, #0
   1831a:	2130      	movs	r1, #48	; 0x30
   1831c:	5499      	strb	r1, [r3, r2]
   1831e:	3201      	adds	r2, #1
   18320:	42a2      	cmp	r2, r4
   18322:	d1fb      	bne.n	1831c <_dcvt+0xe8>
   18324:	189b      	adds	r3, r3, r2
   18326:	2200      	movs	r2, #0
   18328:	701a      	strb	r2, [r3, #0]
   1832a:	4628      	mov	r0, r5
   1832c:	b00b      	add	sp, #44	; 0x2c
   1832e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18330:	2c00      	cmp	r4, #0
   18332:	bf08      	it	eq
   18334:	2401      	moveq	r4, #1
   18336:	9602      	str	r6, [sp, #8]
   18338:	9703      	str	r7, [sp, #12]
   1833a:	9400      	str	r4, [sp, #0]
   1833c:	9501      	str	r5, [sp, #4]
   1833e:	f7ff fda3 	bl	17e88 <_gcvt>
   18342:	e7f2      	b.n	1832a <_dcvt+0xf6>
   18344:	2103      	movs	r1, #3
   18346:	9401      	str	r4, [sp, #4]
   18348:	9100      	str	r1, [sp, #0]
   1834a:	a909      	add	r1, sp, #36	; 0x24
   1834c:	9102      	str	r1, [sp, #8]
   1834e:	a908      	add	r1, sp, #32
   18350:	9103      	str	r1, [sp, #12]
   18352:	a907      	add	r1, sp, #28
   18354:	9104      	str	r1, [sp, #16]
   18356:	f7fe fdb3 	bl	16ec0 <_dtoa_r>
   1835a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1835c:	f242 730f 	movw	r3, #9999	; 0x270f
   18360:	2c00      	cmp	r4, #0
   18362:	bf18      	it	ne
   18364:	2701      	movne	r7, #1
   18366:	429a      	cmp	r2, r3
   18368:	d031      	beq.n	183ce <_dcvt+0x19a>
   1836a:	7806      	ldrb	r6, [r0, #0]
   1836c:	2e00      	cmp	r6, #0
   1836e:	d033      	beq.n	183d8 <_dcvt+0x1a4>
   18370:	2a00      	cmp	r2, #0
   18372:	bfc4      	itt	gt
   18374:	462b      	movgt	r3, r5
   18376:	4601      	movgt	r1, r0
   18378:	dc02      	bgt.n	18380 <_dcvt+0x14c>
   1837a:	e78b      	b.n	18294 <_dcvt+0x60>
   1837c:	2a00      	cmp	r2, #0
   1837e:	dd8b      	ble.n	18298 <_dcvt+0x64>
   18380:	f803 6b01 	strb.w	r6, [r3], #1
   18384:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18386:	3a01      	subs	r2, #1
   18388:	9209      	str	r2, [sp, #36]	; 0x24
   1838a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   1838e:	2e00      	cmp	r6, #0
   18390:	d1f4      	bne.n	1837c <_dcvt+0x148>
   18392:	2a00      	cmp	r2, #0
   18394:	dd80      	ble.n	18298 <_dcvt+0x64>
   18396:	f04f 0c30 	mov.w	ip, #48	; 0x30
   1839a:	f803 cb01 	strb.w	ip, [r3], #1
   1839e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   183a0:	3a01      	subs	r2, #1
   183a2:	9209      	str	r2, [sp, #36]	; 0x24
   183a4:	2a00      	cmp	r2, #0
   183a6:	dcf8      	bgt.n	1839a <_dcvt+0x166>
   183a8:	2f00      	cmp	r7, #0
   183aa:	f47f af78 	bne.w	1829e <_dcvt+0x6a>
   183ae:	e006      	b.n	183be <_dcvt+0x18a>
   183b0:	4629      	mov	r1, r5
   183b2:	9400      	str	r4, [sp, #0]
   183b4:	9601      	str	r6, [sp, #4]
   183b6:	9702      	str	r7, [sp, #8]
   183b8:	f7ff fcce 	bl	17d58 <print_e>
   183bc:	e7b5      	b.n	1832a <_dcvt+0xf6>
   183be:	780a      	ldrb	r2, [r1, #0]
   183c0:	2a00      	cmp	r2, #0
   183c2:	d0b0      	beq.n	18326 <_dcvt+0xf2>
   183c4:	e76b      	b.n	1829e <_dcvt+0x6a>
   183c6:	2330      	movs	r3, #48	; 0x30
   183c8:	f802 3b01 	strb.w	r3, [r2], #1
   183cc:	e76b      	b.n	182a6 <_dcvt+0x72>
   183ce:	4601      	mov	r1, r0
   183d0:	4628      	mov	r0, r5
   183d2:	f7fc fe37 	bl	15044 <strcpy>
   183d6:	e7a8      	b.n	1832a <_dcvt+0xf6>
   183d8:	4601      	mov	r1, r0
   183da:	462b      	mov	r3, r5
   183dc:	e7d9      	b.n	18392 <_dcvt+0x15e>
   183de:	bf00      	nop

000183e0 <_malloc_trim_r>:
   183e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   183e2:	f240 14d0 	movw	r4, #464	; 0x1d0
   183e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   183ea:	460f      	mov	r7, r1
   183ec:	4605      	mov	r5, r0
   183ee:	f000 fd0f 	bl	18e10 <__malloc_lock>
   183f2:	68a3      	ldr	r3, [r4, #8]
   183f4:	685e      	ldr	r6, [r3, #4]
   183f6:	f026 0603 	bic.w	r6, r6, #3
   183fa:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   183fe:	330f      	adds	r3, #15
   18400:	1bdf      	subs	r7, r3, r7
   18402:	0b3f      	lsrs	r7, r7, #12
   18404:	3f01      	subs	r7, #1
   18406:	033f      	lsls	r7, r7, #12
   18408:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   1840c:	db07      	blt.n	1841e <_malloc_trim_r+0x3e>
   1840e:	2100      	movs	r1, #0
   18410:	4628      	mov	r0, r5
   18412:	f001 fba7 	bl	19b64 <_sbrk_r>
   18416:	68a3      	ldr	r3, [r4, #8]
   18418:	18f3      	adds	r3, r6, r3
   1841a:	4283      	cmp	r3, r0
   1841c:	d004      	beq.n	18428 <_malloc_trim_r+0x48>
   1841e:	4628      	mov	r0, r5
   18420:	f000 fcf8 	bl	18e14 <__malloc_unlock>
   18424:	2000      	movs	r0, #0
   18426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18428:	4279      	negs	r1, r7
   1842a:	4628      	mov	r0, r5
   1842c:	f001 fb9a 	bl	19b64 <_sbrk_r>
   18430:	f1b0 3fff 	cmp.w	r0, #4294967295
   18434:	d010      	beq.n	18458 <_malloc_trim_r+0x78>
   18436:	68a2      	ldr	r2, [r4, #8]
   18438:	f64a 1310 	movw	r3, #43280	; 0xa910
   1843c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18440:	1bf6      	subs	r6, r6, r7
   18442:	f046 0601 	orr.w	r6, r6, #1
   18446:	4628      	mov	r0, r5
   18448:	6056      	str	r6, [r2, #4]
   1844a:	681a      	ldr	r2, [r3, #0]
   1844c:	1bd7      	subs	r7, r2, r7
   1844e:	601f      	str	r7, [r3, #0]
   18450:	f000 fce0 	bl	18e14 <__malloc_unlock>
   18454:	2001      	movs	r0, #1
   18456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18458:	2100      	movs	r1, #0
   1845a:	4628      	mov	r0, r5
   1845c:	f001 fb82 	bl	19b64 <_sbrk_r>
   18460:	68a3      	ldr	r3, [r4, #8]
   18462:	1ac2      	subs	r2, r0, r3
   18464:	2a0f      	cmp	r2, #15
   18466:	ddda      	ble.n	1841e <_malloc_trim_r+0x3e>
   18468:	f240 54d8 	movw	r4, #1496	; 0x5d8
   1846c:	f64a 1110 	movw	r1, #43280	; 0xa910
   18470:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18474:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18478:	f042 0201 	orr.w	r2, r2, #1
   1847c:	6824      	ldr	r4, [r4, #0]
   1847e:	1b00      	subs	r0, r0, r4
   18480:	6008      	str	r0, [r1, #0]
   18482:	605a      	str	r2, [r3, #4]
   18484:	e7cb      	b.n	1841e <_malloc_trim_r+0x3e>
   18486:	bf00      	nop

00018488 <_free_r>:
   18488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1848c:	4605      	mov	r5, r0
   1848e:	460c      	mov	r4, r1
   18490:	2900      	cmp	r1, #0
   18492:	f000 8088 	beq.w	185a6 <_free_r+0x11e>
   18496:	f000 fcbb 	bl	18e10 <__malloc_lock>
   1849a:	f1a4 0208 	sub.w	r2, r4, #8
   1849e:	f240 10d0 	movw	r0, #464	; 0x1d0
   184a2:	6856      	ldr	r6, [r2, #4]
   184a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   184a8:	f026 0301 	bic.w	r3, r6, #1
   184ac:	f8d0 c008 	ldr.w	ip, [r0, #8]
   184b0:	18d1      	adds	r1, r2, r3
   184b2:	458c      	cmp	ip, r1
   184b4:	684f      	ldr	r7, [r1, #4]
   184b6:	f027 0703 	bic.w	r7, r7, #3
   184ba:	f000 8095 	beq.w	185e8 <_free_r+0x160>
   184be:	f016 0601 	ands.w	r6, r6, #1
   184c2:	604f      	str	r7, [r1, #4]
   184c4:	d05f      	beq.n	18586 <_free_r+0xfe>
   184c6:	2600      	movs	r6, #0
   184c8:	19cc      	adds	r4, r1, r7
   184ca:	6864      	ldr	r4, [r4, #4]
   184cc:	f014 0f01 	tst.w	r4, #1
   184d0:	d106      	bne.n	184e0 <_free_r+0x58>
   184d2:	19db      	adds	r3, r3, r7
   184d4:	2e00      	cmp	r6, #0
   184d6:	d07a      	beq.n	185ce <_free_r+0x146>
   184d8:	688c      	ldr	r4, [r1, #8]
   184da:	68c9      	ldr	r1, [r1, #12]
   184dc:	608c      	str	r4, [r1, #8]
   184de:	60e1      	str	r1, [r4, #12]
   184e0:	f043 0101 	orr.w	r1, r3, #1
   184e4:	50d3      	str	r3, [r2, r3]
   184e6:	6051      	str	r1, [r2, #4]
   184e8:	2e00      	cmp	r6, #0
   184ea:	d147      	bne.n	1857c <_free_r+0xf4>
   184ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   184f0:	d35b      	bcc.n	185aa <_free_r+0x122>
   184f2:	0a59      	lsrs	r1, r3, #9
   184f4:	2904      	cmp	r1, #4
   184f6:	bf9e      	ittt	ls
   184f8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   184fc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   18500:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18504:	d928      	bls.n	18558 <_free_r+0xd0>
   18506:	2914      	cmp	r1, #20
   18508:	bf9c      	itt	ls
   1850a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   1850e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18512:	d921      	bls.n	18558 <_free_r+0xd0>
   18514:	2954      	cmp	r1, #84	; 0x54
   18516:	bf9e      	ittt	ls
   18518:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   1851c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   18520:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18524:	d918      	bls.n	18558 <_free_r+0xd0>
   18526:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   1852a:	bf9e      	ittt	ls
   1852c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   18530:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   18534:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18538:	d90e      	bls.n	18558 <_free_r+0xd0>
   1853a:	f240 5c54 	movw	ip, #1364	; 0x554
   1853e:	4561      	cmp	r1, ip
   18540:	bf95      	itete	ls
   18542:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   18546:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   1854a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   1854e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   18552:	bf98      	it	ls
   18554:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18558:	1904      	adds	r4, r0, r4
   1855a:	68a1      	ldr	r1, [r4, #8]
   1855c:	42a1      	cmp	r1, r4
   1855e:	d103      	bne.n	18568 <_free_r+0xe0>
   18560:	e064      	b.n	1862c <_free_r+0x1a4>
   18562:	6889      	ldr	r1, [r1, #8]
   18564:	428c      	cmp	r4, r1
   18566:	d004      	beq.n	18572 <_free_r+0xea>
   18568:	6848      	ldr	r0, [r1, #4]
   1856a:	f020 0003 	bic.w	r0, r0, #3
   1856e:	4283      	cmp	r3, r0
   18570:	d3f7      	bcc.n	18562 <_free_r+0xda>
   18572:	68cb      	ldr	r3, [r1, #12]
   18574:	60d3      	str	r3, [r2, #12]
   18576:	6091      	str	r1, [r2, #8]
   18578:	60ca      	str	r2, [r1, #12]
   1857a:	609a      	str	r2, [r3, #8]
   1857c:	4628      	mov	r0, r5
   1857e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18582:	f000 bc47 	b.w	18e14 <__malloc_unlock>
   18586:	f854 4c08 	ldr.w	r4, [r4, #-8]
   1858a:	f100 0c08 	add.w	ip, r0, #8
   1858e:	1b12      	subs	r2, r2, r4
   18590:	191b      	adds	r3, r3, r4
   18592:	6894      	ldr	r4, [r2, #8]
   18594:	4564      	cmp	r4, ip
   18596:	d047      	beq.n	18628 <_free_r+0x1a0>
   18598:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   1859c:	f8cc 4008 	str.w	r4, [ip, #8]
   185a0:	f8c4 c00c 	str.w	ip, [r4, #12]
   185a4:	e790      	b.n	184c8 <_free_r+0x40>
   185a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   185aa:	08db      	lsrs	r3, r3, #3
   185ac:	f04f 0c01 	mov.w	ip, #1
   185b0:	6846      	ldr	r6, [r0, #4]
   185b2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   185b6:	109b      	asrs	r3, r3, #2
   185b8:	fa0c f303 	lsl.w	r3, ip, r3
   185bc:	60d1      	str	r1, [r2, #12]
   185be:	688c      	ldr	r4, [r1, #8]
   185c0:	ea46 0303 	orr.w	r3, r6, r3
   185c4:	6043      	str	r3, [r0, #4]
   185c6:	6094      	str	r4, [r2, #8]
   185c8:	60e2      	str	r2, [r4, #12]
   185ca:	608a      	str	r2, [r1, #8]
   185cc:	e7d6      	b.n	1857c <_free_r+0xf4>
   185ce:	688c      	ldr	r4, [r1, #8]
   185d0:	4f1c      	ldr	r7, [pc, #112]	; (18644 <_free_r+0x1bc>)
   185d2:	42bc      	cmp	r4, r7
   185d4:	d181      	bne.n	184da <_free_r+0x52>
   185d6:	50d3      	str	r3, [r2, r3]
   185d8:	f043 0301 	orr.w	r3, r3, #1
   185dc:	60e2      	str	r2, [r4, #12]
   185de:	60a2      	str	r2, [r4, #8]
   185e0:	6053      	str	r3, [r2, #4]
   185e2:	6094      	str	r4, [r2, #8]
   185e4:	60d4      	str	r4, [r2, #12]
   185e6:	e7c9      	b.n	1857c <_free_r+0xf4>
   185e8:	18fb      	adds	r3, r7, r3
   185ea:	f016 0f01 	tst.w	r6, #1
   185ee:	d107      	bne.n	18600 <_free_r+0x178>
   185f0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   185f4:	1a52      	subs	r2, r2, r1
   185f6:	185b      	adds	r3, r3, r1
   185f8:	68d4      	ldr	r4, [r2, #12]
   185fa:	6891      	ldr	r1, [r2, #8]
   185fc:	60a1      	str	r1, [r4, #8]
   185fe:	60cc      	str	r4, [r1, #12]
   18600:	f240 51dc 	movw	r1, #1500	; 0x5dc
   18604:	6082      	str	r2, [r0, #8]
   18606:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1860a:	f043 0001 	orr.w	r0, r3, #1
   1860e:	6050      	str	r0, [r2, #4]
   18610:	680a      	ldr	r2, [r1, #0]
   18612:	4293      	cmp	r3, r2
   18614:	d3b2      	bcc.n	1857c <_free_r+0xf4>
   18616:	f64a 130c 	movw	r3, #43276	; 0xa90c
   1861a:	4628      	mov	r0, r5
   1861c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18620:	6819      	ldr	r1, [r3, #0]
   18622:	f7ff fedd 	bl	183e0 <_malloc_trim_r>
   18626:	e7a9      	b.n	1857c <_free_r+0xf4>
   18628:	2601      	movs	r6, #1
   1862a:	e74d      	b.n	184c8 <_free_r+0x40>
   1862c:	2601      	movs	r6, #1
   1862e:	6844      	ldr	r4, [r0, #4]
   18630:	ea4f 0cac 	mov.w	ip, ip, asr #2
   18634:	460b      	mov	r3, r1
   18636:	fa06 fc0c 	lsl.w	ip, r6, ip
   1863a:	ea44 040c 	orr.w	r4, r4, ip
   1863e:	6044      	str	r4, [r0, #4]
   18640:	e798      	b.n	18574 <_free_r+0xec>
   18642:	bf00      	nop
   18644:	200001d8 	.word	0x200001d8

00018648 <__locale_charset>:
   18648:	f247 2390 	movw	r3, #29328	; 0x7290
   1864c:	f2c0 0302 	movt	r3, #2
   18650:	6818      	ldr	r0, [r3, #0]
   18652:	4770      	bx	lr

00018654 <_localeconv_r>:
   18654:	4800      	ldr	r0, [pc, #0]	; (18658 <_localeconv_r+0x4>)
   18656:	4770      	bx	lr
   18658:	00027294 	.word	0x00027294

0001865c <localeconv>:
   1865c:	4800      	ldr	r0, [pc, #0]	; (18660 <localeconv+0x4>)
   1865e:	4770      	bx	lr
   18660:	00027294 	.word	0x00027294

00018664 <_setlocale_r>:
   18664:	b570      	push	{r4, r5, r6, lr}
   18666:	4605      	mov	r5, r0
   18668:	460e      	mov	r6, r1
   1866a:	4614      	mov	r4, r2
   1866c:	b172      	cbz	r2, 1868c <_setlocale_r+0x28>
   1866e:	f247 2118 	movw	r1, #29208	; 0x7218
   18672:	4610      	mov	r0, r2
   18674:	f2c0 0102 	movt	r1, #2
   18678:	f001 fa88 	bl	19b8c <strcmp>
   1867c:	b958      	cbnz	r0, 18696 <_setlocale_r+0x32>
   1867e:	f247 2018 	movw	r0, #29208	; 0x7218
   18682:	622c      	str	r4, [r5, #32]
   18684:	f2c0 0002 	movt	r0, #2
   18688:	61ee      	str	r6, [r5, #28]
   1868a:	bd70      	pop	{r4, r5, r6, pc}
   1868c:	f247 2018 	movw	r0, #29208	; 0x7218
   18690:	f2c0 0002 	movt	r0, #2
   18694:	bd70      	pop	{r4, r5, r6, pc}
   18696:	f247 214c 	movw	r1, #29260	; 0x724c
   1869a:	4620      	mov	r0, r4
   1869c:	f2c0 0102 	movt	r1, #2
   186a0:	f001 fa74 	bl	19b8c <strcmp>
   186a4:	2800      	cmp	r0, #0
   186a6:	d0ea      	beq.n	1867e <_setlocale_r+0x1a>
   186a8:	2000      	movs	r0, #0
   186aa:	bd70      	pop	{r4, r5, r6, pc}

000186ac <setlocale>:
   186ac:	f240 03cc 	movw	r3, #204	; 0xcc
   186b0:	460a      	mov	r2, r1
   186b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   186b6:	4601      	mov	r1, r0
   186b8:	6818      	ldr	r0, [r3, #0]
   186ba:	e7d3      	b.n	18664 <_setlocale_r>

000186bc <free>:
   186bc:	f240 03cc 	movw	r3, #204	; 0xcc
   186c0:	4601      	mov	r1, r0
   186c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   186c6:	6818      	ldr	r0, [r3, #0]
   186c8:	f7ff bede 	b.w	18488 <_free_r>

000186cc <malloc>:
   186cc:	f240 03cc 	movw	r3, #204	; 0xcc
   186d0:	4601      	mov	r1, r0
   186d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   186d6:	6818      	ldr	r0, [r3, #0]
   186d8:	f000 b800 	b.w	186dc <_malloc_r>

000186dc <_malloc_r>:
   186dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186e0:	f101 040b 	add.w	r4, r1, #11
   186e4:	2c16      	cmp	r4, #22
   186e6:	b083      	sub	sp, #12
   186e8:	4606      	mov	r6, r0
   186ea:	d82f      	bhi.n	1874c <_malloc_r+0x70>
   186ec:	2300      	movs	r3, #0
   186ee:	2410      	movs	r4, #16
   186f0:	428c      	cmp	r4, r1
   186f2:	bf2c      	ite	cs
   186f4:	4619      	movcs	r1, r3
   186f6:	f043 0101 	orrcc.w	r1, r3, #1
   186fa:	2900      	cmp	r1, #0
   186fc:	d130      	bne.n	18760 <_malloc_r+0x84>
   186fe:	4630      	mov	r0, r6
   18700:	f000 fb86 	bl	18e10 <__malloc_lock>
   18704:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   18708:	d22e      	bcs.n	18768 <_malloc_r+0x8c>
   1870a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   1870e:	f240 15d0 	movw	r5, #464	; 0x1d0
   18712:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18716:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   1871a:	68d3      	ldr	r3, [r2, #12]
   1871c:	4293      	cmp	r3, r2
   1871e:	f000 8206 	beq.w	18b2e <_malloc_r+0x452>
   18722:	685a      	ldr	r2, [r3, #4]
   18724:	f103 0508 	add.w	r5, r3, #8
   18728:	68d9      	ldr	r1, [r3, #12]
   1872a:	4630      	mov	r0, r6
   1872c:	f022 0c03 	bic.w	ip, r2, #3
   18730:	689a      	ldr	r2, [r3, #8]
   18732:	4463      	add	r3, ip
   18734:	685c      	ldr	r4, [r3, #4]
   18736:	608a      	str	r2, [r1, #8]
   18738:	f044 0401 	orr.w	r4, r4, #1
   1873c:	60d1      	str	r1, [r2, #12]
   1873e:	605c      	str	r4, [r3, #4]
   18740:	f000 fb68 	bl	18e14 <__malloc_unlock>
   18744:	4628      	mov	r0, r5
   18746:	b003      	add	sp, #12
   18748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1874c:	f024 0407 	bic.w	r4, r4, #7
   18750:	0fe3      	lsrs	r3, r4, #31
   18752:	428c      	cmp	r4, r1
   18754:	bf2c      	ite	cs
   18756:	4619      	movcs	r1, r3
   18758:	f043 0101 	orrcc.w	r1, r3, #1
   1875c:	2900      	cmp	r1, #0
   1875e:	d0ce      	beq.n	186fe <_malloc_r+0x22>
   18760:	230c      	movs	r3, #12
   18762:	2500      	movs	r5, #0
   18764:	6033      	str	r3, [r6, #0]
   18766:	e7ed      	b.n	18744 <_malloc_r+0x68>
   18768:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   1876c:	bf04      	itt	eq
   1876e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   18772:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   18776:	f040 8090 	bne.w	1889a <_malloc_r+0x1be>
   1877a:	f240 15d0 	movw	r5, #464	; 0x1d0
   1877e:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18782:	1828      	adds	r0, r5, r0
   18784:	68c3      	ldr	r3, [r0, #12]
   18786:	4298      	cmp	r0, r3
   18788:	d106      	bne.n	18798 <_malloc_r+0xbc>
   1878a:	e00d      	b.n	187a8 <_malloc_r+0xcc>
   1878c:	2a00      	cmp	r2, #0
   1878e:	f280 816f 	bge.w	18a70 <_malloc_r+0x394>
   18792:	68db      	ldr	r3, [r3, #12]
   18794:	4298      	cmp	r0, r3
   18796:	d007      	beq.n	187a8 <_malloc_r+0xcc>
   18798:	6859      	ldr	r1, [r3, #4]
   1879a:	f021 0103 	bic.w	r1, r1, #3
   1879e:	1b0a      	subs	r2, r1, r4
   187a0:	2a0f      	cmp	r2, #15
   187a2:	ddf3      	ble.n	1878c <_malloc_r+0xb0>
   187a4:	f10e 3eff 	add.w	lr, lr, #4294967295
   187a8:	f10e 0e01 	add.w	lr, lr, #1
   187ac:	f240 17d0 	movw	r7, #464	; 0x1d0
   187b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
   187b4:	f107 0108 	add.w	r1, r7, #8
   187b8:	688b      	ldr	r3, [r1, #8]
   187ba:	4299      	cmp	r1, r3
   187bc:	bf08      	it	eq
   187be:	687a      	ldreq	r2, [r7, #4]
   187c0:	d026      	beq.n	18810 <_malloc_r+0x134>
   187c2:	685a      	ldr	r2, [r3, #4]
   187c4:	f022 0c03 	bic.w	ip, r2, #3
   187c8:	ebc4 020c 	rsb	r2, r4, ip
   187cc:	2a0f      	cmp	r2, #15
   187ce:	f300 8194 	bgt.w	18afa <_malloc_r+0x41e>
   187d2:	2a00      	cmp	r2, #0
   187d4:	60c9      	str	r1, [r1, #12]
   187d6:	6089      	str	r1, [r1, #8]
   187d8:	f280 8099 	bge.w	1890e <_malloc_r+0x232>
   187dc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   187e0:	f080 8165 	bcs.w	18aae <_malloc_r+0x3d2>
   187e4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   187e8:	f04f 0a01 	mov.w	sl, #1
   187ec:	687a      	ldr	r2, [r7, #4]
   187ee:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   187f2:	ea4f 0cac 	mov.w	ip, ip, asr #2
   187f6:	fa0a fc0c 	lsl.w	ip, sl, ip
   187fa:	60d8      	str	r0, [r3, #12]
   187fc:	f8d0 8008 	ldr.w	r8, [r0, #8]
   18800:	ea4c 0202 	orr.w	r2, ip, r2
   18804:	607a      	str	r2, [r7, #4]
   18806:	f8c3 8008 	str.w	r8, [r3, #8]
   1880a:	f8c8 300c 	str.w	r3, [r8, #12]
   1880e:	6083      	str	r3, [r0, #8]
   18810:	f04f 0c01 	mov.w	ip, #1
   18814:	ea4f 03ae 	mov.w	r3, lr, asr #2
   18818:	fa0c fc03 	lsl.w	ip, ip, r3
   1881c:	4594      	cmp	ip, r2
   1881e:	f200 8082 	bhi.w	18926 <_malloc_r+0x24a>
   18822:	ea12 0f0c 	tst.w	r2, ip
   18826:	d108      	bne.n	1883a <_malloc_r+0x15e>
   18828:	f02e 0e03 	bic.w	lr, lr, #3
   1882c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18830:	f10e 0e04 	add.w	lr, lr, #4
   18834:	ea12 0f0c 	tst.w	r2, ip
   18838:	d0f8      	beq.n	1882c <_malloc_r+0x150>
   1883a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   1883e:	46f2      	mov	sl, lr
   18840:	46c8      	mov	r8, r9
   18842:	f8d8 300c 	ldr.w	r3, [r8, #12]
   18846:	4598      	cmp	r8, r3
   18848:	d107      	bne.n	1885a <_malloc_r+0x17e>
   1884a:	e168      	b.n	18b1e <_malloc_r+0x442>
   1884c:	2a00      	cmp	r2, #0
   1884e:	f280 8178 	bge.w	18b42 <_malloc_r+0x466>
   18852:	68db      	ldr	r3, [r3, #12]
   18854:	4598      	cmp	r8, r3
   18856:	f000 8162 	beq.w	18b1e <_malloc_r+0x442>
   1885a:	6858      	ldr	r0, [r3, #4]
   1885c:	f020 0003 	bic.w	r0, r0, #3
   18860:	1b02      	subs	r2, r0, r4
   18862:	2a0f      	cmp	r2, #15
   18864:	ddf2      	ble.n	1884c <_malloc_r+0x170>
   18866:	461d      	mov	r5, r3
   18868:	191f      	adds	r7, r3, r4
   1886a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   1886e:	f044 0e01 	orr.w	lr, r4, #1
   18872:	f855 4f08 	ldr.w	r4, [r5, #8]!
   18876:	4630      	mov	r0, r6
   18878:	50ba      	str	r2, [r7, r2]
   1887a:	f042 0201 	orr.w	r2, r2, #1
   1887e:	f8c3 e004 	str.w	lr, [r3, #4]
   18882:	f8cc 4008 	str.w	r4, [ip, #8]
   18886:	f8c4 c00c 	str.w	ip, [r4, #12]
   1888a:	608f      	str	r7, [r1, #8]
   1888c:	60cf      	str	r7, [r1, #12]
   1888e:	607a      	str	r2, [r7, #4]
   18890:	60b9      	str	r1, [r7, #8]
   18892:	60f9      	str	r1, [r7, #12]
   18894:	f000 fabe 	bl	18e14 <__malloc_unlock>
   18898:	e754      	b.n	18744 <_malloc_r+0x68>
   1889a:	f1be 0f04 	cmp.w	lr, #4
   1889e:	bf9e      	ittt	ls
   188a0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   188a4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   188a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   188ac:	f67f af65 	bls.w	1877a <_malloc_r+0x9e>
   188b0:	f1be 0f14 	cmp.w	lr, #20
   188b4:	bf9c      	itt	ls
   188b6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   188ba:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   188be:	f67f af5c 	bls.w	1877a <_malloc_r+0x9e>
   188c2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   188c6:	bf9e      	ittt	ls
   188c8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   188cc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   188d0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   188d4:	f67f af51 	bls.w	1877a <_malloc_r+0x9e>
   188d8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   188dc:	bf9e      	ittt	ls
   188de:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   188e2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   188e6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   188ea:	f67f af46 	bls.w	1877a <_malloc_r+0x9e>
   188ee:	f240 5354 	movw	r3, #1364	; 0x554
   188f2:	459e      	cmp	lr, r3
   188f4:	bf95      	itete	ls
   188f6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   188fa:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   188fe:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   18902:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   18906:	bf98      	it	ls
   18908:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1890c:	e735      	b.n	1877a <_malloc_r+0x9e>
   1890e:	eb03 020c 	add.w	r2, r3, ip
   18912:	f103 0508 	add.w	r5, r3, #8
   18916:	4630      	mov	r0, r6
   18918:	6853      	ldr	r3, [r2, #4]
   1891a:	f043 0301 	orr.w	r3, r3, #1
   1891e:	6053      	str	r3, [r2, #4]
   18920:	f000 fa78 	bl	18e14 <__malloc_unlock>
   18924:	e70e      	b.n	18744 <_malloc_r+0x68>
   18926:	f8d7 8008 	ldr.w	r8, [r7, #8]
   1892a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1892e:	f023 0903 	bic.w	r9, r3, #3
   18932:	ebc4 0209 	rsb	r2, r4, r9
   18936:	454c      	cmp	r4, r9
   18938:	bf94      	ite	ls
   1893a:	2300      	movls	r3, #0
   1893c:	2301      	movhi	r3, #1
   1893e:	2a0f      	cmp	r2, #15
   18940:	bfd8      	it	le
   18942:	f043 0301 	orrle.w	r3, r3, #1
   18946:	2b00      	cmp	r3, #0
   18948:	f000 80a1 	beq.w	18a8e <_malloc_r+0x3b2>
   1894c:	f64a 1b0c 	movw	fp, #43276	; 0xa90c
   18950:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   18954:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   18958:	f8db 3000 	ldr.w	r3, [fp]
   1895c:	3310      	adds	r3, #16
   1895e:	191b      	adds	r3, r3, r4
   18960:	f1b2 3fff 	cmp.w	r2, #4294967295
   18964:	d006      	beq.n	18974 <_malloc_r+0x298>
   18966:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   1896a:	331f      	adds	r3, #31
   1896c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   18970:	f023 031f 	bic.w	r3, r3, #31
   18974:	4619      	mov	r1, r3
   18976:	4630      	mov	r0, r6
   18978:	9301      	str	r3, [sp, #4]
   1897a:	f001 f8f3 	bl	19b64 <_sbrk_r>
   1897e:	9b01      	ldr	r3, [sp, #4]
   18980:	f1b0 3fff 	cmp.w	r0, #4294967295
   18984:	4682      	mov	sl, r0
   18986:	f000 80f4 	beq.w	18b72 <_malloc_r+0x496>
   1898a:	eb08 0109 	add.w	r1, r8, r9
   1898e:	4281      	cmp	r1, r0
   18990:	f200 80ec 	bhi.w	18b6c <_malloc_r+0x490>
   18994:	f8db 2004 	ldr.w	r2, [fp, #4]
   18998:	189a      	adds	r2, r3, r2
   1899a:	4551      	cmp	r1, sl
   1899c:	f8cb 2004 	str.w	r2, [fp, #4]
   189a0:	f000 8145 	beq.w	18c2e <_malloc_r+0x552>
   189a4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   189a8:	f240 10d0 	movw	r0, #464	; 0x1d0
   189ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
   189b0:	f1b5 3fff 	cmp.w	r5, #4294967295
   189b4:	bf08      	it	eq
   189b6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   189ba:	d003      	beq.n	189c4 <_malloc_r+0x2e8>
   189bc:	4452      	add	r2, sl
   189be:	1a51      	subs	r1, r2, r1
   189c0:	f8cb 1004 	str.w	r1, [fp, #4]
   189c4:	f01a 0507 	ands.w	r5, sl, #7
   189c8:	4630      	mov	r0, r6
   189ca:	bf17      	itett	ne
   189cc:	f1c5 0508 	rsbne	r5, r5, #8
   189d0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   189d4:	44aa      	addne	sl, r5
   189d6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   189da:	4453      	add	r3, sl
   189dc:	051b      	lsls	r3, r3, #20
   189de:	0d1b      	lsrs	r3, r3, #20
   189e0:	1aed      	subs	r5, r5, r3
   189e2:	4629      	mov	r1, r5
   189e4:	f001 f8be 	bl	19b64 <_sbrk_r>
   189e8:	f1b0 3fff 	cmp.w	r0, #4294967295
   189ec:	f000 812c 	beq.w	18c48 <_malloc_r+0x56c>
   189f0:	ebca 0100 	rsb	r1, sl, r0
   189f4:	1949      	adds	r1, r1, r5
   189f6:	f041 0101 	orr.w	r1, r1, #1
   189fa:	f8db 2004 	ldr.w	r2, [fp, #4]
   189fe:	f64a 130c 	movw	r3, #43276	; 0xa90c
   18a02:	f8c7 a008 	str.w	sl, [r7, #8]
   18a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18a0a:	18aa      	adds	r2, r5, r2
   18a0c:	45b8      	cmp	r8, r7
   18a0e:	f8cb 2004 	str.w	r2, [fp, #4]
   18a12:	f8ca 1004 	str.w	r1, [sl, #4]
   18a16:	d017      	beq.n	18a48 <_malloc_r+0x36c>
   18a18:	f1b9 0f0f 	cmp.w	r9, #15
   18a1c:	f240 80df 	bls.w	18bde <_malloc_r+0x502>
   18a20:	f1a9 010c 	sub.w	r1, r9, #12
   18a24:	2505      	movs	r5, #5
   18a26:	f021 0107 	bic.w	r1, r1, #7
   18a2a:	eb08 0001 	add.w	r0, r8, r1
   18a2e:	290f      	cmp	r1, #15
   18a30:	6085      	str	r5, [r0, #8]
   18a32:	6045      	str	r5, [r0, #4]
   18a34:	f8d8 0004 	ldr.w	r0, [r8, #4]
   18a38:	f000 0001 	and.w	r0, r0, #1
   18a3c:	ea41 0000 	orr.w	r0, r1, r0
   18a40:	f8c8 0004 	str.w	r0, [r8, #4]
   18a44:	f200 80ac 	bhi.w	18ba0 <_malloc_r+0x4c4>
   18a48:	46d0      	mov	r8, sl
   18a4a:	f64a 130c 	movw	r3, #43276	; 0xa90c
   18a4e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   18a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18a56:	428a      	cmp	r2, r1
   18a58:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   18a5c:	bf88      	it	hi
   18a5e:	62da      	strhi	r2, [r3, #44]	; 0x2c
   18a60:	f64a 130c 	movw	r3, #43276	; 0xa90c
   18a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18a68:	428a      	cmp	r2, r1
   18a6a:	bf88      	it	hi
   18a6c:	631a      	strhi	r2, [r3, #48]	; 0x30
   18a6e:	e082      	b.n	18b76 <_malloc_r+0x49a>
   18a70:	185c      	adds	r4, r3, r1
   18a72:	689a      	ldr	r2, [r3, #8]
   18a74:	68d9      	ldr	r1, [r3, #12]
   18a76:	4630      	mov	r0, r6
   18a78:	6866      	ldr	r6, [r4, #4]
   18a7a:	f103 0508 	add.w	r5, r3, #8
   18a7e:	608a      	str	r2, [r1, #8]
   18a80:	f046 0301 	orr.w	r3, r6, #1
   18a84:	60d1      	str	r1, [r2, #12]
   18a86:	6063      	str	r3, [r4, #4]
   18a88:	f000 f9c4 	bl	18e14 <__malloc_unlock>
   18a8c:	e65a      	b.n	18744 <_malloc_r+0x68>
   18a8e:	eb08 0304 	add.w	r3, r8, r4
   18a92:	f042 0201 	orr.w	r2, r2, #1
   18a96:	f044 0401 	orr.w	r4, r4, #1
   18a9a:	4630      	mov	r0, r6
   18a9c:	f8c8 4004 	str.w	r4, [r8, #4]
   18aa0:	f108 0508 	add.w	r5, r8, #8
   18aa4:	605a      	str	r2, [r3, #4]
   18aa6:	60bb      	str	r3, [r7, #8]
   18aa8:	f000 f9b4 	bl	18e14 <__malloc_unlock>
   18aac:	e64a      	b.n	18744 <_malloc_r+0x68>
   18aae:	ea4f 225c 	mov.w	r2, ip, lsr #9
   18ab2:	2a04      	cmp	r2, #4
   18ab4:	d954      	bls.n	18b60 <_malloc_r+0x484>
   18ab6:	2a14      	cmp	r2, #20
   18ab8:	f200 8089 	bhi.w	18bce <_malloc_r+0x4f2>
   18abc:	325b      	adds	r2, #91	; 0x5b
   18abe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18ac2:	44a8      	add	r8, r5
   18ac4:	f240 17d0 	movw	r7, #464	; 0x1d0
   18ac8:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18acc:	f8d8 0008 	ldr.w	r0, [r8, #8]
   18ad0:	4540      	cmp	r0, r8
   18ad2:	d103      	bne.n	18adc <_malloc_r+0x400>
   18ad4:	e06f      	b.n	18bb6 <_malloc_r+0x4da>
   18ad6:	6880      	ldr	r0, [r0, #8]
   18ad8:	4580      	cmp	r8, r0
   18ada:	d004      	beq.n	18ae6 <_malloc_r+0x40a>
   18adc:	6842      	ldr	r2, [r0, #4]
   18ade:	f022 0203 	bic.w	r2, r2, #3
   18ae2:	4594      	cmp	ip, r2
   18ae4:	d3f7      	bcc.n	18ad6 <_malloc_r+0x3fa>
   18ae6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   18aea:	f8c3 c00c 	str.w	ip, [r3, #12]
   18aee:	6098      	str	r0, [r3, #8]
   18af0:	687a      	ldr	r2, [r7, #4]
   18af2:	60c3      	str	r3, [r0, #12]
   18af4:	f8cc 3008 	str.w	r3, [ip, #8]
   18af8:	e68a      	b.n	18810 <_malloc_r+0x134>
   18afa:	191f      	adds	r7, r3, r4
   18afc:	4630      	mov	r0, r6
   18afe:	f044 0401 	orr.w	r4, r4, #1
   18b02:	60cf      	str	r7, [r1, #12]
   18b04:	605c      	str	r4, [r3, #4]
   18b06:	f103 0508 	add.w	r5, r3, #8
   18b0a:	50ba      	str	r2, [r7, r2]
   18b0c:	f042 0201 	orr.w	r2, r2, #1
   18b10:	608f      	str	r7, [r1, #8]
   18b12:	607a      	str	r2, [r7, #4]
   18b14:	60b9      	str	r1, [r7, #8]
   18b16:	60f9      	str	r1, [r7, #12]
   18b18:	f000 f97c 	bl	18e14 <__malloc_unlock>
   18b1c:	e612      	b.n	18744 <_malloc_r+0x68>
   18b1e:	f10a 0a01 	add.w	sl, sl, #1
   18b22:	f01a 0f03 	tst.w	sl, #3
   18b26:	d05f      	beq.n	18be8 <_malloc_r+0x50c>
   18b28:	f103 0808 	add.w	r8, r3, #8
   18b2c:	e689      	b.n	18842 <_malloc_r+0x166>
   18b2e:	f103 0208 	add.w	r2, r3, #8
   18b32:	68d3      	ldr	r3, [r2, #12]
   18b34:	429a      	cmp	r2, r3
   18b36:	bf08      	it	eq
   18b38:	f10e 0e02 	addeq.w	lr, lr, #2
   18b3c:	f43f ae36 	beq.w	187ac <_malloc_r+0xd0>
   18b40:	e5ef      	b.n	18722 <_malloc_r+0x46>
   18b42:	461d      	mov	r5, r3
   18b44:	1819      	adds	r1, r3, r0
   18b46:	68da      	ldr	r2, [r3, #12]
   18b48:	4630      	mov	r0, r6
   18b4a:	f855 3f08 	ldr.w	r3, [r5, #8]!
   18b4e:	684c      	ldr	r4, [r1, #4]
   18b50:	6093      	str	r3, [r2, #8]
   18b52:	f044 0401 	orr.w	r4, r4, #1
   18b56:	60da      	str	r2, [r3, #12]
   18b58:	604c      	str	r4, [r1, #4]
   18b5a:	f000 f95b 	bl	18e14 <__malloc_unlock>
   18b5e:	e5f1      	b.n	18744 <_malloc_r+0x68>
   18b60:	ea4f 129c 	mov.w	r2, ip, lsr #6
   18b64:	3238      	adds	r2, #56	; 0x38
   18b66:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18b6a:	e7aa      	b.n	18ac2 <_malloc_r+0x3e6>
   18b6c:	45b8      	cmp	r8, r7
   18b6e:	f43f af11 	beq.w	18994 <_malloc_r+0x2b8>
   18b72:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18b76:	f8d8 2004 	ldr.w	r2, [r8, #4]
   18b7a:	f022 0203 	bic.w	r2, r2, #3
   18b7e:	4294      	cmp	r4, r2
   18b80:	bf94      	ite	ls
   18b82:	2300      	movls	r3, #0
   18b84:	2301      	movhi	r3, #1
   18b86:	1b12      	subs	r2, r2, r4
   18b88:	2a0f      	cmp	r2, #15
   18b8a:	bfd8      	it	le
   18b8c:	f043 0301 	orrle.w	r3, r3, #1
   18b90:	2b00      	cmp	r3, #0
   18b92:	f43f af7c 	beq.w	18a8e <_malloc_r+0x3b2>
   18b96:	4630      	mov	r0, r6
   18b98:	2500      	movs	r5, #0
   18b9a:	f000 f93b 	bl	18e14 <__malloc_unlock>
   18b9e:	e5d1      	b.n	18744 <_malloc_r+0x68>
   18ba0:	f108 0108 	add.w	r1, r8, #8
   18ba4:	4630      	mov	r0, r6
   18ba6:	9301      	str	r3, [sp, #4]
   18ba8:	f7ff fc6e 	bl	18488 <_free_r>
   18bac:	9b01      	ldr	r3, [sp, #4]
   18bae:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18bb2:	685a      	ldr	r2, [r3, #4]
   18bb4:	e749      	b.n	18a4a <_malloc_r+0x36e>
   18bb6:	f04f 0a01 	mov.w	sl, #1
   18bba:	f8d7 8004 	ldr.w	r8, [r7, #4]
   18bbe:	1092      	asrs	r2, r2, #2
   18bc0:	4684      	mov	ip, r0
   18bc2:	fa0a f202 	lsl.w	r2, sl, r2
   18bc6:	ea48 0202 	orr.w	r2, r8, r2
   18bca:	607a      	str	r2, [r7, #4]
   18bcc:	e78d      	b.n	18aea <_malloc_r+0x40e>
   18bce:	2a54      	cmp	r2, #84	; 0x54
   18bd0:	d824      	bhi.n	18c1c <_malloc_r+0x540>
   18bd2:	ea4f 321c 	mov.w	r2, ip, lsr #12
   18bd6:	326e      	adds	r2, #110	; 0x6e
   18bd8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18bdc:	e771      	b.n	18ac2 <_malloc_r+0x3e6>
   18bde:	2301      	movs	r3, #1
   18be0:	46d0      	mov	r8, sl
   18be2:	f8ca 3004 	str.w	r3, [sl, #4]
   18be6:	e7c6      	b.n	18b76 <_malloc_r+0x49a>
   18be8:	464a      	mov	r2, r9
   18bea:	f01e 0f03 	tst.w	lr, #3
   18bee:	4613      	mov	r3, r2
   18bf0:	f10e 3eff 	add.w	lr, lr, #4294967295
   18bf4:	d033      	beq.n	18c5e <_malloc_r+0x582>
   18bf6:	f853 2908 	ldr.w	r2, [r3], #-8
   18bfa:	429a      	cmp	r2, r3
   18bfc:	d0f5      	beq.n	18bea <_malloc_r+0x50e>
   18bfe:	687b      	ldr	r3, [r7, #4]
   18c00:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18c04:	459c      	cmp	ip, r3
   18c06:	f63f ae8e 	bhi.w	18926 <_malloc_r+0x24a>
   18c0a:	f1bc 0f00 	cmp.w	ip, #0
   18c0e:	f43f ae8a 	beq.w	18926 <_malloc_r+0x24a>
   18c12:	ea1c 0f03 	tst.w	ip, r3
   18c16:	d027      	beq.n	18c68 <_malloc_r+0x58c>
   18c18:	46d6      	mov	lr, sl
   18c1a:	e60e      	b.n	1883a <_malloc_r+0x15e>
   18c1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   18c20:	d815      	bhi.n	18c4e <_malloc_r+0x572>
   18c22:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   18c26:	3277      	adds	r2, #119	; 0x77
   18c28:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18c2c:	e749      	b.n	18ac2 <_malloc_r+0x3e6>
   18c2e:	0508      	lsls	r0, r1, #20
   18c30:	0d00      	lsrs	r0, r0, #20
   18c32:	2800      	cmp	r0, #0
   18c34:	f47f aeb6 	bne.w	189a4 <_malloc_r+0x2c8>
   18c38:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18c3c:	444b      	add	r3, r9
   18c3e:	f043 0301 	orr.w	r3, r3, #1
   18c42:	f8c8 3004 	str.w	r3, [r8, #4]
   18c46:	e700      	b.n	18a4a <_malloc_r+0x36e>
   18c48:	2101      	movs	r1, #1
   18c4a:	2500      	movs	r5, #0
   18c4c:	e6d5      	b.n	189fa <_malloc_r+0x31e>
   18c4e:	f240 5054 	movw	r0, #1364	; 0x554
   18c52:	4282      	cmp	r2, r0
   18c54:	d90d      	bls.n	18c72 <_malloc_r+0x596>
   18c56:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   18c5a:	227e      	movs	r2, #126	; 0x7e
   18c5c:	e731      	b.n	18ac2 <_malloc_r+0x3e6>
   18c5e:	687b      	ldr	r3, [r7, #4]
   18c60:	ea23 030c 	bic.w	r3, r3, ip
   18c64:	607b      	str	r3, [r7, #4]
   18c66:	e7cb      	b.n	18c00 <_malloc_r+0x524>
   18c68:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18c6c:	f10a 0a04 	add.w	sl, sl, #4
   18c70:	e7cf      	b.n	18c12 <_malloc_r+0x536>
   18c72:	ea4f 429c 	mov.w	r2, ip, lsr #18
   18c76:	327c      	adds	r2, #124	; 0x7c
   18c78:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18c7c:	e721      	b.n	18ac2 <_malloc_r+0x3e6>
   18c7e:	bf00      	nop

00018c80 <memchr>:
   18c80:	f010 0f03 	tst.w	r0, #3
   18c84:	b2c9      	uxtb	r1, r1
   18c86:	b410      	push	{r4}
   18c88:	d010      	beq.n	18cac <memchr+0x2c>
   18c8a:	2a00      	cmp	r2, #0
   18c8c:	d02f      	beq.n	18cee <memchr+0x6e>
   18c8e:	7803      	ldrb	r3, [r0, #0]
   18c90:	428b      	cmp	r3, r1
   18c92:	d02a      	beq.n	18cea <memchr+0x6a>
   18c94:	3a01      	subs	r2, #1
   18c96:	e005      	b.n	18ca4 <memchr+0x24>
   18c98:	2a00      	cmp	r2, #0
   18c9a:	d028      	beq.n	18cee <memchr+0x6e>
   18c9c:	7803      	ldrb	r3, [r0, #0]
   18c9e:	3a01      	subs	r2, #1
   18ca0:	428b      	cmp	r3, r1
   18ca2:	d022      	beq.n	18cea <memchr+0x6a>
   18ca4:	3001      	adds	r0, #1
   18ca6:	f010 0f03 	tst.w	r0, #3
   18caa:	d1f5      	bne.n	18c98 <memchr+0x18>
   18cac:	2a03      	cmp	r2, #3
   18cae:	d911      	bls.n	18cd4 <memchr+0x54>
   18cb0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   18cb4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   18cb8:	6803      	ldr	r3, [r0, #0]
   18cba:	ea84 0303 	eor.w	r3, r4, r3
   18cbe:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   18cc2:	ea2c 0303 	bic.w	r3, ip, r3
   18cc6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   18cca:	d103      	bne.n	18cd4 <memchr+0x54>
   18ccc:	3a04      	subs	r2, #4
   18cce:	3004      	adds	r0, #4
   18cd0:	2a03      	cmp	r2, #3
   18cd2:	d8f1      	bhi.n	18cb8 <memchr+0x38>
   18cd4:	b15a      	cbz	r2, 18cee <memchr+0x6e>
   18cd6:	7803      	ldrb	r3, [r0, #0]
   18cd8:	428b      	cmp	r3, r1
   18cda:	d006      	beq.n	18cea <memchr+0x6a>
   18cdc:	3a01      	subs	r2, #1
   18cde:	b132      	cbz	r2, 18cee <memchr+0x6e>
   18ce0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   18ce4:	3a01      	subs	r2, #1
   18ce6:	428b      	cmp	r3, r1
   18ce8:	d1f9      	bne.n	18cde <memchr+0x5e>
   18cea:	bc10      	pop	{r4}
   18cec:	4770      	bx	lr
   18cee:	2000      	movs	r0, #0
   18cf0:	e7fb      	b.n	18cea <memchr+0x6a>
   18cf2:	bf00      	nop

00018cf4 <memcmp>:
   18cf4:	2a03      	cmp	r2, #3
   18cf6:	b430      	push	{r4, r5}
   18cf8:	4605      	mov	r5, r0
   18cfa:	460c      	mov	r4, r1
   18cfc:	d925      	bls.n	18d4a <memcmp+0x56>
   18cfe:	ea41 0300 	orr.w	r3, r1, r0
   18d02:	f013 0f03 	tst.w	r3, #3
   18d06:	d015      	beq.n	18d34 <memcmp+0x40>
   18d08:	7828      	ldrb	r0, [r5, #0]
   18d0a:	f894 c000 	ldrb.w	ip, [r4]
   18d0e:	4560      	cmp	r0, ip
   18d10:	d11e      	bne.n	18d50 <memcmp+0x5c>
   18d12:	3a01      	subs	r2, #1
   18d14:	2300      	movs	r3, #0
   18d16:	e006      	b.n	18d26 <memcmp+0x32>
   18d18:	7840      	ldrb	r0, [r0, #1]
   18d1a:	3301      	adds	r3, #1
   18d1c:	f891 c001 	ldrb.w	ip, [r1, #1]
   18d20:	3a01      	subs	r2, #1
   18d22:	4560      	cmp	r0, ip
   18d24:	d114      	bne.n	18d50 <memcmp+0x5c>
   18d26:	18e8      	adds	r0, r5, r3
   18d28:	18e1      	adds	r1, r4, r3
   18d2a:	2a00      	cmp	r2, #0
   18d2c:	d1f4      	bne.n	18d18 <memcmp+0x24>
   18d2e:	2000      	movs	r0, #0
   18d30:	bc30      	pop	{r4, r5}
   18d32:	4770      	bx	lr
   18d34:	6804      	ldr	r4, [r0, #0]
   18d36:	680b      	ldr	r3, [r1, #0]
   18d38:	429c      	cmp	r4, r3
   18d3a:	d104      	bne.n	18d46 <memcmp+0x52>
   18d3c:	3a04      	subs	r2, #4
   18d3e:	3004      	adds	r0, #4
   18d40:	3104      	adds	r1, #4
   18d42:	2a03      	cmp	r2, #3
   18d44:	d8f6      	bhi.n	18d34 <memcmp+0x40>
   18d46:	4605      	mov	r5, r0
   18d48:	460c      	mov	r4, r1
   18d4a:	2a00      	cmp	r2, #0
   18d4c:	d1dc      	bne.n	18d08 <memcmp+0x14>
   18d4e:	e7ee      	b.n	18d2e <memcmp+0x3a>
   18d50:	ebcc 0000 	rsb	r0, ip, r0
   18d54:	e7ec      	b.n	18d30 <memcmp+0x3c>
   18d56:	bf00      	nop

00018d58 <memmove>:
   18d58:	4288      	cmp	r0, r1
   18d5a:	468c      	mov	ip, r1
   18d5c:	b470      	push	{r4, r5, r6}
   18d5e:	4605      	mov	r5, r0
   18d60:	4614      	mov	r4, r2
   18d62:	d90e      	bls.n	18d82 <memmove+0x2a>
   18d64:	188b      	adds	r3, r1, r2
   18d66:	4298      	cmp	r0, r3
   18d68:	d20b      	bcs.n	18d82 <memmove+0x2a>
   18d6a:	b142      	cbz	r2, 18d7e <memmove+0x26>
   18d6c:	ebc2 0c03 	rsb	ip, r2, r3
   18d70:	4601      	mov	r1, r0
   18d72:	1e53      	subs	r3, r2, #1
   18d74:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18d78:	54ca      	strb	r2, [r1, r3]
   18d7a:	3b01      	subs	r3, #1
   18d7c:	d2fa      	bcs.n	18d74 <memmove+0x1c>
   18d7e:	bc70      	pop	{r4, r5, r6}
   18d80:	4770      	bx	lr
   18d82:	2a0f      	cmp	r2, #15
   18d84:	d809      	bhi.n	18d9a <memmove+0x42>
   18d86:	2c00      	cmp	r4, #0
   18d88:	d0f9      	beq.n	18d7e <memmove+0x26>
   18d8a:	2300      	movs	r3, #0
   18d8c:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18d90:	54ea      	strb	r2, [r5, r3]
   18d92:	3301      	adds	r3, #1
   18d94:	42a3      	cmp	r3, r4
   18d96:	d1f9      	bne.n	18d8c <memmove+0x34>
   18d98:	e7f1      	b.n	18d7e <memmove+0x26>
   18d9a:	ea41 0300 	orr.w	r3, r1, r0
   18d9e:	f013 0f03 	tst.w	r3, #3
   18da2:	d1f0      	bne.n	18d86 <memmove+0x2e>
   18da4:	4694      	mov	ip, r2
   18da6:	460c      	mov	r4, r1
   18da8:	4603      	mov	r3, r0
   18daa:	6825      	ldr	r5, [r4, #0]
   18dac:	f1ac 0c10 	sub.w	ip, ip, #16
   18db0:	601d      	str	r5, [r3, #0]
   18db2:	6865      	ldr	r5, [r4, #4]
   18db4:	605d      	str	r5, [r3, #4]
   18db6:	68a5      	ldr	r5, [r4, #8]
   18db8:	609d      	str	r5, [r3, #8]
   18dba:	68e5      	ldr	r5, [r4, #12]
   18dbc:	3410      	adds	r4, #16
   18dbe:	60dd      	str	r5, [r3, #12]
   18dc0:	3310      	adds	r3, #16
   18dc2:	f1bc 0f0f 	cmp.w	ip, #15
   18dc6:	d8f0      	bhi.n	18daa <memmove+0x52>
   18dc8:	3a10      	subs	r2, #16
   18dca:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   18dce:	f10c 0501 	add.w	r5, ip, #1
   18dd2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   18dd6:	012d      	lsls	r5, r5, #4
   18dd8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   18ddc:	eb01 0c05 	add.w	ip, r1, r5
   18de0:	1945      	adds	r5, r0, r5
   18de2:	2e03      	cmp	r6, #3
   18de4:	4634      	mov	r4, r6
   18de6:	d9ce      	bls.n	18d86 <memmove+0x2e>
   18de8:	2300      	movs	r3, #0
   18dea:	f85c 2003 	ldr.w	r2, [ip, r3]
   18dee:	50ea      	str	r2, [r5, r3]
   18df0:	3304      	adds	r3, #4
   18df2:	1af2      	subs	r2, r6, r3
   18df4:	2a03      	cmp	r2, #3
   18df6:	d8f8      	bhi.n	18dea <memmove+0x92>
   18df8:	3e04      	subs	r6, #4
   18dfa:	08b3      	lsrs	r3, r6, #2
   18dfc:	1c5a      	adds	r2, r3, #1
   18dfe:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   18e02:	0092      	lsls	r2, r2, #2
   18e04:	4494      	add	ip, r2
   18e06:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   18e0a:	18ad      	adds	r5, r5, r2
   18e0c:	e7bb      	b.n	18d86 <memmove+0x2e>
   18e0e:	bf00      	nop

00018e10 <__malloc_lock>:
   18e10:	4770      	bx	lr
   18e12:	bf00      	nop

00018e14 <__malloc_unlock>:
   18e14:	4770      	bx	lr
   18e16:	bf00      	nop

00018e18 <__hi0bits>:
   18e18:	0c02      	lsrs	r2, r0, #16
   18e1a:	4603      	mov	r3, r0
   18e1c:	0412      	lsls	r2, r2, #16
   18e1e:	b1b2      	cbz	r2, 18e4e <__hi0bits+0x36>
   18e20:	2000      	movs	r0, #0
   18e22:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   18e26:	d101      	bne.n	18e2c <__hi0bits+0x14>
   18e28:	3008      	adds	r0, #8
   18e2a:	021b      	lsls	r3, r3, #8
   18e2c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   18e30:	d101      	bne.n	18e36 <__hi0bits+0x1e>
   18e32:	3004      	adds	r0, #4
   18e34:	011b      	lsls	r3, r3, #4
   18e36:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   18e3a:	d101      	bne.n	18e40 <__hi0bits+0x28>
   18e3c:	3002      	adds	r0, #2
   18e3e:	009b      	lsls	r3, r3, #2
   18e40:	2b00      	cmp	r3, #0
   18e42:	db03      	blt.n	18e4c <__hi0bits+0x34>
   18e44:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   18e48:	d004      	beq.n	18e54 <__hi0bits+0x3c>
   18e4a:	3001      	adds	r0, #1
   18e4c:	4770      	bx	lr
   18e4e:	0403      	lsls	r3, r0, #16
   18e50:	2010      	movs	r0, #16
   18e52:	e7e6      	b.n	18e22 <__hi0bits+0xa>
   18e54:	2020      	movs	r0, #32
   18e56:	4770      	bx	lr

00018e58 <__lo0bits>:
   18e58:	6803      	ldr	r3, [r0, #0]
   18e5a:	4602      	mov	r2, r0
   18e5c:	f013 0007 	ands.w	r0, r3, #7
   18e60:	d009      	beq.n	18e76 <__lo0bits+0x1e>
   18e62:	f013 0f01 	tst.w	r3, #1
   18e66:	d121      	bne.n	18eac <__lo0bits+0x54>
   18e68:	f013 0f02 	tst.w	r3, #2
   18e6c:	d122      	bne.n	18eb4 <__lo0bits+0x5c>
   18e6e:	089b      	lsrs	r3, r3, #2
   18e70:	2002      	movs	r0, #2
   18e72:	6013      	str	r3, [r2, #0]
   18e74:	4770      	bx	lr
   18e76:	b299      	uxth	r1, r3
   18e78:	b909      	cbnz	r1, 18e7e <__lo0bits+0x26>
   18e7a:	0c1b      	lsrs	r3, r3, #16
   18e7c:	2010      	movs	r0, #16
   18e7e:	f013 0fff 	tst.w	r3, #255	; 0xff
   18e82:	d101      	bne.n	18e88 <__lo0bits+0x30>
   18e84:	3008      	adds	r0, #8
   18e86:	0a1b      	lsrs	r3, r3, #8
   18e88:	f013 0f0f 	tst.w	r3, #15
   18e8c:	d101      	bne.n	18e92 <__lo0bits+0x3a>
   18e8e:	3004      	adds	r0, #4
   18e90:	091b      	lsrs	r3, r3, #4
   18e92:	f013 0f03 	tst.w	r3, #3
   18e96:	d101      	bne.n	18e9c <__lo0bits+0x44>
   18e98:	3002      	adds	r0, #2
   18e9a:	089b      	lsrs	r3, r3, #2
   18e9c:	f013 0f01 	tst.w	r3, #1
   18ea0:	d102      	bne.n	18ea8 <__lo0bits+0x50>
   18ea2:	085b      	lsrs	r3, r3, #1
   18ea4:	d004      	beq.n	18eb0 <__lo0bits+0x58>
   18ea6:	3001      	adds	r0, #1
   18ea8:	6013      	str	r3, [r2, #0]
   18eaa:	4770      	bx	lr
   18eac:	2000      	movs	r0, #0
   18eae:	4770      	bx	lr
   18eb0:	2020      	movs	r0, #32
   18eb2:	4770      	bx	lr
   18eb4:	085b      	lsrs	r3, r3, #1
   18eb6:	2001      	movs	r0, #1
   18eb8:	6013      	str	r3, [r2, #0]
   18eba:	4770      	bx	lr

00018ebc <__mcmp>:
   18ebc:	4603      	mov	r3, r0
   18ebe:	690a      	ldr	r2, [r1, #16]
   18ec0:	6900      	ldr	r0, [r0, #16]
   18ec2:	b410      	push	{r4}
   18ec4:	1a80      	subs	r0, r0, r2
   18ec6:	d111      	bne.n	18eec <__mcmp+0x30>
   18ec8:	3204      	adds	r2, #4
   18eca:	f103 0c14 	add.w	ip, r3, #20
   18ece:	0092      	lsls	r2, r2, #2
   18ed0:	189b      	adds	r3, r3, r2
   18ed2:	1889      	adds	r1, r1, r2
   18ed4:	3104      	adds	r1, #4
   18ed6:	3304      	adds	r3, #4
   18ed8:	f853 4c04 	ldr.w	r4, [r3, #-4]
   18edc:	3b04      	subs	r3, #4
   18ede:	f851 2c04 	ldr.w	r2, [r1, #-4]
   18ee2:	3904      	subs	r1, #4
   18ee4:	4294      	cmp	r4, r2
   18ee6:	d103      	bne.n	18ef0 <__mcmp+0x34>
   18ee8:	459c      	cmp	ip, r3
   18eea:	d3f5      	bcc.n	18ed8 <__mcmp+0x1c>
   18eec:	bc10      	pop	{r4}
   18eee:	4770      	bx	lr
   18ef0:	bf38      	it	cc
   18ef2:	f04f 30ff 	movcc.w	r0, #4294967295
   18ef6:	d3f9      	bcc.n	18eec <__mcmp+0x30>
   18ef8:	2001      	movs	r0, #1
   18efa:	e7f7      	b.n	18eec <__mcmp+0x30>

00018efc <__ulp>:
   18efc:	f240 0300 	movw	r3, #0
   18f00:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   18f04:	ea01 0303 	and.w	r3, r1, r3
   18f08:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   18f0c:	2b00      	cmp	r3, #0
   18f0e:	dd02      	ble.n	18f16 <__ulp+0x1a>
   18f10:	4619      	mov	r1, r3
   18f12:	2000      	movs	r0, #0
   18f14:	4770      	bx	lr
   18f16:	425b      	negs	r3, r3
   18f18:	151b      	asrs	r3, r3, #20
   18f1a:	2b13      	cmp	r3, #19
   18f1c:	dd0e      	ble.n	18f3c <__ulp+0x40>
   18f1e:	3b14      	subs	r3, #20
   18f20:	2b1e      	cmp	r3, #30
   18f22:	dd03      	ble.n	18f2c <__ulp+0x30>
   18f24:	2301      	movs	r3, #1
   18f26:	2100      	movs	r1, #0
   18f28:	4618      	mov	r0, r3
   18f2a:	4770      	bx	lr
   18f2c:	2201      	movs	r2, #1
   18f2e:	f1c3 031f 	rsb	r3, r3, #31
   18f32:	2100      	movs	r1, #0
   18f34:	fa12 f303 	lsls.w	r3, r2, r3
   18f38:	4618      	mov	r0, r3
   18f3a:	4770      	bx	lr
   18f3c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   18f40:	2000      	movs	r0, #0
   18f42:	fa52 f103 	asrs.w	r1, r2, r3
   18f46:	4770      	bx	lr

00018f48 <__b2d>:
   18f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18f4c:	6904      	ldr	r4, [r0, #16]
   18f4e:	f100 0614 	add.w	r6, r0, #20
   18f52:	460f      	mov	r7, r1
   18f54:	3404      	adds	r4, #4
   18f56:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   18f5a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   18f5e:	46a0      	mov	r8, r4
   18f60:	4628      	mov	r0, r5
   18f62:	f7ff ff59 	bl	18e18 <__hi0bits>
   18f66:	280a      	cmp	r0, #10
   18f68:	f1c0 0320 	rsb	r3, r0, #32
   18f6c:	603b      	str	r3, [r7, #0]
   18f6e:	dc14      	bgt.n	18f9a <__b2d+0x52>
   18f70:	42a6      	cmp	r6, r4
   18f72:	f1c0 030b 	rsb	r3, r0, #11
   18f76:	d237      	bcs.n	18fe8 <__b2d+0xa0>
   18f78:	f854 1c04 	ldr.w	r1, [r4, #-4]
   18f7c:	40d9      	lsrs	r1, r3
   18f7e:	fa25 fc03 	lsr.w	ip, r5, r3
   18f82:	3015      	adds	r0, #21
   18f84:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   18f88:	4085      	lsls	r5, r0
   18f8a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   18f8e:	ea41 0205 	orr.w	r2, r1, r5
   18f92:	4610      	mov	r0, r2
   18f94:	4619      	mov	r1, r3
   18f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18f9a:	42a6      	cmp	r6, r4
   18f9c:	d320      	bcc.n	18fe0 <__b2d+0x98>
   18f9e:	2100      	movs	r1, #0
   18fa0:	380b      	subs	r0, #11
   18fa2:	bf02      	ittt	eq
   18fa4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   18fa8:	460a      	moveq	r2, r1
   18faa:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   18fae:	d0f0      	beq.n	18f92 <__b2d+0x4a>
   18fb0:	42b4      	cmp	r4, r6
   18fb2:	f1c0 0320 	rsb	r3, r0, #32
   18fb6:	d919      	bls.n	18fec <__b2d+0xa4>
   18fb8:	f854 4c04 	ldr.w	r4, [r4, #-4]
   18fbc:	40dc      	lsrs	r4, r3
   18fbe:	4085      	lsls	r5, r0
   18fc0:	fa21 fc03 	lsr.w	ip, r1, r3
   18fc4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   18fc8:	fa11 f000 	lsls.w	r0, r1, r0
   18fcc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   18fd0:	ea44 0200 	orr.w	r2, r4, r0
   18fd4:	ea45 030c 	orr.w	r3, r5, ip
   18fd8:	4610      	mov	r0, r2
   18fda:	4619      	mov	r1, r3
   18fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18fe0:	f854 1c04 	ldr.w	r1, [r4, #-4]
   18fe4:	3c04      	subs	r4, #4
   18fe6:	e7db      	b.n	18fa0 <__b2d+0x58>
   18fe8:	2100      	movs	r1, #0
   18fea:	e7c8      	b.n	18f7e <__b2d+0x36>
   18fec:	2400      	movs	r4, #0
   18fee:	e7e6      	b.n	18fbe <__b2d+0x76>

00018ff0 <__ratio>:
   18ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18ff4:	b083      	sub	sp, #12
   18ff6:	460e      	mov	r6, r1
   18ff8:	a901      	add	r1, sp, #4
   18ffa:	4607      	mov	r7, r0
   18ffc:	f7ff ffa4 	bl	18f48 <__b2d>
   19000:	460d      	mov	r5, r1
   19002:	4604      	mov	r4, r0
   19004:	4669      	mov	r1, sp
   19006:	4630      	mov	r0, r6
   19008:	f7ff ff9e 	bl	18f48 <__b2d>
   1900c:	f8dd c004 	ldr.w	ip, [sp, #4]
   19010:	46a9      	mov	r9, r5
   19012:	46a0      	mov	r8, r4
   19014:	460b      	mov	r3, r1
   19016:	4602      	mov	r2, r0
   19018:	6931      	ldr	r1, [r6, #16]
   1901a:	4616      	mov	r6, r2
   1901c:	6938      	ldr	r0, [r7, #16]
   1901e:	461f      	mov	r7, r3
   19020:	1a40      	subs	r0, r0, r1
   19022:	9900      	ldr	r1, [sp, #0]
   19024:	ebc1 010c 	rsb	r1, r1, ip
   19028:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   1902c:	2900      	cmp	r1, #0
   1902e:	bfc9      	itett	gt
   19030:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   19034:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   19038:	4624      	movgt	r4, r4
   1903a:	464d      	movgt	r5, r9
   1903c:	bfdc      	itt	le
   1903e:	4612      	movle	r2, r2
   19040:	463b      	movle	r3, r7
   19042:	4620      	mov	r0, r4
   19044:	4629      	mov	r1, r5
   19046:	f001 f9ab 	bl	1a3a0 <__aeabi_ddiv>
   1904a:	b003      	add	sp, #12
   1904c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00019050 <_mprec_log10>:
   19050:	2817      	cmp	r0, #23
   19052:	b510      	push	{r4, lr}
   19054:	4604      	mov	r4, r0
   19056:	dd0e      	ble.n	19076 <_mprec_log10+0x26>
   19058:	f240 0100 	movw	r1, #0
   1905c:	2000      	movs	r0, #0
   1905e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   19062:	f240 0300 	movw	r3, #0
   19066:	2200      	movs	r2, #0
   19068:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1906c:	f001 f86e 	bl	1a14c <__aeabi_dmul>
   19070:	3c01      	subs	r4, #1
   19072:	d1f6      	bne.n	19062 <_mprec_log10+0x12>
   19074:	bd10      	pop	{r4, pc}
   19076:	f247 23d8 	movw	r3, #29400	; 0x72d8
   1907a:	f2c0 0302 	movt	r3, #2
   1907e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   19082:	e9d3 0100 	ldrd	r0, r1, [r3]
   19086:	bd10      	pop	{r4, pc}

00019088 <__copybits>:
   19088:	6913      	ldr	r3, [r2, #16]
   1908a:	3901      	subs	r1, #1
   1908c:	f102 0c14 	add.w	ip, r2, #20
   19090:	b410      	push	{r4}
   19092:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   19096:	114c      	asrs	r4, r1, #5
   19098:	3214      	adds	r2, #20
   1909a:	3401      	adds	r4, #1
   1909c:	4594      	cmp	ip, r2
   1909e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   190a2:	d20f      	bcs.n	190c4 <__copybits+0x3c>
   190a4:	2300      	movs	r3, #0
   190a6:	f85c 1003 	ldr.w	r1, [ip, r3]
   190aa:	50c1      	str	r1, [r0, r3]
   190ac:	3304      	adds	r3, #4
   190ae:	eb03 010c 	add.w	r1, r3, ip
   190b2:	428a      	cmp	r2, r1
   190b4:	d8f7      	bhi.n	190a6 <__copybits+0x1e>
   190b6:	ea6f 0c0c 	mvn.w	ip, ip
   190ba:	4462      	add	r2, ip
   190bc:	f022 0203 	bic.w	r2, r2, #3
   190c0:	3204      	adds	r2, #4
   190c2:	1880      	adds	r0, r0, r2
   190c4:	4284      	cmp	r4, r0
   190c6:	d904      	bls.n	190d2 <__copybits+0x4a>
   190c8:	2300      	movs	r3, #0
   190ca:	f840 3b04 	str.w	r3, [r0], #4
   190ce:	4284      	cmp	r4, r0
   190d0:	d8fb      	bhi.n	190ca <__copybits+0x42>
   190d2:	bc10      	pop	{r4}
   190d4:	4770      	bx	lr
   190d6:	bf00      	nop

000190d8 <__any_on>:
   190d8:	6902      	ldr	r2, [r0, #16]
   190da:	114b      	asrs	r3, r1, #5
   190dc:	429a      	cmp	r2, r3
   190de:	db10      	blt.n	19102 <__any_on+0x2a>
   190e0:	dd0e      	ble.n	19100 <__any_on+0x28>
   190e2:	f011 011f 	ands.w	r1, r1, #31
   190e6:	d00b      	beq.n	19100 <__any_on+0x28>
   190e8:	461a      	mov	r2, r3
   190ea:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   190ee:	695b      	ldr	r3, [r3, #20]
   190f0:	fa23 fc01 	lsr.w	ip, r3, r1
   190f4:	fa0c f101 	lsl.w	r1, ip, r1
   190f8:	4299      	cmp	r1, r3
   190fa:	d002      	beq.n	19102 <__any_on+0x2a>
   190fc:	2001      	movs	r0, #1
   190fe:	4770      	bx	lr
   19100:	461a      	mov	r2, r3
   19102:	3204      	adds	r2, #4
   19104:	f100 0114 	add.w	r1, r0, #20
   19108:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   1910c:	f103 0c04 	add.w	ip, r3, #4
   19110:	4561      	cmp	r1, ip
   19112:	d20b      	bcs.n	1912c <__any_on+0x54>
   19114:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   19118:	2a00      	cmp	r2, #0
   1911a:	d1ef      	bne.n	190fc <__any_on+0x24>
   1911c:	4299      	cmp	r1, r3
   1911e:	d205      	bcs.n	1912c <__any_on+0x54>
   19120:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   19124:	2a00      	cmp	r2, #0
   19126:	d1e9      	bne.n	190fc <__any_on+0x24>
   19128:	4299      	cmp	r1, r3
   1912a:	d3f9      	bcc.n	19120 <__any_on+0x48>
   1912c:	2000      	movs	r0, #0
   1912e:	4770      	bx	lr

00019130 <_Bfree>:
   19130:	b530      	push	{r4, r5, lr}
   19132:	6a45      	ldr	r5, [r0, #36]	; 0x24
   19134:	b083      	sub	sp, #12
   19136:	4604      	mov	r4, r0
   19138:	b155      	cbz	r5, 19150 <_Bfree+0x20>
   1913a:	b139      	cbz	r1, 1914c <_Bfree+0x1c>
   1913c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1913e:	684a      	ldr	r2, [r1, #4]
   19140:	68db      	ldr	r3, [r3, #12]
   19142:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   19146:	6008      	str	r0, [r1, #0]
   19148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   1914c:	b003      	add	sp, #12
   1914e:	bd30      	pop	{r4, r5, pc}
   19150:	2010      	movs	r0, #16
   19152:	9101      	str	r1, [sp, #4]
   19154:	f7ff faba 	bl	186cc <malloc>
   19158:	9901      	ldr	r1, [sp, #4]
   1915a:	6260      	str	r0, [r4, #36]	; 0x24
   1915c:	60c5      	str	r5, [r0, #12]
   1915e:	6045      	str	r5, [r0, #4]
   19160:	6085      	str	r5, [r0, #8]
   19162:	6005      	str	r5, [r0, #0]
   19164:	e7e9      	b.n	1913a <_Bfree+0xa>
   19166:	bf00      	nop

00019168 <_Balloc>:
   19168:	b570      	push	{r4, r5, r6, lr}
   1916a:	6a44      	ldr	r4, [r0, #36]	; 0x24
   1916c:	4606      	mov	r6, r0
   1916e:	460d      	mov	r5, r1
   19170:	b164      	cbz	r4, 1918c <_Balloc+0x24>
   19172:	68e2      	ldr	r2, [r4, #12]
   19174:	b1a2      	cbz	r2, 191a0 <_Balloc+0x38>
   19176:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   1917a:	b1eb      	cbz	r3, 191b8 <_Balloc+0x50>
   1917c:	6819      	ldr	r1, [r3, #0]
   1917e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   19182:	2200      	movs	r2, #0
   19184:	60da      	str	r2, [r3, #12]
   19186:	611a      	str	r2, [r3, #16]
   19188:	4618      	mov	r0, r3
   1918a:	bd70      	pop	{r4, r5, r6, pc}
   1918c:	2010      	movs	r0, #16
   1918e:	f7ff fa9d 	bl	186cc <malloc>
   19192:	2300      	movs	r3, #0
   19194:	4604      	mov	r4, r0
   19196:	6270      	str	r0, [r6, #36]	; 0x24
   19198:	60c3      	str	r3, [r0, #12]
   1919a:	6043      	str	r3, [r0, #4]
   1919c:	6083      	str	r3, [r0, #8]
   1919e:	6003      	str	r3, [r0, #0]
   191a0:	2210      	movs	r2, #16
   191a2:	4630      	mov	r0, r6
   191a4:	2104      	movs	r1, #4
   191a6:	f000 fddf 	bl	19d68 <_calloc_r>
   191aa:	6a73      	ldr	r3, [r6, #36]	; 0x24
   191ac:	60e0      	str	r0, [r4, #12]
   191ae:	68da      	ldr	r2, [r3, #12]
   191b0:	2a00      	cmp	r2, #0
   191b2:	d1e0      	bne.n	19176 <_Balloc+0xe>
   191b4:	4613      	mov	r3, r2
   191b6:	e7e7      	b.n	19188 <_Balloc+0x20>
   191b8:	2401      	movs	r4, #1
   191ba:	4630      	mov	r0, r6
   191bc:	4621      	mov	r1, r4
   191be:	40ac      	lsls	r4, r5
   191c0:	1d62      	adds	r2, r4, #5
   191c2:	0092      	lsls	r2, r2, #2
   191c4:	f000 fdd0 	bl	19d68 <_calloc_r>
   191c8:	4603      	mov	r3, r0
   191ca:	2800      	cmp	r0, #0
   191cc:	d0dc      	beq.n	19188 <_Balloc+0x20>
   191ce:	6045      	str	r5, [r0, #4]
   191d0:	6084      	str	r4, [r0, #8]
   191d2:	e7d6      	b.n	19182 <_Balloc+0x1a>

000191d4 <__d2b>:
   191d4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   191d8:	b083      	sub	sp, #12
   191da:	2101      	movs	r1, #1
   191dc:	461d      	mov	r5, r3
   191de:	4614      	mov	r4, r2
   191e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   191e2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   191e4:	f7ff ffc0 	bl	19168 <_Balloc>
   191e8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   191ec:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   191f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   191f4:	4615      	mov	r5, r2
   191f6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   191fa:	9300      	str	r3, [sp, #0]
   191fc:	bf1c      	itt	ne
   191fe:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   19202:	9300      	strne	r3, [sp, #0]
   19204:	4680      	mov	r8, r0
   19206:	2c00      	cmp	r4, #0
   19208:	d023      	beq.n	19252 <__d2b+0x7e>
   1920a:	a802      	add	r0, sp, #8
   1920c:	f840 4d04 	str.w	r4, [r0, #-4]!
   19210:	f7ff fe22 	bl	18e58 <__lo0bits>
   19214:	4603      	mov	r3, r0
   19216:	2800      	cmp	r0, #0
   19218:	d137      	bne.n	1928a <__d2b+0xb6>
   1921a:	9901      	ldr	r1, [sp, #4]
   1921c:	9a00      	ldr	r2, [sp, #0]
   1921e:	f8c8 1014 	str.w	r1, [r8, #20]
   19222:	2a00      	cmp	r2, #0
   19224:	bf14      	ite	ne
   19226:	2402      	movne	r4, #2
   19228:	2401      	moveq	r4, #1
   1922a:	f8c8 2018 	str.w	r2, [r8, #24]
   1922e:	f8c8 4010 	str.w	r4, [r8, #16]
   19232:	f1ba 0f00 	cmp.w	sl, #0
   19236:	d01b      	beq.n	19270 <__d2b+0x9c>
   19238:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   1923c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   19240:	f1aa 0a03 	sub.w	sl, sl, #3
   19244:	4453      	add	r3, sl
   19246:	603b      	str	r3, [r7, #0]
   19248:	6032      	str	r2, [r6, #0]
   1924a:	4640      	mov	r0, r8
   1924c:	b003      	add	sp, #12
   1924e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19252:	4668      	mov	r0, sp
   19254:	f7ff fe00 	bl	18e58 <__lo0bits>
   19258:	2301      	movs	r3, #1
   1925a:	461c      	mov	r4, r3
   1925c:	f8c8 3010 	str.w	r3, [r8, #16]
   19260:	9b00      	ldr	r3, [sp, #0]
   19262:	f8c8 3014 	str.w	r3, [r8, #20]
   19266:	f100 0320 	add.w	r3, r0, #32
   1926a:	f1ba 0f00 	cmp.w	sl, #0
   1926e:	d1e3      	bne.n	19238 <__d2b+0x64>
   19270:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   19274:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   19278:	3b02      	subs	r3, #2
   1927a:	603b      	str	r3, [r7, #0]
   1927c:	6910      	ldr	r0, [r2, #16]
   1927e:	f7ff fdcb 	bl	18e18 <__hi0bits>
   19282:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   19286:	6030      	str	r0, [r6, #0]
   19288:	e7df      	b.n	1924a <__d2b+0x76>
   1928a:	9a00      	ldr	r2, [sp, #0]
   1928c:	f1c0 0120 	rsb	r1, r0, #32
   19290:	fa12 f101 	lsls.w	r1, r2, r1
   19294:	40c2      	lsrs	r2, r0
   19296:	9801      	ldr	r0, [sp, #4]
   19298:	4301      	orrs	r1, r0
   1929a:	f8c8 1014 	str.w	r1, [r8, #20]
   1929e:	9200      	str	r2, [sp, #0]
   192a0:	e7bf      	b.n	19222 <__d2b+0x4e>
   192a2:	bf00      	nop

000192a4 <__mdiff>:
   192a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192a8:	6913      	ldr	r3, [r2, #16]
   192aa:	690f      	ldr	r7, [r1, #16]
   192ac:	460c      	mov	r4, r1
   192ae:	4615      	mov	r5, r2
   192b0:	1aff      	subs	r7, r7, r3
   192b2:	2f00      	cmp	r7, #0
   192b4:	d04f      	beq.n	19356 <__mdiff+0xb2>
   192b6:	db6a      	blt.n	1938e <__mdiff+0xea>
   192b8:	2700      	movs	r7, #0
   192ba:	f101 0614 	add.w	r6, r1, #20
   192be:	6861      	ldr	r1, [r4, #4]
   192c0:	f7ff ff52 	bl	19168 <_Balloc>
   192c4:	f8d5 8010 	ldr.w	r8, [r5, #16]
   192c8:	f8d4 c010 	ldr.w	ip, [r4, #16]
   192cc:	f105 0114 	add.w	r1, r5, #20
   192d0:	2200      	movs	r2, #0
   192d2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   192d6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   192da:	f105 0814 	add.w	r8, r5, #20
   192de:	3414      	adds	r4, #20
   192e0:	f100 0314 	add.w	r3, r0, #20
   192e4:	60c7      	str	r7, [r0, #12]
   192e6:	f851 7b04 	ldr.w	r7, [r1], #4
   192ea:	f856 5b04 	ldr.w	r5, [r6], #4
   192ee:	46bb      	mov	fp, r7
   192f0:	fa1f fa87 	uxth.w	sl, r7
   192f4:	0c3f      	lsrs	r7, r7, #16
   192f6:	fa1f f985 	uxth.w	r9, r5
   192fa:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   192fe:	ebca 0a09 	rsb	sl, sl, r9
   19302:	4452      	add	r2, sl
   19304:	eb07 4722 	add.w	r7, r7, r2, asr #16
   19308:	b292      	uxth	r2, r2
   1930a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   1930e:	f843 2b04 	str.w	r2, [r3], #4
   19312:	143a      	asrs	r2, r7, #16
   19314:	4588      	cmp	r8, r1
   19316:	d8e6      	bhi.n	192e6 <__mdiff+0x42>
   19318:	42a6      	cmp	r6, r4
   1931a:	d20e      	bcs.n	1933a <__mdiff+0x96>
   1931c:	f856 1b04 	ldr.w	r1, [r6], #4
   19320:	b28d      	uxth	r5, r1
   19322:	0c09      	lsrs	r1, r1, #16
   19324:	1952      	adds	r2, r2, r5
   19326:	eb01 4122 	add.w	r1, r1, r2, asr #16
   1932a:	b292      	uxth	r2, r2
   1932c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   19330:	f843 2b04 	str.w	r2, [r3], #4
   19334:	140a      	asrs	r2, r1, #16
   19336:	42b4      	cmp	r4, r6
   19338:	d8f0      	bhi.n	1931c <__mdiff+0x78>
   1933a:	f853 2c04 	ldr.w	r2, [r3, #-4]
   1933e:	b932      	cbnz	r2, 1934e <__mdiff+0xaa>
   19340:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19344:	f10c 3cff 	add.w	ip, ip, #4294967295
   19348:	3b04      	subs	r3, #4
   1934a:	2a00      	cmp	r2, #0
   1934c:	d0f8      	beq.n	19340 <__mdiff+0x9c>
   1934e:	f8c0 c010 	str.w	ip, [r0, #16]
   19352:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19356:	3304      	adds	r3, #4
   19358:	f101 0614 	add.w	r6, r1, #20
   1935c:	009b      	lsls	r3, r3, #2
   1935e:	18d2      	adds	r2, r2, r3
   19360:	18cb      	adds	r3, r1, r3
   19362:	3304      	adds	r3, #4
   19364:	3204      	adds	r2, #4
   19366:	f853 cc04 	ldr.w	ip, [r3, #-4]
   1936a:	3b04      	subs	r3, #4
   1936c:	f852 1c04 	ldr.w	r1, [r2, #-4]
   19370:	3a04      	subs	r2, #4
   19372:	458c      	cmp	ip, r1
   19374:	d10a      	bne.n	1938c <__mdiff+0xe8>
   19376:	429e      	cmp	r6, r3
   19378:	d3f5      	bcc.n	19366 <__mdiff+0xc2>
   1937a:	2100      	movs	r1, #0
   1937c:	f7ff fef4 	bl	19168 <_Balloc>
   19380:	2301      	movs	r3, #1
   19382:	6103      	str	r3, [r0, #16]
   19384:	2300      	movs	r3, #0
   19386:	6143      	str	r3, [r0, #20]
   19388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1938c:	d297      	bcs.n	192be <__mdiff+0x1a>
   1938e:	4623      	mov	r3, r4
   19390:	462c      	mov	r4, r5
   19392:	2701      	movs	r7, #1
   19394:	461d      	mov	r5, r3
   19396:	f104 0614 	add.w	r6, r4, #20
   1939a:	e790      	b.n	192be <__mdiff+0x1a>

0001939c <__lshift>:
   1939c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   193a0:	690d      	ldr	r5, [r1, #16]
   193a2:	688b      	ldr	r3, [r1, #8]
   193a4:	1156      	asrs	r6, r2, #5
   193a6:	3501      	adds	r5, #1
   193a8:	460c      	mov	r4, r1
   193aa:	19ad      	adds	r5, r5, r6
   193ac:	4690      	mov	r8, r2
   193ae:	429d      	cmp	r5, r3
   193b0:	4682      	mov	sl, r0
   193b2:	6849      	ldr	r1, [r1, #4]
   193b4:	dd03      	ble.n	193be <__lshift+0x22>
   193b6:	005b      	lsls	r3, r3, #1
   193b8:	3101      	adds	r1, #1
   193ba:	429d      	cmp	r5, r3
   193bc:	dcfb      	bgt.n	193b6 <__lshift+0x1a>
   193be:	4650      	mov	r0, sl
   193c0:	f7ff fed2 	bl	19168 <_Balloc>
   193c4:	2e00      	cmp	r6, #0
   193c6:	4607      	mov	r7, r0
   193c8:	f100 0214 	add.w	r2, r0, #20
   193cc:	dd0a      	ble.n	193e4 <__lshift+0x48>
   193ce:	2300      	movs	r3, #0
   193d0:	4619      	mov	r1, r3
   193d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   193d6:	3301      	adds	r3, #1
   193d8:	42b3      	cmp	r3, r6
   193da:	d1fa      	bne.n	193d2 <__lshift+0x36>
   193dc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   193e0:	f103 0214 	add.w	r2, r3, #20
   193e4:	6920      	ldr	r0, [r4, #16]
   193e6:	f104 0314 	add.w	r3, r4, #20
   193ea:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   193ee:	3014      	adds	r0, #20
   193f0:	f018 081f 	ands.w	r8, r8, #31
   193f4:	d01b      	beq.n	1942e <__lshift+0x92>
   193f6:	f1c8 0e20 	rsb	lr, r8, #32
   193fa:	2100      	movs	r1, #0
   193fc:	681e      	ldr	r6, [r3, #0]
   193fe:	fa06 fc08 	lsl.w	ip, r6, r8
   19402:	ea41 010c 	orr.w	r1, r1, ip
   19406:	f842 1b04 	str.w	r1, [r2], #4
   1940a:	f853 1b04 	ldr.w	r1, [r3], #4
   1940e:	4298      	cmp	r0, r3
   19410:	fa21 f10e 	lsr.w	r1, r1, lr
   19414:	d8f2      	bhi.n	193fc <__lshift+0x60>
   19416:	6011      	str	r1, [r2, #0]
   19418:	b101      	cbz	r1, 1941c <__lshift+0x80>
   1941a:	3501      	adds	r5, #1
   1941c:	4650      	mov	r0, sl
   1941e:	3d01      	subs	r5, #1
   19420:	4621      	mov	r1, r4
   19422:	613d      	str	r5, [r7, #16]
   19424:	f7ff fe84 	bl	19130 <_Bfree>
   19428:	4638      	mov	r0, r7
   1942a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   1942e:	f853 1008 	ldr.w	r1, [r3, r8]
   19432:	f842 1008 	str.w	r1, [r2, r8]
   19436:	f108 0804 	add.w	r8, r8, #4
   1943a:	eb08 0103 	add.w	r1, r8, r3
   1943e:	4288      	cmp	r0, r1
   19440:	d9ec      	bls.n	1941c <__lshift+0x80>
   19442:	f853 1008 	ldr.w	r1, [r3, r8]
   19446:	f842 1008 	str.w	r1, [r2, r8]
   1944a:	f108 0804 	add.w	r8, r8, #4
   1944e:	eb08 0103 	add.w	r1, r8, r3
   19452:	4288      	cmp	r0, r1
   19454:	d8eb      	bhi.n	1942e <__lshift+0x92>
   19456:	e7e1      	b.n	1941c <__lshift+0x80>

00019458 <__multiply>:
   19458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1945c:	f8d1 8010 	ldr.w	r8, [r1, #16]
   19460:	6917      	ldr	r7, [r2, #16]
   19462:	460d      	mov	r5, r1
   19464:	4616      	mov	r6, r2
   19466:	b087      	sub	sp, #28
   19468:	45b8      	cmp	r8, r7
   1946a:	bfb5      	itete	lt
   1946c:	4615      	movlt	r5, r2
   1946e:	463b      	movge	r3, r7
   19470:	460b      	movlt	r3, r1
   19472:	4647      	movge	r7, r8
   19474:	bfb4      	ite	lt
   19476:	461e      	movlt	r6, r3
   19478:	4698      	movge	r8, r3
   1947a:	68ab      	ldr	r3, [r5, #8]
   1947c:	eb08 0407 	add.w	r4, r8, r7
   19480:	6869      	ldr	r1, [r5, #4]
   19482:	429c      	cmp	r4, r3
   19484:	bfc8      	it	gt
   19486:	3101      	addgt	r1, #1
   19488:	f7ff fe6e 	bl	19168 <_Balloc>
   1948c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   19490:	f100 0b14 	add.w	fp, r0, #20
   19494:	3314      	adds	r3, #20
   19496:	9003      	str	r0, [sp, #12]
   19498:	459b      	cmp	fp, r3
   1949a:	9304      	str	r3, [sp, #16]
   1949c:	d206      	bcs.n	194ac <__multiply+0x54>
   1949e:	9904      	ldr	r1, [sp, #16]
   194a0:	465b      	mov	r3, fp
   194a2:	2200      	movs	r2, #0
   194a4:	f843 2b04 	str.w	r2, [r3], #4
   194a8:	4299      	cmp	r1, r3
   194aa:	d8fb      	bhi.n	194a4 <__multiply+0x4c>
   194ac:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   194b0:	f106 0914 	add.w	r9, r6, #20
   194b4:	f108 0814 	add.w	r8, r8, #20
   194b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   194bc:	3514      	adds	r5, #20
   194be:	45c1      	cmp	r9, r8
   194c0:	f8cd 8004 	str.w	r8, [sp, #4]
   194c4:	f10c 0c14 	add.w	ip, ip, #20
   194c8:	9502      	str	r5, [sp, #8]
   194ca:	d24b      	bcs.n	19564 <__multiply+0x10c>
   194cc:	f04f 0a00 	mov.w	sl, #0
   194d0:	9405      	str	r4, [sp, #20]
   194d2:	f859 400a 	ldr.w	r4, [r9, sl]
   194d6:	eb0a 080b 	add.w	r8, sl, fp
   194da:	b2a0      	uxth	r0, r4
   194dc:	b1d8      	cbz	r0, 19516 <__multiply+0xbe>
   194de:	9a02      	ldr	r2, [sp, #8]
   194e0:	4643      	mov	r3, r8
   194e2:	2400      	movs	r4, #0
   194e4:	f852 5b04 	ldr.w	r5, [r2], #4
   194e8:	6819      	ldr	r1, [r3, #0]
   194ea:	b2af      	uxth	r7, r5
   194ec:	0c2d      	lsrs	r5, r5, #16
   194ee:	b28e      	uxth	r6, r1
   194f0:	0c09      	lsrs	r1, r1, #16
   194f2:	fb00 6607 	mla	r6, r0, r7, r6
   194f6:	fb00 1105 	mla	r1, r0, r5, r1
   194fa:	1936      	adds	r6, r6, r4
   194fc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   19500:	b2b6      	uxth	r6, r6
   19502:	0c0c      	lsrs	r4, r1, #16
   19504:	4594      	cmp	ip, r2
   19506:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   1950a:	f843 6b04 	str.w	r6, [r3], #4
   1950e:	d8e9      	bhi.n	194e4 <__multiply+0x8c>
   19510:	601c      	str	r4, [r3, #0]
   19512:	f859 400a 	ldr.w	r4, [r9, sl]
   19516:	0c24      	lsrs	r4, r4, #16
   19518:	d01c      	beq.n	19554 <__multiply+0xfc>
   1951a:	f85b 200a 	ldr.w	r2, [fp, sl]
   1951e:	4641      	mov	r1, r8
   19520:	9b02      	ldr	r3, [sp, #8]
   19522:	2500      	movs	r5, #0
   19524:	4610      	mov	r0, r2
   19526:	881e      	ldrh	r6, [r3, #0]
   19528:	b297      	uxth	r7, r2
   1952a:	fb06 5504 	mla	r5, r6, r4, r5
   1952e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   19532:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   19536:	600f      	str	r7, [r1, #0]
   19538:	f851 0f04 	ldr.w	r0, [r1, #4]!
   1953c:	f853 2b04 	ldr.w	r2, [r3], #4
   19540:	b286      	uxth	r6, r0
   19542:	0c12      	lsrs	r2, r2, #16
   19544:	fb02 6204 	mla	r2, r2, r4, r6
   19548:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   1954c:	0c15      	lsrs	r5, r2, #16
   1954e:	459c      	cmp	ip, r3
   19550:	d8e9      	bhi.n	19526 <__multiply+0xce>
   19552:	600a      	str	r2, [r1, #0]
   19554:	f10a 0a04 	add.w	sl, sl, #4
   19558:	9a01      	ldr	r2, [sp, #4]
   1955a:	eb0a 0309 	add.w	r3, sl, r9
   1955e:	429a      	cmp	r2, r3
   19560:	d8b7      	bhi.n	194d2 <__multiply+0x7a>
   19562:	9c05      	ldr	r4, [sp, #20]
   19564:	2c00      	cmp	r4, #0
   19566:	dd0b      	ble.n	19580 <__multiply+0x128>
   19568:	9a04      	ldr	r2, [sp, #16]
   1956a:	f852 3c04 	ldr.w	r3, [r2, #-4]
   1956e:	b93b      	cbnz	r3, 19580 <__multiply+0x128>
   19570:	4613      	mov	r3, r2
   19572:	e003      	b.n	1957c <__multiply+0x124>
   19574:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19578:	3b04      	subs	r3, #4
   1957a:	b90a      	cbnz	r2, 19580 <__multiply+0x128>
   1957c:	3c01      	subs	r4, #1
   1957e:	d1f9      	bne.n	19574 <__multiply+0x11c>
   19580:	9b03      	ldr	r3, [sp, #12]
   19582:	4618      	mov	r0, r3
   19584:	611c      	str	r4, [r3, #16]
   19586:	b007      	add	sp, #28
   19588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001958c <__i2b>:
   1958c:	b510      	push	{r4, lr}
   1958e:	460c      	mov	r4, r1
   19590:	2101      	movs	r1, #1
   19592:	f7ff fde9 	bl	19168 <_Balloc>
   19596:	2201      	movs	r2, #1
   19598:	6144      	str	r4, [r0, #20]
   1959a:	6102      	str	r2, [r0, #16]
   1959c:	bd10      	pop	{r4, pc}
   1959e:	bf00      	nop

000195a0 <__multadd>:
   195a0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   195a4:	460d      	mov	r5, r1
   195a6:	2100      	movs	r1, #0
   195a8:	4606      	mov	r6, r0
   195aa:	692c      	ldr	r4, [r5, #16]
   195ac:	b083      	sub	sp, #12
   195ae:	f105 0814 	add.w	r8, r5, #20
   195b2:	4608      	mov	r0, r1
   195b4:	f858 7001 	ldr.w	r7, [r8, r1]
   195b8:	3001      	adds	r0, #1
   195ba:	fa1f fa87 	uxth.w	sl, r7
   195be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   195c2:	fb0a 3302 	mla	r3, sl, r2, r3
   195c6:	fb0c fc02 	mul.w	ip, ip, r2
   195ca:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   195ce:	b29b      	uxth	r3, r3
   195d0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   195d4:	f848 3001 	str.w	r3, [r8, r1]
   195d8:	3104      	adds	r1, #4
   195da:	4284      	cmp	r4, r0
   195dc:	ea4f 431c 	mov.w	r3, ip, lsr #16
   195e0:	dce8      	bgt.n	195b4 <__multadd+0x14>
   195e2:	b13b      	cbz	r3, 195f4 <__multadd+0x54>
   195e4:	68aa      	ldr	r2, [r5, #8]
   195e6:	4294      	cmp	r4, r2
   195e8:	da08      	bge.n	195fc <__multadd+0x5c>
   195ea:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   195ee:	3401      	adds	r4, #1
   195f0:	612c      	str	r4, [r5, #16]
   195f2:	6153      	str	r3, [r2, #20]
   195f4:	4628      	mov	r0, r5
   195f6:	b003      	add	sp, #12
   195f8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   195fc:	6869      	ldr	r1, [r5, #4]
   195fe:	4630      	mov	r0, r6
   19600:	9301      	str	r3, [sp, #4]
   19602:	3101      	adds	r1, #1
   19604:	f7ff fdb0 	bl	19168 <_Balloc>
   19608:	692a      	ldr	r2, [r5, #16]
   1960a:	f105 010c 	add.w	r1, r5, #12
   1960e:	3202      	adds	r2, #2
   19610:	0092      	lsls	r2, r2, #2
   19612:	4607      	mov	r7, r0
   19614:	300c      	adds	r0, #12
   19616:	f7fb facb 	bl	14bb0 <memcpy>
   1961a:	4629      	mov	r1, r5
   1961c:	4630      	mov	r0, r6
   1961e:	463d      	mov	r5, r7
   19620:	f7ff fd86 	bl	19130 <_Bfree>
   19624:	9b01      	ldr	r3, [sp, #4]
   19626:	e7e0      	b.n	195ea <__multadd+0x4a>

00019628 <__pow5mult>:
   19628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1962c:	4615      	mov	r5, r2
   1962e:	f012 0203 	ands.w	r2, r2, #3
   19632:	4604      	mov	r4, r0
   19634:	4688      	mov	r8, r1
   19636:	d12c      	bne.n	19692 <__pow5mult+0x6a>
   19638:	10ad      	asrs	r5, r5, #2
   1963a:	d01e      	beq.n	1967a <__pow5mult+0x52>
   1963c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1963e:	2e00      	cmp	r6, #0
   19640:	d034      	beq.n	196ac <__pow5mult+0x84>
   19642:	68b7      	ldr	r7, [r6, #8]
   19644:	2f00      	cmp	r7, #0
   19646:	d03b      	beq.n	196c0 <__pow5mult+0x98>
   19648:	f015 0f01 	tst.w	r5, #1
   1964c:	d108      	bne.n	19660 <__pow5mult+0x38>
   1964e:	106d      	asrs	r5, r5, #1
   19650:	d013      	beq.n	1967a <__pow5mult+0x52>
   19652:	683e      	ldr	r6, [r7, #0]
   19654:	b1a6      	cbz	r6, 19680 <__pow5mult+0x58>
   19656:	4630      	mov	r0, r6
   19658:	4607      	mov	r7, r0
   1965a:	f015 0f01 	tst.w	r5, #1
   1965e:	d0f6      	beq.n	1964e <__pow5mult+0x26>
   19660:	4641      	mov	r1, r8
   19662:	463a      	mov	r2, r7
   19664:	4620      	mov	r0, r4
   19666:	f7ff fef7 	bl	19458 <__multiply>
   1966a:	4641      	mov	r1, r8
   1966c:	4606      	mov	r6, r0
   1966e:	4620      	mov	r0, r4
   19670:	f7ff fd5e 	bl	19130 <_Bfree>
   19674:	106d      	asrs	r5, r5, #1
   19676:	46b0      	mov	r8, r6
   19678:	d1eb      	bne.n	19652 <__pow5mult+0x2a>
   1967a:	4640      	mov	r0, r8
   1967c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19680:	4639      	mov	r1, r7
   19682:	463a      	mov	r2, r7
   19684:	4620      	mov	r0, r4
   19686:	f7ff fee7 	bl	19458 <__multiply>
   1968a:	6038      	str	r0, [r7, #0]
   1968c:	4607      	mov	r7, r0
   1968e:	6006      	str	r6, [r0, #0]
   19690:	e7e3      	b.n	1965a <__pow5mult+0x32>
   19692:	f247 2cd8 	movw	ip, #29400	; 0x72d8
   19696:	2300      	movs	r3, #0
   19698:	f2c0 0c02 	movt	ip, #2
   1969c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   196a0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   196a4:	f7ff ff7c 	bl	195a0 <__multadd>
   196a8:	4680      	mov	r8, r0
   196aa:	e7c5      	b.n	19638 <__pow5mult+0x10>
   196ac:	2010      	movs	r0, #16
   196ae:	f7ff f80d 	bl	186cc <malloc>
   196b2:	2300      	movs	r3, #0
   196b4:	4606      	mov	r6, r0
   196b6:	6260      	str	r0, [r4, #36]	; 0x24
   196b8:	60c3      	str	r3, [r0, #12]
   196ba:	6043      	str	r3, [r0, #4]
   196bc:	6083      	str	r3, [r0, #8]
   196be:	6003      	str	r3, [r0, #0]
   196c0:	4620      	mov	r0, r4
   196c2:	f240 2171 	movw	r1, #625	; 0x271
   196c6:	f7ff ff61 	bl	1958c <__i2b>
   196ca:	2300      	movs	r3, #0
   196cc:	60b0      	str	r0, [r6, #8]
   196ce:	4607      	mov	r7, r0
   196d0:	6003      	str	r3, [r0, #0]
   196d2:	e7b9      	b.n	19648 <__pow5mult+0x20>

000196d4 <__s2b>:
   196d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   196d8:	461e      	mov	r6, r3
   196da:	f648 6339 	movw	r3, #36409	; 0x8e39
   196de:	f106 0c08 	add.w	ip, r6, #8
   196e2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   196e6:	4688      	mov	r8, r1
   196e8:	4605      	mov	r5, r0
   196ea:	4617      	mov	r7, r2
   196ec:	fb83 130c 	smull	r1, r3, r3, ip
   196f0:	ea4f 7cec 	mov.w	ip, ip, asr #31
   196f4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   196f8:	f1bc 0f01 	cmp.w	ip, #1
   196fc:	dd35      	ble.n	1976a <__s2b+0x96>
   196fe:	2100      	movs	r1, #0
   19700:	2201      	movs	r2, #1
   19702:	0052      	lsls	r2, r2, #1
   19704:	3101      	adds	r1, #1
   19706:	4594      	cmp	ip, r2
   19708:	dcfb      	bgt.n	19702 <__s2b+0x2e>
   1970a:	4628      	mov	r0, r5
   1970c:	f7ff fd2c 	bl	19168 <_Balloc>
   19710:	9b08      	ldr	r3, [sp, #32]
   19712:	6143      	str	r3, [r0, #20]
   19714:	2301      	movs	r3, #1
   19716:	2f09      	cmp	r7, #9
   19718:	6103      	str	r3, [r0, #16]
   1971a:	dd22      	ble.n	19762 <__s2b+0x8e>
   1971c:	f108 0a09 	add.w	sl, r8, #9
   19720:	2409      	movs	r4, #9
   19722:	f818 3004 	ldrb.w	r3, [r8, r4]
   19726:	4601      	mov	r1, r0
   19728:	220a      	movs	r2, #10
   1972a:	3401      	adds	r4, #1
   1972c:	3b30      	subs	r3, #48	; 0x30
   1972e:	4628      	mov	r0, r5
   19730:	f7ff ff36 	bl	195a0 <__multadd>
   19734:	42a7      	cmp	r7, r4
   19736:	dcf4      	bgt.n	19722 <__s2b+0x4e>
   19738:	eb0a 0807 	add.w	r8, sl, r7
   1973c:	f1a8 0808 	sub.w	r8, r8, #8
   19740:	42be      	cmp	r6, r7
   19742:	dd0c      	ble.n	1975e <__s2b+0x8a>
   19744:	2400      	movs	r4, #0
   19746:	f818 3004 	ldrb.w	r3, [r8, r4]
   1974a:	4601      	mov	r1, r0
   1974c:	3401      	adds	r4, #1
   1974e:	220a      	movs	r2, #10
   19750:	3b30      	subs	r3, #48	; 0x30
   19752:	4628      	mov	r0, r5
   19754:	f7ff ff24 	bl	195a0 <__multadd>
   19758:	19e3      	adds	r3, r4, r7
   1975a:	429e      	cmp	r6, r3
   1975c:	dcf3      	bgt.n	19746 <__s2b+0x72>
   1975e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19762:	f108 080a 	add.w	r8, r8, #10
   19766:	2709      	movs	r7, #9
   19768:	e7ea      	b.n	19740 <__s2b+0x6c>
   1976a:	2100      	movs	r1, #0
   1976c:	e7cd      	b.n	1970a <__s2b+0x36>
   1976e:	bf00      	nop

00019770 <_realloc_r>:
   19770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19774:	4691      	mov	r9, r2
   19776:	b083      	sub	sp, #12
   19778:	4607      	mov	r7, r0
   1977a:	460e      	mov	r6, r1
   1977c:	2900      	cmp	r1, #0
   1977e:	f000 813a 	beq.w	199f6 <_realloc_r+0x286>
   19782:	f1a1 0808 	sub.w	r8, r1, #8
   19786:	f109 040b 	add.w	r4, r9, #11
   1978a:	f7ff fb41 	bl	18e10 <__malloc_lock>
   1978e:	2c16      	cmp	r4, #22
   19790:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19794:	460b      	mov	r3, r1
   19796:	f200 80a0 	bhi.w	198da <_realloc_r+0x16a>
   1979a:	2210      	movs	r2, #16
   1979c:	2500      	movs	r5, #0
   1979e:	4614      	mov	r4, r2
   197a0:	454c      	cmp	r4, r9
   197a2:	bf38      	it	cc
   197a4:	f045 0501 	orrcc.w	r5, r5, #1
   197a8:	2d00      	cmp	r5, #0
   197aa:	f040 812a 	bne.w	19a02 <_realloc_r+0x292>
   197ae:	f021 0a03 	bic.w	sl, r1, #3
   197b2:	4592      	cmp	sl, r2
   197b4:	bfa2      	ittt	ge
   197b6:	4640      	movge	r0, r8
   197b8:	4655      	movge	r5, sl
   197ba:	f108 0808 	addge.w	r8, r8, #8
   197be:	da75      	bge.n	198ac <_realloc_r+0x13c>
   197c0:	f240 13d0 	movw	r3, #464	; 0x1d0
   197c4:	eb08 000a 	add.w	r0, r8, sl
   197c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   197cc:	f8d3 e008 	ldr.w	lr, [r3, #8]
   197d0:	4586      	cmp	lr, r0
   197d2:	f000 811a 	beq.w	19a0a <_realloc_r+0x29a>
   197d6:	f8d0 c004 	ldr.w	ip, [r0, #4]
   197da:	f02c 0b01 	bic.w	fp, ip, #1
   197de:	4483      	add	fp, r0
   197e0:	f8db b004 	ldr.w	fp, [fp, #4]
   197e4:	f01b 0f01 	tst.w	fp, #1
   197e8:	d07c      	beq.n	198e4 <_realloc_r+0x174>
   197ea:	46ac      	mov	ip, r5
   197ec:	4628      	mov	r0, r5
   197ee:	f011 0f01 	tst.w	r1, #1
   197f2:	f040 809b 	bne.w	1992c <_realloc_r+0x1bc>
   197f6:	f856 1c08 	ldr.w	r1, [r6, #-8]
   197fa:	ebc1 0b08 	rsb	fp, r1, r8
   197fe:	f8db 5004 	ldr.w	r5, [fp, #4]
   19802:	f025 0503 	bic.w	r5, r5, #3
   19806:	2800      	cmp	r0, #0
   19808:	f000 80dd 	beq.w	199c6 <_realloc_r+0x256>
   1980c:	4570      	cmp	r0, lr
   1980e:	f000 811f 	beq.w	19a50 <_realloc_r+0x2e0>
   19812:	eb05 030a 	add.w	r3, r5, sl
   19816:	eb0c 0503 	add.w	r5, ip, r3
   1981a:	4295      	cmp	r5, r2
   1981c:	bfb8      	it	lt
   1981e:	461d      	movlt	r5, r3
   19820:	f2c0 80d2 	blt.w	199c8 <_realloc_r+0x258>
   19824:	6881      	ldr	r1, [r0, #8]
   19826:	465b      	mov	r3, fp
   19828:	68c0      	ldr	r0, [r0, #12]
   1982a:	f1aa 0204 	sub.w	r2, sl, #4
   1982e:	2a24      	cmp	r2, #36	; 0x24
   19830:	6081      	str	r1, [r0, #8]
   19832:	60c8      	str	r0, [r1, #12]
   19834:	f853 1f08 	ldr.w	r1, [r3, #8]!
   19838:	f8db 000c 	ldr.w	r0, [fp, #12]
   1983c:	6081      	str	r1, [r0, #8]
   1983e:	60c8      	str	r0, [r1, #12]
   19840:	f200 80d0 	bhi.w	199e4 <_realloc_r+0x274>
   19844:	2a13      	cmp	r2, #19
   19846:	469c      	mov	ip, r3
   19848:	d921      	bls.n	1988e <_realloc_r+0x11e>
   1984a:	4631      	mov	r1, r6
   1984c:	f10b 0c10 	add.w	ip, fp, #16
   19850:	f851 0b04 	ldr.w	r0, [r1], #4
   19854:	f8cb 0008 	str.w	r0, [fp, #8]
   19858:	6870      	ldr	r0, [r6, #4]
   1985a:	1d0e      	adds	r6, r1, #4
   1985c:	2a1b      	cmp	r2, #27
   1985e:	f8cb 000c 	str.w	r0, [fp, #12]
   19862:	d914      	bls.n	1988e <_realloc_r+0x11e>
   19864:	6848      	ldr	r0, [r1, #4]
   19866:	1d31      	adds	r1, r6, #4
   19868:	f10b 0c18 	add.w	ip, fp, #24
   1986c:	f8cb 0010 	str.w	r0, [fp, #16]
   19870:	6870      	ldr	r0, [r6, #4]
   19872:	1d0e      	adds	r6, r1, #4
   19874:	2a24      	cmp	r2, #36	; 0x24
   19876:	f8cb 0014 	str.w	r0, [fp, #20]
   1987a:	d108      	bne.n	1988e <_realloc_r+0x11e>
   1987c:	684a      	ldr	r2, [r1, #4]
   1987e:	f10b 0c20 	add.w	ip, fp, #32
   19882:	f8cb 2018 	str.w	r2, [fp, #24]
   19886:	6872      	ldr	r2, [r6, #4]
   19888:	3608      	adds	r6, #8
   1988a:	f8cb 201c 	str.w	r2, [fp, #28]
   1988e:	4631      	mov	r1, r6
   19890:	4698      	mov	r8, r3
   19892:	4662      	mov	r2, ip
   19894:	4658      	mov	r0, fp
   19896:	f851 3b04 	ldr.w	r3, [r1], #4
   1989a:	f842 3b04 	str.w	r3, [r2], #4
   1989e:	6873      	ldr	r3, [r6, #4]
   198a0:	f8cc 3004 	str.w	r3, [ip, #4]
   198a4:	684b      	ldr	r3, [r1, #4]
   198a6:	6053      	str	r3, [r2, #4]
   198a8:	f8db 3004 	ldr.w	r3, [fp, #4]
   198ac:	ebc4 0c05 	rsb	ip, r4, r5
   198b0:	f1bc 0f0f 	cmp.w	ip, #15
   198b4:	d826      	bhi.n	19904 <_realloc_r+0x194>
   198b6:	1942      	adds	r2, r0, r5
   198b8:	f003 0301 	and.w	r3, r3, #1
   198bc:	ea43 0505 	orr.w	r5, r3, r5
   198c0:	6045      	str	r5, [r0, #4]
   198c2:	6853      	ldr	r3, [r2, #4]
   198c4:	f043 0301 	orr.w	r3, r3, #1
   198c8:	6053      	str	r3, [r2, #4]
   198ca:	4638      	mov	r0, r7
   198cc:	4645      	mov	r5, r8
   198ce:	f7ff faa1 	bl	18e14 <__malloc_unlock>
   198d2:	4628      	mov	r0, r5
   198d4:	b003      	add	sp, #12
   198d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198da:	f024 0407 	bic.w	r4, r4, #7
   198de:	4622      	mov	r2, r4
   198e0:	0fe5      	lsrs	r5, r4, #31
   198e2:	e75d      	b.n	197a0 <_realloc_r+0x30>
   198e4:	f02c 0c03 	bic.w	ip, ip, #3
   198e8:	eb0c 050a 	add.w	r5, ip, sl
   198ec:	4295      	cmp	r5, r2
   198ee:	f6ff af7e 	blt.w	197ee <_realloc_r+0x7e>
   198f2:	6882      	ldr	r2, [r0, #8]
   198f4:	460b      	mov	r3, r1
   198f6:	68c1      	ldr	r1, [r0, #12]
   198f8:	4640      	mov	r0, r8
   198fa:	f108 0808 	add.w	r8, r8, #8
   198fe:	608a      	str	r2, [r1, #8]
   19900:	60d1      	str	r1, [r2, #12]
   19902:	e7d3      	b.n	198ac <_realloc_r+0x13c>
   19904:	1901      	adds	r1, r0, r4
   19906:	f003 0301 	and.w	r3, r3, #1
   1990a:	eb01 020c 	add.w	r2, r1, ip
   1990e:	ea43 0404 	orr.w	r4, r3, r4
   19912:	f04c 0301 	orr.w	r3, ip, #1
   19916:	6044      	str	r4, [r0, #4]
   19918:	604b      	str	r3, [r1, #4]
   1991a:	4638      	mov	r0, r7
   1991c:	6853      	ldr	r3, [r2, #4]
   1991e:	3108      	adds	r1, #8
   19920:	f043 0301 	orr.w	r3, r3, #1
   19924:	6053      	str	r3, [r2, #4]
   19926:	f7fe fdaf 	bl	18488 <_free_r>
   1992a:	e7ce      	b.n	198ca <_realloc_r+0x15a>
   1992c:	4649      	mov	r1, r9
   1992e:	4638      	mov	r0, r7
   19930:	f7fe fed4 	bl	186dc <_malloc_r>
   19934:	4605      	mov	r5, r0
   19936:	2800      	cmp	r0, #0
   19938:	d041      	beq.n	199be <_realloc_r+0x24e>
   1993a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1993e:	f1a0 0208 	sub.w	r2, r0, #8
   19942:	f023 0101 	bic.w	r1, r3, #1
   19946:	4441      	add	r1, r8
   19948:	428a      	cmp	r2, r1
   1994a:	f000 80d7 	beq.w	19afc <_realloc_r+0x38c>
   1994e:	f1aa 0204 	sub.w	r2, sl, #4
   19952:	4631      	mov	r1, r6
   19954:	2a24      	cmp	r2, #36	; 0x24
   19956:	d878      	bhi.n	19a4a <_realloc_r+0x2da>
   19958:	2a13      	cmp	r2, #19
   1995a:	4603      	mov	r3, r0
   1995c:	d921      	bls.n	199a2 <_realloc_r+0x232>
   1995e:	4634      	mov	r4, r6
   19960:	f854 3b04 	ldr.w	r3, [r4], #4
   19964:	1d21      	adds	r1, r4, #4
   19966:	f840 3b04 	str.w	r3, [r0], #4
   1996a:	1d03      	adds	r3, r0, #4
   1996c:	f8d6 c004 	ldr.w	ip, [r6, #4]
   19970:	2a1b      	cmp	r2, #27
   19972:	f8c5 c004 	str.w	ip, [r5, #4]
   19976:	d914      	bls.n	199a2 <_realloc_r+0x232>
   19978:	f8d4 e004 	ldr.w	lr, [r4, #4]
   1997c:	1d1c      	adds	r4, r3, #4
   1997e:	f101 0c04 	add.w	ip, r1, #4
   19982:	f8c0 e004 	str.w	lr, [r0, #4]
   19986:	6848      	ldr	r0, [r1, #4]
   19988:	f10c 0104 	add.w	r1, ip, #4
   1998c:	6058      	str	r0, [r3, #4]
   1998e:	1d23      	adds	r3, r4, #4
   19990:	2a24      	cmp	r2, #36	; 0x24
   19992:	d106      	bne.n	199a2 <_realloc_r+0x232>
   19994:	f8dc 2004 	ldr.w	r2, [ip, #4]
   19998:	6062      	str	r2, [r4, #4]
   1999a:	684a      	ldr	r2, [r1, #4]
   1999c:	3108      	adds	r1, #8
   1999e:	605a      	str	r2, [r3, #4]
   199a0:	3308      	adds	r3, #8
   199a2:	4608      	mov	r0, r1
   199a4:	461a      	mov	r2, r3
   199a6:	f850 4b04 	ldr.w	r4, [r0], #4
   199aa:	f842 4b04 	str.w	r4, [r2], #4
   199ae:	6849      	ldr	r1, [r1, #4]
   199b0:	6059      	str	r1, [r3, #4]
   199b2:	6843      	ldr	r3, [r0, #4]
   199b4:	6053      	str	r3, [r2, #4]
   199b6:	4631      	mov	r1, r6
   199b8:	4638      	mov	r0, r7
   199ba:	f7fe fd65 	bl	18488 <_free_r>
   199be:	4638      	mov	r0, r7
   199c0:	f7ff fa28 	bl	18e14 <__malloc_unlock>
   199c4:	e785      	b.n	198d2 <_realloc_r+0x162>
   199c6:	4455      	add	r5, sl
   199c8:	4295      	cmp	r5, r2
   199ca:	dbaf      	blt.n	1992c <_realloc_r+0x1bc>
   199cc:	465b      	mov	r3, fp
   199ce:	f8db 000c 	ldr.w	r0, [fp, #12]
   199d2:	f1aa 0204 	sub.w	r2, sl, #4
   199d6:	f853 1f08 	ldr.w	r1, [r3, #8]!
   199da:	2a24      	cmp	r2, #36	; 0x24
   199dc:	6081      	str	r1, [r0, #8]
   199de:	60c8      	str	r0, [r1, #12]
   199e0:	f67f af30 	bls.w	19844 <_realloc_r+0xd4>
   199e4:	4618      	mov	r0, r3
   199e6:	4631      	mov	r1, r6
   199e8:	4698      	mov	r8, r3
   199ea:	f7ff f9b5 	bl	18d58 <memmove>
   199ee:	4658      	mov	r0, fp
   199f0:	f8db 3004 	ldr.w	r3, [fp, #4]
   199f4:	e75a      	b.n	198ac <_realloc_r+0x13c>
   199f6:	4611      	mov	r1, r2
   199f8:	b003      	add	sp, #12
   199fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199fe:	f7fe be6d 	b.w	186dc <_malloc_r>
   19a02:	230c      	movs	r3, #12
   19a04:	2500      	movs	r5, #0
   19a06:	603b      	str	r3, [r7, #0]
   19a08:	e763      	b.n	198d2 <_realloc_r+0x162>
   19a0a:	f8de 5004 	ldr.w	r5, [lr, #4]
   19a0e:	f104 0b10 	add.w	fp, r4, #16
   19a12:	f025 0c03 	bic.w	ip, r5, #3
   19a16:	eb0c 000a 	add.w	r0, ip, sl
   19a1a:	4558      	cmp	r0, fp
   19a1c:	bfb8      	it	lt
   19a1e:	4670      	movlt	r0, lr
   19a20:	f6ff aee5 	blt.w	197ee <_realloc_r+0x7e>
   19a24:	eb08 0204 	add.w	r2, r8, r4
   19a28:	1b01      	subs	r1, r0, r4
   19a2a:	f041 0101 	orr.w	r1, r1, #1
   19a2e:	609a      	str	r2, [r3, #8]
   19a30:	6051      	str	r1, [r2, #4]
   19a32:	4638      	mov	r0, r7
   19a34:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19a38:	4635      	mov	r5, r6
   19a3a:	f001 0301 	and.w	r3, r1, #1
   19a3e:	431c      	orrs	r4, r3
   19a40:	f8c8 4004 	str.w	r4, [r8, #4]
   19a44:	f7ff f9e6 	bl	18e14 <__malloc_unlock>
   19a48:	e743      	b.n	198d2 <_realloc_r+0x162>
   19a4a:	f7ff f985 	bl	18d58 <memmove>
   19a4e:	e7b2      	b.n	199b6 <_realloc_r+0x246>
   19a50:	4455      	add	r5, sl
   19a52:	f104 0110 	add.w	r1, r4, #16
   19a56:	44ac      	add	ip, r5
   19a58:	458c      	cmp	ip, r1
   19a5a:	dbb5      	blt.n	199c8 <_realloc_r+0x258>
   19a5c:	465d      	mov	r5, fp
   19a5e:	f8db 000c 	ldr.w	r0, [fp, #12]
   19a62:	f1aa 0204 	sub.w	r2, sl, #4
   19a66:	f855 1f08 	ldr.w	r1, [r5, #8]!
   19a6a:	2a24      	cmp	r2, #36	; 0x24
   19a6c:	6081      	str	r1, [r0, #8]
   19a6e:	60c8      	str	r0, [r1, #12]
   19a70:	d84c      	bhi.n	19b0c <_realloc_r+0x39c>
   19a72:	2a13      	cmp	r2, #19
   19a74:	4628      	mov	r0, r5
   19a76:	d924      	bls.n	19ac2 <_realloc_r+0x352>
   19a78:	4631      	mov	r1, r6
   19a7a:	f10b 0010 	add.w	r0, fp, #16
   19a7e:	f851 eb04 	ldr.w	lr, [r1], #4
   19a82:	f8cb e008 	str.w	lr, [fp, #8]
   19a86:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19a8a:	1d0e      	adds	r6, r1, #4
   19a8c:	2a1b      	cmp	r2, #27
   19a8e:	f8cb e00c 	str.w	lr, [fp, #12]
   19a92:	d916      	bls.n	19ac2 <_realloc_r+0x352>
   19a94:	f8d1 e004 	ldr.w	lr, [r1, #4]
   19a98:	1d31      	adds	r1, r6, #4
   19a9a:	f10b 0018 	add.w	r0, fp, #24
   19a9e:	f8cb e010 	str.w	lr, [fp, #16]
   19aa2:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19aa6:	1d0e      	adds	r6, r1, #4
   19aa8:	2a24      	cmp	r2, #36	; 0x24
   19aaa:	f8cb e014 	str.w	lr, [fp, #20]
   19aae:	d108      	bne.n	19ac2 <_realloc_r+0x352>
   19ab0:	684a      	ldr	r2, [r1, #4]
   19ab2:	f10b 0020 	add.w	r0, fp, #32
   19ab6:	f8cb 2018 	str.w	r2, [fp, #24]
   19aba:	6872      	ldr	r2, [r6, #4]
   19abc:	3608      	adds	r6, #8
   19abe:	f8cb 201c 	str.w	r2, [fp, #28]
   19ac2:	4631      	mov	r1, r6
   19ac4:	4602      	mov	r2, r0
   19ac6:	f851 eb04 	ldr.w	lr, [r1], #4
   19aca:	f842 eb04 	str.w	lr, [r2], #4
   19ace:	6876      	ldr	r6, [r6, #4]
   19ad0:	6046      	str	r6, [r0, #4]
   19ad2:	6849      	ldr	r1, [r1, #4]
   19ad4:	6051      	str	r1, [r2, #4]
   19ad6:	eb0b 0204 	add.w	r2, fp, r4
   19ada:	ebc4 010c 	rsb	r1, r4, ip
   19ade:	f041 0101 	orr.w	r1, r1, #1
   19ae2:	609a      	str	r2, [r3, #8]
   19ae4:	6051      	str	r1, [r2, #4]
   19ae6:	4638      	mov	r0, r7
   19ae8:	f8db 1004 	ldr.w	r1, [fp, #4]
   19aec:	f001 0301 	and.w	r3, r1, #1
   19af0:	431c      	orrs	r4, r3
   19af2:	f8cb 4004 	str.w	r4, [fp, #4]
   19af6:	f7ff f98d 	bl	18e14 <__malloc_unlock>
   19afa:	e6ea      	b.n	198d2 <_realloc_r+0x162>
   19afc:	6855      	ldr	r5, [r2, #4]
   19afe:	4640      	mov	r0, r8
   19b00:	f108 0808 	add.w	r8, r8, #8
   19b04:	f025 0503 	bic.w	r5, r5, #3
   19b08:	4455      	add	r5, sl
   19b0a:	e6cf      	b.n	198ac <_realloc_r+0x13c>
   19b0c:	4631      	mov	r1, r6
   19b0e:	4628      	mov	r0, r5
   19b10:	9300      	str	r3, [sp, #0]
   19b12:	f8cd c004 	str.w	ip, [sp, #4]
   19b16:	f7ff f91f 	bl	18d58 <memmove>
   19b1a:	f8dd c004 	ldr.w	ip, [sp, #4]
   19b1e:	9b00      	ldr	r3, [sp, #0]
   19b20:	e7d9      	b.n	19ad6 <_realloc_r+0x366>
   19b22:	bf00      	nop

00019b24 <__isinfd>:
   19b24:	4602      	mov	r2, r0
   19b26:	4240      	negs	r0, r0
   19b28:	ea40 0302 	orr.w	r3, r0, r2
   19b2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19b30:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   19b34:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   19b38:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   19b3c:	4258      	negs	r0, r3
   19b3e:	ea40 0303 	orr.w	r3, r0, r3
   19b42:	17d8      	asrs	r0, r3, #31
   19b44:	3001      	adds	r0, #1
   19b46:	4770      	bx	lr

00019b48 <__isnand>:
   19b48:	4602      	mov	r2, r0
   19b4a:	4240      	negs	r0, r0
   19b4c:	4310      	orrs	r0, r2
   19b4e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19b52:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   19b56:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   19b5a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   19b5e:	0fc0      	lsrs	r0, r0, #31
   19b60:	4770      	bx	lr
   19b62:	bf00      	nop

00019b64 <_sbrk_r>:
   19b64:	b538      	push	{r3, r4, r5, lr}
   19b66:	f64c 444c 	movw	r4, #52300	; 0xcc4c
   19b6a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   19b6e:	4605      	mov	r5, r0
   19b70:	4608      	mov	r0, r1
   19b72:	2300      	movs	r3, #0
   19b74:	6023      	str	r3, [r4, #0]
   19b76:	f7f0 fbeb 	bl	a350 <_sbrk>
   19b7a:	f1b0 3fff 	cmp.w	r0, #4294967295
   19b7e:	d000      	beq.n	19b82 <_sbrk_r+0x1e>
   19b80:	bd38      	pop	{r3, r4, r5, pc}
   19b82:	6823      	ldr	r3, [r4, #0]
   19b84:	2b00      	cmp	r3, #0
   19b86:	d0fb      	beq.n	19b80 <_sbrk_r+0x1c>
   19b88:	602b      	str	r3, [r5, #0]
   19b8a:	bd38      	pop	{r3, r4, r5, pc}

00019b8c <strcmp>:
   19b8c:	ea80 0201 	eor.w	r2, r0, r1
   19b90:	f012 0f03 	tst.w	r2, #3
   19b94:	d13a      	bne.n	19c0c <strcmp_unaligned>
   19b96:	f010 0203 	ands.w	r2, r0, #3
   19b9a:	f020 0003 	bic.w	r0, r0, #3
   19b9e:	f021 0103 	bic.w	r1, r1, #3
   19ba2:	f850 cb04 	ldr.w	ip, [r0], #4
   19ba6:	bf08      	it	eq
   19ba8:	f851 3b04 	ldreq.w	r3, [r1], #4
   19bac:	d00d      	beq.n	19bca <strcmp+0x3e>
   19bae:	f082 0203 	eor.w	r2, r2, #3
   19bb2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   19bb6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   19bba:	fa23 f202 	lsr.w	r2, r3, r2
   19bbe:	f851 3b04 	ldr.w	r3, [r1], #4
   19bc2:	ea4c 0c02 	orr.w	ip, ip, r2
   19bc6:	ea43 0302 	orr.w	r3, r3, r2
   19bca:	bf00      	nop
   19bcc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   19bd0:	459c      	cmp	ip, r3
   19bd2:	bf01      	itttt	eq
   19bd4:	ea22 020c 	biceq.w	r2, r2, ip
   19bd8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   19bdc:	f850 cb04 	ldreq.w	ip, [r0], #4
   19be0:	f851 3b04 	ldreq.w	r3, [r1], #4
   19be4:	d0f2      	beq.n	19bcc <strcmp+0x40>
   19be6:	ea4f 600c 	mov.w	r0, ip, lsl #24
   19bea:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   19bee:	2801      	cmp	r0, #1
   19bf0:	bf28      	it	cs
   19bf2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   19bf6:	bf08      	it	eq
   19bf8:	0a1b      	lsreq	r3, r3, #8
   19bfa:	d0f4      	beq.n	19be6 <strcmp+0x5a>
   19bfc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   19c00:	ea4f 6010 	mov.w	r0, r0, lsr #24
   19c04:	eba0 0003 	sub.w	r0, r0, r3
   19c08:	4770      	bx	lr
   19c0a:	bf00      	nop

00019c0c <strcmp_unaligned>:
   19c0c:	f010 0f03 	tst.w	r0, #3
   19c10:	d00a      	beq.n	19c28 <strcmp_unaligned+0x1c>
   19c12:	f810 2b01 	ldrb.w	r2, [r0], #1
   19c16:	f811 3b01 	ldrb.w	r3, [r1], #1
   19c1a:	2a01      	cmp	r2, #1
   19c1c:	bf28      	it	cs
   19c1e:	429a      	cmpcs	r2, r3
   19c20:	d0f4      	beq.n	19c0c <strcmp_unaligned>
   19c22:	eba2 0003 	sub.w	r0, r2, r3
   19c26:	4770      	bx	lr
   19c28:	f84d 5d04 	str.w	r5, [sp, #-4]!
   19c2c:	f84d 4d04 	str.w	r4, [sp, #-4]!
   19c30:	f04f 0201 	mov.w	r2, #1
   19c34:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   19c38:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   19c3c:	f001 0c03 	and.w	ip, r1, #3
   19c40:	f021 0103 	bic.w	r1, r1, #3
   19c44:	f850 4b04 	ldr.w	r4, [r0], #4
   19c48:	f851 5b04 	ldr.w	r5, [r1], #4
   19c4c:	f1bc 0f02 	cmp.w	ip, #2
   19c50:	d026      	beq.n	19ca0 <strcmp_unaligned+0x94>
   19c52:	d84b      	bhi.n	19cec <strcmp_unaligned+0xe0>
   19c54:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   19c58:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   19c5c:	eba4 0302 	sub.w	r3, r4, r2
   19c60:	ea23 0304 	bic.w	r3, r3, r4
   19c64:	d10d      	bne.n	19c82 <strcmp_unaligned+0x76>
   19c66:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19c6a:	bf08      	it	eq
   19c6c:	f851 5b04 	ldreq.w	r5, [r1], #4
   19c70:	d10a      	bne.n	19c88 <strcmp_unaligned+0x7c>
   19c72:	ea8c 0c04 	eor.w	ip, ip, r4
   19c76:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   19c7a:	d10c      	bne.n	19c96 <strcmp_unaligned+0x8a>
   19c7c:	f850 4b04 	ldr.w	r4, [r0], #4
   19c80:	e7e8      	b.n	19c54 <strcmp_unaligned+0x48>
   19c82:	ea4f 2515 	mov.w	r5, r5, lsr #8
   19c86:	e05c      	b.n	19d42 <strcmp_unaligned+0x136>
   19c88:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   19c8c:	d152      	bne.n	19d34 <strcmp_unaligned+0x128>
   19c8e:	780d      	ldrb	r5, [r1, #0]
   19c90:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19c94:	e055      	b.n	19d42 <strcmp_unaligned+0x136>
   19c96:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19c9a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   19c9e:	e050      	b.n	19d42 <strcmp_unaligned+0x136>
   19ca0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   19ca4:	eba4 0302 	sub.w	r3, r4, r2
   19ca8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   19cac:	ea23 0304 	bic.w	r3, r3, r4
   19cb0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   19cb4:	d117      	bne.n	19ce6 <strcmp_unaligned+0xda>
   19cb6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19cba:	bf08      	it	eq
   19cbc:	f851 5b04 	ldreq.w	r5, [r1], #4
   19cc0:	d107      	bne.n	19cd2 <strcmp_unaligned+0xc6>
   19cc2:	ea8c 0c04 	eor.w	ip, ip, r4
   19cc6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   19cca:	d108      	bne.n	19cde <strcmp_unaligned+0xd2>
   19ccc:	f850 4b04 	ldr.w	r4, [r0], #4
   19cd0:	e7e6      	b.n	19ca0 <strcmp_unaligned+0x94>
   19cd2:	041b      	lsls	r3, r3, #16
   19cd4:	d12e      	bne.n	19d34 <strcmp_unaligned+0x128>
   19cd6:	880d      	ldrh	r5, [r1, #0]
   19cd8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19cdc:	e031      	b.n	19d42 <strcmp_unaligned+0x136>
   19cde:	ea4f 4505 	mov.w	r5, r5, lsl #16
   19ce2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19ce6:	ea4f 4515 	mov.w	r5, r5, lsr #16
   19cea:	e02a      	b.n	19d42 <strcmp_unaligned+0x136>
   19cec:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   19cf0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   19cf4:	eba4 0302 	sub.w	r3, r4, r2
   19cf8:	ea23 0304 	bic.w	r3, r3, r4
   19cfc:	d10d      	bne.n	19d1a <strcmp_unaligned+0x10e>
   19cfe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19d02:	bf08      	it	eq
   19d04:	f851 5b04 	ldreq.w	r5, [r1], #4
   19d08:	d10a      	bne.n	19d20 <strcmp_unaligned+0x114>
   19d0a:	ea8c 0c04 	eor.w	ip, ip, r4
   19d0e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   19d12:	d10a      	bne.n	19d2a <strcmp_unaligned+0x11e>
   19d14:	f850 4b04 	ldr.w	r4, [r0], #4
   19d18:	e7e8      	b.n	19cec <strcmp_unaligned+0xe0>
   19d1a:	ea4f 6515 	mov.w	r5, r5, lsr #24
   19d1e:	e010      	b.n	19d42 <strcmp_unaligned+0x136>
   19d20:	f014 0fff 	tst.w	r4, #255	; 0xff
   19d24:	d006      	beq.n	19d34 <strcmp_unaligned+0x128>
   19d26:	f851 5b04 	ldr.w	r5, [r1], #4
   19d2a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   19d2e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   19d32:	e006      	b.n	19d42 <strcmp_unaligned+0x136>
   19d34:	f04f 0000 	mov.w	r0, #0
   19d38:	f85d 4b04 	ldr.w	r4, [sp], #4
   19d3c:	f85d 5b04 	ldr.w	r5, [sp], #4
   19d40:	4770      	bx	lr
   19d42:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   19d46:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   19d4a:	2801      	cmp	r0, #1
   19d4c:	bf28      	it	cs
   19d4e:	4290      	cmpcs	r0, r2
   19d50:	bf04      	itt	eq
   19d52:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   19d56:	0a2d      	lsreq	r5, r5, #8
   19d58:	d0f3      	beq.n	19d42 <strcmp_unaligned+0x136>
   19d5a:	eba2 0000 	sub.w	r0, r2, r0
   19d5e:	f85d 4b04 	ldr.w	r4, [sp], #4
   19d62:	f85d 5b04 	ldr.w	r5, [sp], #4
   19d66:	4770      	bx	lr

00019d68 <_calloc_r>:
   19d68:	b538      	push	{r3, r4, r5, lr}
   19d6a:	fb01 f102 	mul.w	r1, r1, r2
   19d6e:	f7fe fcb5 	bl	186dc <_malloc_r>
   19d72:	4604      	mov	r4, r0
   19d74:	b1f8      	cbz	r0, 19db6 <_calloc_r+0x4e>
   19d76:	f850 2c04 	ldr.w	r2, [r0, #-4]
   19d7a:	f022 0203 	bic.w	r2, r2, #3
   19d7e:	3a04      	subs	r2, #4
   19d80:	2a24      	cmp	r2, #36	; 0x24
   19d82:	d81a      	bhi.n	19dba <_calloc_r+0x52>
   19d84:	2a13      	cmp	r2, #19
   19d86:	4603      	mov	r3, r0
   19d88:	d90f      	bls.n	19daa <_calloc_r+0x42>
   19d8a:	2100      	movs	r1, #0
   19d8c:	f840 1b04 	str.w	r1, [r0], #4
   19d90:	1d03      	adds	r3, r0, #4
   19d92:	2a1b      	cmp	r2, #27
   19d94:	6061      	str	r1, [r4, #4]
   19d96:	d908      	bls.n	19daa <_calloc_r+0x42>
   19d98:	1d1d      	adds	r5, r3, #4
   19d9a:	6041      	str	r1, [r0, #4]
   19d9c:	6059      	str	r1, [r3, #4]
   19d9e:	1d2b      	adds	r3, r5, #4
   19da0:	2a24      	cmp	r2, #36	; 0x24
   19da2:	bf02      	ittt	eq
   19da4:	6069      	streq	r1, [r5, #4]
   19da6:	6059      	streq	r1, [r3, #4]
   19da8:	3308      	addeq	r3, #8
   19daa:	461a      	mov	r2, r3
   19dac:	2100      	movs	r1, #0
   19dae:	f842 1b04 	str.w	r1, [r2], #4
   19db2:	6059      	str	r1, [r3, #4]
   19db4:	6051      	str	r1, [r2, #4]
   19db6:	4620      	mov	r0, r4
   19db8:	bd38      	pop	{r3, r4, r5, pc}
   19dba:	2100      	movs	r1, #0
   19dbc:	f7fa ffc0 	bl	14d40 <memset>
   19dc0:	4620      	mov	r0, r4
   19dc2:	bd38      	pop	{r3, r4, r5, pc}

00019dc4 <_wrapup_reent>:
   19dc4:	b570      	push	{r4, r5, r6, lr}
   19dc6:	4604      	mov	r4, r0
   19dc8:	b188      	cbz	r0, 19dee <_wrapup_reent+0x2a>
   19dca:	f104 0248 	add.w	r2, r4, #72	; 0x48
   19dce:	6853      	ldr	r3, [r2, #4]
   19dd0:	1e5d      	subs	r5, r3, #1
   19dd2:	d407      	bmi.n	19de4 <_wrapup_reent+0x20>
   19dd4:	3302      	adds	r3, #2
   19dd6:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   19dda:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   19dde:	4798      	blx	r3
   19de0:	3d01      	subs	r5, #1
   19de2:	d5fa      	bpl.n	19dda <_wrapup_reent+0x16>
   19de4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   19de6:	b10b      	cbz	r3, 19dec <_wrapup_reent+0x28>
   19de8:	4620      	mov	r0, r4
   19dea:	4798      	blx	r3
   19dec:	bd70      	pop	{r4, r5, r6, pc}
   19dee:	f240 03cc 	movw	r3, #204	; 0xcc
   19df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19df6:	681c      	ldr	r4, [r3, #0]
   19df8:	e7e7      	b.n	19dca <_wrapup_reent+0x6>
   19dfa:	bf00      	nop

00019dfc <cleanup_glue>:
   19dfc:	b570      	push	{r4, r5, r6, lr}
   19dfe:	460c      	mov	r4, r1
   19e00:	6809      	ldr	r1, [r1, #0]
   19e02:	4605      	mov	r5, r0
   19e04:	b109      	cbz	r1, 19e0a <cleanup_glue+0xe>
   19e06:	f7ff fff9 	bl	19dfc <cleanup_glue>
   19e0a:	4628      	mov	r0, r5
   19e0c:	4621      	mov	r1, r4
   19e0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19e12:	f7fe bb39 	b.w	18488 <_free_r>
   19e16:	bf00      	nop

00019e18 <_reclaim_reent>:
   19e18:	f240 03cc 	movw	r3, #204	; 0xcc
   19e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19e20:	b570      	push	{r4, r5, r6, lr}
   19e22:	681b      	ldr	r3, [r3, #0]
   19e24:	4605      	mov	r5, r0
   19e26:	4298      	cmp	r0, r3
   19e28:	d046      	beq.n	19eb8 <_reclaim_reent+0xa0>
   19e2a:	6a43      	ldr	r3, [r0, #36]	; 0x24
   19e2c:	4619      	mov	r1, r3
   19e2e:	b1bb      	cbz	r3, 19e60 <_reclaim_reent+0x48>
   19e30:	68da      	ldr	r2, [r3, #12]
   19e32:	b1aa      	cbz	r2, 19e60 <_reclaim_reent+0x48>
   19e34:	2600      	movs	r6, #0
   19e36:	5991      	ldr	r1, [r2, r6]
   19e38:	b141      	cbz	r1, 19e4c <_reclaim_reent+0x34>
   19e3a:	680c      	ldr	r4, [r1, #0]
   19e3c:	4628      	mov	r0, r5
   19e3e:	f7fe fb23 	bl	18488 <_free_r>
   19e42:	4621      	mov	r1, r4
   19e44:	2c00      	cmp	r4, #0
   19e46:	d1f8      	bne.n	19e3a <_reclaim_reent+0x22>
   19e48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   19e4a:	68da      	ldr	r2, [r3, #12]
   19e4c:	3604      	adds	r6, #4
   19e4e:	2e3c      	cmp	r6, #60	; 0x3c
   19e50:	d001      	beq.n	19e56 <_reclaim_reent+0x3e>
   19e52:	68da      	ldr	r2, [r3, #12]
   19e54:	e7ef      	b.n	19e36 <_reclaim_reent+0x1e>
   19e56:	4611      	mov	r1, r2
   19e58:	4628      	mov	r0, r5
   19e5a:	f7fe fb15 	bl	18488 <_free_r>
   19e5e:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19e60:	6809      	ldr	r1, [r1, #0]
   19e62:	b111      	cbz	r1, 19e6a <_reclaim_reent+0x52>
   19e64:	4628      	mov	r0, r5
   19e66:	f7fe fb0f 	bl	18488 <_free_r>
   19e6a:	6969      	ldr	r1, [r5, #20]
   19e6c:	b111      	cbz	r1, 19e74 <_reclaim_reent+0x5c>
   19e6e:	4628      	mov	r0, r5
   19e70:	f7fe fb0a 	bl	18488 <_free_r>
   19e74:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19e76:	b111      	cbz	r1, 19e7e <_reclaim_reent+0x66>
   19e78:	4628      	mov	r0, r5
   19e7a:	f7fe fb05 	bl	18488 <_free_r>
   19e7e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   19e80:	b111      	cbz	r1, 19e88 <_reclaim_reent+0x70>
   19e82:	4628      	mov	r0, r5
   19e84:	f7fe fb00 	bl	18488 <_free_r>
   19e88:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   19e8a:	b111      	cbz	r1, 19e92 <_reclaim_reent+0x7a>
   19e8c:	4628      	mov	r0, r5
   19e8e:	f7fe fafb 	bl	18488 <_free_r>
   19e92:	6c29      	ldr	r1, [r5, #64]	; 0x40
   19e94:	b111      	cbz	r1, 19e9c <_reclaim_reent+0x84>
   19e96:	4628      	mov	r0, r5
   19e98:	f7fe faf6 	bl	18488 <_free_r>
   19e9c:	6cab      	ldr	r3, [r5, #72]	; 0x48
   19e9e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   19ea2:	b111      	cbz	r1, 19eaa <_reclaim_reent+0x92>
   19ea4:	4628      	mov	r0, r5
   19ea6:	f7fe faef 	bl	18488 <_free_r>
   19eaa:	6b69      	ldr	r1, [r5, #52]	; 0x34
   19eac:	b111      	cbz	r1, 19eb4 <_reclaim_reent+0x9c>
   19eae:	4628      	mov	r0, r5
   19eb0:	f7fe faea 	bl	18488 <_free_r>
   19eb4:	69ab      	ldr	r3, [r5, #24]
   19eb6:	b903      	cbnz	r3, 19eba <_reclaim_reent+0xa2>
   19eb8:	bd70      	pop	{r4, r5, r6, pc}
   19eba:	6aab      	ldr	r3, [r5, #40]	; 0x28
   19ebc:	4628      	mov	r0, r5
   19ebe:	4798      	blx	r3
   19ec0:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   19ec4:	2900      	cmp	r1, #0
   19ec6:	d0f7      	beq.n	19eb8 <_reclaim_reent+0xa0>
   19ec8:	4628      	mov	r0, r5
   19eca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19ece:	e795      	b.n	19dfc <cleanup_glue>

00019ed0 <__aeabi_uidiv>:
   19ed0:	1e4a      	subs	r2, r1, #1
   19ed2:	bf08      	it	eq
   19ed4:	4770      	bxeq	lr
   19ed6:	f0c0 8124 	bcc.w	1a122 <__aeabi_uidiv+0x252>
   19eda:	4288      	cmp	r0, r1
   19edc:	f240 8116 	bls.w	1a10c <__aeabi_uidiv+0x23c>
   19ee0:	4211      	tst	r1, r2
   19ee2:	f000 8117 	beq.w	1a114 <__aeabi_uidiv+0x244>
   19ee6:	fab0 f380 	clz	r3, r0
   19eea:	fab1 f281 	clz	r2, r1
   19eee:	eba2 0303 	sub.w	r3, r2, r3
   19ef2:	f1c3 031f 	rsb	r3, r3, #31
   19ef6:	a204      	add	r2, pc, #16	; (adr r2, 19f08 <__aeabi_uidiv+0x38>)
   19ef8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   19efc:	f04f 0200 	mov.w	r2, #0
   19f00:	469f      	mov	pc, r3
   19f02:	bf00      	nop
   19f04:	f3af 8000 	nop.w
   19f08:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   19f0c:	bf00      	nop
   19f0e:	eb42 0202 	adc.w	r2, r2, r2
   19f12:	bf28      	it	cs
   19f14:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   19f18:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   19f1c:	bf00      	nop
   19f1e:	eb42 0202 	adc.w	r2, r2, r2
   19f22:	bf28      	it	cs
   19f24:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   19f28:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   19f2c:	bf00      	nop
   19f2e:	eb42 0202 	adc.w	r2, r2, r2
   19f32:	bf28      	it	cs
   19f34:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   19f38:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   19f3c:	bf00      	nop
   19f3e:	eb42 0202 	adc.w	r2, r2, r2
   19f42:	bf28      	it	cs
   19f44:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   19f48:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   19f4c:	bf00      	nop
   19f4e:	eb42 0202 	adc.w	r2, r2, r2
   19f52:	bf28      	it	cs
   19f54:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   19f58:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   19f5c:	bf00      	nop
   19f5e:	eb42 0202 	adc.w	r2, r2, r2
   19f62:	bf28      	it	cs
   19f64:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   19f68:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   19f6c:	bf00      	nop
   19f6e:	eb42 0202 	adc.w	r2, r2, r2
   19f72:	bf28      	it	cs
   19f74:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   19f78:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   19f7c:	bf00      	nop
   19f7e:	eb42 0202 	adc.w	r2, r2, r2
   19f82:	bf28      	it	cs
   19f84:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   19f88:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   19f8c:	bf00      	nop
   19f8e:	eb42 0202 	adc.w	r2, r2, r2
   19f92:	bf28      	it	cs
   19f94:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   19f98:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   19f9c:	bf00      	nop
   19f9e:	eb42 0202 	adc.w	r2, r2, r2
   19fa2:	bf28      	it	cs
   19fa4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   19fa8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   19fac:	bf00      	nop
   19fae:	eb42 0202 	adc.w	r2, r2, r2
   19fb2:	bf28      	it	cs
   19fb4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   19fb8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   19fbc:	bf00      	nop
   19fbe:	eb42 0202 	adc.w	r2, r2, r2
   19fc2:	bf28      	it	cs
   19fc4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   19fc8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   19fcc:	bf00      	nop
   19fce:	eb42 0202 	adc.w	r2, r2, r2
   19fd2:	bf28      	it	cs
   19fd4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   19fd8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   19fdc:	bf00      	nop
   19fde:	eb42 0202 	adc.w	r2, r2, r2
   19fe2:	bf28      	it	cs
   19fe4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   19fe8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   19fec:	bf00      	nop
   19fee:	eb42 0202 	adc.w	r2, r2, r2
   19ff2:	bf28      	it	cs
   19ff4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   19ff8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   19ffc:	bf00      	nop
   19ffe:	eb42 0202 	adc.w	r2, r2, r2
   1a002:	bf28      	it	cs
   1a004:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   1a008:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   1a00c:	bf00      	nop
   1a00e:	eb42 0202 	adc.w	r2, r2, r2
   1a012:	bf28      	it	cs
   1a014:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   1a018:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   1a01c:	bf00      	nop
   1a01e:	eb42 0202 	adc.w	r2, r2, r2
   1a022:	bf28      	it	cs
   1a024:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   1a028:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   1a02c:	bf00      	nop
   1a02e:	eb42 0202 	adc.w	r2, r2, r2
   1a032:	bf28      	it	cs
   1a034:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   1a038:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   1a03c:	bf00      	nop
   1a03e:	eb42 0202 	adc.w	r2, r2, r2
   1a042:	bf28      	it	cs
   1a044:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   1a048:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1a04c:	bf00      	nop
   1a04e:	eb42 0202 	adc.w	r2, r2, r2
   1a052:	bf28      	it	cs
   1a054:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   1a058:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   1a05c:	bf00      	nop
   1a05e:	eb42 0202 	adc.w	r2, r2, r2
   1a062:	bf28      	it	cs
   1a064:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   1a068:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   1a06c:	bf00      	nop
   1a06e:	eb42 0202 	adc.w	r2, r2, r2
   1a072:	bf28      	it	cs
   1a074:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   1a078:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   1a07c:	bf00      	nop
   1a07e:	eb42 0202 	adc.w	r2, r2, r2
   1a082:	bf28      	it	cs
   1a084:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   1a088:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   1a08c:	bf00      	nop
   1a08e:	eb42 0202 	adc.w	r2, r2, r2
   1a092:	bf28      	it	cs
   1a094:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   1a098:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   1a09c:	bf00      	nop
   1a09e:	eb42 0202 	adc.w	r2, r2, r2
   1a0a2:	bf28      	it	cs
   1a0a4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   1a0a8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   1a0ac:	bf00      	nop
   1a0ae:	eb42 0202 	adc.w	r2, r2, r2
   1a0b2:	bf28      	it	cs
   1a0b4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   1a0b8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1a0bc:	bf00      	nop
   1a0be:	eb42 0202 	adc.w	r2, r2, r2
   1a0c2:	bf28      	it	cs
   1a0c4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   1a0c8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1a0cc:	bf00      	nop
   1a0ce:	eb42 0202 	adc.w	r2, r2, r2
   1a0d2:	bf28      	it	cs
   1a0d4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   1a0d8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1a0dc:	bf00      	nop
   1a0de:	eb42 0202 	adc.w	r2, r2, r2
   1a0e2:	bf28      	it	cs
   1a0e4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   1a0e8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   1a0ec:	bf00      	nop
   1a0ee:	eb42 0202 	adc.w	r2, r2, r2
   1a0f2:	bf28      	it	cs
   1a0f4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   1a0f8:	ebb0 0f01 	cmp.w	r0, r1
   1a0fc:	bf00      	nop
   1a0fe:	eb42 0202 	adc.w	r2, r2, r2
   1a102:	bf28      	it	cs
   1a104:	eba0 0001 	subcs.w	r0, r0, r1
   1a108:	4610      	mov	r0, r2
   1a10a:	4770      	bx	lr
   1a10c:	bf0c      	ite	eq
   1a10e:	2001      	moveq	r0, #1
   1a110:	2000      	movne	r0, #0
   1a112:	4770      	bx	lr
   1a114:	fab1 f281 	clz	r2, r1
   1a118:	f1c2 021f 	rsb	r2, r2, #31
   1a11c:	fa20 f002 	lsr.w	r0, r0, r2
   1a120:	4770      	bx	lr
   1a122:	b108      	cbz	r0, 1a128 <__aeabi_uidiv+0x258>
   1a124:	f04f 30ff 	mov.w	r0, #4294967295
   1a128:	f000 b80e 	b.w	1a148 <__aeabi_idiv0>

0001a12c <__aeabi_uidivmod>:
   1a12c:	2900      	cmp	r1, #0
   1a12e:	d0f8      	beq.n	1a122 <__aeabi_uidiv+0x252>
   1a130:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1a134:	f7ff fecc 	bl	19ed0 <__aeabi_uidiv>
   1a138:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1a13c:	fb02 f300 	mul.w	r3, r2, r0
   1a140:	eba1 0103 	sub.w	r1, r1, r3
   1a144:	4770      	bx	lr
   1a146:	bf00      	nop

0001a148 <__aeabi_idiv0>:
   1a148:	4770      	bx	lr
   1a14a:	bf00      	nop

0001a14c <__aeabi_dmul>:
   1a14c:	b570      	push	{r4, r5, r6, lr}
   1a14e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1a152:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1a156:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1a15a:	bf1d      	ittte	ne
   1a15c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1a160:	ea94 0f0c 	teqne	r4, ip
   1a164:	ea95 0f0c 	teqne	r5, ip
   1a168:	f000 f8de 	bleq	1a328 <__aeabi_dmul+0x1dc>
   1a16c:	442c      	add	r4, r5
   1a16e:	ea81 0603 	eor.w	r6, r1, r3
   1a172:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1a176:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   1a17a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   1a17e:	bf18      	it	ne
   1a180:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   1a184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1a18c:	d038      	beq.n	1a200 <__aeabi_dmul+0xb4>
   1a18e:	fba0 ce02 	umull	ip, lr, r0, r2
   1a192:	f04f 0500 	mov.w	r5, #0
   1a196:	fbe1 e502 	umlal	lr, r5, r1, r2
   1a19a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   1a19e:	fbe0 e503 	umlal	lr, r5, r0, r3
   1a1a2:	f04f 0600 	mov.w	r6, #0
   1a1a6:	fbe1 5603 	umlal	r5, r6, r1, r3
   1a1aa:	f09c 0f00 	teq	ip, #0
   1a1ae:	bf18      	it	ne
   1a1b0:	f04e 0e01 	orrne.w	lr, lr, #1
   1a1b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   1a1b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   1a1bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   1a1c0:	d204      	bcs.n	1a1cc <__aeabi_dmul+0x80>
   1a1c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1a1c6:	416d      	adcs	r5, r5
   1a1c8:	eb46 0606 	adc.w	r6, r6, r6
   1a1cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   1a1d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   1a1d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   1a1d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   1a1dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   1a1e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1a1e4:	bf88      	it	hi
   1a1e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1a1ea:	d81e      	bhi.n	1a22a <__aeabi_dmul+0xde>
   1a1ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   1a1f0:	bf08      	it	eq
   1a1f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   1a1f6:	f150 0000 	adcs.w	r0, r0, #0
   1a1fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1a1fe:	bd70      	pop	{r4, r5, r6, pc}
   1a200:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   1a204:	ea46 0101 	orr.w	r1, r6, r1
   1a208:	ea40 0002 	orr.w	r0, r0, r2
   1a20c:	ea81 0103 	eor.w	r1, r1, r3
   1a210:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   1a214:	bfc2      	ittt	gt
   1a216:	ebd4 050c 	rsbsgt	r5, r4, ip
   1a21a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1a21e:	bd70      	popgt	{r4, r5, r6, pc}
   1a220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a224:	f04f 0e00 	mov.w	lr, #0
   1a228:	3c01      	subs	r4, #1
   1a22a:	f300 80ab 	bgt.w	1a384 <__aeabi_dmul+0x238>
   1a22e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1a232:	bfde      	ittt	le
   1a234:	2000      	movle	r0, #0
   1a236:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   1a23a:	bd70      	pople	{r4, r5, r6, pc}
   1a23c:	f1c4 0400 	rsb	r4, r4, #0
   1a240:	3c20      	subs	r4, #32
   1a242:	da35      	bge.n	1a2b0 <__aeabi_dmul+0x164>
   1a244:	340c      	adds	r4, #12
   1a246:	dc1b      	bgt.n	1a280 <__aeabi_dmul+0x134>
   1a248:	f104 0414 	add.w	r4, r4, #20
   1a24c:	f1c4 0520 	rsb	r5, r4, #32
   1a250:	fa00 f305 	lsl.w	r3, r0, r5
   1a254:	fa20 f004 	lsr.w	r0, r0, r4
   1a258:	fa01 f205 	lsl.w	r2, r1, r5
   1a25c:	ea40 0002 	orr.w	r0, r0, r2
   1a260:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   1a264:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a268:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   1a26c:	fa21 f604 	lsr.w	r6, r1, r4
   1a270:	eb42 0106 	adc.w	r1, r2, r6
   1a274:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a278:	bf08      	it	eq
   1a27a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a27e:	bd70      	pop	{r4, r5, r6, pc}
   1a280:	f1c4 040c 	rsb	r4, r4, #12
   1a284:	f1c4 0520 	rsb	r5, r4, #32
   1a288:	fa00 f304 	lsl.w	r3, r0, r4
   1a28c:	fa20 f005 	lsr.w	r0, r0, r5
   1a290:	fa01 f204 	lsl.w	r2, r1, r4
   1a294:	ea40 0002 	orr.w	r0, r0, r2
   1a298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a29c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   1a2a0:	f141 0100 	adc.w	r1, r1, #0
   1a2a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a2a8:	bf08      	it	eq
   1a2aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a2ae:	bd70      	pop	{r4, r5, r6, pc}
   1a2b0:	f1c4 0520 	rsb	r5, r4, #32
   1a2b4:	fa00 f205 	lsl.w	r2, r0, r5
   1a2b8:	ea4e 0e02 	orr.w	lr, lr, r2
   1a2bc:	fa20 f304 	lsr.w	r3, r0, r4
   1a2c0:	fa01 f205 	lsl.w	r2, r1, r5
   1a2c4:	ea43 0302 	orr.w	r3, r3, r2
   1a2c8:	fa21 f004 	lsr.w	r0, r1, r4
   1a2cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a2d0:	fa21 f204 	lsr.w	r2, r1, r4
   1a2d4:	ea20 0002 	bic.w	r0, r0, r2
   1a2d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   1a2dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a2e0:	bf08      	it	eq
   1a2e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a2e6:	bd70      	pop	{r4, r5, r6, pc}
   1a2e8:	f094 0f00 	teq	r4, #0
   1a2ec:	d10f      	bne.n	1a30e <__aeabi_dmul+0x1c2>
   1a2ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   1a2f2:	0040      	lsls	r0, r0, #1
   1a2f4:	eb41 0101 	adc.w	r1, r1, r1
   1a2f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a2fc:	bf08      	it	eq
   1a2fe:	3c01      	subeq	r4, #1
   1a300:	d0f7      	beq.n	1a2f2 <__aeabi_dmul+0x1a6>
   1a302:	ea41 0106 	orr.w	r1, r1, r6
   1a306:	f095 0f00 	teq	r5, #0
   1a30a:	bf18      	it	ne
   1a30c:	4770      	bxne	lr
   1a30e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   1a312:	0052      	lsls	r2, r2, #1
   1a314:	eb43 0303 	adc.w	r3, r3, r3
   1a318:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   1a31c:	bf08      	it	eq
   1a31e:	3d01      	subeq	r5, #1
   1a320:	d0f7      	beq.n	1a312 <__aeabi_dmul+0x1c6>
   1a322:	ea43 0306 	orr.w	r3, r3, r6
   1a326:	4770      	bx	lr
   1a328:	ea94 0f0c 	teq	r4, ip
   1a32c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1a330:	bf18      	it	ne
   1a332:	ea95 0f0c 	teqne	r5, ip
   1a336:	d00c      	beq.n	1a352 <__aeabi_dmul+0x206>
   1a338:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a33c:	bf18      	it	ne
   1a33e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a342:	d1d1      	bne.n	1a2e8 <__aeabi_dmul+0x19c>
   1a344:	ea81 0103 	eor.w	r1, r1, r3
   1a348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a34c:	f04f 0000 	mov.w	r0, #0
   1a350:	bd70      	pop	{r4, r5, r6, pc}
   1a352:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a356:	bf06      	itte	eq
   1a358:	4610      	moveq	r0, r2
   1a35a:	4619      	moveq	r1, r3
   1a35c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a360:	d019      	beq.n	1a396 <__aeabi_dmul+0x24a>
   1a362:	ea94 0f0c 	teq	r4, ip
   1a366:	d102      	bne.n	1a36e <__aeabi_dmul+0x222>
   1a368:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   1a36c:	d113      	bne.n	1a396 <__aeabi_dmul+0x24a>
   1a36e:	ea95 0f0c 	teq	r5, ip
   1a372:	d105      	bne.n	1a380 <__aeabi_dmul+0x234>
   1a374:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   1a378:	bf1c      	itt	ne
   1a37a:	4610      	movne	r0, r2
   1a37c:	4619      	movne	r1, r3
   1a37e:	d10a      	bne.n	1a396 <__aeabi_dmul+0x24a>
   1a380:	ea81 0103 	eor.w	r1, r1, r3
   1a384:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a388:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1a38c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   1a390:	f04f 0000 	mov.w	r0, #0
   1a394:	bd70      	pop	{r4, r5, r6, pc}
   1a396:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1a39a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   1a39e:	bd70      	pop	{r4, r5, r6, pc}

0001a3a0 <__aeabi_ddiv>:
   1a3a0:	b570      	push	{r4, r5, r6, lr}
   1a3a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1a3a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1a3aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1a3ae:	bf1d      	ittte	ne
   1a3b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1a3b4:	ea94 0f0c 	teqne	r4, ip
   1a3b8:	ea95 0f0c 	teqne	r5, ip
   1a3bc:	f000 f8a7 	bleq	1a50e <__aeabi_ddiv+0x16e>
   1a3c0:	eba4 0405 	sub.w	r4, r4, r5
   1a3c4:	ea81 0e03 	eor.w	lr, r1, r3
   1a3c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1a3cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1a3d0:	f000 8088 	beq.w	1a4e4 <__aeabi_ddiv+0x144>
   1a3d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1a3d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a3dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   1a3e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   1a3e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   1a3e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   1a3ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   1a3f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
   1a3f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   1a3f8:	429d      	cmp	r5, r3
   1a3fa:	bf08      	it	eq
   1a3fc:	4296      	cmpeq	r6, r2
   1a3fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1a402:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1a406:	d202      	bcs.n	1a40e <__aeabi_ddiv+0x6e>
   1a408:	085b      	lsrs	r3, r3, #1
   1a40a:	ea4f 0232 	mov.w	r2, r2, rrx
   1a40e:	1ab6      	subs	r6, r6, r2
   1a410:	eb65 0503 	sbc.w	r5, r5, r3
   1a414:	085b      	lsrs	r3, r3, #1
   1a416:	ea4f 0232 	mov.w	r2, r2, rrx
   1a41a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   1a41e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1a422:	ebb6 0e02 	subs.w	lr, r6, r2
   1a426:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a42a:	bf22      	ittt	cs
   1a42c:	1ab6      	subcs	r6, r6, r2
   1a42e:	4675      	movcs	r5, lr
   1a430:	ea40 000c 	orrcs.w	r0, r0, ip
   1a434:	085b      	lsrs	r3, r3, #1
   1a436:	ea4f 0232 	mov.w	r2, r2, rrx
   1a43a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a43e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a442:	bf22      	ittt	cs
   1a444:	1ab6      	subcs	r6, r6, r2
   1a446:	4675      	movcs	r5, lr
   1a448:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   1a44c:	085b      	lsrs	r3, r3, #1
   1a44e:	ea4f 0232 	mov.w	r2, r2, rrx
   1a452:	ebb6 0e02 	subs.w	lr, r6, r2
   1a456:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a45a:	bf22      	ittt	cs
   1a45c:	1ab6      	subcs	r6, r6, r2
   1a45e:	4675      	movcs	r5, lr
   1a460:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   1a464:	085b      	lsrs	r3, r3, #1
   1a466:	ea4f 0232 	mov.w	r2, r2, rrx
   1a46a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a46e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a472:	bf22      	ittt	cs
   1a474:	1ab6      	subcs	r6, r6, r2
   1a476:	4675      	movcs	r5, lr
   1a478:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   1a47c:	ea55 0e06 	orrs.w	lr, r5, r6
   1a480:	d018      	beq.n	1a4b4 <__aeabi_ddiv+0x114>
   1a482:	ea4f 1505 	mov.w	r5, r5, lsl #4
   1a486:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   1a48a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   1a48e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1a492:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   1a496:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1a49a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   1a49e:	d1c0      	bne.n	1a422 <__aeabi_ddiv+0x82>
   1a4a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a4a4:	d10b      	bne.n	1a4be <__aeabi_ddiv+0x11e>
   1a4a6:	ea41 0100 	orr.w	r1, r1, r0
   1a4aa:	f04f 0000 	mov.w	r0, #0
   1a4ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   1a4b2:	e7b6      	b.n	1a422 <__aeabi_ddiv+0x82>
   1a4b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a4b8:	bf04      	itt	eq
   1a4ba:	4301      	orreq	r1, r0
   1a4bc:	2000      	moveq	r0, #0
   1a4be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1a4c2:	bf88      	it	hi
   1a4c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1a4c8:	f63f aeaf 	bhi.w	1a22a <__aeabi_dmul+0xde>
   1a4cc:	ebb5 0c03 	subs.w	ip, r5, r3
   1a4d0:	bf04      	itt	eq
   1a4d2:	ebb6 0c02 	subseq.w	ip, r6, r2
   1a4d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   1a4da:	f150 0000 	adcs.w	r0, r0, #0
   1a4de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1a4e2:	bd70      	pop	{r4, r5, r6, pc}
   1a4e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   1a4e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   1a4ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   1a4f0:	bfc2      	ittt	gt
   1a4f2:	ebd4 050c 	rsbsgt	r5, r4, ip
   1a4f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1a4fa:	bd70      	popgt	{r4, r5, r6, pc}
   1a4fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a500:	f04f 0e00 	mov.w	lr, #0
   1a504:	3c01      	subs	r4, #1
   1a506:	e690      	b.n	1a22a <__aeabi_dmul+0xde>
   1a508:	ea45 0e06 	orr.w	lr, r5, r6
   1a50c:	e68d      	b.n	1a22a <__aeabi_dmul+0xde>
   1a50e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1a512:	ea94 0f0c 	teq	r4, ip
   1a516:	bf08      	it	eq
   1a518:	ea95 0f0c 	teqeq	r5, ip
   1a51c:	f43f af3b 	beq.w	1a396 <__aeabi_dmul+0x24a>
   1a520:	ea94 0f0c 	teq	r4, ip
   1a524:	d10a      	bne.n	1a53c <__aeabi_ddiv+0x19c>
   1a526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   1a52a:	f47f af34 	bne.w	1a396 <__aeabi_dmul+0x24a>
   1a52e:	ea95 0f0c 	teq	r5, ip
   1a532:	f47f af25 	bne.w	1a380 <__aeabi_dmul+0x234>
   1a536:	4610      	mov	r0, r2
   1a538:	4619      	mov	r1, r3
   1a53a:	e72c      	b.n	1a396 <__aeabi_dmul+0x24a>
   1a53c:	ea95 0f0c 	teq	r5, ip
   1a540:	d106      	bne.n	1a550 <__aeabi_ddiv+0x1b0>
   1a542:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1a546:	f43f aefd 	beq.w	1a344 <__aeabi_dmul+0x1f8>
   1a54a:	4610      	mov	r0, r2
   1a54c:	4619      	mov	r1, r3
   1a54e:	e722      	b.n	1a396 <__aeabi_dmul+0x24a>
   1a550:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a554:	bf18      	it	ne
   1a556:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a55a:	f47f aec5 	bne.w	1a2e8 <__aeabi_dmul+0x19c>
   1a55e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   1a562:	f47f af0d 	bne.w	1a380 <__aeabi_dmul+0x234>
   1a566:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   1a56a:	f47f aeeb 	bne.w	1a344 <__aeabi_dmul+0x1f8>
   1a56e:	e712      	b.n	1a396 <__aeabi_dmul+0x24a>

0001a570 <__gedf2>:
   1a570:	f04f 3cff 	mov.w	ip, #4294967295
   1a574:	e006      	b.n	1a584 <__cmpdf2+0x4>
   1a576:	bf00      	nop

0001a578 <__ledf2>:
   1a578:	f04f 0c01 	mov.w	ip, #1
   1a57c:	e002      	b.n	1a584 <__cmpdf2+0x4>
   1a57e:	bf00      	nop

0001a580 <__cmpdf2>:
   1a580:	f04f 0c01 	mov.w	ip, #1
   1a584:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a588:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a58c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a590:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a594:	bf18      	it	ne
   1a596:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a59a:	d01b      	beq.n	1a5d4 <__cmpdf2+0x54>
   1a59c:	b001      	add	sp, #4
   1a59e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a5a2:	bf0c      	ite	eq
   1a5a4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a5a8:	ea91 0f03 	teqne	r1, r3
   1a5ac:	bf02      	ittt	eq
   1a5ae:	ea90 0f02 	teqeq	r0, r2
   1a5b2:	2000      	moveq	r0, #0
   1a5b4:	4770      	bxeq	lr
   1a5b6:	f110 0f00 	cmn.w	r0, #0
   1a5ba:	ea91 0f03 	teq	r1, r3
   1a5be:	bf58      	it	pl
   1a5c0:	4299      	cmppl	r1, r3
   1a5c2:	bf08      	it	eq
   1a5c4:	4290      	cmpeq	r0, r2
   1a5c6:	bf2c      	ite	cs
   1a5c8:	17d8      	asrcs	r0, r3, #31
   1a5ca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1a5ce:	f040 0001 	orr.w	r0, r0, #1
   1a5d2:	4770      	bx	lr
   1a5d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a5d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a5dc:	d102      	bne.n	1a5e4 <__cmpdf2+0x64>
   1a5de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1a5e2:	d107      	bne.n	1a5f4 <__cmpdf2+0x74>
   1a5e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a5e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a5ec:	d1d6      	bne.n	1a59c <__cmpdf2+0x1c>
   1a5ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1a5f2:	d0d3      	beq.n	1a59c <__cmpdf2+0x1c>
   1a5f4:	f85d 0b04 	ldr.w	r0, [sp], #4
   1a5f8:	4770      	bx	lr
   1a5fa:	bf00      	nop

0001a5fc <__aeabi_cdrcmple>:
   1a5fc:	4684      	mov	ip, r0
   1a5fe:	4610      	mov	r0, r2
   1a600:	4662      	mov	r2, ip
   1a602:	468c      	mov	ip, r1
   1a604:	4619      	mov	r1, r3
   1a606:	4663      	mov	r3, ip
   1a608:	e000      	b.n	1a60c <__aeabi_cdcmpeq>
   1a60a:	bf00      	nop

0001a60c <__aeabi_cdcmpeq>:
   1a60c:	b501      	push	{r0, lr}
   1a60e:	f7ff ffb7 	bl	1a580 <__cmpdf2>
   1a612:	2800      	cmp	r0, #0
   1a614:	bf48      	it	mi
   1a616:	f110 0f00 	cmnmi.w	r0, #0
   1a61a:	bd01      	pop	{r0, pc}

0001a61c <__aeabi_dcmpeq>:
   1a61c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a620:	f7ff fff4 	bl	1a60c <__aeabi_cdcmpeq>
   1a624:	bf0c      	ite	eq
   1a626:	2001      	moveq	r0, #1
   1a628:	2000      	movne	r0, #0
   1a62a:	f85d fb08 	ldr.w	pc, [sp], #8
   1a62e:	bf00      	nop

0001a630 <__aeabi_dcmplt>:
   1a630:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a634:	f7ff ffea 	bl	1a60c <__aeabi_cdcmpeq>
   1a638:	bf34      	ite	cc
   1a63a:	2001      	movcc	r0, #1
   1a63c:	2000      	movcs	r0, #0
   1a63e:	f85d fb08 	ldr.w	pc, [sp], #8
   1a642:	bf00      	nop

0001a644 <__aeabi_dcmple>:
   1a644:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a648:	f7ff ffe0 	bl	1a60c <__aeabi_cdcmpeq>
   1a64c:	bf94      	ite	ls
   1a64e:	2001      	movls	r0, #1
   1a650:	2000      	movhi	r0, #0
   1a652:	f85d fb08 	ldr.w	pc, [sp], #8
   1a656:	bf00      	nop

0001a658 <__aeabi_dcmpge>:
   1a658:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a65c:	f7ff ffce 	bl	1a5fc <__aeabi_cdrcmple>
   1a660:	bf94      	ite	ls
   1a662:	2001      	movls	r0, #1
   1a664:	2000      	movhi	r0, #0
   1a666:	f85d fb08 	ldr.w	pc, [sp], #8
   1a66a:	bf00      	nop

0001a66c <__aeabi_dcmpgt>:
   1a66c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a670:	f7ff ffc4 	bl	1a5fc <__aeabi_cdrcmple>
   1a674:	bf34      	ite	cc
   1a676:	2001      	movcc	r0, #1
   1a678:	2000      	movcs	r0, #0
   1a67a:	f85d fb08 	ldr.w	pc, [sp], #8
   1a67e:	bf00      	nop

0001a680 <__aeabi_d2iz>:
   1a680:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1a684:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1a688:	d215      	bcs.n	1a6b6 <__aeabi_d2iz+0x36>
   1a68a:	d511      	bpl.n	1a6b0 <__aeabi_d2iz+0x30>
   1a68c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1a690:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1a694:	d912      	bls.n	1a6bc <__aeabi_d2iz+0x3c>
   1a696:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1a69a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1a69e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1a6a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1a6a6:	fa23 f002 	lsr.w	r0, r3, r2
   1a6aa:	bf18      	it	ne
   1a6ac:	4240      	negne	r0, r0
   1a6ae:	4770      	bx	lr
   1a6b0:	f04f 0000 	mov.w	r0, #0
   1a6b4:	4770      	bx	lr
   1a6b6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1a6ba:	d105      	bne.n	1a6c8 <__aeabi_d2iz+0x48>
   1a6bc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1a6c0:	bf08      	it	eq
   1a6c2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1a6c6:	4770      	bx	lr
   1a6c8:	f04f 0000 	mov.w	r0, #0
   1a6cc:	4770      	bx	lr
   1a6ce:	bf00      	nop

0001a6d0 <__aeabi_uldivmod>:
   1a6d0:	b94b      	cbnz	r3, 1a6e6 <__aeabi_uldivmod+0x16>
   1a6d2:	b942      	cbnz	r2, 1a6e6 <__aeabi_uldivmod+0x16>
   1a6d4:	2900      	cmp	r1, #0
   1a6d6:	bf08      	it	eq
   1a6d8:	2800      	cmpeq	r0, #0
   1a6da:	d002      	beq.n	1a6e2 <__aeabi_uldivmod+0x12>
   1a6dc:	f04f 31ff 	mov.w	r1, #4294967295
   1a6e0:	4608      	mov	r0, r1
   1a6e2:	f7ff bd31 	b.w	1a148 <__aeabi_idiv0>
   1a6e6:	b082      	sub	sp, #8
   1a6e8:	46ec      	mov	ip, sp
   1a6ea:	e92d 5000 	stmdb	sp!, {ip, lr}
   1a6ee:	f000 f805 	bl	1a6fc <__gnu_uldivmod_helper>
   1a6f2:	f8dd e004 	ldr.w	lr, [sp, #4]
   1a6f6:	b002      	add	sp, #8
   1a6f8:	bc0c      	pop	{r2, r3}
   1a6fa:	4770      	bx	lr

0001a6fc <__gnu_uldivmod_helper>:
   1a6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a6fe:	4614      	mov	r4, r2
   1a700:	461d      	mov	r5, r3
   1a702:	4606      	mov	r6, r0
   1a704:	460f      	mov	r7, r1
   1a706:	f000 f9d7 	bl	1aab8 <__udivdi3>
   1a70a:	fb00 f505 	mul.w	r5, r0, r5
   1a70e:	fba0 2304 	umull	r2, r3, r0, r4
   1a712:	fb04 5401 	mla	r4, r4, r1, r5
   1a716:	18e3      	adds	r3, r4, r3
   1a718:	1ab6      	subs	r6, r6, r2
   1a71a:	eb67 0703 	sbc.w	r7, r7, r3
   1a71e:	9b06      	ldr	r3, [sp, #24]
   1a720:	e9c3 6700 	strd	r6, r7, [r3]
   1a724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a726:	bf00      	nop

0001a728 <__gnu_ldivmod_helper>:
   1a728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a72a:	4614      	mov	r4, r2
   1a72c:	461d      	mov	r5, r3
   1a72e:	4606      	mov	r6, r0
   1a730:	460f      	mov	r7, r1
   1a732:	f000 f80f 	bl	1a754 <__divdi3>
   1a736:	fb00 f505 	mul.w	r5, r0, r5
   1a73a:	fba0 2304 	umull	r2, r3, r0, r4
   1a73e:	fb04 5401 	mla	r4, r4, r1, r5
   1a742:	18e3      	adds	r3, r4, r3
   1a744:	1ab6      	subs	r6, r6, r2
   1a746:	eb67 0703 	sbc.w	r7, r7, r3
   1a74a:	9b06      	ldr	r3, [sp, #24]
   1a74c:	e9c3 6700 	strd	r6, r7, [r3]
   1a750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a752:	bf00      	nop

0001a754 <__divdi3>:
   1a754:	2900      	cmp	r1, #0
   1a756:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a75a:	b085      	sub	sp, #20
   1a75c:	f2c0 80c8 	blt.w	1a8f0 <__divdi3+0x19c>
   1a760:	2600      	movs	r6, #0
   1a762:	2b00      	cmp	r3, #0
   1a764:	f2c0 80bf 	blt.w	1a8e6 <__divdi3+0x192>
   1a768:	4689      	mov	r9, r1
   1a76a:	4614      	mov	r4, r2
   1a76c:	4605      	mov	r5, r0
   1a76e:	469b      	mov	fp, r3
   1a770:	2b00      	cmp	r3, #0
   1a772:	d14a      	bne.n	1a80a <__divdi3+0xb6>
   1a774:	428a      	cmp	r2, r1
   1a776:	d957      	bls.n	1a828 <__divdi3+0xd4>
   1a778:	fab2 f382 	clz	r3, r2
   1a77c:	b153      	cbz	r3, 1a794 <__divdi3+0x40>
   1a77e:	f1c3 0020 	rsb	r0, r3, #32
   1a782:	fa01 f903 	lsl.w	r9, r1, r3
   1a786:	fa25 f800 	lsr.w	r8, r5, r0
   1a78a:	fa12 f403 	lsls.w	r4, r2, r3
   1a78e:	409d      	lsls	r5, r3
   1a790:	ea48 0909 	orr.w	r9, r8, r9
   1a794:	0c27      	lsrs	r7, r4, #16
   1a796:	4648      	mov	r0, r9
   1a798:	4639      	mov	r1, r7
   1a79a:	fa1f fb84 	uxth.w	fp, r4
   1a79e:	f7ff fb97 	bl	19ed0 <__aeabi_uidiv>
   1a7a2:	4639      	mov	r1, r7
   1a7a4:	4682      	mov	sl, r0
   1a7a6:	4648      	mov	r0, r9
   1a7a8:	f7ff fcc0 	bl	1a12c <__aeabi_uidivmod>
   1a7ac:	0c2a      	lsrs	r2, r5, #16
   1a7ae:	fb0b f30a 	mul.w	r3, fp, sl
   1a7b2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1a7b6:	454b      	cmp	r3, r9
   1a7b8:	d909      	bls.n	1a7ce <__divdi3+0x7a>
   1a7ba:	eb19 0904 	adds.w	r9, r9, r4
   1a7be:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a7c2:	d204      	bcs.n	1a7ce <__divdi3+0x7a>
   1a7c4:	454b      	cmp	r3, r9
   1a7c6:	bf84      	itt	hi
   1a7c8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a7cc:	44a1      	addhi	r9, r4
   1a7ce:	ebc3 0909 	rsb	r9, r3, r9
   1a7d2:	4639      	mov	r1, r7
   1a7d4:	4648      	mov	r0, r9
   1a7d6:	b2ad      	uxth	r5, r5
   1a7d8:	f7ff fb7a 	bl	19ed0 <__aeabi_uidiv>
   1a7dc:	4639      	mov	r1, r7
   1a7de:	4680      	mov	r8, r0
   1a7e0:	4648      	mov	r0, r9
   1a7e2:	f7ff fca3 	bl	1a12c <__aeabi_uidivmod>
   1a7e6:	fb0b fb08 	mul.w	fp, fp, r8
   1a7ea:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a7ee:	45ab      	cmp	fp, r5
   1a7f0:	d907      	bls.n	1a802 <__divdi3+0xae>
   1a7f2:	192d      	adds	r5, r5, r4
   1a7f4:	f108 38ff 	add.w	r8, r8, #4294967295
   1a7f8:	d203      	bcs.n	1a802 <__divdi3+0xae>
   1a7fa:	45ab      	cmp	fp, r5
   1a7fc:	bf88      	it	hi
   1a7fe:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a802:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a806:	2700      	movs	r7, #0
   1a808:	e003      	b.n	1a812 <__divdi3+0xbe>
   1a80a:	428b      	cmp	r3, r1
   1a80c:	d957      	bls.n	1a8be <__divdi3+0x16a>
   1a80e:	2700      	movs	r7, #0
   1a810:	46b8      	mov	r8, r7
   1a812:	4642      	mov	r2, r8
   1a814:	463b      	mov	r3, r7
   1a816:	b116      	cbz	r6, 1a81e <__divdi3+0xca>
   1a818:	4252      	negs	r2, r2
   1a81a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a81e:	4619      	mov	r1, r3
   1a820:	4610      	mov	r0, r2
   1a822:	b005      	add	sp, #20
   1a824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a828:	b922      	cbnz	r2, 1a834 <__divdi3+0xe0>
   1a82a:	4611      	mov	r1, r2
   1a82c:	2001      	movs	r0, #1
   1a82e:	f7ff fb4f 	bl	19ed0 <__aeabi_uidiv>
   1a832:	4604      	mov	r4, r0
   1a834:	fab4 f884 	clz	r8, r4
   1a838:	f1b8 0f00 	cmp.w	r8, #0
   1a83c:	d15e      	bne.n	1a8fc <__divdi3+0x1a8>
   1a83e:	ebc4 0809 	rsb	r8, r4, r9
   1a842:	0c27      	lsrs	r7, r4, #16
   1a844:	fa1f f984 	uxth.w	r9, r4
   1a848:	2101      	movs	r1, #1
   1a84a:	9102      	str	r1, [sp, #8]
   1a84c:	4639      	mov	r1, r7
   1a84e:	4640      	mov	r0, r8
   1a850:	f7ff fb3e 	bl	19ed0 <__aeabi_uidiv>
   1a854:	4639      	mov	r1, r7
   1a856:	4682      	mov	sl, r0
   1a858:	4640      	mov	r0, r8
   1a85a:	f7ff fc67 	bl	1a12c <__aeabi_uidivmod>
   1a85e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1a862:	fb09 f30a 	mul.w	r3, r9, sl
   1a866:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1a86a:	455b      	cmp	r3, fp
   1a86c:	d909      	bls.n	1a882 <__divdi3+0x12e>
   1a86e:	eb1b 0b04 	adds.w	fp, fp, r4
   1a872:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a876:	d204      	bcs.n	1a882 <__divdi3+0x12e>
   1a878:	455b      	cmp	r3, fp
   1a87a:	bf84      	itt	hi
   1a87c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a880:	44a3      	addhi	fp, r4
   1a882:	ebc3 0b0b 	rsb	fp, r3, fp
   1a886:	4639      	mov	r1, r7
   1a888:	4658      	mov	r0, fp
   1a88a:	b2ad      	uxth	r5, r5
   1a88c:	f7ff fb20 	bl	19ed0 <__aeabi_uidiv>
   1a890:	4639      	mov	r1, r7
   1a892:	4680      	mov	r8, r0
   1a894:	4658      	mov	r0, fp
   1a896:	f7ff fc49 	bl	1a12c <__aeabi_uidivmod>
   1a89a:	fb09 f908 	mul.w	r9, r9, r8
   1a89e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a8a2:	45a9      	cmp	r9, r5
   1a8a4:	d907      	bls.n	1a8b6 <__divdi3+0x162>
   1a8a6:	192d      	adds	r5, r5, r4
   1a8a8:	f108 38ff 	add.w	r8, r8, #4294967295
   1a8ac:	d203      	bcs.n	1a8b6 <__divdi3+0x162>
   1a8ae:	45a9      	cmp	r9, r5
   1a8b0:	bf88      	it	hi
   1a8b2:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a8b6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a8ba:	9f02      	ldr	r7, [sp, #8]
   1a8bc:	e7a9      	b.n	1a812 <__divdi3+0xbe>
   1a8be:	fab3 f783 	clz	r7, r3
   1a8c2:	2f00      	cmp	r7, #0
   1a8c4:	d168      	bne.n	1a998 <__divdi3+0x244>
   1a8c6:	428b      	cmp	r3, r1
   1a8c8:	bf2c      	ite	cs
   1a8ca:	f04f 0900 	movcs.w	r9, #0
   1a8ce:	f04f 0901 	movcc.w	r9, #1
   1a8d2:	4282      	cmp	r2, r0
   1a8d4:	bf8c      	ite	hi
   1a8d6:	464c      	movhi	r4, r9
   1a8d8:	f049 0401 	orrls.w	r4, r9, #1
   1a8dc:	2c00      	cmp	r4, #0
   1a8de:	d096      	beq.n	1a80e <__divdi3+0xba>
   1a8e0:	f04f 0801 	mov.w	r8, #1
   1a8e4:	e795      	b.n	1a812 <__divdi3+0xbe>
   1a8e6:	4252      	negs	r2, r2
   1a8e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a8ec:	43f6      	mvns	r6, r6
   1a8ee:	e73b      	b.n	1a768 <__divdi3+0x14>
   1a8f0:	4240      	negs	r0, r0
   1a8f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1a8f6:	f04f 36ff 	mov.w	r6, #4294967295
   1a8fa:	e732      	b.n	1a762 <__divdi3+0xe>
   1a8fc:	fa04 f408 	lsl.w	r4, r4, r8
   1a900:	f1c8 0720 	rsb	r7, r8, #32
   1a904:	fa35 f307 	lsrs.w	r3, r5, r7
   1a908:	fa29 fa07 	lsr.w	sl, r9, r7
   1a90c:	0c27      	lsrs	r7, r4, #16
   1a90e:	fa09 fb08 	lsl.w	fp, r9, r8
   1a912:	4639      	mov	r1, r7
   1a914:	4650      	mov	r0, sl
   1a916:	ea43 020b 	orr.w	r2, r3, fp
   1a91a:	9202      	str	r2, [sp, #8]
   1a91c:	f7ff fad8 	bl	19ed0 <__aeabi_uidiv>
   1a920:	4639      	mov	r1, r7
   1a922:	fa1f f984 	uxth.w	r9, r4
   1a926:	4683      	mov	fp, r0
   1a928:	4650      	mov	r0, sl
   1a92a:	f7ff fbff 	bl	1a12c <__aeabi_uidivmod>
   1a92e:	9802      	ldr	r0, [sp, #8]
   1a930:	fb09 f20b 	mul.w	r2, r9, fp
   1a934:	0c03      	lsrs	r3, r0, #16
   1a936:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1a93a:	429a      	cmp	r2, r3
   1a93c:	d904      	bls.n	1a948 <__divdi3+0x1f4>
   1a93e:	191b      	adds	r3, r3, r4
   1a940:	f10b 3bff 	add.w	fp, fp, #4294967295
   1a944:	f0c0 80b1 	bcc.w	1aaaa <__divdi3+0x356>
   1a948:	1a9b      	subs	r3, r3, r2
   1a94a:	4639      	mov	r1, r7
   1a94c:	4618      	mov	r0, r3
   1a94e:	9301      	str	r3, [sp, #4]
   1a950:	f7ff fabe 	bl	19ed0 <__aeabi_uidiv>
   1a954:	9901      	ldr	r1, [sp, #4]
   1a956:	4682      	mov	sl, r0
   1a958:	4608      	mov	r0, r1
   1a95a:	4639      	mov	r1, r7
   1a95c:	f7ff fbe6 	bl	1a12c <__aeabi_uidivmod>
   1a960:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a964:	fb09 f30a 	mul.w	r3, r9, sl
   1a968:	fa1f f08c 	uxth.w	r0, ip
   1a96c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1a970:	4293      	cmp	r3, r2
   1a972:	d908      	bls.n	1a986 <__divdi3+0x232>
   1a974:	1912      	adds	r2, r2, r4
   1a976:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a97a:	d204      	bcs.n	1a986 <__divdi3+0x232>
   1a97c:	4293      	cmp	r3, r2
   1a97e:	bf84      	itt	hi
   1a980:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a984:	1912      	addhi	r2, r2, r4
   1a986:	fa05 f508 	lsl.w	r5, r5, r8
   1a98a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1a98e:	ebc3 0802 	rsb	r8, r3, r2
   1a992:	f8cd e008 	str.w	lr, [sp, #8]
   1a996:	e759      	b.n	1a84c <__divdi3+0xf8>
   1a998:	f1c7 0020 	rsb	r0, r7, #32
   1a99c:	fa03 fa07 	lsl.w	sl, r3, r7
   1a9a0:	40c2      	lsrs	r2, r0
   1a9a2:	fa35 f300 	lsrs.w	r3, r5, r0
   1a9a6:	ea42 0b0a 	orr.w	fp, r2, sl
   1a9aa:	fa21 f800 	lsr.w	r8, r1, r0
   1a9ae:	fa01 f907 	lsl.w	r9, r1, r7
   1a9b2:	4640      	mov	r0, r8
   1a9b4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1a9b8:	ea43 0109 	orr.w	r1, r3, r9
   1a9bc:	9102      	str	r1, [sp, #8]
   1a9be:	4651      	mov	r1, sl
   1a9c0:	fa1f f28b 	uxth.w	r2, fp
   1a9c4:	9203      	str	r2, [sp, #12]
   1a9c6:	f7ff fa83 	bl	19ed0 <__aeabi_uidiv>
   1a9ca:	4651      	mov	r1, sl
   1a9cc:	4681      	mov	r9, r0
   1a9ce:	4640      	mov	r0, r8
   1a9d0:	f7ff fbac 	bl	1a12c <__aeabi_uidivmod>
   1a9d4:	9b03      	ldr	r3, [sp, #12]
   1a9d6:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a9da:	fb03 f209 	mul.w	r2, r3, r9
   1a9de:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1a9e2:	fa14 f307 	lsls.w	r3, r4, r7
   1a9e6:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1a9ea:	42a2      	cmp	r2, r4
   1a9ec:	d904      	bls.n	1a9f8 <__divdi3+0x2a4>
   1a9ee:	eb14 040b 	adds.w	r4, r4, fp
   1a9f2:	f109 39ff 	add.w	r9, r9, #4294967295
   1a9f6:	d352      	bcc.n	1aa9e <__divdi3+0x34a>
   1a9f8:	1aa4      	subs	r4, r4, r2
   1a9fa:	4651      	mov	r1, sl
   1a9fc:	4620      	mov	r0, r4
   1a9fe:	9301      	str	r3, [sp, #4]
   1aa00:	f7ff fa66 	bl	19ed0 <__aeabi_uidiv>
   1aa04:	4651      	mov	r1, sl
   1aa06:	4680      	mov	r8, r0
   1aa08:	4620      	mov	r0, r4
   1aa0a:	f7ff fb8f 	bl	1a12c <__aeabi_uidivmod>
   1aa0e:	9803      	ldr	r0, [sp, #12]
   1aa10:	f8dd c008 	ldr.w	ip, [sp, #8]
   1aa14:	fb00 f208 	mul.w	r2, r0, r8
   1aa18:	fa1f f38c 	uxth.w	r3, ip
   1aa1c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1aa20:	9b01      	ldr	r3, [sp, #4]
   1aa22:	4282      	cmp	r2, r0
   1aa24:	d904      	bls.n	1aa30 <__divdi3+0x2dc>
   1aa26:	eb10 000b 	adds.w	r0, r0, fp
   1aa2a:	f108 38ff 	add.w	r8, r8, #4294967295
   1aa2e:	d330      	bcc.n	1aa92 <__divdi3+0x33e>
   1aa30:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1aa34:	fa1f fc83 	uxth.w	ip, r3
   1aa38:	0c1b      	lsrs	r3, r3, #16
   1aa3a:	1a80      	subs	r0, r0, r2
   1aa3c:	fa1f fe88 	uxth.w	lr, r8
   1aa40:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1aa44:	fb0c f90e 	mul.w	r9, ip, lr
   1aa48:	fb0c fc0a 	mul.w	ip, ip, sl
   1aa4c:	fb03 c10e 	mla	r1, r3, lr, ip
   1aa50:	fb03 f20a 	mul.w	r2, r3, sl
   1aa54:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1aa58:	458c      	cmp	ip, r1
   1aa5a:	bf88      	it	hi
   1aa5c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1aa60:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1aa64:	4570      	cmp	r0, lr
   1aa66:	d310      	bcc.n	1aa8a <__divdi3+0x336>
   1aa68:	fa1f f989 	uxth.w	r9, r9
   1aa6c:	fa05 f707 	lsl.w	r7, r5, r7
   1aa70:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1aa74:	bf14      	ite	ne
   1aa76:	2200      	movne	r2, #0
   1aa78:	2201      	moveq	r2, #1
   1aa7a:	4287      	cmp	r7, r0
   1aa7c:	bf2c      	ite	cs
   1aa7e:	2700      	movcs	r7, #0
   1aa80:	f002 0701 	andcc.w	r7, r2, #1
   1aa84:	2f00      	cmp	r7, #0
   1aa86:	f43f aec4 	beq.w	1a812 <__divdi3+0xbe>
   1aa8a:	f108 38ff 	add.w	r8, r8, #4294967295
   1aa8e:	2700      	movs	r7, #0
   1aa90:	e6bf      	b.n	1a812 <__divdi3+0xbe>
   1aa92:	4282      	cmp	r2, r0
   1aa94:	bf84      	itt	hi
   1aa96:	4458      	addhi	r0, fp
   1aa98:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1aa9c:	e7c8      	b.n	1aa30 <__divdi3+0x2dc>
   1aa9e:	42a2      	cmp	r2, r4
   1aaa0:	bf84      	itt	hi
   1aaa2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1aaa6:	445c      	addhi	r4, fp
   1aaa8:	e7a6      	b.n	1a9f8 <__divdi3+0x2a4>
   1aaaa:	429a      	cmp	r2, r3
   1aaac:	bf84      	itt	hi
   1aaae:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1aab2:	191b      	addhi	r3, r3, r4
   1aab4:	e748      	b.n	1a948 <__divdi3+0x1f4>
   1aab6:	bf00      	nop

0001aab8 <__udivdi3>:
   1aab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aabc:	460c      	mov	r4, r1
   1aabe:	b083      	sub	sp, #12
   1aac0:	4680      	mov	r8, r0
   1aac2:	4616      	mov	r6, r2
   1aac4:	4689      	mov	r9, r1
   1aac6:	461f      	mov	r7, r3
   1aac8:	4615      	mov	r5, r2
   1aaca:	468a      	mov	sl, r1
   1aacc:	2b00      	cmp	r3, #0
   1aace:	d14b      	bne.n	1ab68 <__udivdi3+0xb0>
   1aad0:	428a      	cmp	r2, r1
   1aad2:	d95c      	bls.n	1ab8e <__udivdi3+0xd6>
   1aad4:	fab2 f382 	clz	r3, r2
   1aad8:	b15b      	cbz	r3, 1aaf2 <__udivdi3+0x3a>
   1aada:	f1c3 0020 	rsb	r0, r3, #32
   1aade:	fa01 fa03 	lsl.w	sl, r1, r3
   1aae2:	fa28 f200 	lsr.w	r2, r8, r0
   1aae6:	fa16 f503 	lsls.w	r5, r6, r3
   1aaea:	fa08 f803 	lsl.w	r8, r8, r3
   1aaee:	ea42 0a0a 	orr.w	sl, r2, sl
   1aaf2:	0c2e      	lsrs	r6, r5, #16
   1aaf4:	4650      	mov	r0, sl
   1aaf6:	4631      	mov	r1, r6
   1aaf8:	b2af      	uxth	r7, r5
   1aafa:	f7ff f9e9 	bl	19ed0 <__aeabi_uidiv>
   1aafe:	4631      	mov	r1, r6
   1ab00:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1ab04:	4681      	mov	r9, r0
   1ab06:	4650      	mov	r0, sl
   1ab08:	f7ff fb10 	bl	1a12c <__aeabi_uidivmod>
   1ab0c:	fb07 f309 	mul.w	r3, r7, r9
   1ab10:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1ab14:	4553      	cmp	r3, sl
   1ab16:	d909      	bls.n	1ab2c <__udivdi3+0x74>
   1ab18:	eb1a 0a05 	adds.w	sl, sl, r5
   1ab1c:	f109 39ff 	add.w	r9, r9, #4294967295
   1ab20:	d204      	bcs.n	1ab2c <__udivdi3+0x74>
   1ab22:	4553      	cmp	r3, sl
   1ab24:	bf84      	itt	hi
   1ab26:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ab2a:	44aa      	addhi	sl, r5
   1ab2c:	ebc3 0a0a 	rsb	sl, r3, sl
   1ab30:	4631      	mov	r1, r6
   1ab32:	4650      	mov	r0, sl
   1ab34:	fa1f f888 	uxth.w	r8, r8
   1ab38:	f7ff f9ca 	bl	19ed0 <__aeabi_uidiv>
   1ab3c:	4631      	mov	r1, r6
   1ab3e:	4604      	mov	r4, r0
   1ab40:	4650      	mov	r0, sl
   1ab42:	f7ff faf3 	bl	1a12c <__aeabi_uidivmod>
   1ab46:	fb07 f704 	mul.w	r7, r7, r4
   1ab4a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1ab4e:	4547      	cmp	r7, r8
   1ab50:	d906      	bls.n	1ab60 <__udivdi3+0xa8>
   1ab52:	3c01      	subs	r4, #1
   1ab54:	eb18 0805 	adds.w	r8, r8, r5
   1ab58:	d202      	bcs.n	1ab60 <__udivdi3+0xa8>
   1ab5a:	4547      	cmp	r7, r8
   1ab5c:	bf88      	it	hi
   1ab5e:	3c01      	subhi	r4, #1
   1ab60:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1ab64:	2600      	movs	r6, #0
   1ab66:	e05c      	b.n	1ac22 <__udivdi3+0x16a>
   1ab68:	428b      	cmp	r3, r1
   1ab6a:	d858      	bhi.n	1ac1e <__udivdi3+0x166>
   1ab6c:	fab3 f683 	clz	r6, r3
   1ab70:	2e00      	cmp	r6, #0
   1ab72:	d15b      	bne.n	1ac2c <__udivdi3+0x174>
   1ab74:	428b      	cmp	r3, r1
   1ab76:	bf2c      	ite	cs
   1ab78:	2200      	movcs	r2, #0
   1ab7a:	2201      	movcc	r2, #1
   1ab7c:	4285      	cmp	r5, r0
   1ab7e:	bf8c      	ite	hi
   1ab80:	4615      	movhi	r5, r2
   1ab82:	f042 0501 	orrls.w	r5, r2, #1
   1ab86:	2d00      	cmp	r5, #0
   1ab88:	d049      	beq.n	1ac1e <__udivdi3+0x166>
   1ab8a:	2401      	movs	r4, #1
   1ab8c:	e049      	b.n	1ac22 <__udivdi3+0x16a>
   1ab8e:	b922      	cbnz	r2, 1ab9a <__udivdi3+0xe2>
   1ab90:	4611      	mov	r1, r2
   1ab92:	2001      	movs	r0, #1
   1ab94:	f7ff f99c 	bl	19ed0 <__aeabi_uidiv>
   1ab98:	4605      	mov	r5, r0
   1ab9a:	fab5 f685 	clz	r6, r5
   1ab9e:	2e00      	cmp	r6, #0
   1aba0:	f040 80ba 	bne.w	1ad18 <__udivdi3+0x260>
   1aba4:	1b64      	subs	r4, r4, r5
   1aba6:	0c2f      	lsrs	r7, r5, #16
   1aba8:	fa1f fa85 	uxth.w	sl, r5
   1abac:	2601      	movs	r6, #1
   1abae:	4639      	mov	r1, r7
   1abb0:	4620      	mov	r0, r4
   1abb2:	f7ff f98d 	bl	19ed0 <__aeabi_uidiv>
   1abb6:	4639      	mov	r1, r7
   1abb8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1abbc:	4681      	mov	r9, r0
   1abbe:	4620      	mov	r0, r4
   1abc0:	f7ff fab4 	bl	1a12c <__aeabi_uidivmod>
   1abc4:	fb0a f309 	mul.w	r3, sl, r9
   1abc8:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1abcc:	455b      	cmp	r3, fp
   1abce:	d909      	bls.n	1abe4 <__udivdi3+0x12c>
   1abd0:	eb1b 0b05 	adds.w	fp, fp, r5
   1abd4:	f109 39ff 	add.w	r9, r9, #4294967295
   1abd8:	d204      	bcs.n	1abe4 <__udivdi3+0x12c>
   1abda:	455b      	cmp	r3, fp
   1abdc:	bf84      	itt	hi
   1abde:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1abe2:	44ab      	addhi	fp, r5
   1abe4:	ebc3 0b0b 	rsb	fp, r3, fp
   1abe8:	4639      	mov	r1, r7
   1abea:	4658      	mov	r0, fp
   1abec:	fa1f f888 	uxth.w	r8, r8
   1abf0:	f7ff f96e 	bl	19ed0 <__aeabi_uidiv>
   1abf4:	4639      	mov	r1, r7
   1abf6:	4604      	mov	r4, r0
   1abf8:	4658      	mov	r0, fp
   1abfa:	f7ff fa97 	bl	1a12c <__aeabi_uidivmod>
   1abfe:	fb0a fa04 	mul.w	sl, sl, r4
   1ac02:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1ac06:	45c2      	cmp	sl, r8
   1ac08:	d906      	bls.n	1ac18 <__udivdi3+0x160>
   1ac0a:	3c01      	subs	r4, #1
   1ac0c:	eb18 0805 	adds.w	r8, r8, r5
   1ac10:	d202      	bcs.n	1ac18 <__udivdi3+0x160>
   1ac12:	45c2      	cmp	sl, r8
   1ac14:	bf88      	it	hi
   1ac16:	3c01      	subhi	r4, #1
   1ac18:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1ac1c:	e001      	b.n	1ac22 <__udivdi3+0x16a>
   1ac1e:	2600      	movs	r6, #0
   1ac20:	4634      	mov	r4, r6
   1ac22:	4631      	mov	r1, r6
   1ac24:	4620      	mov	r0, r4
   1ac26:	b003      	add	sp, #12
   1ac28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac2c:	f1c6 0020 	rsb	r0, r6, #32
   1ac30:	40b3      	lsls	r3, r6
   1ac32:	fa32 f700 	lsrs.w	r7, r2, r0
   1ac36:	fa21 fb00 	lsr.w	fp, r1, r0
   1ac3a:	431f      	orrs	r7, r3
   1ac3c:	fa14 f206 	lsls.w	r2, r4, r6
   1ac40:	fa28 f100 	lsr.w	r1, r8, r0
   1ac44:	4658      	mov	r0, fp
   1ac46:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1ac4a:	4311      	orrs	r1, r2
   1ac4c:	9100      	str	r1, [sp, #0]
   1ac4e:	4651      	mov	r1, sl
   1ac50:	b2bb      	uxth	r3, r7
   1ac52:	9301      	str	r3, [sp, #4]
   1ac54:	f7ff f93c 	bl	19ed0 <__aeabi_uidiv>
   1ac58:	4651      	mov	r1, sl
   1ac5a:	40b5      	lsls	r5, r6
   1ac5c:	4681      	mov	r9, r0
   1ac5e:	4658      	mov	r0, fp
   1ac60:	f7ff fa64 	bl	1a12c <__aeabi_uidivmod>
   1ac64:	9c01      	ldr	r4, [sp, #4]
   1ac66:	9800      	ldr	r0, [sp, #0]
   1ac68:	fb04 f309 	mul.w	r3, r4, r9
   1ac6c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1ac70:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1ac74:	455b      	cmp	r3, fp
   1ac76:	d905      	bls.n	1ac84 <__udivdi3+0x1cc>
   1ac78:	eb1b 0b07 	adds.w	fp, fp, r7
   1ac7c:	f109 39ff 	add.w	r9, r9, #4294967295
   1ac80:	f0c0 808e 	bcc.w	1ada0 <__udivdi3+0x2e8>
   1ac84:	ebc3 0b0b 	rsb	fp, r3, fp
   1ac88:	4651      	mov	r1, sl
   1ac8a:	4658      	mov	r0, fp
   1ac8c:	f7ff f920 	bl	19ed0 <__aeabi_uidiv>
   1ac90:	4651      	mov	r1, sl
   1ac92:	4604      	mov	r4, r0
   1ac94:	4658      	mov	r0, fp
   1ac96:	f7ff fa49 	bl	1a12c <__aeabi_uidivmod>
   1ac9a:	9801      	ldr	r0, [sp, #4]
   1ac9c:	9a00      	ldr	r2, [sp, #0]
   1ac9e:	fb00 f304 	mul.w	r3, r0, r4
   1aca2:	fa1f fc82 	uxth.w	ip, r2
   1aca6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1acaa:	4293      	cmp	r3, r2
   1acac:	d906      	bls.n	1acbc <__udivdi3+0x204>
   1acae:	3c01      	subs	r4, #1
   1acb0:	19d2      	adds	r2, r2, r7
   1acb2:	d203      	bcs.n	1acbc <__udivdi3+0x204>
   1acb4:	4293      	cmp	r3, r2
   1acb6:	d901      	bls.n	1acbc <__udivdi3+0x204>
   1acb8:	19d2      	adds	r2, r2, r7
   1acba:	3c01      	subs	r4, #1
   1acbc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1acc0:	b2a8      	uxth	r0, r5
   1acc2:	1ad2      	subs	r2, r2, r3
   1acc4:	0c2d      	lsrs	r5, r5, #16
   1acc6:	fa1f fc84 	uxth.w	ip, r4
   1acca:	0c23      	lsrs	r3, r4, #16
   1accc:	fb00 f70c 	mul.w	r7, r0, ip
   1acd0:	fb00 fe03 	mul.w	lr, r0, r3
   1acd4:	fb05 e10c 	mla	r1, r5, ip, lr
   1acd8:	fb05 f503 	mul.w	r5, r5, r3
   1acdc:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1ace0:	458e      	cmp	lr, r1
   1ace2:	bf88      	it	hi
   1ace4:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1ace8:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1acec:	42aa      	cmp	r2, r5
   1acee:	d310      	bcc.n	1ad12 <__udivdi3+0x25a>
   1acf0:	b2bf      	uxth	r7, r7
   1acf2:	fa08 f606 	lsl.w	r6, r8, r6
   1acf6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1acfa:	bf14      	ite	ne
   1acfc:	f04f 0e00 	movne.w	lr, #0
   1ad00:	f04f 0e01 	moveq.w	lr, #1
   1ad04:	4296      	cmp	r6, r2
   1ad06:	bf2c      	ite	cs
   1ad08:	2600      	movcs	r6, #0
   1ad0a:	f00e 0601 	andcc.w	r6, lr, #1
   1ad0e:	2e00      	cmp	r6, #0
   1ad10:	d087      	beq.n	1ac22 <__udivdi3+0x16a>
   1ad12:	3c01      	subs	r4, #1
   1ad14:	2600      	movs	r6, #0
   1ad16:	e784      	b.n	1ac22 <__udivdi3+0x16a>
   1ad18:	40b5      	lsls	r5, r6
   1ad1a:	f1c6 0120 	rsb	r1, r6, #32
   1ad1e:	fa24 f901 	lsr.w	r9, r4, r1
   1ad22:	fa28 f201 	lsr.w	r2, r8, r1
   1ad26:	0c2f      	lsrs	r7, r5, #16
   1ad28:	40b4      	lsls	r4, r6
   1ad2a:	4639      	mov	r1, r7
   1ad2c:	4648      	mov	r0, r9
   1ad2e:	4322      	orrs	r2, r4
   1ad30:	9200      	str	r2, [sp, #0]
   1ad32:	f7ff f8cd 	bl	19ed0 <__aeabi_uidiv>
   1ad36:	4639      	mov	r1, r7
   1ad38:	fa1f fa85 	uxth.w	sl, r5
   1ad3c:	4683      	mov	fp, r0
   1ad3e:	4648      	mov	r0, r9
   1ad40:	f7ff f9f4 	bl	1a12c <__aeabi_uidivmod>
   1ad44:	9b00      	ldr	r3, [sp, #0]
   1ad46:	0c1a      	lsrs	r2, r3, #16
   1ad48:	fb0a f30b 	mul.w	r3, sl, fp
   1ad4c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1ad50:	42a3      	cmp	r3, r4
   1ad52:	d903      	bls.n	1ad5c <__udivdi3+0x2a4>
   1ad54:	1964      	adds	r4, r4, r5
   1ad56:	f10b 3bff 	add.w	fp, fp, #4294967295
   1ad5a:	d327      	bcc.n	1adac <__udivdi3+0x2f4>
   1ad5c:	1ae4      	subs	r4, r4, r3
   1ad5e:	4639      	mov	r1, r7
   1ad60:	4620      	mov	r0, r4
   1ad62:	f7ff f8b5 	bl	19ed0 <__aeabi_uidiv>
   1ad66:	4639      	mov	r1, r7
   1ad68:	4681      	mov	r9, r0
   1ad6a:	4620      	mov	r0, r4
   1ad6c:	f7ff f9de 	bl	1a12c <__aeabi_uidivmod>
   1ad70:	9800      	ldr	r0, [sp, #0]
   1ad72:	fb0a f309 	mul.w	r3, sl, r9
   1ad76:	fa1f fc80 	uxth.w	ip, r0
   1ad7a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1ad7e:	42a3      	cmp	r3, r4
   1ad80:	d908      	bls.n	1ad94 <__udivdi3+0x2dc>
   1ad82:	1964      	adds	r4, r4, r5
   1ad84:	f109 39ff 	add.w	r9, r9, #4294967295
   1ad88:	d204      	bcs.n	1ad94 <__udivdi3+0x2dc>
   1ad8a:	42a3      	cmp	r3, r4
   1ad8c:	bf84      	itt	hi
   1ad8e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ad92:	1964      	addhi	r4, r4, r5
   1ad94:	fa08 f806 	lsl.w	r8, r8, r6
   1ad98:	1ae4      	subs	r4, r4, r3
   1ad9a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1ad9e:	e706      	b.n	1abae <__udivdi3+0xf6>
   1ada0:	455b      	cmp	r3, fp
   1ada2:	bf84      	itt	hi
   1ada4:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ada8:	44bb      	addhi	fp, r7
   1adaa:	e76b      	b.n	1ac84 <__udivdi3+0x1cc>
   1adac:	42a3      	cmp	r3, r4
   1adae:	bf84      	itt	hi
   1adb0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1adb4:	1964      	addhi	r4, r4, r5
   1adb6:	e7d1      	b.n	1ad5c <__udivdi3+0x2a4>
   1adb8:	00007852 	.word	0x00007852
   1adbc:	00005854 	.word	0x00005854
   1adc0:	63656843 	.word	0x63656843
   1adc4:	6d69546b 	.word	0x6d69546b
   1adc8:	00007265 	.word	0x00007265
   1adcc:	00504975 	.word	0x00504975
   1add0:	74726175 	.word	0x74726175
   1add4:	7361745f 	.word	0x7361745f
   1add8:	0000006b 	.word	0x0000006b
   1addc:	206c6c41 	.word	0x206c6c41
   1ade0:	6b736174 	.word	0x6b736174
   1ade4:	75722073 	.word	0x75722073
   1ade8:	6e696e6e 	.word	0x6e696e6e
   1adec:	69772067 	.word	0x69772067
   1adf0:	756f6874 	.word	0x756f6874
   1adf4:	72652074 	.word	0x72652074
   1adf8:	00726f72 	.word	0x00726f72
   1adfc:	2a2a2a0a 	.word	0x2a2a2a0a
   1ae00:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae04:	57202a2a 	.word	0x57202a2a
   1ae08:	6f636c65 	.word	0x6f636c65
   1ae0c:	7420656d 	.word	0x7420656d
   1ae10:	6874206f 	.word	0x6874206f
   1ae14:	654d2065 	.word	0x654d2065
   1ae18:	72757361 	.word	0x72757361
   1ae1c:	6e656d65 	.word	0x6e656d65
   1ae20:	79532074 	.word	0x79532074
   1ae24:	6d657473 	.word	0x6d657473
   1ae28:	2a2a2020 	.word	0x2a2a2020
   1ae2c:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae30:	0a2a2a2a 	.word	0x0a2a2a2a
   1ae34:	0000000d 	.word	0x0000000d
   1ae38:	00000d0a 	.word	0x00000d0a
   1ae3c:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae40:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae44:	6d53202a 	.word	0x6d53202a
   1ae48:	46747261 	.word	0x46747261
   1ae4c:	6f697375 	.word	0x6f697375
   1ae50:	6c50206e 	.word	0x6c50206e
   1ae54:	4d207961 	.word	0x4d207961
   1ae58:	20756e65 	.word	0x20756e65
   1ae5c:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae60:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae64:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae68:	0d0a2a2a 	.word	0x0d0a2a2a
   1ae6c:	00000000 	.word	0x00000000
   1ae70:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae74:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae78:	2e30202a 	.word	0x2e30202a
   1ae7c:	754d2020 	.word	0x754d2020
   1ae80:	6d69746c 	.word	0x6d69746c
   1ae84:	72657465 	.word	0x72657465
   1ae88:	2a2a2a20 	.word	0x2a2a2a20
   1ae8c:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae90:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae94:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae98:	2a2a2a2a 	.word	0x2a2a2a2a
   1ae9c:	0d0a2a2a 	.word	0x0d0a2a2a
   1aea0:	00000000 	.word	0x00000000
   1aea4:	0000000a 	.word	0x0000000a
   1aea8:	61766e49 	.word	0x61766e49
   1aeac:	2064696c 	.word	0x2064696c
   1aeb0:	2079654b 	.word	0x2079654b
   1aeb4:	00000d0a 	.word	0x00000d0a
   1aeb8:	2a2a2a2a 	.word	0x2a2a2a2a
   1aebc:	656c5020 	.word	0x656c5020
   1aec0:	20657361 	.word	0x20657361
   1aec4:	65746e45 	.word	0x65746e45
   1aec8:	6f592072 	.word	0x6f592072
   1aecc:	43207275 	.word	0x43207275
   1aed0:	63696f68 	.word	0x63696f68
   1aed4:	20202065 	.word	0x20202065
   1aed8:	2a202020 	.word	0x2a202020
   1aedc:	2a2a2a2a 	.word	0x2a2a2a2a
   1aee0:	0d0a202a 	.word	0x0d0a202a
   1aee4:	00000000 	.word	0x00000000
   1aee8:	54505241 	.word	0x54505241
   1aeec:	72656d69 	.word	0x72656d69
   1aef0:	00000000 	.word	0x00000000
   1aef4:	69726550 	.word	0x69726550
   1aef8:	6369646f 	.word	0x6369646f
   1aefc:	656d6954 	.word	0x656d6954
   1af00:	00000072 	.word	0x00000072
   1af04:	746e6f63 	.word	0x746e6f63
   1af08:	2e6c6f72 	.word	0x2e6c6f72
   1af0c:	6d746873 	.word	0x6d746873
   1af10:	0000006c 	.word	0x0000006c
   1af14:	3044454c 	.word	0x3044454c
   1af18:	0000313d 	.word	0x0000313d

0001af1c <ulARPTimerExpired.4126>:
   1af1c:	00000004                                ....

0001af20 <ulPeriodicTimerExpired.4127>:
   1af20:	00000008 2d706374 6e6e6f63 69746365     ....tcp-connecti
   1af30:	00736e6f 2d74656e 74617473 00000073     ons.net-stats...
   1af40:	2d64656c 00006f69 736e6573 722d726f     led-io..sensor-r
   1af50:	69646165 0073676e 3e72743c 3e64743c     eadings.<tr><td>
   1af60:	2f3c6425 3c3e6474 253e6474 75252e75     %d</td><td>%u.%u
   1af70:	2e75252e 253a7525 742f3c75 743c3e64     .%u.%u:%u</td><t
   1af80:	73253e64 64742f3c 64743c3e 3c75253e     d>%s</td><td>%u<
   1af90:	3e64742f 3e64743c 2f3c7525 3c3e6474     /td><td>%u</td><
   1afa0:	253e6474 63252063 64742f3c 742f3c3e     td>%c %c</td></t
   1afb0:	0a0d3e72 00000000 0a753525 00000000     r>......%5u.....
   1afc0:	63656863 0064656b 00000000 706e693c     checked.....<inp
   1afd0:	74207475 3d657079 65686322 6f626b63     ut type="checkbo
   1afe0:	6e202278 3d656d61 44454c22 76202230     x" name="LED0" v
   1aff0:	65756c61 2231223d 3e732520 3c44454c     alue="1" %s>LED<
   1b000:	00003e70 66342e25 342e252c 00000066     p>..%.4f,%.4f...

0001b010 <tcp>:
   1b010:	0001af24 000015c9                       $.......

0001b018 <net>:
   1b018:	0001af34 000016c9                       4.......

0001b020 <io>:
   1b020:	0001af40 000017d5                       @.......

0001b028 <output>:
   1b028:	0001af48 0000183d                       H...=...

0001b030 <closed>:
   1b030:	534f4c43 00004445                       CLOSED..

0001b038 <syn_rcvd>:
   1b038:	2d4e5953 44564352 00000000              SYN-RCVD....

0001b044 <syn_sent>:
   1b044:	2d4e5953 544e4553 00000000              SYN-SENT....

0001b050 <established>:
   1b050:	41545345 53494c42 00444548              ESTABLISHED.

0001b05c <fin_wait_1>:
   1b05c:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001b068 <fin_wait_2>:
   1b068:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001b074 <closing>:
   1b074:	534f4c43 00474e49                       CLOSING.

0001b07c <time_wait>:
   1b07c:	454d4954 4941572d 00000054              TIME-WAIT...

0001b088 <last_ack>:
   1b088:	5453414c 4b43412d 00000000              LAST-ACK....

0001b094 <g_ace_current_resistors>:
   1b094:	000186a0 00000001 00000001 00000001     ................

0001b0a4 <g_ace_external_varef_used>:
   1b0a4:	00000000                                ....

0001b0a8 <g_ace_channel_0_name>:
   1b0a8:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1b0b8:	00000000                                ....

0001b0bc <g_ace_channel_1_name>:
   1b0bc:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1b0cc:	00000000                                ....

0001b0d0 <g_ace_channel_2_name>:
   1b0d0:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1b0e0:	305f726f 00000000                       or_0....

0001b0e8 <g_ace_ppe_transforms_desc_table>:
   1b0e8:	00130012 00004000 001c001b 00004000     .....@.......@..
   1b0f8:	00250024 00004000                       $.%..@..

0001b100 <g_ace_sse_proc_0_name>:
   1b100:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001b10c <g_ace_sse_proc_0_sequence>:
   1b10c:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1b11c:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   1b12c:	000014c8 10029704                       ........

0001b134 <g_ace_sse_proc_1_name>:
   1b134:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001b140 <g_ace_sse_proc_1_sequence>:
   1b140:	26012705 00002200                       .'.&."..

0001b148 <g_config_reg_lut>:
   1b148:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1b158:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1b168:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1b178:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1b188:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1b198:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1b1a8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1b1b8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001b1c8 <g_gpio_irqn_lut>:
   1b1c8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1b1d8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1b1e8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1b1f8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001b208 <crc32_table>:
   1b208:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1b218:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1b228:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1b238:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1b248:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1b258:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1b268:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1b278:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1b288:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1b298:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1b2a8:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1b2b8:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1b2c8:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1b2d8:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1b2e8:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1b2f8:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1b308:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1b318:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1b328:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1b338:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1b348:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1b358:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1b368:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1b378:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1b388:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1b398:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1b3a8:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1b3b8:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1b3c8:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1b3d8:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1b3e8:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1b3f8:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1b408:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1b418:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1b428:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1b438:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1b448:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1b458:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1b468:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1b478:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1b488:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1b498:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1b4a8:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1b4b8:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1b4c8:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1b4d8:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1b4e8:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1b4f8:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1b508:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1b518:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1b528:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1b538:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1b548:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1b558:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1b568:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1b578:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1b588:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1b598:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1b5a8:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1b5b8:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1b5c8:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1b5d8:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1b5e8:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1b5f8:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001b608 <unknown_error>:
   1b608:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001b618 <ErrorMessages>:
   1b618:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1b640:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1b668:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1b678:	65736170 6f742064 6e756620 6f697463     pased to functio
   1b688:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1b698:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1b6b8:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b6c8:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b6e0:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b6f0:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b708:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1b730:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1b740:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001b758 <C.18.3199>:
   1b758:	10131200 00001115                       ........

0001b760 <channel_type_lut>:
   1b760:	01000000 01000002 00000002 00ffff00     ................
   1b770:	01000000 01000002 00000002 00ffff00     ................
   1b780:	01000000 ffffff02 000000ff 00ffff00     ................

0001b790 <channel_quad_lut>:
   1b790:	000000ff 01010100 ffffff01 ffffffff     ................
   1b7a0:	020202ff 03030302 ffffff03 ffffffff     ................
   1b7b0:	040404ff ffffff04 ffffffff ffffffff     ................

0001b7c0 <abps_channel_lut>:
   1b7c0:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1b7d0:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1b7e0:	ff0404ff ffffffff ffffffff ffffffff     ................

0001b7f0 <abps_idx_lut>:
   1b7f0:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1b800:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1b810:	ff0908ff ffffffff ffffffff ffffffff     ................

0001b820 <apbs_gain_lut>:
   1b820:	0204080c                                ....

0001b824 <apbs_range>:
   1b824:	28003c00 0a001400                       .<.(....

0001b82c <sse_pc_ctrl_lut>:
   1b82c:	40020048 40020088 400200c8              H..@...@...@

0001b838 <sse_pc_lo_lut>:
   1b838:	40020040 40020080 400200c0              @..@...@...@

0001b844 <sse_pc_hi_lut>:
   1b844:	40020044 40020084 400200c4              D..@...@...@

0001b850 <p_mtd_data>:
   1b850:	60080010                                ...`

0001b854 <C.24.3277>:
   1b854:	02010006 02010003 04040403 05060604     ................

0001b864 <C.36.3341>:
	...
   1b88c:	00000001 00000002 00000003 00000000     ................
	...

0001b8a4 <C.18.3187>:
   1b8a4:	40004000 00000000                       .@.@....

0001b8ac <adc_status_reg_lut>:
   1b8ac:	40021000 40021004 40021008              ...@...@...@

0001b8b8 <dac_ctrl_reg_lut>:
   1b8b8:	40020060 400200a0 400200e0              `..@...@...@

0001b8c4 <dac_enable_masks_lut>:
   1b8c4:	00000010 00000020 00000040              .... ...@...

0001b8d0 <dac_byte01_reg_lut>:
   1b8d0:	40020500 40020504 40020508              ...@...@...@

0001b8dc <dac_byte2_reg_lut>:
   1b8dc:	4002006c 400200ac 400200ec              l..@...@...@

0001b8e8 <p_mtd_data>:
   1b8e8:	60080010                                ...`

0001b8ec <comp_id_2_scb_lut>:
   1b8ec:	01010000 03030202 00000404              ............

0001b8f8 <C.18.3512>:
   1b8f8:	00040200                                ....

0001b8fc <C.18.2576>:
   1b8fc:	00000001 00000002 00000004 00000001     ................
   1b90c:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1b91c:	696c6c6f 6e6f6973 0000000a              ollision....

0001b928 <uart_instance>:
   1b928:	2000a978                                x.. 

0001b92c <uip_broadcast_addr>:
   1b92c:	ffffffff                                ....

0001b930 <uip_all_zeroes_addr>:
   1b930:	00000000                                ....

0001b934 <broadcast_ethaddr>:
   1b934:	ffffffff 0000ffff                       ........

0001b93c <http_http>:
   1b93c:	70747468 002f2f3a                       http://.

0001b944 <http_200>:
   1b944:	20303032 00000000                       200 ....

0001b94c <http_301>:
   1b94c:	20313033 00000000                       301 ....

0001b954 <http_302>:
   1b954:	20323033 00000000                       302 ....

0001b95c <http_get>:
   1b95c:	20544547 00000000                       GET ....

0001b964 <http_10>:
   1b964:	50545448 302e312f 00000000              HTTP/1.0....

0001b970 <http_11>:
   1b970:	50545448 312e312f 00000000              HTTP/1.1....

0001b97c <http_content_type>:
   1b97c:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001b98c <http_texthtml>:
   1b98c:	74786574 6d74682f 0000006c              text/html...

0001b998 <http_location>:
   1b998:	61636f6c 6e6f6974 0000203a              location: ..

0001b9a4 <http_host>:
   1b9a4:	74736f68 0000203a                       host: ..

0001b9ac <http_crnl>:
   1b9ac:	00000a0d                                ....

0001b9b0 <http_index_html>:
   1b9b0:	646e692f 682e7865 006c6d74              /index.html.

0001b9bc <http_404_html>:
   1b9bc:	3430342f 6d74682e 0000006c              /404.html...

0001b9c8 <http_referer>:
   1b9c8:	65666552 3a726572 00000000              Referer:....

0001b9d4 <http_header_200>:
   1b9d4:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1b9e4:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1b9f4:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1ba04:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1ba14:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1ba24:	000a0d65                                e...

0001ba28 <http_header_404>:
   1ba28:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1ba38:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1ba48:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1ba58:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1ba68:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1ba78:	63203a6e 65736f6c 00000a0d              n: close....

0001ba84 <http_content_type_plain>:
   1ba84:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1ba94:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001baa4 <http_content_type_html>:
   1baa4:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bab4:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001bac0 <http_content_type_css>:
   1bac0:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bad0:	632f7478 0a0d7373 00000a0d              xt/css......

0001badc <http_content_type_text>:
   1badc:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1baec:	742f7478 0d747865 000a0d0a              xt/text.....

0001baf8 <http_content_type_png>:
   1baf8:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bb08:	2f656761 0d676e70 000a0d0a              age/png.....

0001bb14 <http_content_type_gif>:
   1bb14:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bb24:	2f656761 0d666967 000a0d0a              age/gif.....

0001bb30 <http_content_type_jpg>:
   1bb30:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bb40:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001bb50 <http_content_type_binary>:
   1bb50:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1bb60:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1bb70:	65727473 0a0d6d61 00000a0d              stream......

0001bb7c <http_html>:
   1bb7c:	6d74682e 0000006c                       .html...

0001bb84 <http_shtml>:
   1bb84:	7468732e 00006c6d                       .shtml..

0001bb8c <http_htm>:
   1bb8c:	6d74682e 00000000                       .htm....

0001bb94 <http_css>:
   1bb94:	7373632e 00000000                       .css....

0001bb9c <http_png>:
   1bb9c:	676e702e 00000000                       .png....

0001bba4 <http_gif>:
   1bba4:	6669672e 00000000                       .gif....

0001bbac <http_jpg>:
   1bbac:	67706a2e 00000000                       .jpg....

0001bbb4 <http_text>:
   1bbb4:	7478742e 00000000                       .txt....

0001bbbc <http_txt>:
   1bbbc:	7478742e 00000000                       .txt....

0001bbc4 <data_404_html>:
   1bbc4:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1bbd4:	0a0d0a0d 646f623c 67622079 6f6c6f63     ....<body bgcolo
   1bbe4:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1bbf4:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1bc04:	683c2020 30343e31 202d2034 656c6966       <h1>404 - file
   1bc14:	746f6e20 756f6620 2f3c646e 0d3e3168      not found</h1>.
   1bc24:	2020200a 20202020 33683c20 206f473e     .        <h3>Go 
   1bc34:	3c206f74 72682061 223d6665 683e222f     to <a href="/">h
   1bc44:	3c656d6f 203e612f 65676170 682f3c2e     ome</a> page.</h
   1bc54:	0a0d3e33 20202020 65632f3c 7265746e     3>..    </center
   1bc64:	3c0a0d3e 646f622f 0a0d3e79 2f3c0a0d     >..</body>....</
   1bc74:	6c6d7468 0000003e                       html>...

0001bc7c <data_control_shtml>:
   1bc7c:	6e6f632f 6c6f7274 7468732e 3c006c6d     /control.shtml.<
   1bc8c:	434f4421 45505954 4d544820 0a0d3e4c     !DOCTYPE HTML>..
   1bc9c:	6d74683c 0a0d3e6c 683c0a0d 3e646165     <html>....<head>
   1bcac:	20200a0d 743c2020 656c7469 6b614a3e     ..    <title>Jak
   1bcbc:	20732765 74616577 20726568 74617473     e's weather stat
   1bccc:	206e6f69 6e696874 2f3c7967 6c746974     ion thingy</titl
   1bcdc:	0a0d3e65 20202020 74656d3c 74682061     e>..    <meta ht
   1bcec:	652d7074 76697571 6f63223d 6e65746e     tp-equiv="conten
   1bcfc:	79742d74 20226570 746e6f63 3d746e65     t-type" content=
   1bd0c:	78657422 74682f74 203b6c6d 72616863     "text/html; char
   1bd1c:	3d746573 2d6f7369 39353838 2022312d     set=iso-8859-1" 
   1bd2c:	0a0d3e2f 20202020 7974733c 6d20656c     />..    <style m
   1bd3c:	61696465 6c61223d 7420226c 3d657079     edia="all" type=
   1bd4c:	78657422 73632f74 0d3e2273 2020200a     "text/css">..   
   1bd5c:	20202020 6d694020 74726f70 73632220          @import "cs
   1bd6c:	74732f73 73656c79 7373632e 0a0d3b22     s/styles.css";..
   1bd7c:	20202020 74732f3c 3e656c79 2f3c0a0d         </style>..</
   1bd8c:	64616568 0d0a0d3e 6f623c0a 0d3e7964     head>....<body>.
   1bd9c:	2020200a 69643c20 64692076 616d223d     .    <div id="ma
   1bdac:	3e226e69 20200a0d 20202020 643c2020     in">..        <d
   1bdbc:	69207669 68223d64 65646165 0d3e2272     iv id="header">.
   1bdcc:	2020200a 20202020 20202020 20613c20     .            <a 
   1bddc:	66657268 6e69223d 2e786564 6c6d7468     href="index.html
   1bdec:	6c632022 3d737361 676f6c22 3c3e226f     " class="logo"><
   1bdfc:	20676d69 3d637273 676d6922 6f6c632f     img src="img/clo
   1be0c:	6f4c6475 702e6f67 2022676e 74646977     udLogo.png" widt
   1be1c:	31223d68 20223030 67696568 223d7468     h="100" height="
   1be2c:	20223038 3d746c61 2f202222 612f3c3e     80" alt="" /></a
   1be3c:	0d0a0d3e 2020200a 20202020 20202020     >....           
   1be4c:	6c753c20 3d646920 706f7422 76616e2d      <ul id="top-nav
   1be5c:	74616769 226e6f69 200a0d3e 20202020     igation">..     
   1be6c:	20202020 20202020 3c202020 3c3e696c                <li><
   1be7c:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   1be8c:	223d6665 65646e69 74682e78 3e226c6d     ef="index.html">
   1be9c:	656d6f48 3e612f3c 70732f3c 3c3e6e61     Home</a></span><
   1beac:	6170732f 0a0d3e6e 20202020 20202020     /span>..        
   1bebc:	20202020 20202020 696c2f3c 200a0d3e             </li>.. 
   1becc:	20202020 20202020 20202020 3c202020                    <
   1bedc:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1beec:	72682061 223d6665 68736164 72616f62     a href="dashboar
   1befc:	68732e64 226c6d74 7361443e 616f6268     d.shtml">Dashboa
   1bf0c:	2f3c6472 2f3c3e61 6e617073 732f3c3e     rd</a></span></s
   1bf1c:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   1bf2c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   1bf3c:	20202020 20202020 20202020 696c3c20                  <li
   1bf4c:	616c6320 223d7373 69746361 3e226576      class="active">
   1bf5c:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   1bf6c:	3d666572 6e6f6322 6c6f7274 7468732e     ref="control.sht
   1bf7c:	3e226c6d 746e6f43 3c6c6f72 3c3e612f     ml">Control</a><
   1bf8c:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   1bf9c:	20202020 20202020 20202020 3c202020                    <
   1bfac:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   1bfbc:	20202020 6c3c2020 733c3e69 3e6e6170           <li><span>
   1bfcc:	6170733c 613c3e6e 65726820 73223d66     <span><a href="s
   1bfdc:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1bfec:	74617453 612f3c73 732f3c3e 3e6e6170     Stats</a></span>
   1bffc:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1c00c:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1c01c:	20202020 20202020 20202020 20202020                     
   1c02c:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1c03c:	6820613c 3d666572 70637422 7468732e     <a href="tcp.sht
   1c04c:	3e226c6d 6e6e6f43 69746365 3c736e6f     ml">Connections<
   1c05c:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1c06c:	200a0d3e 20202020 20202020 20202020     >..             
   1c07c:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1c08c:	20202020 2f3c2020 0d3e6c75 2020200a           </ul>..   
   1c09c:	20202020 642f3c20 0d3e7669 200a0d0a          </div>.... 
   1c0ac:	20202020 3c202020 20766964 223d6469            <div id="
   1c0bc:	6464696d 3e22656c 20200a0d 20202020     middle">..      
   1c0cc:	20202020 683c2020 65573e32 6d6f636c           <h2>Welcom
   1c0dc:	6f742065 65687420 204f4920 746e6f63     e to the IO cont
   1c0ec:	206c6f72 656e6170 3c20216c 3e32682f     rol panel! </h2>
   1c0fc:	0a0d0a0d 20202020 20202020 20202020     ....            
   1c10c:	3e72683c 20200a0d 20202020 20202020     <hr>..          
   1c11c:	623c2020 6e6f433e 6c6f7274 65687420       <b>Control the
   1c12c:	44454c20 622f3c73 72623c3e 200a0d3e      LEDs</b><br>.. 
   1c13c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1c14c:	20200a0d 20202020 20202020 20202020     ..              
   1c15c:	703c2020 6573553e 65687420 65686320       <p>Use the che
   1c16c:	62206b63 7420786f 7574206f 6f206e72     ck box to turn o
   1c17c:	726f206e 66666f20 44454c20 202c3420     n or off LED 4, 
   1c18c:	6e656874 696c6320 22206b63 61647055     then click "Upda
   1c19c:	49206574 3c2e224f 0d3e702f 2020200a     te IO".</p>..   
   1c1ac:	20202020 20202020 20202020 3e703c20                  <p>
   1c1bc:	20200a0d 20202020 20202020 20202020     ..              
   1c1cc:	20202020 663c2020 206d726f 656d616e           <form name
   1c1dc:	4661223d 226d726f 74636120 3d6e6f69     ="aForm" action=
   1c1ec:	6f632f22 6f72746e 68732e6c 226c6d74     "/control.shtml"
   1c1fc:	74656d20 3d646f68 74656722 0a0d3e22      method="get">..
   1c20c:	20202020 20202020 20202020 20202020                     
   1c21c:	20202020 20202020 6c202125 692d6465             %! led-i
   1c22c:	200a0d6f 20202020 20202020 20202020     o..             
   1c23c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1c24c:	20202020 20202020 20202020 20202020                     
   1c25c:	20202020 20202020 20202020 706e693c                 <inp
   1c26c:	74207475 3d657079 62757322 2274696d     ut type="submit"
   1c27c:	6c617620 223d6575 61647055 49206574      value="Update I
   1c28c:	0d3e224f 2020200a 20202020 20202020     O">..           
   1c29c:	20202020 20202020 662f3c20 3e6d726f              </form>
   1c2ac:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1c2bc:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1c2cc:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1c2dc:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1c2ec:	0d0a0d3e 622f3c0a 3e79646f 0a0d0a0d     >....</body>....
   1c2fc:	74682f3c 003e6c6d                       </html>.

0001c304 <data_dashboard_shtml>:
   1c304:	7361642f 616f6268 732e6472 6c6d7468     /dashboard.shtml
   1c314:	44213c00 5954434f 48204550 3e4c4d54     .<!DOCTYPE HTML>
   1c324:	683c0a0d 3e6c6d74 0a0d0a0d 6165683c     ..<html>....<hea
   1c334:	0a0d3e64 20202020 7469743c 4a3e656c     d>..    <title>J
   1c344:	27656b61 65772073 65687461 74732072     ake's weather st
   1c354:	6f697461 6874206e 79676e69 69742f3c     ation thingy</ti
   1c364:	3e656c74 20200a0d 6d3c2020 20617465     tle>..    <meta 
   1c374:	70747468 7571652d 223d7669 746e6f63     http-equiv="cont
   1c384:	2d746e65 65707974 6f632022 6e65746e     ent-type" conten
   1c394:	74223d74 2f747865 6c6d7468 6863203b     t="text/html; ch
   1c3a4:	65737261 73693d74 38382d6f 312d3935     arset=iso-8859-1
   1c3b4:	3e2f2022 20200a0d 733c2020 656c7974     " />..    <style
   1c3c4:	64656d20 223d6169 226c6c61 70797420      media="all" typ
   1c3d4:	74223d65 2f747865 22737363 200a0d3e     e="text/css">.. 
   1c3e4:	20202020 40202020 6f706d69 22207472            @import "
   1c3f4:	2f737363 6c797473 632e7365 3b227373     css/styles.css";
   1c404:	20200a0d 2f3c2020 6c797473 0a0d3e65     ..    </style>..
   1c414:	65682f3c 0d3e6461 0d0a0d0a 6f623c0a     </head>......<bo
   1c424:	0d3e7964 2020200a 69643c20 64692076     dy>..    <div id
   1c434:	616d223d 3e226e69 20200a0d 20202020     ="main">..      
   1c444:	643c2020 69207669 68223d64 65646165       <div id="heade
   1c454:	0d3e2272 2020200a 20202020 20202020     r">..           
   1c464:	20613c20 66657268 6e69223d 2e786564      <a href="index.
   1c474:	6c6d7468 6c632022 3d737361 676f6c22     html" class="log
   1c484:	3c3e226f 20676d69 3d637273 676d6922     o"><img src="img
   1c494:	6f6c632f 6f4c6475 702e6f67 2022676e     /cloudLogo.png" 
   1c4a4:	74646977 31223d68 20223030 67696568     width="100" heig
   1c4b4:	223d7468 20223038 3d746c61 2f202222     ht="80" alt="" /
   1c4c4:	612f3c3e 0d0a0d3e 2020200a 20202020     ></a>....       
   1c4d4:	20202020 6c753c20 3d646920 706f7422          <ul id="top
   1c4e4:	76616e2d 74616769 226e6f69 200a0d3e     -navigation">.. 
   1c4f4:	20202020 20202020 20202020 3c202020                    <
   1c504:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1c514:	72682061 223d6665 65646e69 74682e78     a href="index.ht
   1c524:	3e226c6d 656d6f48 3e612f3c 70732f3c     ml">Home</a></sp
   1c534:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   1c544:	20202020 20202020 20202020 696c2f3c                 </li
   1c554:	200a0d3e 20202020 20202020 20202020     >..             
   1c564:	3c202020 6320696c 7373616c 6361223d        <li class="ac
   1c574:	65766974 733c3e22 3e6e6170 6170733c     tive"><span><spa
   1c584:	613c3e6e 65726820 64223d66 62687361     n><a href="dashb
   1c594:	6472616f 7468732e 3e226c6d 68736144     oard.shtml">Dash
   1c5a4:	72616f62 612f3c64 732f3c3e 3e6e6170     board</a></span>
   1c5b4:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1c5c4:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1c5d4:	20202020 20202020 20202020 20202020                     
   1c5e4:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1c5f4:	6820613c 3d666572 6e6f6322 6c6f7274     <a href="control
   1c604:	7468732e 3e226c6d 746e6f43 3c6c6f72     .shtml">Control<
   1c614:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1c624:	200a0d3e 20202020 20202020 20202020     >..             
   1c634:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1c644:	20202020 20202020 6c3c2020 733c3e69               <li><s
   1c654:	3e6e6170 6170733c 613c3e6e 65726820     pan><span><a hre
   1c664:	73223d66 73746174 7468732e 3e226c6d     f="stats.shtml">
   1c674:	20504354 74617453 612f3c73 732f3c3e     TCP Stats</a></s
   1c684:	3e6e6170 70732f3c 0d3e6e61 2020200a     pan></span>..   
   1c694:	20202020 20202020 20202020 6c2f3c20                  </l
   1c6a4:	0a0d3e69 20202020 20202020 20202020     i>..            
   1c6b4:	20202020 3e696c3c 6170733c 733c3e6e         <li><span><s
   1c6c4:	3e6e6170 6820613c 3d666572 70637422     pan><a href="tcp
   1c6d4:	7468732e 3e226c6d 6e6e6f43 69746365     .shtml">Connecti
   1c6e4:	3c736e6f 3c3e612f 6170732f 2f3c3e6e     ons</a></span></
   1c6f4:	6e617073 200a0d3e 20202020 20202020     span>..         
   1c704:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   1c714:	20202020 20202020 2f3c2020 0d3e6c75               </ul>.
   1c724:	2020200a 20202020 642f3c20 0d3e7669     .        </div>.
   1c734:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   1c744:	223d6469 6464696d 3e22656c 20200a0d     id="middle">..  
   1c754:	20202020 20202020 683c2020 65573e32               <h2>We
   1c764:	6d6f636c 6f742065 65687420 61655720     lcome to the Wea
   1c774:	72656874 73614420 616f6268 20216472     ther Dashboard! 
   1c784:	32682f3c 0d0a0d3e 2020200a 20202020     </h2>....       
   1c794:	20202020 33683c20 746e493e 616e7265          <h3>Interna
   1c7a4:	6554206c 7265706d 72757461 43282065     l Temperature (C
   1c7b4:	2f3c2029 0d3e3368 200a0d0a 20202020     ) </h3>....     
   1c7c4:	20202020 3c202020 20766964 223d6469            <div id="
   1c7d4:	72616863 0d3e2274 2020200a 20202020     chart">..       
   1c7e4:	20202020 20202020 61633c20 7361766e              <canvas
   1c7f4:	3d646920 746e6922 616e7265 65745f6c      id="internal_te
   1c804:	675f706d 68706172 69772022 3d687464     mp_graph" width=
   1c814:	32313522 65682022 74686769 3031223d     "512" height="10
   1c824:	3c3e2230 6e61632f 3e736176 20200a0d     0"></canvas>..  
   1c834:	20202020 20202020 2f3c2020 3e766964               </div>
   1c844:	0a0d0a0d 20202020 20202020 20202020     ....            
   1c854:	3e33683c 20746f50 746c6f56 20656761     <h3>Pot Voltage 
   1c864:	3c295628 3e33682f 0a0d0a0d 20202020     (V)</h3>....    
   1c874:	20202020 20202020 7669643c 3d646920             <div id=
   1c884:	61686322 3e227472 20200a0d 20202020     "chart">..      
   1c894:	20202020 20202020 633c2020 61766e61               <canva
   1c8a4:	64692073 6f70223d 72675f74 22687061     s id="pot_graph"
   1c8b4:	64697720 223d6874 22323135 69656820      width="512" hei
   1c8c4:	3d746867 30303122 2f3c3e22 766e6163     ght="100"></canv
   1c8d4:	0d3e7361 2020200a 20202020 20202020     as>..           
   1c8e4:	642f3c20 0d3e7669 2020200a 20202020      </div>..       
   1c8f4:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   1c904:	3c202020 20766964 223d6469 6f6d6564        <div id="demo
   1c914:	0a0d3e22 20200a0d 20202020 2f3c2020     ">....        </
   1c924:	3e766964 0a0d0a0d 20200a0d 20202020     div>......      
   1c934:	643c2020 69207669 66223d64 65746f6f       <div id="foote
   1c944:	3c3e2272 7669642f 200a0d3e 3c202020     r"></div>..    <
   1c954:	7669642f 0d0a0d3e 2020200a 63733c20     /div>....    <sc
   1c964:	74706972 200a0d3e 20202020 21202020     ript>..        !
   1c974:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   1c984:	20202020 20202020 20202020 20726176                 var 
   1c994:	203d2074 200a0d7b 20202020 20202020     t = {..         
   1c9a4:	20202020 65202020 6e657478 66203a64            extend: f
   1c9b4:	74636e75 286e6f69 0d7b2029 2020200a     unction() {..   
   1c9c4:	20202020 20202020 20202020 20202020                     
   1c9d4:	67726120 6e656d75 305b7374 203d205d      arguments[0] = 
   1c9e4:	75677261 746e656d 5d305b73 207c7c20     arguments[0] || 
   1c9f4:	0d3b7d7b 2020200a 20202020 20202020     {};..           
   1ca04:	20202020 20202020 726f6620 61762820              for (va
   1ca14:	20652072 3b31203d 3c206520 67726120     r e = 1; e < arg
   1ca24:	6e656d75 6c2e7374 74676e65 65203b68     uments.length; e
   1ca34:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1ca44:	20202020 20202020 20202020 20202020                     
   1ca54:	20726f66 72617628 69206920 7261206e     for (var i in ar
   1ca64:	656d7567 5b73746e 20295d65 75677261     guments[e]) argu
   1ca74:	746e656d 5d655b73 7361682e 506e774f     ments[e].hasOwnP
   1ca84:	65706f72 28797472 26202969 22282026     roperty(i) && ("
   1ca94:	656a626f 20227463 74203d3d 6f657079     object" == typeo
   1caa4:	72612066 656d7567 5b73746e 695b5d65     f arguments[e][i
   1cab4:	203f205d 75677261 746e656d 5d655b73     ] ? arguments[e]
   1cac4:	205d695b 74736e69 65636e61 4120666f     [i] instanceof A
   1cad4:	79617272 61203f20 6d756772 73746e65     rray ? arguments
   1cae4:	5b5d305b 3d205d69 67726120 6e656d75     [0][i] = argumen
   1caf4:	655b7374 5d695b5d 61203a20 6d756772     ts[e][i] : argum
   1cb04:	73746e65 5b5d305b 3d205d69 652e7420     ents[0][i] = t.e
   1cb14:	6e657478 72612864 656d7567 5b73746e     xtend(arguments[
   1cb24:	695b5d30 61202c5d 6d756772 73746e65     0][i], arguments
   1cb34:	5b5d655b 20295d69 7261203a 656d7567     [e][i]) : argume
   1cb44:	5b73746e 695b5d30 203d205d 75677261     nts[0][i] = argu
   1cb54:	746e656d 5d655b73 295d695b 200a0d3b     ments[e][i]);.. 
   1cb64:	20202020 20202020 20202020 20202020                     
   1cb74:	72202020 72757465 7261206e 656d7567        return argume
   1cb84:	5b73746e 0a0d5d30 20202020 20202020     nts[0]..        
   1cb94:	20202020 20202020 200a0d7d 20202020             }..     
   1cba4:	20202020 7d202020 0d0a0d3b 2020200a            };....   
   1cbb4:	20202020 20202020 6e756620 6f697463              functio
   1cbc4:	2869206e 7b202965 20200a0d 20202020     n i(e) {..      
   1cbd4:	20202020 20202020 68742020 6f2e7369               this.o
   1cbe4:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   1cbf4:	7d7b2864 2e69202c 61666564 4f746c75     d({}, i.defaultO
   1cc04:	6f697470 202c736e 202c2965 73696874     ptions, e), this
   1cc14:	656c632e 29287261 20200a0d 20202020     .clear()..      
   1cc24:	20202020 0d7d2020 200a0d0a 20202020           }....     
   1cc34:	20202020 66202020 74636e75 206e6f69            function 
   1cc44:	29652861 0a0d7b20 20202020 20202020     a(e) {..        
   1cc54:	20202020 20202020 73696874 74706f2e             this.opt
   1cc64:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   1cc74:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   1cc84:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   1cc94:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   1cca4:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   1ccb4:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   1ccc4:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   1ccd4:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   1cce4:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   1ccf4:	6c6c694d 3d207369 0a0d3020 20202020     Millis = 0..    
   1cd04:	20202020 20202020 200a0d7d 20202020             }..     
   1cd14:	20202020 69202020 6665642e 746c7561            i.default
   1cd24:	6974704f 20736e6f 0d7b203d 2020200a     Options = {..   
   1cd34:	20202020 20202020 20202020 73657220                  res
   1cd44:	6f427465 73646e75 65746e49 6c617672     etBoundsInterval
   1cd54:	6533203a 0a0d2c33 20202020 20202020     : 3e3,..        
   1cd64:	20202020 20202020 65736572 756f4274             resetBou
   1cd74:	3a73646e 0d302120 2020200a 20202020     nds: !0..       
   1cd84:	20202020 202c7d20 72702e69 746f746f          }, i.protot
   1cd94:	2e657079 61656c63 203d2072 636e7566     ype.clear = func
   1cda4:	6e6f6974 7b202928 20200a0d 20202020     tion() {..      
   1cdb4:	20202020 20202020 68742020 642e7369               this.d
   1cdc4:	20617461 5d5b203d 6874202c 6d2e7369     ata = [], this.m
   1cdd4:	61567861 2065756c 754e203d 7265626d     axValue = Number
   1cde4:	4e614e2e 6874202c 6d2e7369 61566e69     .NaN, this.minVa
   1cdf4:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1ce04:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1ce14:	702e6920 6f746f72 65707974 7365722e      i.prototype.res
   1ce24:	6f427465 73646e75 66203d20 74636e75     etBounds = funct
   1ce34:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1ce44:	20202020 20202020 20666920 69687428              if (thi
   1ce54:	61642e73 6c2e6174 74676e65 7b202968     s.data.length) {
   1ce64:	20200a0d 20202020 20202020 20202020     ..              
   1ce74:	20202020 68742020 6d2e7369 61567861           this.maxVa
   1ce84:	2065756c 6874203d 642e7369 5b617461     lue = this.data[
   1ce94:	315b5d30 74202c5d 2e736968 566e696d     0][1], this.minV
   1cea4:	65756c61 74203d20 2e736968 61746164     alue = this.data
   1ceb4:	5b5d305b 0d3b5d31 2020200a 20202020     [0][1];..       
   1cec4:	20202020 20202020 20202020 726f6620                  for
   1ced4:	61762820 20652072 3b31203d 3c206520      (var e = 1; e <
   1cee4:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   1cef4:	65203b68 203d2b20 7b202931 20200a0d     h; e += 1) {..  
   1cf04:	20202020 20202020 20202020 20202020                     
   1cf14:	20202020 61762020 20742072 6874203d           var t = th
   1cf24:	642e7369 5b617461 315b5d65 0a0d3b5d     is.data[e][1];..
   1cf34:	20202020 20202020 20202020 20202020                     
   1cf44:	20202020 20202020 203e2074 73696874             t > this
   1cf54:	78616d2e 756c6156 26262065 68742820     .maxValue && (th
   1cf64:	6d2e7369 61567861 2065756c 2974203d     is.maxValue = t)
   1cf74:	2074202c 6874203c 6d2e7369 61566e69     , t < this.minVa
   1cf84:	2065756c 28202626 73696874 6e696d2e     lue && (this.min
   1cf94:	756c6156 203d2065 0a0d2974 20202020     Value = t)..    
   1cfa4:	20202020 20202020 20202020 20202020                     
   1cfb4:	200a0d7d 20202020 20202020 20202020     }..             
   1cfc4:	7d202020 736c6520 68742065 6d2e7369        } else this.m
   1cfd4:	61567861 2065756c 754e203d 7265626d     axValue = Number
   1cfe4:	4e614e2e 6874202c 6d2e7369 61566e69     .NaN, this.minVa
   1cff4:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1d004:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1d014:	702e6920 6f746f72 65707974 7070612e      i.prototype.app
   1d024:	20646e65 7566203d 6974636e 65286e6f     end = function(e
   1d034:	2c74202c 20296920 200a0d7b 20202020     , t, i) {..     
   1d044:	20202020 20202020 66202020 2820726f                for (
   1d054:	20726176 203d2061 73696874 7461642e     var a = this.dat
   1d064:	656c2e61 6874676e 31202d20 2061203b     a.length - 1; a 
   1d074:	30203d3e 20262620 73696874 7461642e     >= 0 && this.dat
   1d084:	5d615b61 205d305b 3b65203e 20612029     a[a][0] > e;) a 
   1d094:	31203d2d 202d203b 3d3d2031 2061203d     -= 1; - 1 === a 
   1d0a4:	6874203f 642e7369 2e617461 696c7073     ? this.data.spli
   1d0b4:	30286563 2c30202c 2c655b20 295d7420     ce(0, 0, [e, t])
   1d0c4:	74203a20 2e736968 61746164 6e656c2e      : this.data.len
   1d0d4:	20687467 2030203e 74202626 2e736968     gth > 0 && this.
   1d0e4:	61746164 5b5d615b 3d205d30 65203d3d     data[a][0] === e
   1d0f4:	69203f20 28203f20 73696874 7461642e      ? i ? (this.dat
   1d104:	5d615b61 205d315b 74203d2b 2074202c     a[a][1] += t, t 
   1d114:	6874203d 642e7369 5b617461 315b5d61     = this.data[a][1
   1d124:	3a20295d 69687420 61642e73 615b6174     ]) : this.data[a
   1d134:	5d315b5d 74203d20 61203a20 74203c20     ][1] = t : a < t
   1d144:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   1d154:	2031202d 6874203f 642e7369 2e617461     - 1 ? this.data.
   1d164:	696c7073 61286563 31202b20 2c30202c     splice(a + 1, 0,
   1d174:	2c655b20 295d7420 74203a20 2e736968      [e, t]) : this.
   1d184:	61746164 7375702e 655b2868 5d74202c     data.push([e, t]
   1d194:	74202c29 2e736968 5678616d 65756c61     ), this.maxValue
   1d1a4:	69203d20 4e614e73 69687428 616d2e73      = isNaN(this.ma
   1d1b4:	6c615678 20296575 2074203f 614d203a     xValue) ? t : Ma
   1d1c4:	6d2e6874 74287861 2e736968 5678616d     th.max(this.maxV
   1d1d4:	65756c61 2974202c 6874202c 6d2e7369     alue, t), this.m
   1d1e4:	61566e69 2065756c 7369203d 284e614e     inValue = isNaN(
   1d1f4:	73696874 6e696d2e 756c6156 3f202965     this.minValue) ?
   1d204:	3a207420 74614d20 696d2e68 6874286e      t : Math.min(th
   1d214:	6d2e7369 61566e69 2c65756c 0d297420     is.minValue, t).
   1d224:	2020200a 20202020 20202020 202c7d20     .            }, 
   1d234:	72702e69 746f746f 2e657079 706f7264     i.prototype.drop
   1d244:	44646c4f 20617461 7566203d 6974636e     OldData = functi
   1d254:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1d264:	20202020 20202020 20202020 20726f66                 for 
   1d274:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   1d284:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   1d294:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   1d2a4:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   1d2b4:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   1d2c4:	20202020 20202020 20202020 3d212030                 0 !=
   1d2d4:	2069203d 74202626 2e736968 61746164     = i && this.data
   1d2e4:	6c70732e 28656369 69202c30 200a0d29     .splice(0, i).. 
   1d2f4:	20202020 20202020 7d202020 2e61202c                }, a.
   1d304:	61666564 43746c75 74726168 6974704f     defaultChartOpti
   1d314:	20736e6f 0d7b203d 2020200a 20202020     ons = {..       
   1d324:	20202020 20202020 6c696d20 5073696c              millisP
   1d334:	69507265 3a6c6578 2c303220 20200a0d     erPixel: 20,..  
   1d344:	20202020 20202020 20202020 6e652020                   en
   1d354:	656c6261 53697044 696c6163 203a676e     ableDpiScaling: 
   1d364:	0d2c3021 2020200a 20202020 20202020     !0,..           
   1d374:	20202020 694d7920 726f466e 7474616d          yMinFormatt
   1d384:	203a7265 636e7566 6e6f6974 202c6528     er: function(e, 
   1d394:	7b202974 20200a0d 20202020 20202020     t) {..          
   1d3a4:	20202020 20202020 65722020 6e727574               return
   1d3b4:	72617020 6c466573 2874616f 742e2965      parseFloat(e).t
   1d3c4:	7869466f 74286465 200a0d29 20202020     oFixed(t)..     
   1d3d4:	20202020 20202020 7d202020 200a0d2c                },.. 
   1d3e4:	20202020 20202020 20202020 79202020                    y
   1d3f4:	4678614d 616d726f 72657474 7566203a     MaxFormatter: fu
   1d404:	6974636e 65286e6f 2974202c 0a0d7b20     nction(e, t) {..
   1d414:	20202020 20202020 20202020 20202020                     
   1d424:	20202020 75746572 70206e72 65737261         return parse
   1d434:	616f6c46 29652874 466f742e 64657869     Float(e).toFixed
   1d444:	0d297428 2020200a 20202020 20202020     (t)..           
   1d454:	20202020 0d2c7d20 2020200a 20202020          },..       
   1d464:	20202020 20202020 78616d20 756c6156              maxValu
   1d474:	61635365 203a656c 0a0d2c31 20202020     eScale: 1,..    
   1d484:	20202020 20202020 20202020 566e696d                 minV
   1d494:	65756c61 6c616353 31203a65 200a0d2c     alueScale: 1,.. 
   1d4a4:	20202020 20202020 20202020 69202020                    i
   1d4b4:	7265746e 616c6f70 6e6f6974 6222203a     nterpolation: "b
   1d4c4:	65697a65 0d2c2272 2020200a 20202020     ezier",..       
   1d4d4:	20202020 20202020 61637320 6d53656c              scaleSm
   1d4e4:	68746f6f 3a676e69 32312e20 0a0d2c35     oothing: .125,..
   1d4f4:	20202020 20202020 20202020 20202020                     
   1d504:	4478616d 53617461 654c7465 6874676e     maxDataSetLength
   1d514:	2c32203a 20200a0d 20202020 20202020     : 2,..          
   1d524:	20202020 63732020 6c6c6f72 6b636142           scrollBack
   1d534:	64726177 21203a73 0a0d2c31 20202020     wards: !1,..    
   1d544:	20202020 20202020 20202020 64697267                 grid
   1d554:	0d7b203a 2020200a 20202020 20202020     : {..           
   1d564:	20202020 20202020 6c696620 7974536c              fillSty
   1d574:	203a656c 30302322 30303030 0a0d2c22     le: "#000000",..
   1d584:	20202020 20202020 20202020 20202020                     
   1d594:	20202020 6f727473 7453656b 3a656c79         strokeStyle:
   1d5a4:	37232220 37373737 0d2c2237 2020200a      "#777777",..   
   1d5b4:	20202020 20202020 20202020 20202020                     
   1d5c4:	6e696c20 64695765 203a6874 0a0d2c31      lineWidth: 1,..
   1d5d4:	20202020 20202020 20202020 20202020                     
   1d5e4:	20202020 72616873 6e694c70 203a7365         sharpLines: 
   1d5f4:	0d2c3121 2020200a 20202020 20202020     !1,..           
   1d604:	20202020 20202020 6c696d20 5073696c              millisP
   1d614:	694c7265 203a656e 2c336531 20200a0d     erLine: 1e3,..  
   1d624:	20202020 20202020 20202020 20202020                     
   1d634:	65762020 63697472 65536c61 6f697463       verticalSectio
   1d644:	203a736e 0a0d2c32 20202020 20202020     ns: 2,..        
   1d654:	20202020 20202020 20202020 64726f62                 bord
   1d664:	69567265 6c626973 21203a65 200a0d30     erVisible: !0.. 
   1d674:	20202020 20202020 20202020 7d202020                    }
   1d684:	200a0d2c 20202020 20202020 20202020     ,..             
   1d694:	6c202020 6c656261 7b203a73 20200a0d        labels: {..  
   1d6a4:	20202020 20202020 20202020 20202020                     
   1d6b4:	69662020 74536c6c 3a656c79 66232220       fillStyle: "#f
   1d6c4:	66666666 0d2c2266 2020200a 20202020     fffff",..       
   1d6d4:	20202020 20202020 20202020 73696420                  dis
   1d6e4:	656c6261 21203a64 0a0d2c31 20202020     abled: !1,..    
   1d6f4:	20202020 20202020 20202020 20202020                     
   1d704:	746e6f66 657a6953 3031203a 200a0d2c     fontSize: 10,.. 
   1d714:	20202020 20202020 20202020 20202020                     
   1d724:	66202020 46746e6f 6c696d61 22203a79        fontFamily: "
   1d734:	6f6e6f6d 63617073 0d2c2265 2020200a     monospace",..   
   1d744:	20202020 20202020 20202020 20202020                     
   1d754:	65727020 69736963 203a6e6f 200a0d32      precision: 2.. 
   1d764:	20202020 20202020 20202020 7d202020                    }
   1d774:	200a0d2c 20202020 20202020 20202020     ,..             
   1d784:	68202020 7a69726f 61746e6f 6e694c6c        horizontalLin
   1d794:	203a7365 0a0d5d5b 20202020 20202020     es: []..        
   1d7a4:	20202020 61202c7d 696e412e 6574616d         }, a.Animate
   1d7b4:	706d6f43 62697461 74696c69 203d2079     Compatibility = 
   1d7c4:	200a0d7b 20202020 20202020 20202020     {..             
   1d7d4:	72202020 65757165 6e417473 74616d69        requestAnimat
   1d7e4:	466e6f69 656d6172 7566203a 6974636e     ionFrame: functi
   1d7f4:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1d804:	20202020 20202020 20202020 20202020                     
   1d814:	75746572 28206e72 646e6977 722e776f     return (window.r
   1d824:	65757165 6e417473 74616d69 466e6f69     equestAnimationF
   1d834:	656d6172 207c7c20 646e6977 772e776f     rame || window.w
   1d844:	696b6265 71655274 74736575 6d696e41     ebkitRequestAnim
   1d854:	6f697461 6172466e 7c20656d 6977207c     ationFrame || wi
   1d864:	776f646e 7a6f6d2e 75716552 41747365     ndow.mozRequestA
   1d874:	616d696e 6e6f6974 6d617246 7c7c2065     nimationFrame ||
   1d884:	6e697720 2e776f64 7165526f 74736575      window.oRequest
   1d894:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   1d8a4:	6977207c 776f646e 52736d2e 65757165     | window.msReque
   1d8b4:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1d8c4:	207c7c20 636e7566 6e6f6974 20296528      || function(e) 
   1d8d4:	200a0d7b 20202020 20202020 20202020     {..             
   1d8e4:	20202020 20202020 72202020 72757465                retur
   1d8f4:	6977206e 776f646e 7465732e 656d6954     n window.setTime
   1d904:	2874756f 636e7566 6e6f6974 7b202928     out(function() {
   1d914:	20200a0d 20202020 20202020 20202020     ..              
   1d924:	20202020 20202020 20202020 28652020                   e(
   1d934:	77656e28 74614420 672e2965 69547465     (new Date).getTi
   1d944:	2928656d 200a0d29 20202020 20202020     me())..         
   1d954:	20202020 20202020 20202020 7d202020                    }
   1d964:	3631202c 200a0d29 20202020 20202020     , 16)..         
   1d974:	20202020 20202020 7d202020 61632e29                }).ca
   1d984:	77286c6c 6f646e69 65202c77 2974202c     ll(window, e, t)
   1d994:	20200a0d 20202020 20202020 20202020     ..              
   1d9a4:	2c7d2020 20200a0d 20202020 20202020       },..          
   1d9b4:	20202020 61632020 6c65636e 6d696e41           cancelAnim
   1d9c4:	6f697461 6172466e 203a656d 636e7566     ationFrame: func
   1d9d4:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1d9e4:	20202020 20202020 20202020 72202020                    r
   1d9f4:	72757465 7728206e 6f646e69 61632e77     eturn (window.ca
   1da04:	6c65636e 6d696e41 6f697461 6172466e     ncelAnimationFra
   1da14:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   1da24:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1da34:	20202020 20202020 20202020 656c6320                  cle
   1da44:	69547261 756f656d 29652874 20200a0d     arTimeout(e)..  
   1da54:	20202020 20202020 20202020 20202020                     
   1da64:	297d2020 6c61632e 6977286c 776f646e       }).call(window
   1da74:	2965202c 20200a0d 20202020 20202020     , e)..          
   1da84:	20202020 0d7d2020 2020200a 20202020           }..       
   1da94:	20202020 202c7d20 65642e61 6c756166          }, a.defaul
   1daa4:	72655374 50736569 65736572 7461746e     tSeriesPresentat
   1dab4:	4f6e6f69 6f697470 3d20736e 0a0d7b20     ionOptions = {..
   1dac4:	20202020 20202020 20202020 20202020                     
   1dad4:	656e696c 74646957 31203a68 200a0d2c     lineWidth: 1,.. 
   1dae4:	20202020 20202020 20202020 73202020                    s
   1daf4:	6b6f7274 79745365 203a656c 66662322     trokeStyle: "#ff
   1db04:	66666666 200a0d22 20202020 20202020     ffff"..         
   1db14:	7d202020 2e61202c 746f7270 7079746f        }, a.prototyp
   1db24:	64612e65 6d695464 72655365 20736569     e.addTimeSeries 
   1db34:	7566203d 6974636e 65286e6f 2969202c     = function(e, i)
   1db44:	0a0d7b20 20202020 20202020 20202020      {..            
   1db54:	20202020 73696874 7265732e 53736569         this.seriesS
   1db64:	702e7465 28687375 200a0d7b 20202020     et.push({..     
   1db74:	20202020 20202020 20202020 74202020                    t
   1db84:	53656d69 65697265 65203a73 200a0d2c     imeSeries: e,.. 
   1db94:	20202020 20202020 20202020 20202020                     
   1dba4:	6f202020 6f697470 203a736e 78652e74        options: t.ex
   1dbb4:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   1dbc4:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   1dbd4:	6e6f6974 6974704f 2c736e6f 0d296920     tionOptions, i).
   1dbe4:	2020200a 20202020 20202020 20202020     .               
   1dbf4:	2c297d20 6f2e6520 6f697470 722e736e      }), e.options.r
   1dc04:	74657365 6e756f42 26207364 2e652026     esetBounds && e.
   1dc14:	6974706f 2e736e6f 65736572 756f4274     options.resetBou
   1dc24:	4973646e 7265746e 206c6176 2030203e     ndsInterval > 0 
   1dc34:	28202626 65722e65 42746573 646e756f     && (e.resetBound
   1dc44:	6d695473 64497265 73203d20 6e497465     sTimerId = setIn
   1dc54:	76726574 66286c61 74636e75 286e6f69     terval(function(
   1dc64:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1dc74:	20202020 20202020 722e6520 74657365              e.reset
   1dc84:	6e756f42 29287364 20200a0d 20202020     Bounds()..      
   1dc94:	20202020 20202020 2c7d2020 6f2e6520               }, e.o
   1dca4:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   1dcb4:	6e497364 76726574 29296c61 20200a0d     dsInterval))..  
   1dcc4:	20202020 20202020 2c7d2020 702e6120               }, a.p
   1dcd4:	6f746f72 65707974 6d65722e 5465766f     rototype.removeT
   1dce4:	53656d69 65697265 203d2073 636e7566     imeSeries = func
   1dcf4:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1dd04:	20202020 20202020 66202020 2820726f                for (
   1dd14:	20726176 203d2074 73696874 7265732e     var t = this.ser
   1dd24:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   1dd34:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   1dd44:	2931203d 20200a0d 20202020 20202020     = 1)..          
   1dd54:	20202020 20202020 66692020 68742820               if (th
   1dd64:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   1dd74:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   1dd84:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1dd94:	20202020 20202020 20202020 69687420                  thi
   1dda4:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   1ddb4:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   1ddc4:	20202020 20202020 20202020 20202020                     
   1ddd4:	62202020 6b616572 20200a0d 20202020        break..      
   1dde4:	20202020 20202020 20202020 0d7d2020                   }.
   1ddf4:	2020200a 20202020 20202020 20202020     .               
   1de04:	722e6520 74657365 6e756f42 69547364      e.resetBoundsTi
   1de14:	4972656d 26262064 656c6320 6e497261     merId && clearIn
   1de24:	76726574 65286c61 7365722e 6f427465     terval(e.resetBo
   1de34:	73646e75 656d6954 29644972 20200a0d     undsTimerId)..  
   1de44:	20202020 20202020 2c7d2020 702e6120               }, a.p
   1de54:	6f746f72 65707974 7465672e 656d6954     rototype.getTime
   1de64:	69726553 704f7365 6e6f6974 203d2073     SeriesOptions = 
   1de74:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   1de84:	20202020 20202020 20202020 66202020                    f
   1de94:	2820726f 20726176 203d2074 73696874     or (var t = this
   1dea4:	7265732e 53736569 6c2e7465 74676e65     .seriesSet.lengt
   1deb4:	69202c68 30203d20 2069203b 3b74203c     h, i = 0; i < t;
   1dec4:	2b206920 2931203d 20200a0d 20202020      i += 1)..      
   1ded4:	20202020 20202020 20202020 66692020                   if
   1dee4:	68742820 732e7369 65697265 74655373      (this.seriesSet
   1def4:	2e5d695b 656d6974 69726553 3d207365     [i].timeSeries =
   1df04:	65203d3d 65722029 6e727574 69687420     == e) return thi
   1df14:	65732e73 73656972 5b746553 6f2e5d69     s.seriesSet[i].o
   1df24:	6f697470 0a0d736e 20202020 20202020     ptions..        
   1df34:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   1df44:	622e6570 676e6972 72466f54 20746e6f     pe.bringToFront 
   1df54:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1df64:	2020200a 20202020 20202020 20202020     .               
   1df74:	726f6620 61762820 20742072 6874203d      for (var t = th
   1df84:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   1df94:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   1dfa4:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   1dfb4:	20202020 20202020 20202020 20202020                     
   1dfc4:	28206669 73696874 7265732e 53736569     if (this.seriesS
   1dfd4:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   1dfe4:	3d3d3d20 20296520 200a0d7b 20202020      === e) {..     
   1dff4:	20202020 20202020 20202020 20202020                     
   1e004:	76202020 61207261 74203d20 2e736968        var a = this.
   1e014:	69726573 65537365 70732e74 6563696c     seriesSet.splice
   1e024:	202c6928 0d3b2931 2020200a 20202020     (i, 1);..       
   1e034:	20202020 20202020 20202020 20202020                     
   1e044:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   1e054:	68737570 305b6128 0d3b295d 2020200a     push(a[0]);..   
   1e064:	20202020 20202020 20202020 20202020                     
   1e074:	20202020 65726220 0a0d6b61 20202020          break..    
   1e084:	20202020 20202020 20202020 20202020                     
   1e094:	200a0d7d 20202020 20202020 7d202020     }..            }
   1e0a4:	2e61202c 746f7270 7079746f 74732e65     , a.prototype.st
   1e0b4:	6d616572 3d206f54 6e756620 6f697463     reamTo = functio
   1e0c4:	2c65286e 20297420 200a0d7b 20202020     n(e, t) {..     
   1e0d4:	20202020 20202020 74202020 2e736968                this.
   1e0e4:	766e6163 3d207361 202c6520 73696874     canvas = e, this
   1e0f4:	6c65642e 3d207961 202c7420 73696874     .delay = t, this
   1e104:	6174732e 29287472 20200a0d 20202020     .start()..      
   1e114:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1e124:	65707974 7365722e 20657a69 7566203d     type.resize = fu
   1e134:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   1e144:	20202020 20202020 20202020 28206669                 if (
   1e154:	73696874 74706f2e 736e6f69 616e652e     this.options.ena
   1e164:	44656c62 63536970 6e696c61 26262067     bleDpiScaling &&
   1e174:	6e697720 20776f64 31202626 3d3d2120      window && 1 !==
   1e184:	6e697720 2e776f64 69766564 69506563      window.devicePi
   1e194:	526c6578 6f697461 0d7b2029 2020200a     xelRatio) {..   
   1e1a4:	20202020 20202020 20202020 20202020                     
   1e1b4:	72617620 3d206520 6e697720 2e776f64      var e = window.
   1e1c4:	69766564 69506563 526c6578 6f697461     devicePixelRatio
   1e1d4:	200a0d2c 20202020 20202020 20202020     ,..             
   1e1e4:	20202020 20202020 74202020 70203d20                t = p
   1e1f4:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   1e204:	2e736176 41746567 69727474 65747562     vas.getAttribute
   1e214:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   1e224:	20202020 20202020 20202020 20202020                     
   1e234:	20202020 3d206920 72617020 6e496573          i = parseIn
   1e244:	68742874 632e7369 61766e61 65672e73     t(this.canvas.ge
   1e254:	74744174 75626972 22286574 67696568     tAttribute("heig
   1e264:	29227468 0a0d3b29 20202020 20202020     ht"));..        
   1e274:	20202020 20202020 20202020 73696874                 this
   1e284:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   1e294:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   1e2a4:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   1e2b4:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   1e2c4:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   1e2d4:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   1e2e4:	732e7361 74417465 62697274 28657475     as.setAttribute(
   1e2f4:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   1e304:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   1e314:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   1e324:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   1e334:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   1e344:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1e354:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1e364:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   1e374:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   1e384:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   1e394:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   1e3a4:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   1e3b4:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   1e3c4:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   1e3d4:	7465732e 72747441 74756269 68222865     .setAttribute("h
   1e3e4:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   1e3f4:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   1e404:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   1e414:	732e7361 656c7974 6965682e 20746867     as.style.height 
   1e424:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   1e434:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1e444:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1e454:	2965202c 200a0d29 20202020 20202020     , e))..         
   1e464:	20202020 7d202020 20200a0d 20202020            }..      
   1e474:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1e484:	65707974 6174732e 3d207472 6e756620     type.start = fun
   1e494:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1e4a4:	20202020 20202020 69202020 21282066                if (!
   1e4b4:	73696874 6172662e 2029656d 200a0d7b     this.frame) {.. 
   1e4c4:	20202020 20202020 20202020 20202020                     
   1e4d4:	76202020 65207261 66203d20 74636e75        var e = funct
   1e4e4:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e4f4:	20202020 20202020 20202020 20202020                     
   1e504:	69687420 72662e73 20656d61 2e61203d      this.frame = a.
   1e514:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1e524:	7974696c 7165722e 74736575 6d696e41     lity.requestAnim
   1e534:	6f697461 6172466e 6628656d 74636e75     ationFrame(funct
   1e544:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e554:	20202020 20202020 20202020 20202020                     
   1e564:	20202020 69687420 65722e73 7265646e          this.render
   1e574:	202c2928 0d292865 2020200a 20202020     (), e()..       
   1e584:	20202020 20202020 20202020 20202020                     
   1e594:	622e7d20 28646e69 73696874 0a0d2929      }.bind(this))..
   1e5a4:	20202020 20202020 20202020 20202020                     
   1e5b4:	20202020 69622e7d 7428646e 29736968         }.bind(this)
   1e5c4:	200a0d3b 20202020 20202020 20202020     ;..             
   1e5d4:	20202020 65202020 0a0d2928 20202020            e()..    
   1e5e4:	20202020 20202020 20202020 200a0d7d                 }.. 
   1e5f4:	20202020 20202020 7d202020 2e61202c                }, a.
   1e604:	746f7270 7079746f 74732e65 3d20706f     prototype.stop =
   1e614:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   1e624:	20202020 20202020 20202020 74202020                    t
   1e634:	2e736968 6d617266 26262065 2e612820     his.frame && (a.
   1e644:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1e654:	7974696c 6e61632e 416c6563 616d696e     lity.cancelAnima
   1e664:	6e6f6974 6d617246 68742865 662e7369     tionFrame(this.f
   1e674:	656d6172 64202c29 74656c65 68742065     rame), delete th
   1e684:	662e7369 656d6172 200a0d29 20202020     is.frame)..     
   1e694:	20202020 7d202020 2e61202c 746f7270            }, a.prot
   1e6a4:	7079746f 70752e65 65746164 756c6156     otype.updateValu
   1e6b4:	6e615265 3d206567 6e756620 6f697463     eRange = functio
   1e6c4:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1e6d4:	20202020 66202020 2820726f 20726176            for (var 
   1e6e4:	203d2065 73696874 74706f2e 736e6f69     e = this.options
   1e6f4:	2074202c 754e203d 7265626d 4e614e2e     , t = Number.NaN
   1e704:	2069202c 754e203d 7265626d 4e614e2e     , i = Number.NaN
   1e714:	2061202c 3b30203d 3c206120 69687420     , a = 0; a < thi
   1e724:	65732e73 73656972 2e746553 676e656c     s.seriesSet.leng
   1e734:	203b6874 3d2b2061 20293120 200a0d7b     th; a += 1) {.. 
   1e744:	20202020 20202020 20202020 20202020                     
   1e754:	76202020 73207261 74203d20 2e736968        var s = this.
   1e764:	69726573 65537365 5d615b74 6d69742e     seriesSet[a].tim
   1e774:	72655365 3b736569 20200a0d 20202020     eSeries;..      
   1e784:	20202020 20202020 20202020 73692020                   is
   1e794:	284e614e 616d2e73 6c615678 20296575     NaN(s.maxValue) 
   1e7a4:	28207c7c 203d2074 614e7369 2974284e     || (t = isNaN(t)
   1e7b4:	73203f20 78616d2e 756c6156 203a2065      ? s.maxValue : 
   1e7c4:	6874614d 78616d2e 202c7428 616d2e73     Math.max(t, s.ma
   1e7d4:	6c615678 29296575 7369202c 284e614e     xValue)), isNaN(
   1e7e4:	696d2e73 6c61566e 20296575 28207c7c     s.minValue) || (
   1e7f4:	203d2069 614e7369 2969284e 73203f20     i = isNaN(i) ? s
   1e804:	6e696d2e 756c6156 203a2065 6874614d     .minValue : Math
   1e814:	6e696d2e 202c6928 696d2e73 6c61566e     .min(i, s.minVal
   1e824:	29296575 20200a0d 20202020 20202020     ue))..          
   1e834:	20202020 0d7d2020 2020200a 20202020           }..       
   1e844:	20202020 20202020 20666920 6c756e28              if (nul
   1e854:	3d21206c 6d2e6520 61567861 2065756c     l != e.maxValue 
   1e864:	2074203f 2e65203d 5678616d 65756c61     ? t = e.maxValue
   1e874:	74203a20 203d2a20 616d2e65 6c615678      : t *= e.maxVal
   1e884:	63536575 2c656c61 6c756e20 3d21206c     ueScale, null !=
   1e894:	6d2e6520 61566e69 2065756c 2069203f      e.minValue ? i 
   1e8a4:	2e65203d 566e696d 65756c61 69203a20     = e.minValue : i
   1e8b4:	203d2d20 6874614d 7362612e 2a206928      -= Math.abs(i *
   1e8c4:	6d2e6520 61566e69 5365756c 656c6163      e.minValueScale
   1e8d4:	69202d20 74202c29 2e736968 6974706f      - i), this.opti
   1e8e4:	2e736e6f 6e615279 75466567 6974636e     ons.yRangeFuncti
   1e8f4:	20296e6f 200a0d7b 20202020 20202020     on) {..         
   1e904:	20202020 20202020 76202020 6e207261                var n
   1e914:	74203d20 2e736968 6974706f 2e736e6f      = this.options.
   1e924:	6e615279 75466567 6974636e 7b286e6f     yRangeFunction({
   1e934:	20200a0d 20202020 20202020 20202020     ..              
   1e944:	20202020 20202020 696d2020 69203a6e               min: i
   1e954:	200a0d2c 20202020 20202020 20202020     ,..             
   1e964:	20202020 20202020 6d202020 203a7861                max: 
   1e974:	200a0d74 20202020 20202020 20202020     t..             
   1e984:	20202020 7d202020 0a0d3b29 20202020            });..    
   1e994:	20202020 20202020 20202020 20202020                     
   1e9a4:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   1e9b4:	78616d2e 20200a0d 20202020 20202020     .max..          
   1e9c4:	20202020 0d7d2020 2020200a 20202020           }..       
   1e9d4:	20202020 20202020 20666920 73692128              if (!is
   1e9e4:	284e614e 26202974 69212026 4e614e73     NaN(t) && !isNaN
   1e9f4:	29296928 0a0d7b20 20202020 20202020     (i)) {..        
   1ea04:	20202020 20202020 20202020 20726176                 var 
   1ea14:	203d2072 202d2074 202d2069 73696874     r = t - i - this
   1ea24:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   1ea34:	0d2c6567 2020200a 20202020 20202020     ge,..           
   1ea44:	20202020 20202020 20202020 3d206c20                  l =
   1ea54:	2d206920 69687420 75632e73 6e657272      i - this.curren
   1ea64:	73695674 566e694d 65756c61 200a0d3b     tVisMinValue;.. 
   1ea74:	20202020 20202020 20202020 20202020                     
   1ea84:	74202020 2e736968 6e417369 74616d69        this.isAnimat
   1ea94:	53676e69 656c6163 4d203d20 2e687461     ingScale = Math.
   1eaa4:	28736261 3e202972 20312e20 4d207c7c     abs(r) > .1 || M
   1eab4:	2e687461 28736261 3e20296c 2c312e20     ath.abs(l) > .1,
   1eac4:	69687420 75632e73 6e657272 6c615674      this.currentVal
   1ead4:	61526575 2065676e 65203d2b 6163732e     ueRange += e.sca
   1eae4:	6d53656c 68746f6f 20676e69 2c72202a     leSmoothing * r,
   1eaf4:	69687420 75632e73 6e657272 73695674      this.currentVis
   1eb04:	566e694d 65756c61 203d2b20 63732e65     MinValue += e.sc
   1eb14:	53656c61 746f6f6d 676e6968 6c202a20     aleSmoothing * l
   1eb24:	20200a0d 20202020 20202020 20202020     ..              
   1eb34:	0d7d2020 2020200a 20202020 20202020       }..           
   1eb44:	20202020 69687420 61762e73 5265756c          this.valueR
   1eb54:	65676e61 7b203d20 20200a0d 20202020     ange = {..      
   1eb64:	20202020 20202020 20202020 696d2020                   mi
   1eb74:	69203a6e 200a0d2c 20202020 20202020     n: i,..         
   1eb84:	20202020 20202020 6d202020 203a7861                max: 
   1eb94:	200a0d74 20202020 20202020 20202020     t..             
   1eba4:	7d202020 20200a0d 20202020 20202020        }..          
   1ebb4:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1ebc4:	6e65722e 20726564 7566203d 6974636e     .render = functi
   1ebd4:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1ebe4:	20202020 20202020 20202020 20726176                 var 
   1ebf4:	203d2069 77656e28 74614420 672e2965     i = (new Date).g
   1ec04:	69547465 2928656d 200a0d3b 20202020     etTime();..     
   1ec14:	20202020 20202020 69202020 21282066                if (!
   1ec24:	73696874 4173692e 616d696e 676e6974     this.isAnimating
   1ec34:	6c616353 7b202965 20200a0d 20202020     Scale) {..      
   1ec44:	20202020 20202020 20202020 61762020                   va
   1ec54:	20612072 614d203d 6d2e6874 31286e69     r a = Math.min(1
   1ec64:	2f203365 202c3620 73696874 74706f2e     e3 / 6, this.opt
   1ec74:	736e6f69 6c696d2e 5073696c 69507265     ions.millisPerPi
   1ec84:	296c6578 200a0d3b 20202020 20202020     xel);..         
   1ec94:	20202020 20202020 69202020 69282066                if (i
   1eca4:	74202d20 2e736968 7473616c 646e6552      - this.lastRend
   1ecb4:	69547265 694d656d 73696c6c 61203c20     erTimeMillis < a
   1ecc4:	65722029 6e727574 20200a0d 20202020     ) return..      
   1ecd4:	20202020 20202020 0d7d2020 2020200a               }..   
   1ece4:	20202020 20202020 20202020 69687420                  thi
   1ecf4:	65722e73 657a6973 202c2928 73696874     s.resize(), this
   1ed04:	73616c2e 6e655274 54726564 4d656d69     .lastRenderTimeM
   1ed14:	696c6c69 203d2073 65202c69 65203d20     illis = i, e = e
   1ed24:	207c7c20 73696874 6e61632e 2c736176      || this.canvas,
   1ed34:	3d207420 7c207420 2069207c 7428202d      t = t || i - (t
   1ed44:	2e736968 616c6564 7c7c2079 2c293020     his.delay || 0),
   1ed54:	2d207420 2074203d 68742025 6f2e7369      t -= t % this.o
   1ed64:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   1ed74:	65786950 0a0d3b6c 20202020 20202020     Pixel;..        
   1ed84:	20202020 20202020 20726176 203d2073             var s = 
   1ed94:	65672e65 6e6f4374 74786574 64322228     e.getContext("2d
   1eda4:	0d2c2922 2020200a 20202020 20202020     "),..           
   1edb4:	20202020 20202020 3d206e20 69687420              n = thi
   1edc4:	706f2e73 6e6f6974 0a0d2c73 20202020     s.options,..    
   1edd4:	20202020 20202020 20202020 20202020                     
   1ede4:	203d2072 200a0d7b 20202020 20202020     r = {..         
   1edf4:	20202020 20202020 20202020 74202020                    t
   1ee04:	203a706f 0a0d2c30 20202020 20202020     op: 0,..        
   1ee14:	20202020 20202020 20202020 20202020                     
   1ee24:	7466656c 2c30203a 20200a0d 20202020     left: 0,..      
   1ee34:	20202020 20202020 20202020 20202020                     
   1ee44:	69772020 3a687464 632e6520 6e65696c       width: e.clien
   1ee54:	64695774 0d2c6874 2020200a 20202020     tWidth,..       
   1ee64:	20202020 20202020 20202020 20202020                     
   1ee74:	69656820 3a746867 632e6520 6e65696c      height: e.clien
   1ee84:	69654874 0d746867 2020200a 20202020     tHeight..       
   1ee94:	20202020 20202020 20202020 0d2c7d20                  },.
   1eea4:	2020200a 20202020 20202020 20202020     .               
   1eeb4:	20202020 3d206c20 2d207420 772e7220          l = t - r.w
   1eec4:	68746469 6e202a20 6c696d2e 5073696c     idth * n.millisP
   1eed4:	69507265 2c6c6578 20200a0d 20202020     erPixel,..      
   1eee4:	20202020 20202020 20202020 206f2020                   o 
   1eef4:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1ef04:	2020200a 20202020 20202020 20202020     .               
   1ef14:	20202020 20202020 72617620 3d207420              var t =
   1ef24:	2d206520 69687420 75632e73 6e657272      e - this.curren
   1ef34:	73695674 566e694d 65756c61 200a0d3b     tVisMinValue;.. 
   1ef44:	20202020 20202020 20202020 20202020                     
   1ef54:	20202020 72202020 72757465 2030206e            return 0 
   1ef64:	203d3d3d 73696874 7275632e 746e6572     === this.current
   1ef74:	756c6156 6e615265 3f206567 682e7220     ValueRange ? r.h
   1ef84:	68676965 203a2074 65682e72 74686769     eight : r.height
   1ef94:	4d202d20 2e687461 6e756f72 20742864      - Math.round(t 
   1efa4:	6874202f 632e7369 65727275 6156746e     / this.currentVa
   1efb4:	5265756c 65676e61 72202a20 6965682e     lueRange * r.hei
   1efc4:	29746867 20200a0d 20202020 20202020     ght)..          
   1efd4:	20202020 20202020 2e7d2020 646e6962               }.bind
   1efe4:	69687428 0d2c2973 2020200a 20202020     (this),..       
   1eff4:	20202020 20202020 20202020 3d206820                  h =
   1f004:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   1f014:	20202020 20202020 20202020 20202020                     
   1f024:	20202020 20202020 75746572 6e206e72             return n
   1f034:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   1f044:	4d203f20 2e687461 6e756f72 74282864      ? Math.round((t
   1f054:	65202d20 202f2029 696d2e6e 73696c6c      - e) / n.millis
   1f064:	50726550 6c657869 203a2029 6874614d     PerPixel) : Math
   1f074:	756f722e 7228646e 6469772e 2d206874     .round(r.width -
   1f084:	20742820 2965202d 6e202f20 6c696d2e      (t - e) / n.mil
   1f094:	5073696c 69507265 296c6578 20200a0d     lisPerPixel)..  
   1f0a4:	20202020 20202020 20202020 20202020                     
   1f0b4:	3b7d2020 20200a0d 20202020 20202020       };..          
   1f0c4:	20202020 66692020 68742820 752e7369           if (this.u
   1f0d4:	74616470 6c615665 61526575 2865676e     pdateValueRange(
   1f0e4:	73202c29 6e6f662e 203d2074 616c2e6e     ), s.font = n.la
   1f0f4:	736c6562 6e6f662e 7a695374 202b2065     bels.fontSize + 
   1f104:	20787022 202b2022 616c2e6e 736c6562     "px " + n.labels
   1f114:	6e6f662e 6d614674 2c796c69 732e7320     .fontFamily, s.s
   1f124:	28657661 73202c29 6172742e 616c736e     ave(), s.transla
   1f134:	72286574 66656c2e 72202c74 706f742e     te(r.left, r.top
   1f144:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   1f154:	2e73202c 74636572 202c3028 72202c30     , s.rect(0, 0, r
   1f164:	6469772e 202c6874 65682e72 74686769     .width, r.height
   1f174:	73202c29 696c632e 2c292870 732e7320     ), s.clip(), s.s
   1f184:	28657661 73202c29 6c69662e 7974536c     ave(), s.fillSty
   1f194:	3d20656c 672e6e20 2e646972 6c6c6966     le = n.grid.fill
   1f1a4:	6c797453 73202c65 656c632e 65527261     Style, s.clearRe
   1f1b4:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   1f1c4:	2e72202c 67696568 2c297468 662e7320     , r.height), s.f
   1f1d4:	526c6c69 28746365 30202c30 2e72202c     illRect(0, 0, r.
   1f1e4:	74646977 72202c68 6965682e 29746867     width, r.height)
   1f1f4:	2e73202c 74736572 2865726f 73202c29     , s.restore(), s
   1f204:	7661732e 2c292865 6c2e7320 57656e69     .save(), s.lineW
   1f214:	68746469 6e203d20 6972672e 696c2e64     idth = n.grid.li
   1f224:	6957656e 2c687464 732e7320 6b6f7274     neWidth, s.strok
   1f234:	79745365 3d20656c 672e6e20 2e646972     eStyle = n.grid.
   1f244:	6f727473 7453656b 2c656c79 672e6e20     strokeStyle, n.g
   1f254:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   1f264:	203e2065 7b202930 20200a0d 20202020     e > 0) {..      
   1f274:	20202020 20202020 20202020 2e732020                   s.
   1f284:	69676562 7461506e 3b292868 20200a0d     beginPath();..  
   1f294:	20202020 20202020 20202020 20202020                     
   1f2a4:	6f662020 76282072 64207261 74203d20       for (var d = t
   1f2b4:	74202d20 6e202520 6972672e 696d2e64      - t % n.grid.mi
   1f2c4:	73696c6c 4c726550 3b656e69 3e206420     llisPerLine; d >
   1f2d4:	3b6c203d 2d206420 2e6e203d 64697267     = l; d -= n.grid
   1f2e4:	6c696d2e 5073696c 694c7265 2029656e     .millisPerLine) 
   1f2f4:	200a0d7b 20202020 20202020 20202020     {..             
   1f304:	20202020 20202020 76202020 75207261                var u
   1f314:	68203d20 3b296428 20200a0d 20202020      = h(d);..      
   1f324:	20202020 20202020 20202020 20202020                     
   1f334:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   1f344:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   1f354:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   1f364:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   1f374:	67696568 0d297468 2020200a 20202020     height)..       
   1f384:	20202020 20202020 20202020 0a0d7d20                  }..
   1f394:	20202020 20202020 20202020 20202020                     
   1f3a4:	20202020 74732e73 656b6f72 202c2928         s.stroke(), 
   1f3b4:	6c632e73 5065736f 28687461 200a0d29     s.closePath().. 
   1f3c4:	20202020 20202020 20202020 7d202020                    }
   1f3d4:	20200a0d 20202020 20202020 20202020     ..              
   1f3e4:	6f662020 76282072 6d207261 31203d20       for (var m = 1
   1f3f4:	206d203b 2e6e203c 64697267 7265762e     ; m < n.grid.ver
   1f404:	61636974 6365536c 6e6f6974 6d203b73     ticalSections; m
   1f414:	203d2b20 7b202931 20200a0d 20202020      += 1) {..      
   1f424:	20202020 20202020 20202020 61762020                   va
   1f434:	20632072 614d203d 722e6874 646e756f     r c = Math.round
   1f444:	2a206d28 682e7220 68676965 202f2074     (m * r.height / 
   1f454:	72672e6e 762e6469 69747265 536c6163     n.grid.verticalS
   1f464:	69746365 29736e6f 200a0d3b 20202020     ections);..     
   1f474:	20202020 20202020 20202020 6e202020                    n
   1f484:	6972672e 68732e64 4c707261 73656e69     .grid.sharpLines
   1f494:	20262620 2d206328 352e203d 73202c29      && (c -= .5), s
   1f4a4:	6765622e 61506e69 29286874 2e73202c     .beginPath(), s.
   1f4b4:	65766f6d 30286f54 2963202c 2e73202c     moveTo(0, c), s.
   1f4c4:	656e696c 72286f54 6469772e 202c6874     lineTo(r.width, 
   1f4d4:	202c2963 74732e73 656b6f72 202c2928     c), s.stroke(), 
   1f4e4:	6c632e73 5065736f 28687461 200a0d29     s.closePath().. 
   1f4f4:	20202020 20202020 20202020 7d202020                    }
   1f504:	20200a0d 20202020 20202020 20202020     ..              
   1f514:	66692020 2e6e2820 64697267 726f622e       if (n.grid.bor
   1f524:	56726564 62697369 2620656c 73282026     derVisible && (s
   1f534:	6765622e 61506e69 29286874 2e73202c     .beginPath(), s.
   1f544:	6f727473 6552656b 30287463 2c30202c     strokeRect(0, 0,
   1f554:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   1f564:	2c297468 632e7320 65736f6c 68746150     ht), s.closePath
   1f574:	2c292928 722e7320 6f747365 29286572     ()), s.restore()
   1f584:	2e6e202c 69726f68 746e6f7a 694c6c61     , n.horizontalLi
   1f594:	2073656e 6e202626 726f682e 6e6f7a69     nes && n.horizon
   1f5a4:	4c6c6174 73656e69 6e656c2e 29687467     talLines.length)
   1f5b4:	20200a0d 20202020 20202020 20202020     ..              
   1f5c4:	20202020 6f662020 76282072 66207261           for (var f
   1f5d4:	30203d20 2066203b 2e6e203c 69726f68      = 0; f < n.hori
   1f5e4:	746e6f7a 694c6c61 2e73656e 676e656c     zontalLines.leng
   1f5f4:	203b6874 3d2b2066 20293120 200a0d7b     th; f += 1) {.. 
   1f604:	20202020 20202020 20202020 20202020                     
   1f614:	20202020 76202020 67207261 6e203d20            var g = n
   1f624:	726f682e 6e6f7a69 4c6c6174 73656e69     .horizontalLines
   1f634:	2c5d665b 20200a0d 20202020 20202020     [f],..          
   1f644:	20202020 20202020 20202020 20202020                     
   1f654:	20702020 614d203d 722e6874 646e756f       p = Math.round
   1f664:	67286f28 6c61762e 29296575 2e202d20     (o(g.value)) - .
   1f674:	0a0d3b35 20202020 20202020 20202020     5;..            
   1f684:	20202020 20202020 20202020 74732e73                 s.st
   1f694:	656b6f72 6c797453 203d2065 6f632e67     rokeStyle = g.co
   1f6a4:	20726f6c 22207c7c 66666623 22666666     lor || "#ffffff"
   1f6b4:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   1f6c4:	696c2e67 6957656e 20687464 31207c7c     g.lineWidth || 1
   1f6d4:	2e73202c 69676562 7461506e 2c292868     , s.beginPath(),
   1f6e4:	6d2e7320 5465766f 2c30286f 2c297020      s.moveTo(0, p),
   1f6f4:	6c2e7320 54656e69 2e72286f 74646977      s.lineTo(r.widt
   1f704:	70202c68 73202c29 7274732e 28656b6f     h, p), s.stroke(
   1f714:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   1f724:	20200a0d 20202020 20202020 20202020     ..              
   1f734:	20202020 0d7d2020 2020200a 20202020           }..       
   1f744:	20202020 20202020 726f6620 61762820              for (va
   1f754:	20532072 3b30203d 3c205320 69687420     r S = 0; S < thi
   1f764:	65732e73 73656972 2e746553 676e656c     s.seriesSet.leng
   1f774:	203b6874 3d2b2053 20293120 200a0d7b     th; S += 1) {.. 
   1f784:	20202020 20202020 20202020 20202020                     
   1f794:	73202020 7661732e 3b292865 20200a0d        s.save();..  
   1f7a4:	20202020 20202020 20202020 20202020                     
   1f7b4:	61762020 20762072 6874203d 732e7369       var v = this.s
   1f7c4:	65697265 74655373 2e5d535b 656d6974     eriesSet[S].time
   1f7d4:	69726553 0d2c7365 2020200a 20202020     Series,..       
   1f7e4:	20202020 20202020 20202020 20202020                     
   1f7f4:	3d207720 642e7620 2c617461 20200a0d      w = v.data,..  
   1f804:	20202020 20202020 20202020 20202020                     
   1f814:	20202020 20782020 6874203d 732e7369           x = this.s
   1f824:	65697265 74655373 2e5d535b 6974706f     eriesSet[S].opti
   1f834:	3b736e6f 20200a0d 20202020 20202020     ons;..          
   1f844:	20202020 20202020 2e762020 706f7264               v.drop
   1f854:	44646c4f 28617461 6e202c6c 78616d2e     OldData(l, n.max
   1f864:	61746144 4c746553 74676e65 202c2968     DataSetLength), 
   1f874:	696c2e73 6957656e 20687464 2e78203d     s.lineWidth = x.
   1f884:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   1f894:	53656b6f 656c7974 78203d20 7274732e     okeStyle = x.str
   1f8a4:	53656b6f 656c7974 2e73202c 69676562     okeStyle, s.begi
   1f8b4:	7461506e 3b292868 20200a0d 20202020     nPath();..      
   1f8c4:	20202020 20202020 20202020 6f662020                   fo
   1f8d4:	76282072 79207261 30203d20 2062202c     r (var y = 0, b 
   1f8e4:	2c30203d 3d205620 202c3020 203d2054     = 0, V = 0, T = 
   1f8f4:	54203b30 77203c20 6e656c2e 20687467     0; T < w.length 
   1f904:	31202626 3d3d2120 6c2e7720 74676e65     && 1 !== w.lengt
   1f914:	54203b68 203d2b20 7b202931 20200a0d     h; T += 1) {..  
   1f924:	20202020 20202020 20202020 20202020                     
   1f934:	20202020 61762020 204e2072 2868203d           var N = h(
   1f944:	5d545b77 295d305b 200a0d2c 20202020     w[T][0]),..     
   1f954:	20202020 20202020 20202020 20202020                     
   1f964:	20202020 50202020 6f203d20 545b7728            P = o(w[T
   1f974:	5d315b5d 0a0d3b29 20202020 20202020     ][1]);..        
   1f984:	20202020 20202020 20202020 20202020                     
   1f994:	28206669 3d3d2030 2954203d 3d207920     if (0 === T) y =
   1f9a4:	202c4e20 6f6d2e73 6f546576 202c4e28      N, s.moveTo(N, 
   1f9b4:	0d3b2950 2020200a 20202020 20202020     P);..           
   1f9c4:	20202020 20202020 20202020 736c6520                  els
   1f9d4:	77732065 68637469 2e6e2820 65746e69     e switch (n.inte
   1f9e4:	6c6f7072 6f697461 7b20296e 20200a0d     rpolation) {..  
   1f9f4:	20202020 20202020 20202020 20202020                     
   1fa04:	20202020 20202020 61632020 22206573               case "
   1fa14:	656e696c 3a227261 20200a0d 20202020     linear":..      
   1fa24:	20202020 20202020 20202020 20202020                     
   1fa34:	20202020 61632020 22206573 656e696c           case "line
   1fa44:	0a0d3a22 20202020 20202020 20202020     ":..            
   1fa54:	20202020 20202020 20202020 20202020                     
   1fa64:	20202020 696c2e73 6f54656e 202c4e28         s.lineTo(N, 
   1fa74:	0d3b2950 2020200a 20202020 20202020     P);..           
   1fa84:	20202020 20202020 20202020 20202020                     
   1fa94:	20202020 65726220 0d3b6b61 2020200a          break;..   
   1faa4:	20202020 20202020 20202020 20202020                     
   1fab4:	20202020 20202020 73616320 62222065              case "b
   1fac4:	65697a65 0d3a2272 2020200a 20202020     ezier":..       
   1fad4:	20202020 20202020 20202020 20202020                     
   1fae4:	20202020 66656420 746c7561 200a0d3a          default:.. 
   1faf4:	20202020 20202020 20202020 20202020                     
   1fb04:	20202020 20202020 20202020 73202020                    s
   1fb14:	7a65622e 43726569 65767275 4d286f54     .bezierCurveTo(M
   1fb24:	2e687461 6e756f72 62282864 4e202b20     ath.round((b + N
   1fb34:	202f2029 202c2932 4d202c56 2e687461     ) / 2), V, Math.
   1fb44:	6e756f72 20622864 294e202b 32202f20     round(b + N) / 2
   1fb54:	2c50202c 202c4e20 0d3b2950 2020200a     , P, N, P);..   
   1fb64:	20202020 20202020 20202020 20202020                     
   1fb74:	20202020 20202020 20202020 65726220                  bre
   1fb84:	0d3b6b61 2020200a 20202020 20202020     ak;..           
   1fb94:	20202020 20202020 20202020 20202020                     
   1fba4:	73616320 73222065 22706574 200a0d3a      case "step":.. 
   1fbb4:	20202020 20202020 20202020 20202020                     
   1fbc4:	20202020 20202020 20202020 73202020                    s
   1fbd4:	6e696c2e 286f5465 56202c4e 73202c29     .lineTo(N, V), s
   1fbe4:	6e696c2e 286f5465 50202c4e 200a0d29     .lineTo(N, P).. 
   1fbf4:	20202020 20202020 20202020 20202020                     
   1fc04:	20202020 7d202020 20200a0d 20202020            }..      
   1fc14:	20202020 20202020 20202020 20202020                     
   1fc24:	20622020 2c4e203d 3d205620 0a0d5020       b = N, V = P..
   1fc34:	20202020 20202020 20202020 20202020                     
   1fc44:	20202020 200a0d7d 20202020 20202020         }..         
   1fc54:	20202020 20202020 77202020 6e656c2e                w.len
   1fc64:	20687467 2031203e 28202626 69662e78     gth > 1 && (x.fi
   1fc74:	74536c6c 20656c79 28202626 696c2e73     llStyle && (s.li
   1fc84:	6f54656e 772e7228 68746469 78202b20     neTo(r.width + x
   1fc94:	6e696c2e 64695765 2b206874 202c3120     .lineWidth + 1, 
   1fca4:	202c2956 696c2e73 6f54656e 772e7228     V), s.lineTo(r.w
   1fcb4:	68746469 78202b20 6e696c2e 64695765     idth + x.lineWid
   1fcc4:	2b206874 202c3120 65682e72 74686769     th + 1, r.height
   1fcd4:	78202b20 6e696c2e 64695765 2b206874      + x.lineWidth +
   1fce4:	2c293120 6c2e7320 54656e69 2c79286f      1), s.lineTo(y,
   1fcf4:	682e7220 68676965 202b2074 696c2e78      r.height + x.li
   1fd04:	6957656e 29687464 2e73202c 6c6c6966     neWidth), s.fill
   1fd14:	6c797453 203d2065 69662e78 74536c6c     Style = x.fillSt
   1fd24:	2c656c79 662e7320 286c6c69 202c2929     yle, s.fill()), 
   1fd34:	74732e78 656b6f72 6c797453 26262065     x.strokeStyle &&
   1fd44:	6f6e2220 2022656e 203d3d21 74732e78      "none" !== x.st
   1fd54:	656b6f72 6c797453 26262065 732e7320     rokeStyle && s.s
   1fd64:	6b6f7274 2c292865 632e7320 65736f6c     troke(), s.close
   1fd74:	68746150 2c292928 722e7320 6f747365     Path()), s.resto
   1fd84:	29286572 20200a0d 20202020 20202020     re()..          
   1fd94:	20202020 0d7d2020 2020200a 20202020           }..       
   1fda4:	20202020 20202020 20666920 2e6e2128              if (!n.
   1fdb4:	6562616c 642e736c 62617369 2064656c     labels.disabled 
   1fdc4:	21202626 614e7369 6874284e 762e7369     && !isNaN(this.v
   1fdd4:	65756c61 676e6152 696d2e65 2620296e     alueRange.min) &
   1fde4:	69212026 4e614e73 69687428 61762e73     & !isNaN(this.va
   1fdf4:	5265756c 65676e61 78616d2e 7b202929     lueRange.max)) {
   1fe04:	20200a0d 20202020 20202020 20202020     ..              
   1fe14:	20202020 61762020 204d2072 2e6e203d           var M = n.
   1fe24:	78614d79 6d726f46 65747461 68742872     yMaxFormatter(th
   1fe34:	762e7369 65756c61 676e6152 616d2e65     is.valueRange.ma
   1fe44:	6e202c78 62616c2e 2e736c65 63657270     x, n.labels.prec
   1fe54:	6f697369 0d2c296e 2020200a 20202020     ision),..       
   1fe64:	20202020 20202020 20202020 20202020                     
   1fe74:	3d206b20 792e6e20 466e694d 616d726f      k = n.yMinForma
   1fe84:	72657474 69687428 61762e73 5265756c     tter(this.valueR
   1fe94:	65676e61 6e696d2e 2e6e202c 6562616c     ange.min, n.labe
   1fea4:	702e736c 69636572 6e6f6973 0a0d2c29     ls.precision),..
   1feb4:	20202020 20202020 20202020 20202020                     
   1fec4:	20202020 20202020 203d2046 63732e6e             F = n.sc
   1fed4:	6c6c6f72 6b636142 64726177 203f2073     rollBackwards ? 
   1fee4:	203a2030 69772e72 20687464 2e73202d     0 : r.width - s.
   1fef4:	7361656d 54657275 28747865 772e294d     measureText(M).w
   1ff04:	68746469 32202d20 200a0d2c 20202020     idth - 2,..     
   1ff14:	20202020 20202020 20202020 20202020                     
   1ff24:	52202020 6e203d20 7263732e 426c6c6f        R = n.scrollB
   1ff34:	776b6361 73647261 30203f20 72203a20     ackwards ? 0 : r
   1ff44:	6469772e 2d206874 6d2e7320 75736165     .width - s.measu
   1ff54:	65546572 6b287478 69772e29 20687464     reText(k).width 
   1ff64:	3b32202d 20200a0d 20202020 20202020     - 2;..          
   1ff74:	20202020 20202020 2e732020 6c6c6966               s.fill
   1ff84:	6c797453 203d2065 616c2e6e 736c6562     Style = n.labels
   1ff94:	6c69662e 7974536c 202c656c 69662e73     .fillStyle, s.fi
   1ffa4:	65546c6c 4d287478 2c46202c 6c2e6e20     llText(M, F, n.l
   1ffb4:	6c656261 6f662e73 6953746e 2c29657a     abels.fontSize),
   1ffc4:	662e7320 546c6c69 28747865 52202c6b      s.fillText(k, R
   1ffd4:	2e72202c 67696568 2d207468 0d293220     , r.height - 2).
   1ffe4:	2020200a 20202020 20202020 20202020     .               
   1fff4:	0a0d7d20 20202020 20202020 20202020      }..            
   20004:	20202020 28206669 69742e6e 7473656d         if (n.timest
   20014:	46706d61 616d726f 72657474 20262620     ampFormatter && 
   20024:	72672e6e 6d2e6469 696c6c69 72655073     n.grid.millisPer
   20034:	656e694c 30203e20 0d7b2029 2020200a     Line > 0) {..   
   20044:	20202020 20202020 20202020 20202020                     
   20054:	72617620 3d204120 732e6e20 6c6f7263      var A = n.scrol
   20064:	6361426c 7261776b 3f207364 6d2e7320     lBackwards ? s.m
   20074:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   20084:	20687464 2e72203a 74646977 202d2068     dth : r.width - 
   20094:	656d2e73 72757361 78655465 296b2874     s.measureText(k)
   200a4:	6469772e 2b206874 0d3b3420 2020200a     .width + 4;..   
   200b4:	20202020 20202020 20202020 20202020                     
   200c4:	726f6620 20642820 2074203d 2074202d      for (d = t - t 
   200d4:	2e6e2025 64697267 6c696d2e 5073696c     % n.grid.millisP
   200e4:	694c7265 203b656e 3d3e2064 203b6c20     erLine; d >= l; 
   200f4:	3d2d2064 672e6e20 2e646972 6c6c696d     d -= n.grid.mill
   20104:	65507369 6e694c72 7b202965 20200a0d     isPerLine) {..  
   20114:	20202020 20202020 20202020 20202020                     
   20124:	20202020 20752020 2868203d 0d3b2964           u = h(d);.
   20134:	2020200a 20202020 20202020 20202020     .               
   20144:	20202020 20202020 20666920 2e6e2128              if (!n.
   20154:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   20164:	75202626 41203c20 207c7c20 63732e6e     && u < A || n.sc
   20174:	6c6c6f72 6b636142 64726177 26262073     rollBackwards &&
   20184:	3e207520 20294120 200a0d7b 20202020      u > A) {..     
   20194:	20202020 20202020 20202020 20202020                     
   201a4:	20202020 76202020 42207261 6e203d20            var B = n
   201b4:	44207765 28657461 0d2c2964 2020200a     ew Date(d),..   
   201c4:	20202020 20202020 20202020 20202020                     
   201d4:	20202020 20202020 20202020 3d204c20                  L =
   201e4:	742e6e20 73656d69 706d6174 6d726f46      n.timestampForm
   201f4:	65747461 29422872 200a0d2c 20202020     atter(B),..     
   20204:	20202020 20202020 20202020 20202020                     
   20214:	20202020 20202020 57202020 73203d20                W = s
   20224:	61656d2e 65727573 74786554 2e294c28     .measureText(L).
   20234:	74646977 0a0d3b68 20202020 20202020     width;..        
   20244:	20202020 20202020 20202020 20202020                     
   20254:	20202020 203d2041 63732e6e 6c6c6f72         A = n.scroll
   20264:	6b636142 64726177 203f2073 202b2075     Backwards ? u + 
   20274:	202b2057 203a2032 202d2075 202d2057     W + 2 : u - W - 
   20284:	73202c32 6c69662e 7974536c 3d20656c     2, s.fillStyle =
   20294:	6c2e6e20 6c656261 69662e73 74536c6c      n.labels.fillSt
   202a4:	2c656c79 732e6e20 6c6f7263 6361426c     yle, n.scrollBac
   202b4:	7261776b 3f207364 662e7320 546c6c69     kwards ? s.fillT
   202c4:	28747865 75202c4c 2e72202c 67696568     ext(L, u, r.heig
   202d4:	2d207468 20293220 2e73203a 6c6c6966     ht - 2) : s.fill
   202e4:	74786554 202c4c28 202d2075 72202c57     Text(L, u - W, r
   202f4:	6965682e 20746867 2932202d 20200a0d     .height - 2)..  
   20304:	20202020 20202020 20202020 20202020                     
   20314:	20202020 0d7d2020 2020200a 20202020           }..       
   20324:	20202020 20202020 20202020 0a0d7d20                  }..
   20334:	20202020 20202020 20202020 20202020                     
   20344:	200a0d7d 20202020 20202020 20202020     }..             
   20354:	73202020 7365722e 65726f74 0a0d2928        s.restore()..
   20364:	20202020 20202020 20202020 61202c7d                 }, a
   20374:	6d69742e 726f4665 7474616d 3d207265     .timeFormatter =
   20384:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   20394:	20202020 20202020 20202020 20202020                     
   203a4:	636e7566 6e6f6974 65287420 0d7b2029     function t(e) {.
   203b4:	2020200a 20202020 20202020 20202020     .               
   203c4:	20202020 74657220 206e7275 3c206528          return (e <
   203d4:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   203e4:	0d65202b 2020200a 20202020 20202020     + e..           
   203f4:	20202020 0a0d7d20 20202020 20202020          }..        
   20404:	20202020 20202020 75746572 74206e72             return t
   20414:	672e6528 6f487465 28737275 2b202929     (e.getHours()) +
   20424:	223a2220 74202b20 672e6528 694d7465      ":" + t(e.getMi
   20434:	6574756e 29292873 22202b20 2b20223a     nutes()) + ":" +
   20444:	65287420 7465672e 6f636553 2873646e      t(e.getSeconds(
   20454:	0a0d2929 20202020 20202020 20202020     ))..            
   20464:	65202c7d 6d69542e 72655365 20736569     }, e.TimeSeries 
   20474:	2c69203d 532e6520 746f6f6d 43656968     = i, e.SmoothieC
   20484:	74726168 61203d20 20200a0d 20202020     hart = a..      
   20494:	287d2020 646e7522 6e696665 20226465       }("undefined" 
   204a4:	74203d3d 6f657079 78652066 74726f70     == typeof export
   204b4:	203f2073 73696874 65203a20 726f7078     s ? this : expor
   204c4:	3b297374 0a0d0a0d 20202020 20202020     ts);....        
   204d4:	636e7566 6e6f6974 616f6c20 74614464     function loadDat
   204e4:	20292861 200a0d7b 20202020 20202020     a() {..         
   204f4:	76202020 72207261 200a0d3b 20202020        var r;..     
   20504:	20202020 74202020 7b207972 20200a0d            try {..  
   20514:	20202020 20202020 20202020 20722020                   r 
   20524:	656e203d 4d582077 7474484c 71655270     = new XMLHttpReq
   20534:	74736575 0a0d2928 20202020 20202020     uest()..        
   20544:	20202020 6163207d 20686374 20296528         } catch (e) 
   20554:	200a0d7b 20202020 20202020 20202020     {..             
   20564:	74202020 7b207972 20200a0d 20202020        try {..      
   20574:	20202020 20202020 20202020 20722020                   r 
   20584:	656e203d 63412077 65766974 6a624f58     = new ActiveXObj
   20594:	28746365 78734d22 2e326c6d 484c4d58     ect("Msxml2.XMLH
   205a4:	22505454 200a0d29 20202020 20202020     TTP")..         
   205b4:	20202020 7d202020 74616320 28206863            } catch (
   205c4:	7b202965 20200a0d 20202020 20202020     e) {..          
   205d4:	20202020 20202020 72742020 0d7b2079               try {.
   205e4:	2020200a 20202020 20202020 20202020     .               
   205f4:	20202020 20202020 3d207220 77656e20              r = new
   20604:	74634120 58657669 656a624f 22287463      ActiveXObject("
   20614:	7263694d 666f736f 4d582e74 5454484c     Microsoft.XMLHTT
   20624:	0d292250 2020200a 20202020 20202020     P")..           
   20634:	20202020 20202020 63207d20 68637461              } catch
   20644:	29652820 0a0d7b20 20202020 20202020      (e) {..        
   20654:	20202020 20202020 20202020 20202020                     
   20664:	72656c61 59222874 2072756f 776f7262     alert("Your brow
   20674:	20726573 73656f64 746f6e20 70757320     ser does not sup
   20684:	74726f70 414a4120 29222158 200a0d3b     port AJAX!");.. 
   20694:	20202020 20202020 20202020 20202020                     
   206a4:	20202020 72202020 72757465 6166206e            return fa
   206b4:	0d65736c 2020200a 20202020 20202020     lse..           
   206c4:	20202020 20202020 0a0d7d20 20202020              }..    
   206d4:	20202020 20202020 20202020 200a0d7d                 }.. 
   206e4:	20202020 20202020 7d202020 20200a0d                }..  
   206f4:	20202020 20202020 2e722020 65726e6f               r.onre
   20704:	73796461 65746174 6e616863 3d206567     adystatechange =
   20714:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   20724:	20202020 20202020 20202020 69202020                    i
   20734:	72282066 6165722e 74537964 20657461     f (r.readyState 
   20744:	34203d3d 0d7b2029 2020200a 20202020     == 4) {..       
   20754:	20202020 20202020 20202020 202f2f20                  // 
   20764:	20736572 7427203d 206b6f6f 202b2027     res = 'took ' + 
   20774:	656e2828 61442077 29286574 65672e29     ((new Date()).ge
   20784:	6d695474 20292865 7473202d 2e747261     tTime() - start.
   20794:	54746567 28656d69 2f202929 30303120     getTime()) / 100
   207a4:	202b2030 65732027 646e6f63 0d3b2773     0 + ' seconds';.
   207b4:	2020200a 20202020 20202020 20202020     .               
   207c4:	20202020 73657220 72203d20 7365722e          res = r.res
   207d4:	736e6f70 78655465 70732e74 2874696c     ponseText.split(
   207e4:	29222c22 200a0d3b 20202020 20202020     ",");..         
   207f4:	20202020 20202020 64202020 6d75636f                docum
   20804:	2e746e65 45746567 656d656c 7942746e     ent.getElementBy
   20814:	22286449 6f6d6564 692e2922 72656e6e     Id("demo").inner
   20824:	4c4d5448 72203d20 0d3b7365 2020200a     HTML = res;..   
   20834:	20202020 20202020 20202020 20202020                     
   20844:	746e6920 616e7265 65745f6c 6c5f706d      internal_temp_l
   20854:	2e656e69 65707061 6e28646e 44207765     ine.append(new D
   20864:	28657461 65672e29 6d695474 2c292865     ate().getTime(),
   20874:	73657220 295d305b 200a0d3b 20202020      res[0]);..     
   20884:	20202020 20202020 20202020 70202020                    p
   20894:	765f746f 61746c6f 6c5f6567 2e656e69     ot_voltage_line.
   208a4:	65707061 6e28646e 44207765 28657461     append(new Date(
   208b4:	65672e29 6d695474 2c292865 73657220     ).getTime(), res
   208c4:	295d315b 200a0d3b 20202020 20202020     [1]);..         
   208d4:	20202020 7d202020 20200a0d 20202020            }..      
   208e4:	20202020 3b7d2020 20200a0d 20202020           };..      
   208f4:	20202020 74732020 20747261 656e203d           start = ne
   20904:	61442077 29286574 200a0d3b 20202020     w Date();..     
   20914:	20202020 72202020 65706f2e 4722286e            r.open("G
   20924:	2c225445 732f2220 6f736e65 74616472     ET", "/sensordat
   20934:	68732e61 226c6d74 7274202c 3b296575     a.shtml", true);
   20944:	20200a0d 20202020 20202020 2e722020     ..            r.
   20954:	646e6573 6c756e28 0a0d296c 20202020     send(null)..    
   20964:	20202020 0d0a0d7d 200a0d0a 20202020         }......     
   20974:	76202020 69207261 7265746e 5f6c616e        var internal_
   20984:	706d6574 6168635f 3d207472 77656e20     temp_chart = new
   20994:	6f6d5320 6968746f 61684365 7b287472      SmoothieChart({
   209a4:	20200a0d 20202020 20202020 696d2020     ..            mi
   209b4:	73696c6c 50726550 6c657869 3034203a     llisPerPixel: 40
   209c4:	200a0d2c 20202020 20202020 6d202020     ,..            m
   209d4:	61567861 5365756c 656c6163 2e31203a     axValueScale: 1.
   209e4:	0d2c3032 2020200a 20202020 20202020     20,..           
   209f4:	6e696d20 756c6156 61635365 203a656c      minValueScale: 
   20a04:	30322e31 20200a0d 20202020 297d2020     1.20..        })
   20a14:	200a0d3b 20202020 69202020 7265746e     ;..        inter
   20a24:	5f6c616e 706d6574 6168635f 732e7472     nal_temp_chart.s
   20a34:	61657274 286f546d 75636f64 746e656d     treamTo(document
   20a44:	7465672e 6d656c45 42746e65 28644979     .getElementById(
   20a54:	746e6922 616e7265 65745f6c 675f706d     "internal_temp_g
   20a64:	68706172 3b292922 20200a0d 20202020     raph"));..      
   20a74:	61762020 6e692072 6e726574 745f6c61       var internal_t
   20a84:	5f706d65 656e696c 6e203d20 54207765     emp_line = new T
   20a94:	53656d69 65697265 3b292873 0a0d0a0d     imeSeries();....
   20aa4:	20202020 20202020 20726176 5f746f70             var pot_
   20ab4:	746c6f76 5f656761 72616863 203d2074     voltage_chart = 
   20ac4:	2077656e 6f6f6d53 65696874 72616843     new SmoothieChar
   20ad4:	0d7b2874 2020200a 20202020 20202020     t({..           
   20ae4:	6c696d20 5073696c 69507265 3a6c6578      millisPerPixel:
   20af4:	2c303420 20200a0d 20202020 20202020      40,..          
   20b04:	616d2020 6c615678 63536575 3a656c61       maxValueScale:
   20b14:	322e3120 0a0d2c30 20202020 20202020      1.20,..        
   20b24:	20202020 566e696d 65756c61 6c616353         minValueScal
   20b34:	31203a65 0d30322e 2020200a 20202020     e: 1.20..       
   20b44:	3b297d20 20200a0d 20202020 6f702020      });..        po
   20b54:	6f765f74 6761746c 68635f65 2e747261     t_voltage_chart.
   20b64:	65727473 6f546d61 636f6428 6e656d75     streamTo(documen
   20b74:	65672e74 656c4574 746e656d 64497942     t.getElementById
   20b84:	6f702228 72675f74 22687061 0d3b2929     ("pot_graph"));.
   20b94:	2020200a 20202020 72617620 746f7020     .        var pot
   20ba4:	6c6f765f 65676174 6e696c5f 203d2065     _voltage_line = 
   20bb4:	2077656e 656d6954 69726553 29287365     new TimeSeries()
   20bc4:	0d0a0d3b 2020200a 20202020 74657320     ;....        set
   20bd4:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   20be4:	2029286e 200a0d7b 20202020 20202020     n() {..         
   20bf4:	6c202020 4464616f 28617461 0a0d3b29        loadData();..
   20c04:	20202020 20202020 35202c7d 0d3b2930             }, 50);.
   20c14:	200a0d0a 20202020 69202020 7265746e     ...        inter
   20c24:	5f6c616e 706d6574 6168635f 612e7472     nal_temp_chart.a
   20c34:	69546464 6553656d 73656972 746e6928     ddTimeSeries(int
   20c44:	616e7265 65745f6c 6c5f706d 2c656e69     ernal_temp_line,
   20c54:	0a0d7b20 20202020 20202020 20202020      {..            
   20c64:	6f727473 7453656b 3a656c79 67722720     strokeStyle: 'rg
   20c74:	2c302862 35353220 2930202c 0a0d2c27     b(0, 255, 0)',..
   20c84:	20202020 20202020 20202020 6c6c6966                 fill
   20c94:	6c797453 27203a65 61626772 202c3028     Style: 'rgba(0, 
   20ca4:	2c353032 202c3020 29342e30 0a0d2c27     205, 0, 0.4)',..
   20cb4:	20202020 20202020 20202020 656e696c                 line
   20cc4:	74646957 33203a68 20200a0d 20202020     Width: 3..      
   20cd4:	297d2020 200a0d3b 20202020 70202020       });..        p
   20ce4:	765f746f 61746c6f 635f6567 74726168     ot_voltage_chart
   20cf4:	6464612e 656d6954 69726553 70287365     .addTimeSeries(p
   20d04:	765f746f 61746c6f 6c5f6567 2c656e69     ot_voltage_line,
   20d14:	0a0d7b20 20202020 20202020 20202020      {..            
   20d24:	6f727473 7453656b 3a656c79 67722720     strokeStyle: 'rg
   20d34:	2c302862 35353220 2930202c 0a0d2c27     b(0, 255, 0)',..
   20d44:	20202020 20202020 20202020 6c6c6966                 fill
   20d54:	6c797453 27203a65 61626772 202c3028     Style: 'rgba(0, 
   20d64:	2c353032 202c3020 29342e30 0a0d2c27     205, 0, 0.4)',..
   20d74:	20202020 20202020 20202020 656e696c                 line
   20d84:	74646957 33203a68 20200a0d 20202020     Width: 3..      
   20d94:	297d2020 200a0d3b 3c202020 7263732f       });..    </scr
   20da4:	3e747069 0a0d0a0d 0a0d0a0d 6f622f3c     ipt>........</bo
   20db4:	0d3e7964 3c0a0d0a 6d74682f 00003e6c     dy>....</html>..

00020dc4 <data_index_html>:
   20dc4:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   20dd4:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   20de4:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   20df4:	3c202020 6c746974 614a3e65 7327656b        <title>Jake's
   20e04:	61657720 72656874 61747320 6e6f6974      weather station
   20e14:	69687420 3c79676e 7469742f 0d3e656c      thingy</title>.
   20e24:	2020200a 656d3c20 68206174 2d707474     .    <meta http-
   20e34:	69757165 63223d76 65746e6f 742d746e     equiv="content-t
   20e44:	22657079 6e6f6320 746e6574 6574223d     ype" content="te
   20e54:	682f7478 3b6c6d74 61686320 74657372     xt/html; charset
   20e64:	6f73693d 3538382d 22312d39 0d3e2f20     =iso-8859-1" />.
   20e74:	2020200a 74733c20 20656c79 6964656d     .    <style medi
   20e84:	61223d61 20226c6c 65707974 6574223d     a="all" type="te
   20e94:	632f7478 3e227373 20200a0d 20202020     xt/css">..      
   20ea4:	69402020 726f706d 63222074 732f7373       @import "css/s
   20eb4:	656c7974 73632e73 0d3b2273 2020200a     tyles.css";..   
   20ec4:	732f3c20 656c7974 3c0a0d3e 6165682f      </style>..</hea
   20ed4:	0a0d3e64 623c0a0d 3e79646f 20200a0d     d>....<body>..  
   20ee4:	643c2020 69207669 6d223d64 226e6961       <div id="main"
   20ef4:	200a0d3e 20202020 3c202020 20766964     >..        <div 
   20f04:	223d6469 64616568 3e227265 20200a0d     id="header">..  
   20f14:	20202020 20202020 613c2020 65726820               <a hre
   20f24:	69223d66 7865646e 6d74682e 6320226c     f="index.html" c
   20f34:	7373616c 6f6c223d 3e226f67 676d693c     lass="logo"><img
   20f44:	63727320 6d69223d 6c632f67 4c64756f      src="img/cloudL
   20f54:	2e6f676f 22676e70 64697720 223d6874     ogo.png" width="
   20f64:	22303031 69656820 3d746867 22303822     100" height="80"
   20f74:	746c6120 2022223d 2f3c3e2f 0a0d3e61      alt="" /></a>..
   20f84:	20200a0d 20202020 20202020 753c2020     ..            <u
   20f94:	6469206c 6f74223d 616e2d70 61676976     l id="top-naviga
   20fa4:	6e6f6974 0a0d3e22 20202020 20202020     tion">..        
   20fb4:	20202020 20202020 20696c3c 73616c63             <li clas
   20fc4:	61223d73 76697463 3c3e2265 6e617073     s="active"><span
   20fd4:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   20fe4:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   20ff4:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   21004:	0a0d3e6e 20202020 20202020 20202020     n>..            
   21014:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   21024:	20202020 20202020 3c202020 3c3e696c                <li><
   21034:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   21044:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   21054:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   21064:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   21074:	20200a0d 20202020 20202020 20202020     ..              
   21084:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   21094:	20202020 20202020 696c3c20 70733c3e              <li><sp
   210a4:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   210b4:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   210c4:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   210d4:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   210e4:	20202020 20202020 20202020 696c2f3c                 </li
   210f4:	200a0d3e 20202020 20202020 20202020     >..             
   21104:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   21114:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   21124:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   21134:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   21144:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   21154:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   21164:	20202020 20202020 20202020 696c3c20                  <li
   21174:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   21184:	66657268 6374223d 68732e70 226c6d74     href="tcp.shtml"
   21194:	6e6f433e 7463656e 736e6f69 3e612f3c     >Connections</a>
   211a4:	70732f3c 3c3e6e61 6170732f 0a0d3e6e     </span></span>..
   211b4:	20202020 20202020 20202020 20202020                     
   211c4:	696c2f3c 200a0d3e 20202020 20202020     </li>..         
   211d4:	3c202020 3e6c752f 20200a0d 20202020        </ul>..      
   211e4:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   211f4:	20202020 7669643c 3d646920 64696d22         <div id="mid
   21204:	22656c64 200a0d3e 20202020 20202020     dle">..         
   21214:	3c202020 573e3268 6f636c65 7420656d        <h2>Welcome t
   21224:	6f79206f 70207275 6f737265 206c616e     o your personal 
   21234:	6f6d6572 72206574 206c6165 656d6974     remote real time
   21244:	61657720 72656874 61747320 6e6f6974      weather station
   21254:	682f3c20 0a0d3e32 20202020 20202020      </h2>..        
   21264:	69642f3c 0a0d3e76 0a0d0a0d 20202020     </div>......    
   21274:	20202020 7669643c 3d646920 6f6f6622         <div id="foo
   21284:	22726574 642f3c3e 0d3e7669 2020200a     ter"></div>..   
   21294:	642f3c20 0d3e7669 3c0a0d0a 646f622f      </div>....</bod
   212a4:	0a0d3e79 2f3c0a0d 6c6d7468 0000003e     y>....</html>...

000212b4 <data_sensordata_shtml>:
   212b4:	6e65732f 64726f73 2e617461 6d746873     /sensordata.shtm
   212c4:	2125006c 6e657320 2d726f73 64616572     l.%! sensor-read
   212d4:	73676e69 00000000                       ings....

000212dc <data_smoothie_min_js>:
   212dc:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   212ec:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   212fc:	72617620 3d207420 65207b20 6e657478      var t = { exten
   2130c:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   2131c:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   2132c:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   2133c:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   2134c:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   2135c:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   2136c:	20200a0d 20202020 20202020 20202020     ..              
   2137c:	6f662020 76282072 69207261 206e6920       for (var i in 
   2138c:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   2139c:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   213ac:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   213bc:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   213cc:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   213dc:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   213ec:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   213fc:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   2140c:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   2141c:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   2142c:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   2143c:	7478652e 28646e65 75677261 746e656d     .extend(argument
   2144c:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   2145c:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   2146c:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   2147c:	656d7567 5b73746e 695b5d65 203b295d     guments[e][i]); 
   2148c:	75746572 61206e72 6d756772 73746e65     return arguments
   2149c:	205d305b 3b7d207d 0a0d0a0d 20202020     [0] } };....    
   214ac:	636e7566 6e6f6974 65286920 207b2029     function i(e) { 
   214bc:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   214cc:	7478652e 28646e65 202c7d7b 65642e69     .extend({}, i.de
   214dc:	6c756166 74704f74 736e6f69 2965202c     faultOptions, e)
   214ec:	6874202c 632e7369 7261656c 7d202928     , this.clear() }
   214fc:	0a0d0a0d 20202020 636e7566 6e6f6974     ....    function
   2150c:	65286120 207b2029 73696874 74706f2e      a(e) { this.opt
   2151c:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   2152c:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   2153c:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   2154c:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   2155c:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   2156c:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   2157c:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   2158c:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   2159c:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   215ac:	6c6c694d 3d207369 7d203020 20200a0d     Millis = 0 }..  
   215bc:	2e692020 61666564 4f746c75 6f697470       i.defaultOptio
   215cc:	3d20736e 72207b20 74657365 6e756f42     ns = { resetBoun
   215dc:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   215ec:	73657220 6f427465 73646e75 3021203a      resetBounds: !0
   215fc:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   2160c:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   2161c:	7b202928 69687420 61642e73 3d206174     () { this.data =
   2162c:	2c5d5b20 69687420 616d2e73 6c615678      [], this.maxVal
   2163c:	3d206575 6d754e20 2e726562 2c4e614e     ue = Number.NaN,
   2164c:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   2165c:	6d754e20 2e726562 204e614e 69202c7d      Number.NaN }, i
   2166c:	6f72702e 79746f74 722e6570 74657365     .prototype.reset
   2167c:	6e756f42 3d207364 6e756620 6f697463     Bounds = functio
   2168c:	2029286e 6669207b 68742820 642e7369     n() { if (this.d
   2169c:	2e617461 676e656c 20296874 6874207b     ata.length) { th
   216ac:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   216bc:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   216cc:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   216dc:	2e736968 61746164 5b5d305b 203b5d31     his.data[0][1]; 
   216ec:	20726f66 72617628 3d206520 203b3120     for (var e = 1; 
   216fc:	203c2065 73696874 7461642e 656c2e61     e < this.data.le
   2170c:	6874676e 2065203b 31203d2b 207b2029     ngth; e += 1) { 
   2171c:	20726176 203d2074 73696874 7461642e     var t = this.dat
   2172c:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   2173c:	20202020 20202020 20742020 6874203e               t > th
   2174c:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   2175c:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   2176c:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   2177c:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   2178c:	61566e69 2065756c 2974203d 7d207d20     inValue = t) } }
   2179c:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   217ac:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   217bc:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   217cc:	754e203d 7265626d 4e614e2e 202c7d20     = Number.NaN }, 
   217dc:	72702e69 746f746f 2e657079 65707061     i.prototype.appe
   217ec:	3d20646e 6e756620 6f697463 2c65286e     nd = function(e,
   217fc:	202c7420 7b202969 726f6620 61762820      t, i) { for (va
   2180c:	20612072 6874203d 642e7369 2e617461     r a = this.data.
   2181c:	676e656c 2d206874 203b3120 3d3e2061     length - 1; a >=
   2182c:	26203020 68742026 642e7369 5b617461      0 && this.data[
   2183c:	305b5d61 203e205d 20293b65 3d2d2061     a][0] > e;) a -=
   2184c:	203b3120 2031202d 203d3d3d 203f2061      1; - 1 === a ? 
   2185c:	73696874 7461642e 70732e61 6563696c     this.data.splice
   2186c:	202c3028 5b202c30 74202c65 3a20295d     (0, 0, [e, t]) :
   2187c:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   2188c:	203e2068 26262030 69687420 61642e73     h > 0 && this.da
   2189c:	615b6174 5d305b5d 3d3d3d20 3f206520     ta[a][0] === e ?
   218ac:	3f206920 68742820 642e7369 5b617461      i ? (this.data[
   218bc:	315b5d61 3d2b205d 202c7420 203d2074     a][1] += t, t = 
   218cc:	73696874 7461642e 5d615b61 295d315b     this.data[a][1])
   218dc:	74203a20 2e736968 61746164 5b5d615b      : this.data[a][
   218ec:	3d205d31 3a207420 3c206120 69687420     1] = t : a < thi
   218fc:	61642e73 6c2e6174 74676e65 202d2068     s.data.length - 
   2190c:	203f2031 73696874 7461642e 70732e61     1 ? this.data.sp
   2191c:	6563696c 2b206128 202c3120 5b202c30     lice(a + 1, 0, [
   2192c:	74202c65 3a20295d 69687420 61642e73     e, t]) : this.da
   2193c:	702e6174 28687375 202c655b 2c295d74     ta.push([e, t]),
   2194c:	69687420 616d2e73 6c615678 3d206575      this.maxValue =
   2195c:	4e736920 74284e61 2e736968 5678616d      isNaN(this.maxV
   2196c:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   2197c:	78616d2e 69687428 616d2e73 6c615678     .max(this.maxVal
   2198c:	202c6575 202c2974 73696874 6e696d2e     ue, t), this.min
   2199c:	756c6156 203d2065 614e7369 6874284e     Value = isNaN(th
   219ac:	6d2e7369 61566e69 2965756c 74203f20     is.minValue) ? t
   219bc:	4d203a20 2e687461 286e696d 73696874      : Math.min(this
   219cc:	6e696d2e 756c6156 74202c65 2c7d2029     .minValue, t) },
   219dc:	702e6920 6f746f72 65707974 6f72642e      i.prototype.dro
   219ec:	646c4f70 61746144 66203d20 74636e75     pOldData = funct
   219fc:	286e6f69 74202c65 207b2029 20726f66     ion(e, t) { for 
   21a0c:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   21a1c:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   21a2c:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   21a3c:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   21a4c:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   21a5c:	20202020 3d212030 2069203d 74202626         0 !== i && t
   21a6c:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   21a7c:	69202c30 2c7d2029 642e6120 75616665     0, i) }, a.defau
   21a8c:	6843746c 4f747261 6f697470 3d20736e     ltChartOptions =
   21a9c:	6d207b20 696c6c69 72655073 65786950      { millisPerPixe
   21aac:	32203a6c 65202c30 6c62616e 69704465     l: 20, enableDpi
   21abc:	6c616353 3a676e69 2c302120 694d7920     Scaling: !0, yMi
   21acc:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   21adc:	6e6f6974 202c6528 7b202974 74657220     tion(e, t) { ret
   21aec:	206e7275 73726170 6f6c4665 65287461     urn parseFloat(e
   21afc:	6f742e29 65786946 29742864 202c7d20     ).toFixed(t) }, 
   21b0c:	78614d79 6d726f46 65747461 66203a72     yMaxFormatter: f
   21b1c:	74636e75 286e6f69 74202c65 207b2029     unction(e, t) { 
   21b2c:	75746572 70206e72 65737261 616f6c46     return parseFloa
   21b3c:	29652874 466f742e 64657869 20297428     t(e).toFixed(t) 
   21b4c:	6d202c7d 61567861 5365756c 656c6163     }, maxValueScale
   21b5c:	2c31203a 6e696d20 756c6156 61635365     : 1, minValueSca
   21b6c:	203a656c 69202c31 7265746e 616c6f70     le: 1, interpola
   21b7c:	6e6f6974 6222203a 65697a65 202c2272     tion: "bezier", 
   21b8c:	6c616373 6f6d5365 6968746f 203a676e     scaleSmoothing: 
   21b9c:	3532312e 616d202c 74614478 74655361     .125, maxDataSet
   21bac:	676e654c 203a6874 73202c32 6c6f7263     Length: 2, scrol
   21bbc:	6361426c 7261776b 203a7364 202c3121     lBackwards: !1, 
   21bcc:	64697267 207b203a 6c6c6966 6c797453     grid: { fillStyl
   21bdc:	22203a65 30303023 22303030 7473202c     e: "#000000", st
   21bec:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   21bfc:	22373737 696c202c 6957656e 3a687464     777", lineWidth:
   21c0c:	202c3120 72616873 6e694c70 203a7365      1, sharpLines: 
   21c1c:	202c3121 6c6c696d 65507369 6e694c72     !1, millisPerLin
   21c2c:	31203a65 202c3365 74726576 6c616369     e: 1e3, vertical
   21c3c:	74636553 736e6f69 2c32203a 726f6220     Sections: 2, bor
   21c4c:	56726564 62697369 203a656c 7d203021     derVisible: !0 }
   21c5c:	616c202c 736c6562 207b203a 6c6c6966     , labels: { fill
   21c6c:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   21c7c:	6964202c 6c626173 203a6465 202c3121     , disabled: !1, 
   21c8c:	746e6f66 657a6953 3031203a 6f66202c     fontSize: 10, fo
   21c9c:	6146746e 796c696d 6d22203a 736f6e6f     ntFamily: "monos
   21cac:	65636170 70202c22 69636572 6e6f6973     pace", precision
   21cbc:	2032203a 68202c7d 7a69726f 61746e6f     : 2 }, horizonta
   21ccc:	6e694c6c 203a7365 7d205d5b 2e61202c     lLines: [] }, a.
   21cdc:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   21cec:	7974696c 7b203d20 71657220 74736575     lity = { request
   21cfc:	6d696e41 6f697461 6172466e 203a656d     AnimationFrame: 
   21d0c:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   21d1c:	74657220 206e7275 6e697728 2e776f64      return (window.
   21d2c:	75716572 41747365 616d696e 6e6f6974     requestAnimation
   21d3c:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   21d4c:	6b626577 65527469 73657571 696e4174     webkitRequestAni
   21d5c:	6974616d 72466e6f 20656d61 77207c7c     mationFrame || w
   21d6c:	6f646e69 6f6d2e77 7165527a 74736575     indow.mozRequest
   21d7c:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   21d8c:	6977207c 776f646e 65526f2e 73657571     | window.oReques
   21d9c:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   21dac:	77207c7c 6f646e69 736d2e77 75716552     || window.msRequ
   21dbc:	41747365 616d696e 6e6f6974 6d617246     estAnimationFram
   21dcc:	7c7c2065 6e756620 6f697463 2965286e     e || function(e)
   21ddc:	72207b20 72757465 6977206e 776f646e      { return window
   21dec:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   21dfc:	6e6f6974 7b202928 28286520 2077656e     tion() { e((new 
   21e0c:	65746144 65672e29 6d695474 29292865     Date).getTime())
   21e1c:	202c7d20 20293631 632e297d 286c6c61      }, 16) }).call(
   21e2c:	646e6977 202c776f 74202c65 2c7d2029     window, e, t) },
   21e3c:	6e616320 416c6563 616d696e 6e6f6974      cancelAnimation
   21e4c:	6d617246 66203a65 74636e75 286e6f69     Frame: function(
   21e5c:	7b202965 74657220 206e7275 6e697728     e) { return (win
   21e6c:	2e776f64 636e6163 6e416c65 74616d69     dow.cancelAnimat
   21e7c:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   21e8c:	6e6f6974 20296528 6c63207b 54726165     tion(e) { clearT
   21e9c:	6f656d69 65287475 297d2029 6c61632e     imeout(e) }).cal
   21eac:	6977286c 776f646e 2965202c 7d207d20     l(window, e) } }
   21ebc:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   21ecc:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   21edc:	736e6f69 7b203d20 6e696c20 64695765     ions = { lineWid
   21eec:	203a6874 73202c31 6b6f7274 79745365     th: 1, strokeSty
   21efc:	203a656c 66662322 66666666 2c7d2022     le: "#ffffff" },
   21f0c:	702e6120 6f746f72 65707974 6464612e      a.prototype.add
   21f1c:	656d6954 69726553 3d207365 6e756620     TimeSeries = fun
   21f2c:	6f697463 2c65286e 20296920 6874207b     ction(e, i) { th
   21f3c:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   21f4c:	207b2868 656d6974 69726553 203a7365     h({ timeSeries: 
   21f5c:	6f202c65 6f697470 203a736e 78652e74     e, options: t.ex
   21f6c:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   21f7c:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   21f8c:	6e6f6974 6974704f 2c736e6f 20296920     tionOptions, i) 
   21f9c:	202c297d 706f2e65 6e6f6974 65722e73     }), e.options.re
   21fac:	42746573 646e756f 26262073 6f2e6520     setBounds && e.o
   21fbc:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   21fcc:	6e497364 76726574 3e206c61 26203020     dsInterval > 0 &
   21fdc:	65282026 7365722e 6f427465 73646e75     & (e.resetBounds
   21fec:	656d6954 20644972 6573203d 746e4974     TimerId = setInt
   21ffc:	61767265 7566286c 6974636e 29286e6f     erval(function()
   2200c:	65207b20 7365722e 6f427465 73646e75      { e.resetBounds
   2201c:	7d202928 2e65202c 6974706f 2e736e6f     () }, e.options.
   2202c:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   2203c:	296c6176 2c7d2029 702e6120 6f746f72     val)) }, a.proto
   2204c:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   2205c:	65697265 203d2073 636e7566 6e6f6974     eries = function
   2206c:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   2207c:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   2208c:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   2209c:	3c206920 203b7420 3d2b2069 0d293120      i < t; i += 1).
   220ac:	2020200a 20202020 20202020 20666920     .            if 
   220bc:	69687428 65732e73 73656972 5b746553     (this.seriesSet[
   220cc:	742e5d69 53656d69 65697265 3d3d2073     i].timeSeries ==
   220dc:	2965203d 74207b20 2e736968 69726573     = e) { this.seri
   220ec:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   220fc:	203b2931 61657262 0d7d206b 2020200a     1); break }..   
   2210c:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   2211c:	69547364 4972656d 26262064 656c6320     dsTimerId && cle
   2212c:	6e497261 76726574 65286c61 7365722e     arInterval(e.res
   2213c:	6f427465 73646e75 656d6954 29644972     etBoundsTimerId)
   2214c:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   2215c:	54746567 53656d69 65697265 74704f73     getTimeSeriesOpt
   2216c:	736e6f69 66203d20 74636e75 286e6f69     ions = function(
   2217c:	7b202965 726f6620 61762820 20742072     e) { for (var t 
   2218c:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   2219c:	6e656c2e 2c687467 3d206920 203b3020     .length, i = 0; 
   221ac:	203c2069 69203b74 203d2b20 0a0d2931     i < t; i += 1)..
   221bc:	20202020 20202020 20202020 28206669                 if (
   221cc:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   221dc:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   221ec:	20296520 75746572 74206e72 2e736968      e) return this.
   221fc:	69726573 65537365 5d695b74 74706f2e     seriesSet[i].opt
   2220c:	736e6f69 202c7d20 72702e61 746f746f     ions }, a.protot
   2221c:	2e657079 6e697262 466f5467 746e6f72     ype.bringToFront
   2222c:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   2223c:	726f6620 61762820 20742072 6874203d      for (var t = th
   2224c:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   2225c:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   2226c:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   2227c:	20202020 20202020 28206669 73696874             if (this
   2228c:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   2229c:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   222ac:	6176207b 20612072 6874203d 732e7369     { var a = this.s
   222bc:	65697265 74655373 6c70732e 28656369     eriesSet.splice(
   222cc:	31202c69 0a0d3b29 20202020 20202020     i, 1);..        
   222dc:	20202020 20202020 73696874 7265732e             this.ser
   222ec:	53736569 702e7465 28687375 5d305b61     iesSet.push(a[0]
   222fc:	62203b29 6b616572 7d207d20 2e61202c     ); break } }, a.
   2230c:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   2231c:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   2232c:	20297420 6874207b 632e7369 61766e61      t) { this.canva
   2233c:	203d2073 74202c65 2e736968 616c6564     s = e, this.dela
   2234c:	203d2079 74202c74 2e736968 72617473     y = t, this.star
   2235c:	20292874 61202c7d 6f72702e 79746f74     t() }, a.prototy
   2236c:	722e6570 7a697365 203d2065 636e7566     pe.resize = func
   2237c:	6e6f6974 7b202928 20666920 69687428     tion() { if (thi
   2238c:	706f2e73 6e6f6974 6e652e73 656c6261     s.options.enable
   2239c:	53697044 696c6163 2620676e 69772026     DpiScaling && wi
   223ac:	776f646e 20262620 3d212031 6977203d     ndow && 1 !== wi
   223bc:	776f646e 7665642e 50656369 6c657869     ndow.devicePixel
   223cc:	69746152 7b20296f 72617620 3d206520     Ratio) { var e =
   223dc:	6e697720 2e776f64 69766564 69506563      window.devicePi
   223ec:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   223fc:	20202020 20202020 74202020 70203d20                t = p
   2240c:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   2241c:	2e736176 41746567 69727474 65747562     vas.getAttribute
   2242c:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   2243c:	20202020 20202020 20202020 3d206920                  i =
   2244c:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   2245c:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   2246c:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   2247c:	20202020 20202020 20202020 73696874                 this
   2248c:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   2249c:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   224ac:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   224bc:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   224cc:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   224dc:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   224ec:	732e7361 74417465 62697274 28657475     as.setAttribute(
   224fc:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   2250c:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   2251c:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   2252c:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   2253c:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   2254c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   2255c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   2256c:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   2257c:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   2258c:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   2259c:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   225ac:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   225bc:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   225cc:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   225dc:	7465732e 72747441 74756269 68222865     .setAttribute("h
   225ec:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   225fc:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   2260c:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   2261c:	732e7361 656c7974 6965682e 20746867     as.style.height 
   2262c:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   2263c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   2264c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   2265c:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   2266c:	79746f74 732e6570 74726174 66203d20     totype.start = f
   2267c:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   2268c:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   2269c:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   226ac:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   226bc:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   226cc:	6c696269 2e797469 75716572 41747365     ibility.requestA
   226dc:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   226ec:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   226fc:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   2270c:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   2271c:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   2272c:	20202020 65202020 7d202928 202c7d20            e() } }, 
   2273c:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   2274c:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   2275c:	73696874 6172662e 2620656d 61282026     this.frame && (a
   2276c:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   2277c:	74696c69 61632e79 6c65636e 6d696e41     ility.cancelAnim
   2278c:	6f697461 6172466e 7428656d 2e736968     ationFrame(this.
   2279c:	6d617266 202c2965 656c6564 74206574     frame), delete t
   227ac:	2e736968 6d617266 7d202965 2e61202c     his.frame) }, a.
   227bc:	746f7270 7079746f 70752e65 65746164     prototype.update
   227cc:	756c6156 6e615265 3d206567 6e756620     ValueRange = fun
   227dc:	6f697463 2029286e 6f66207b 76282072     ction() { for (v
   227ec:	65207261 74203d20 2e736968 6974706f     ar e = this.opti
   227fc:	2c736e6f 3d207420 6d754e20 2e726562     ons, t = Number.
   2280c:	2c4e614e 3d206920 6d754e20 2e726562     NaN, i = Number.
   2281c:	2c4e614e 3d206120 203b3020 203c2061     NaN, a = 0; a < 
   2282c:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   2283c:	74676e65 61203b68 203d2b20 7b202931     ength; a += 1) {
   2284c:	72617620 3d207320 69687420 65732e73      var s = this.se
   2285c:	73656972 5b746553 742e5d61 53656d69     riesSet[a].timeS
   2286c:	65697265 0a0d3b73 20202020 20202020     eries;..        
   2287c:	20202020 614e7369 2e73284e 5678616d         isNaN(s.maxV
   2288c:	65756c61 7c7c2029 20742820 7369203d     alue) || (t = is
   2289c:	284e614e 3f202974 6d2e7320 61567861     NaN(t) ? s.maxVa
   228ac:	2065756c 614d203a 6d2e6874 74287861     lue : Math.max(t
   228bc:	2e73202c 5678616d 65756c61 202c2929     , s.maxValue)), 
   228cc:	614e7369 2e73284e 566e696d 65756c61     isNaN(s.minValue
   228dc:	7c7c2029 20692820 7369203d 284e614e     ) || (i = isNaN(
   228ec:	3f202969 6d2e7320 61566e69 2065756c     i) ? s.minValue 
   228fc:	614d203a 6d2e6874 69286e69 2e73202c     : Math.min(i, s.
   2290c:	566e696d 65756c61 7d202929 20666920     minValue)) } if 
   2291c:	6c756e28 3d21206c 6d2e6520 61567861     (null != e.maxVa
   2292c:	2065756c 2074203f 2e65203d 5678616d     lue ? t = e.maxV
   2293c:	65756c61 74203a20 203d2a20 616d2e65     alue : t *= e.ma
   2294c:	6c615678 63536575 2c656c61 6c756e20     xValueScale, nul
   2295c:	3d21206c 6d2e6520 61566e69 2065756c     l != e.minValue 
   2296c:	2069203f 2e65203d 566e696d 65756c61     ? i = e.minValue
   2297c:	69203a20 203d2d20 6874614d 7362612e      : i -= Math.abs
   2298c:	2a206928 6d2e6520 61566e69 5365756c     (i * e.minValueS
   2299c:	656c6163 69202d20 74202c29 2e736968     cale - i), this.
   229ac:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   229bc:	6974636e 20296e6f 6176207b 206e2072     nction) { var n 
   229cc:	6874203d 6f2e7369 6f697470 792e736e     = this.options.y
   229dc:	676e6152 6e754665 6f697463 207b286e     RangeFunction({ 
   229ec:	3a6e696d 202c6920 3a78616d 7d207420     min: i, max: t }
   229fc:	0a0d3b29 20202020 20202020 20202020     );..            
   22a0c:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   22a1c:	78616d2e 69207d20 21282066 614e7369     .max } if (!isNa
   22a2c:	2974284e 20262620 4e736921 69284e61     N(t) && !isNaN(i
   22a3c:	7b202929 72617620 3d207220 2d207420     )) { var r = t -
   22a4c:	2d206920 69687420 75632e73 6e657272      i - this.curren
   22a5c:	6c615674 61526575 2c65676e 20200a0d     tValueRange,..  
   22a6c:	20202020 20202020 20202020 206c2020                   l 
   22a7c:	2069203d 6874202d 632e7369 65727275     = i - this.curre
   22a8c:	6956746e 6e694d73 756c6156 0a0d3b65     ntVisMinValue;..
   22a9c:	20202020 20202020 20202020 73696874                 this
   22aac:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   22abc:	203d2065 6874614d 7362612e 20297228     e = Math.abs(r) 
   22acc:	312e203e 207c7c20 6874614d 7362612e     > .1 || Math.abs
   22adc:	20296c28 312e203e 6874202c 632e7369     (l) > .1, this.c
   22aec:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   22afc:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   22b0c:	676e6968 72202a20 6874202c 632e7369     hing * r, this.c
   22b1c:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   22b2c:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   22b3c:	6e696874 202a2067 0d7d206c 2020200a     thing * l }..   
   22b4c:	20202020 69687420 61762e73 5265756c          this.valueR
   22b5c:	65676e61 7b203d20 6e696d20 2c69203a     ange = { min: i,
   22b6c:	78616d20 2074203a 2c7d207d 702e6120      max: t } }, a.p
   22b7c:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   22b8c:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   22b9c:	76207b20 69207261 28203d20 2077656e      { var i = (new 
   22bac:	65746144 65672e29 6d695474 3b292865     Date).getTime();
   22bbc:	20666920 68742128 692e7369 696e4173      if (!this.isAni
   22bcc:	6974616d 6353676e 29656c61 76207b20     matingScale) { v
   22bdc:	61207261 4d203d20 2e687461 286e696d     ar a = Math.min(
   22bec:	20336531 2c36202f 69687420 706f2e73     1e3 / 6, this.op
   22bfc:	6e6f6974 696d2e73 73696c6c 50726550     tions.millisPerP
   22c0c:	6c657869 69203b29 69282066 74202d20     ixel); if (i - t
   22c1c:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   22c2c:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   22c3c:	6e727574 0a0d7d20 20202020 20202020     turn }..        
   22c4c:	73696874 7365722e 28657a69 74202c29     this.resize(), t
   22c5c:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   22c6c:	694d656d 73696c6c 69203d20 2065202c     meMillis = i, e 
   22c7c:	2065203d 74207c7c 2e736968 766e6163     = e || this.canv
   22c8c:	202c7361 203d2074 7c7c2074 2d206920     as, t = t || i -
   22c9c:	68742820 642e7369 79616c65 207c7c20      (this.delay || 
   22cac:	202c2930 3d2d2074 25207420 69687420     0), t -= t % thi
   22cbc:	706f2e73 6e6f6974 696d2e73 73696c6c     s.options.millis
   22ccc:	50726550 6c657869 6176203b 20732072     PerPixel; var s 
   22cdc:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   22cec:	29226432 200a0d2c 20202020 20202020     2d"),..         
   22cfc:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   22d0c:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   22d1c:	20722020 207b203d 3a706f74 202c3020       r = { top: 0, 
   22d2c:	7466656c 2c30203a 64697720 203a6874     left: 0, width: 
   22d3c:	6c632e65 746e6569 74646957 68202c68     e.clientWidth, h
   22d4c:	68676965 65203a74 696c632e 48746e65     eight: e.clientH
   22d5c:	68676965 2c7d2074 20200a0d 20202020     eight },..      
   22d6c:	20202020 206c2020 2074203d 2e72202d           l = t - r.
   22d7c:	74646977 202a2068 696d2e6e 73696c6c     width * n.millis
   22d8c:	50726550 6c657869 200a0d2c 20202020     PerPixel,..     
   22d9c:	20202020 6f202020 66203d20 74636e75            o = funct
   22dac:	286e6f69 7b202965 72617620 3d207420     ion(e) { var t =
   22dbc:	2d206520 69687420 75632e73 6e657272      e - this.curren
   22dcc:	73695674 566e694d 65756c61 6572203b     tVisMinValue; re
   22ddc:	6e727574 3d203020 74203d3d 2e736968     turn 0 === this.
   22dec:	72727563 56746e65 65756c61 676e6152     currentValueRang
   22dfc:	203f2065 65682e72 74686769 72203a20     e ? r.height : r
   22e0c:	6965682e 20746867 614d202d 722e6874     .height - Math.r
   22e1c:	646e756f 2f207428 69687420 75632e73     ound(t / this.cu
   22e2c:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   22e3c:	2e72202a 67696568 20297468 69622e7d     * r.height) }.bi
   22e4c:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   22e5c:	20202020 68202020 66203d20 74636e75            h = funct
   22e6c:	286e6f69 7b202965 74657220 206e7275     ion(e) { return 
   22e7c:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   22e8c:	203f2073 6874614d 756f722e 2828646e     s ? Math.round((
   22e9c:	202d2074 2f202965 6d2e6e20 696c6c69     t - e) / n.milli
   22eac:	72655073 65786950 3a20296c 74614d20     sPerPixel) : Mat
   22ebc:	6f722e68 28646e75 69772e72 20687464     h.round(r.width 
   22ecc:	7428202d 65202d20 202f2029 696d2e6e     - (t - e) / n.mi
   22edc:	73696c6c 50726550 6c657869 3b7d2029     llisPerPixel) };
   22eec:	20666920 69687428 70752e73 65746164      if (this.update
   22efc:	756c6156 6e615265 29286567 2e73202c     ValueRange(), s.
   22f0c:	746e6f66 6e203d20 62616c2e 2e736c65     font = n.labels.
   22f1c:	746e6f66 657a6953 22202b20 22207870     fontSize + "px "
   22f2c:	6e202b20 62616c2e 2e736c65 746e6f66      + n.labels.font
   22f3c:	696d6146 202c796c 61732e73 29286576     Family, s.save()
   22f4c:	2e73202c 6e617274 74616c73 2e722865     , s.translate(r.
   22f5c:	7466656c 2e72202c 29706f74 2e73202c     left, r.top), s.
   22f6c:	69676562 7461506e 2c292868 722e7320     beginPath(), s.r
   22f7c:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   22f8c:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   22f9c:	70696c63 202c2928 61732e73 29286576     clip(), s.save()
   22fac:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   22fbc:	72672e6e 662e6469 536c6c69 656c7974     n.grid.fillStyle
   22fcc:	2e73202c 61656c63 63655272 2c302874     , s.clearRect(0,
   22fdc:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   22fec:	68676965 202c2974 69662e73 65526c6c     eight), s.fillRe
   22ffc:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   2300c:	2e72202c 67696568 2c297468 722e7320     , r.height), s.r
   2301c:	6f747365 29286572 2e73202c 65766173     estore(), s.save
   2302c:	202c2928 696c2e73 6957656e 20687464     (), s.lineWidth 
   2303c:	2e6e203d 64697267 6e696c2e 64695765     = n.grid.lineWid
   2304c:	202c6874 74732e73 656b6f72 6c797453     th, s.strokeStyl
   2305c:	203d2065 72672e6e 732e6469 6b6f7274     e = n.grid.strok
   2306c:	79745365 202c656c 72672e6e 6d2e6469     eStyle, n.grid.m
   2307c:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   2308c:	207b2029 65622e73 506e6967 28687461     ) { s.beginPath(
   2309c:	66203b29 2820726f 20726176 203d2064     ); for (var d = 
   230ac:	202d2074 20252074 72672e6e 6d2e6469     t - t % n.grid.m
   230bc:	696c6c69 72655073 656e694c 2064203b     illisPerLine; d 
   230cc:	6c203d3e 2064203b 6e203d2d 6972672e     >= l; d -= n.gri
   230dc:	696d2e64 73696c6c 4c726550 29656e69     d.millisPerLine)
   230ec:	76207b20 75207261 68203d20 3b296428      { var u = h(d);
   230fc:	20200a0d 20202020 20202020 20202020     ..              
   2310c:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   2311c:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   2312c:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   2313c:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   2314c:	67696568 20297468 200a0d7d 20202020     height) }..     
   2315c:	20202020 73202020 7274732e 28656b6f            s.stroke(
   2316c:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   2317c:	66207d20 2820726f 20726176 203d206d      } for (var m = 
   2318c:	6d203b31 6e203c20 6972672e 65762e64     1; m < n.grid.ve
   2319c:	63697472 65536c61 6f697463 203b736e     rticalSections; 
   231ac:	3d2b206d 20293120 6176207b 20632072     m += 1) { var c 
   231bc:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   231cc:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   231dc:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   231ec:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   231fc:	6e202020 6972672e 68732e64 4c707261        n.grid.sharpL
   2320c:	73656e69 20262620 2d206328 352e203d     ines && (c -= .5
   2321c:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   2322c:	2e73202c 65766f6d 30286f54 2963202c     , s.moveTo(0, c)
   2323c:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   2324c:	202c6874 202c2963 74732e73 656b6f72     th, c), s.stroke
   2325c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   2326c:	207d2029 28206669 72672e6e 622e6469     ) } if (n.grid.b
   2327c:	6564726f 73695672 656c6269 20262620     orderVisible && 
   2328c:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   2329c:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   232ac:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   232bc:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   232cc:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   232dc:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   232ec:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   232fc:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   2330c:	0a0d2968 20202020 20202020 20202020     h)..            
   2331c:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   2332c:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   2333c:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   2334c:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   2335c:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   2336c:	5d665b73 200a0d2c 20202020 20202020     s[f],..         
   2337c:	20202020 20202020 70202020 4d203d20                p = M
   2338c:	2e687461 6e756f72 286f2864 61762e67     ath.round(o(g.va
   2339c:	2965756c 202d2029 0d3b352e 2020200a     lue)) - .5;..   
   233ac:	20202020 20202020 20202020 732e7320                  s.s
   233bc:	6b6f7274 79745365 3d20656c 632e6720     trokeStyle = g.c
   233cc:	726f6c6f 207c7c20 66662322 66666666     olor || "#ffffff
   233dc:	73202c22 6e696c2e 64695765 3d206874     ", s.lineWidth =
   233ec:	6c2e6720 57656e69 68746469 207c7c20      g.lineWidth || 
   233fc:	73202c31 6765622e 61506e69 29286874     1, s.beginPath()
   2340c:	2e73202c 65766f6d 30286f54 2970202c     , s.moveTo(0, p)
   2341c:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   2342c:	202c6874 202c2970 74732e73 656b6f72     th, p), s.stroke
   2343c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   2344c:	0d7d2029 2020200a 20202020 726f6620     ) }..        for
   2345c:	61762820 20532072 3b30203d 3c205320      (var S = 0; S <
   2346c:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   2347c:	676e656c 203b6874 3d2b2053 20293120     length; S += 1) 
   2348c:	2e73207b 65766173 203b2928 20726176     { s.save(); var 
   2349c:	203d2076 73696874 7265732e 53736569     v = this.seriesS
   234ac:	535b7465 69742e5d 6553656d 73656972     et[S].timeSeries
   234bc:	200a0d2c 20202020 20202020 20202020     ,..             
   234cc:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   234dc:	20202020 20202020 20202020 20202020                     
   234ec:	203d2078 73696874 7265732e 53736569     x = this.seriesS
   234fc:	535b7465 706f2e5d 6e6f6974 0a0d3b73     et[S].options;..
   2350c:	20202020 20202020 20202020 72642e76                 v.dr
   2351c:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   2352c:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   2353c:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   2354c:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   2355c:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   2356c:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   2357c:	506e6967 28687461 66203b29 2820726f     ginPath(); for (
   2358c:	20726176 203d2079 62202c30 30203d20     var y = 0, b = 0
   2359c:	2056202c 2c30203d 3d205420 203b3020     , V = 0, T = 0; 
   235ac:	203c2054 656c2e77 6874676e 20262620     T < w.length && 
   235bc:	3d212031 2e77203d 676e656c 203b6874     1 !== w.length; 
   235cc:	3d2b2054 20293120 6176207b 204e2072     T += 1) { var N 
   235dc:	2868203d 5d545b77 295d305b 200a0d2c     = h(w[T][0]),.. 
   235ec:	20202020 20202020 20202020 20202020                     
   235fc:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   2360c:	69203b29 30282066 3d3d3d20 20295420     ); if (0 === T) 
   2361c:	203d2079 73202c4e 766f6d2e 286f5465     y = N, s.moveTo(
   2362c:	50202c4e 0a0d3b29 20202020 20202020     N, P);..        
   2363c:	20202020 20202020 65736c65 69777320             else swi
   2364c:	20686374 692e6e28 7265746e 616c6f70     tch (n.interpola
   2365c:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   2366c:	20202020 20202020 20202020 73616320                  cas
   2367c:	6c222065 61656e69 0d3a2272 2020200a     e "linear":..   
   2368c:	20202020 20202020 20202020 20202020                     
   2369c:	73616320 6c222065 22656e69 200a0d3a      case "line":.. 
   236ac:	20202020 20202020 20202020 20202020                     
   236bc:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   236cc:	50202c4e 62203b29 6b616572 200a0d3b     N, P); break;.. 
   236dc:	20202020 20202020 20202020 20202020                     
   236ec:	63202020 20657361 7a656222 22726569        case "bezier"
   236fc:	200a0d3a 20202020 20202020 20202020     :..             
   2370c:	20202020 64202020 75616665 0d3a746c            default:.
   2371c:	2020200a 20202020 20202020 20202020     .               
   2372c:	20202020 20202020 622e7320 65697a65              s.bezie
   2373c:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   2374c:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   2375c:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   2376c:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   2377c:	2950202c 7262203b 3b6b6165 20200a0d     , P); break;..  
   2378c:	20202020 20202020 20202020 20202020                     
   2379c:	61632020 22206573 70657473 0a0d3a22       case "step":..
   237ac:	20202020 20202020 20202020 20202020                     
   237bc:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   237cc:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   237dc:	202c4e28 7d202950 20200a0d 20202020     (N, P) }..      
   237ec:	20202020 20202020 20622020 2c4e203d               b = N,
   237fc:	3d205620 7d205020 20200a0d 20202020      V = P }..      
   2380c:	20202020 2e772020 676e656c 3e206874           w.length >
   2381c:	26203120 78282026 6c69662e 7974536c      1 && (x.fillSty
   2382c:	2620656c 73282026 6e696c2e 286f5465     le && (s.lineTo(
   2383c:	69772e72 20687464 2e78202b 656e696c     r.width + x.line
   2384c:	74646957 202b2068 56202c31 73202c29     Width + 1, V), s
   2385c:	6e696c2e 286f5465 69772e72 20687464     .lineTo(r.width 
   2386c:	2e78202b 656e696c 74646957 202b2068     + x.lineWidth + 
   2387c:	72202c31 6965682e 20746867 2e78202b     1, r.height + x.
   2388c:	656e696c 74646957 202b2068 202c2931     lineWidth + 1), 
   2389c:	696c2e73 6f54656e 202c7928 65682e72     s.lineTo(y, r.he
   238ac:	74686769 78202b20 6e696c2e 64695765     ight + x.lineWid
   238bc:	2c296874 662e7320 536c6c69 656c7974     th), s.fillStyle
   238cc:	78203d20 6c69662e 7974536c 202c656c      = x.fillStyle, 
   238dc:	69662e73 29286c6c 78202c29 7274732e     s.fill()), x.str
   238ec:	53656b6f 656c7974 20262620 6e6f6e22     okeStyle && "non
   238fc:	21202265 78203d3d 7274732e 53656b6f     e" !== x.strokeS
   2390c:	656c7974 20262620 74732e73 656b6f72     tyle && s.stroke
   2391c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   2392c:	202c2929 65722e73 726f7473 20292865     )), s.restore() 
   2393c:	6669207d 6e212820 62616c2e 2e736c65     } if (!n.labels.
   2394c:	61736964 64656c62 20262620 4e736921     disabled && !isN
   2395c:	74284e61 2e736968 756c6176 6e615265     aN(this.valueRan
   2396c:	6d2e6567 20296e69 21202626 614e7369     ge.min) && !isNa
   2397c:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   2398c:	616d2e65 20292978 6176207b 204d2072     e.max)) { var M 
   2399c:	2e6e203d 78614d79 6d726f46 65747461     = n.yMaxFormatte
   239ac:	68742872 762e7369 65756c61 676e6152     r(this.valueRang
   239bc:	616d2e65 6e202c78 62616c2e 2e736c65     e.max, n.labels.
   239cc:	63657270 6f697369 0d2c296e 2020200a     precision),..   
   239dc:	20202020 20202020 20202020 3d206b20                  k =
   239ec:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   239fc:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   23a0c:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   23a1c:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   23a2c:	20202020 20202020 20202020 203d2046                 F = 
   23a3c:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   23a4c:	203f2073 203a2030 69772e72 20687464     s ? 0 : r.width 
   23a5c:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   23a6c:	772e294d 68746469 32202d20 200a0d2c     M).width - 2,.. 
   23a7c:	20202020 20202020 20202020 52202020                    R
   23a8c:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   23a9c:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   23aac:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   23abc:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   23acc:	20200a0d 20202020 20202020 2e732020     ..            s.
   23adc:	6c6c6966 6c797453 203d2065 616c2e6e     fillStyle = n.la
   23aec:	736c6562 6c69662e 7974536c 202c656c     bels.fillStyle, 
   23afc:	69662e73 65546c6c 4d287478 2c46202c     s.fillText(M, F,
   23b0c:	6c2e6e20 6c656261 6f662e73 6953746e      n.labels.fontSi
   23b1c:	2c29657a 662e7320 546c6c69 28747865     ze), s.fillText(
   23b2c:	52202c6b 2e72202c 67696568 2d207468     k, R, r.height -
   23b3c:	20293220 6669207d 2e6e2820 656d6974      2) } if (n.time
   23b4c:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   23b5c:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   23b6c:	694c7265 3e20656e 20293020 6176207b     erLine > 0) { va
   23b7c:	20412072 2e6e203d 6f726373 61426c6c     r A = n.scrollBa
   23b8c:	61776b63 20736472 2e73203f 7361656d     ckwards ? s.meas
   23b9c:	54657275 28747865 772e296b 68746469     ureText(k).width
   23bac:	72203a20 6469772e 2d206874 6d2e7320      : r.width - s.m
   23bbc:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   23bcc:	20687464 3b34202b 726f6620 20642820     dth + 4; for (d 
   23bdc:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   23bec:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   23bfc:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   23c0c:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   23c1c:	7b202965 3d207520 64286820 69203b29     e) { u = h(d); i
   23c2c:	21282066 63732e6e 6c6c6f72 6b636142     f (!n.scrollBack
   23c3c:	64726177 26262073 3c207520 7c204120     wards && u < A |
   23c4c:	2e6e207c 6f726373 61426c6c 61776b63     | n.scrollBackwa
   23c5c:	20736472 75202626 41203e20 207b2029     rds && u > A) { 
   23c6c:	20726176 203d2042 2077656e 65746144     var B = new Date
   23c7c:	2c296428 20200a0d 20202020 20202020     (d),..          
   23c8c:	20202020 20202020 20202020 204c2020                   L 
   23c9c:	2e6e203d 656d6974 6d617473 726f4670     = n.timestampFor
   23cac:	7474616d 42287265 0a0d2c29 20202020     matter(B),..    
   23cbc:	20202020 20202020 20202020 20202020                     
   23ccc:	20202020 203d2057 656d2e73 72757361         W = s.measur
   23cdc:	78655465 294c2874 6469772e 0d3b6874     eText(L).width;.
   23cec:	2020200a 20202020 20202020 20202020     .               
   23cfc:	20202020 3d204120 732e6e20 6c6f7263          A = n.scrol
   23d0c:	6361426c 7261776b 3f207364 2b207520     lBackwards ? u +
   23d1c:	2b205720 3a203220 2d207520 2d205720      W + 2 : u - W -
   23d2c:	202c3220 69662e73 74536c6c 20656c79      2, s.fillStyle 
   23d3c:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   23d4c:	656c7974 2e6e202c 6f726373 61426c6c     tyle, n.scrollBa
   23d5c:	61776b63 20736472 2e73203f 6c6c6966     ckwards ? s.fill
   23d6c:	74786554 202c4c28 72202c75 6965682e     Text(L, u, r.hei
   23d7c:	20746867 2932202d 73203a20 6c69662e     ght - 2) : s.fil
   23d8c:	7865546c 2c4c2874 2d207520 202c5720     lText(L, u - W, 
   23d9c:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   23dac:	0d7d207d 2020200a 20202020 722e7320     } }..        s.r
   23dbc:	6f747365 29286572 202c7d20 69742e61     estore() }, a.ti
   23dcc:	6f46656d 74616d72 20726574 7566203d     meFormatter = fu
   23ddc:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   23dec:	20202020 6e756620 6f697463 2874206e          function t(
   23dfc:	7b202965 74657220 206e7275 3c206528     e) { return (e <
   23e0c:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   23e1c:	2065202b 6572207d 6e727574 65287420     + e } return t(e
   23e2c:	7465672e 72756f48 29292873 22202b20     .getHours()) + "
   23e3c:	2b20223a 65287420 7465672e 756e694d     :" + t(e.getMinu
   23e4c:	28736574 2b202929 223a2220 74202b20     tes()) + ":" + t
   23e5c:	672e6528 65537465 646e6f63 29292873     (e.getSeconds())
   23e6c:	202c7d20 69542e65 6553656d 73656972      }, e.TimeSeries
   23e7c:	69203d20 2e65202c 6f6f6d53 65696874      = i, e.Smoothie
   23e8c:	72616843 203d2074 287d2061 646e7522     Chart = a }("und
   23e9c:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   23eac:	78652066 74726f70 203f2073 73696874     f exports ? this
   23ebc:	65203a20 726f7078 3b297374 00000000      : exports);....

00023ecc <data_stats_shtml>:
   23ecc:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   23edc:	5954434f 48204550 3e4c4d54 683c0a0d     OCTYPE HTML>..<h
   23eec:	3e6c6d74 0a0d0a0d 6165683c 0a0d3e64     tml>....<head>..
   23efc:	20202020 7469743c 4a3e656c 27656b61         <title>Jake'
   23f0c:	65772073 65687461 74732072 6f697461     s weather statio
   23f1c:	6874206e 79676e69 69742f3c 3e656c74     n thingy</title>
   23f2c:	20200a0d 6d3c2020 20617465 70747468     ..    <meta http
   23f3c:	7571652d 223d7669 746e6f63 2d746e65     -equiv="content-
   23f4c:	65707974 6f632022 6e65746e 74223d74     type" content="t
   23f5c:	2f747865 6c6d7468 6863203b 65737261     ext/html; charse
   23f6c:	73693d74 38382d6f 312d3935 3e2f2022     t=iso-8859-1" />
   23f7c:	20200a0d 733c2020 656c7974 64656d20     ..    <style med
   23f8c:	223d6169 226c6c61 70797420 74223d65     ia="all" type="t
   23f9c:	2f747865 22737363 200a0d3e 20202020     ext/css">..     
   23fac:	40202020 6f706d69 22207472 2f737363        @import "css/
   23fbc:	6c797473 632e7365 3b227373 20200a0d     styles.css";..  
   23fcc:	2f3c2020 6c797473 0a0d3e65 65682f3c       </style>..</he
   23fdc:	0d3e6461 3c0a0d0a 79646f62 200a0d3e     ad>....<body>.. 
   23fec:	3c202020 20766964 223d6469 6e69616d        <div id="main
   23ffc:	0a0d3e22 20202020 20202020 7669643c     ">..        <div
   2400c:	3d646920 61656822 22726564 200a0d3e      id="header">.. 
   2401c:	20202020 20202020 3c202020 72682061                <a hr
   2402c:	223d6665 65646e69 74682e78 20226c6d     ef="index.html" 
   2403c:	73616c63 6c223d73 226f676f 6d693c3e     class="logo"><im
   2404c:	72732067 69223d63 632f676d 64756f6c     g src="img/cloud
   2405c:	6f676f4c 676e702e 69772022 3d687464     Logo.png" width=
   2406c:	30303122 65682022 74686769 3038223d     "100" height="80
   2407c:	6c612022 22223d74 3c3e2f20 0d3e612f     " alt="" /></a>.
   2408c:	200a0d0a 20202020 20202020 3c202020     ...            <
   2409c:	69206c75 74223d64 6e2d706f 67697661     ul id="top-navig
   240ac:	6f697461 0d3e226e 2020200a 20202020     ation">..       
   240bc:	20202020 20202020 696c3c20 70733c3e              <li><sp
   240cc:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   240dc:	6e69223d 2e786564 6c6d7468 6f483e22     ="index.html">Ho
   240ec:	2f3c656d 2f3c3e61 6e617073 732f3c3e     me</a></span></s
   240fc:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   2410c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   2411c:	20202020 20202020 20202020 696c3c20                  <li
   2412c:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   2413c:	66657268 6164223d 6f626873 2e647261     href="dashboard.
   2414c:	6d746873 443e226c 62687361 6472616f     shtml">Dashboard
   2415c:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   2416c:	0a0d3e6e 20202020 20202020 20202020     n>..            
   2417c:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   2418c:	20202020 20202020 3c202020 3c3e696c                <li><
   2419c:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   241ac:	223d6665 746e6f63 2e6c6f72 6d746873     ef="control.shtm
   241bc:	433e226c 72746e6f 2f3c6c6f 2f3c3e61     l">Control</a></
   241cc:	6e617073 732f3c3e 3e6e6170 20200a0d     span></span>..  
   241dc:	20202020 20202020 20202020 2f3c2020                   </
   241ec:	0d3e696c 2020200a 20202020 20202020     li>..           
   241fc:	20202020 696c3c20 616c6320 223d7373          <li class="
   2420c:	69746361 3e226576 6170733c 733c3e6e     active"><span><s
   2421c:	3e6e6170 6820613c 3d666572 61747322     pan><a href="sta
   2422c:	732e7374 6c6d7468 43543e22 74532050     ts.shtml">TCP St
   2423c:	3c737461 3c3e612f 6170732f 2f3c3e6e     ats</a></span></
   2424c:	6e617073 200a0d3e 20202020 20202020     span>..         
   2425c:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   2426c:	20202020 20202020 20202020 6c3c2020                   <l
   2427c:	733c3e69 3e6e6170 6170733c 613c3e6e     i><span><span><a
   2428c:	65726820 74223d66 732e7063 6c6d7468      href="tcp.shtml
   2429c:	6f433e22 63656e6e 6e6f6974 612f3c73     ">Connections</a
   242ac:	732f3c3e 3e6e6170 70732f3c 0d3e6e61     ></span></span>.
   242bc:	2020200a 20202020 20202020 20202020     .               
   242cc:	6c2f3c20 0a0d3e69 20202020 20202020      </li>..        
   242dc:	20202020 6c752f3c 200a0d3e 20202020         </ul>..     
   242ec:	3c202020 7669642f 0d0a0d3e 2020200a        </div>....   
   242fc:	20202020 69643c20 64692076 696d223d          <div id="mi
   2430c:	656c6464 0a0d3e22 20202020 20202020     ddle">..        
   2431c:	20202020 3e32683c 7774654e 206b726f         <h2>Network 
   2432c:	74617473 69747369 2f3c7363 0d3e3268     statistics</h2>.
   2433c:	2020200a 20202020 20202020 61743c20     .            <ta
   2434c:	20656c62 74646977 33223d68 20223030     ble width="300" 
   2435c:	64726f62 223d7265 0d3e2230 2020200a     border="0">..   
   2436c:	20202020 20202020 20202020 72743c20                  <tr
   2437c:	200a0d3e 20202020 20202020 20202020     >..             
   2438c:	20202020 3c202020 61206474 6e67696c            <td align
   2439c:	656c223d 3e227466 20200a0d 20202020     ="left">..      
   243ac:	20202020 20202020 20202020 20202020                     
   243bc:	663c2020 20746e6f 65636166 6f63223d       <font face="co
   243cc:	65697275 3c3e2272 3e657270 50490a0d     urier"><pre>..IP
   243dc:	20202020 20202020 50202020 656b6361                Packe
   243ec:	72207374 69656365 0d646576 2020200a     ts received..   
   243fc:	20202020 20202020 61502020 74656b63               Packet
   2440c:	65732073 0a0d746e 20202020 20202020     s sent..        
   2441c:	20202020 726f4620 65646177 200a0d64          Forwaded.. 
   2442c:	20202020 20202020 20202020 706f7244                 Drop
   2443c:	0d646570 2050490a 6f727265 20207372     ped..IP errors  
   2444c:	50492020 72657620 6e6f6973 6165682f       IP version/hea
   2445c:	20726564 676e656c 0a0d6874 20202020     der length..    
   2446c:	20202020 20202020 20504920 676e656c              IP leng
   2447c:	202c6874 68676968 74796220 200a0d65     th, high byte.. 
   2448c:	20202020 20202020 20202020 6c205049                 IP l
   2449c:	74676e65 6c202c68 6220776f 0d657479     ength, low byte.
   244ac:	2020200a 20202020 20202020 50492020     .             IP
   244bc:	61726620 6e656d67 0a0d7374 20202020      fragments..    
   244cc:	20202020 20202020 61654820 20726564              Header 
   244dc:	63656863 6d75736b 20200a0d 20202020     checksum..      
   244ec:	20202020 57202020 676e6f72 6f727020            Wrong pro
   244fc:	6f636f74 490a0d6c 09504d43 20202020     tocol..ICMP.    
   2450c:	63615020 7374656b 63657220 65766965      Packets receive
   2451c:	200a0d64 20202020 20202020 20202020     d..             
   2452c:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   2453c:	20202020 20202020 50202020 656b6361                Packe
   2454c:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   2455c:	20202020 20202020 70795420 72652065              Type er
   2456c:	73726f72 20200a0d 20202020 20202020     rors..          
   2457c:	43202020 6b636568 206d7573 6f727265        Checksum erro
   2458c:	0a0d7372 20504354 20202020 20202020     rs..TCP         
   2459c:	63615020 7374656b 63657220 65766965      Packets receive
   245ac:	200a0d64 20202020 20202020 20202020     d..             
   245bc:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   245cc:	20202020 20202020 50202020 656b6361                Packe
   245dc:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   245ec:	20202020 20202020 65684320 75736b63              Checksu
   245fc:	7265206d 73726f72 20200a0d 20202020     m errors..      
   2460c:	20202020 44202020 20617461 6b636170            Data pack
   2461c:	20737465 68746977 2074756f 734b4341     ets without ACKs
   2462c:	20200a0d 20202020 20202020 52202020     ..             R
   2463c:	74657365 200a0d73 20202020 20202020     esets..         
   2464c:	20202020 72746552 6d736e61 69737369         Retransmissi
   2465c:	61736e6f 20200a0d 20202020 20202020     onsa..          
   2466c:	53202020 74206e79 6c63206f 6465736f        Syn to closed
   2467c:	726f7020 550a0d74 20205044 20202020      port..UDP      
   2468c:	20202020 6b636150 20737465 706f7264         Packets drop
   2469c:	0d646570 2020200a 20202020 20202020     ped..           
   246ac:	61502020 74656b63 65722073 76696563       Packets receiv
   246bc:	0a0d6465 20202020 20202020 20202020     ed..            
   246cc:	63615020 7374656b 6e657320 200a0d74      Packets sent.. 
   246dc:	20202020 20202020 20202020 6b636150                 Pack
   246ec:	20737465 656b6863 0a0d7272 20202009     ets chkerr...   
   246fc:	6f4e2020 6e6f6320 7463656e 206e6f69       No connection 
   2470c:	6c617661 6c626169 3c0a0d65 6572702f     avaliable..</pre
   2471c:	662f3c3e 3e746e6f 20200a0d 20202020     ></font>..      
   2472c:	20202020 20202020 20202020 2f3c2020                   </
   2473c:	0d3e6474 2020200a 20202020 20202020     td>..           
   2474c:	20202020 20202020 64743c20 200a0d3e              <td>.. 
   2475c:	20202020 20202020 20202020 20202020                     
   2476c:	20202020 3c202020 746e6f66 63616620            <font fac
   2477c:	63223d65 6972756f 3e227265 6572703c     e="courier"><pre
   2478c:	2021253e 2d74656e 74617473 3c0a0d73     >%! net-stats..<
   2479c:	6572702f 662f3c3e 3e746e6f 20200a0d     /pre></font>..  
   247ac:	20202020 20202020 20202020 20202020                     
   247bc:	2f3c2020 0d3e6474 2020200a 20202020       </td>..       
   247cc:	20202020 742f3c20 656c6261 200a0d3e          </table>.. 
   247dc:	20202020 3c202020 7669642f 0d0a0d3e            </div>...
   247ec:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   247fc:	223d6469 746f6f66 3e227265 69642f3c     id="footer"></di
   2480c:	0a0d3e76 20202020 69642f3c 0a0d3e76     v>..    </div>..
   2481c:	2f3c0a0d 79646f62 0d0a0d3e 682f3c0a     ..</body>....</h
   2482c:	3e6c6d74 00000000                       tml>....

00024834 <data_tcp_shtml>:
   24834:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   24844:	45505954 4d544820 0a0d3e4c 6d74683c     TYPE HTML>..<htm
   24854:	0a0d3e6c 683c0a0d 3e646165 20200a0d     l>....<head>..  
   24864:	743c2020 656c7469 6b614a3e 20732765       <title>Jake's 
   24874:	74616577 20726568 74617473 206e6f69     weather station 
   24884:	6e696874 2f3c7967 6c746974 0a0d3e65     thingy</title>..
   24894:	20202020 74656d3c 74682061 652d7074         <meta http-e
   248a4:	76697571 6f63223d 6e65746e 79742d74     quiv="content-ty
   248b4:	20226570 746e6f63 3d746e65 78657422     pe" content="tex
   248c4:	74682f74 203b6c6d 72616863 3d746573     t/html; charset=
   248d4:	2d6f7369 39353838 2022312d 0a0d3e2f     iso-8859-1" />..
   248e4:	20202020 7974733c 6d20656c 61696465         <style media
   248f4:	6c61223d 7420226c 3d657079 78657422     ="all" type="tex
   24904:	73632f74 0d3e2273 2020200a 20202020     t/css">..       
   24914:	6d694020 74726f70 73632220 74732f73      @import "css/st
   24924:	73656c79 7373632e 0a0d3b22 20202020     yles.css";..    
   24934:	74732f3c 3e656c79 2f3c0a0d 64616568     </style>..</head
   24944:	0d0a0d3e 6f623c0a 0d3e7964 2020200a     >....<body>..   
   24954:	69643c20 64692076 616d223d 3e226e69      <div id="main">
   24964:	20200a0d 20202020 643c2020 69207669     ..        <div i
   24974:	68223d64 65646165 0d3e2272 2020200a     d="header">..   
   24984:	20202020 20202020 20613c20 66657268              <a href
   24994:	6e69223d 2e786564 6c6d7468 6c632022     ="index.html" cl
   249a4:	3d737361 676f6c22 3c3e226f 20676d69     ass="logo"><img 
   249b4:	3d637273 676d6922 6f6c632f 6f4c6475     src="img/cloudLo
   249c4:	702e6f67 2022676e 74646977 31223d68     go.png" width="1
   249d4:	20223030 67696568 223d7468 20223038     00" height="80" 
   249e4:	3d746c61 2f202222 612f3c3e 0d0a0d3e     alt="" /></a>...
   249f4:	2020200a 20202020 20202020 6c753c20     .            <ul
   24a04:	3d646920 706f7422 76616e2d 74616769      id="top-navigat
   24a14:	226e6f69 200a0d3e 20202020 20202020     ion">..         
   24a24:	20202020 3c202020 3c3e696c 6e617073            <li><span
   24a34:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   24a44:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   24a54:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   24a64:	0a0d3e6e 20202020 20202020 20202020     n>..            
   24a74:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   24a84:	20202020 20202020 3c202020 3c3e696c                <li><
   24a94:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   24aa4:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   24ab4:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   24ac4:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   24ad4:	20200a0d 20202020 20202020 20202020     ..              
   24ae4:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   24af4:	20202020 20202020 696c3c20 70733c3e              <li><sp
   24b04:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   24b14:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   24b24:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   24b34:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   24b44:	20202020 20202020 20202020 696c2f3c                 </li
   24b54:	200a0d3e 20202020 20202020 20202020     >..             
   24b64:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   24b74:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   24b84:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   24b94:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   24ba4:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   24bb4:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   24bc4:	20202020 20202020 20202020 696c3c20                  <li
   24bd4:	616c6320 223d7373 69746361 3e226576      class="active">
   24be4:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   24bf4:	3d666572 70637422 7468732e 3e226c6d     ref="tcp.shtml">
   24c04:	6e6e6f43 69746365 3c736e6f 3c3e612f     Connections</a><
   24c14:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   24c24:	20202020 20202020 20202020 3c202020                    <
   24c34:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   24c44:	2f3c2020 0d3e6c75 2020200a 20202020       </ul>..       
   24c54:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   24c64:	3c202020 20766964 223d6469 6464696d        <div id="midd
   24c74:	3e22656c 20200a0d 20202020 20202020     le">..          
   24c84:	683c2020 654e3e32 726f7774 6f63206b       <h2>Network co
   24c94:	63656e6e 6e6f6974 682f3c73 0a0d3e32     nnections</h2>..
   24ca4:	20202020 20202020 20202020 0d3e703c                 <p>.
   24cb4:	2020200a 20202020 20202020 20202020     .               
   24cc4:	61743c20 3e656c62 20200a0d 20202020      <table>..      
   24cd4:	20202020 20202020 20202020 743c2020                   <t
   24ce4:	0a0d3e72 20202020 20202020 20202020     r>..            
   24cf4:	20202020 20202020 20202020 3e68743c                 <th>
   24d04:	61636f4c 742f3c6c 0a0d3e68 20202020     Local</th>..    
   24d14:	20202020 20202020 20202020 20202020                     
   24d24:	20202020 3e68743c 6f6d6552 2f3c6574         <th>Remote</
   24d34:	0d3e6874 2020200a 20202020 20202020     th>..           
   24d44:	20202020 20202020 20202020 68743c20                  <th
   24d54:	6174533e 2f3c6574 0d3e6874 2020200a     >State</th>..   
   24d64:	20202020 20202020 20202020 20202020                     
   24d74:	20202020 68743c20 7465523e 736e6172          <th>Retrans
   24d84:	7373696d 736e6f69 68742f3c 200a0d3e     missions</th>.. 
   24d94:	20202020 20202020 20202020 20202020                     
   24da4:	20202020 3c202020 543e6874 72656d69            <th>Timer
   24db4:	68742f3c 200a0d3e 20202020 20202020     </th>..         
   24dc4:	20202020 20202020 20202020 3c202020                    <
   24dd4:	463e6874 7367616c 68742f3c 200a0d3e     th>Flags</th>.. 
   24de4:	20202020 20202020 20202020 20202020                     
   24df4:	3c202020 3e72742f 20200a0d 20202020        </tr>..      
   24e04:	20202020 20202020 20202020 21252020                   %!
   24e14:	70637420 6e6f632d 7463656e 736e6f69      tcp-connections
   24e24:	20200a0d 20202020 20202020 20202020     ..              
   24e34:	2f3c2020 6c626174 0a0d3e65 20202020       </table>..    
   24e44:	20202020 69642f3c 0a0d3e76 0a0d0a0d         </div>......
   24e54:	20202020 20202020 7669643c 3d646920             <div id=
   24e64:	6f6f6622 22726574 642f3c3e 0d3e7669     "footer"></div>.
   24e74:	2020200a 642f3c20 0d3e7669 3c0a0d0a     .    </div>....<
   24e84:	646f622f 0a0d3e79 2f3c0a0d 6c6d7468     /body>....</html
   24e94:	0000003e                                >...

00024e98 <data_css_styles_css>:
   24e98:	7373632f 7974732f 2e73656c 00737363     /css/styles.css.
   24ea8:	6d202a2f 206e6961 6c797473 2a207365     /* main styles *
   24eb8:	0d0a0d2f 646f620a 0d7b2079 2020200a     /....body {..   
   24ec8:	72616d20 3a6e6967 0d3b3020 2020200a      margin: 0;..   
   24ed8:	64617020 676e6964 3b30203a 20200a0d      padding: 0;..  
   24ee8:	61622020 72676b63 646e756f 4223203a       background: #B
   24ef8:	45394442 0a0d3b45 20202020 6f6c6f63     BD9EE;..    colo
   24f08:	23203a72 3b303030 20200a0d 6f662020     r: #000;..    fo
   24f18:	662d746e 6c696d61 74203a79 6d6f6861     nt-family: tahom
   24f28:	61202c61 6c616972 6173202c 732d736e     a, arial, sans-s
   24f38:	66697265 200a0d3b 66202020 2d746e6f     erif;..    font-
   24f48:	657a6973 3131203a 0d3b7870 0a0d7d0a     size: 11px;..}..
   24f58:	6f660a0d 7b206d72 20200a0d 616d2020     ..form {..    ma
   24f68:	6e696772 3b30203a 20200a0d 61702020     rgin: 0;..    pa
   24f78:	6e696464 30203a67 0d7d0a0d 690a0d0a     dding: 0..}....i
   24f88:	7b20676d 20200a0d 6f622020 72656472     mg {..    border
   24f98:	6f6e203a 0d3b656e 0a0d7d0a 20610a0d     : none;..}....a 
   24fa8:	200a0d7b 63202020 726f6c6f 3023203a     {..    color: #0
   24fb8:	30363036 0a0d3b36 20202020 74786574     60606;..    text
   24fc8:	6365642d 7461726f 3a6e6f69 6e6f6e20     -decoration: non
   24fd8:	7d0a0d65 0a0d0a0d 6f683a61 20726576     e..}....a:hover 
   24fe8:	200a0d7b 74202020 2d747865 6f636564     {..    text-deco
   24ff8:	69746172 203a6e6f 65646e75 6e696c72     ration: underlin
   25008:	7d0a0d65 0a0d0a0d 75706e69 0d7b2074     e..}....input {.
   25018:	2020200a 72657620 61636974 6c612d6c     .    vertical-al
   25028:	3a6e6769 64696d20 0d656c64 0a0d7d0a     ign: middle..}..
   25038:	662e0a0d 74616f6c 7466656c 0a0d7b20     ...floatleft {..
   25048:	20202020 616f6c66 6c203a74 20746665         float: left 
   25058:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   25068:	6c662e0a 7274616f 74686769 0a0d7b20     ..floatright {..
   25078:	20202020 616f6c66 72203a74 74686769         float: right
   25088:	6d692120 74726f70 0d746e61 0a0d7d0a      !important..}..
   25098:	632e0a0d 7261656c 0a0d7b20 20202020     ...clear {..    
   250a8:	61656c63 62203a72 2068746f 706d6921     clear: both !imp
   250b8:	6174726f 0a0d746e 0d0a0d7d 6f622e0a     ortant..}.....bo
   250c8:	7b20646c 20200a0d 6f662020 772d746e     ld {..    font-w
   250d8:	68676965 62203a74 20646c6f 706d6921     eight: bold !imp
   250e8:	6174726f 0a0d746e 0d0a0d7d 6f6e2e0a     ortant..}.....no
   250f8:	6c616d72 0a0d7b20 20202020 746e6f66     rmal {..    font
   25108:	6965772d 3a746867 726f6e20 206c616d     -weight: normal 
   25118:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   25128:	6c622e0a 206b636f 200a0d7b 64202020     ..block {..    d
   25138:	6c707369 203a7961 636f6c62 6921206b     isplay: block !i
   25148:	726f706d 746e6174 0d7d0a0d 690a0d0a     mportant..}....i
   25158:	7475706e 7865742e 0a0d2c74 656c6573     nput.text,..sele
   25168:	0d2c7463 7865740a 65726174 0d7b2061     ct,..textarea {.
   25178:	2020200a 6e6f6620 61662d74 796c696d     .    font-family
   25188:	7261203a 2c6c6169 6e617320 65732d73     : arial, sans-se
   25198:	3b666972 20200a0d 6f632020 3a726f6c     rif;..    color:
   251a8:	33332320 0a0d3b33 20202020 746e6f66      #333;..    font
   251b8:	7a69732d 31203a65 3b787032 20200a0d     -size: 12px;..  
   251c8:	65762020 63697472 612d6c61 6e67696c       vertical-align
   251d8:	696d203a 656c6464 7d0a0d3b 0a0d0a0d     : middle;..}....
   251e8:	75706e69 65742e74 7b207478 20200a0d     input.text {..  
   251f8:	61702020 6e696464 31203a67 30207870       padding: 1px 0
   25208:	34203020 0d3b7870 2020200a 69656820      0 4px;..    hei
   25218:	3a746867 70343120 0a0d3b78 20202020     ght: 14px;..    
   25228:	746e6f66 6965772d 3a746867 726f6e20     font-weight: nor
   25238:	3b6c616d 0d7d0a0d 0d0a0d0a 202a2f0a     mal;..}....../* 
   25248:	6e69616d 6e6f6320 6e696174 2a207265     main container *
   25258:	0d0a0d2f 616d230a 7b206e69 20200a0d     /....#main {..  
   25268:	69772020 3a687464 32393920 0d3b7870       width: 992px;.
   25278:	2020200a 72616d20 3a6e6967 61203020     .    margin: 0 a
   25288:	3b6f7475 0d7d0a0d 0d0a0d0a 202a2f0a     uto;..}....../* 
   25298:	64616568 2a207265 0d0a0d2f 6568230a     header */....#he
   252a8:	72656461 0a0d7b20 20202020 69736f70     ader {..    posi
   252b8:	6e6f6974 6572203a 6974616c 0d3b6576     tion: relative;.
   252c8:	2020200a 64697720 203a6874 70323939     .    width: 992p
   252d8:	0a0d3b78 20202020 67696568 203a7468     x;..    height: 
   252e8:	70363031 0a0d3b78 20202020 6b636162     106px;..    back
   252f8:	756f7267 203a646e 286c7275 692f2e2e     ground: url(../i
   25308:	622f676d 61654867 2e726564 29666967     mg/bgHeader.gif)
   25318:	2d6f6e20 65706572 6c207461 20746665      no-repeat left 
   25328:	74746f62 0d3b6d6f 0a0d7d0a 0a0d0a0d     bottom;..}......
   25338:	73202a2f 20657469 6f676f6c 0d2f2a20     /* site logo */.
   25348:	610a0d0a 676f6c2e 0d7b206f 2020200a     ...a.logo {..   
   25358:	736f7020 6f697469 61203a6e 6c6f7362      position: absol
   25368:	3b657475 20200a0d 6f742020 30203a70     ute;..    top: 0
   25378:	0d3b7870 2020200a 66656c20 30203a74     px;..    left: 0
   25388:	0d3b7870 0a0d7d0a 0a0d0a0d 68202a2f     px;..}....../* h
   25398:	65646165 61742072 2a207362 0d0a0d2f     eader tabs */...
   253a8:	6f74230a 616e2d70 61676976 6e6f6974     .#top-navigation
   253b8:	0a0d7b20 20202020 69736f70 6e6f6974      {..    position
   253c8:	6261203a 756c6f73 0d3b6574 2020200a     : absolute;..   
   253d8:	706f7420 3036203a 0d3b7870 2020200a      top: 60px;..   
   253e8:	66656c20 32203a74 3b787030 20200a0d      left: 20px;..  
   253f8:	616d2020 6e696772 3b30203a 20200a0d       margin: 0;..  
   25408:	61702020 6e696464 30203a67 200a0d3b       padding: 0;.. 
   25418:	6c202020 2d747369 6c797473 6e203a65        list-style: n
   25428:	3b656e6f 0d7d0a0d 230a0d0a 2d706f74     one;..}....#top-
   25438:	6976616e 69746167 6c206e6f 0d7b2069     navigation li {.
   25448:	2020200a 6f6c6620 203a7461 7466656c     .    float: left
   25458:	200a0d3b 6d202020 69677261 30203a6e     ;..    margin: 0
   25468:	78703320 30203020 200a0d3b 68202020      3px 0 0;..    h
   25478:	68676965 33203a74 3b787034 20200a0d     eight: 34px;..  
   25488:	61622020 72676b63 646e756f 7275203a       background: ur
   25498:	2e2e286c 676d692f 6261742f 6669672e     l(../img/tab.gif
   254a8:	65722029 74616570 7420782d 0d3b706f     ) repeat-x top;.
   254b8:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   254c8:	6f697461 696c206e 7b206120 20200a0d     ation li a {..  
   254d8:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   254e8:	20202020 70736964 3a79616c 6f6c6220         display: blo
   254f8:	0d3b6b63 2020200a 69656820 3a746867     ck;..    height:
   25508:	70303220 0a0d3b78 20202020 656e696c      20px;..    line
   25518:	6965682d 3a746867 70393120 0a0d3b78     -height: 19px;..
   25528:	20202020 6f6c6f63 23203a72 30363036         color: #6060
   25538:	0d3b3036 2020200a 64617020 676e6964     60;..    padding
   25548:	7034203a 20302078 3b302030 0d7d0a0d     : 4px 0 0 0;..}.
   25558:	230a0d0a 2d706f74 6976616e 69746167     ...#top-navigati
   25568:	6c206e6f 70732069 7b206e61 20200a0d     on li span {..  
   25578:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   25588:	20202020 6b636162 756f7267 203a646e         background: 
   25598:	286c7275 692f2e2e 742f676d 654c6261     url(../img/tabLe
   255a8:	672e7466 20296669 722d6f6e 61657065     ft.gif) no-repea
   255b8:	656c2074 74207466 0d3b706f 0a0d7d0a     t left top;..}..
   255c8:	74230a0d 6e2d706f 67697661 6f697461     ..#top-navigatio
   255d8:	696c206e 61707320 7073206e 7b206e61     n li span span {
   255e8:	20200a0d 61622020 72676b63 646e756f     ..    background
   255f8:	7275203a 2e2e286c 676d692f 6261742f     : url(../img/tab
   25608:	68676952 69672e74 6e202966 65722d6f     Right.gif) no-re
   25618:	74616570 67697220 74207468 0d3b706f     peat right top;.
   25628:	2020200a 64617020 676e6964 7037203a     .    padding: 7p
   25638:	30312078 30207870 70303120 0a0d3b78     x 10px 0 10px;..
   25648:	0d0a0d7d 6f74230a 616e2d70 61676976     }....#top-naviga
   25658:	6e6f6974 2e696c20 69746361 7b206576     tion li.active {
   25668:	20200a0d 61702020 6e696464 30203a67     ..    padding: 0
   25678:	200a0d3b 68202020 68676965 33203a74     ;..    height: 3
   25688:	3b787034 20200a0d 61622020 72676b63     4px;..    backgr
   25698:	646e756f 7275203a 2e2e286c 676d692f     ound: url(../img
   256a8:	6261742f 69746341 672e6576 20296669     /tabActive.gif) 
   256b8:	65706572 782d7461 706f7420 200a0d3b     repeat-x top;.. 
   256c8:	6d202020 69677261 69722d6e 3a746867        margin-right:
   256d8:	78703220 7d0a0d3b 0a0d0a0d 706f7423      2px;..}....#top
   256e8:	76616e2d 74616769 206e6f69 612e696c     -navigation li.a
   256f8:	76697463 70732065 7b206e61 20200a0d     ctive span {..  
   25708:	61622020 72676b63 646e756f 7275203a       background: ur
   25718:	2e2e286c 676d692f 6261742f 4c746341     l(../img/tabActL
   25728:	2e746665 29666967 2d6f6e20 65706572     eft.gif) no-repe
   25738:	6c207461 20746665 3b706f74 20200a0d     at left top;..  
   25748:	65682020 74686769 3433203a 0d3b7870       height: 34px;.
   25758:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   25768:	6f697461 696c206e 7463612e 20657669     ation li.active 
   25778:	6e617073 61707320 0d7b206e 2020200a     span span {..   
   25788:	63616220 6f72676b 3a646e75 6c727520      background: url
   25798:	2f2e2e28 2f676d69 41626174 69527463     (../img/tabActRi
   257a8:	2e746867 29666967 2d6f6e20 65706572     ght.gif) no-repe
   257b8:	72207461 74686769 706f7420 200a0d3b     at right top;.. 
   257c8:	68202020 68676965 33203a74 3b787034        height: 34px;
   257d8:	20200a0d 61702020 6e696464 37203a67     ..    padding: 7
   257e8:	31207870 20787030 30312030 0d3b7870     px 10px 0 10px;.
   257f8:	2020200a 6e696c20 65682d65 74686769     .    line-height
   25808:	3931203a 0d3b7870 2020200a 6c6f6320     : 19px;..    col
   25818:	203a726f 36303623 3b303630 0d7d0a0d     or: #606060;..}.
   25828:	0d0a0d0a 202a2f0a 6464696d 2a20656c     ...../* middle *
   25838:	0d0a0d2f 696d230a 656c6464 0a0d7b20     /....#middle {..
   25848:	20202020 616f6c66 6c203a74 3b746665         float: left;
   25858:	20200a0d 69772020 3a687464 37363920     ..    width: 967
   25868:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   25878:	3a646e75 6c727520 2f2e2e28 2f676d69     und: url(../img/
   25888:	694d6762 656c6464 6669672e 65722029     bgMiddle.gif) re
   25898:	74616570 6c20792d 3b746665 20200a0d     peat-y left;..  
   258a8:	61702020 6e696464 30203a67 70333120       padding: 0 13p
   258b8:	20302078 78703532 7d0a0d3b 0a0d0a0d     x 0 25px;..}....
   258c8:	2a2f0a0d 6f6f6620 20726574 0a0d2f2a     ../* footer */..
   258d8:	66230a0d 65746f6f 0d7b2072 2020200a     ..#footer {..   
   258e8:	6f6c6620 203a7461 7466656c 200a0d3b      float: left;.. 
   258f8:	77202020 68746469 3031203a 0d3b2530        width: 100%;.
   25908:	2020200a 63616220 6f72676b 3a646e75     .    background:
   25918:	6c727520 2f2e2e28 2f676d69 6f466762      url(../img/bgFo
   25928:	7265746f 6669672e 6f6e2029 7065722d     oter.gif) no-rep
   25938:	3b746165 20200a0d 65682020 74686769     eat;..    height
   25948:	3531203a 0d3b7870 0a0d7d0a 63230a0d     : 15px;..}....#c
   25958:	74726168 0a0d7b20 20202020 74646977     hart {..    widt
   25968:	36203a68 78703030 200a0d3b 68202020     h: 600px;..    h
   25978:	68676965 31203a74 78703032 7d0a0d3b     eight: 120px;..}
   25988:	00000000                                ....

0002598c <data_img_bgFooter_gif>:
   2598c:	676d692f 4667622f 65746f6f 69672e72     /img/bgFooter.gi
   2599c:	49470066 61393846 000f03e0 ba0000c4     f.GIF89a........
   259ac:	d4b7ecd7 e6d1b4e8 a9e9d5b7 ccb0d8c5     ................
   259bc:	d9c6abe0 aee5d0b4 d6b8ddca e1cdb1ea     ................
   259cc:	af69aaff c3a8dfcb dbc8acd6 add9c5aa     ..i.............
   259dc:	c1a6dcc9 e3cfb2d4 afd7c4a9 c2a7decb     ................
   259ec:	dac7acd5 b3e7d3b6 6fffe4d0 ebd6b900     ...........o....
   259fc:	ffedd8ba d9bbffff 000000ee 21000000     ...............!
   25a0c:	000004f9 2c000000 00000000 000f03e0     .......,........
   25a1c:	60ff0500 96e48e27 aeaa5c2d 70beeb6c     ...`'...-\..l..p
   25a2c:	6d74cf2c efae78df c0ffef7c 2c4870a0     ,.tm.x..|....pH,
   25a3c:	a4c88f1a 3a6cc972 54a8d09f 2c4cc8b7     ....r.l:...T..L,
   25a4c:	b345cc14 1bbf7921 2e4a664d b4e8cf9b     ..E.!y..MfJ.....
   25a5c:	bb6ecd7a 7cb8f0df 2a65df4e fb96ac04     z.n....|N.e*....
   25a6c:	19c28bed 84837527 88878685 8c8b8a89     ....'u..........
   25a7c:	298f8e8d 0c797755 7e7c0118 07011a60     ...)Uwy...|~`...
   25a8c:	a09f9e81 a4a3a2a1 a8a7a6a5 acabaaa9     ................
   25a9c:	b0afaead b4b3b2b1 b8b7b6b5 bcbbbab9     ................
   25aac:	c0bfbebd c4c3c2c1 11adc6c5 0e0f0d11     ................
   25abc:	5d970705 001b5e99 080a0203 150d0406     ...].^..........
   25acc:	e0dfdedd e4e3e2e1 e8e7e6e5 ecebeae9     ................
   25adc:	f0efeeed f4f3f2f1 f8f7f6f5 fcfbfaf9     ................
   25aec:	00fffefd 481c0a03 7441a0b0 4018080d     .......H..At...@
   25afc:	00c040a0 91a4d100 02e09000 0c100286     .@..............
   25b0c:	6040203c 208fc782 491c8a43 93c9a4b2     < @`... C..I....
   25b1c:	aaff5328 a5b2c95c 633097cb b3499cca     (S..\.....0c..I.
   25b2c:	389bcda6 c9dcea73 9fcfa7b3 1d0a8340     ...8s.......@...
   25b3c:	d1a8b44a 3e3925a3 80a10030 24000496     J....%9>0......$
   25b4c:	a126b26a 16070200 cadd6ab2 afd7abb5     j.&......j......
   25b5c:	1d8ac360 d9acb64b aad368b3 adb6cb5d     `...K....h..]...
   25b6c:	e370b7db b74b9dca 78bbddae cbddeaf3     ..p...K....x....
   25b7c:	bfdfafb7 260b0380 014100eb 49310e09     .......&..A...1I
   25b8c:	936d411d 0a0a0c00 b940a030 98cbe5b2     .Am.....0.@.....
   25b9c:	ccde6b33 cfe7b3b9 1e8b43a0 e9b4ba4d     3k.......C..M...
   25bac:	ab53a8d3 b5bacd5e 63b0d7eb bb4d9ecb     ..S.^......c..M.
   25bbc:	b8dbedb6 cddeeb73 066777bb 10601405     ....s....wg...`.
   25bcc:	e2e20970 0c340069 00e020b8 a3d0e786     p...i.4.. ......
   25bdc:	bd4e9f4b d8ebf5ba cedf6bb3 eff7bbbd     K.N......k......
   25bec:	1f8bc3e0 f9bcbe4f abd3e8f3 bdbecf5f     ....O......._...
   25bfc:	e3f0f7fb bf4f9fcb f8fbfdbe 70101fb5     ......O........p
   25c0c:	e3068061 41a721c7 10040302 260805c0     a....!.A.......&
   25c1c:	82ffe0a8 e0e8360c 28461083 561484e1     .....6....F(...V
   25c2c:	1885e168 86e1a866 e1e8761c 28862087     h...f....v... .(
   25c3c:	962488e2 2889e268 8ae2a8a6 e2e8b62c     ..$.h..(....,...
   25c4c:	18c6308b 240381a1 01445ff0 724d4096     .0.....$._D..@Mr
   25c5c:	e3e8f41a 2906408f 164490e4 4891e469     .....@.)..D.i..H
   25c6c:	92e4a926 e4e9364c 29465093 565494e5     &...L6...PF)..TV
   25c7c:	5895e569 96e5a966 e5e9765c 29866097     i..Xf...\v...`.)
   25c8c:	966498e6 00926669 8e638440 e6e06c60     ..d.if..@.c.`l..
   25c9c:	29c6709b d6749ce7 789de769 9ee7a9e6     .p.)..t.i..x....
   25cac:	e7e9f67c 2a06809f 1684a0e8 88a1e86a     |......*....j...
   25cbc:	a2e8aa26 e8ea368c 2a4690a3 5694a4e9     &....6....F*...V
   25ccc:	7ca5e96a a6e9a9b2 e9ea769c 2a86a0a7     j..|.....v.....*
   25cdc:	96a4a8ea a8a9ea6a aaeaaaa6 eaeab6ac     ....j...........
   25cec:	2ac6b0ab d6b4aceb b8adeb6a aeebaae6     ...*....j.......
   25cfc:	ebeaf6bc 2b06c0af 16c4b0ec c8b1ec6b     .......+....k...
   25d0c:	b2ecab26 eceb36cc 2b46d0b3 56d4b4ed     &....6....F+...V
   25d1c:	ac03ed6b 3b000021 00000000              k...!..;....

00025d28 <data_img_bgHeader_gif>:
   25d28:	676d692f 4867622f 65646165 69672e72     /img/bgHeader.gi
   25d38:	49470066 61393846 006a03e0 ff0000c4     f.GIF89a..j.....
   25d48:	d8ba006f ebd6b9ed b3ecd7ba d3b6e4d0     o...............
   25d58:	e9d5b7e7 ffdac7ac d4b769aa e0ccb0e8     .........i......
   25d68:	b4decbaf d6b8e6d1 d8c5a9ea afd7c4a9     ................
   25d78:	cfb2dfcb e5d0b4e3 aee1cdb1 c6abddca     ................
   25d88:	d9c5aad9 addbc8ac ffffdcc9 eed9bbff     ................
	...
   25da4:	21000000 000004f9 2c000000 00000000     ...!.......,....
   25db4:	006a03e0 a0ff0500 69648e26 aeaa689e     ..j.....&.di.h..
   25dc4:	70beeb6c 6d74cf2c efae78df c0ffef7c     l..p,.tm.x..|...
   25dd4:	2c4870a0 a4c88f1a 3a6cc972 74a8d09f     .pH,....r.l:...t
   25de4:	af5aad4a cb76acd8 e0bf7aed 2e4c78b0     J.Z...v..z...xL.
   25df4:	b4e8cf9b bb6ecd7a 7cb8f0df efdbaf4e     ....z.n....|N...
   25e04:	cf7ebcf8 80fffbef 84838281 88878685     ..~.............
   25e14:	8c8b8a89 908f8e8d 94939291 98979695     ................
   25e24:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   25e34:	acabaaa9 b0afaead b4b3b2b1 b8b7b6b5     ................
   25e44:	bcbbbab9 c0bfbebd c4c3c2c1 c8c7c6c5     ................
   25e54:	cccbcac9 d0cfcecd d4d3d2d1 d8d7d6d5     ................
   25e64:	dcdbdad9 e0dfdedd e4e3e2e1 e8e7e6e5     ................
   25e74:	ecebeae9 f0efeeed f4f3f2f1 f8f7f6f5     ................
   25e84:	fcfbfaf9 00fffefd 481c0a03 83c1a0b0     ...........H....
   25e94:	5c2a1308 c3a1b0c8 4a231087 a2b1489c     ..*\......#J.H..
   25ea4:	33188bc5 b1c8dc6a 208fc7a3 491c8a43     ...3j...... C..I
   25eb4:	93c9a4b2 aaff5328 a5b2c95c 633097cb     ....(S..\.....0c
   25ec4:	b3499cca 389bcda6 c9dcea73 9fcfa7b3     ..I....8s.......
   25ed4:	1d0a8340 d1a8b44a 2a9348a3 a9b4ca5d     @...J....H.*]...
   25ee4:	a350a7d3 b54a9d4a 58abd5aa cadd6ab3     ..P.J.J....X.j..
   25ef4:	afd7abb5 1d8ac360 d9acb64b aad368b3     ....`...K....h..
   25f04:	adb6cb5d e370b7db b74b9dca 78bbddae     ].....p...K....x
   25f14:	cbddeaf3 bfdfafb7 1e0b0380 e1b0b84c     ............L...
   25f24:	2b1388c3 b1b8cc5e 2390c7e3 b94c9e4b     ...+^......#K.L.
   25f34:	98cbe5b2 ccde6b33 cfe7b3b9 1e8b43a0     ....3k.......C..
   25f44:	e9b4ba4d ab53a8d3 b5bacd5e 63b0d7eb     M.....S.^......c
   25f54:	bb4d9ecb b8dbedb6 cddeeb73 dfefb7bb     ..M.....s.......
   25f64:	1f0b83c0 f1b8bc4e 2b93c8e3 f9bcce5f     ....N......+_...
   25f74:	a3d00010 bd4e9f4b d8ebf5ba cedf6bb3     ....K.N......k..
   25f84:	eff7bbbd 1f8bc3e0 f9bcbe4f abd3e8f3     ........O.......
   25f94:	bdbecf5f e3f0f7fb bf4f9fcb f8fbfdbe     _.........O.....
   25fa4:	c00f7ff3 0474071f e0280419 68160480     ......t...(....h
   25fb4:	260881e0 82ffe0a8 e0e8360c 28461083     ...&.....6....F(
   25fc4:	561484e1 1885e168 86e1a866 e1e8761c     ...Vh...f....v..
   25fd4:	28862087 962488e2 2889e268 83a2a8a6     . .(..$.h..(....
   25fe4:	c0374008 00d1fd00 d6348ac0 388de368     .@7.......4.h..8
   25ff4:	8ee3a8e6 e3e8f63c 2906408f 4e4490e4     ....<....@.)..DN
   26004:	0d018008 0ce30008 e4580000 29465093     ..........X..PF)
   26014:	565494e5 5895e569 96e5a966 8058b604     ..TVi..Xf.....X.
   26024:	20064a01 965c8cc3 6899e669 9ae6a9a6     .J. ..\.i..h....
   26034:	e6e9b66c c0100096 c6610240 789be640     l.......@.a.@..x
   26044:	9ee7a9e6 e7e9f67c 08e6809f 30110280     ....|..........0
   26054:	3098a600 a2e819dc e8ea368c 2a4690a3     ...0.....6....F*
   26064:	60008fa9 050100a0 0c003034 e93a2801     ...`....40...(:.
   26074:	2a86a0a7 96a4a8ea 150026fa a1813050     ...*.....&..P0..
   26084:	a9d0ba4b 2ac6b0a9 d6b4aceb 0086ab6a     K......*....j...
   26094:	02817058 6889d012 2adeaf0b 16c4b0ec     Xp.....h...*....
   260a4:	7bb1ec6b 01c0e002 ebe01010 2b22c10b     k..{.........."+
   260b4:	56d4b4ed b52eed6b c07b2a28 f00a9802     ...Vk...(*{.....
   260c4:	62d10b2b e4b8ee2b b56e6b96 6db03c00     +..b+....kn..<.m
   260d4:	10aedfb7 c6f0b9ee f4bcef2b baee9a02     ........+.......
   260e4:	425b7805 003b0008                       .x[B..;.

000260ec <data_img_bgMiddle_gif>:
   260ec:	676d692f 4d67622f 6c646469 69672e65     /img/bgMiddle.gi
   260fc:	49470066 61393846 000103e0 bb0000e6     f.GIF89a........
   2610c:	f9f9eed9 006ffff9 e5edd8ba c4a9e5e5     ......o.........
   2611c:	dac7acd7 b6e4d0b3 d6b9e7d3 decbafeb     ................
   2612c:	fbfafafa fcfcfbfb fdfdfdfc fffefefe     ................
   2613c:	0000ffff 00000000 00000000 00000000     ................
	...
   26288:	21000000 000004f9 2c000000 00000000     ...!.......,....
   26298:	000103e0 803e0700 84838200 88100203     ......>.........
   262a8:	8c8b8a89 908f8e8d 94939291 98979695     ................
   262b8:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   262c8:	acabaaa9 b0afaead 05029bb1 08070a06     ................
   262d8:	00840309 003b0081                       ......;.

000262e0 <data_img_cloudLogo_png>:
   262e0:	676d692f 6f6c632f 6f4c6475 702e6f67     /img/cloudLogo.p
   262f0:	8900676e 0d474e50 000a1a0a 490d0000     ng..PNG........I
   26300:	00524448 00800000 08800000 00000006     HDR.............
   26310:	cb613ec3 06000000 44474b62 ff00ff00     .>a.....bKGD....
   26320:	bda0ff00 000093a7 4449270b da785441     .........'IDATx.
   26330:	6c7f9ded c715575b 96b6576f 6c295d76     ...l[W..oW..v])l
   26340:	87ec06dd a31f8c06 31b07594 60306c7e     .........u.1~l0`
   26350:	b6843608 1543ad31 6a8240ea a0636d08     .6..1.C..@.j.mc.
   26360:	651b426d 6915b18c 61428bfd 26849b2b     mB.e...i..Ba+..&
   26370:	e38ad816 6aac2824 8cd35d60 7bf6c486     ....$(.j`].....{
   26380:	24e271cf 49c76276 ddb1389c cb8ff7e6     .q.$vb.I.8......
   26390:	ae024e39 73f3ef73 9efcf7ed 91d23e7d     9N..s..s....}>..
   263a0:	cfcfc3fb eef3df7e bdce738f 2082318f     ....~....s...1. 
   263b0:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   263c0:	82082082 20820820 b5e1cb08 89ac0b8c     . .. .. ........
   263d0:	00390cae 38400e41 db174847 39677604     ..9.A.@8GH...vg9
   263e0:	d9bb801c dbee7085 08728548 06dec4df     .....p..H.r.....
   263f0:	1001ff17 c8b6012d b06ec6ff d96a01dc     ....-.....n...j.
   26400:	dce399f3 46ec05ac bbbac552 f0b836fe     .......FR....6..
   26410:	4ef11c81 58d6ce70 f82000e5 85fef0f5     ...Np..X.. .....
   26420:	e11763ac 2ec06adf 14cc8527 005d81bf     .c...j..'.....].
   26430:	285c7b17 b4ed8ba0 d96a01cc f19f253f     .{\(......j.?%..
   26440:	fcc9523b 250fdc01 1d107f17 80076cc4     ;R.....%.....l..
   26450:	c25bfcbb c92cdde3 495b635f 7ffa2b21     ..[...,._c[I!+..
   26460:	4449f337 0e99a5fc f9d86bc0 e4a8bef0     7.ID.....k......
   26470:	3a931ff8 9b813956 c222517d 07dffc0c     ...:V9..}Q".....
   26480:	5a80734c d8e494f6 79c73800 5db58ca4     Ls.Z.....8.y...]
   26490:	8c448341 b63de73f ebc55d8e baf025d9     A.D.?.=..]...%..
   264a0:	8b8dba05 a357cfe0 cbba71e5 2427b3e1     ......W..q....'$
   264b0:	a41dffcd 700ed588 2e0fbd98 9044b4fe     .......p......D.
   264c0:	7d984d5b b87126bc 7ca35206 817ec0ad     [M.}.&q..R.|..~.
   264d0:	d620f520 0f3d25b5 a9c1314c 1d9f047e      . ..%=.L1..~...
   264e0:	1cd739cf 91b620c4 056be512 ca2591de     .9... ....k...%.
   264f0:	afd26809 387cf533 bdb17408 d2c6b199     .h..3.|8.t......
   26500:	2a437f39 78407f94 41c08e1f 9d96b59c     9.C*..@x...A....
   26510:	147d8eb3 d308d9ce 029177be 7763eba5     ..}......w....cw
   26520:	94fd45c2 3ac7d3a9 987039f6 7dae703d     .E.....:.9p.=p.}
   26530:	9943ae70 bd8b9de8 07f7fcb4 8de66ec1     p.C..........n..
   26540:	bf55a36c f3b4d359 ad769a3d 92ffe7cf     l.U.Y...=.v.....
   26550:	f1ee5147 a1efb4f9 ffd9fd2d f7cf9f35     GQ......-...5...
   26560:	b83060a1 bfc41aae 2a7e2e18 b1755213     .`0.......~*.Ru.
   26570:	fcc8c13f bd1325bd 338edd96 e7cfe583     ?....%.....3....
   26580:	ec1e6c06 df3e99df ca5ddec5 7af5e9df     .l....>...]....z
   26590:	f5557a37 1da2af5e 07aa28f0 8abde75e     7zU.^....(..^...
   265a0:	22d8f3ca a7c7bb58 710e0b3e 9cfce733     ..."X...>..q3...
   265b0:	fdcc1c4a 9c044721 22013d6e cfab386c     J...!G..n=."l8..
   265c0:	81cecbdb 058377e3 772e8a0d 7ac87406     .....w.....w.t.z
   265d0:	bf314576 9be6ee0f 043eaee0 080da642     vE1.......>.B...
   265e0:	753e6fae 7b7f6c00 9595c77b c8ef87d2     .o>u.l.{{.......
   265f0:	5b64ac49 05bdd83f 3e967a25 c29164ef     I.d[?...%z.>.d..
   26600:	2674dae7 4a2d0408 5dadbf21 53ee3ed3     ..t&..-J!..].>.S
   26610:	45a2a6d4 382cdb17 8f1e8bc2 15ce3de7     ...E..,8.....=..
   26620:	2e57a71f 015e46f6 bc38ecdc 67c0d27e     ..W..F^...8.~..g
   26630:	42359c3d 34dec337 df413dd2 e7104efe     =.5B7..4.=A..N..
   26640:	f89b06f7 2c1c0ca2 fdcadd05 71ac35d0     .......,.....5.q
   26650:	c8c0039e 261a233d c7348c52 3f1d6892     ....=#.&R.4..h.?
   26660:	0ccdcec8 3e13cce6 aec086db 6826fd91     .......>......&h
   26670:	61056fea 7e16cd86 602729b5 3395708c     .o.a...~.)'`.p.3
   26680:	c70c025b cb83b2d6 2b593003 d03a4070     [........0Y+p@:.
   26690:	cee94793 0a60a3b4 14582f58 08360e2c     .G....`.X/X.,.6.
   266a0:	00160fd6 306b016b 387104e4 0d56c7e7     ....k.k0..q8..V.
   266b0:	27e514f2 a19cc620 78d5573b 8f0f7757     ...' ...;W.xWw..
   266c0:	7c780744 278f8464 4c993c93 13475e65     D.x|d..'.<.Le^G.
   266d0:	34383e09 fbfafbc4 59d03fb9 71681380     .>84.....?.Y..hq
   266e0:	ed3e5145 76c0f1e4 2e08ca4c ea965478     EQ>....vL...xT..
   266f0:	73200c15 93f3871d 6960c360 eb049603     .. s....`.`i....
   26700:	d7923b04 67b30609 7ff17009 eea4446d     .;.....g.p..mD..
   26710:	3e3e5e9e 0b0be49e 3328dc0b 387c3333     .^>>......(333|8
   26720:	9d1de71e 611c465d 5f92a602 e0acfa75     ....]F.a..._u...
   26730:	2c9eb02e a648f711 4574bb8f f080563a     ...,..H...tE:V..
   26740:	530296b9 9d74eac1 80b319a0 f953fe20     ...S..t..... .S.
   26750:	8509e984 a7d3a9f8 2e2c3179 f1b1f22e     ........y1,.....
   26760:	308e2371 5bb4d5ed 4d04ed9c ff083d6c     q#.0...[...Ml=..
   26770:	45645c28 bbc56a94 d0ec774f ba622cb6     (\dE.j..Ow...,b.
   26780:	35818b48 d2209dca 3d11e4fc 077f3431     H..5.. ....=14..
   26790:	bc52a64f 6023a094 88dd808b 8310e0de     O.R...#`........
   267a0:	269fce4c e0bc424a 8a917f00 f84094af     L..&JB........@.
   267b0:	c2b1c36c e79f563f 7075e374 1152bda1     l...?V..t.up..R.
   267c0:	3e3ee142 cdc73737 12727262 319d035a     B.>>77..brr.Z..1
   267d0:	6086aa82 12a5b860 323bffe3 f8914351     ...``.....;2QC..
   267e0:	fc58956f b3381b15 dbab983b a39efdc2     o.X...8.;.......
   267f0:	1fdf8bd2 54ee6689 eb0741b3 bf4b760a     .....f.T.A...vK.
   26800:	0e4acc07 f0e46257 aff8a115 d2e20f2f     ..J.Wb....../...
   26810:	ffc75926 d96e15cf 1a3f172f 3f3256e5     &Y....n./.?..V2?
   26820:	bb3bcf3f 704e7a82 fddd2567 0acd8217     ?.;..zNpg%......
   26830:	44d7a01d 860657f1 689c9530 d8bd2edc     ...D.W..0..h....
   26840:	2f30e1bd b3b3b307 c808eb5c b9b857be     ..0/....\....W..
   26850:	95edf9b9 2d5dfe94 e2c9937e e30f58af     ......]-~....X..
   26860:	092faddd 041fb42f cfcfb330 4a7d3a47     .././...0...G:}J
   26870:	a9f4283e f34a550f 01d0b2ff 7b17a502     >(...UJ........{
   26880:	4f2b6c76 13c4df0f 78f26fb1 a87cbbe4     vl+O.....o.x..|.
   26890:	f48f0f7f 917a5cfe c53a9d4f 96060dcb     .....\z.O.:.....
   268a0:	50a44964 12beb428 7424201c 88d29180     dI.P(.... $t....
   268b0:	9db2313e e31f840f 058d1d1d c4716285     >1...........bq.
   268c0:	3c70076f 53d4c2a0 55d81632 22b1017e     o.p<...S2..U~.."
   268d0:	933d96b7 ebecdcd7 837fe682 b4787330     ..=.........0sx.
   268e0:	5317d138 e06278eb f9d9de6e e2c759ea     8..S.xb.n....Y..
   268f0:	b8a6a727 8118c05d c4785a64 e7f87d0e     '...]...dZx..}..
   26900:	ddedc50d f38169ec def8587c f1dc45e3     .....i..|X...E..
   26910:	2078dba3 112a2ee0 730a1bd3 80ad813b     ..x ..*....s;...
   26920:	cda44838 5db5b5b7 a8070ce4 8e088f65     8H.....]....e...
   26930:	def85ebd 5f85c2d6 91e7ad48 8b30cff0     .^....._H.....0.
   26940:	0e267456 a376fb63 6b223faf c53a7605     Vt&.c.v..?"k.v:.
   26950:	44141e01 7c233eff e2a17b6f c13de46f     ...D.>#|o{..o.=.
   26960:	c54b2543 2fe47396 92529d03 33adfc31     C%K..s./..R.1..3
   26970:	1ec5c01c d42c755f 7bdf0be0 f3f8b8d2     ...._u,....{....
   26980:	d83ccdc9 6121b2f9 94b75a71 5ffd1dae     ..<...!aqZ....._
   26990:	319316ba 81f7f023 42778c58 29082e04     ...1#...X.wB...)
   269a0:	71823b5d 34038901 f601c53b 32e01c09     ];.q...4;......2
   269b0:	34df7be1 e06fe77a cd7f9d5d d147a79b     .{.4z.o.].....G.
   269c0:	6ece2027 57633134 84a18124 44c84bb3     ' .n41cW$....K.D
   269d0:	c60dbdd5 67afa01c 0e60fe9f d35378a2     .......g..`..xS.
   269e0:	e852bcd3 fe15edee f06096ce 013ae702     ..R.......`...:.
   269f0:	6a22c96e e2fa6205 75bba3c7 6244faef     n."j.b.....u..Db
   26a00:	b21a578c 0d542081 0764e65d 81d0b678     .W... T.].d.x...
   26a10:	25d8ece0 c47ff220 f3f34317 78220db4     ...% ....C...."x
   26a20:	db054656 4e23ed34 851b8076 c0dd800e     VF..4.#Nv.......
   26a30:	2201d898 9a8ebda1 4c0a95c2 82230b49     ...".......LI.#.
   26a40:	d6d1ed3e 9d73d6d6 8b4b00e9 4e857a3e     >.....s...K.>z.N
   26a50:	fe2d5be0 7015d8f4 368b8bf7 bc438362     .[-....p...6b.C.
   26a60:	f5f50992 ba798de9 05faaa3d 1e03e6a7     ......y.=.......
   26a70:	0e801692 d100e99c 0bc213f0 76757580     .............uuv
   26a80:	0297c11e 5be6a29c d553e676 b96e395f     .......[v.S._9n.
   26a90:	6d899419 5fd5ac16 4de6ac32 92fb4f2c     ...m..._2..M,O..
   26aa0:	b5aab8eb bfd35d54 8c6f8e02 6ab03bc4     ....T]....o..;.j
   26ab0:	425d96c8 6488e166 7d883fcd fffd6ebf     ..]Bf..d.?.}.n..
   26ac0:	f8e9e328 383f8567 9533d500 3003e60e     (...g.?8..3....0
   26ad0:	2453a943 ae221b92 904b55b1 62edaa59     C.S$.."..UK.Y..b
   26ae0:	c69af0ed 73a1202a 892d52e0 7d1d4c13     ....* .s.R-..L.}
   26af0:	bc0eef3f 83b1fc28 9abcc343 e8d1e2c0     ?...(...C.......
   26b00:	8b6f2c40 cb902b80 7661fc2f f7e2a0a5     @,o..+../.av....
   26b10:	737be919 ad9c8e36 f5ea18bf 0802839e     ..{s6...........
   26b20:	6b753c9f 6957ca30 66cccccc 637a9732     .<uk0.Wi...f2.zc
   26b30:	6e0ee802 b0f08f2f ff080331 4a71100b     ...n/...1.....qJ
   26b40:	c24f4770 d2507dff b2b2dc52 74d13420     pGO..}P.R... 4.t
   26b50:	6fbc5707 16397ae9 383b544b 4f59d1fb     .W.o.z9.KT;8..YO
   26b60:	c0f18310 5f84eb06 4bbbd55a ecc60367     ......._Z..Kg...
   26b70:	256b3855 867b81b1 c160fd8e d7675f48     U8k%..{...`.H_g.
   26b80:	60d58de4 d0b3a837 c46b01f4 f9d85a5f     ...`7.....k._Z..
   26b90:	9102c186 7655fce3 e073e8a9 70d4ff0b     ......Uv..s....p
   26ba0:	4c3846f1 09c4afea 8138b2c2 6b6cb516     .F8L......8...lk
   26bb0:	79fde59a 16ef84f4 00ad8795 01bf210b     ...y.........!..
   26bc0:	eef75a5f 5c799ac7 dca98b6d 6e951b29     _Z....y\m...)..n
   26bd0:	20a661d9 59841fab 72adb7c1 70204d80     .a. ...Y...r.M p
   26be0:	2a7e204c 58004cf3 163b2ffb 7acdaafa     L ~*.L.X./;....z
   26bf0:	f851f16b 97f38d4a 5961a18a 5bd4a057     k.Q.J.....aYW..[
   26c00:	9ddbe539 41d349b3 0d9f7359 d39e5b4c     9....I.AYs..L[..
   26c10:	642dd2ab 32b57609 541fad27 0e0b2c27     ..-d.v.2'..T',..
   26c20:	4ff9e72d ba331d80 1b6663d9 949b4516     -..O..3..cf..E..
   26c30:	7a566915 ba8ad798 bfd7af01 0056bac3     .iVz..........V.
   26c40:	44866f37 7bf7d18f 5961ed14 6df61719     7o.D...{..aY...m
   26c50:	00ddf144 db6857ee 51f4007c e97d12ff     D....Wh.|..Q..}.
   26c60:	ec2c0ad1 d8c49b30 9396b398 9e7ff341     ..,.0.......A...
   26c70:	50c7f9a8 85fbf527 65a74a93 6dc7e1a1     ...P'....J.e...m
   26c80:	e9b000e9 2f3b36c1 581a72cf 01692cf1     .....6;/.r.X.,i.
   26c90:	f367b11e 54dffb0f 59878163 a4bbd960     ..g....Tc..Y`...
   26ca0:	f6fbe872 bd550074 7185f44b 70a235bb     r...t.U.K..q.5.p
   26cb0:	490b4370 6d97e8f1 b19800e9 e96f34a2     pC.I...m.....4o.
   26cc0:	b40cd590 da97fdfa 41b80bb5 22fb85f4     ...........A..."
   26cd0:	40b35211 493aeb70 db60203e 0872e029     .R.@p.:I> `.).r.
   26ce0:	96d57178 14c9e06c 10512a00 b4be3608     xq..l....*Q..6..
   26cf0:	7c205d75 8be89f41 308694e3 285fee06     u] |A......0.._(
   26d00:	b4d10c2d 00ee6c6b 04c2d3ca a4d82c10     -...kl.......,..
   26d10:	d33f2056 954e04b0 d4f98895 32bedbbf     V ?...N........2
   26d20:	b8e9e3d8 3b1db65a c1f5074d b67587bd     ....Z..;M.....u.
   26d30:	31c05d9b c3ca2396 82f68a7d 8f181b2c     .].1.#..}...,...
   26d40:	c45094d3 7e84c4c4 e73c30a5 03eb31c0     ..P....~.0<..1..
   26d50:	981969f0 98fd94b6 8eb76c30 d809e4eb     .i......0l......
   26d60:	b136002f 7a82b5c0 7c430bfb 081033a5     /.6....z..C|.3..
   26d70:	22d4726c 96ca7c11 e610355e 81d03007     lr.".|..^5...0..
   26d80:	dc762185 302cc3c9 dd4b8a23 430a0ab1     .!v...,0#.K....C
   26d90:	2fc2bae4 07ed98d9 82333a7e a13fd603     .../....~:3...?.
   26da0:	770c72a3 83f47716 c572b026 90af28a7     .r.w.w..&.r..(..
   26db0:	7e256798 04ffc40c ead03a73 8e8581ad     .g%~....s:......
   26dc0:	44028a4f 85ab5264 656e1967 792c0495     O..DdR..g.ne..,y
   26dd0:	08c40afe d7571214 74ec60ba 6a54ab37     ......W..`.t7.Tj
   26de0:	42d66a6a f03be8c2 f9e3ce74 c8abc64a     jj.B..;.t...J...
   26df0:	e78a6066 f1e3adc2 016ab0fa 6bc8389b     f`........j..8.k
   26e00:	450387df a11aefe8 3abd7875 6b43754c     ...E....ux.:LuCk
   26e10:	ddf847f8 8873e18f 8cb5b1f1 20820820     .G....s..... .. 
   26e20:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   26e30:	82082082 20820820 08208208 82082082     . .. .. .. .. ..
   26e40:	20820820 08208208 82082082 e62a8820      .. .. .. .. .*.
   26e50:	895abebf 41b31893 000000f5 4e454900     ..Z....A.....IEN
   26e60:	6042ae44 00000082                       D.B`....

00026e68 <data_img_tab_gif>:
   26e68:	676d692f 6261742f 6669672e 46494700     /img/tab.gif.GIF
   26e78:	01613938 91002200 6fff0000 eed9bb00     89a..".....o....
   26e88:	00f8f1e7 f9210000 00000004 002c0000     ......!.......,.
   26e98:	01000000 00002200 1f8c0802 6bedcba2     .....".........k
   26ea8:	3b000140 00000000                       @..;....

00026eb0 <data_img_tabActive_gif>:
   26eb0:	676d692f 6261742f 69746341 672e6576     /img/tabActive.g
   26ec0:	47006669 39384649 22000161 00008000     if.GIF89a.."....
   26ed0:	ff006fff f921ffff 00000004 002c0000     .o....!.......,.
   26ee0:	01000000 00002200 8e440502 005acba9     ....."....D...Z.
   26ef0:	0000003b                                ;...

00026ef4 <data_img_tabActLeft_gif>:
   26ef4:	676d692f 6261742f 4c746341 2e746665     /img/tabActLeft.
   26f04:	00666967 38464947 00046139 00910022     gif.GIF89a.."...
   26f14:	629be300 ffeed9bb ffff006f 04f921ff     ...b....o....!..
   26f24:	00000000 00002c00 00040000 02000022     .....,......"...
   26f34:	20118c1a 9ea33212 5b4c6f93 7a9cceaf     ... .2...oL[...z
   26f44:	07616dfc 9e49a296 0000556a 0000003b     .ma...I.jU..;...

00026f54 <data_img_tabActRight_gif>:
   26f54:	676d692f 6261742f 52746341 74686769     /img/tabActRight
   26f64:	6669672e 46494700 04613938 91002200     .gif.GIF89a.."..
   26f74:	9be30000 eed9bb62 ff006fff f921ffff     ....b....o....!.
   26f84:	00000004 002c0000 04000000 00002200     ......,......"..
   26f94:	2e441802 ac123362 5a829358 bade2778     ..D.b3..X..Zx'..
   26fa4:	5979fe57 78268e48 3b00057a 00000000     W.yYH.&xz..;....

00026fb4 <data_img_tabLeft_gif>:
   26fb4:	676d692f 6261742f 7466654c 6669672e     /img/tabLeft.gif
   26fc4:	46494700 03613938 91002200 6fff0000     .GIF89a..".....o
   26fd4:	eed9bb00 00f8f1e7 f9210000 00000004     ..........!.....
   26fe4:	002c0000 03000000 00002200 8f8c0e02     ..,......"......
   26ff4:	0d1228a9 dab49ca3 05d8158b 00003b00     .(...........;..

00027004 <data_img_tabRight_gif>:
   27004:	676d692f 6261742f 68676952 69672e74     /img/tabRight.gi
   27014:	49470066 61393846 00220003 ff000091     f.GIF89a..".....
   27024:	d9bb006f f8f1e7ee 21000000 000004f9     o..........!....
   27034:	2c000000 00000000 00220003 8c0f0200     ...,......".....
   27044:	1227a98f b49c9afd 55f38bda 3b0017a0     ..'........U...;
   27054:	00000000                                ....

00027058 <file_404_html>:
   27058:	00000000 0001bbc4 0001bbce 000000ac     ................
   27068:	00000000                                ....

0002706c <file_control_shtml>:
   2706c:	00027058 0001bc7c 0001bc8b 00000679     Xp..|.......y...
   2707c:	00000000                                ....

00027080 <file_dashboard_shtml>:
   27080:	0002706c 0001c304 0001c315 00004aae     lp...........J..
   27090:	00000000                                ....

00027094 <file_index_html>:
   27094:	00027080 00020dc4 00020dd0 000004e2     .p..............
   270a4:	00000000                                ....

000270a8 <file_sensordata_shtml>:
   270a8:	00027094 000212b4 000212c6 00000013     .p..............
   270b8:	00000000                                ....

000270bc <file_smoothie_min_js>:
   270bc:	000270a8 000212dc 000212ed 00002bdc     .p...........+..
   270cc:	00000000                                ....

000270d0 <file_stats_shtml>:
   270d0:	000270bc 00023ecc 00023ed9 00000958     .p...>...>..X...
   270e0:	00000000                                ....

000270e4 <file_tcp_shtml>:
   270e4:	000270d0 00024834 0002483f 00000657     .p..4H..?H..W...
   270f4:	00000000                                ....

000270f8 <file_css_styles_css>:
   270f8:	000270e4 00024e98 00024ea8 00000ae1     .p...N...N......
   27108:	00000000                                ....

0002710c <file_img_bgFooter_gif>:
   2710c:	000270f8 0002598c 0002599e 00000387     .p...Y...Y......
   2711c:	00000000                                ....

00027120 <file_img_bgHeader_gif>:
   27120:	0002710c 00025d28 00025d3a 000003b2     .q..(]..:]......
   27130:	00000000                                ....

00027134 <file_img_bgMiddle_gif>:
   27134:	00027120 000260ec 000260fe 000001e2      q...`...`......
   27144:	00000000                                ....

00027148 <file_img_cloudLogo_png>:
   27148:	00027134 000262e0 000262f3 00000b73     4q...b...b..s...
   27158:	00000000                                ....

0002715c <file_img_tab_gif>:
   2715c:	00027148 00026e68 00026e75 00000038     Hq..hn..un..8...
   2716c:	00000000                                ....

00027170 <file_img_tabActive_gif>:
   27170:	0002715c 00026eb0 00026ec3 0000002f     \q...n...n../...
   27180:	00000000                                ....

00027184 <file_img_tabActLeft_gif>:
   27184:	00027170 00026ef4 00026f08 0000004a     pq...n...o..J...
   27194:	00000000                                ....

00027198 <file_img_tabActRight_gif>:
   27198:	00027184 00026f54 00026f69 00000048     .q..To..io..H...
   271a8:	00000000                                ....

000271ac <file_img_tabLeft_gif>:
   271ac:	00027198 00026fb4 00026fc5 0000003e     .q...o...o..>...
   271bc:	00000000                                ....

000271c0 <file_img_tabRight_gif>:
   271c0:	000271ac 00027004 00027016 0000003f     .q...p...p..?...
   271d0:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   271e0:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   271f0:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   27200:	000a0d25 20726d54 00637653              %...Tmr Svc.

0002720c <heapSTRUCT_SIZE>:
   2720c:	00000008                                ....

00027210 <pcInterruptPriorityRegisters>:
   27210:	e000e3f0                                ....

00027214 <_global_impure_ptr>:
   27214:	200000d0 00000043                       ... C...

0002721c <blanks.3595>:
   2721c:	20202020 20202020 20202020 20202020                     

0002722c <zeroes.3596>:
   2722c:	30303030 30303030 30303030 30303030     0000000000000000
   2723c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   2724c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   2725c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   2726c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   2727c:	00000030 69666e49 7974696e 00000000     0...Infinity....
   2728c:	004e614e                                NaN.

00027290 <charset>:
   27290:	000272c8                                .r..

00027294 <lconv>:
   27294:	000272c4 0002724c 0002724c 0002724c     .r..Lr..Lr..Lr..
   272a4:	0002724c 0002724c 0002724c 0002724c     Lr..Lr..Lr..Lr..
   272b4:	0002724c 0002724c ffffffff ffffffff     Lr..Lr..........
   272c4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
   272d4:	00000000                                ....

000272d8 <__mprec_tens>:
   272d8:	00000000 3ff00000 00000000 40240000     .......?......$@
   272e8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   272f8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   27308:	00000000 412e8480 00000000 416312d0     .......A......cA
   27318:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   27328:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   27338:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   27348:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   27358:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   27368:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   27378:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   27388:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   27398:	79d99db4 44ea7843                       ...yCx.D

000273a0 <p05.2463>:
   273a0:	00000005 00000019 0000007d 00000000     ........}.......

000273b0 <__mprec_bigtens>:
   273b0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   273c0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   273d0:	7f73bf3c 75154fdd                       <.s..O.u

000273d8 <__mprec_tinytens>:
   273d8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   273e8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   273f8:	64ac6f43 0ac80628                       Co.d(...

00027400 <_init>:
   27400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   27402:	bf00      	nop
   27404:	bcf8      	pop	{r3, r4, r5, r6, r7}
   27406:	bc08      	pop	{r3}
   27408:	469e      	mov	lr, r3
   2740a:	4770      	bx	lr

0002740c <_fini>:
   2740c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2740e:	bf00      	nop
   27410:	bcf8      	pop	{r3, r4, r5, r6, r7}
   27412:	bc08      	pop	{r3}
   27414:	469e      	mov	lr, r3
   27416:	4770      	bx	lr

00027418 <__frame_dummy_init_array_entry>:
   27418:	0485 0000                                   ....

0002741c <__do_global_dtors_aux_fini_array_entry>:
   2741c:	0471 0000                                   q...
