

================================================================
== Vitis HLS Report for 'matmul_Pipeline_writeC'
================================================================
* Date:           Thu Jun 30 16:11:10 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |     4097|     4097|         5|          4|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     683|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     123|    -|
|Register         |        -|    -|     964|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     964|     806|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln90_fu_187_p2              |         +|   0|  0|   11|          11|           1|
    |add_ln94_fu_209_p2              |         +|   0|  0|   32|          32|           1|
    |add_ln96_fu_247_p2              |         +|   0|  0|   10|          10|          10|
    |j_2_fu_264_p2                   |         +|   0|  0|   32|          32|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage1_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage2_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_pp0_stage3_11001       |       and|   0|  0|    1|           1|           1|
    |ap_block_state3_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state4_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state5_io              |       and|   0|  0|    1|           1|           1|
    |ap_block_state6_io              |       and|   0|  0|    1|           1|           1|
    |ap_ext_blocking_cur_n           |       and|   0|  0|    2|           1|           0|
    |ap_ext_blocking_n               |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n               |       and|   0|  0|    2|           2|           2|
    |ap_predicate_op52_write_state3  |       and|   0|  0|    1|           1|           1|
    |ap_str_blocking_n               |       and|   0|  0|    2|           2|           2|
    |icmp_ln90_fu_181_p2             |      icmp|   0|  0|    5|          11|          12|
    |icmp_ln92_fu_203_p2             |      icmp|   0|  0|   12|          32|           6|
    |icmp_ln96_fu_258_p2             |      icmp|   0|  0|    2|           5|           2|
    |i_1_fu_215_p3                   |    select|   0|  0|   32|           1|          32|
    |j_1_fu_235_p3                   |    select|   0|  0|   32|           1|           1|
    |select_ln96_fu_344_p3           |    select|   0|  0|  496|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  683|         152|          84|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |gmem0_blk_n_W                |   9|          2|    1|          2|
    |i_fu_88                      |   9|          2|   32|         64|
    |itr_fu_96                    |   9|          2|   11|         22|
    |j_fu_92                      |   9|          2|   32|         64|
    |m_axi_gmem0_WDATA            |  21|          5|  128|        640|
    |phi_ln96_fu_84               |   9|          2|  496|        992|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 123|         28|  705|       1797|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |C_V_load_reg_417             |   16|   0|   16|          0|
    |ap_CS_fsm                    |    4|   0|    4|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_fu_88                      |   32|   0|   32|          0|
    |icmp_ln90_reg_396            |    1|   0|    1|          0|
    |icmp_ln96_reg_405            |    1|   0|    1|          0|
    |itr_fu_96                    |   11|   0|   11|          0|
    |j_fu_92                      |   32|   0|   32|          0|
    |phi_ln96_fu_84               |  496|   0|  496|          0|
    |tmp_s_reg_432                |  112|   0|  112|          0|
    |trunc_ln96_1_reg_422         |  128|   0|  128|          0|
    |trunc_ln96_2_reg_427         |  128|   0|  128|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  964|   0|  964|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_writeC|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  128|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   16|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  128|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|sext_ln90             |   in|   28|     ap_none|               sext_ln90|        scalar|
|C_V_address0          |  out|   10|   ap_memory|                     C_V|         array|
|C_V_ce0               |  out|    1|   ap_memory|                     C_V|         array|
|C_V_q0                |   in|   16|   ap_memory|                     C_V|         array|
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln96 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 11 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln90"   --->   Operation 12 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i28 %sext_ln90_read"   --->   Operation 13 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %itr"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %phi_ln96"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%itr_1 = load i11 %itr"   --->   Operation 20 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln90 = icmp_eq  i11 %itr_1, i11 1024" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 21 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.48ns)   --->   "%add_ln90 = add i11 %itr_1, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 22 'add' 'add_ln90' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 23 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = trunc i11 %itr_1"   --->   Operation 26 'trunc' 'empty_26' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.96ns)   --->   "%icmp_ln92 = icmp_eq  i32 %j_load, i32 32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 27 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.89ns)   --->   "%add_ln94 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 28 'add' 'add_ln94' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%i_1 = select i1 %icmp_ln92, i32 %add_ln94, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 29 'select' 'i_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %i_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 30 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_72_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln96, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 31 'bitconcatenate' 'tmp_72_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%j_1 = select i1 %icmp_ln92, i32 0, i32 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 32 'select' 'j_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i32 %j_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 33 'trunc' 'trunc_ln96_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.41ns)   --->   "%add_ln96 = add i10 %tmp_72_cast, i10 %trunc_ln96_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 34 'add' 'add_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %add_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 35 'zext' 'zext_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %zext_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 36 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%C_V_load = load i10 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 37 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%icmp_ln96 = icmp_eq  i5 %empty_26, i5 31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 38 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.89ns)   --->   "%j_2 = add i32 %j_1, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 40 'add' 'j_2' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %itr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 41 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln90 = store i32 %j_2, i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 42 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln92 = store i32 %i_1, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 43 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i32 %sext_ln90_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 45 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 48 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.77ns)   --->   "%C_V_load = load i10 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 49 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%phi_ln96_load = load i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 50 'load' 'phi_ln96_load' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln96_5 = trunc i496 %phi_ln96_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 51 'trunc' 'trunc_ln96_5' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i128, i32 %gmem0_addr, i128 %trunc_ln96_5, i16 65535" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 52 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = partselect i128 @_ssdm_op_PartSelect.i128.i496.i32.i32, i496 %phi_ln96_load, i32 128, i32 255" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 53 'partselect' 'trunc_ln96_1' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = partselect i128 @_ssdm_op_PartSelect.i128.i496.i32.i32, i496 %phi_ln96_load, i32 256, i32 383" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 54 'partselect' 'trunc_ln96_2' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i112 @_ssdm_op_PartSelect.i112.i496.i32.i32, i496 %phi_ln96_load, i32 384, i32 495" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln96_load_1 = load i496 %phi_ln96"   --->   Operation 56 'load' 'phi_ln96_load_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %phi_ln96_load_1, i32 16, i32 495"   --->   Operation 57 'partselect' 'tmp_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %C_V_load, i480 %tmp_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.45ns)   --->   "%select_ln96 = select i1 %icmp_ln96, i496 0, i496 %tmp_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 59 'select' 'select_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.29ns)   --->   "%store_ln96 = store i496 %select_ln96, i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 60 'store' 'store_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i128, i32 %gmem0_addr, i128 %trunc_ln96_1, i16 65535" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 62 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i128, i32 %gmem0_addr, i128 %trunc_ln96_2, i16 65535" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 63 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i112, i16 %C_V_load, i112 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 64 'bitconcatenate' 'trunc_ln96_3' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i128, i32 %gmem0_addr, i128 %trunc_ln96_3, i16 65535" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 65 'write' 'write_ln96' <Predicate = (icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.split._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 66 'br' 'br_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln96          (alloca           ) [ 0111000]
i                 (alloca           ) [ 0110000]
j                 (alloca           ) [ 0110000]
itr               (alloca           ) [ 0110000]
sext_ln90_read    (read             ) [ 0000000]
sext_ln90_cast    (sext             ) [ 0011000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
itr_1             (load             ) [ 0000000]
icmp_ln90         (icmp             ) [ 0111110]
add_ln90          (add              ) [ 0000000]
br_ln90           (br               ) [ 0000000]
i_load            (load             ) [ 0000000]
j_load            (load             ) [ 0000000]
empty_26          (trunc            ) [ 0000000]
icmp_ln92         (icmp             ) [ 0000000]
add_ln94          (add              ) [ 0000000]
i_1               (select           ) [ 0000000]
trunc_ln96        (trunc            ) [ 0000000]
tmp_72_cast       (bitconcatenate   ) [ 0000000]
j_1               (select           ) [ 0000000]
trunc_ln96_4      (trunc            ) [ 0000000]
add_ln96          (add              ) [ 0000000]
zext_ln96         (zext             ) [ 0000000]
C_V_addr          (getelementptr    ) [ 0001000]
icmp_ln96         (icmp             ) [ 0111111]
br_ln96           (br               ) [ 0000000]
j_2               (add              ) [ 0000000]
store_ln90        (store            ) [ 0000000]
store_ln90        (store            ) [ 0000000]
store_ln92        (store            ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
gmem0_addr        (getelementptr    ) [ 0110111]
specpipeline_ln0  (specpipeline     ) [ 0000000]
empty             (speclooptripcount) [ 0000000]
specloopname_ln90 (specloopname     ) [ 0000000]
C_V_load          (load             ) [ 0110111]
phi_ln96_load     (load             ) [ 0000000]
trunc_ln96_5      (trunc            ) [ 0000000]
write_ln96        (write            ) [ 0000000]
trunc_ln96_1      (partselect       ) [ 0000100]
trunc_ln96_2      (partselect       ) [ 0100110]
tmp_s             (partselect       ) [ 0110111]
phi_ln96_load_1   (load             ) [ 0000000]
tmp_1             (partselect       ) [ 0000000]
tmp_2             (bitconcatenate   ) [ 0000000]
select_ln96       (select           ) [ 0000000]
store_ln96        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln96        (write            ) [ 0000000]
write_ln96        (write            ) [ 0000000]
trunc_ln96_3      (bitconcatenate   ) [ 0000000]
write_ln96        (write            ) [ 0000000]
br_ln96           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln90">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i496.i16.i480"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i112"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="phi_ln96_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln96/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="itr_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln90_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="28" slack="0"/>
<pin id="102" dir="0" index="1" bw="28" slack="0"/>
<pin id="103" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln90_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln96_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="0" index="2" bw="128" slack="0"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln96_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="1"/>
<pin id="117" dir="0" index="2" bw="128" slack="1"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln96_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="2"/>
<pin id="125" dir="0" index="2" bw="128" slack="2"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln96_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="3"/>
<pin id="133" dir="0" index="2" bw="128" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="C_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="496" slack="2"/>
<pin id="153" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln96_load/3 phi_ln96_load_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln90_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="496" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="itr_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="1"/>
<pin id="180" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln90_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln90_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_26_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln92_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln94_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln96_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_72_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln96_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_4/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln96_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln96_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln96_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="j_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln90_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln90_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln92_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem0_addr_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln96_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="496" slack="0"/>
<pin id="293" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln96_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="128" slack="0"/>
<pin id="298" dir="0" index="1" bw="496" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="9" slack="0"/>
<pin id="301" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln96_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="496" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="0" index="3" bw="10" slack="0"/>
<pin id="311" dir="1" index="4" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="112" slack="0"/>
<pin id="318" dir="0" index="1" bw="496" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="0" index="3" bw="10" slack="0"/>
<pin id="321" dir="1" index="4" bw="112" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="480" slack="0"/>
<pin id="328" dir="0" index="1" bw="496" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="10" slack="0"/>
<pin id="331" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="496" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="480" slack="0"/>
<pin id="340" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln96_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="496" slack="0"/>
<pin id="347" dir="0" index="2" bw="496" slack="0"/>
<pin id="348" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln96_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="496" slack="0"/>
<pin id="353" dir="0" index="1" bw="496" slack="2"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln96_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="128" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="3"/>
<pin id="359" dir="0" index="2" bw="112" slack="3"/>
<pin id="360" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln96_3/6 "/>
</bind>
</comp>

<comp id="363" class="1005" name="phi_ln96_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="496" slack="0"/>
<pin id="365" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln96 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="377" class="1005" name="j_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="384" class="1005" name="itr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="391" class="1005" name="sext_ln90_cast_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2"/>
<pin id="393" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln90_cast "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln90_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="400" class="1005" name="C_V_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln96_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="410" class="1005" name="gmem0_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="1"/>
<pin id="412" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="C_V_load_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="3"/>
<pin id="419" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln96_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="128" slack="1"/>
<pin id="424" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="trunc_ln96_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="128" slack="2"/>
<pin id="429" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln96_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_s_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="112" slack="3"/>
<pin id="434" dir="1" index="1" bw="112" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="100" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="178" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="193" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="203" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="196" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="227" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="262"><net_src comp="199" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="235" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="187" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="264" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="215" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="294"><net_src comp="151" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="151" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="151" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="151" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="151" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="145" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="326" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="336" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="356" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="366"><net_src comp="84" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="373"><net_src comp="88" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="380"><net_src comp="92" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="387"><net_src comp="96" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="394"><net_src comp="154" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="399"><net_src comp="181" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="138" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="408"><net_src comp="258" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="413"><net_src comp="285" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="420"><net_src comp="145" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="425"><net_src comp="296" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="430"><net_src comp="306" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="435"><net_src comp="316" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="356" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 }
 - Input state : 
	Port: matmul_Pipeline_writeC : gmem0 | {}
	Port: matmul_Pipeline_writeC : sext_ln90 | {1 }
	Port: matmul_Pipeline_writeC : C_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		empty_26 : 1
		icmp_ln92 : 1
		add_ln94 : 1
		i_1 : 2
		trunc_ln96 : 3
		tmp_72_cast : 4
		j_1 : 2
		trunc_ln96_4 : 3
		add_ln96 : 5
		zext_ln96 : 6
		C_V_addr : 7
		C_V_load : 8
		icmp_ln96 : 2
		br_ln96 : 3
		j_2 : 3
		store_ln90 : 2
		store_ln90 : 4
		store_ln92 : 3
	State 3
		trunc_ln96_5 : 1
		write_ln96 : 2
		trunc_ln96_1 : 1
		trunc_ln96_2 : 1
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 2
		select_ln96 : 3
		store_ln96 : 4
	State 4
	State 5
	State 6
		write_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_215         |    0    |    32   |
|  select  |         j_1_fu_235         |    0    |    32   |
|          |     select_ln96_fu_344     |    0    |   496   |
|----------|----------------------------|---------|---------|
|          |       add_ln90_fu_187      |    0    |    11   |
|    add   |       add_ln94_fu_209      |    0    |    32   |
|          |       add_ln96_fu_247      |    0    |    10   |
|          |         j_2_fu_264         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln90_fu_181      |    0    |    5    |
|   icmp   |      icmp_ln92_fu_203      |    0    |    12   |
|          |      icmp_ln96_fu_258      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln90_read_read_fu_100 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln96_write_fu_106  |    0    |    0    |
|   write  |   write_ln96_write_fu_114  |    0    |    0    |
|          |   write_ln96_write_fu_122  |    0    |    0    |
|          |   write_ln96_write_fu_130  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln90_cast_fu_154   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       empty_26_fu_199      |    0    |    0    |
|   trunc  |      trunc_ln96_fu_223     |    0    |    0    |
|          |     trunc_ln96_4_fu_243    |    0    |    0    |
|          |     trunc_ln96_5_fu_291    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     tmp_72_cast_fu_227     |    0    |    0    |
|bitconcatenate|        tmp_2_fu_336        |    0    |    0    |
|          |     trunc_ln96_3_fu_356    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln96_fu_253      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln96_1_fu_296    |    0    |    0    |
|partselect|     trunc_ln96_2_fu_306    |    0    |    0    |
|          |        tmp_s_fu_316        |    0    |    0    |
|          |        tmp_1_fu_326        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   664   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_V_addr_reg_400   |   10   |
|   C_V_load_reg_417   |   16   |
|  gmem0_addr_reg_410  |   128  |
|       i_reg_370      |   32   |
|   icmp_ln90_reg_396  |    1   |
|   icmp_ln96_reg_405  |    1   |
|      itr_reg_384     |   11   |
|       j_reg_377      |   32   |
|   phi_ln96_reg_363   |   496  |
|sext_ln90_cast_reg_391|   32   |
|     tmp_s_reg_432    |   112  |
| trunc_ln96_1_reg_422 |   128  |
| trunc_ln96_2_reg_427 |   128  |
+----------------------+--------+
|         Total        |  1127  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.298  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   664  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1127  |   673  |
+-----------+--------+--------+--------+
