// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.723750,HLS_SYN_LAT=23,HLS_SYN_TPT=4,HLS_SYN_MEM=26,HLS_SYN_DSP=22,HLS_SYN_FF=3147,HLS_SYN_LUT=3142,HLS_VERSION=2019_1_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input  [62:0] pl2ptcalc_V;
input  [62:0] sf2ptcalc_inn_V;
input  [62:0] sf2ptcalc_mid_V;
input  [62:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;

reg   [62:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [62:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [62:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [62:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [6:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [14:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [15:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [18:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [18:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [20:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [23:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [18:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [18:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [18:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [11:0] empty_37_reg_820;
reg   [17:0] p_Val2_18_reg_855;
reg   [17:0] p_Val2_18_reg_855_pp0_iter3_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] do_2s_assign_reg_873;
reg   [0:0] do_2s_assign_reg_873_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_873_pp0_iter4_reg;
reg   [4:0] reg_957;
wire   [0:0] tmp_V_fu_969_p3;
wire   [0:0] ret_V_3_fu_1185_p2;
wire   [2:0] p_Result_89_fu_1209_p4;
reg   [4:0] reg_957_pp0_iter1_reg;
reg   [4:0] reg_961;
reg   [4:0] reg_961_pp0_iter1_reg;
reg   [4:0] reg_965;
reg   [4:0] reg_965_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3670;
reg   [0:0] tmp_V_reg_3670_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3670_pp0_iter2_reg;
reg   [0:0] tmp_V_reg_3670_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3670_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3670_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_977_p4;
reg   [20:0] tmp_V_1_reg_3675;
reg   [20:0] tmp_V_1_reg_3675_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3675_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3675_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3675_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3675_pp0_iter5_reg;
reg   [0:0] tmp_V_2_reg_3683;
reg   [0:0] tmp_V_2_reg_3683_pp0_iter1_reg;
reg   [0:0] tmp_V_2_reg_3683_pp0_iter2_reg;
reg   [0:0] tmp_V_2_reg_3683_pp0_iter3_reg;
wire   [15:0] p_Val2_s_fu_1073_p4;
reg   [15:0] p_Val2_s_reg_3688;
reg   [15:0] p_Val2_s_36_reg_3695;
reg   [12:0] tmp_6_reg_3700;
reg   [12:0] tmp_6_reg_3700_pp0_iter1_reg;
reg   [12:0] tmp_9_reg_3705;
reg   [12:0] tmp_9_reg_3705_pp0_iter1_reg;
reg   [12:0] tmp_s_reg_3710;
reg   [12:0] tmp_s_reg_3710_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3715;
reg   [7:0] tmp_7_reg_3715_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3715_pp0_iter2_reg;
reg   [7:0] tmp_7_reg_3715_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3720;
reg   [0:0] ret_V_3_reg_3720_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3720_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3720_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3720_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3720_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1191_p2;
reg   [0:0] p_Repl2_s_reg_3725;
reg   [0:0] p_Repl2_s_reg_3725_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3725_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3725_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3725_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3725_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1197_p2;
reg   [0:0] data_valid_mid_V_reg_3731;
reg   [0:0] data_valid_mid_V_reg_3731_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3731_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3731_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3731_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3731_pp0_iter5_reg;
wire   [0:0] p_Repl2_15_fu_1203_p2;
reg   [0:0] p_Repl2_15_reg_3737;
reg   [0:0] p_Repl2_15_reg_3737_pp0_iter1_reg;
reg   [0:0] p_Repl2_15_reg_3737_pp0_iter2_reg;
reg   [0:0] p_Repl2_15_reg_3737_pp0_iter3_reg;
reg   [0:0] p_Repl2_15_reg_3737_pp0_iter4_reg;
reg   [0:0] p_Repl2_15_reg_3737_pp0_iter5_reg;
reg   [2:0] p_Result_89_reg_3743;
reg   [2:0] p_Result_89_reg_3743_pp0_iter1_reg;
reg   [2:0] p_Result_89_reg_3743_pp0_iter2_reg;
reg   [2:0] p_Result_89_reg_3743_pp0_iter3_reg;
reg   [2:0] p_Result_89_reg_3743_pp0_iter4_reg;
reg   [2:0] p_Result_89_reg_3743_pp0_iter5_reg;
wire   [3:0] trunc_ln647_6_fu_1219_p1;
reg   [3:0] trunc_ln647_6_reg_3747;
reg   [3:0] trunc_ln647_6_reg_3747_pp0_iter1_reg;
wire   [3:0] trunc_ln647_7_fu_1223_p1;
reg   [3:0] trunc_ln647_7_reg_3752;
reg   [3:0] trunc_ln647_7_reg_3752_pp0_iter1_reg;
wire   [3:0] trunc_ln647_8_fu_1227_p1;
reg   [3:0] trunc_ln647_8_reg_3757;
reg   [3:0] trunc_ln647_8_reg_3757_pp0_iter1_reg;
wire   [10:0] sub_ln1192_fu_1251_p2;
reg   [10:0] sub_ln1192_reg_3762;
wire   [15:0] sub_ln728_fu_1257_p2;
reg   [15:0] sub_ln728_reg_3767;
wire   [3:0] trunc_ln647_4_fu_1263_p1;
reg   [3:0] trunc_ln647_4_reg_3772;
reg   [3:0] trunc_ln647_4_reg_3772_pp0_iter1_reg;
wire   [3:0] trunc_ln647_5_fu_1267_p1;
reg   [3:0] trunc_ln647_5_reg_3777;
reg   [3:0] trunc_ln647_5_reg_3777_pp0_iter1_reg;
wire   [3:0] trunc_ln647_2_fu_1271_p1;
reg   [3:0] trunc_ln647_2_reg_3782;
reg   [3:0] trunc_ln647_2_reg_3782_pp0_iter1_reg;
wire   [3:0] trunc_ln647_3_fu_1275_p1;
reg   [3:0] trunc_ln647_3_reg_3787;
reg   [3:0] trunc_ln647_3_reg_3787_pp0_iter1_reg;
wire   [3:0] trunc_ln647_fu_1279_p1;
reg   [3:0] trunc_ln647_reg_3792;
reg   [3:0] trunc_ln647_reg_3792_pp0_iter1_reg;
wire   [3:0] trunc_ln647_1_fu_1283_p1;
reg   [3:0] trunc_ln647_1_reg_3797;
reg   [3:0] trunc_ln647_1_reg_3797_pp0_iter1_reg;
wire  signed [43:0] ret_V_35_fu_3575_p2;
reg  signed [43:0] ret_V_35_reg_3802;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] p_Result_43_reg_3807;
wire   [11:0] ibin_V_fu_1387_p3;
reg   [11:0] ibin_V_reg_3812;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
reg   [1:0] ptcalc2mtc_V_1_state;
reg    ap_block_state24_pp0_stage3_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage3_11001;
wire  signed [41:0] ret_V_36_fu_3582_p2;
reg  signed [41:0] ret_V_36_reg_3817;
reg  signed [21:0] p_Val2_16_reg_3827;
reg   [6:0] p_Val2_60_reg_3832;
wire   [30:0] mul_ln68_3_fu_3588_p2;
reg   [30:0] mul_ln68_3_reg_3837;
wire   [30:0] mul_ln68_2_fu_3594_p2;
reg   [30:0] mul_ln68_2_reg_3842;
wire   [30:0] mul_ln68_1_fu_3600_p2;
reg   [30:0] mul_ln68_1_reg_3847;
wire   [30:0] mul_ln68_fu_3606_p2;
reg   [30:0] mul_ln68_reg_3852;
wire  signed [28:0] ret_V_38_fu_3612_p2;
reg  signed [28:0] ret_V_38_reg_3857;
reg   [17:0] trunc_ln180_3_reg_3862;
wire   [11:0] p_Result_95_fu_1509_p1;
wire   [14:0] p_Result_96_fu_1521_p1;
wire  signed [21:0] sext_ln703_3_fu_1531_p1;
wire   [11:0] p_Result_93_fu_1550_p1;
wire   [14:0] p_Result_94_fu_1562_p1;
wire  signed [21:0] sext_ln703_2_fu_1572_p1;
wire   [11:0] p_Result_91_fu_1591_p1;
wire   [14:0] p_Result_92_fu_1603_p1;
wire  signed [21:0] sext_ln703_1_fu_1613_p1;
wire   [0:0] icmp_ln879_3_fu_1655_p2;
reg   [0:0] icmp_ln879_3_reg_3927;
wire   [0:0] icmp_ln879_4_fu_1661_p2;
reg   [0:0] icmp_ln879_4_reg_3932;
wire   [0:0] icmp_ln879_5_fu_1667_p2;
reg   [0:0] icmp_ln879_5_reg_3937;
wire   [0:0] icmp_ln879_6_fu_1677_p2;
reg   [0:0] icmp_ln879_6_reg_3942;
wire   [0:0] icmp_ln879_8_fu_1701_p2;
reg   [0:0] icmp_ln879_8_reg_3949;
wire   [0:0] or_ln55_fu_1715_p2;
reg   [0:0] or_ln55_reg_3955;
wire   [0:0] icmp_ln879_10_fu_1735_p2;
reg   [0:0] icmp_ln879_10_reg_3961;
wire   [0:0] or_ln57_fu_1749_p2;
reg   [0:0] or_ln57_reg_3967;
wire   [0:0] icmp_ln879_12_fu_1773_p2;
reg   [0:0] icmp_ln879_12_reg_3972;
wire   [0:0] icmp_ln879_13_fu_1801_p2;
reg   [0:0] icmp_ln879_13_reg_3979;
wire   [0:0] icmp_ln879_14_fu_1807_p2;
reg   [0:0] icmp_ln879_14_reg_3985;
wire   [0:0] or_ln61_fu_1821_p2;
reg   [0:0] or_ln61_reg_3990;
wire   [3:0] select_ln61_fu_1827_p3;
reg   [3:0] select_ln61_reg_3995;
wire   [0:0] icmp_ln879_16_fu_1841_p2;
reg   [0:0] icmp_ln879_16_reg_4000;
wire   [0:0] or_ln63_fu_1847_p2;
reg   [0:0] or_ln63_reg_4007;
wire   [0:0] icmp_ln879_18_fu_1859_p2;
reg   [0:0] icmp_ln879_18_reg_4014;
wire   [0:0] or_ln65_fu_1865_p2;
reg   [0:0] or_ln65_reg_4021;
wire   [0:0] icmp_ln879_19_fu_1871_p2;
reg   [0:0] icmp_ln879_19_reg_4028;
wire   [2:0] select_ln116_fu_1985_p3;
reg   [2:0] select_ln116_reg_4033;
wire   [0:0] icmp_ln879_27_fu_1993_p2;
reg   [0:0] icmp_ln879_27_reg_4038;
wire   [0:0] icmp_ln879_28_fu_1999_p2;
reg   [0:0] icmp_ln879_28_reg_4043;
wire   [0:0] icmp_ln879_29_fu_2005_p2;
reg   [0:0] icmp_ln879_29_reg_4049;
wire   [0:0] icmp_ln879_30_fu_2011_p2;
reg   [0:0] icmp_ln879_30_reg_4054;
wire   [0:0] icmp_ln879_31_fu_2017_p2;
reg   [0:0] icmp_ln879_31_reg_4060;
wire   [0:0] icmp_ln879_32_fu_2023_p2;
reg   [0:0] icmp_ln879_32_reg_4065;
wire   [0:0] icmp_ln879_49_fu_2029_p2;
reg   [0:0] icmp_ln879_49_reg_4071;
wire   [0:0] icmp_ln879_50_fu_2035_p2;
reg   [0:0] icmp_ln879_50_reg_4077;
wire   [0:0] icmp_ln879_51_fu_2041_p2;
reg   [0:0] icmp_ln879_51_reg_4084;
wire   [0:0] p_Val2_68_fu_2047_p3;
reg   [0:0] p_Val2_68_reg_4090;
reg   [0:0] p_Val2_68_reg_4090_pp0_iter2_reg;
reg   [0:0] p_Val2_68_reg_4090_pp0_iter3_reg;
reg   [0:0] p_Val2_68_reg_4090_pp0_iter4_reg;
wire   [21:0] p_Val2_21_fu_2061_p3;
reg   [21:0] p_Val2_21_reg_4095;
wire   [0:0] trunc_ln851_3_fu_2069_p1;
reg   [0:0] trunc_ln851_3_reg_4100;
reg   [11:0] trunc_ln851_1_reg_4105;
wire   [7:0] trunc_ln851_4_fu_2083_p1;
reg   [7:0] trunc_ln851_4_reg_4112;
reg   [11:0] trunc_ln851_2_reg_4117;
wire   [4:0] select_ln132_fu_2361_p3;
reg   [4:0] select_ln132_reg_4124;
wire   [0:0] icmp_ln879_43_fu_2369_p2;
reg   [0:0] icmp_ln879_43_reg_4129;
wire   [0:0] icmp_ln879_44_fu_2375_p2;
reg   [0:0] icmp_ln879_44_reg_4134;
wire   [0:0] icmp_ln879_45_fu_2381_p2;
reg   [0:0] icmp_ln879_45_reg_4140;
wire   [0:0] icmp_ln879_46_fu_2387_p2;
reg   [0:0] icmp_ln879_46_reg_4145;
wire   [0:0] icmp_ln879_47_fu_2393_p2;
reg   [0:0] icmp_ln879_47_reg_4151;
wire   [0:0] icmp_ln879_48_fu_2399_p2;
reg   [0:0] icmp_ln879_48_reg_4156;
wire   [4:0] select_ln879_1_fu_2524_p3;
reg   [4:0] select_ln879_1_reg_4162;
wire   [5:0] select_ln91_fu_2582_p3;
reg   [5:0] select_ln91_reg_4167;
wire   [5:0] select_ln879_4_fu_2835_p3;
reg   [5:0] select_ln879_4_reg_4182;
reg   [5:0] select_ln879_4_reg_4182_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2843_p3;
reg   [6:0] index_a_V_reg_4187;
wire   [9:0] index_p_V_fu_2867_p2;
reg   [9:0] index_p_V_reg_4192;
reg   [9:0] index_p_V_reg_4192_pp0_iter3_reg;
wire   [29:0] p_Val2_62_fu_2883_p3;
reg   [29:0] p_Val2_62_reg_4209;
wire   [10:0] zext_ln215_1_fu_2906_p1;
reg   [10:0] zext_ln215_1_reg_4219;
wire   [23:0] p_Val2_63_fu_2933_p3;
reg  signed [23:0] p_Val2_63_reg_4250;
reg   [15:0] params_a_2s_table_V_3_reg_4255;
reg    ap_enable_reg_pp0_iter2;
reg   [23:0] params_a_3s_table_V_3_reg_4270;
wire   [18:0] grp_fu_949_p3;
reg  signed [18:0] empty_41_reg_4295;
wire   [18:0] empty_42_fu_2975_p3;
reg  signed [18:0] empty_42_reg_4300;
reg   [18:0] params_p_2s_table_V_5_reg_4305;
reg    ap_enable_reg_pp0_iter3;
reg   [18:0] params_p_3s_table_V_5_reg_4315;
wire   [52:0] grp_fu_2969_p2;
reg   [52:0] ret_V_39_reg_4325;
reg  signed [18:0] empty_40_reg_4330;
reg   [18:0] params_p_2s_table_V_9_reg_4335;
reg   [18:0] params_p_3s_table_V_9_reg_4340;
reg  signed [11:0] p_Val2_40_reg_4345;
reg  signed [11:0] p_Val2_40_reg_4345_pp0_iter4_reg;
wire  signed [14:0] phimod_V_4_fu_3058_p3;
reg  signed [14:0] phimod_V_4_reg_4351;
wire  signed [30:0] sext_ln1352_fu_3065_p1;
reg  signed [30:0] sext_ln1352_reg_4357;
wire  signed [30:0] ret_V_42_fu_3618_p2;
reg  signed [30:0] ret_V_42_reg_4362;
wire  signed [30:0] ret_V_43_fu_3624_p2;
reg  signed [30:0] ret_V_43_reg_4367;
wire  signed [30:0] ret_V_41_fu_3630_p2;
reg  signed [30:0] ret_V_41_reg_4372;
wire   [23:0] p_Val2_64_fu_3115_p2;
reg  signed [23:0] p_Val2_64_reg_4377;
wire   [23:0] p_Val2_65_fu_3121_p2;
reg  signed [23:0] p_Val2_65_reg_4382;
wire  signed [29:0] ret_V_44_fu_3635_p2;
reg  signed [29:0] ret_V_44_reg_4387;
wire  signed [38:0] ret_V_45_fu_3641_p2;
reg  signed [38:0] ret_V_45_reg_4407;
wire  signed [41:0] ret_V_46_fu_3647_p2;
reg  signed [41:0] ret_V_46_reg_4412;
reg   [11:0] ibin_V_1_reg_4417;
wire   [7:0] index_e_V_fu_3185_p3;
reg   [7:0] index_e_V_reg_4422;
wire   [20:0] add_ln700_fu_3225_p2;
reg   [20:0] add_ln700_reg_4439;
reg   [11:0] tmp_13_reg_4444;
reg   [11:0] tmp_14_reg_4449;
wire  signed [11:0] p_Val2_50_fu_3303_p2;
reg  signed [11:0] p_Val2_50_reg_4469;
wire   [20:0] empty_44_fu_3308_p3;
reg  signed [20:0] empty_44_reg_4475;
wire   [53:0] p_Result_87_fu_3316_p4;
reg   [14:0] p_Val2_52_reg_4485;
wire   [20:0] empty_43_fu_3340_p3;
reg  signed [20:0] empty_43_reg_4500;
wire  signed [32:0] sext_ln1352_5_fu_3348_p1;
reg  signed [32:0] sext_ln1352_5_reg_4505;
wire  signed [32:0] ret_V_49_fu_3653_p2;
reg  signed [32:0] ret_V_49_reg_4510;
reg   [11:0] tmp_16_reg_4515;
wire   [53:0] p_Result_88_fu_3364_p4;
wire  signed [32:0] ret_V_48_fu_3659_p2;
reg  signed [32:0] ret_V_48_reg_4535;
wire   [23:0] p_Val2_66_fu_3406_p2;
reg  signed [23:0] p_Val2_66_reg_4540;
wire   [53:0] p_Result_90_fu_3412_p7;
wire   [20:0] p_Val2_44_fu_3429_p3;
reg   [20:0] p_Val2_44_reg_4550;
reg   [20:0] tmp_12_reg_4555;
wire  signed [38:0] ret_V_50_fu_3664_p2;
reg  signed [38:0] ret_V_50_reg_4560;
wire   [53:0] p_Result_19_fu_3555_p11;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter4;
reg   [14:0] ap_phi_mux_empty_phi_fu_807_p10;
wire   [14:0] p_Result_98_fu_1634_p4;
reg   [14:0] ap_phi_reg_pp0_iter1_empty_reg_803;
wire    ap_block_pp0_stage3;
wire   [14:0] ap_phi_reg_pp0_iter0_empty_reg_803;
reg   [11:0] ap_phi_mux_empty_37_phi_fu_824_p10;
wire   [11:0] p_Result_97_fu_1626_p4;
reg   [11:0] ap_phi_reg_pp0_iter1_empty_37_reg_820;
wire   [11:0] ap_phi_reg_pp0_iter0_empty_37_reg_820;
reg   [21:0] ap_phi_mux_p_Val2_17_phi_fu_842_p10;
reg   [21:0] ap_phi_reg_pp0_iter1_p_Val2_17_reg_838;
wire   [21:0] ap_phi_reg_pp0_iter0_p_Val2_17_reg_838;
wire   [17:0] ap_phi_reg_pp0_iter0_p_Val2_18_reg_855;
reg   [17:0] ap_phi_reg_pp0_iter1_p_Val2_18_reg_855;
reg   [17:0] ap_phi_reg_pp0_iter2_p_Val2_18_reg_855;
wire   [0:0] ap_phi_reg_pp0_iter0_do_2s_assign_reg_873;
reg   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_873;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_873;
wire   [1:0] ap_phi_reg_pp0_iter0_p_Val2_61_reg_896;
reg   [1:0] ap_phi_reg_pp0_iter1_p_Val2_61_reg_896;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_61_reg_896;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_61_reg_896;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_61_reg_896;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_61_reg_896;
wire   [63:0] zext_ln544_fu_1406_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln544_14_fu_2641_p1;
wire   [63:0] zext_ln544_15_fu_2678_p1;
wire   [63:0] zext_ln544_2_fu_2873_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_3_fu_2900_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_7_fu_2915_p1;
wire   [63:0] zext_ln544_9_fu_2927_p1;
wire   [63:0] zext_ln544_5_fu_2946_p1;
wire   [63:0] zext_ln544_6_fu_2957_p1;
wire   [63:0] zext_ln544_8_fu_2988_p1;
wire   [63:0] zext_ln544_4_fu_3148_p1;
wire   [63:0] zext_ln544_13_fu_3198_p1;
wire   [63:0] zext_ln544_1_fu_3249_p1;
wire   [63:0] zext_ln544_11_fu_3258_p1;
wire   [63:0] zext_ln544_12_fu_3330_p1;
wire   [63:0] zext_ln544_10_fu_3373_p1;
reg    ap_block_pp0_stage3_01001;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire   [20:0] tmp_V_6_fu_1019_p4;
wire   [0:0] tmp_V_3_fu_995_p3;
wire   [0:0] icmp_ln879_fu_1143_p2;
wire   [20:0] tmp_V_7_fu_1029_p4;
wire   [0:0] tmp_V_4_fu_1003_p3;
wire   [0:0] icmp_ln879_1_fu_1155_p2;
wire   [20:0] tmp_V_8_fu_1039_p4;
wire   [0:0] tmp_V_5_fu_1011_p3;
wire   [0:0] icmp_ln879_2_fu_1167_p2;
wire   [0:0] data_valid_out_V_1_fu_1173_p2;
wire   [0:0] data_valid_inn_V_1_fu_1149_p2;
wire   [0:0] or_ln145_fu_1179_p2;
wire   [0:0] data_valid_mid_V_2_fu_1161_p2;
wire   [0:0] tmp_V_9_fu_1049_p3;
wire   [0:0] tmp_V_10_fu_1057_p3;
wire   [0:0] tmp_V_11_fu_1065_p3;
wire   [10:0] trunc_ln1_fu_1231_p4;
wire   [10:0] trunc_ln728_1_fu_1241_p4;
wire   [15:0] z_out_V_fu_1093_p4;
wire  signed [27:0] p_Val2_59_fu_1287_p3;
wire  signed [15:0] p_Result_99_fu_1305_p4;
wire   [15:0] xs_V_1_fu_1314_p2;
reg   [15:0] p_Result_100_fu_1320_p4;
wire   [15:0] p_Val2_13_fu_1330_p3;
wire   [1:0] trunc_ln851_fu_1345_p1;
wire   [12:0] p_Result_12_fu_1349_p3;
wire   [11:0] trunc_ln2_fu_1363_p4;
wire   [0:0] icmp_ln851_fu_1357_p2;
wire   [11:0] add_ln851_fu_1373_p2;
wire   [0:0] p_Result_44_fu_1337_p3;
wire   [11:0] select_ln851_fu_1379_p3;
wire   [21:0] tmp_8_fu_1410_p4;
wire   [22:0] lhs_V_fu_1419_p3;
wire   [22:0] shl_ln_fu_1399_p3;
wire   [22:0] ret_V_37_fu_1427_p2;
wire   [13:0] theta_inn_V_fu_1455_p3;
wire   [13:0] theta_mid_V_fu_1466_p3;
wire   [13:0] theta_out_V_fu_1477_p3;
wire   [7:0] tmp_4_fu_1503_p3;
wire   [9:0] tmp_5_fu_1513_p3;
wire   [14:0] zext_ln703_2_fu_1484_p1;
wire   [14:0] zext_ln703_1_fu_1473_p1;
wire   [14:0] deflection_V_2_fu_1525_p2;
wire   [7:0] tmp_2_fu_1544_p3;
wire   [9:0] tmp_3_fu_1554_p3;
wire   [14:0] zext_ln703_fu_1462_p1;
wire   [14:0] deflection_V_1_fu_1566_p2;
wire   [7:0] tmp_fu_1585_p3;
wire   [9:0] tmp_1_fu_1595_p3;
wire   [14:0] deflection_V_fu_1607_p2;
wire   [1:0] zext_ln879_fu_1673_p1;
wire   [1:0] select_ln53_fu_1683_p3;
wire   [0:0] icmp_ln879_7_fu_1695_p2;
wire   [2:0] select_ln55_1_fu_1707_p3;
wire   [2:0] zext_ln53_fu_1691_p1;
wire   [0:0] icmp_ln879_9_fu_1729_p2;
wire   [2:0] select_ln57_1_fu_1741_p3;
wire   [2:0] select_ln55_fu_1721_p3;
wire   [2:0] select_ln57_fu_1755_p3;
wire   [0:0] icmp_ln879_11_fu_1767_p2;
wire   [0:0] or_ln59_fu_1787_p2;
wire   [3:0] select_ln59_1_fu_1779_p3;
wire   [3:0] zext_ln57_fu_1763_p1;
wire   [3:0] select_ln61_1_fu_1813_p3;
wire   [3:0] select_ln59_fu_1793_p3;
wire   [0:0] icmp_ln879_15_fu_1835_p2;
wire   [0:0] icmp_ln879_17_fu_1853_p2;
wire   [0:0] icmp_ln879_20_fu_1877_p2;
wire   [0:0] icmp_ln879_22_fu_1893_p2;
wire   [0:0] icmp_ln879_21_fu_1887_p2;
wire   [0:0] or_ln112_fu_1907_p2;
wire   [1:0] select_ln112_1_fu_1899_p3;
wire   [1:0] zext_ln879_2_fu_1883_p1;
wire   [1:0] select_ln112_fu_1913_p3;
wire   [0:0] icmp_ln879_24_fu_1931_p2;
wire   [0:0] icmp_ln879_23_fu_1925_p2;
wire   [0:0] or_ln114_fu_1945_p2;
wire   [2:0] select_ln114_1_fu_1937_p3;
wire   [2:0] zext_ln112_fu_1921_p1;
wire   [0:0] icmp_ln879_26_fu_1965_p2;
wire   [0:0] icmp_ln879_25_fu_1959_p2;
wire   [0:0] or_ln116_fu_1979_p2;
wire   [2:0] select_ln116_1_fu_1971_p3;
wire   [2:0] select_ln114_fu_1951_p3;
wire   [21:0] sub_ln703_fu_2055_p2;
wire   [3:0] select_ln63_1_fu_2097_p3;
wire   [3:0] select_ln65_1_fu_2110_p3;
wire   [3:0] select_ln63_fu_2104_p3;
wire   [3:0] select_ln65_fu_2117_p3;
wire   [3:0] select_ln879_fu_2124_p3;
wire   [0:0] or_ln118_fu_2145_p2;
wire   [3:0] select_ln118_1_fu_2138_p3;
wire   [3:0] zext_ln116_fu_2135_p1;
wire   [0:0] or_ln120_fu_2164_p2;
wire   [3:0] select_ln120_1_fu_2157_p3;
wire   [3:0] select_ln118_fu_2149_p3;
wire   [0:0] or_ln122_fu_2183_p2;
wire   [3:0] select_ln122_1_fu_2176_p3;
wire   [3:0] select_ln120_fu_2168_p3;
wire   [0:0] icmp_ln879_34_fu_2201_p2;
wire   [0:0] icmp_ln879_33_fu_2195_p2;
wire   [0:0] or_ln124_fu_2215_p2;
wire   [3:0] select_ln124_1_fu_2207_p3;
wire   [3:0] select_ln122_fu_2187_p3;
wire   [3:0] select_ln124_fu_2221_p3;
wire   [0:0] icmp_ln879_36_fu_2239_p2;
wire   [0:0] icmp_ln879_35_fu_2233_p2;
wire   [0:0] or_ln126_fu_2253_p2;
wire   [4:0] select_ln126_1_fu_2245_p3;
wire   [4:0] zext_ln124_fu_2229_p1;
wire   [0:0] icmp_ln879_38_fu_2273_p2;
wire   [0:0] icmp_ln879_37_fu_2267_p2;
wire   [0:0] or_ln128_fu_2287_p2;
wire   [4:0] select_ln128_1_fu_2279_p3;
wire   [4:0] select_ln126_fu_2259_p3;
wire   [0:0] icmp_ln879_40_fu_2307_p2;
wire   [0:0] icmp_ln879_39_fu_2301_p2;
wire   [0:0] or_ln130_fu_2321_p2;
wire   [4:0] select_ln130_1_fu_2313_p3;
wire   [4:0] select_ln128_fu_2293_p3;
wire   [0:0] icmp_ln879_42_fu_2341_p2;
wire   [0:0] icmp_ln879_41_fu_2335_p2;
wire   [0:0] or_ln132_fu_2355_p2;
wire   [4:0] select_ln132_1_fu_2347_p3;
wire   [4:0] select_ln130_fu_2327_p3;
wire   [3:0] select_ln68_fu_2405_p3;
wire   [0:0] or_ln70_fu_2423_p2;
wire   [4:0] select_ln70_1_fu_2416_p3;
wire   [4:0] zext_ln68_4_fu_2412_p1;
wire   [4:0] select_ln72_1_fu_2435_p3;
wire   [4:0] select_ln70_fu_2427_p3;
wire   [4:0] select_ln74_1_fu_2449_p3;
wire   [4:0] select_ln72_fu_2442_p3;
wire   [0:0] or_ln76_fu_2470_p2;
wire   [4:0] select_ln76_1_fu_2463_p3;
wire   [4:0] select_ln74_fu_2456_p3;
wire   [4:0] select_ln78_1_fu_2482_p3;
wire   [4:0] select_ln76_fu_2474_p3;
wire   [4:0] select_ln80_1_fu_2496_p3;
wire   [4:0] select_ln78_fu_2489_p3;
wire   [4:0] select_ln82_1_fu_2510_p3;
wire   [4:0] select_ln80_fu_2503_p3;
wire   [4:0] select_ln82_fu_2517_p3;
wire   [4:0] zext_ln879_1_fu_2131_p1;
wire   [4:0] select_ln85_fu_2531_p3;
wire   [5:0] select_ln87_1_fu_2542_p3;
wire   [5:0] zext_ln85_fu_2538_p1;
wire   [5:0] select_ln89_1_fu_2557_p3;
wire   [5:0] select_ln87_fu_2549_p3;
wire   [0:0] or_ln91_fu_2578_p2;
wire   [5:0] select_ln91_1_fu_2571_p3;
wire   [5:0] select_ln89_fu_2564_p3;
wire   [37:0] tmp_11_fu_2590_p3;
wire   [13:0] p_Result_14_fu_2609_p3;
wire   [0:0] icmp_ln851_1_fu_2616_p2;
wire   [11:0] add_ln851_1_fu_2622_p2;
wire   [0:0] p_Result_s_38_fu_2597_p2;
wire   [11:0] select_ln851_1_fu_2627_p3;
wire   [11:0] ibin_V_2_fu_2634_p3;
wire   [13:0] p_Result_15_fu_2646_p3;
wire   [0:0] icmp_ln851_2_fu_2653_p2;
wire   [11:0] add_ln851_2_fu_2659_p2;
wire   [0:0] p_Result_51_fu_2603_p2;
wire   [11:0] select_ln851_2_fu_2664_p3;
wire   [11:0] ibin_V_3_fu_2671_p3;
wire   [0:0] or_ln134_fu_2690_p2;
wire   [4:0] select_ln134_1_fu_2683_p3;
wire   [0:0] or_ln136_fu_2708_p2;
wire   [4:0] select_ln136_1_fu_2701_p3;
wire   [4:0] select_ln134_fu_2694_p3;
wire   [0:0] or_ln138_fu_2727_p2;
wire   [4:0] select_ln138_2_fu_2720_p3;
wire   [4:0] select_ln136_fu_2712_p3;
wire   [4:0] select_ln138_fu_2731_p3;
wire   [0:0] or_ln93_fu_2753_p2;
wire   [5:0] select_ln93_1_fu_2746_p3;
wire   [5:0] select_ln95_1_fu_2764_p3;
wire   [5:0] select_ln93_fu_2757_p3;
wire   [5:0] select_ln97_1_fu_2778_p3;
wire   [5:0] select_ln95_fu_2771_p3;
wire   [0:0] and_ln879_fu_2792_p2;
wire   [5:0] select_ln97_fu_2785_p3;
wire   [0:0] xor_ln879_fu_2805_p2;
wire   [0:0] and_ln879_1_fu_2810_p2;
wire   [5:0] zext_ln879_3_fu_2743_p1;
wire   [5:0] select_ln879_2_fu_2797_p3;
wire   [0:0] sel_tmp5_fu_2824_p2;
wire   [0:0] and_ln879_2_fu_2830_p2;
wire   [5:0] zext_ln138_fu_2739_p1;
wire   [5:0] select_ln879_3_fu_2816_p3;
wire   [8:0] shl_ln1_fu_2855_p3;
wire   [9:0] zext_ln214_1_fu_2863_p1;
wire   [9:0] zext_ln214_fu_2851_p1;
wire   [29:0] zext_ln24_fu_2879_p1;
wire   [6:0] ret_V_22_fu_2895_p2;
wire   [10:0] ret_V_25_fu_2909_p2;
wire   [10:0] ret_V_27_fu_2921_p2;
wire  signed [23:0] sext_ln203_fu_2891_p1;
wire   [9:0] ret_V_23_fu_2941_p2;
wire   [10:0] ret_V_24_fu_2952_p2;
wire   [29:0] grp_fu_2969_p0;
wire   [10:0] ret_V_26_fu_2983_p2;
wire  signed [20:0] sext_ln728_fu_3003_p1;
wire   [20:0] trunc_ln728_fu_3006_p1;
wire   [20:0] empty_39_fu_3009_p3;
wire   [25:0] zext_ln703_4_cast_fu_2994_p4;
wire   [25:0] rhs_V_fu_3017_p3;
wire   [25:0] ret_V_40_fu_3025_p2;
wire   [13:0] phimod_V_3_fu_3041_p3;
wire  signed [14:0] sext_ln703_fu_3048_p1;
wire   [14:0] phimod_V_fu_3052_p2;
wire   [18:0] p_Val2_32_fu_3074_p3;
wire   [18:0] p_Val2_30_fu_3084_p3;
wire   [23:0] p_Result_102_fu_3097_p4;
wire  signed [23:0] p_Val2_51_cast_fu_3090_p1;
wire   [23:0] p_Result_103_fu_3106_p4;
wire  signed [23:0] p_Val2_53_cast_fu_3080_p1;
wire   [32:0] t_V_fu_3130_p3;
wire   [34:0] grp_fu_3142_p0;
wire   [32:0] grp_fu_3142_p1;
wire  signed [15:0] tmp_30_fu_3156_p4;
wire   [66:0] grp_fu_3142_p2;
wire   [7:0] ret_V_30_fu_3192_p2;
wire   [18:0] p_Val2_29_fu_3204_p3;
wire   [20:0] tmp_10_fu_3212_p4;
wire  signed [20:0] sext_ln703_4_fu_3221_p1;
wire   [7:0] ret_V_28_fu_3253_p2;
wire   [20:0] rhs_V_1_fu_3268_p3;
wire   [20:0] rhs_V_2_fu_3280_p3;
wire   [20:0] add_ln700_1_fu_3275_p2;
wire   [20:0] ret_V_47_fu_3287_p2;
wire   [11:0] corr_V_fu_3293_p4;
wire  signed [20:0] sext_ln203_4_fu_3264_p1;
wire   [7:0] ret_V_29_fu_3325_p2;
wire  signed [20:0] sext_ln203_2_fu_3336_p1;
wire  signed [20:0] sext_ln203_3_fu_3378_p1;
wire   [20:0] p_Val2_45_fu_3382_p3;
wire   [23:0] p_Result_104_fu_3397_p4;
wire  signed [23:0] p_Val2_74_cast_fu_3390_p1;
wire  signed [20:0] sext_ln203_1_fu_3425_p1;
wire   [11:0] tmp_15_fu_3456_p4;
wire   [20:0] rhs_V_3_fu_3465_p3;
wire   [20:0] add_ln700_2_fu_3452_p2;
wire   [20:0] ret_V_51_fu_3473_p2;
wire   [11:0] corr_V_1_fu_3479_p4;
wire   [11:0] p_Val2_53_fu_3489_p2;
wire   [1:0] trunc_ln718_fu_3515_p1;
wire   [0:0] r_fu_3519_p2;
wire   [0:0] tmp_31_fu_3507_p3;
wire   [0:0] tmp_32_fu_3531_p3;
wire   [0:0] or_ln412_fu_3525_p2;
wire   [0:0] and_ln415_fu_3539_p2;
wire   [7:0] zext_ln415_fu_3545_p1;
wire   [7:0] ptcalc_pt_V_fu_3497_p4;
wire   [13:0] ptcalc_eta_V_fu_3494_p1;
wire   [7:0] p_Val2_67_fu_3549_p2;
wire   [15:0] ret_V_35_fu_3575_p0;
wire   [25:0] ret_V_36_fu_3582_p0;
wire   [15:0] mul_ln68_3_fu_3588_p0;
wire   [15:0] mul_ln68_3_fu_3588_p1;
wire   [15:0] mul_ln68_2_fu_3594_p0;
wire   [15:0] mul_ln68_2_fu_3594_p1;
wire   [15:0] mul_ln68_1_fu_3600_p0;
wire   [15:0] mul_ln68_1_fu_3600_p1;
wire   [15:0] mul_ln68_fu_3606_p0;
wire   [15:0] mul_ln68_fu_3606_p1;
wire   [6:0] ret_V_38_fu_3612_p1;
wire  signed [11:0] ret_V_42_fu_3618_p1;
wire  signed [11:0] ret_V_43_fu_3624_p1;
wire  signed [11:0] ret_V_41_fu_3630_p1;
wire  signed [14:0] ret_V_44_fu_3635_p0;
wire  signed [29:0] sext_ln1352_3_fu_3127_p1;
wire  signed [14:0] ret_V_44_fu_3635_p1;
wire  signed [11:0] ret_V_48_fu_3659_p1;
wire   [14:0] ret_V_50_fu_3664_p1;
reg    grp_fu_2969_ce;
reg    grp_fu_3142_ce;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [52:0] grp_fu_2969_p00;
wire   [66:0] grp_fu_3142_p10;
wire   [30:0] mul_ln68_1_fu_3600_p10;
wire   [30:0] mul_ln68_2_fu_3594_p10;
wire   [30:0] mul_ln68_3_fu_3588_p10;
wire   [30:0] mul_ln68_fu_3606_p10;
wire   [28:0] ret_V_38_fu_3612_p10;
wire   [38:0] ret_V_50_fu_3664_p10;
reg    ap_condition_511;
reg    ap_condition_869;

// power-on initialization
initial begin
#0 pl2ptcalc_V_0_data_reg = 63'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 63'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 63'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 63'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

ptcalc_top_rsp_table_V #(
    .DataWidth( 7 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_table_V #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_params_a_2s_table_V #(
    .DataWidth( 16 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_params_p_2s_table_V #(
    .DataWidth( 19 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_params_e_2s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_params_a_3s_table_V #(
    .DataWidth( 24 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_params_p_3s_table_V #(
    .DataWidth( 19 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_params_e_3s_table_V #(
    .DataWidth( 19 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_table_2_V #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_table_V #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_30ns_24s_53_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 53 ))
ptcalc_top_mul_30ns_24s_53_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2969_p0),
    .din1(p_Val2_63_reg_4250),
    .ce(grp_fu_2969_ce),
    .dout(grp_fu_2969_p2)
);

ptcalc_top_mul_35ns_33ns_67_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ptcalc_top_mul_35ns_33ns_67_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3142_p0),
    .din1(grp_fu_3142_p1),
    .ce(grp_fu_3142_ce),
    .dout(grp_fu_3142_p2)
);

ptcalc_top_mul_mul_16ns_28s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_mul_16ns_28s_44_1_1_U3(
    .din0(ret_V_35_fu_3575_p0),
    .din1(p_Val2_59_fu_1287_p3),
    .dout(ret_V_35_fu_3575_p2)
);

ptcalc_top_mul_mul_26ns_16s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_mul_26ns_16s_42_1_1_U4(
    .din0(ret_V_36_fu_3582_p0),
    .din1(p_Result_99_fu_1305_p4),
    .dout(ret_V_36_fu_3582_p2)
);

ptcalc_top_mul_mul_16ns_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_16ns_16ns_31_1_1_U5(
    .din0(mul_ln68_3_fu_3588_p0),
    .din1(mul_ln68_3_fu_3588_p1),
    .dout(mul_ln68_3_fu_3588_p2)
);

ptcalc_top_mul_mul_16ns_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_16ns_16ns_31_1_1_U6(
    .din0(mul_ln68_2_fu_3594_p0),
    .din1(mul_ln68_2_fu_3594_p1),
    .dout(mul_ln68_2_fu_3594_p2)
);

ptcalc_top_mul_mul_16ns_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_16ns_16ns_31_1_1_U7(
    .din0(mul_ln68_1_fu_3600_p0),
    .din1(mul_ln68_1_fu_3600_p1),
    .dout(mul_ln68_1_fu_3600_p2)
);

ptcalc_top_mul_mul_16ns_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_16ns_16ns_31_1_1_U8(
    .din0(mul_ln68_fu_3606_p0),
    .din1(mul_ln68_fu_3606_p1),
    .dout(mul_ln68_fu_3606_p2)
);

ptcalc_top_mul_mul_22s_7ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 29 ))
ptcalc_top_mul_mul_22s_7ns_29_1_1_U9(
    .din0(p_Val2_16_reg_3827),
    .din1(ret_V_38_fu_3612_p1),
    .dout(ret_V_38_fu_3612_p2)
);

ptcalc_top_mul_mul_19s_12s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_19s_12s_31_1_1_U10(
    .din0(empty_41_reg_4295),
    .din1(ret_V_42_fu_3618_p1),
    .dout(ret_V_42_fu_3618_p2)
);

ptcalc_top_mul_mul_19s_12s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_19s_12s_31_1_1_U11(
    .din0(empty_42_reg_4300),
    .din1(ret_V_43_fu_3624_p1),
    .dout(ret_V_43_fu_3624_p2)
);

ptcalc_top_mul_mul_19s_12s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mul_19s_12s_31_1_1_U12(
    .din0(empty_40_reg_4330),
    .din1(ret_V_41_fu_3630_p1),
    .dout(ret_V_41_fu_3630_p2)
);

ptcalc_top_mul_mul_15s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
ptcalc_top_mul_mul_15s_15s_30_1_1_U13(
    .din0(ret_V_44_fu_3635_p0),
    .din1(ret_V_44_fu_3635_p1),
    .dout(ret_V_44_fu_3635_p2)
);

ptcalc_top_mul_mul_24s_15s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_mul_24s_15s_39_1_1_U14(
    .din0(p_Val2_64_reg_4377),
    .din1(phimod_V_4_reg_4351),
    .dout(ret_V_45_fu_3641_p2)
);

ptcalc_top_mul_mul_24s_16s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_mul_24s_16s_42_1_1_U15(
    .din0(p_Val2_65_reg_4382),
    .din1(tmp_30_fu_3156_p4),
    .dout(ret_V_46_fu_3647_p2)
);

ptcalc_top_mul_mul_21s_12s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_mul_21s_12s_33_1_1_U16(
    .din0(empty_44_reg_4475),
    .din1(p_Val2_50_reg_4469),
    .dout(ret_V_49_fu_3653_p2)
);

ptcalc_top_mul_mul_21s_12s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_mul_21s_12s_33_1_1_U17(
    .din0(empty_43_reg_4500),
    .din1(ret_V_48_fu_3659_p1),
    .dout(ret_V_48_fu_3659_p2)
);

ptcalc_top_mul_mul_24s_15ns_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_mul_24s_15ns_39_1_1_U18(
    .din0(p_Val2_66_reg_4540),
    .din1(ret_V_50_fu_3664_p1),
    .dout(ret_V_50_fu_3664_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_873 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_873 <= ap_phi_reg_pp0_iter0_do_2s_assign_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_820[7 : 0] <= p_Result_91_fu_1591_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_820[7 : 0] <= p_Result_93_fu_1550_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_820[7 : 0] <= p_Result_95_fu_1509_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_820[7 : 0] <= ap_phi_reg_pp0_iter0_empty_37_reg_820[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_reg_803[9 : 0] <= p_Result_92_fu_1603_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_reg_803[9 : 0] <= p_Result_94_fu_1562_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_phi_reg_pp0_iter1_empty_reg_803[9 : 0] <= p_Result_96_fu_1521_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_803[9 : 0] <= ap_phi_reg_pp0_iter0_empty_reg_803[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_838 <= sext_ln703_1_fu_1613_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_838 <= sext_ln703_2_fu_1572_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_838 <= sext_ln703_3_fu_1531_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_838 <= ap_phi_reg_pp0_iter0_p_Val2_17_reg_838;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_855 <= {{mul_ln68_reg_3852[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_855 <= {{mul_ln68_1_reg_3847[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_855 <= {{mul_ln68_2_reg_3842[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_855 <= ap_phi_reg_pp0_iter0_p_Val2_18_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_61_reg_896 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_61_reg_896 <= ap_phi_reg_pp0_iter0_p_Val2_61_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_869)) begin
        if ((1'b1 == ap_condition_511)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_873 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_873 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_873;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_869)) begin
        if ((1'b1 == ap_condition_511)) begin
            ap_phi_reg_pp0_iter2_p_Val2_18_reg_855 <= trunc_ln180_3_reg_3862;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_18_reg_855 <= ap_phi_reg_pp0_iter1_p_Val2_18_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_869)) begin
        if ((1'b1 == ap_condition_511)) begin
            ap_phi_reg_pp0_iter2_p_Val2_61_reg_896 <= 2'd3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_61_reg_896 <= ap_phi_reg_pp0_iter1_p_Val2_61_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_869)) begin
        if ((1'b1 == ap_condition_511)) begin
            empty_37_reg_820 <= p_Result_97_fu_1626_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_37_reg_820 <= ap_phi_reg_pp0_iter1_empty_37_reg_820;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln700_reg_4439 <= add_ln700_fu_3225_p2;
        ibin_V_1_reg_4417 <= {{grp_fu_3142_p2[64:53]}};
        index_e_V_reg_4422[7 : 2] <= index_e_V_fu_3185_p3[7 : 2];
        tmp_13_reg_4444 <= {{ret_V_45_reg_4407[34:23]}};
        tmp_14_reg_4449 <= {{ret_V_46_reg_4412[34:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter3_p_Val2_61_reg_896 <= ap_phi_reg_pp0_iter2_p_Val2_61_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter4_p_Val2_61_reg_896 <= ap_phi_reg_pp0_iter3_p_Val2_61_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter5_p_Val2_61_reg_896 <= ap_phi_reg_pp0_iter4_p_Val2_61_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3731 <= data_valid_mid_V_fu_1197_p2;
        p_Repl2_15_reg_3737 <= p_Repl2_15_fu_1203_p2;
        p_Repl2_s_reg_3725 <= p_Repl2_s_fu_1191_p2;
        p_Result_89_reg_3743 <= p_Result_89_fu_1209_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3731_pp0_iter1_reg <= data_valid_mid_V_reg_3731;
        data_valid_mid_V_reg_3731_pp0_iter2_reg <= data_valid_mid_V_reg_3731_pp0_iter1_reg;
        data_valid_mid_V_reg_3731_pp0_iter3_reg <= data_valid_mid_V_reg_3731_pp0_iter2_reg;
        data_valid_mid_V_reg_3731_pp0_iter4_reg <= data_valid_mid_V_reg_3731_pp0_iter3_reg;
        data_valid_mid_V_reg_3731_pp0_iter5_reg <= data_valid_mid_V_reg_3731_pp0_iter4_reg;
        do_2s_assign_reg_873_pp0_iter3_reg <= do_2s_assign_reg_873;
        do_2s_assign_reg_873_pp0_iter4_reg <= do_2s_assign_reg_873_pp0_iter3_reg;
        index_p_V_reg_4192_pp0_iter3_reg[9 : 1] <= index_p_V_reg_4192[9 : 1];
        p_Repl2_15_reg_3737_pp0_iter1_reg <= p_Repl2_15_reg_3737;
        p_Repl2_15_reg_3737_pp0_iter2_reg <= p_Repl2_15_reg_3737_pp0_iter1_reg;
        p_Repl2_15_reg_3737_pp0_iter3_reg <= p_Repl2_15_reg_3737_pp0_iter2_reg;
        p_Repl2_15_reg_3737_pp0_iter4_reg <= p_Repl2_15_reg_3737_pp0_iter3_reg;
        p_Repl2_15_reg_3737_pp0_iter5_reg <= p_Repl2_15_reg_3737_pp0_iter4_reg;
        p_Repl2_s_reg_3725_pp0_iter1_reg <= p_Repl2_s_reg_3725;
        p_Repl2_s_reg_3725_pp0_iter2_reg <= p_Repl2_s_reg_3725_pp0_iter1_reg;
        p_Repl2_s_reg_3725_pp0_iter3_reg <= p_Repl2_s_reg_3725_pp0_iter2_reg;
        p_Repl2_s_reg_3725_pp0_iter4_reg <= p_Repl2_s_reg_3725_pp0_iter3_reg;
        p_Repl2_s_reg_3725_pp0_iter5_reg <= p_Repl2_s_reg_3725_pp0_iter4_reg;
        p_Result_89_reg_3743_pp0_iter1_reg <= p_Result_89_reg_3743;
        p_Result_89_reg_3743_pp0_iter2_reg <= p_Result_89_reg_3743_pp0_iter1_reg;
        p_Result_89_reg_3743_pp0_iter3_reg <= p_Result_89_reg_3743_pp0_iter2_reg;
        p_Result_89_reg_3743_pp0_iter4_reg <= p_Result_89_reg_3743_pp0_iter3_reg;
        p_Result_89_reg_3743_pp0_iter5_reg <= p_Result_89_reg_3743_pp0_iter4_reg;
        p_Val2_40_reg_4345_pp0_iter4_reg <= p_Val2_40_reg_4345;
        reg_957_pp0_iter1_reg <= reg_957;
        reg_961_pp0_iter1_reg <= reg_961;
        reg_965_pp0_iter1_reg <= reg_965;
        ret_V_3_reg_3720_pp0_iter1_reg <= ret_V_3_reg_3720;
        ret_V_3_reg_3720_pp0_iter2_reg <= ret_V_3_reg_3720_pp0_iter1_reg;
        ret_V_3_reg_3720_pp0_iter3_reg <= ret_V_3_reg_3720_pp0_iter2_reg;
        ret_V_3_reg_3720_pp0_iter4_reg <= ret_V_3_reg_3720_pp0_iter3_reg;
        ret_V_3_reg_3720_pp0_iter5_reg <= ret_V_3_reg_3720_pp0_iter4_reg;
        select_ln879_4_reg_4182_pp0_iter3_reg <= select_ln879_4_reg_4182;
        tmp_6_reg_3700_pp0_iter1_reg <= tmp_6_reg_3700;
        tmp_7_reg_3715_pp0_iter1_reg <= tmp_7_reg_3715;
        tmp_7_reg_3715_pp0_iter2_reg <= tmp_7_reg_3715_pp0_iter1_reg;
        tmp_7_reg_3715_pp0_iter3_reg <= tmp_7_reg_3715_pp0_iter2_reg;
        tmp_9_reg_3705_pp0_iter1_reg <= tmp_9_reg_3705;
        tmp_V_1_reg_3675 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3675_pp0_iter1_reg <= tmp_V_1_reg_3675;
        tmp_V_1_reg_3675_pp0_iter2_reg <= tmp_V_1_reg_3675_pp0_iter1_reg;
        tmp_V_1_reg_3675_pp0_iter3_reg <= tmp_V_1_reg_3675_pp0_iter2_reg;
        tmp_V_1_reg_3675_pp0_iter4_reg <= tmp_V_1_reg_3675_pp0_iter3_reg;
        tmp_V_1_reg_3675_pp0_iter5_reg <= tmp_V_1_reg_3675_pp0_iter4_reg;
        tmp_V_2_reg_3683 <= pl2ptcalc_V_0_data_reg[32'd27];
        tmp_V_2_reg_3683_pp0_iter1_reg <= tmp_V_2_reg_3683;
        tmp_V_2_reg_3683_pp0_iter2_reg <= tmp_V_2_reg_3683_pp0_iter1_reg;
        tmp_V_2_reg_3683_pp0_iter3_reg <= tmp_V_2_reg_3683_pp0_iter2_reg;
        tmp_V_reg_3670 <= pl2ptcalc_V_0_data_reg[32'd62];
        tmp_V_reg_3670_pp0_iter1_reg <= tmp_V_reg_3670;
        tmp_V_reg_3670_pp0_iter2_reg <= tmp_V_reg_3670_pp0_iter1_reg;
        tmp_V_reg_3670_pp0_iter3_reg <= tmp_V_reg_3670_pp0_iter2_reg;
        tmp_V_reg_3670_pp0_iter4_reg <= tmp_V_reg_3670_pp0_iter3_reg;
        tmp_V_reg_3670_pp0_iter5_reg <= tmp_V_reg_3670_pp0_iter4_reg;
        tmp_s_reg_3710_pp0_iter1_reg <= tmp_s_reg_3710;
        trunc_ln647_1_reg_3797_pp0_iter1_reg <= trunc_ln647_1_reg_3797;
        trunc_ln647_2_reg_3782_pp0_iter1_reg <= trunc_ln647_2_reg_3782;
        trunc_ln647_3_reg_3787_pp0_iter1_reg <= trunc_ln647_3_reg_3787;
        trunc_ln647_4_reg_3772_pp0_iter1_reg <= trunc_ln647_4_reg_3772;
        trunc_ln647_5_reg_3777_pp0_iter1_reg <= trunc_ln647_5_reg_3777;
        trunc_ln647_6_reg_3747_pp0_iter1_reg <= trunc_ln647_6_reg_3747;
        trunc_ln647_7_reg_3752_pp0_iter1_reg <= trunc_ln647_7_reg_3752;
        trunc_ln647_8_reg_3757_pp0_iter1_reg <= trunc_ln647_8_reg_3757;
        trunc_ln647_reg_3792_pp0_iter1_reg <= trunc_ln647_reg_3792;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        do_2s_assign_reg_873 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_40_reg_4330 <= grp_fu_949_p3;
        params_p_2s_table_V_5_reg_4305 <= params_p_2s_table_V_q1;
        params_p_3s_table_V_5_reg_4315 <= params_p_3s_table_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_41_reg_4295 <= grp_fu_949_p3;
        params_a_2s_table_V_3_reg_4255 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4270 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_42_reg_4300 <= empty_42_fu_2975_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_43_reg_4500 <= empty_43_fu_3340_p3;
        p_Val2_52_reg_4485 <= eta_table_V_q0;
        ret_V_49_reg_4510 <= ret_V_49_fu_3653_p2;
        sext_ln1352_5_reg_4505 <= sext_ln1352_5_fu_3348_p1;
        tmp_16_reg_4515 <= {{eta_table_V_q0[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_44_reg_4475 <= empty_44_fu_3308_p3;
        p_Val2_50_reg_4469 <= p_Val2_50_fu_3303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_89_reg_3743 == 3'd7) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ibin_V_reg_3812 <= ibin_V_fu_1387_p3;
        ret_V_36_reg_3817 <= ret_V_36_fu_3582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln879_10_reg_3961 <= icmp_ln879_10_fu_1735_p2;
        icmp_ln879_12_reg_3972 <= icmp_ln879_12_fu_1773_p2;
        icmp_ln879_13_reg_3979 <= icmp_ln879_13_fu_1801_p2;
        icmp_ln879_14_reg_3985 <= icmp_ln879_14_fu_1807_p2;
        icmp_ln879_16_reg_4000 <= icmp_ln879_16_fu_1841_p2;
        icmp_ln879_18_reg_4014 <= icmp_ln879_18_fu_1859_p2;
        icmp_ln879_19_reg_4028 <= icmp_ln879_19_fu_1871_p2;
        icmp_ln879_27_reg_4038 <= icmp_ln879_27_fu_1993_p2;
        icmp_ln879_28_reg_4043 <= icmp_ln879_28_fu_1999_p2;
        icmp_ln879_29_reg_4049 <= icmp_ln879_29_fu_2005_p2;
        icmp_ln879_30_reg_4054 <= icmp_ln879_30_fu_2011_p2;
        icmp_ln879_31_reg_4060 <= icmp_ln879_31_fu_2017_p2;
        icmp_ln879_32_reg_4065 <= icmp_ln879_32_fu_2023_p2;
        icmp_ln879_3_reg_3927 <= icmp_ln879_3_fu_1655_p2;
        icmp_ln879_49_reg_4071 <= icmp_ln879_49_fu_2029_p2;
        icmp_ln879_4_reg_3932 <= icmp_ln879_4_fu_1661_p2;
        icmp_ln879_50_reg_4077 <= icmp_ln879_50_fu_2035_p2;
        icmp_ln879_51_reg_4084 <= icmp_ln879_51_fu_2041_p2;
        icmp_ln879_5_reg_3937 <= icmp_ln879_5_fu_1667_p2;
        icmp_ln879_6_reg_3942 <= icmp_ln879_6_fu_1677_p2;
        icmp_ln879_8_reg_3949 <= icmp_ln879_8_fu_1701_p2;
        or_ln55_reg_3955 <= or_ln55_fu_1715_p2;
        or_ln57_reg_3967 <= or_ln57_fu_1749_p2;
        or_ln61_reg_3990 <= or_ln61_fu_1821_p2;
        or_ln63_reg_4007 <= or_ln63_fu_1847_p2;
        or_ln65_reg_4021 <= or_ln65_fu_1865_p2;
        p_Val2_21_reg_4095 <= p_Val2_21_fu_2061_p3;
        p_Val2_68_reg_4090 <= ap_phi_mux_p_Val2_17_phi_fu_842_p10[32'd21];
        select_ln116_reg_4033 <= select_ln116_fu_1985_p3;
        select_ln61_reg_3995 <= select_ln61_fu_1827_p3;
        trunc_ln851_1_reg_4105 <= {{p_Val2_21_fu_2061_p3[12:1]}};
        trunc_ln851_2_reg_4117 <= {{p_Val2_21_fu_2061_p3[19:8]}};
        trunc_ln851_3_reg_4100 <= trunc_ln851_3_fu_2069_p1;
        trunc_ln851_4_reg_4112 <= trunc_ln851_4_fu_2083_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_43_reg_4129 <= icmp_ln879_43_fu_2369_p2;
        icmp_ln879_44_reg_4134 <= icmp_ln879_44_fu_2375_p2;
        icmp_ln879_45_reg_4140 <= icmp_ln879_45_fu_2381_p2;
        icmp_ln879_46_reg_4145 <= icmp_ln879_46_fu_2387_p2;
        icmp_ln879_47_reg_4151 <= icmp_ln879_47_fu_2393_p2;
        icmp_ln879_48_reg_4156 <= icmp_ln879_48_fu_2399_p2;
        select_ln132_reg_4124 <= select_ln132_fu_2361_p3;
        select_ln879_1_reg_4162 <= select_ln879_1_fu_2524_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        index_a_V_reg_4187[6 : 1] <= index_a_V_fu_2843_p3[6 : 1];
        index_p_V_reg_4192[9 : 1] <= index_p_V_fu_2867_p2[9 : 1];
        p_Val2_62_reg_4209 <= p_Val2_62_fu_2883_p3;
        select_ln879_4_reg_4182 <= select_ln879_4_fu_2835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3743 == 3'd5) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_1_reg_3847 <= mul_ln68_1_fu_3600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3743 == 3'd6) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_2_reg_3842 <= mul_ln68_2_fu_3594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3743 == 3'd7) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_3_reg_3837 <= mul_ln68_3_fu_3588_p2;
        p_Val2_60_reg_3832 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3743 == 3'd3) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_reg_3852 <= mul_ln68_fu_3606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743 == 3'd7) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_43_reg_3807 <= ret_V_35_fu_3575_p2[32'd42];
        ret_V_35_reg_3802 <= ret_V_35_fu_3575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3743 == 3'd7) & (ret_V_3_reg_3720 == 1'd1) & (tmp_V_reg_3670 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_reg_3827 <= {{ret_V_37_fu_1427_p2[22:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_reg_855 <= ap_phi_reg_pp0_iter2_p_Val2_18_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_reg_855_pp0_iter3_reg <= p_Val2_18_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_40_reg_4345 <= {{ret_V_40_fu_3025_p2[25:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_44_reg_4550 <= p_Val2_44_fu_3429_p3;
        ret_V_50_reg_4560 <= ret_V_50_fu_3664_p2;
        tmp_12_reg_4555 <= {{ret_V_48_reg_4535[24:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_63_reg_4250 <= p_Val2_63_fu_2933_p3;
        zext_ln215_1_reg_4219[9 : 1] <= zext_ln215_1_fu_2906_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3720_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_64_reg_4377 <= p_Val2_64_fu_3115_p2;
        p_Val2_65_reg_4382 <= p_Val2_65_fu_3121_p2;
        ret_V_41_reg_4372 <= ret_V_41_fu_3630_p2;
        ret_V_44_reg_4387 <= ret_V_44_fu_3635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_66_reg_4540 <= p_Val2_66_fu_3406_p2;
        ret_V_48_reg_4535 <= ret_V_48_fu_3659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_68_reg_4090_pp0_iter2_reg <= p_Val2_68_reg_4090;
        p_Val2_68_reg_4090_pp0_iter3_reg <= p_Val2_68_reg_4090_pp0_iter2_reg;
        p_Val2_68_reg_4090_pp0_iter4_reg <= p_Val2_68_reg_4090_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_s_36_reg_3695 <= {{sf2ptcalc_mid_V_0_data_reg[40:25]}};
        p_Val2_s_reg_3688 <= {{sf2ptcalc_inn_V_0_data_reg[40:25]}};
        ret_V_3_reg_3720 <= ret_V_3_fu_1185_p2;
        tmp_6_reg_3700 <= {{sf2ptcalc_inn_V_0_data_reg[22:10]}};
        tmp_7_reg_3715 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
        tmp_9_reg_3705 <= {{sf2ptcalc_mid_V_0_data_reg[22:10]}};
        tmp_s_reg_3710 <= {{sf2ptcalc_out_V_0_data_reg[22:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_9_reg_4335 <= params_p_2s_table_V_q0;
        params_p_3s_table_V_9_reg_4340 <= params_p_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_V_reg_3670_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        phimod_V_4_reg_4351[14 : 6] <= phimod_V_4_fu_3058_p3[14 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((((pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | ((1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1209_p4 == 3'd5) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd6) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd7) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_957 <= {{sf2ptcalc_out_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1209_p4 == 3'd3) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd6) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd7) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_961 <= {{sf2ptcalc_mid_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1209_p4 == 3'd3) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd5) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_89_fu_1209_p4 == 3'd7) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_965 <= {{sf2ptcalc_inn_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_38_reg_3857 <= ret_V_38_fu_3612_p2;
        trunc_ln180_3_reg_3862 <= {{mul_ln68_3_reg_3837[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_39_reg_4325 <= grp_fu_2969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3720_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_42_reg_4362 <= ret_V_42_fu_3618_p2;
        ret_V_43_reg_4367 <= ret_V_43_fu_3624_p2;
        sext_ln1352_reg_4357 <= sext_ln1352_fu_3065_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_45_reg_4407 <= ret_V_45_fu_3641_p2;
        ret_V_46_reg_4412 <= ret_V_46_fu_3647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3743_pp0_iter1_reg == 3'd0) & (or_ln65_reg_4021 == 1'd0) & (or_ln63_reg_4007 == 1'd0) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln91_reg_4167 <= select_ln91_fu_2582_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_inn_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1209_p4 == 3'd7) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln1192_reg_3762 <= sub_ln1192_fu_1251_p2;
        sub_ln728_reg_3767 <= sub_ln728_fu_1257_p2;
        trunc_ln647_6_reg_3747 <= trunc_ln647_6_fu_1219_p1;
        trunc_ln647_7_reg_3752 <= trunc_ln647_7_fu_1223_p1;
        trunc_ln647_8_reg_3757 <= trunc_ln647_8_fu_1227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1209_p4 == 3'd3) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3797 <= trunc_ln647_1_fu_1283_p1;
        trunc_ln647_reg_3792 <= trunc_ln647_fu_1279_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1209_p4 == 3'd5) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3782 <= trunc_ln647_2_fu_1271_p1;
        trunc_ln647_3_reg_3787 <= trunc_ln647_3_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1209_p4 == 3'd6) & (ret_V_3_fu_1185_p2 == 1'd1) & (tmp_V_fu_969_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3772 <= trunc_ln647_4_fu_1263_p1;
        trunc_ln647_5_reg_3777 <= trunc_ln647_5_fu_1267_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_mux_empty_37_phi_fu_824_p10 = p_Result_97_fu_1626_p4;
    end else begin
        ap_phi_mux_empty_37_phi_fu_824_p10 = ap_phi_reg_pp0_iter1_empty_37_reg_820;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_mux_empty_phi_fu_807_p10 = p_Result_98_fu_1634_p4;
    end else begin
        ap_phi_mux_empty_phi_fu_807_p10 = ap_phi_reg_pp0_iter1_empty_reg_803;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (p_Result_89_reg_3743_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_mux_p_Val2_17_phi_fu_842_p10 = {{ret_V_38_reg_3857[27:6]}};
    end else begin
        ap_phi_mux_p_Val2_17_phi_fu_842_p10 = ap_phi_reg_pp0_iter1_p_Val2_17_reg_838;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2969_ce = 1'b1;
    end else begin
        grp_fu_2969_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3142_ce = 1'b1;
    end else begin
        grp_fu_3142_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_2900_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2873_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_2900_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2873_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3330_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3198_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3373_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3330_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3198_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address0 = zext_ln544_8_fu_2988_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_2s_table_V_address0 = zext_ln544_5_fu_2946_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_2915_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address1 = zext_ln544_4_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_2s_table_V_address1 = zext_ln544_6_fu_2957_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_2927_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address0 = zext_ln544_8_fu_2988_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_3s_table_V_address0 = zext_ln544_5_fu_2946_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_2915_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address1 = zext_ln544_4_fu_3148_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_3s_table_V_address1 = zext_ln544_6_fu_2957_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_2927_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_Result_89_reg_3743_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3720_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_19_fu_3555_p11;
    end else if (((ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        ptcalc2mtc_V_1_data_in = p_Result_90_fu_3412_p7;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptcalc2mtc_V_1_data_in = p_Result_88_fu_3364_p4;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ptcalc2mtc_V_1_data_in = p_Result_87_fu_3316_p4;
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(p_Result_89_reg_3743_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3720_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ret_V_3_reg_3720_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_V_reg_3670_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_3275_p2 = (rhs_V_1_fu_3268_p3 + add_ln700_reg_4439);

assign add_ln700_2_fu_3452_p2 = (tmp_12_reg_4555 + p_Val2_44_reg_4550);

assign add_ln700_fu_3225_p2 = ($signed(tmp_10_fu_3212_p4) + $signed(sext_ln703_4_fu_3221_p1));

assign add_ln851_1_fu_2622_p2 = (12'd1 + trunc_ln851_1_reg_4105);

assign add_ln851_2_fu_2659_p2 = (12'd1 + trunc_ln851_2_reg_4117);

assign add_ln851_fu_1373_p2 = (12'd1 + trunc_ln2_fu_1363_p4);

assign and_ln415_fu_3539_p2 = (tmp_32_fu_3531_p3 & or_ln412_fu_3525_p2);

assign and_ln879_1_fu_2810_p2 = (xor_ln879_fu_2805_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_873);

assign and_ln879_2_fu_2830_p2 = (sel_tmp5_fu_2824_p2 & icmp_ln879_4_reg_3932);

assign and_ln879_fu_2792_p2 = (icmp_ln879_51_reg_4084 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_873);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage3_iter5 = ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_511 = ((p_Result_89_reg_3743_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3720_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3670_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_869 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_do_2s_assign_reg_873 = 1'd0;

assign ap_phi_reg_pp0_iter0_empty_37_reg_820 = 12'd0;

assign ap_phi_reg_pp0_iter0_empty_reg_803 = 15'd0;

assign ap_phi_reg_pp0_iter0_p_Val2_17_reg_838 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_18_reg_855 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_61_reg_896 = 2'd1;

assign corr_V_1_fu_3479_p4 = {{ret_V_51_fu_3473_p2[20:9]}};

assign corr_V_fu_3293_p4 = {{ret_V_47_fu_3287_p2[20:9]}};

assign data_valid_inn_V_1_fu_1149_p2 = (tmp_V_3_fu_995_p3 & icmp_ln879_fu_1143_p2);

assign data_valid_mid_V_2_fu_1161_p2 = (tmp_V_4_fu_1003_p3 & icmp_ln879_1_fu_1155_p2);

assign data_valid_mid_V_fu_1197_p2 = (tmp_V_10_fu_1057_p3 & data_valid_mid_V_2_fu_1161_p2);

assign data_valid_out_V_1_fu_1173_p2 = (tmp_V_5_fu_1011_p3 & icmp_ln879_2_fu_1167_p2);

assign deflection_V_1_fu_1566_p2 = (zext_ln703_2_fu_1484_p1 - zext_ln703_fu_1462_p1);

assign deflection_V_2_fu_1525_p2 = (zext_ln703_2_fu_1484_p1 - zext_ln703_1_fu_1473_p1);

assign deflection_V_fu_1607_p2 = (zext_ln703_1_fu_1473_p1 - zext_ln703_fu_1462_p1);

assign empty_39_fu_3009_p3 = ((do_2s_assign_reg_873[0:0] === 1'b1) ? sext_ln728_fu_3003_p1 : trunc_ln728_fu_3006_p1);

assign empty_42_fu_2975_p3 = ((do_2s_assign_reg_873[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign empty_43_fu_3340_p3 = ((do_2s_assign_reg_873_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3336_p1);

assign empty_44_fu_3308_p3 = ((do_2s_assign_reg_873_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3264_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3249_p1;

assign grp_fu_2969_p0 = grp_fu_2969_p00;

assign grp_fu_2969_p00 = p_Val2_62_reg_4209;

assign grp_fu_3142_p0 = 67'd12494450316;

assign grp_fu_3142_p1 = grp_fu_3142_p10;

assign grp_fu_3142_p10 = t_V_fu_3130_p3;

assign grp_fu_949_p3 = ((do_2s_assign_reg_873[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign ibin_V_2_fu_2634_p3 = ((p_Result_s_38_fu_2597_p2[0:0] === 1'b1) ? select_ln851_1_fu_2627_p3 : trunc_ln851_1_reg_4105);

assign ibin_V_3_fu_2671_p3 = ((p_Result_51_fu_2603_p2[0:0] === 1'b1) ? select_ln851_2_fu_2664_p3 : trunc_ln851_2_reg_4117);

assign ibin_V_fu_1387_p3 = ((p_Result_44_fu_1337_p3[0:0] === 1'b1) ? select_ln851_fu_1379_p3 : trunc_ln2_fu_1363_p4);

assign icmp_ln851_1_fu_2616_p2 = ((p_Result_14_fu_2609_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2653_p2 = ((p_Result_15_fu_2646_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1357_p2 = ((p_Result_12_fu_1349_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1735_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd51) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1767_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd67) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1773_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd68) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1801_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd69) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1807_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd84) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1835_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_1841_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd86) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_1853_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_1859_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd102) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_1871_p2 = ((ap_phi_mux_empty_phi_fu_807_p10 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1155_p2 = ((tmp_V_1_fu_977_p4 == tmp_V_7_fu_1029_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1877_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd274) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1887_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd290) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1893_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd529) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1925_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd530) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1931_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd545) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_1959_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd546) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_1965_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd547) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_1993_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd802) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_1999_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd803) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2005_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd818) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1167_p2 = ((tmp_V_1_fu_977_p4 == tmp_V_8_fu_1039_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2011_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd819) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2017_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd820) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2023_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd1075) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2195_p2 = ((empty_37_reg_820 == 12'd1076) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2201_p2 = ((empty_37_reg_820 == 12'd1092) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2233_p2 = ((empty_37_reg_820 == 12'd1093) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2239_p2 = ((empty_37_reg_820 == 12'd1109) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2267_p2 = ((empty_37_reg_820 == 12'd1348) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2273_p2 = ((empty_37_reg_820 == 12'd1349) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2301_p2 = ((empty_37_reg_820 == 12'd1364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1655_p2 = ((ap_phi_mux_empty_phi_fu_807_p10 == 15'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2307_p2 = ((empty_37_reg_820 == 12'd1365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2335_p2 = ((empty_37_reg_820 == 12'd1366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2341_p2 = ((empty_37_reg_820 == 12'd1381) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2369_p2 = ((empty_37_reg_820 == 12'd1382) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2375_p2 = ((empty_37_reg_820 == 12'd1605) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2381_p2 = ((empty_37_reg_820 == 12'd1621) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2387_p2 = ((empty_37_reg_820 == 12'd1622) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2393_p2 = ((empty_37_reg_820 == 12'd1637) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2399_p2 = ((empty_37_reg_820 == 12'd1638) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2029_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1661_p2 = ((ap_phi_mux_empty_phi_fu_807_p10 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2035_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd52) ? 1'b1 : 1'b0);

assign icmp_ln879_51_fu_2041_p2 = ((ap_phi_mux_empty_phi_fu_807_p10 == 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1667_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1677_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd33) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1695_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd34) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1701_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1729_p2 = ((ap_phi_mux_empty_37_phi_fu_824_p10 == 12'd50) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1143_p2 = ((tmp_V_1_fu_977_p4 == tmp_V_6_fu_1019_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2843_p3 = {{select_ln879_4_fu_2835_p3}, {1'd0}};

assign index_e_V_fu_3185_p3 = {{select_ln879_4_reg_4182_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2867_p2 = (zext_ln214_1_fu_2863_p1 - zext_ln214_fu_2851_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2641_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2678_p1;

assign lhs_V_fu_1419_p3 = {{tmp_8_fu_1410_p4}, {1'd0}};

assign mul_ln68_1_fu_3600_p0 = 31'd27120;

assign mul_ln68_1_fu_3600_p1 = mul_ln68_1_fu_3600_p10;

assign mul_ln68_1_fu_3600_p10 = p_Val2_s_reg_3688;

assign mul_ln68_2_fu_3594_p0 = 31'd18800;

assign mul_ln68_2_fu_3594_p1 = mul_ln68_2_fu_3594_p10;

assign mul_ln68_2_fu_3594_p10 = p_Val2_s_36_reg_3695;

assign mul_ln68_3_fu_3588_p0 = 31'd27120;

assign mul_ln68_3_fu_3588_p1 = mul_ln68_3_fu_3588_p10;

assign mul_ln68_3_fu_3588_p10 = p_Val2_s_reg_3688;

assign mul_ln68_fu_3606_p0 = 31'd27120;

assign mul_ln68_fu_3606_p1 = mul_ln68_fu_3606_p10;

assign mul_ln68_fu_3606_p10 = p_Val2_s_reg_3688;

assign or_ln112_fu_1907_p2 = (icmp_ln879_22_fu_1893_p2 | icmp_ln879_21_fu_1887_p2);

assign or_ln114_fu_1945_p2 = (icmp_ln879_24_fu_1931_p2 | icmp_ln879_23_fu_1925_p2);

assign or_ln116_fu_1979_p2 = (icmp_ln879_26_fu_1965_p2 | icmp_ln879_25_fu_1959_p2);

assign or_ln118_fu_2145_p2 = (icmp_ln879_28_reg_4043 | icmp_ln879_27_reg_4038);

assign or_ln120_fu_2164_p2 = (icmp_ln879_30_reg_4054 | icmp_ln879_29_reg_4049);

assign or_ln122_fu_2183_p2 = (icmp_ln879_32_reg_4065 | icmp_ln879_31_reg_4060);

assign or_ln124_fu_2215_p2 = (icmp_ln879_34_fu_2201_p2 | icmp_ln879_33_fu_2195_p2);

assign or_ln126_fu_2253_p2 = (icmp_ln879_36_fu_2239_p2 | icmp_ln879_35_fu_2233_p2);

assign or_ln128_fu_2287_p2 = (icmp_ln879_38_fu_2273_p2 | icmp_ln879_37_fu_2267_p2);

assign or_ln130_fu_2321_p2 = (icmp_ln879_40_fu_2307_p2 | icmp_ln879_39_fu_2301_p2);

assign or_ln132_fu_2355_p2 = (icmp_ln879_42_fu_2341_p2 | icmp_ln879_41_fu_2335_p2);

assign or_ln134_fu_2690_p2 = (icmp_ln879_44_reg_4134 | icmp_ln879_43_reg_4129);

assign or_ln136_fu_2708_p2 = (icmp_ln879_46_reg_4145 | icmp_ln879_45_reg_4140);

assign or_ln138_fu_2727_p2 = (icmp_ln879_48_reg_4156 | icmp_ln879_47_reg_4151);

assign or_ln145_fu_1179_p2 = (data_valid_out_V_1_fu_1173_p2 | data_valid_inn_V_1_fu_1149_p2);

assign or_ln412_fu_3525_p2 = (tmp_31_fu_3507_p3 | r_fu_3519_p2);

assign or_ln55_fu_1715_p2 = (icmp_ln879_8_fu_1701_p2 | icmp_ln879_7_fu_1695_p2);

assign or_ln57_fu_1749_p2 = (icmp_ln879_9_fu_1729_p2 | icmp_ln879_10_fu_1735_p2);

assign or_ln59_fu_1787_p2 = (icmp_ln879_12_fu_1773_p2 | icmp_ln879_11_fu_1767_p2);

assign or_ln61_fu_1821_p2 = (icmp_ln879_14_fu_1807_p2 | icmp_ln879_13_fu_1801_p2);

assign or_ln63_fu_1847_p2 = (icmp_ln879_16_fu_1841_p2 | icmp_ln879_15_fu_1835_p2);

assign or_ln65_fu_1865_p2 = (icmp_ln879_18_fu_1859_p2 | icmp_ln879_17_fu_1853_p2);

assign or_ln70_fu_2423_p2 = (icmp_ln879_6_reg_3942 | icmp_ln879_5_reg_3937);

assign or_ln76_fu_2470_p2 = (icmp_ln879_50_reg_4077 | icmp_ln879_12_reg_3972);

assign or_ln91_fu_2578_p2 = (icmp_ln879_50_reg_4077 | icmp_ln879_10_reg_3961);

assign or_ln93_fu_2753_p2 = (icmp_ln879_13_reg_3979 | icmp_ln879_12_reg_3972);

assign p_Repl2_15_fu_1203_p2 = (tmp_V_11_fu_1065_p3 & data_valid_out_V_1_fu_1173_p2);

assign p_Repl2_s_fu_1191_p2 = (tmp_V_9_fu_1049_p3 & data_valid_inn_V_1_fu_1149_p2);

always @ (*) begin
    p_Result_100_fu_1320_p4 = xs_V_1_fu_1314_p2;
    p_Result_100_fu_1320_p4[32'd15] = |(1'd0);
end

assign p_Result_102_fu_3097_p4 = {{ret_V_42_reg_4362[27:4]}};

assign p_Result_103_fu_3106_p4 = {{ret_V_43_reg_4367[27:4]}};

assign p_Result_104_fu_3397_p4 = {{ret_V_49_reg_4510[27:4]}};

assign p_Result_12_fu_1349_p3 = {{trunc_ln851_fu_1345_p1}, {11'd0}};

assign p_Result_14_fu_2609_p3 = {{trunc_ln851_3_reg_4100}, {13'd0}};

assign p_Result_15_fu_2646_p3 = {{trunc_ln851_4_reg_4112}, {6'd0}};

assign p_Result_19_fu_3555_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3675_pp0_iter5_reg}}}, {ptcalc_eta_V_fu_3494_p1}}}, {p_Val2_67_fu_3549_p2}}}, {4'd0}}}, {p_Val2_68_reg_4090_pp0_iter4_reg}}}, {ap_phi_reg_pp0_iter5_p_Val2_61_reg_896}}}, {p_Repl2_15_reg_3737_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3731_pp0_iter5_reg}}}, {p_Repl2_s_reg_3725_pp0_iter5_reg}};

assign p_Result_44_fu_1337_p3 = p_Val2_13_fu_1330_p3[32'd15];

assign p_Result_51_fu_2603_p2 = (($signed(tmp_11_fu_2590_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_87_fu_3316_p4 = {{{tmp_V_reg_3670_pp0_iter4_reg}, {tmp_V_1_reg_3675_pp0_iter4_reg}}, {32'd0}};

assign p_Result_88_fu_3364_p4 = {{{ret_V_3_reg_3720_pp0_iter4_reg}, {tmp_V_1_reg_3675_pp0_iter4_reg}}, {32'd0}};

assign p_Result_89_fu_1209_p4 = {{{p_Repl2_15_fu_1203_p2}, {data_valid_mid_V_fu_1197_p2}}, {p_Repl2_s_fu_1191_p2}};

assign p_Result_90_fu_3412_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3675_pp0_iter4_reg}}}, {29'd0}}}, {p_Repl2_15_reg_3737_pp0_iter4_reg}}}, {data_valid_mid_V_reg_3731_pp0_iter4_reg}}}, {p_Repl2_s_reg_3725_pp0_iter4_reg}};

assign p_Result_91_fu_1591_p1 = tmp_fu_1585_p3;

assign p_Result_92_fu_1603_p1 = tmp_1_fu_1595_p3;

assign p_Result_93_fu_1550_p1 = tmp_2_fu_1544_p3;

assign p_Result_94_fu_1562_p1 = tmp_3_fu_1554_p3;

assign p_Result_95_fu_1509_p1 = tmp_4_fu_1503_p3;

assign p_Result_96_fu_1521_p1 = tmp_5_fu_1513_p3;

assign p_Result_97_fu_1626_p4 = {{{trunc_ln647_8_reg_3757_pp0_iter1_reg}, {trunc_ln647_7_reg_3752_pp0_iter1_reg}}, {trunc_ln647_6_reg_3747_pp0_iter1_reg}};

assign p_Result_98_fu_1634_p4 = {{{reg_965_pp0_iter1_reg}, {reg_961_pp0_iter1_reg}}, {reg_957_pp0_iter1_reg}};

assign p_Result_99_fu_1305_p4 = {{ret_V_35_reg_3802[42:27]}};

assign p_Result_s_38_fu_2597_p2 = (($signed(tmp_11_fu_2590_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_13_fu_1330_p3 = ((p_Result_43_reg_3807[0:0] === 1'b1) ? p_Result_100_fu_1320_p4 : p_Result_99_fu_1305_p4);

assign p_Val2_21_fu_2061_p3 = ((p_Val2_68_fu_2047_p3[0:0] === 1'b1) ? sub_ln703_fu_2055_p2 : ap_phi_mux_p_Val2_17_phi_fu_842_p10);

assign p_Val2_29_fu_3204_p3 = ((do_2s_assign_reg_873_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign p_Val2_30_fu_3084_p3 = ((do_2s_assign_reg_873_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4305 : params_p_3s_table_V_5_reg_4315);

assign p_Val2_32_fu_3074_p3 = ((do_2s_assign_reg_873_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_9_reg_4335 : params_p_3s_table_V_9_reg_4340);

assign p_Val2_44_fu_3429_p3 = ((do_2s_assign_reg_873_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3425_p1);

assign p_Val2_45_fu_3382_p3 = ((do_2s_assign_reg_873_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_3_fu_3378_p1);

assign p_Val2_50_fu_3303_p2 = ($signed(p_Val2_40_reg_4345_pp0_iter4_reg) - $signed(corr_V_fu_3293_p4));

assign p_Val2_51_cast_fu_3090_p1 = $signed(p_Val2_30_fu_3084_p3);

assign p_Val2_53_cast_fu_3080_p1 = $signed(p_Val2_32_fu_3074_p3);

assign p_Val2_53_fu_3489_p2 = ($signed(p_Val2_50_reg_4469) - $signed(corr_V_1_fu_3479_p4));

assign p_Val2_59_fu_1287_p3 = {{sub_ln728_reg_3767}, {12'd0}};

assign p_Val2_62_fu_2883_p3 = ((ap_phi_reg_pp0_iter2_do_2s_assign_reg_873[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln24_fu_2879_p1);

assign p_Val2_63_fu_2933_p3 = ((do_2s_assign_reg_873[0:0] === 1'b1) ? sext_ln203_fu_2891_p1 : params_a_3s_table_V_q0);

assign p_Val2_64_fu_3115_p2 = ($signed(p_Result_102_fu_3097_p4) + $signed(p_Val2_51_cast_fu_3090_p1));

assign p_Val2_65_fu_3121_p2 = ($signed(p_Result_103_fu_3106_p4) + $signed(p_Val2_53_cast_fu_3080_p1));

assign p_Val2_66_fu_3406_p2 = ($signed(p_Result_104_fu_3397_p4) + $signed(p_Val2_74_cast_fu_3390_p1));

assign p_Val2_67_fu_3549_p2 = (zext_ln415_fu_3545_p1 + ptcalc_pt_V_fu_3497_p4);

assign p_Val2_68_fu_2047_p3 = ap_phi_mux_p_Val2_17_phi_fu_842_p10[32'd21];

assign p_Val2_74_cast_fu_3390_p1 = $signed(p_Val2_45_fu_3382_p3);

assign p_Val2_s_fu_1073_p4 = {{sf2ptcalc_inn_V_0_data_reg[40:25]}};

assign phimod_V_3_fu_3041_p3 = {{tmp_7_reg_3715_pp0_iter3_reg}, {6'd0}};

assign phimod_V_4_fu_3058_p3 = ((tmp_V_2_reg_3683_pp0_iter3_reg[0:0] === 1'b1) ? phimod_V_fu_3052_p2 : sext_ln703_fu_3048_p1);

assign phimod_V_fu_3052_p2 = ($signed(15'd0) - $signed(sext_ln703_fu_3048_p1));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_eta_V_fu_3494_p1 = tmp_16_reg_4515;

assign ptcalc_pt_V_fu_3497_p4 = {{p_Val2_53_fu_3489_p2[10:3]}};

assign r_fu_3519_p2 = ((trunc_ln718_fu_3515_p1 != 2'd0) ? 1'b1 : 1'b0);

assign ret_V_22_fu_2895_p2 = (index_a_V_reg_4187 | 7'd1);

assign ret_V_23_fu_2941_p2 = (index_p_V_reg_4192 | 10'd1);

assign ret_V_24_fu_2952_p2 = (11'd2 + zext_ln215_1_reg_4219);

assign ret_V_25_fu_2909_p2 = (11'd3 + zext_ln215_1_fu_2906_p1);

assign ret_V_26_fu_2983_p2 = (11'd4 + zext_ln215_1_reg_4219);

assign ret_V_27_fu_2921_p2 = (11'd5 + zext_ln215_1_fu_2906_p1);

assign ret_V_28_fu_3253_p2 = (index_e_V_reg_4422 | 8'd1);

assign ret_V_29_fu_3325_p2 = (index_e_V_reg_4422 | 8'd2);

assign ret_V_30_fu_3192_p2 = (index_e_V_fu_3185_p3 | 8'd3);

assign ret_V_35_fu_3575_p0 = 44'd29491;

assign ret_V_36_fu_3582_p0 = 42'd17940480;

assign ret_V_37_fu_1427_p2 = (lhs_V_fu_1419_p3 + shl_ln_fu_1399_p3);

assign ret_V_38_fu_3612_p1 = ret_V_38_fu_3612_p10;

assign ret_V_38_fu_3612_p10 = p_Val2_60_reg_3832;

assign ret_V_3_fu_1185_p2 = (or_ln145_fu_1179_p2 | data_valid_mid_V_2_fu_1161_p2);

assign ret_V_40_fu_3025_p2 = (zext_ln703_4_cast_fu_2994_p4 - rhs_V_fu_3017_p3);

assign ret_V_41_fu_3630_p1 = sext_ln1352_reg_4357;

assign ret_V_42_fu_3618_p1 = sext_ln1352_fu_3065_p1;

assign ret_V_43_fu_3624_p1 = sext_ln1352_fu_3065_p1;

assign ret_V_44_fu_3635_p0 = sext_ln1352_3_fu_3127_p1;

assign ret_V_44_fu_3635_p1 = sext_ln1352_3_fu_3127_p1;

assign ret_V_47_fu_3287_p2 = (rhs_V_2_fu_3280_p3 + add_ln700_1_fu_3275_p2);

assign ret_V_48_fu_3659_p1 = sext_ln1352_5_reg_4505;

assign ret_V_50_fu_3664_p1 = ret_V_50_fu_3664_p10;

assign ret_V_50_fu_3664_p10 = p_Val2_52_reg_4485;

assign ret_V_51_fu_3473_p2 = (rhs_V_3_fu_3465_p3 + add_ln700_2_fu_3452_p2);

assign rhs_V_1_fu_3268_p3 = {{tmp_13_reg_4444}, {9'd0}};

assign rhs_V_2_fu_3280_p3 = {{tmp_14_reg_4449}, {9'd0}};

assign rhs_V_3_fu_3465_p3 = {{tmp_15_fu_3456_p4}, {9'd0}};

assign rhs_V_fu_3017_p3 = {{empty_39_fu_3009_p3}, {5'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1406_p1;

assign sel_tmp5_fu_2824_p2 = (ap_phi_reg_pp0_iter2_do_2s_assign_reg_873 ^ 1'd1);

assign select_ln112_1_fu_1899_p3 = ((icmp_ln879_22_fu_1893_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln112_fu_1913_p3 = ((or_ln112_fu_1907_p2[0:0] === 1'b1) ? select_ln112_1_fu_1899_p3 : zext_ln879_2_fu_1883_p1);

assign select_ln114_1_fu_1937_p3 = ((icmp_ln879_24_fu_1931_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln114_fu_1951_p3 = ((or_ln114_fu_1945_p2[0:0] === 1'b1) ? select_ln114_1_fu_1937_p3 : zext_ln112_fu_1921_p1);

assign select_ln116_1_fu_1971_p3 = ((icmp_ln879_26_fu_1965_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln116_fu_1985_p3 = ((or_ln116_fu_1979_p2[0:0] === 1'b1) ? select_ln116_1_fu_1971_p3 : select_ln114_fu_1951_p3);

assign select_ln118_1_fu_2138_p3 = ((icmp_ln879_28_reg_4043[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln118_fu_2149_p3 = ((or_ln118_fu_2145_p2[0:0] === 1'b1) ? select_ln118_1_fu_2138_p3 : zext_ln116_fu_2135_p1);

assign select_ln120_1_fu_2157_p3 = ((icmp_ln879_30_reg_4054[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln120_fu_2168_p3 = ((or_ln120_fu_2164_p2[0:0] === 1'b1) ? select_ln120_1_fu_2157_p3 : select_ln118_fu_2149_p3);

assign select_ln122_1_fu_2176_p3 = ((icmp_ln879_32_reg_4065[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln122_fu_2187_p3 = ((or_ln122_fu_2183_p2[0:0] === 1'b1) ? select_ln122_1_fu_2176_p3 : select_ln120_fu_2168_p3);

assign select_ln124_1_fu_2207_p3 = ((icmp_ln879_34_fu_2201_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln124_fu_2221_p3 = ((or_ln124_fu_2215_p2[0:0] === 1'b1) ? select_ln124_1_fu_2207_p3 : select_ln122_fu_2187_p3);

assign select_ln126_1_fu_2245_p3 = ((icmp_ln879_36_fu_2239_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln126_fu_2259_p3 = ((or_ln126_fu_2253_p2[0:0] === 1'b1) ? select_ln126_1_fu_2245_p3 : zext_ln124_fu_2229_p1);

assign select_ln128_1_fu_2279_p3 = ((icmp_ln879_38_fu_2273_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln128_fu_2293_p3 = ((or_ln128_fu_2287_p2[0:0] === 1'b1) ? select_ln128_1_fu_2279_p3 : select_ln126_fu_2259_p3);

assign select_ln130_1_fu_2313_p3 = ((icmp_ln879_40_fu_2307_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln130_fu_2327_p3 = ((or_ln130_fu_2321_p2[0:0] === 1'b1) ? select_ln130_1_fu_2313_p3 : select_ln128_fu_2293_p3);

assign select_ln132_1_fu_2347_p3 = ((icmp_ln879_42_fu_2341_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln132_fu_2361_p3 = ((or_ln132_fu_2355_p2[0:0] === 1'b1) ? select_ln132_1_fu_2347_p3 : select_ln130_fu_2327_p3);

assign select_ln134_1_fu_2683_p3 = ((icmp_ln879_44_reg_4134[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln134_fu_2694_p3 = ((or_ln134_fu_2690_p2[0:0] === 1'b1) ? select_ln134_1_fu_2683_p3 : select_ln132_reg_4124);

assign select_ln136_1_fu_2701_p3 = ((icmp_ln879_46_reg_4145[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln136_fu_2712_p3 = ((or_ln136_fu_2708_p2[0:0] === 1'b1) ? select_ln136_1_fu_2701_p3 : select_ln134_fu_2694_p3);

assign select_ln138_2_fu_2720_p3 = ((icmp_ln879_48_reg_4156[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln138_fu_2731_p3 = ((or_ln138_fu_2727_p2[0:0] === 1'b1) ? select_ln138_2_fu_2720_p3 : select_ln136_fu_2712_p3);

assign select_ln53_fu_1683_p3 = ((icmp_ln879_6_fu_1677_p2[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_1673_p1);

assign select_ln55_1_fu_1707_p3 = ((icmp_ln879_8_fu_1701_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln55_fu_1721_p3 = ((or_ln55_fu_1715_p2[0:0] === 1'b1) ? select_ln55_1_fu_1707_p3 : zext_ln53_fu_1691_p1);

assign select_ln57_1_fu_1741_p3 = ((icmp_ln879_10_fu_1735_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln57_fu_1755_p3 = ((or_ln57_fu_1749_p2[0:0] === 1'b1) ? select_ln57_1_fu_1741_p3 : select_ln55_fu_1721_p3);

assign select_ln59_1_fu_1779_p3 = ((icmp_ln879_12_fu_1773_p2[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln59_fu_1793_p3 = ((or_ln59_fu_1787_p2[0:0] === 1'b1) ? select_ln59_1_fu_1779_p3 : zext_ln57_fu_1763_p1);

assign select_ln61_1_fu_1813_p3 = ((icmp_ln879_14_fu_1807_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln61_fu_1827_p3 = ((or_ln61_fu_1821_p2[0:0] === 1'b1) ? select_ln61_1_fu_1813_p3 : select_ln59_fu_1793_p3);

assign select_ln63_1_fu_2097_p3 = ((icmp_ln879_16_reg_4000[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln63_fu_2104_p3 = ((or_ln63_reg_4007[0:0] === 1'b1) ? select_ln63_1_fu_2097_p3 : select_ln61_reg_3995);

assign select_ln65_1_fu_2110_p3 = ((icmp_ln879_18_reg_4014[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln65_fu_2117_p3 = ((or_ln65_reg_4021[0:0] === 1'b1) ? select_ln65_1_fu_2110_p3 : select_ln63_fu_2104_p3);

assign select_ln68_fu_2405_p3 = ((icmp_ln879_49_reg_4071[0:0] === 1'b1) ? 4'd15 : select_ln879_fu_2124_p3);

assign select_ln70_1_fu_2416_p3 = ((icmp_ln879_6_reg_3942[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln70_fu_2427_p3 = ((or_ln70_fu_2423_p2[0:0] === 1'b1) ? select_ln70_1_fu_2416_p3 : zext_ln68_4_fu_2412_p1);

assign select_ln72_1_fu_2435_p3 = ((icmp_ln879_8_reg_3949[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln72_fu_2442_p3 = ((or_ln55_reg_3955[0:0] === 1'b1) ? select_ln72_1_fu_2435_p3 : select_ln70_fu_2427_p3);

assign select_ln74_1_fu_2449_p3 = ((icmp_ln879_10_reg_3961[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln74_fu_2456_p3 = ((or_ln57_reg_3967[0:0] === 1'b1) ? select_ln74_1_fu_2449_p3 : select_ln72_fu_2442_p3);

assign select_ln76_1_fu_2463_p3 = ((icmp_ln879_12_reg_3972[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln76_fu_2474_p3 = ((or_ln76_fu_2470_p2[0:0] === 1'b1) ? select_ln76_1_fu_2463_p3 : select_ln74_fu_2456_p3);

assign select_ln78_1_fu_2482_p3 = ((icmp_ln879_14_reg_3985[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln78_fu_2489_p3 = ((or_ln61_reg_3990[0:0] === 1'b1) ? select_ln78_1_fu_2482_p3 : select_ln76_fu_2474_p3);

assign select_ln80_1_fu_2496_p3 = ((icmp_ln879_16_reg_4000[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln80_fu_2503_p3 = ((or_ln63_reg_4007[0:0] === 1'b1) ? select_ln80_1_fu_2496_p3 : select_ln78_fu_2489_p3);

assign select_ln82_1_fu_2510_p3 = ((icmp_ln879_18_reg_4014[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln82_fu_2517_p3 = ((or_ln65_reg_4021[0:0] === 1'b1) ? select_ln82_1_fu_2510_p3 : select_ln80_fu_2503_p3);

assign select_ln851_1_fu_2627_p3 = ((icmp_ln851_1_fu_2616_p2[0:0] === 1'b1) ? trunc_ln851_1_reg_4105 : add_ln851_1_fu_2622_p2);

assign select_ln851_2_fu_2664_p3 = ((icmp_ln851_2_fu_2653_p2[0:0] === 1'b1) ? trunc_ln851_2_reg_4117 : add_ln851_2_fu_2659_p2);

assign select_ln851_fu_1379_p3 = ((icmp_ln851_fu_1357_p2[0:0] === 1'b1) ? trunc_ln2_fu_1363_p4 : add_ln851_fu_1373_p2);

assign select_ln85_fu_2531_p3 = ((icmp_ln879_49_reg_4071[0:0] === 1'b1) ? 5'd30 : select_ln879_1_fu_2524_p3);

assign select_ln879_1_fu_2524_p3 = ((icmp_ln879_19_reg_4028[0:0] === 1'b1) ? select_ln82_fu_2517_p3 : zext_ln879_1_fu_2131_p1);

assign select_ln879_2_fu_2797_p3 = ((and_ln879_fu_2792_p2[0:0] === 1'b1) ? select_ln97_fu_2785_p3 : 6'd0);

assign select_ln879_3_fu_2816_p3 = ((and_ln879_1_fu_2810_p2[0:0] === 1'b1) ? zext_ln879_3_fu_2743_p1 : select_ln879_2_fu_2797_p3);

assign select_ln879_4_fu_2835_p3 = ((and_ln879_2_fu_2830_p2[0:0] === 1'b1) ? zext_ln138_fu_2739_p1 : select_ln879_3_fu_2816_p3);

assign select_ln879_fu_2124_p3 = ((icmp_ln879_3_reg_3927[0:0] === 1'b1) ? select_ln65_fu_2117_p3 : 4'd0);

assign select_ln87_1_fu_2542_p3 = ((icmp_ln879_6_reg_3942[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln87_fu_2549_p3 = ((or_ln70_fu_2423_p2[0:0] === 1'b1) ? select_ln87_1_fu_2542_p3 : zext_ln85_fu_2538_p1);

assign select_ln89_1_fu_2557_p3 = ((icmp_ln879_8_reg_3949[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln89_fu_2564_p3 = ((or_ln55_reg_3955[0:0] === 1'b1) ? select_ln89_1_fu_2557_p3 : select_ln87_fu_2549_p3);

assign select_ln91_1_fu_2571_p3 = ((icmp_ln879_50_reg_4077[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln91_fu_2582_p3 = ((or_ln91_fu_2578_p2[0:0] === 1'b1) ? select_ln91_1_fu_2571_p3 : select_ln89_fu_2564_p3);

assign select_ln93_1_fu_2746_p3 = ((icmp_ln879_13_reg_3979[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln93_fu_2757_p3 = ((or_ln93_fu_2753_p2[0:0] === 1'b1) ? select_ln93_1_fu_2746_p3 : select_ln91_reg_4167);

assign select_ln95_1_fu_2764_p3 = ((icmp_ln879_16_reg_4000[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign select_ln95_fu_2771_p3 = ((or_ln63_reg_4007[0:0] === 1'b1) ? select_ln95_1_fu_2764_p3 : select_ln93_fu_2757_p3);

assign select_ln97_1_fu_2778_p3 = ((icmp_ln879_18_reg_4014[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln97_fu_2785_p3 = ((or_ln65_reg_4021[0:0] === 1'b1) ? select_ln97_1_fu_2778_p3 : select_ln95_fu_2771_p3);

assign sext_ln1352_3_fu_3127_p1 = phimod_V_4_reg_4351;

assign sext_ln1352_5_fu_3348_p1 = p_Val2_50_reg_4469;

assign sext_ln1352_fu_3065_p1 = p_Val2_40_reg_4345;

assign sext_ln203_1_fu_3425_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3336_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3378_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_4_fu_3264_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_2891_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln703_1_fu_1613_p1 = $signed(deflection_V_fu_1607_p2);

assign sext_ln703_2_fu_1572_p1 = $signed(deflection_V_1_fu_1566_p2);

assign sext_ln703_3_fu_1531_p1 = $signed(deflection_V_2_fu_1525_p2);

assign sext_ln703_4_fu_3221_p1 = $signed(p_Val2_29_fu_3204_p3);

assign sext_ln703_fu_3048_p1 = $signed(phimod_V_3_fu_3041_p3);

assign sext_ln728_fu_3003_p1 = $signed(params_a_2s_table_V_3_reg_4255);

assign shl_ln1_fu_2855_p3 = {{select_ln879_4_fu_2835_p3}, {3'd0}};

assign shl_ln_fu_1399_p3 = {{sub_ln1192_reg_3762}, {12'd0}};

assign sub_ln1192_fu_1251_p2 = (trunc_ln1_fu_1231_p4 - trunc_ln728_1_fu_1241_p4);

assign sub_ln703_fu_2055_p2 = (22'd0 - ap_phi_mux_p_Val2_17_phi_fu_842_p10);

assign sub_ln728_fu_1257_p2 = (z_out_V_fu_1093_p4 - p_Val2_s_fu_1073_p4);

assign t_V_fu_3130_p3 = {{p_Val2_18_reg_855_pp0_iter3_reg}, {15'd0}};

assign theta_inn_V_fu_1455_p3 = {{tmp_6_reg_3700_pp0_iter1_reg}, {1'd0}};

assign theta_mid_V_fu_1466_p3 = {{tmp_9_reg_3705_pp0_iter1_reg}, {1'd0}};

assign theta_out_V_fu_1477_p3 = {{tmp_s_reg_3710_pp0_iter1_reg}, {1'd0}};

assign tmp_10_fu_3212_p4 = {{ret_V_41_reg_4372[24:4]}};

assign tmp_11_fu_2590_p3 = {{p_Val2_21_reg_4095}, {16'd0}};

assign tmp_15_fu_3456_p4 = {{ret_V_50_reg_4560[34:23]}};

assign tmp_1_fu_1595_p3 = {{reg_965_pp0_iter1_reg}, {reg_961_pp0_iter1_reg}};

assign tmp_2_fu_1544_p3 = {{trunc_ln647_3_reg_3787_pp0_iter1_reg}, {trunc_ln647_2_reg_3782_pp0_iter1_reg}};

assign tmp_30_fu_3156_p4 = {{ret_V_44_reg_4387[29:14]}};

assign tmp_31_fu_3507_p3 = p_Val2_53_fu_3489_p2[32'd3];

assign tmp_32_fu_3531_p3 = p_Val2_53_fu_3489_p2[32'd2];

assign tmp_3_fu_1554_p3 = {{reg_965_pp0_iter1_reg}, {reg_957_pp0_iter1_reg}};

assign tmp_4_fu_1503_p3 = {{trunc_ln647_5_reg_3777_pp0_iter1_reg}, {trunc_ln647_4_reg_3772_pp0_iter1_reg}};

assign tmp_5_fu_1513_p3 = {{reg_961_pp0_iter1_reg}, {reg_957_pp0_iter1_reg}};

assign tmp_8_fu_1410_p4 = {{ret_V_36_reg_3817[35:14]}};

assign tmp_V_10_fu_1057_p3 = sf2ptcalc_mid_V_0_data_reg[32'd9];

assign tmp_V_11_fu_1065_p3 = sf2ptcalc_out_V_0_data_reg[32'd9];

assign tmp_V_1_fu_977_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_3_fu_995_p3 = sf2ptcalc_inn_V_0_data_reg[32'd62];

assign tmp_V_4_fu_1003_p3 = sf2ptcalc_mid_V_0_data_reg[32'd62];

assign tmp_V_5_fu_1011_p3 = sf2ptcalc_out_V_0_data_reg[32'd62];

assign tmp_V_6_fu_1019_p4 = {{sf2ptcalc_inn_V_0_data_reg[61:41]}};

assign tmp_V_7_fu_1029_p4 = {{sf2ptcalc_mid_V_0_data_reg[61:41]}};

assign tmp_V_8_fu_1039_p4 = {{sf2ptcalc_out_V_0_data_reg[61:41]}};

assign tmp_V_9_fu_1049_p3 = sf2ptcalc_inn_V_0_data_reg[32'd9];

assign tmp_V_fu_969_p3 = pl2ptcalc_V_0_data_reg[32'd62];

assign tmp_fu_1585_p3 = {{trunc_ln647_1_reg_3797_pp0_iter1_reg}, {trunc_ln647_reg_3792_pp0_iter1_reg}};

assign trunc_ln1_fu_1231_p4 = {{sf2ptcalc_inn_V_0_data_reg[35:25]}};

assign trunc_ln2_fu_1363_p4 = {{p_Val2_13_fu_1330_p3[13:2]}};

assign trunc_ln647_1_fu_1283_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_2_fu_1271_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_3_fu_1275_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_4_fu_1263_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_5_fu_1267_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_6_fu_1219_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_7_fu_1223_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_8_fu_1227_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_fu_1279_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln718_fu_3515_p1 = p_Val2_53_fu_3489_p2[1:0];

assign trunc_ln728_1_fu_1241_p4 = {{sf2ptcalc_mid_V_0_data_reg[35:25]}};

assign trunc_ln728_fu_3006_p1 = params_a_3s_table_V_3_reg_4270[20:0];

assign trunc_ln851_3_fu_2069_p1 = p_Val2_21_fu_2061_p3[0:0];

assign trunc_ln851_4_fu_2083_p1 = p_Val2_21_fu_2061_p3[7:0];

assign trunc_ln851_fu_1345_p1 = p_Val2_13_fu_1330_p3[1:0];

assign xor_ln879_fu_2805_p2 = (icmp_ln879_51_reg_4084 ^ 1'd1);

assign xs_V_1_fu_1314_p2 = ($signed(16'd0) - $signed(p_Result_99_fu_1305_p4));

assign z_out_V_fu_1093_p4 = {{sf2ptcalc_out_V_0_data_reg[40:25]}};

assign zext_ln112_fu_1921_p1 = select_ln112_fu_1913_p3;

assign zext_ln116_fu_2135_p1 = select_ln116_reg_4033;

assign zext_ln124_fu_2229_p1 = select_ln124_fu_2221_p3;

assign zext_ln138_fu_2739_p1 = select_ln138_fu_2731_p3;

assign zext_ln214_1_fu_2863_p1 = shl_ln1_fu_2855_p3;

assign zext_ln214_fu_2851_p1 = index_a_V_fu_2843_p3;

assign zext_ln215_1_fu_2906_p1 = index_p_V_reg_4192;

assign zext_ln24_fu_2879_p1 = inv_table_V_q0;

assign zext_ln415_fu_3545_p1 = and_ln415_fu_3539_p2;

assign zext_ln53_fu_1691_p1 = select_ln53_fu_1683_p3;

assign zext_ln544_10_fu_3373_p1 = index_e_V_reg_4422;

assign zext_ln544_11_fu_3258_p1 = ret_V_28_fu_3253_p2;

assign zext_ln544_12_fu_3330_p1 = ret_V_29_fu_3325_p2;

assign zext_ln544_13_fu_3198_p1 = ret_V_30_fu_3192_p2;

assign zext_ln544_14_fu_2641_p1 = ibin_V_2_fu_2634_p3;

assign zext_ln544_15_fu_2678_p1 = ibin_V_3_fu_2671_p3;

assign zext_ln544_1_fu_3249_p1 = ibin_V_1_reg_4417;

assign zext_ln544_2_fu_2873_p1 = index_a_V_fu_2843_p3;

assign zext_ln544_3_fu_2900_p1 = ret_V_22_fu_2895_p2;

assign zext_ln544_4_fu_3148_p1 = index_p_V_reg_4192_pp0_iter3_reg;

assign zext_ln544_5_fu_2946_p1 = ret_V_23_fu_2941_p2;

assign zext_ln544_6_fu_2957_p1 = ret_V_24_fu_2952_p2;

assign zext_ln544_7_fu_2915_p1 = ret_V_25_fu_2909_p2;

assign zext_ln544_8_fu_2988_p1 = ret_V_26_fu_2983_p2;

assign zext_ln544_9_fu_2927_p1 = ret_V_27_fu_2921_p2;

assign zext_ln544_fu_1406_p1 = ibin_V_reg_3812;

assign zext_ln57_fu_1763_p1 = select_ln57_fu_1755_p3;

assign zext_ln68_4_fu_2412_p1 = select_ln68_fu_2405_p3;

assign zext_ln703_1_fu_1473_p1 = theta_mid_V_fu_1466_p3;

assign zext_ln703_2_fu_1484_p1 = theta_out_V_fu_1477_p3;

assign zext_ln703_4_cast_fu_2994_p4 = {{ret_V_39_reg_4325[38:13]}};

assign zext_ln703_fu_1462_p1 = theta_inn_V_fu_1455_p3;

assign zext_ln85_fu_2538_p1 = select_ln85_fu_2531_p3;

assign zext_ln879_1_fu_2131_p1 = select_ln879_fu_2124_p3;

assign zext_ln879_2_fu_1883_p1 = icmp_ln879_20_fu_1877_p2;

assign zext_ln879_3_fu_2743_p1 = select_ln879_1_reg_4162;

assign zext_ln879_fu_1673_p1 = icmp_ln879_5_fu_1667_p2;

always @ (posedge ap_clk) begin
    ptcalc2mtc_V_1_state[1:0] <= 2'b00;
    index_a_V_reg_4187[0] <= 1'b0;
    index_p_V_reg_4192[0] <= 1'b0;
    index_p_V_reg_4192_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4219[0] <= 1'b0;
    zext_ln215_1_reg_4219[10] <= 1'b0;
    phimod_V_4_reg_4351[5:0] <= 6'b000000;
    index_e_V_reg_4422[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter1_empty_reg_803[14:10] <= 5'b00000;
    ap_phi_reg_pp0_iter1_empty_37_reg_820[11:8] <= 4'b0000;
end

endmodule //ptcalc_top
