{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492070517407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492070517407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 04:01:57 2017 " "Processing started: Thu Apr 13 04:01:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492070517407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1492070517407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1492070517407 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1492070518079 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518086 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1492070518086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1492070518086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1492070518086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518087 ""}  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1492070518087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518087 ""}  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1492070518087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518088 ""}  } { { "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1492070518088 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register aluin2_A\[0\] KEY\[0\] " "Register aluin2_A\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1492070518094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1492070518094 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518095 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492070518095 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1492070518095 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1492070518106 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 16 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 16 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[5\]\[0\] " "Node  \"regs\[5\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 741 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[15\]\[0\] " "Node  \"regs\[15\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[0\]\[0\] " "Node  \"regs\[0\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[10\]\[0\] " "Node  \"regs\[10\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 576 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[11\]\[0\] " "Node  \"regs\[11\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 543 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[8\]\[0\] " "Node  \"regs\[8\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 642 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[9\]\[0\] " "Node  \"regs\[9\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 609 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[1\]\[0\] " "Node  \"regs\[1\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 873 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[3\]\[0\] " "Node  \"regs\[3\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 807 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[2\]\[0\] " "Node  \"regs\[2\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 840 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[14\]\[0\] " "Node  \"regs\[14\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[13\]\[0\] " "Node  \"regs\[13\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[12\]\[0\] " "Node  \"regs\[12\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[7\]\[0\] " "Node  \"regs\[7\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 675 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[6\]\[0\] " "Node  \"regs\[6\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[4\]\[0\] " "Node  \"regs\[4\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 774 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518524 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1492070518524 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 22 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518527 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1492070518527 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 109 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 109 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " aluin2_A\[0\] " "Node  \"aluin2_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1064 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5338 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~33 " "Node  \"imem~33\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3227 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~4 " "Node  \"imem~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1642 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " mispred " "Node  \"mispred\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1268 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " comb~3 " "Node  \"comb~3\"" {  } { { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1705 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " comb~5 " "Node  \"comb~5\"" {  } { { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2124 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~1 " "Node  \"Decoder3~1\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3000 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~31 " "Node  \"imem~31\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3225 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1159 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\] " "Node  \"PC\[13\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 923 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1500 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " WideOr2~0 " "Node  \"WideOr2~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2125 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~32 " "Node  \"imem~32\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3226 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~12 " "Node  \"Decoder3~12\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3014 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3224 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " ldmem_M~DUPLICATE " "Node  \"ldmem_M~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 6514 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[1\] " "Node  \"aluin2_A\[1\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1063 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " rt_match_A " "Node  \"rt_match_A\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1264 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " rt_match_M " "Node  \"rt_match_M\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1265 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~17 " "Node  \"Decoder3~17\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3019 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " wmemval_M\[1\] " "Node  \"wmemval_M\[1\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1204 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1501 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " imem~11 " "Node  \"imem~11\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1729 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~4 " "Node  \"Decoder3~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3003 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|address_reg_b\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_kdm1:auto_generated\|address_reg_b\[0\]\"" {  } { { "db/altsyncram_kdm1.tdf" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/db/altsyncram_kdm1.tdf" 46 15 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1506 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~5 " "Node  \"Decoder3~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3004 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 921 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_NODES_INFO" " PC\[14\] " "Node  \"PC\[14\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 922 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518528 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492070518528 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492070518528 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5338 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " imem~31 " "Node  \"imem~31\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3225 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3224 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " imem~33 " "Node  \"imem~33\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3227 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " imem~32 " "Node  \"imem~32\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3226 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1165 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1159 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1157 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1162 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[9\] " "Node  \"memaddr_M\[9\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1160 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[2\] " "Node  \"memaddr_M\[2\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1167 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[11\] " "Node  \"memaddr_M\[11\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1158 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[8\] " "Node  \"memaddr_M\[8\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1161 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1166 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[13\] " "Node  \"memaddr_M\[13\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1156 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[6\] " "Node  \"memaddr_M\[6\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1163 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[14\] " "Node  \"memaddr_M\[14\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1155 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1164 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector49~5 " "Node  \"Selector49~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2330 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector42~3 " "Node  \"Selector42~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2151 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector52~3 " "Node  \"Selector52~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2416 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector44~3 " "Node  \"Selector44~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2207 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector43~2 " "Node  \"Selector43~2\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2183 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector46~3 " "Node  \"Selector46~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2497 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector53~3 " "Node  \"Selector53~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2441 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector45~3 " "Node  \"Selector45~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2473 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector54~5 " "Node  \"Selector54~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2264 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector51~3 " "Node  \"Selector51~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2390 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_NODES_INFO" " Selector48~3 " "Node  \"Selector48~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2294 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492070518530 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492070518530 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492070518530 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "159 17 " "Design Assistant information: finished post-fitting analysis of current design -- generated 159 information messages and 17 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1492070518531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492070518589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 04:01:58 2017 " "Processing ended: Thu Apr 13 04:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492070518589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492070518589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492070518589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1492070518589 ""}
