{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512705271311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512705271327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 22:54:31 2017 " "Processing started: Thu Dec 07 22:54:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512705271327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705271327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705271327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512705276046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512705276046 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "baseline_qsys.qsys " "Elaborating Qsys system entity \"baseline_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705289592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:55 Progress: Loading hardware/baseline_qsys.qsys " "2017.12.07.22:54:55 Progress: Loading hardware/baseline_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705295561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:56 Progress: Reading input file " "2017.12.07.22:54:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705296030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:56 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.12.07.22:54:56 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705296186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:57 Progress: Parameterizing module clk_0 " "2017.12.07.22:54:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705297233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:57 Progress: Adding hps_0 \[altera_hps 17.0\] " "2017.12.07.22:54:57 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705297233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:59 Progress: Parameterizing module hps_0 " "2017.12.07.22:54:59 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705299764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:54:59 Progress: Adding hw_correlate_0 \[hw_correlate 1.0\] " "2017.12.07.22:54:59 Progress: Adding hw_correlate_0 \[hw_correlate 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705299795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing module hw_correlate_0 " "2017.12.07.22:55:00 Progress: Parameterizing module hw_correlate_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\] " "2017.12.07.22:55:00 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing module led_pio_0 " "2017.12.07.22:55:00 Progress: Parameterizing module led_pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2017.12.07.22:55:00 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing module onchip_memory2_0 " "2017.12.07.22:55:00 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Adding pll_0 \[altera_pll 17.0\] " "2017.12.07.22:55:00 Progress: Adding pll_0 \[altera_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing module pll_0 " "2017.12.07.22:55:00 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\] " "2017.12.07.22:55:00 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing module switch_pio_1 " "2017.12.07.22:55:00 Progress: Parameterizing module switch_pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Building connections " "2017.12.07.22:55:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Parameterizing connections " "2017.12.07.22:55:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:00 Progress: Validating " "2017.12.07.22:55:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705300842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:55:15 Progress: Done reading input file " "2017.12.07.22:55:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705315827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.pll_0: Able to implement PLL with user settings " "Baseline_qsys.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit. " "Baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705317889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH " "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705321311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705324841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705330163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705330897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705331397 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705331413 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705331413 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705331413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\" " "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hw_correlate_0: \"baseline_qsys\" instantiated hw_correlate \"hw_correlate_0\" " "Hw_correlate_0: \"baseline_qsys\" instantiated hw_correlate \"hw_correlate_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\" " "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'baseline_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'baseline_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=baseline_qsys_onchip_memory2_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen//baseline_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=baseline_qsys_onchip_memory2_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen//baseline_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705332776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'baseline_qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'baseline_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705333916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"baseline_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"baseline_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705333916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"baseline_qsys\" instantiated altera_pll \"pll_0\" " "Pll_0: \"baseline_qsys\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705333963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: Starting RTL generation for module 'baseline_qsys_switch_pio_1' " "Switch_pio_1: Starting RTL generation for module 'baseline_qsys_switch_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705333979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_switch_pio_1 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen//baseline_qsys_switch_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Switch_pio_1:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_switch_pio_1 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen//baseline_qsys_switch_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705333979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: Done RTL generation for module 'baseline_qsys_switch_pio_1' " "Switch_pio_1: Done RTL generation for module 'baseline_qsys_switch_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705334197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_pio_1: \"baseline_qsys\" instantiated altera_avalon_pio \"switch_pio_1\" " "Switch_pio_1: \"baseline_qsys\" instantiated altera_avalon_pio \"switch_pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705334197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705334505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705334683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"baseline_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"baseline_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"baseline_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705335847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\" " "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\" " "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\" " "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705336642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705370858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705371061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705371092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys: Done \"baseline_qsys\" with 36 modules, 95 files " "Baseline_qsys: Done \"baseline_qsys\" with 36 modules, 95 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705371092 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "baseline_qsys.qsys " "Finished elaborating Qsys system entity \"baseline_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705373451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/baseline_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/baseline_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys " "Found entity 1: baseline_qsys" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0 " "Found entity 1: baseline_qsys_hps_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_fpga_interfaces " "Found entity 1: baseline_qsys_hps_0_fpga_interfaces" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_hps_io " "Found entity 1: baseline_qsys_hps_0_hps_io" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_hps_0_hps_io_border " "Found entity 1: baseline_qsys_hps_0_hps_io_border" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_led_pio_0 " "Found entity 1: baseline_qsys_led_pio_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0 " "Found entity 1: baseline_qsys_mm_interconnect_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: baseline_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: baseline_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_0_router " "Found entity 2: baseline_qsys_mm_interconnect_0_router" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_0_router_002 " "Found entity 2: baseline_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: baseline_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: baseline_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1 " "Found entity 1: baseline_qsys_mm_interconnect_1" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: baseline_qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: baseline_qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: baseline_qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_1_router " "Found entity 2: baseline_qsys_mm_interconnect_1_router" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel baseline_qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel baseline_qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at baseline_qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: baseline_qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""} { "Info" "ISGN_ENTITY_NAME" "2 baseline_qsys_mm_interconnect_1_router_002 " "Found entity 2: baseline_qsys_mm_interconnect_1_router_002" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: baseline_qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: baseline_qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_onchip_memory2_0 " "Found entity 1: baseline_qsys_onchip_memory2_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_pll_0 " "Found entity 1: baseline_qsys_pll_0" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_qsys_switch_pio_1 " "Found entity 1: baseline_qsys_switch_pio_1" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/baseline_qsys/submodules/hw_correlate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hw_correlate.v" { { "Info" "ISGN_ENTITY_NAME" "1 corr " "Found entity 1: corr" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705378717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705378717 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "baseline.v(179) " "Verilog HDL Module Instantiation warning at baseline.v(179): ignored dangling comma in List of Port Connections" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512705378905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baseline.v 1 1 " "Using design file baseline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 baseline " "Found entity 1: baseline" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705378905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512705378905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline " "Elaborating entity \"baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512705378905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys baseline_qsys:u0 " "Elaborating entity \"baseline_qsys\" for hierarchy \"baseline_qsys:u0\"" {  } { { "baseline.v" "u0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705378920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0 " "Elaborating entity \"baseline_qsys_hps_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "hps_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705378983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_fpga_interfaces baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"baseline_qsys_hps_0_fpga_interfaces\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "fpga_interfaces" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705378999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_hps_io baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io " "Elaborating entity \"baseline_qsys_hps_0_hps_io\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" "hps_io" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_hps_0_hps_io_border baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border " "Elaborating entity \"baseline_qsys_hps_0_hps_io_border\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" "border" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "pll" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705379139 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379139 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "p0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379154 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705379154 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379217 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1512705379217 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705379217 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512705379233 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379233 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705379327 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705379327 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379342 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379342 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379342 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379342 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512705379342 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705379655 ""}  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512705379655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705379701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705379701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "seq" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705379998 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "seq" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1512705379998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "c0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705380061 "|baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "oct" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_hps_0:hps_0\|baseline_qsys_hps_0_hps_io:hps_io\|baseline_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/baseline_qsys/submodules/hps_sdram.v" "dll" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corr baseline_qsys:u0\|corr:hw_correlate_0 " "Elaborating entity \"corr\" for hierarchy \"baseline_qsys:u0\|corr:hw_correlate_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "hw_correlate_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380561 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mulresult1 hw_correlate.v(98) " "Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable \"mulresult1\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mulresult2 hw_correlate.v(98) " "Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable \"mulresult2\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mulresult3 hw_correlate.v(98) " "Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable \"mulresult3\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mulresult4 hw_correlate.v(98) " "Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable \"mulresult4\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[0\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[0\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[1\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[1\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[2\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[2\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[3\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[3\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[4\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[4\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[5\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[5\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[6\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[6\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[7\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[7\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[8\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[8\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[9\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[9\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[10\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[10\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[11\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[11\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[12\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[12\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[13\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[13\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[14\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[14\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[15\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[15\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[16\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[16\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[17\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[17\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380577 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[18\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[18\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[19\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[19\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[20\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[20\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[21\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[21\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[22\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[22\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[23\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[23\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[24\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[24\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[25\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[25\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[26\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[26\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[27\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[27\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[28\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[28\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[29\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[29\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[30\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[30\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult4\[31\] hw_correlate.v(98) " "Inferred latch for \"mulresult4\[31\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[0\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[0\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[1\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[1\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[2\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[2\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[3\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[3\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[4\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[4\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[5\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[5\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[6\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[6\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[7\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[7\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[8\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[8\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[9\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[9\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[10\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[10\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[11\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[11\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[12\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[12\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[13\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[13\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[14\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[14\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[15\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[15\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[16\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[16\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[17\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[17\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[18\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[18\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[19\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[19\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[20\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[20\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[21\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[21\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[22\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[22\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[23\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[23\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[24\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[24\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[25\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[25\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[26\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[26\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[27\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[27\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[28\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[28\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[29\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[29\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[30\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[30\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult3\[31\] hw_correlate.v(98) " "Inferred latch for \"mulresult3\[31\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[0\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[0\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[1\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[1\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[2\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[2\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[3\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[3\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[4\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[4\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[5\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[5\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[6\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[6\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[7\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[7\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[8\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[8\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[9\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[9\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[10\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[10\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[11\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[11\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[12\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[12\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[13\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[13\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[14\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[14\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[15\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[15\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[16\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[16\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[17\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[17\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[18\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[18\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[19\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[19\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[20\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[20\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[21\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[21\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[22\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[22\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[23\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[23\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[24\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[24\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[25\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[25\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[26\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[26\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[27\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[27\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[28\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[28\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[29\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[29\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[30\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[30\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult2\[31\] hw_correlate.v(98) " "Inferred latch for \"mulresult2\[31\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[0\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[0\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[1\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[1\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[2\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[2\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[3\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[3\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[4\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[4\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[5\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[5\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[6\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[6\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[7\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[7\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[8\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[8\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[9\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[9\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[10\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[10\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[11\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[11\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[12\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[12\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[13\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[13\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[14\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[14\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[15\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[15\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[16\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[16\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[17\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[17\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[18\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[18\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[19\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[19\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[20\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[20\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[21\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[21\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[22\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[22\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[23\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[23\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[24\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[24\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[25\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[25\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[26\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[26\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[27\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[27\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[28\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[28\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[29\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[29\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[30\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[30\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mulresult1\[31\] hw_correlate.v(98) " "Inferred latch for \"mulresult1\[31\]\" at hw_correlate.v(98)" {  } { { "db/ip/baseline_qsys/submodules/hw_correlate.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380592 "|baseline|baseline_qsys:u0|corr:hw_correlate_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_led_pio_0 baseline_qsys:u0\|baseline_qsys_led_pio_0:led_pio_0 " "Elaborating entity \"baseline_qsys_led_pio_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_led_pio_0:led_pio_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "led_pio_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_onchip_memory2_0 baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"baseline_qsys_onchip_memory2_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "onchip_memory2_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file baseline_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"baseline_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 131072 " "Parameter \"maximum_depth\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705380748 ""}  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512705380748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggl1 " "Found entity 1: altsyncram_ggl1" {  } { { "db/altsyncram_ggl1.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705380826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705380826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggl1 baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated " "Elaborating entity \"altsyncram_ggl1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705380826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705381842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705381842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated\|decode_tma:decode3 " "Elaborating entity \"decode_tma\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated\|decode_tma:decode3\"" {  } { { "db/altsyncram_ggl1.tdf" "decode3" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705381842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dhb " "Found entity 1: mux_dhb" {  } { { "db/mux_dhb.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_dhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705381905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705381905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dhb baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated\|mux_dhb:mux2 " "Elaborating entity \"mux_dhb\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ggl1:auto_generated\|mux_dhb:mux2\"" {  } { { "db/altsyncram_ggl1.tdf" "mux2" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705381920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_pll_0 baseline_qsys:u0\|baseline_qsys_pll_0:pll_0 " "Elaborating entity \"baseline_qsys_pll_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "pll_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" "altera_pll_i" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512705382139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512705382187 ""}  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512705382187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_switch_pio_1 baseline_qsys:u0\|baseline_qsys_switch_pio_1:switch_pio_1 " "Elaborating entity \"baseline_qsys_switch_pio_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_switch_pio_1:switch_pio_1\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "switch_pio_1" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"baseline_qsys_mm_interconnect_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "mm_interconnect_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "router" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router:router\|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_002 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_002\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "router_002" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_router_002_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_router_002:router_002\|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705382701 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30)" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512705382701 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_cmd_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_cmd_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_rsp_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_rsp_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705382936 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705382936 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512705382936 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705382998 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705383014 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512705383014 "|baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_avalon_st_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"baseline_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_0:mm_interconnect_0\|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1 baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"baseline_qsys_mm_interconnect_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "mm_interconnect_1" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hw_correlate_0_avalon_slave_0_translator" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_0_s1_translator\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "led_pio_0_s1_translator" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hw_correlate_0_avalon_slave_0_agent" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hw_correlate_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hw_correlate_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_router baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router:router " "Elaborating entity \"baseline_qsys_mm_interconnect_1_router\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router:router\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "router" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_router_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router:router\|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router:router\|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_router_002 baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"baseline_qsys_mm_interconnect_1_router_002\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "router_002" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_router_002_default_decode baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router_002:router_002\|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"baseline_qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_router_002:router_002\|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "hw_correlate_0_avalon_slave_0_burst_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_cmd_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_cmd_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_rsp_demux baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"baseline_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_rsp_mux baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"baseline_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705383998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_avalon_st_adapter baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"baseline_qsys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"baseline_qsys:u0\|baseline_qsys_mm_interconnect_1:mm_interconnect_1\|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller baseline_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "rst_controller" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/baseline_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller baseline_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"baseline_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/baseline_qsys/baseline_qsys.v" "rst_controller_001" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705384108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k84 " "Found entity 1: altsyncram_0k84" {  } { { "db/altsyncram_0k84.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_0k84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705391342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705391342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705391951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705391951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_ubi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705392936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705392936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705393014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705393014 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705394186 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512705394936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.07.22:56:40 Progress: Loading sldb4a19590/alt_sld_fab_wrapper_hw.tcl " "2017.12.07.22:56:40 Progress: Loading sldb4a19590/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705400639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705403576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705403842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705405473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705405708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705405926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705406192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705406192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705406208 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512705406959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb4a19590/alt_sld_fab.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705407411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705407567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705407567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705407708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705407895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705407895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512705408037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705408037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512705425521 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[0\] " "bidirectional pin \"HPS_GPIO\[0\]\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[1\] " "bidirectional pin \"HPS_GPIO\[1\]\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512705425786 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1512705425786 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705429051 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512705429051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705429676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "296 " "296 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512705434536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "baseline_qsys_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"baseline_qsys_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705435114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705441286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705443895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.map.smsg " "Generated suppressed messages file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705445333 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1007 1073 0 0 66 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1007 of its 1073 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1512705452489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 1 0 0 " "Adding 20 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512705453239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705453239 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance baseline_qsys:u0\|baseline_qsys_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512705454521 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1512705454521 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705455692 "|baseline|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705455692 "|baseline|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "baseline.v" "" { Text "C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512705455692 "|baseline|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512705455692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10946 " "Implemented 10946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9431 " "Implemented 9431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_RAMS" "648 " "Implemented 648 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1512705455740 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "60 " "Implemented 60 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512705455740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512705455740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512705456006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 22:57:36 2017 " "Processing ended: Thu Dec 07 22:57:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512705456006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512705456006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:11 " "Total CPU time (on all processors): 00:04:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512705456006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705456006 ""}
