// Seed: 1493440781
module module_0 #(
    parameter id_15 = 32'd15,
    parameter id_18 = 32'd21,
    parameter id_28 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  assign module_1.id_30 = 0;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13, id_14, _id_15, id_16, id_17, _id_18, id_19;
  assign id_2 = id_11;
  reg id_20;
  wire [id_18 : -1] id_21;
  logic [1 'b0 : id_15  ^  -1]
      id_22, id_23 = -1 - id_13, id_24, id_25, id_26, id_27, _id_28, id_29, id_30;
  logic [id_28 : 1] id_31 = id_16;
  initial id_20 = 1'h0;
endmodule
module module_1 #(
    parameter id_27 = 32'd77,
    parameter id_4  = 32'd75
) (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 _id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    input tri id_17,
    output wand id_18,
    output supply1 id_19,
    output tri id_20,
    input wire id_21,
    output tri1 id_22
    , id_37,
    input uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    output wand id_26,
    input supply0 _id_27,
    output supply0 id_28,
    input tri id_29,
    input supply1 id_30,
    input supply1 id_31,
    output wire id_32,
    input wire id_33,
    input supply1 id_34
    , id_38,
    input supply0 id_35
);
  tri0 [id_4 : id_27] id_39 = 1;
  assign id_20 = -1'h0;
  module_0 modCall_1 (
      id_37,
      id_37,
      id_38,
      id_38,
      id_39,
      id_39,
      id_38,
      id_38,
      id_38,
      id_37,
      id_37,
      id_39
  );
  assign id_12 = id_11;
endmodule
