--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 881 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.329ns.
--------------------------------------------------------------------------------
Slack:                  14.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.A1       net (fanout=15)       1.046   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d61
                                                       myFSM/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (1.316ns logic, 3.958ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.A1       net (fanout=15)       1.046   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d61
                                                       myFSM/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.411ns logic, 3.845ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.C2       net (fanout=15)       1.037   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d102
                                                       myFSM/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (1.316ns logic, 3.949ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.C2       net (fanout=15)       1.037   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d102
                                                       myFSM/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.411ns logic, 3.836ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  14.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.B1       net (fanout=15)       0.993   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d541
                                                       myFSM/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (1.316ns logic, 3.905ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.B1       net (fanout=15)       0.993   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d541
                                                       myFSM/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.411ns logic, 3.792ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  14.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.C3       net (fanout=15)       0.830   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d561
                                                       myFSM/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (1.316ns logic, 3.742ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.C3       net (fanout=15)       0.830   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d561
                                                       myFSM/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.411ns logic, 3.629ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  14.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.C2       net (fanout=15)       0.805   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d481
                                                       myFSM/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.316ns logic, 3.717ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.712 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.C2       net (fanout=15)       0.805   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d481
                                                       myFSM/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.411ns logic, 3.604ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.D4       net (fanout=15)       0.797   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d121
                                                       myFSM/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.316ns logic, 3.709ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.D4       net (fanout=15)       0.797   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d121
                                                       myFSM/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (1.411ns logic, 3.596ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.D4       net (fanout=15)       0.748   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d41
                                                       myFSM/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (1.316ns logic, 3.660ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.D4       net (fanout=15)       0.748   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d41
                                                       myFSM/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.411ns logic, 3.547ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.B6       net (fanout=15)       0.650   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d81
                                                       myFSM/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.316ns logic, 3.562ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.B6       net (fanout=15)       0.650   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y29.CLK      Tas                   0.373   myFSM/M_counter_q[14]
                                                       myFSM/Mmux_M_counter_d81
                                                       myFSM/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (1.411ns logic, 3.449ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.715 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.A6       net (fanout=15)       0.615   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d521
                                                       myFSM/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.316ns logic, 3.527ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.A6       net (fanout=15)       0.615   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y28.CLK      Tas                   0.373   myFSM/M_counter_q[10]
                                                       myFSM/Mmux_M_counter_d521
                                                       myFSM/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.411ns logic, 3.414ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.707 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.D1       net (fanout=15)       0.619   myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.CLK      Tas                   0.339   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d421
                                                       myFSM/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.282ns logic, 3.531ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.707 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.D1       net (fanout=15)       0.619   myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.CLK      Tas                   0.339   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d421
                                                       myFSM/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.377ns logic, 3.418ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.D4       net (fanout=15)       0.565   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d501
                                                       myFSM/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.316ns logic, 3.477ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  15.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.712 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.D4       net (fanout=15)       0.565   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d501
                                                       myFSM/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.411ns logic, 3.364ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.A5       net (fanout=15)       0.505   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d441
                                                       myFSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.316ns logic, 3.417ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  15.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.712 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.A5       net (fanout=15)       0.505   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d441
                                                       myFSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.411ns logic, 3.304ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.B6       net (fanout=15)       0.418   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d461
                                                       myFSM/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (1.316ns logic, 3.330ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.712 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.B6       net (fanout=15)       0.418   myFSM/Mmux_M_counter_d1011
    SLICE_X9Y27.CLK      Tas                   0.373   myFSM/M_counter_q[6]
                                                       myFSM/Mmux_M_counter_d461
                                                       myFSM/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.411ns logic, 3.217ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X9Y30.A4       net (fanout=7)        1.291   myFSM/M_edge_detector_out
    SLICE_X9Y30.A        Tilo                  0.259   myFSM/M_counter_q[17]
                                                       myFSM/Mmux_M_counter_d1011_1
    SLICE_X9Y32.B1       net (fanout=13)       0.834   myFSM/Mmux_M_counter_d10111
    SLICE_X9Y32.CLK      Tas                   0.373   myFSM/M_counter_q[25]
                                                       myFSM/Mmux_M_counter_d321
                                                       myFSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (1.321ns logic, 3.314ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X9Y30.A4       net (fanout=7)        1.291   myFSM/M_edge_detector_out
    SLICE_X9Y30.A        Tilo                  0.259   myFSM/M_counter_q[17]
                                                       myFSM/Mmux_M_counter_d1011_1
    SLICE_X9Y32.B1       net (fanout=13)       0.834   myFSM/Mmux_M_counter_d10111
    SLICE_X9Y32.CLK      Tas                   0.373   myFSM/M_counter_q[25]
                                                       myFSM/Mmux_M_counter_d321
                                                       myFSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.416ns logic, 3.201ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/edge_detector/M_last_q (FF)
  Destination:          myFSM/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.707 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/edge_detector/M_last_q to myFSM/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   myFSM/M_last_q
                                                       myFSM/edge_detector/M_last_q
    SLICE_X9Y41.C2       net (fanout=10)       1.189   myFSM/M_last_q
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.C4       net (fanout=15)       0.351   myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.CLK      Tas                   0.339   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d241
                                                       myFSM/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.282ns logic, 3.263ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_counter_q_27 (FF)
  Destination:          myFSM/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.707 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_counter_q_27 to myFSM/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   myFSM/M_counter_q[27]
                                                       myFSM/M_counter_q_27
    SLICE_X9Y41.C4       net (fanout=12)       1.076   myFSM/M_counter_q[27]
    SLICE_X9Y41.C        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       myFSM/edge_detector/out1
    SLICE_X8Y25.B4       net (fanout=7)        1.723   myFSM/M_edge_detector_out
    SLICE_X8Y25.B        Tilo                  0.254   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.C4       net (fanout=15)       0.351   myFSM/Mmux_M_counter_d1011
    SLICE_X8Y25.CLK      Tas                   0.339   myFSM/M_counter_q[2]
                                                       myFSM/Mmux_M_counter_d241
                                                       myFSM/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.377ns logic, 3.150ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[27]/CLK
  Logical resource: myFSM/M_counter_q_26/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[27]/CLK
  Logical resource: myFSM/M_counter_q_27/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd4/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y6.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_3/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_4/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_5/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_6/CK
  Location pin: SLICE_X9Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_7/CK
  Location pin: SLICE_X9Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_8/CK
  Location pin: SLICE_X9Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_9/CK
  Location pin: SLICE_X9Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_10/CK
  Location pin: SLICE_X9Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_11/CK
  Location pin: SLICE_X9Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_12/CK
  Location pin: SLICE_X9Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_13/CK
  Location pin: SLICE_X9Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_14/CK
  Location pin: SLICE_X9Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[17]/CLK
  Logical resource: myFSM/M_counter_q_15/CK
  Location pin: SLICE_X9Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[17]/CLK
  Logical resource: myFSM/M_counter_q_16/CK
  Location pin: SLICE_X9Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[17]/CLK
  Logical resource: myFSM/M_counter_q_17/CK
  Location pin: SLICE_X9Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[21]/CLK
  Logical resource: myFSM/M_counter_q_18/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[21]/CLK
  Logical resource: myFSM/M_counter_q_19/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.329|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 881 paths, 0 nets, and 245 connections

Design statistics:
   Minimum period:   5.329ns{1}   (Maximum frequency: 187.652MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct  7 00:18:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



