#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c9ba21c840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c9ba208290 .scope module, "tb_alu_div_32" "tb_alu_div_32" 3 3;
 .timescale -9 -12;
v000001c9ba32e480_0 .net "ALUFlags", 4 0, v000001c9ba32c860_0;  1 drivers
v000001c9ba32f420_0 .var "a", 31 0;
v000001c9ba32fb00_0 .var "b", 31 0;
v000001c9ba32f240_0 .var "expected", 31 0;
v000001c9ba32eac0_0 .var "expectedFlags", 4 0;
v000001c9ba330140_0 .var "op", 1 0;
v000001c9ba32fd80_0 .net "y", 31 0, v000001c9ba32f920_0;  1 drivers
S_000001c9ba21bc20 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000001c9ba208290;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001c9ba204fd0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_000001c9ba205008 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_000001c9ba205040 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_000001c9ba205078 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_000001c9ba2050b0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_000001c9ba2050e8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_000001c9ba205120 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_000001c9ba4a59c0 .functor NOT 1, L_000001c9ba450110, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a8740 .functor AND 1, L_000001c9ba436490, L_000001c9ba436210, C4<1>, C4<1>;
L_000001c9ba4a7f60 .functor AND 1, L_000001c9ba4377f0, L_000001c9ba4368f0, C4<1>, C4<1>;
L_000001c9ba4a75c0 .functor OR 1, L_000001c9ba4a8190, L_000001c9ba4a7fd0, C4<0>, C4<0>;
L_000001c9ba4a76a0 .functor OR 1, L_000001c9ba4a7e10, L_000001c9ba4a7940, C4<0>, C4<0>;
v000001c9ba32c860_0 .var "ALUFlags", 4 0;
v000001c9ba32ccc0_0 .net *"_ivl_1", 0 0, L_000001c9ba450110;  1 drivers
L_000001c9ba39cf30 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba32d080_0 .net/2u *"_ivl_12", 7 0, L_000001c9ba39cf30;  1 drivers
v000001c9ba32bdc0_0 .net *"_ivl_14", 0 0, L_000001c9ba436490;  1 drivers
L_000001c9ba39cf78 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32dee0_0 .net/2u *"_ivl_16", 22 0, L_000001c9ba39cf78;  1 drivers
v000001c9ba32d120_0 .net *"_ivl_18", 0 0, L_000001c9ba436210;  1 drivers
v000001c9ba32bc80_0 .net *"_ivl_2", 0 0, L_000001c9ba4a59c0;  1 drivers
L_000001c9ba39cfc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32b960_0 .net/2u *"_ivl_22", 7 0, L_000001c9ba39cfc0;  1 drivers
v000001c9ba32dbc0_0 .net *"_ivl_24", 0 0, L_000001c9ba4377f0;  1 drivers
L_000001c9ba39d008 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32d1c0_0 .net/2u *"_ivl_26", 22 0, L_000001c9ba39d008;  1 drivers
v000001c9ba32dd00_0 .net *"_ivl_28", 0 0, L_000001c9ba4368f0;  1 drivers
v000001c9ba32e020_0 .net *"_ivl_5", 30 0, L_000001c9ba44e9f0;  1 drivers
v000001c9ba32cf40_0 .net "a", 31 0, v000001c9ba32f420_0;  1 drivers
v000001c9ba32ba00_0 .var "a_exp", 7 0;
v000001c9ba32d4e0_0 .var "a_frac", 22 0;
v000001c9ba32d260_0 .var "a_is_zero", 0 0;
v000001c9ba32d580_0 .net "add_y", 31 0, L_000001c9ba43f1d0;  1 drivers
v000001c9ba32d6c0_0 .net "any_neg_inf", 0 0, L_000001c9ba4a76a0;  1 drivers
v000001c9ba32c900_0 .net "any_pos_inf", 0 0, L_000001c9ba4a75c0;  1 drivers
v000001c9ba32d800_0 .net "b", 31 0, v000001c9ba32fb00_0;  1 drivers
v000001c9ba32baa0_0 .var "b_exp", 7 0;
v000001c9ba32cea0_0 .var "b_frac", 22 0;
v000001c9ba32bd20_0 .var "b_is_zero", 0 0;
v000001c9ba32cc20_0 .net "both_inf", 0 0, L_000001c9ba4a70f0;  1 drivers
v000001c9ba32be60_0 .net "div_y", 31 0, L_000001c9ba436df0;  1 drivers
v000001c9ba32bf00_0 .var "inx", 0 0;
v000001c9ba32c9a0_0 .net "is_inv_a", 0 0, L_000001c9ba4a79b0;  1 drivers
v000001c9ba32bfa0_0 .net "is_inv_b", 0 0, L_000001c9ba4a7080;  1 drivers
v000001c9ba32cd60_0 .net "is_neg_inf_a", 0 0, L_000001c9ba4a7e10;  1 drivers
v000001c9ba32c040_0 .net "is_neg_inf_b", 0 0, L_000001c9ba4a7940;  1 drivers
v000001c9ba32c360_0 .net "is_pos_inf_a", 0 0, L_000001c9ba4a8190;  1 drivers
v000001c9ba32c0e0_0 .net "is_pos_inf_b", 0 0, L_000001c9ba4a7fd0;  1 drivers
v000001c9ba32ce00_0 .net "is_special", 0 0, L_000001c9ba15acb0;  1 drivers
v000001c9ba32d760_0 .net "iv_div", 0 0, L_000001c9ba4a8120;  1 drivers
v000001c9ba32c180_0 .net "iv_mul", 0 0, L_000001c9ba4a6e50;  1 drivers
v000001c9ba32d8a0_0 .var "iv_sel", 0 0;
v000001c9ba32d940_0 .net "ix_add", 0 0, L_000001c9ba4230d0;  1 drivers
v000001c9ba32d9e0_0 .net "ix_div", 0 0, L_000001c9ba436cb0;  1 drivers
v000001c9ba32f1a0_0 .net "ix_mul", 0 0, L_000001c9ba451150;  1 drivers
v000001c9ba32ed40_0 .var "ix_sel", 0 0;
v000001c9ba32ff60_0 .net "ix_sub", 0 0, L_000001c9ba4a5950;  1 drivers
v000001c9ba32f380_0 .net "mul_y", 31 0, L_000001c9ba4520f0;  1 drivers
v000001c9ba32fa60_0 .net "op", 1 0, v000001c9ba330140_0;  1 drivers
v000001c9ba32e8e0_0 .net "ov_add", 0 0, L_000001c9ba43d150;  1 drivers
v000001c9ba32ec00_0 .net "ov_div", 0 0, L_000001c9ba4360d0;  1 drivers
v000001c9ba32ee80_0 .net "ov_mul", 0 0, L_000001c9ba4527d0;  1 drivers
v000001c9ba32e2a0_0 .var "ov_raw", 0 0;
v000001c9ba32e5c0_0 .net "ov_sub", 0 0, L_000001c9ba44eb30;  1 drivers
v000001c9ba3300a0_0 .var "ovf", 0 0;
v000001c9ba32f600_0 .var "r_exp", 7 0;
v000001c9ba32f740_0 .var "r_frac", 22 0;
v000001c9ba32eca0_0 .var "r_is_inf", 0 0;
v000001c9ba32ef20_0 .var "r_is_sub", 0 0;
v000001c9ba32fc40_0 .var "r_is_zero", 0 0;
v000001c9ba32fec0_0 .var "sign_res", 0 0;
v000001c9ba32e840_0 .net "sp_exp", 7 0, L_000001c9ba436d50;  1 drivers
v000001c9ba32e200_0 .net "sp_frac", 22 0, L_000001c9ba436e90;  1 drivers
v000001c9ba32f880_0 .net "special_div_zero", 0 0, L_000001c9ba15ad90;  1 drivers
v000001c9ba32e700_0 .net "special_invalid", 0 0, L_000001c9ba15b110;  1 drivers
v000001c9ba330000_0 .net "special_is_denorm", 0 0, L_000001c9ba4a7f60;  1 drivers
v000001c9ba32f060_0 .net "special_is_inf", 0 0, L_000001c9ba4a8740;  1 drivers
v000001c9ba32e340_0 .net "special_result", 31 0, v000001c9ba32cae0_0;  1 drivers
v000001c9ba32f4c0_0 .net "sub_y", 31 0, L_000001c9ba44f210;  1 drivers
v000001c9ba32efc0_0 .net "un_add", 0 0, L_000001c9ba422490;  1 drivers
v000001c9ba32ede0_0 .net "un_div", 0 0, L_000001c9ba4363f0;  1 drivers
v000001c9ba32e660_0 .net "un_mul", 0 0, L_000001c9ba452ff0;  1 drivers
v000001c9ba32fe20_0 .var "un_raw", 0 0;
v000001c9ba32f7e0_0 .net "un_sub", 0 0, L_000001c9ba4a5e90;  1 drivers
v000001c9ba32e3e0_0 .var "unf", 0 0;
v000001c9ba32f920_0 .var "y", 31 0;
v000001c9ba32f100_0 .var "y_pre", 31 0;
v000001c9ba32f9c0_0 .var "y_sel", 31 0;
E_000001c9ba111fa0/0 .event anyedge, v000001c9ba2b0df0_0, v000001c9ba2b1f70_0, v000001c9ba32ba00_0, v000001c9ba32d4e0_0;
E_000001c9ba111fa0/1 .event anyedge, v000001c9ba32baa0_0, v000001c9ba32cea0_0, v000001c9ba32de40_0, v000001c9ba32bbe0_0;
E_000001c9ba111fa0/2 .event anyedge, v000001c9ba32d620_0, v000001c9ba32b8c0_0, v000001c9ba328300_0, v000001c9ba32f060_0;
E_000001c9ba111fa0/3 .event anyedge, v000001c9ba32d6c0_0, v000001c9ba32c900_0, v000001c9ba330000_0, v000001c9ba32d3a0_0;
E_000001c9ba111fa0/4 .event anyedge, v000001c9ba2b0c10_0, v000001c9ba2b41d0_0, v000001c9ba2b3230_0, v000001c9ba2b34b0_0;
E_000001c9ba111fa0/5 .event anyedge, v000001c9ba3220e0_0, v000001c9ba325740_0, v000001c9ba3247a0_0, v000001c9ba325b00_0;
E_000001c9ba111fa0/6 .event anyedge, v000001c9ba2c1010_0, v000001c9ba2c0570_0, v000001c9ba2bae90_0, v000001c9ba2c3630_0;
E_000001c9ba111fa0/7 .event anyedge, v000001c9ba2c1bf0_0, v000001c9ba2b8f50_0, v000001c9ba2bbbb0_0, v000001c9ba2b6a70_0;
E_000001c9ba111fa0/8 .event anyedge, v000001c9ba2bad50_0, v000001c9ba2bbc50_0, v000001c9ba32f9c0_0, v000001c9ba32e2a0_0;
E_000001c9ba111fa0/9 .event anyedge, v000001c9ba32fec0_0, v000001c9ba32fe20_0, v000001c9ba32f100_0, v000001c9ba32f600_0;
E_000001c9ba111fa0/10 .event anyedge, v000001c9ba32f740_0, v000001c9ba32eca0_0, v000001c9ba32ef20_0, v000001c9ba32fc40_0;
E_000001c9ba111fa0/11 .event anyedge, v000001c9ba32d260_0, v000001c9ba32bd20_0, v000001c9ba32ed40_0, v000001c9ba3300a0_0;
E_000001c9ba111fa0/12 .event anyedge, v000001c9ba32e3e0_0, v000001c9ba32d8a0_0, v000001c9ba32bf00_0;
E_000001c9ba111fa0 .event/or E_000001c9ba111fa0/0, E_000001c9ba111fa0/1, E_000001c9ba111fa0/2, E_000001c9ba111fa0/3, E_000001c9ba111fa0/4, E_000001c9ba111fa0/5, E_000001c9ba111fa0/6, E_000001c9ba111fa0/7, E_000001c9ba111fa0/8, E_000001c9ba111fa0/9, E_000001c9ba111fa0/10, E_000001c9ba111fa0/11, E_000001c9ba111fa0/12;
L_000001c9ba450110 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba44e9f0 .part v000001c9ba32fb00_0, 0, 31;
L_000001c9ba44f2b0 .concat [ 31 1 0 0], L_000001c9ba44e9f0, L_000001c9ba4a59c0;
L_000001c9ba436d50 .part v000001c9ba32cae0_0, 23, 8;
L_000001c9ba436e90 .part v000001c9ba32cae0_0, 0, 23;
L_000001c9ba436490 .cmp/eq 8, L_000001c9ba436d50, L_000001c9ba39cf30;
L_000001c9ba436210 .cmp/eq 23, L_000001c9ba436e90, L_000001c9ba39cf78;
L_000001c9ba4377f0 .cmp/eq 8, L_000001c9ba436d50, L_000001c9ba39cfc0;
L_000001c9ba4368f0 .cmp/ne 23, L_000001c9ba436e90, L_000001c9ba39d008;
S_000001c9ba2069d0 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 225 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001c9ba206b60 .param/l "BS" 0 5 225, +C4<00000000000000000000000000011111>;
P_000001c9ba206b98 .param/l "EBS" 0 5 225, +C4<00000000000000000000000000000111>;
P_000001c9ba206bd0 .param/l "MBS" 0 5 225, +C4<00000000000000000000000000010110>;
L_000001c9ba41b180 .functor OR 1, L_000001c9ba3344c0, L_000001c9ba334e20, C4<0>, C4<0>;
L_000001c9ba41a230 .functor OR 1, L_000001c9ba333d40, L_000001c9ba3330c0, C4<0>, C4<0>;
L_000001c9ba41a2a0 .functor XOR 1, L_000001c9ba330c80, L_000001c9ba331400, C4<0>, C4<0>;
L_000001c9ba41b260 .functor AND 1, L_000001c9ba41a2a0, L_000001c9ba334a60, C4<1>, C4<1>;
L_000001c9ba41b9d0 .functor AND 1, L_000001c9ba41b260, L_000001c9ba334420, C4<1>, C4<1>;
L_000001c9ba41b3b0 .functor NOT 23, L_000001c9ba3315e0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba41b420 .functor AND 1, L_000001c9ba333e80, L_000001c9ba334060, C4<1>, C4<1>;
L_000001c9ba41b570 .functor NOT 23, L_000001c9ba330e60, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba41b5e0 .functor AND 1, L_000001c9ba41b420, L_000001c9ba333520, C4<1>, C4<1>;
L_000001c9ba41b730 .functor NOT 8, L_000001c9ba332e40, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba41a690 .functor AND 1, L_000001c9ba41b5e0, L_000001c9ba3338e0, C4<1>, C4<1>;
L_000001c9ba41b7a0 .functor NOT 8, L_000001c9ba3323a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba41b880 .functor AND 1, L_000001c9ba41a690, L_000001c9ba334f60, C4<1>, C4<1>;
L_000001c9ba41b810 .functor OR 1, L_000001c9ba41b9d0, L_000001c9ba41b880, C4<0>, C4<0>;
L_000001c9ba4229d0 .functor AND 1, L_000001c9ba41a2a0, L_000001c9ba41b810, C4<1>, C4<1>;
L_000001c9ba4230d0 .functor BUFZ 1, L_000001c9ba41a230, C4<0>, C4<0>, C4<0>;
L_000001c9ba422490 .functor AND 1, L_000001c9ba43e690, L_000001c9ba4230d0, C4<1>, C4<1>;
v000001c9ba2b0c10_0 .net "F", 31 0, L_000001c9ba43f1d0;  alias, 1 drivers
v000001c9ba2b1f70_0 .net "R", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
v000001c9ba2b0df0_0 .net "S", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
v000001c9ba2b0f30_0 .net *"_ivl_109", 0 0, L_000001c9ba4229d0;  1 drivers
L_000001c9ba39aff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b2010_0 .net/2u *"_ivl_110", 0 0, L_000001c9ba39aff8;  1 drivers
v000001c9ba2b0fd0_0 .net *"_ivl_112", 0 0, L_000001c9ba43dd30;  1 drivers
L_000001c9ba39b040 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b1c50_0 .net/2u *"_ivl_116", 7 0, L_000001c9ba39b040;  1 drivers
v000001c9ba2b0710_0 .net *"_ivl_118", 7 0, L_000001c9ba43d290;  1 drivers
L_000001c9ba39b088 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b1750_0 .net/2u *"_ivl_123", 22 0, L_000001c9ba39b088;  1 drivers
v000001c9ba2b1890_0 .net *"_ivl_125", 22 0, L_000001c9ba43df10;  1 drivers
L_000001c9ba39b0d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b12f0_0 .net/2u *"_ivl_129", 7 0, L_000001c9ba39b0d0;  1 drivers
L_000001c9ba39b118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b1070_0 .net/2u *"_ivl_133", 7 0, L_000001c9ba39b118;  1 drivers
v000001c9ba2b1110_0 .net *"_ivl_135", 0 0, L_000001c9ba43e690;  1 drivers
L_000001c9ba39a980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b0170_0 .net/2u *"_ivl_16", 0 0, L_000001c9ba39a980;  1 drivers
v000001c9ba2b1390_0 .net *"_ivl_18", 23 0, L_000001c9ba3347e0;  1 drivers
L_000001c9ba39a9c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b00d0_0 .net/2u *"_ivl_22", 0 0, L_000001c9ba39a9c8;  1 drivers
v000001c9ba2b25b0_0 .net *"_ivl_24", 23 0, L_000001c9ba334d80;  1 drivers
L_000001c9ba39aa10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b14d0_0 .net/2u *"_ivl_28", 0 0, L_000001c9ba39aa10;  1 drivers
L_000001c9ba39aa58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b0e90_0 .net/2u *"_ivl_32", 0 0, L_000001c9ba39aa58;  1 drivers
v000001c9ba2b0990_0 .net *"_ivl_41", 22 0, L_000001c9ba334880;  1 drivers
v000001c9ba2b19d0_0 .net *"_ivl_45", 22 0, L_000001c9ba335500;  1 drivers
v000001c9ba2b1570_0 .net *"_ivl_52", 0 0, L_000001c9ba3349c0;  1 drivers
v000001c9ba2b1610_0 .net *"_ivl_54", 0 0, L_000001c9ba335320;  1 drivers
v000001c9ba2b16b0_0 .net *"_ivl_56", 0 0, L_000001c9ba333480;  1 drivers
v000001c9ba2b2650_0 .net *"_ivl_58", 0 0, L_000001c9ba334600;  1 drivers
v000001c9ba2b0210_0 .net *"_ivl_60", 0 0, L_000001c9ba334ce0;  1 drivers
v000001c9ba2b17f0_0 .net *"_ivl_62", 0 0, L_000001c9ba3355a0;  1 drivers
v000001c9ba2b1930_0 .net *"_ivl_66", 0 0, L_000001c9ba334a60;  1 drivers
v000001c9ba2b1b10_0 .net *"_ivl_69", 0 0, L_000001c9ba41b260;  1 drivers
v000001c9ba2b1bb0_0 .net *"_ivl_70", 0 0, L_000001c9ba334420;  1 drivers
v000001c9ba2b2330_0 .net *"_ivl_73", 0 0, L_000001c9ba41b9d0;  1 drivers
v000001c9ba2b1e30_0 .net *"_ivl_75", 0 0, L_000001c9ba333e80;  1 drivers
v000001c9ba2b1ed0_0 .net *"_ivl_76", 22 0, L_000001c9ba41b3b0;  1 drivers
v000001c9ba2b20b0_0 .net *"_ivl_79", 0 0, L_000001c9ba334060;  1 drivers
v000001c9ba2b02b0_0 .net *"_ivl_81", 0 0, L_000001c9ba41b420;  1 drivers
v000001c9ba2b2150_0 .net *"_ivl_82", 22 0, L_000001c9ba41b570;  1 drivers
v000001c9ba2b21f0_0 .net *"_ivl_85", 0 0, L_000001c9ba333520;  1 drivers
v000001c9ba2b2290_0 .net *"_ivl_87", 0 0, L_000001c9ba41b5e0;  1 drivers
v000001c9ba2b26f0_0 .net *"_ivl_88", 7 0, L_000001c9ba41b730;  1 drivers
v000001c9ba2b23d0_0 .net *"_ivl_91", 0 0, L_000001c9ba3338e0;  1 drivers
v000001c9ba2b0490_0 .net *"_ivl_93", 0 0, L_000001c9ba41a690;  1 drivers
v000001c9ba2b2790_0 .net *"_ivl_94", 7 0, L_000001c9ba41b7a0;  1 drivers
v000001c9ba2b0350_0 .net *"_ivl_97", 0 0, L_000001c9ba334f60;  1 drivers
v000001c9ba2b03f0_0 .net *"_ivl_99", 0 0, L_000001c9ba41b880;  1 drivers
v000001c9ba2b05d0_0 .net "boolean1", 0 0, L_000001c9ba3314a0;  1 drivers
v000001c9ba2b0a30_0 .net "boolean2", 0 0, L_000001c9ba41a2a0;  1 drivers
v000001c9ba2b0ad0_0 .net "diff_exp1", 7 0, L_000001c9ba3319a0;  1 drivers
v000001c9ba2b0670_0 .net "diff_exp2", 7 0, L_000001c9ba3326c0;  1 drivers
v000001c9ba2b3550_0 .net "e1", 7 0, L_000001c9ba332e40;  1 drivers
v000001c9ba2b3eb0_0 .net "e2", 7 0, L_000001c9ba3323a0;  1 drivers
v000001c9ba2b4c70_0 .net "exp_aux", 7 0, L_000001c9ba333660;  1 drivers
v000001c9ba2b3190_0 .net "exp_sum_add", 7 0, L_000001c9ba4244f0;  1 drivers
v000001c9ba2b2e70_0 .net "exp_sum_sub", 7 0, L_000001c9ba423a00;  1 drivers
v000001c9ba2b3410_0 .net "final_exp", 7 0, L_000001c9ba43f8b0;  1 drivers
v000001c9ba2b4310_0 .net "g1", 0 0, L_000001c9ba334c40;  1 drivers
v000001c9ba2b4450_0 .net "g1_shift", 0 0, L_000001c9ba335820;  1 drivers
v000001c9ba2b4630_0 .net "g2", 0 0, L_000001c9ba3346a0;  1 drivers
v000001c9ba2b4a90_0 .net "g2_shift", 0 0, L_000001c9ba333340;  1 drivers
v000001c9ba2b41d0_0 .net "inexact", 0 0, L_000001c9ba4230d0;  alias, 1 drivers
v000001c9ba2b4590_0 .net "inexact_m1", 0 0, L_000001c9ba333d40;  1 drivers
v000001c9ba2b4e50_0 .net "inexact_m2", 0 0, L_000001c9ba3330c0;  1 drivers
v000001c9ba2b4b30_0 .net "is_same_exp", 0 0, L_000001c9ba333200;  1 drivers
v000001c9ba2b4bd0_0 .net "is_zero_result", 0 0, L_000001c9ba41b810;  1 drivers
v000001c9ba2b2bf0_0 .net "lost_align", 0 0, L_000001c9ba41a230;  1 drivers
v000001c9ba2b2b50_0 .net "m1_10", 22 0, L_000001c9ba334ec0;  1 drivers
v000001c9ba2b39b0_0 .net "m1_11", 23 0, L_000001c9ba333160;  1 drivers
v000001c9ba2b4ef0_0 .net "m1_init", 22 0, L_000001c9ba3315e0;  1 drivers
v000001c9ba2b48b0_0 .net "m1_shift", 23 0, L_000001c9ba333b60;  1 drivers
v000001c9ba2b3af0_0 .net "m2_10", 22 0, L_000001c9ba334240;  1 drivers
v000001c9ba2b4810_0 .net "m2_11", 23 0, L_000001c9ba333de0;  1 drivers
v000001c9ba2b28d0_0 .net "m2_init", 22 0, L_000001c9ba330e60;  1 drivers
v000001c9ba2b2d30_0 .net "m2_shift", 23 0, L_000001c9ba334560;  1 drivers
v000001c9ba2b2f10_0 .net "op_sum", 22 0, L_000001c9ba43eaf0;  1 drivers
v000001c9ba2b2a10_0 .net "op_sum_add", 22 0, L_000001c9ba4258a0;  1 drivers
v000001c9ba2b4270_0 .net "op_sum_sub", 22 0, L_000001c9ba423a70;  1 drivers
v000001c9ba2b3230_0 .net "overflow", 0 0, L_000001c9ba43d150;  alias, 1 drivers
v000001c9ba2b3e10_0 .net "s1", 0 0, L_000001c9ba330c80;  1 drivers
v000001c9ba2b3f50_0 .net "s2", 0 0, L_000001c9ba331400;  1 drivers
v000001c9ba2b3370_0 .net "sign", 0 0, L_000001c9ba335280;  1 drivers
v000001c9ba2b2970_0 .net "sticky_for_round", 0 0, L_000001c9ba41b180;  1 drivers
v000001c9ba2b35f0_0 .net "sticky_m1", 0 0, L_000001c9ba3344c0;  1 drivers
v000001c9ba2b4db0_0 .net "sticky_m2", 0 0, L_000001c9ba334e20;  1 drivers
v000001c9ba2b34b0_0 .net "underflow", 0 0, L_000001c9ba422490;  alias, 1 drivers
L_000001c9ba3315e0 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba330e60 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba332e40 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba3323a0 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba330c80 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba331400 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba3314a0 .cmp/gt 8, L_000001c9ba332e40, L_000001c9ba3323a0;
L_000001c9ba333200 .cmp/eq 8, L_000001c9ba332e40, L_000001c9ba3323a0;
L_000001c9ba3347e0 .concat [ 23 1 0 0], L_000001c9ba3315e0, L_000001c9ba39a980;
L_000001c9ba333160 .functor MUXZ 24, L_000001c9ba333b60, L_000001c9ba3347e0, L_000001c9ba3314a0, C4<>;
L_000001c9ba334d80 .concat [ 23 1 0 0], L_000001c9ba330e60, L_000001c9ba39a9c8;
L_000001c9ba333de0 .functor MUXZ 24, L_000001c9ba334d80, L_000001c9ba334560, L_000001c9ba3314a0, C4<>;
L_000001c9ba334c40 .functor MUXZ 1, L_000001c9ba335820, L_000001c9ba39aa10, L_000001c9ba3314a0, C4<>;
L_000001c9ba3346a0 .functor MUXZ 1, L_000001c9ba39aa58, L_000001c9ba333340, L_000001c9ba3314a0, C4<>;
L_000001c9ba334880 .part L_000001c9ba333b60, 0, 23;
L_000001c9ba334ec0 .functor MUXZ 23, L_000001c9ba334880, L_000001c9ba3315e0, L_000001c9ba3314a0, C4<>;
L_000001c9ba335500 .part L_000001c9ba334560, 0, 23;
L_000001c9ba334240 .functor MUXZ 23, L_000001c9ba330e60, L_000001c9ba335500, L_000001c9ba3314a0, C4<>;
L_000001c9ba333660 .functor MUXZ 8, L_000001c9ba3323a0, L_000001c9ba332e40, L_000001c9ba3314a0, C4<>;
L_000001c9ba3349c0 .cmp/gt 8, L_000001c9ba332e40, L_000001c9ba3323a0;
L_000001c9ba335320 .cmp/gt 8, L_000001c9ba3323a0, L_000001c9ba332e40;
L_000001c9ba333480 .cmp/ge 23, L_000001c9ba3315e0, L_000001c9ba330e60;
L_000001c9ba334600 .functor MUXZ 1, L_000001c9ba331400, L_000001c9ba330c80, L_000001c9ba333480, C4<>;
L_000001c9ba334ce0 .functor MUXZ 1, L_000001c9ba334600, L_000001c9ba331400, L_000001c9ba335320, C4<>;
L_000001c9ba3355a0 .functor MUXZ 1, L_000001c9ba334ce0, L_000001c9ba330c80, L_000001c9ba3349c0, C4<>;
L_000001c9ba335280 .functor MUXZ 1, L_000001c9ba330c80, L_000001c9ba3355a0, L_000001c9ba41a2a0, C4<>;
L_000001c9ba334a60 .cmp/eq 23, L_000001c9ba3315e0, L_000001c9ba330e60;
L_000001c9ba334420 .cmp/eq 8, L_000001c9ba332e40, L_000001c9ba3323a0;
L_000001c9ba333e80 .reduce/nor L_000001c9ba41a2a0;
L_000001c9ba334060 .reduce/and L_000001c9ba41b3b0;
L_000001c9ba333520 .reduce/and L_000001c9ba41b570;
L_000001c9ba3338e0 .reduce/and L_000001c9ba41b730;
L_000001c9ba334f60 .reduce/and L_000001c9ba41b7a0;
L_000001c9ba43eaf0 .functor MUXZ 23, L_000001c9ba4258a0, L_000001c9ba423a70, L_000001c9ba41a2a0, C4<>;
L_000001c9ba43f8b0 .functor MUXZ 8, L_000001c9ba4244f0, L_000001c9ba423a00, L_000001c9ba41a2a0, C4<>;
L_000001c9ba43dd30 .functor MUXZ 1, L_000001c9ba335280, L_000001c9ba39aff8, L_000001c9ba4229d0, C4<>;
L_000001c9ba43d290 .functor MUXZ 8, L_000001c9ba43f8b0, L_000001c9ba39b040, L_000001c9ba41b810, C4<>;
L_000001c9ba43f1d0 .concat8 [ 23 8 1 0], L_000001c9ba43df10, L_000001c9ba43d290, L_000001c9ba43dd30;
L_000001c9ba43df10 .functor MUXZ 23, L_000001c9ba43eaf0, L_000001c9ba39b088, L_000001c9ba41b810, C4<>;
L_000001c9ba43d150 .cmp/eq 8, L_000001c9ba43f8b0, L_000001c9ba39b0d0;
L_000001c9ba43e690 .cmp/eq 8, L_000001c9ba43f8b0, L_000001c9ba39b118;
S_000001c9ba205c30 .scope module, "mshift1" "right_shift_pf_sum" 5 255, 5 61 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c9ba205dc0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c9ba205df8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c9ba205e30 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c9ba1d53e0_0 .net "F", 23 0, L_000001c9ba333b60;  alias, 1 drivers
L_000001c9ba39a860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba1d6ba0_0 .net/2u *"_ivl_0", 0 0, L_000001c9ba39a860;  1 drivers
v000001c9ba1d4940_0 .net *"_ivl_13", 8 0, L_000001c9ba335460;  1 drivers
v000001c9ba1d5ac0_0 .net *"_ivl_17", 9 0, L_000001c9ba334920;  1 drivers
L_000001c9ba39a8a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba1d5980_0 .net/2u *"_ivl_2", 9 0, L_000001c9ba39a8a8;  1 drivers
v000001c9ba1d4d00_0 .net "full_value", 33 0, L_000001c9ba333700;  1 drivers
v000001c9ba1d5340_0 .net "guard_bit", 0 0, L_000001c9ba335820;  alias, 1 drivers
v000001c9ba1d6880_0 .net "inexact_flag", 0 0, L_000001c9ba333d40;  alias, 1 drivers
v000001c9ba1d7000_0 .net "mantisa", 22 0, L_000001c9ba3315e0;  alias, 1 drivers
v000001c9ba1d6100_0 .net "shifted", 33 0, L_000001c9ba3332a0;  1 drivers
v000001c9ba1d5ca0_0 .net "shifts", 7 0, L_000001c9ba3326c0;  alias, 1 drivers
v000001c9ba1d5480_0 .net "sticky_bits", 0 0, L_000001c9ba3344c0;  alias, 1 drivers
L_000001c9ba333700 .concat [ 10 23 1 0], L_000001c9ba39a8a8, L_000001c9ba3315e0, L_000001c9ba39a860;
L_000001c9ba3332a0 .shift/r 34, L_000001c9ba333700, L_000001c9ba3326c0;
L_000001c9ba333b60 .part L_000001c9ba3332a0, 10, 24;
L_000001c9ba335820 .part L_000001c9ba3332a0, 9, 1;
L_000001c9ba335460 .part L_000001c9ba3332a0, 0, 9;
L_000001c9ba3344c0 .reduce/or L_000001c9ba335460;
L_000001c9ba334920 .part L_000001c9ba3332a0, 0, 10;
L_000001c9ba333d40 .reduce/or L_000001c9ba334920;
S_000001c9ba209240 .scope module, "mshift2" "right_shift_pf_sum" 5 258, 5 61 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c9ba2093d0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c9ba209408 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c9ba209440 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c9ba1d61a0_0 .net "F", 23 0, L_000001c9ba334560;  alias, 1 drivers
L_000001c9ba39a8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba1d5520_0 .net/2u *"_ivl_0", 0 0, L_000001c9ba39a8f0;  1 drivers
v000001c9ba1d6b00_0 .net *"_ivl_13", 8 0, L_000001c9ba333840;  1 drivers
v000001c9ba1d4f80_0 .net *"_ivl_17", 9 0, L_000001c9ba3333e0;  1 drivers
L_000001c9ba39a938 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba1d6c40_0 .net/2u *"_ivl_2", 9 0, L_000001c9ba39a938;  1 drivers
v000001c9ba1d55c0_0 .net "full_value", 33 0, L_000001c9ba335640;  1 drivers
v000001c9ba1d5fc0_0 .net "guard_bit", 0 0, L_000001c9ba333340;  alias, 1 drivers
v000001c9ba1d5700_0 .net "inexact_flag", 0 0, L_000001c9ba3330c0;  alias, 1 drivers
v000001c9ba1d6ce0_0 .net "mantisa", 22 0, L_000001c9ba330e60;  alias, 1 drivers
v000001c9ba1d6060_0 .net "shifted", 33 0, L_000001c9ba334b00;  1 drivers
v000001c9ba1d67e0_0 .net "shifts", 7 0, L_000001c9ba3319a0;  alias, 1 drivers
v000001c9ba1d4ee0_0 .net "sticky_bits", 0 0, L_000001c9ba334e20;  alias, 1 drivers
L_000001c9ba335640 .concat [ 10 23 1 0], L_000001c9ba39a938, L_000001c9ba330e60, L_000001c9ba39a8f0;
L_000001c9ba334b00 .shift/r 34, L_000001c9ba335640, L_000001c9ba3319a0;
L_000001c9ba334560 .part L_000001c9ba334b00, 10, 24;
L_000001c9ba333340 .part L_000001c9ba334b00, 9, 1;
L_000001c9ba333840 .part L_000001c9ba334b00, 0, 9;
L_000001c9ba334e20 .reduce/or L_000001c9ba333840;
L_000001c9ba3333e0 .part L_000001c9ba334b00, 0, 10;
L_000001c9ba3330c0 .reduce/or L_000001c9ba3333e0;
S_000001c9ba1ee160 .scope module, "rm" "RestaMantisa" 5 300, 5 130 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001c9ba1ee2f0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001c9ba1ee328 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001c9ba1ee360 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001c9ba431760 .functor AND 1, L_000001c9ba43bfd0, L_000001c9ba43b170, C4<1>, C4<1>;
L_000001c9ba431c30 .functor AND 1, L_000001c9ba333200, L_000001c9ba43a9f0, C4<1>, C4<1>;
L_000001c9ba430650 .functor OR 1, L_000001c9ba431760, L_000001c9ba431c30, C4<0>, C4<0>;
L_000001c9ba430a40 .functor AND 1, L_000001c9ba43b2b0, L_000001c9ba43bb70, C4<1>, C4<1>;
L_000001c9ba431a00 .functor OR 1, L_000001c9ba430a40, L_000001c9ba333200, C4<0>, C4<0>;
L_000001c9ba430110 .functor AND 1, L_000001c9ba3314a0, L_000001c9ba43cbb0, C4<1>, C4<1>;
L_000001c9ba430570 .functor OR 1, L_000001c9ba431a00, L_000001c9ba430110, C4<0>, C4<0>;
L_000001c9ba4314c0 .functor OR 1, L_000001c9ba3314a0, L_000001c9ba43c2f0, C4<0>, C4<0>;
L_000001c9ba423a00 .functor BUFZ 8, L_000001c9ba43de70, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba423a70 .functor BUFZ 23, L_000001c9ba43f6d0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001c9ba277d00_0 .net "Debe", 23 0, L_000001c9ba43bf30;  1 drivers
v000001c9ba278020_0 .net "Debe_e", 23 0, L_000001c9ba43c890;  1 drivers
v000001c9ba277c60_0 .net "ExpAux", 7 0, L_000001c9ba43dc90;  1 drivers
v000001c9ba2771c0_0 .net "ExpFinal", 7 0, L_000001c9ba43de70;  1 drivers
v000001c9ba2779e0_0 .net "ExpIn", 7 0, L_000001c9ba333660;  alias, 1 drivers
v000001c9ba2788e0_0 .net "ExpOut", 7 0, L_000001c9ba423a00;  alias, 1 drivers
v000001c9ba2773a0_0 .net "ExpOutTemp", 7 0, L_000001c9ba43d5b0;  1 drivers
v000001c9ba277800_0 .net "F", 22 0, L_000001c9ba423a70;  alias, 1 drivers
v000001c9ba2780c0_0 .net "FFinal", 22 0, L_000001c9ba43f6d0;  1 drivers
v000001c9ba278160_0 .net "FTemp", 22 0, L_000001c9ba43d650;  1 drivers
v000001c9ba279560_0 .net "FToRound", 27 0, L_000001c9ba43ec30;  1 drivers
v000001c9ba279100_0 .net "F_aux", 22 0, L_000001c9ba43b710;  1 drivers
v000001c9ba279060_0 .net "F_aux_e", 22 0, L_000001c9ba43ba30;  1 drivers
v000001c9ba278a20_0 .net "F_to_use", 22 0, L_000001c9ba43bcb0;  1 drivers
v000001c9ba2785c0_0 .net "R", 22 0, L_000001c9ba334240;  alias, 1 drivers
v000001c9ba277da0_0 .net "S", 22 0, L_000001c9ba334ec0;  alias, 1 drivers
L_000001c9ba39ad70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2778a0_0 .net/2u *"_ivl_327", 0 0, L_000001c9ba39ad70;  1 drivers
L_000001c9ba39adb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba277a80_0 .net/2u *"_ivl_332", 0 0, L_000001c9ba39adb8;  1 drivers
v000001c9ba279880_0 .net *"_ivl_339", 0 0, L_000001c9ba43bfd0;  1 drivers
v000001c9ba278c00_0 .net *"_ivl_341", 0 0, L_000001c9ba43b170;  1 drivers
v000001c9ba2783e0_0 .net *"_ivl_343", 0 0, L_000001c9ba431760;  1 drivers
v000001c9ba278e80_0 .net *"_ivl_345", 0 0, L_000001c9ba43a9f0;  1 drivers
v000001c9ba2782a0_0 .net *"_ivl_347", 0 0, L_000001c9ba431c30;  1 drivers
v000001c9ba278660_0 .net *"_ivl_351", 0 0, L_000001c9ba43b2b0;  1 drivers
v000001c9ba277120_0 .net *"_ivl_353", 0 0, L_000001c9ba43bb70;  1 drivers
v000001c9ba277e40_0 .net *"_ivl_355", 0 0, L_000001c9ba430a40;  1 drivers
v000001c9ba278f20_0 .net *"_ivl_357", 0 0, L_000001c9ba431a00;  1 drivers
v000001c9ba279420_0 .net *"_ivl_359", 0 0, L_000001c9ba43cbb0;  1 drivers
v000001c9ba278fc0_0 .net *"_ivl_361", 0 0, L_000001c9ba430110;  1 drivers
v000001c9ba278700_0 .net *"_ivl_366", 0 0, L_000001c9ba43c2f0;  1 drivers
v000001c9ba2794c0_0 .net *"_ivl_369", 0 0, L_000001c9ba4314c0;  1 drivers
v000001c9ba278340_0 .net *"_ivl_374", 22 0, L_000001c9ba43e550;  1 drivers
L_000001c9ba39ae48 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001c9ba278480_0 .net/2u *"_ivl_378", 31 0, L_000001c9ba39ae48;  1 drivers
v000001c9ba2791a0_0 .net *"_ivl_380", 31 0, L_000001c9ba43e5f0;  1 drivers
L_000001c9ba39ae90 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba279600_0 .net *"_ivl_383", 23 0, L_000001c9ba39ae90;  1 drivers
v000001c9ba279240_0 .net *"_ivl_384", 31 0, L_000001c9ba43f450;  1 drivers
v000001c9ba2774e0_0 .net *"_ivl_389", 4 0, L_000001c9ba43e870;  1 drivers
v000001c9ba277b20_0 .net "cond_F_shift", 0 0, L_000001c9ba430570;  1 drivers
v000001c9ba27a5a0_0 .net "cond_idx", 0 0, L_000001c9ba430650;  1 drivers
v000001c9ba27b860_0 .net "idx", 7 0, L_000001c9ba43b030;  1 drivers
v000001c9ba279f60_0 .net "idx_e", 7 0, L_000001c9ba43a950;  1 drivers
v000001c9ba279a60_0 .net "idx_to_use", 7 0, L_000001c9ba43b3f0;  1 drivers
v000001c9ba27b900_0 .net "is_mayus_exp", 0 0, L_000001c9ba3314a0;  alias, 1 drivers
v000001c9ba27a640_0 .net "is_same_exp", 0 0, L_000001c9ba333200;  alias, 1 drivers
v000001c9ba27a6e0_0 .net "lost_bits", 22 0, L_000001c9ba43db50;  1 drivers
L_000001c9ba339a60 .part L_000001c9ba334ec0, 0, 1;
L_000001c9ba338b60 .part L_000001c9ba334240, 0, 1;
L_000001c9ba339060 .part L_000001c9ba43bf30, 0, 1;
L_000001c9ba338de0 .part L_000001c9ba334240, 0, 1;
L_000001c9ba339ec0 .part L_000001c9ba334ec0, 0, 1;
L_000001c9ba3382a0 .part L_000001c9ba43c890, 0, 1;
L_000001c9ba338980 .part L_000001c9ba334ec0, 1, 1;
L_000001c9ba339560 .part L_000001c9ba334240, 1, 1;
L_000001c9ba339f60 .part L_000001c9ba43bf30, 1, 1;
L_000001c9ba338c00 .part L_000001c9ba334240, 1, 1;
L_000001c9ba3399c0 .part L_000001c9ba334ec0, 1, 1;
L_000001c9ba338d40 .part L_000001c9ba43c890, 1, 1;
L_000001c9ba3396a0 .part L_000001c9ba334ec0, 2, 1;
L_000001c9ba338ca0 .part L_000001c9ba334240, 2, 1;
L_000001c9ba338f20 .part L_000001c9ba43bf30, 2, 1;
L_000001c9ba339100 .part L_000001c9ba334240, 2, 1;
L_000001c9ba3391a0 .part L_000001c9ba334ec0, 2, 1;
L_000001c9ba339240 .part L_000001c9ba43c890, 2, 1;
L_000001c9ba339600 .part L_000001c9ba334ec0, 3, 1;
L_000001c9ba338340 .part L_000001c9ba334240, 3, 1;
L_000001c9ba339880 .part L_000001c9ba43bf30, 3, 1;
L_000001c9ba339740 .part L_000001c9ba334240, 3, 1;
L_000001c9ba3397e0 .part L_000001c9ba334ec0, 3, 1;
L_000001c9ba3383e0 .part L_000001c9ba43c890, 3, 1;
L_000001c9ba339920 .part L_000001c9ba334ec0, 4, 1;
L_000001c9ba339c40 .part L_000001c9ba334240, 4, 1;
L_000001c9ba3380c0 .part L_000001c9ba43bf30, 4, 1;
L_000001c9ba339ce0 .part L_000001c9ba334240, 4, 1;
L_000001c9ba339d80 .part L_000001c9ba334ec0, 4, 1;
L_000001c9ba339e20 .part L_000001c9ba43c890, 4, 1;
L_000001c9ba438ab0 .part L_000001c9ba334ec0, 5, 1;
L_000001c9ba439190 .part L_000001c9ba334240, 5, 1;
L_000001c9ba43a1d0 .part L_000001c9ba43bf30, 5, 1;
L_000001c9ba439cd0 .part L_000001c9ba334240, 5, 1;
L_000001c9ba438b50 .part L_000001c9ba334ec0, 5, 1;
L_000001c9ba439e10 .part L_000001c9ba43c890, 5, 1;
L_000001c9ba438330 .part L_000001c9ba334ec0, 6, 1;
L_000001c9ba439690 .part L_000001c9ba334240, 6, 1;
L_000001c9ba438a10 .part L_000001c9ba43bf30, 6, 1;
L_000001c9ba4399b0 .part L_000001c9ba334240, 6, 1;
L_000001c9ba438d30 .part L_000001c9ba334ec0, 6, 1;
L_000001c9ba43a270 .part L_000001c9ba43c890, 6, 1;
L_000001c9ba4390f0 .part L_000001c9ba334ec0, 7, 1;
L_000001c9ba438510 .part L_000001c9ba334240, 7, 1;
L_000001c9ba439230 .part L_000001c9ba43bf30, 7, 1;
L_000001c9ba439870 .part L_000001c9ba334240, 7, 1;
L_000001c9ba43a4f0 .part L_000001c9ba334ec0, 7, 1;
L_000001c9ba438dd0 .part L_000001c9ba43c890, 7, 1;
L_000001c9ba4388d0 .part L_000001c9ba334ec0, 8, 1;
L_000001c9ba439550 .part L_000001c9ba334240, 8, 1;
L_000001c9ba438290 .part L_000001c9ba43bf30, 8, 1;
L_000001c9ba4392d0 .part L_000001c9ba334240, 8, 1;
L_000001c9ba43a090 .part L_000001c9ba334ec0, 8, 1;
L_000001c9ba43a590 .part L_000001c9ba43c890, 8, 1;
L_000001c9ba43a130 .part L_000001c9ba334ec0, 9, 1;
L_000001c9ba438bf0 .part L_000001c9ba334240, 9, 1;
L_000001c9ba439370 .part L_000001c9ba43bf30, 9, 1;
L_000001c9ba43a770 .part L_000001c9ba334240, 9, 1;
L_000001c9ba439410 .part L_000001c9ba334ec0, 9, 1;
L_000001c9ba438e70 .part L_000001c9ba43c890, 9, 1;
L_000001c9ba439910 .part L_000001c9ba334ec0, 10, 1;
L_000001c9ba439a50 .part L_000001c9ba334240, 10, 1;
L_000001c9ba439d70 .part L_000001c9ba43bf30, 10, 1;
L_000001c9ba4385b0 .part L_000001c9ba334240, 10, 1;
L_000001c9ba439b90 .part L_000001c9ba334ec0, 10, 1;
L_000001c9ba438970 .part L_000001c9ba43c890, 10, 1;
L_000001c9ba43a630 .part L_000001c9ba334ec0, 11, 1;
L_000001c9ba4394b0 .part L_000001c9ba334240, 11, 1;
L_000001c9ba4395f0 .part L_000001c9ba43bf30, 11, 1;
L_000001c9ba439eb0 .part L_000001c9ba334240, 11, 1;
L_000001c9ba4383d0 .part L_000001c9ba334ec0, 11, 1;
L_000001c9ba43a310 .part L_000001c9ba43c890, 11, 1;
L_000001c9ba439730 .part L_000001c9ba334ec0, 12, 1;
L_000001c9ba43a6d0 .part L_000001c9ba334240, 12, 1;
L_000001c9ba43a810 .part L_000001c9ba43bf30, 12, 1;
L_000001c9ba439c30 .part L_000001c9ba334240, 12, 1;
L_000001c9ba438470 .part L_000001c9ba334ec0, 12, 1;
L_000001c9ba439af0 .part L_000001c9ba43c890, 12, 1;
L_000001c9ba438c90 .part L_000001c9ba334ec0, 13, 1;
L_000001c9ba439f50 .part L_000001c9ba334240, 13, 1;
L_000001c9ba4397d0 .part L_000001c9ba43bf30, 13, 1;
L_000001c9ba439ff0 .part L_000001c9ba334240, 13, 1;
L_000001c9ba438f10 .part L_000001c9ba334ec0, 13, 1;
L_000001c9ba43a3b0 .part L_000001c9ba43c890, 13, 1;
L_000001c9ba438fb0 .part L_000001c9ba334ec0, 14, 1;
L_000001c9ba43a450 .part L_000001c9ba334240, 14, 1;
L_000001c9ba439050 .part L_000001c9ba43bf30, 14, 1;
L_000001c9ba43a8b0 .part L_000001c9ba334240, 14, 1;
L_000001c9ba438150 .part L_000001c9ba334ec0, 14, 1;
L_000001c9ba4381f0 .part L_000001c9ba43c890, 14, 1;
L_000001c9ba438650 .part L_000001c9ba334ec0, 15, 1;
L_000001c9ba4386f0 .part L_000001c9ba334240, 15, 1;
L_000001c9ba438790 .part L_000001c9ba43bf30, 15, 1;
L_000001c9ba438830 .part L_000001c9ba334240, 15, 1;
L_000001c9ba43cb10 .part L_000001c9ba334ec0, 15, 1;
L_000001c9ba43c610 .part L_000001c9ba43c890, 15, 1;
L_000001c9ba43ab30 .part L_000001c9ba334ec0, 16, 1;
L_000001c9ba43aa90 .part L_000001c9ba334240, 16, 1;
L_000001c9ba43abd0 .part L_000001c9ba43bf30, 16, 1;
L_000001c9ba43b7b0 .part L_000001c9ba334240, 16, 1;
L_000001c9ba43cc50 .part L_000001c9ba334ec0, 16, 1;
L_000001c9ba43cd90 .part L_000001c9ba43c890, 16, 1;
L_000001c9ba43b350 .part L_000001c9ba334ec0, 17, 1;
L_000001c9ba43ccf0 .part L_000001c9ba334240, 17, 1;
L_000001c9ba43c070 .part L_000001c9ba43bf30, 17, 1;
L_000001c9ba43c110 .part L_000001c9ba334240, 17, 1;
L_000001c9ba43c1b0 .part L_000001c9ba334ec0, 17, 1;
L_000001c9ba43c570 .part L_000001c9ba43c890, 17, 1;
L_000001c9ba43ad10 .part L_000001c9ba334ec0, 18, 1;
L_000001c9ba43c390 .part L_000001c9ba334240, 18, 1;
L_000001c9ba43b0d0 .part L_000001c9ba43bf30, 18, 1;
L_000001c9ba43ce30 .part L_000001c9ba334240, 18, 1;
L_000001c9ba43b8f0 .part L_000001c9ba334ec0, 18, 1;
L_000001c9ba43b990 .part L_000001c9ba43c890, 18, 1;
L_000001c9ba43c4d0 .part L_000001c9ba334ec0, 19, 1;
L_000001c9ba43ac70 .part L_000001c9ba334240, 19, 1;
L_000001c9ba43c930 .part L_000001c9ba43bf30, 19, 1;
L_000001c9ba43b490 .part L_000001c9ba334240, 19, 1;
L_000001c9ba43bdf0 .part L_000001c9ba334ec0, 19, 1;
L_000001c9ba43b5d0 .part L_000001c9ba43c890, 19, 1;
L_000001c9ba43bc10 .part L_000001c9ba334ec0, 20, 1;
L_000001c9ba43c430 .part L_000001c9ba334240, 20, 1;
L_000001c9ba43adb0 .part L_000001c9ba43bf30, 20, 1;
L_000001c9ba43c250 .part L_000001c9ba334240, 20, 1;
L_000001c9ba43ced0 .part L_000001c9ba334ec0, 20, 1;
L_000001c9ba43c6b0 .part L_000001c9ba43c890, 20, 1;
L_000001c9ba43ae50 .part L_000001c9ba334ec0, 21, 1;
L_000001c9ba43be90 .part L_000001c9ba334240, 21, 1;
L_000001c9ba43b210 .part L_000001c9ba43bf30, 21, 1;
L_000001c9ba43bad0 .part L_000001c9ba334240, 21, 1;
L_000001c9ba43b670 .part L_000001c9ba334ec0, 21, 1;
L_000001c9ba43d010 .part L_000001c9ba43c890, 21, 1;
L_000001c9ba43cf70 .part L_000001c9ba334ec0, 22, 1;
L_000001c9ba43c750 .part L_000001c9ba334240, 22, 1;
L_000001c9ba43c7f0 .part L_000001c9ba43bf30, 22, 1;
LS_000001c9ba43b710_0_0 .concat8 [ 1 1 1 1], L_000001c9ba424090, L_000001c9ba426c50, L_000001c9ba426cc0, L_000001c9ba426780;
LS_000001c9ba43b710_0_4 .concat8 [ 1 1 1 1], L_000001c9ba4264e0, L_000001c9ba4276d0, L_000001c9ba428b60, L_000001c9ba427890;
LS_000001c9ba43b710_0_8 .concat8 [ 1 1 1 1], L_000001c9ba429ab0, L_000001c9ba4291f0, L_000001c9ba42a140, L_000001c9ba429ea0;
LS_000001c9ba43b710_0_12 .concat8 [ 1 1 1 1], L_000001c9ba42adf0, L_000001c9ba42b410, L_000001c9ba42c210, L_000001c9ba42d2b0;
LS_000001c9ba43b710_0_16 .concat8 [ 1 1 1 1], L_000001c9ba42d6a0, L_000001c9ba42e270, L_000001c9ba42d630, L_000001c9ba42f3f0;
LS_000001c9ba43b710_0_20 .concat8 [ 1 1 1 0], L_000001c9ba42f4d0, L_000001c9ba42fc40, L_000001c9ba42ec10;
LS_000001c9ba43b710_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba43b710_0_0, LS_000001c9ba43b710_0_4, LS_000001c9ba43b710_0_8, LS_000001c9ba43b710_0_12;
LS_000001c9ba43b710_1_4 .concat8 [ 4 3 0 0], LS_000001c9ba43b710_0_16, LS_000001c9ba43b710_0_20;
L_000001c9ba43b710 .concat8 [ 16 7 0 0], LS_000001c9ba43b710_1_0, LS_000001c9ba43b710_1_4;
L_000001c9ba43aef0 .part L_000001c9ba334240, 22, 1;
L_000001c9ba43af90 .part L_000001c9ba334ec0, 22, 1;
L_000001c9ba43d0b0 .part L_000001c9ba43c890, 22, 1;
LS_000001c9ba43ba30_0_0 .concat8 [ 1 1 1 1], L_000001c9ba424c60, L_000001c9ba425fa0, L_000001c9ba426b70, L_000001c9ba425910;
LS_000001c9ba43ba30_0_4 .concat8 [ 1 1 1 1], L_000001c9ba428a10, L_000001c9ba427970, L_000001c9ba429030, L_000001c9ba427c80;
LS_000001c9ba43ba30_0_8 .concat8 [ 1 1 1 1], L_000001c9ba429180, L_000001c9ba429d50, L_000001c9ba429a40, L_000001c9ba42bbf0;
LS_000001c9ba43ba30_0_12 .concat8 [ 1 1 1 1], L_000001c9ba42b8e0, L_000001c9ba42b170, L_000001c9ba42b090, L_000001c9ba42e190;
LS_000001c9ba43ba30_0_16 .concat8 [ 1 1 1 1], L_000001c9ba42d710, L_000001c9ba42d7f0, L_000001c9ba42dc50, L_000001c9ba42f230;
LS_000001c9ba43ba30_0_20 .concat8 [ 1 1 1 0], L_000001c9ba42fbd0, L_000001c9ba42f620, L_000001c9ba430f10;
LS_000001c9ba43ba30_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba43ba30_0_0, LS_000001c9ba43ba30_0_4, LS_000001c9ba43ba30_0_8, LS_000001c9ba43ba30_0_12;
LS_000001c9ba43ba30_1_4 .concat8 [ 4 3 0 0], LS_000001c9ba43ba30_0_16, LS_000001c9ba43ba30_0_20;
L_000001c9ba43ba30 .concat8 [ 16 7 0 0], LS_000001c9ba43ba30_1_0, LS_000001c9ba43ba30_1_4;
LS_000001c9ba43bf30_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39ad70, L_000001c9ba424790, L_000001c9ba4266a0, L_000001c9ba4269b0;
LS_000001c9ba43bf30_0_4 .concat8 [ 1 1 1 1], L_000001c9ba426400, L_000001c9ba426010, L_000001c9ba428620, L_000001c9ba428ee0;
LS_000001c9ba43bf30_0_8 .concat8 [ 1 1 1 1], L_000001c9ba427dd0, L_000001c9ba42a300, L_000001c9ba429880, L_000001c9ba4295e0;
LS_000001c9ba43bf30_0_12 .concat8 [ 1 1 1 1], L_000001c9ba429c00, L_000001c9ba42bd40, L_000001c9ba42c130, L_000001c9ba42ad10;
LS_000001c9ba43bf30_0_16 .concat8 [ 1 1 1 1], L_000001c9ba42c750, L_000001c9ba42d8d0, L_000001c9ba42cd00, L_000001c9ba42e3c0;
LS_000001c9ba43bf30_0_20 .concat8 [ 1 1 1 1], L_000001c9ba42fa10, L_000001c9ba42fb60, L_000001c9ba42ff50, L_000001c9ba42edd0;
LS_000001c9ba43bf30_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba43bf30_0_0, LS_000001c9ba43bf30_0_4, LS_000001c9ba43bf30_0_8, LS_000001c9ba43bf30_0_12;
LS_000001c9ba43bf30_1_4 .concat8 [ 4 4 0 0], LS_000001c9ba43bf30_0_16, LS_000001c9ba43bf30_0_20;
L_000001c9ba43bf30 .concat8 [ 16 8 0 0], LS_000001c9ba43bf30_1_0, LS_000001c9ba43bf30_1_4;
LS_000001c9ba43c890_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39adb8, L_000001c9ba4248e0, L_000001c9ba425c90, L_000001c9ba427430;
LS_000001c9ba43c890_0_4 .concat8 [ 1 1 1 1], L_000001c9ba426a90, L_000001c9ba427660, L_000001c9ba427820, L_000001c9ba428fc0;
LS_000001c9ba43c890_0_8 .concat8 [ 1 1 1 1], L_000001c9ba428380, L_000001c9ba42ac30, L_000001c9ba4292d0, L_000001c9ba42aae0;
LS_000001c9ba43c890_0_12 .concat8 [ 1 1 1 1], L_000001c9ba42ab50, L_000001c9ba42be20, L_000001c9ba42ae60, L_000001c9ba42b330;
LS_000001c9ba43c890_0_16 .concat8 [ 1 1 1 1], L_000001c9ba42ce50, L_000001c9ba42d4e0, L_000001c9ba42cad0, L_000001c9ba42db70;
LS_000001c9ba43c890_0_20 .concat8 [ 1 1 1 1], L_000001c9ba42e9e0, L_000001c9ba42e970, L_000001c9ba42ffc0, L_000001c9ba430ea0;
LS_000001c9ba43c890_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba43c890_0_0, LS_000001c9ba43c890_0_4, LS_000001c9ba43c890_0_8, LS_000001c9ba43c890_0_12;
LS_000001c9ba43c890_1_4 .concat8 [ 4 4 0 0], LS_000001c9ba43c890_0_16, LS_000001c9ba43c890_0_20;
L_000001c9ba43c890 .concat8 [ 16 8 0 0], LS_000001c9ba43c890_1_0, LS_000001c9ba43c890_1_4;
L_000001c9ba43b030 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001c9ba43b710 (v000001c9ba1d6560_0) S_000001c9ba1ed380;
L_000001c9ba43a950 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001c9ba43ba30 (v000001c9ba1d6560_0) S_000001c9ba1ed380;
L_000001c9ba43bfd0 .reduce/nor L_000001c9ba3314a0;
L_000001c9ba43b170 .reduce/nor L_000001c9ba333200;
L_000001c9ba43a9f0 .part L_000001c9ba43bf30, 23, 1;
L_000001c9ba43b2b0 .reduce/nor L_000001c9ba3314a0;
L_000001c9ba43bb70 .part L_000001c9ba43c890, 23, 1;
L_000001c9ba43cbb0 .part L_000001c9ba43bf30, 23, 1;
L_000001c9ba43b3f0 .functor MUXZ 8, L_000001c9ba43b030, L_000001c9ba43a950, L_000001c9ba430650, C4<>;
L_000001c9ba43c2f0 .cmp/ge 23, L_000001c9ba334ec0, L_000001c9ba334240;
L_000001c9ba43bcb0 .functor MUXZ 23, L_000001c9ba43ba30, L_000001c9ba43b710, L_000001c9ba4314c0, C4<>;
L_000001c9ba43d5b0 .functor MUXZ 8, L_000001c9ba333660, L_000001c9ba43dc90, L_000001c9ba430570, C4<>;
L_000001c9ba43e550 .shift/l 23, L_000001c9ba43bcb0, L_000001c9ba43b3f0;
L_000001c9ba43d650 .functor MUXZ 23, L_000001c9ba43bcb0, L_000001c9ba43e550, L_000001c9ba430570, C4<>;
L_000001c9ba43e5f0 .concat [ 8 24 0 0], L_000001c9ba43b3f0, L_000001c9ba39ae90;
L_000001c9ba43f450 .arith/sub 32, L_000001c9ba39ae48, L_000001c9ba43e5f0;
L_000001c9ba43db50 .shift/r 23, L_000001c9ba43bcb0, L_000001c9ba43f450;
L_000001c9ba43e870 .part L_000001c9ba43db50, 0, 5;
L_000001c9ba43ec30 .concat [ 5 23 0 0], L_000001c9ba43e870, L_000001c9ba43d650;
S_000001c9ba1ed380 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001c9ba1ee160;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001c9ba1ed380
v000001c9ba1d5d40_0 .var "found", 0 0;
v000001c9ba1d6a60_0 .var/i "idx", 31 0;
v000001c9ba1d6560_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba1d5d40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001c9ba1d6a60_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c9ba1d6a60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c9ba1d6560_0;
    %load/vec4 v000001c9ba1d6a60_0;
    %part/s 1;
    %load/vec4 v000001c9ba1d5d40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c9ba1d6a60_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba1d5d40_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001c9ba1d6a60_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c9ba1d6a60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001c9ba1faef0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1120a0 .param/l "i" 0 5 168, +C4<00>;
S_000001c9ba1f6f50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba1faef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba423d10 .functor NOT 1, L_000001c9ba339a60, C4<0>, C4<0>, C4<0>;
L_000001c9ba424950 .functor AND 1, L_000001c9ba423d10, L_000001c9ba338b60, C4<1>, C4<1>;
L_000001c9ba423f40 .functor NOT 1, L_000001c9ba339a60, C4<0>, C4<0>, C4<0>;
L_000001c9ba425440 .functor AND 1, L_000001c9ba423f40, L_000001c9ba339060, C4<1>, C4<1>;
L_000001c9ba424020 .functor OR 1, L_000001c9ba424950, L_000001c9ba425440, C4<0>, C4<0>;
L_000001c9ba4250c0 .functor AND 1, L_000001c9ba338b60, L_000001c9ba339060, C4<1>, C4<1>;
L_000001c9ba424790 .functor OR 1, L_000001c9ba424020, L_000001c9ba4250c0, C4<0>, C4<0>;
L_000001c9ba4254b0 .functor XOR 1, L_000001c9ba339a60, L_000001c9ba338b60, C4<0>, C4<0>;
L_000001c9ba424090 .functor XOR 1, L_000001c9ba4254b0, L_000001c9ba339060, C4<0>, C4<0>;
v000001c9ba1d5b60_0 .net "Debe", 0 0, L_000001c9ba424790;  1 drivers
v000001c9ba1d49e0_0 .net "Din", 0 0, L_000001c9ba339060;  1 drivers
v000001c9ba1d6920_0 .net "Dout", 0 0, L_000001c9ba424090;  1 drivers
v000001c9ba1d48a0_0 .net "Ri", 0 0, L_000001c9ba338b60;  1 drivers
v000001c9ba1d6240_0 .net "Si", 0 0, L_000001c9ba339a60;  1 drivers
v000001c9ba1d5c00_0 .net *"_ivl_0", 0 0, L_000001c9ba423d10;  1 drivers
v000001c9ba1d4da0_0 .net *"_ivl_10", 0 0, L_000001c9ba4250c0;  1 drivers
v000001c9ba1d5020_0 .net *"_ivl_14", 0 0, L_000001c9ba4254b0;  1 drivers
v000001c9ba1d4a80_0 .net *"_ivl_2", 0 0, L_000001c9ba424950;  1 drivers
v000001c9ba1d5200_0 .net *"_ivl_4", 0 0, L_000001c9ba423f40;  1 drivers
v000001c9ba1d5de0_0 .net *"_ivl_6", 0 0, L_000001c9ba425440;  1 drivers
v000001c9ba1d6d80_0 .net *"_ivl_8", 0 0, L_000001c9ba424020;  1 drivers
S_000001c9ba1f70e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba1faef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba424aa0 .functor NOT 1, L_000001c9ba338de0, C4<0>, C4<0>, C4<0>;
L_000001c9ba425130 .functor AND 1, L_000001c9ba424aa0, L_000001c9ba339ec0, C4<1>, C4<1>;
L_000001c9ba424100 .functor NOT 1, L_000001c9ba338de0, C4<0>, C4<0>, C4<0>;
L_000001c9ba424560 .functor AND 1, L_000001c9ba424100, L_000001c9ba3382a0, C4<1>, C4<1>;
L_000001c9ba4249c0 .functor OR 1, L_000001c9ba425130, L_000001c9ba424560, C4<0>, C4<0>;
L_000001c9ba4245d0 .functor AND 1, L_000001c9ba339ec0, L_000001c9ba3382a0, C4<1>, C4<1>;
L_000001c9ba4248e0 .functor OR 1, L_000001c9ba4249c0, L_000001c9ba4245d0, C4<0>, C4<0>;
L_000001c9ba424bf0 .functor XOR 1, L_000001c9ba338de0, L_000001c9ba339ec0, C4<0>, C4<0>;
L_000001c9ba424c60 .functor XOR 1, L_000001c9ba424bf0, L_000001c9ba3382a0, C4<0>, C4<0>;
v000001c9ba1d6f60_0 .net "Debe", 0 0, L_000001c9ba4248e0;  1 drivers
v000001c9ba1d5660_0 .net "Din", 0 0, L_000001c9ba3382a0;  1 drivers
v000001c9ba1d62e0_0 .net "Dout", 0 0, L_000001c9ba424c60;  1 drivers
v000001c9ba1d57a0_0 .net "Ri", 0 0, L_000001c9ba339ec0;  1 drivers
v000001c9ba1d69c0_0 .net "Si", 0 0, L_000001c9ba338de0;  1 drivers
v000001c9ba1d4b20_0 .net *"_ivl_0", 0 0, L_000001c9ba424aa0;  1 drivers
v000001c9ba1d6380_0 .net *"_ivl_10", 0 0, L_000001c9ba4245d0;  1 drivers
v000001c9ba1d5160_0 .net *"_ivl_14", 0 0, L_000001c9ba424bf0;  1 drivers
v000001c9ba1d4bc0_0 .net *"_ivl_2", 0 0, L_000001c9ba425130;  1 drivers
v000001c9ba1d64c0_0 .net *"_ivl_4", 0 0, L_000001c9ba424100;  1 drivers
v000001c9ba1d4e40_0 .net *"_ivl_6", 0 0, L_000001c9ba424560;  1 drivers
v000001c9ba1d6600_0 .net *"_ivl_8", 0 0, L_000001c9ba4249c0;  1 drivers
S_000001c9ba1f7db0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba111de0 .param/l "i" 0 5 168, +C4<01>;
S_000001c9ba1f7f40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba1f7db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba424d40 .functor NOT 1, L_000001c9ba338980, C4<0>, C4<0>, C4<0>;
L_000001c9ba424f00 .functor AND 1, L_000001c9ba424d40, L_000001c9ba339560, C4<1>, C4<1>;
L_000001c9ba424f70 .functor NOT 1, L_000001c9ba338980, C4<0>, C4<0>, C4<0>;
L_000001c9ba425210 .functor AND 1, L_000001c9ba424f70, L_000001c9ba339f60, C4<1>, C4<1>;
L_000001c9ba425c20 .functor OR 1, L_000001c9ba424f00, L_000001c9ba425210, C4<0>, C4<0>;
L_000001c9ba426da0 .functor AND 1, L_000001c9ba339560, L_000001c9ba339f60, C4<1>, C4<1>;
L_000001c9ba4266a0 .functor OR 1, L_000001c9ba425c20, L_000001c9ba426da0, C4<0>, C4<0>;
L_000001c9ba426be0 .functor XOR 1, L_000001c9ba338980, L_000001c9ba339560, C4<0>, C4<0>;
L_000001c9ba426c50 .functor XOR 1, L_000001c9ba426be0, L_000001c9ba339f60, C4<0>, C4<0>;
v000001c9ba1d6e20_0 .net "Debe", 0 0, L_000001c9ba4266a0;  1 drivers
v000001c9ba1d66a0_0 .net "Din", 0 0, L_000001c9ba339f60;  1 drivers
v000001c9ba1d52a0_0 .net "Dout", 0 0, L_000001c9ba426c50;  1 drivers
v000001c9ba1d6740_0 .net "Ri", 0 0, L_000001c9ba339560;  1 drivers
v000001c9ba1d6ec0_0 .net "Si", 0 0, L_000001c9ba338980;  1 drivers
v000001c9ba1d70a0_0 .net *"_ivl_0", 0 0, L_000001c9ba424d40;  1 drivers
v000001c9ba1d7a00_0 .net *"_ivl_10", 0 0, L_000001c9ba426da0;  1 drivers
v000001c9ba1d7820_0 .net *"_ivl_14", 0 0, L_000001c9ba426be0;  1 drivers
v000001c9ba1d76e0_0 .net *"_ivl_2", 0 0, L_000001c9ba424f00;  1 drivers
v000001c9ba1d7280_0 .net *"_ivl_4", 0 0, L_000001c9ba424f70;  1 drivers
v000001c9ba1d7500_0 .net *"_ivl_6", 0 0, L_000001c9ba425210;  1 drivers
v000001c9ba1d7780_0 .net *"_ivl_8", 0 0, L_000001c9ba425c20;  1 drivers
S_000001c9b9c6e450 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba1f7db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425a60 .functor NOT 1, L_000001c9ba338c00, C4<0>, C4<0>, C4<0>;
L_000001c9ba426e10 .functor AND 1, L_000001c9ba425a60, L_000001c9ba3399c0, C4<1>, C4<1>;
L_000001c9ba426940 .functor NOT 1, L_000001c9ba338c00, C4<0>, C4<0>, C4<0>;
L_000001c9ba426160 .functor AND 1, L_000001c9ba426940, L_000001c9ba338d40, C4<1>, C4<1>;
L_000001c9ba426320 .functor OR 1, L_000001c9ba426e10, L_000001c9ba426160, C4<0>, C4<0>;
L_000001c9ba427040 .functor AND 1, L_000001c9ba3399c0, L_000001c9ba338d40, C4<1>, C4<1>;
L_000001c9ba425c90 .functor OR 1, L_000001c9ba426320, L_000001c9ba427040, C4<0>, C4<0>;
L_000001c9ba4259f0 .functor XOR 1, L_000001c9ba338c00, L_000001c9ba3399c0, C4<0>, C4<0>;
L_000001c9ba425fa0 .functor XOR 1, L_000001c9ba4259f0, L_000001c9ba338d40, C4<0>, C4<0>;
v000001c9ba1d7320_0 .net "Debe", 0 0, L_000001c9ba425c90;  1 drivers
v000001c9ba1d78c0_0 .net "Din", 0 0, L_000001c9ba338d40;  1 drivers
v000001c9ba1d7b40_0 .net "Dout", 0 0, L_000001c9ba425fa0;  1 drivers
v000001c9ba1d7960_0 .net "Ri", 0 0, L_000001c9ba3399c0;  1 drivers
v000001c9ba1d7aa0_0 .net "Si", 0 0, L_000001c9ba338c00;  1 drivers
v000001c9ba1d7be0_0 .net *"_ivl_0", 0 0, L_000001c9ba425a60;  1 drivers
v000001c9ba1d7c80_0 .net *"_ivl_10", 0 0, L_000001c9ba427040;  1 drivers
v000001c9ba1d7d20_0 .net *"_ivl_14", 0 0, L_000001c9ba4259f0;  1 drivers
v000001c9ba1d73c0_0 .net *"_ivl_2", 0 0, L_000001c9ba426e10;  1 drivers
v000001c9ba1d71e0_0 .net *"_ivl_4", 0 0, L_000001c9ba426940;  1 drivers
v000001c9ba1d7dc0_0 .net *"_ivl_6", 0 0, L_000001c9ba426160;  1 drivers
v000001c9ba1d7e60_0 .net *"_ivl_8", 0 0, L_000001c9ba426320;  1 drivers
S_000001c9b9c6e5e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba111820 .param/l "i" 0 5 168, +C4<010>;
S_000001c9b9c6e770 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9b9c6e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba426240 .functor NOT 1, L_000001c9ba3396a0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427120 .functor AND 1, L_000001c9ba426240, L_000001c9ba338ca0, C4<1>, C4<1>;
L_000001c9ba427270 .functor NOT 1, L_000001c9ba3396a0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427350 .functor AND 1, L_000001c9ba427270, L_000001c9ba338f20, C4<1>, C4<1>;
L_000001c9ba425bb0 .functor OR 1, L_000001c9ba427120, L_000001c9ba427350, C4<0>, C4<0>;
L_000001c9ba427190 .functor AND 1, L_000001c9ba338ca0, L_000001c9ba338f20, C4<1>, C4<1>;
L_000001c9ba4269b0 .functor OR 1, L_000001c9ba425bb0, L_000001c9ba427190, C4<0>, C4<0>;
L_000001c9ba4267f0 .functor XOR 1, L_000001c9ba3396a0, L_000001c9ba338ca0, C4<0>, C4<0>;
L_000001c9ba426cc0 .functor XOR 1, L_000001c9ba4267f0, L_000001c9ba338f20, C4<0>, C4<0>;
v000001c9ba1d7140_0 .net "Debe", 0 0, L_000001c9ba4269b0;  1 drivers
v000001c9ba1d7f00_0 .net "Din", 0 0, L_000001c9ba338f20;  1 drivers
v000001c9ba1d7460_0 .net "Dout", 0 0, L_000001c9ba426cc0;  1 drivers
v000001c9ba1d75a0_0 .net "Ri", 0 0, L_000001c9ba338ca0;  1 drivers
v000001c9ba1d7640_0 .net "Si", 0 0, L_000001c9ba3396a0;  1 drivers
v000001c9ba1c9b80_0 .net *"_ivl_0", 0 0, L_000001c9ba426240;  1 drivers
v000001c9ba1c88c0_0 .net *"_ivl_10", 0 0, L_000001c9ba427190;  1 drivers
v000001c9ba1c81e0_0 .net *"_ivl_14", 0 0, L_000001c9ba4267f0;  1 drivers
v000001c9ba1c9040_0 .net *"_ivl_2", 0 0, L_000001c9ba427120;  1 drivers
v000001c9ba1ca760_0 .net *"_ivl_4", 0 0, L_000001c9ba427270;  1 drivers
v000001c9ba1c90e0_0 .net *"_ivl_6", 0 0, L_000001c9ba427350;  1 drivers
v000001c9ba1c85a0_0 .net *"_ivl_8", 0 0, L_000001c9ba425bb0;  1 drivers
S_000001c9ba25d220 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9b9c6e5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba426080 .functor NOT 1, L_000001c9ba339100, C4<0>, C4<0>, C4<0>;
L_000001c9ba426860 .functor AND 1, L_000001c9ba426080, L_000001c9ba3391a0, C4<1>, C4<1>;
L_000001c9ba426d30 .functor NOT 1, L_000001c9ba339100, C4<0>, C4<0>, C4<0>;
L_000001c9ba426e80 .functor AND 1, L_000001c9ba426d30, L_000001c9ba339240, C4<1>, C4<1>;
L_000001c9ba4274a0 .functor OR 1, L_000001c9ba426860, L_000001c9ba426e80, C4<0>, C4<0>;
L_000001c9ba426550 .functor AND 1, L_000001c9ba3391a0, L_000001c9ba339240, C4<1>, C4<1>;
L_000001c9ba427430 .functor OR 1, L_000001c9ba4274a0, L_000001c9ba426550, C4<0>, C4<0>;
L_000001c9ba427200 .functor XOR 1, L_000001c9ba339100, L_000001c9ba3391a0, C4<0>, C4<0>;
L_000001c9ba426b70 .functor XOR 1, L_000001c9ba427200, L_000001c9ba339240, C4<0>, C4<0>;
v000001c9ba1c8f00_0 .net "Debe", 0 0, L_000001c9ba427430;  1 drivers
v000001c9ba1ca580_0 .net "Din", 0 0, L_000001c9ba339240;  1 drivers
v000001c9ba1c8960_0 .net "Dout", 0 0, L_000001c9ba426b70;  1 drivers
v000001c9ba1c86e0_0 .net "Ri", 0 0, L_000001c9ba3391a0;  1 drivers
v000001c9ba1c8a00_0 .net "Si", 0 0, L_000001c9ba339100;  1 drivers
v000001c9ba1ca3a0_0 .net *"_ivl_0", 0 0, L_000001c9ba426080;  1 drivers
v000001c9ba1ca260_0 .net *"_ivl_10", 0 0, L_000001c9ba426550;  1 drivers
v000001c9ba1c97c0_0 .net *"_ivl_14", 0 0, L_000001c9ba427200;  1 drivers
v000001c9ba1c9f40_0 .net *"_ivl_2", 0 0, L_000001c9ba426860;  1 drivers
v000001c9ba1c8280_0 .net *"_ivl_4", 0 0, L_000001c9ba426d30;  1 drivers
v000001c9ba1c8140_0 .net *"_ivl_6", 0 0, L_000001c9ba426e80;  1 drivers
v000001c9ba1c9180_0 .net *"_ivl_8", 0 0, L_000001c9ba4274a0;  1 drivers
S_000001c9ba25db80 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba111860 .param/l "i" 0 5 168, +C4<011>;
S_000001c9ba25d3b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba426630 .functor NOT 1, L_000001c9ba339600, C4<0>, C4<0>, C4<0>;
L_000001c9ba4268d0 .functor AND 1, L_000001c9ba426630, L_000001c9ba338340, C4<1>, C4<1>;
L_000001c9ba4260f0 .functor NOT 1, L_000001c9ba339600, C4<0>, C4<0>, C4<0>;
L_000001c9ba425ad0 .functor AND 1, L_000001c9ba4260f0, L_000001c9ba339880, C4<1>, C4<1>;
L_000001c9ba426710 .functor OR 1, L_000001c9ba4268d0, L_000001c9ba425ad0, C4<0>, C4<0>;
L_000001c9ba4265c0 .functor AND 1, L_000001c9ba338340, L_000001c9ba339880, C4<1>, C4<1>;
L_000001c9ba426400 .functor OR 1, L_000001c9ba426710, L_000001c9ba4265c0, C4<0>, C4<0>;
L_000001c9ba426f60 .functor XOR 1, L_000001c9ba339600, L_000001c9ba338340, C4<0>, C4<0>;
L_000001c9ba426780 .functor XOR 1, L_000001c9ba426f60, L_000001c9ba339880, C4<0>, C4<0>;
v000001c9ba1c94a0_0 .net "Debe", 0 0, L_000001c9ba426400;  1 drivers
v000001c9ba1c9c20_0 .net "Din", 0 0, L_000001c9ba339880;  1 drivers
v000001c9ba1ca620_0 .net "Dout", 0 0, L_000001c9ba426780;  1 drivers
v000001c9ba1c8aa0_0 .net "Ri", 0 0, L_000001c9ba338340;  1 drivers
v000001c9ba1c9680_0 .net "Si", 0 0, L_000001c9ba339600;  1 drivers
v000001c9ba1c8460_0 .net *"_ivl_0", 0 0, L_000001c9ba426630;  1 drivers
v000001c9ba1c8c80_0 .net *"_ivl_10", 0 0, L_000001c9ba4265c0;  1 drivers
v000001c9ba1c8320_0 .net *"_ivl_14", 0 0, L_000001c9ba426f60;  1 drivers
v000001c9ba1c9d60_0 .net *"_ivl_2", 0 0, L_000001c9ba4268d0;  1 drivers
v000001c9ba1ca440_0 .net *"_ivl_4", 0 0, L_000001c9ba4260f0;  1 drivers
v000001c9ba1c8b40_0 .net *"_ivl_6", 0 0, L_000001c9ba425ad0;  1 drivers
v000001c9ba1c9400_0 .net *"_ivl_8", 0 0, L_000001c9ba426710;  1 drivers
S_000001c9ba25d9f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4272e0 .functor NOT 1, L_000001c9ba339740, C4<0>, C4<0>, C4<0>;
L_000001c9ba426ef0 .functor AND 1, L_000001c9ba4272e0, L_000001c9ba3397e0, C4<1>, C4<1>;
L_000001c9ba425d00 .functor NOT 1, L_000001c9ba339740, C4<0>, C4<0>, C4<0>;
L_000001c9ba426fd0 .functor AND 1, L_000001c9ba425d00, L_000001c9ba3383e0, C4<1>, C4<1>;
L_000001c9ba426a20 .functor OR 1, L_000001c9ba426ef0, L_000001c9ba426fd0, C4<0>, C4<0>;
L_000001c9ba4270b0 .functor AND 1, L_000001c9ba3397e0, L_000001c9ba3383e0, C4<1>, C4<1>;
L_000001c9ba426a90 .functor OR 1, L_000001c9ba426a20, L_000001c9ba4270b0, C4<0>, C4<0>;
L_000001c9ba4273c0 .functor XOR 1, L_000001c9ba339740, L_000001c9ba3397e0, C4<0>, C4<0>;
L_000001c9ba425910 .functor XOR 1, L_000001c9ba4273c0, L_000001c9ba3383e0, C4<0>, C4<0>;
v000001c9ba1c83c0_0 .net "Debe", 0 0, L_000001c9ba426a90;  1 drivers
v000001c9ba1c8d20_0 .net "Din", 0 0, L_000001c9ba3383e0;  1 drivers
v000001c9ba1c9cc0_0 .net "Dout", 0 0, L_000001c9ba425910;  1 drivers
v000001c9ba1ca4e0_0 .net "Ri", 0 0, L_000001c9ba3397e0;  1 drivers
v000001c9ba1c8500_0 .net "Si", 0 0, L_000001c9ba339740;  1 drivers
v000001c9ba1c9fe0_0 .net *"_ivl_0", 0 0, L_000001c9ba4272e0;  1 drivers
v000001c9ba1c9e00_0 .net *"_ivl_10", 0 0, L_000001c9ba4270b0;  1 drivers
v000001c9ba1c8be0_0 .net *"_ivl_14", 0 0, L_000001c9ba4273c0;  1 drivers
v000001c9ba1ca080_0 .net *"_ivl_2", 0 0, L_000001c9ba426ef0;  1 drivers
v000001c9ba1ca1c0_0 .net *"_ivl_4", 0 0, L_000001c9ba425d00;  1 drivers
v000001c9ba1c95e0_0 .net *"_ivl_6", 0 0, L_000001c9ba426fd0;  1 drivers
v000001c9ba1c9ae0_0 .net *"_ivl_8", 0 0, L_000001c9ba426a20;  1 drivers
S_000001c9ba25d090 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112120 .param/l "i" 0 5 168, +C4<0100>;
S_000001c9ba25d540 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425980 .functor NOT 1, L_000001c9ba339920, C4<0>, C4<0>, C4<0>;
L_000001c9ba4261d0 .functor AND 1, L_000001c9ba425980, L_000001c9ba339c40, C4<1>, C4<1>;
L_000001c9ba4262b0 .functor NOT 1, L_000001c9ba339920, C4<0>, C4<0>, C4<0>;
L_000001c9ba426470 .functor AND 1, L_000001c9ba4262b0, L_000001c9ba3380c0, C4<1>, C4<1>;
L_000001c9ba425d70 .functor OR 1, L_000001c9ba4261d0, L_000001c9ba426470, C4<0>, C4<0>;
L_000001c9ba425b40 .functor AND 1, L_000001c9ba339c40, L_000001c9ba3380c0, C4<1>, C4<1>;
L_000001c9ba426010 .functor OR 1, L_000001c9ba425d70, L_000001c9ba425b40, C4<0>, C4<0>;
L_000001c9ba426390 .functor XOR 1, L_000001c9ba339920, L_000001c9ba339c40, C4<0>, C4<0>;
L_000001c9ba4264e0 .functor XOR 1, L_000001c9ba426390, L_000001c9ba3380c0, C4<0>, C4<0>;
v000001c9ba1ca300_0 .net "Debe", 0 0, L_000001c9ba426010;  1 drivers
v000001c9ba1c9220_0 .net "Din", 0 0, L_000001c9ba3380c0;  1 drivers
v000001c9ba1c8640_0 .net "Dout", 0 0, L_000001c9ba4264e0;  1 drivers
v000001c9ba1ca120_0 .net "Ri", 0 0, L_000001c9ba339c40;  1 drivers
v000001c9ba1c8780_0 .net "Si", 0 0, L_000001c9ba339920;  1 drivers
v000001c9ba1c9a40_0 .net *"_ivl_0", 0 0, L_000001c9ba425980;  1 drivers
v000001c9ba1c92c0_0 .net *"_ivl_10", 0 0, L_000001c9ba425b40;  1 drivers
v000001c9ba1c8820_0 .net *"_ivl_14", 0 0, L_000001c9ba426390;  1 drivers
v000001c9ba1c8dc0_0 .net *"_ivl_2", 0 0, L_000001c9ba4261d0;  1 drivers
v000001c9ba1c8e60_0 .net *"_ivl_4", 0 0, L_000001c9ba4262b0;  1 drivers
v000001c9ba1c8fa0_0 .net *"_ivl_6", 0 0, L_000001c9ba426470;  1 drivers
v000001c9ba1c9360_0 .net *"_ivl_8", 0 0, L_000001c9ba425d70;  1 drivers
S_000001c9ba25d6d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425de0 .functor NOT 1, L_000001c9ba339ce0, C4<0>, C4<0>, C4<0>;
L_000001c9ba426b00 .functor AND 1, L_000001c9ba425de0, L_000001c9ba339d80, C4<1>, C4<1>;
L_000001c9ba425e50 .functor NOT 1, L_000001c9ba339ce0, C4<0>, C4<0>, C4<0>;
L_000001c9ba425ec0 .functor AND 1, L_000001c9ba425e50, L_000001c9ba339e20, C4<1>, C4<1>;
L_000001c9ba425f30 .functor OR 1, L_000001c9ba426b00, L_000001c9ba425ec0, C4<0>, C4<0>;
L_000001c9ba428f50 .functor AND 1, L_000001c9ba339d80, L_000001c9ba339e20, C4<1>, C4<1>;
L_000001c9ba427660 .functor OR 1, L_000001c9ba425f30, L_000001c9ba428f50, C4<0>, C4<0>;
L_000001c9ba4288c0 .functor XOR 1, L_000001c9ba339ce0, L_000001c9ba339d80, C4<0>, C4<0>;
L_000001c9ba428a10 .functor XOR 1, L_000001c9ba4288c0, L_000001c9ba339e20, C4<0>, C4<0>;
v000001c9ba1c9540_0 .net "Debe", 0 0, L_000001c9ba427660;  1 drivers
v000001c9ba1c9ea0_0 .net "Din", 0 0, L_000001c9ba339e20;  1 drivers
v000001c9ba1c9720_0 .net "Dout", 0 0, L_000001c9ba428a10;  1 drivers
v000001c9ba1ca800_0 .net "Ri", 0 0, L_000001c9ba339d80;  1 drivers
v000001c9ba1ca6c0_0 .net "Si", 0 0, L_000001c9ba339ce0;  1 drivers
v000001c9ba1c9860_0 .net *"_ivl_0", 0 0, L_000001c9ba425de0;  1 drivers
v000001c9ba1c9900_0 .net *"_ivl_10", 0 0, L_000001c9ba428f50;  1 drivers
v000001c9ba1c99a0_0 .net *"_ivl_14", 0 0, L_000001c9ba4288c0;  1 drivers
v000001c9ba1c80a0_0 .net *"_ivl_2", 0 0, L_000001c9ba426b00;  1 drivers
v000001c9ba1ccf60_0 .net *"_ivl_4", 0 0, L_000001c9ba425e50;  1 drivers
v000001c9ba1cb480_0 .net *"_ivl_6", 0 0, L_000001c9ba425ec0;  1 drivers
v000001c9ba1cc880_0 .net *"_ivl_8", 0 0, L_000001c9ba425f30;  1 drivers
S_000001c9ba25d860 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1118e0 .param/l "i" 0 5 168, +C4<0101>;
S_000001c9ba25dd10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4279e0 .functor NOT 1, L_000001c9ba438ab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4280e0 .functor AND 1, L_000001c9ba4279e0, L_000001c9ba439190, C4<1>, C4<1>;
L_000001c9ba428e00 .functor NOT 1, L_000001c9ba438ab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427f20 .functor AND 1, L_000001c9ba428e00, L_000001c9ba43a1d0, C4<1>, C4<1>;
L_000001c9ba428d90 .functor OR 1, L_000001c9ba4280e0, L_000001c9ba427f20, C4<0>, C4<0>;
L_000001c9ba427eb0 .functor AND 1, L_000001c9ba439190, L_000001c9ba43a1d0, C4<1>, C4<1>;
L_000001c9ba428620 .functor OR 1, L_000001c9ba428d90, L_000001c9ba427eb0, C4<0>, C4<0>;
L_000001c9ba427f90 .functor XOR 1, L_000001c9ba438ab0, L_000001c9ba439190, C4<0>, C4<0>;
L_000001c9ba4276d0 .functor XOR 1, L_000001c9ba427f90, L_000001c9ba43a1d0, C4<0>, C4<0>;
v000001c9ba1cac60_0 .net "Debe", 0 0, L_000001c9ba428620;  1 drivers
v000001c9ba1cb200_0 .net "Din", 0 0, L_000001c9ba43a1d0;  1 drivers
v000001c9ba1cd000_0 .net "Dout", 0 0, L_000001c9ba4276d0;  1 drivers
v000001c9ba1cc380_0 .net "Ri", 0 0, L_000001c9ba439190;  1 drivers
v000001c9ba1cbca0_0 .net "Si", 0 0, L_000001c9ba438ab0;  1 drivers
v000001c9ba1cca60_0 .net *"_ivl_0", 0 0, L_000001c9ba4279e0;  1 drivers
v000001c9ba1ca9e0_0 .net *"_ivl_10", 0 0, L_000001c9ba427eb0;  1 drivers
v000001c9ba1cce20_0 .net *"_ivl_14", 0 0, L_000001c9ba427f90;  1 drivers
v000001c9ba1cc560_0 .net *"_ivl_2", 0 0, L_000001c9ba4280e0;  1 drivers
v000001c9ba1cb700_0 .net *"_ivl_4", 0 0, L_000001c9ba428e00;  1 drivers
v000001c9ba1cb980_0 .net *"_ivl_6", 0 0, L_000001c9ba427f20;  1 drivers
v000001c9ba1ca940_0 .net *"_ivl_8", 0 0, L_000001c9ba428d90;  1 drivers
S_000001c9ba25dea0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba428000 .functor NOT 1, L_000001c9ba439cd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427d60 .functor AND 1, L_000001c9ba428000, L_000001c9ba438b50, C4<1>, C4<1>;
L_000001c9ba4284d0 .functor NOT 1, L_000001c9ba439cd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427740 .functor AND 1, L_000001c9ba4284d0, L_000001c9ba439e10, C4<1>, C4<1>;
L_000001c9ba4275f0 .functor OR 1, L_000001c9ba427d60, L_000001c9ba427740, C4<0>, C4<0>;
L_000001c9ba428070 .functor AND 1, L_000001c9ba438b50, L_000001c9ba439e10, C4<1>, C4<1>;
L_000001c9ba427820 .functor OR 1, L_000001c9ba4275f0, L_000001c9ba428070, C4<0>, C4<0>;
L_000001c9ba428770 .functor XOR 1, L_000001c9ba439cd0, L_000001c9ba438b50, C4<0>, C4<0>;
L_000001c9ba427970 .functor XOR 1, L_000001c9ba428770, L_000001c9ba439e10, C4<0>, C4<0>;
v000001c9ba1cc9c0_0 .net "Debe", 0 0, L_000001c9ba427820;  1 drivers
v000001c9ba1ccd80_0 .net "Din", 0 0, L_000001c9ba439e10;  1 drivers
v000001c9ba1cad00_0 .net "Dout", 0 0, L_000001c9ba427970;  1 drivers
v000001c9ba1cb520_0 .net "Ri", 0 0, L_000001c9ba438b50;  1 drivers
v000001c9ba1cc240_0 .net "Si", 0 0, L_000001c9ba439cd0;  1 drivers
v000001c9ba1cb160_0 .net *"_ivl_0", 0 0, L_000001c9ba428000;  1 drivers
v000001c9ba1caf80_0 .net *"_ivl_10", 0 0, L_000001c9ba428070;  1 drivers
v000001c9ba1ccc40_0 .net *"_ivl_14", 0 0, L_000001c9ba428770;  1 drivers
v000001c9ba1cabc0_0 .net *"_ivl_2", 0 0, L_000001c9ba427d60;  1 drivers
v000001c9ba1cc420_0 .net *"_ivl_4", 0 0, L_000001c9ba4284d0;  1 drivers
v000001c9ba1cc2e0_0 .net *"_ivl_6", 0 0, L_000001c9ba427740;  1 drivers
v000001c9ba1cb7a0_0 .net *"_ivl_8", 0 0, L_000001c9ba4275f0;  1 drivers
S_000001c9ba25e3c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba111160 .param/l "i" 0 5 168, +C4<0110>;
S_000001c9ba25e870 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba428460 .functor NOT 1, L_000001c9ba438330, C4<0>, C4<0>, C4<0>;
L_000001c9ba428540 .functor AND 1, L_000001c9ba428460, L_000001c9ba439690, C4<1>, C4<1>;
L_000001c9ba427e40 .functor NOT 1, L_000001c9ba438330, C4<0>, C4<0>, C4<0>;
L_000001c9ba428d20 .functor AND 1, L_000001c9ba427e40, L_000001c9ba438a10, C4<1>, C4<1>;
L_000001c9ba428e70 .functor OR 1, L_000001c9ba428540, L_000001c9ba428d20, C4<0>, C4<0>;
L_000001c9ba428150 .functor AND 1, L_000001c9ba439690, L_000001c9ba438a10, C4<1>, C4<1>;
L_000001c9ba428ee0 .functor OR 1, L_000001c9ba428e70, L_000001c9ba428150, C4<0>, C4<0>;
L_000001c9ba4281c0 .functor XOR 1, L_000001c9ba438330, L_000001c9ba439690, C4<0>, C4<0>;
L_000001c9ba428b60 .functor XOR 1, L_000001c9ba4281c0, L_000001c9ba438a10, C4<0>, C4<0>;
v000001c9ba1cada0_0 .net "Debe", 0 0, L_000001c9ba428ee0;  1 drivers
v000001c9ba1cbc00_0 .net "Din", 0 0, L_000001c9ba438a10;  1 drivers
v000001c9ba1ca8a0_0 .net "Dout", 0 0, L_000001c9ba428b60;  1 drivers
v000001c9ba1cb8e0_0 .net "Ri", 0 0, L_000001c9ba439690;  1 drivers
v000001c9ba1cb2a0_0 .net "Si", 0 0, L_000001c9ba438330;  1 drivers
v000001c9ba1cb0c0_0 .net *"_ivl_0", 0 0, L_000001c9ba428460;  1 drivers
v000001c9ba1cb020_0 .net *"_ivl_10", 0 0, L_000001c9ba428150;  1 drivers
v000001c9ba1caa80_0 .net *"_ivl_14", 0 0, L_000001c9ba4281c0;  1 drivers
v000001c9ba1cb5c0_0 .net *"_ivl_2", 0 0, L_000001c9ba428540;  1 drivers
v000001c9ba1cb840_0 .net *"_ivl_4", 0 0, L_000001c9ba427e40;  1 drivers
v000001c9ba1ccec0_0 .net *"_ivl_6", 0 0, L_000001c9ba428d20;  1 drivers
v000001c9ba1cb340_0 .net *"_ivl_8", 0 0, L_000001c9ba428e70;  1 drivers
S_000001c9ba25f1d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba428930 .functor NOT 1, L_000001c9ba4399b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4289a0 .functor AND 1, L_000001c9ba428930, L_000001c9ba438d30, C4<1>, C4<1>;
L_000001c9ba427cf0 .functor NOT 1, L_000001c9ba4399b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba428cb0 .functor AND 1, L_000001c9ba427cf0, L_000001c9ba43a270, C4<1>, C4<1>;
L_000001c9ba4277b0 .functor OR 1, L_000001c9ba4289a0, L_000001c9ba428cb0, C4<0>, C4<0>;
L_000001c9ba4287e0 .functor AND 1, L_000001c9ba438d30, L_000001c9ba43a270, C4<1>, C4<1>;
L_000001c9ba428fc0 .functor OR 1, L_000001c9ba4277b0, L_000001c9ba4287e0, C4<0>, C4<0>;
L_000001c9ba428230 .functor XOR 1, L_000001c9ba4399b0, L_000001c9ba438d30, C4<0>, C4<0>;
L_000001c9ba429030 .functor XOR 1, L_000001c9ba428230, L_000001c9ba43a270, C4<0>, C4<0>;
v000001c9ba1cbfc0_0 .net "Debe", 0 0, L_000001c9ba428fc0;  1 drivers
v000001c9ba1cc740_0 .net "Din", 0 0, L_000001c9ba43a270;  1 drivers
v000001c9ba1cae40_0 .net "Dout", 0 0, L_000001c9ba429030;  1 drivers
v000001c9ba1caee0_0 .net "Ri", 0 0, L_000001c9ba438d30;  1 drivers
v000001c9ba1ccce0_0 .net "Si", 0 0, L_000001c9ba4399b0;  1 drivers
v000001c9ba1cc920_0 .net *"_ivl_0", 0 0, L_000001c9ba428930;  1 drivers
v000001c9ba1cc7e0_0 .net *"_ivl_10", 0 0, L_000001c9ba4287e0;  1 drivers
v000001c9ba1cc100_0 .net *"_ivl_14", 0 0, L_000001c9ba428230;  1 drivers
v000001c9ba1cbd40_0 .net *"_ivl_2", 0 0, L_000001c9ba4289a0;  1 drivers
v000001c9ba1ccb00_0 .net *"_ivl_4", 0 0, L_000001c9ba427cf0;  1 drivers
v000001c9ba1cb3e0_0 .net *"_ivl_6", 0 0, L_000001c9ba428cb0;  1 drivers
v000001c9ba1cb660_0 .net *"_ivl_8", 0 0, L_000001c9ba4277b0;  1 drivers
S_000001c9ba25f040 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba111a60 .param/l "i" 0 5 168, +C4<0111>;
S_000001c9ba25eb90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25f040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4282a0 .functor NOT 1, L_000001c9ba4390f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427a50 .functor AND 1, L_000001c9ba4282a0, L_000001c9ba438510, C4<1>, C4<1>;
L_000001c9ba428a80 .functor NOT 1, L_000001c9ba4390f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba428310 .functor AND 1, L_000001c9ba428a80, L_000001c9ba439230, C4<1>, C4<1>;
L_000001c9ba428bd0 .functor OR 1, L_000001c9ba427a50, L_000001c9ba428310, C4<0>, C4<0>;
L_000001c9ba4285b0 .functor AND 1, L_000001c9ba438510, L_000001c9ba439230, C4<1>, C4<1>;
L_000001c9ba427dd0 .functor OR 1, L_000001c9ba428bd0, L_000001c9ba4285b0, C4<0>, C4<0>;
L_000001c9ba4290a0 .functor XOR 1, L_000001c9ba4390f0, L_000001c9ba438510, C4<0>, C4<0>;
L_000001c9ba427890 .functor XOR 1, L_000001c9ba4290a0, L_000001c9ba439230, C4<0>, C4<0>;
v000001c9ba1cab20_0 .net "Debe", 0 0, L_000001c9ba427dd0;  1 drivers
v000001c9ba1cc600_0 .net "Din", 0 0, L_000001c9ba439230;  1 drivers
v000001c9ba1cbde0_0 .net "Dout", 0 0, L_000001c9ba427890;  1 drivers
v000001c9ba1cc4c0_0 .net "Ri", 0 0, L_000001c9ba438510;  1 drivers
v000001c9ba1cba20_0 .net "Si", 0 0, L_000001c9ba4390f0;  1 drivers
v000001c9ba1cbac0_0 .net *"_ivl_0", 0 0, L_000001c9ba4282a0;  1 drivers
v000001c9ba1cbb60_0 .net *"_ivl_10", 0 0, L_000001c9ba4285b0;  1 drivers
v000001c9ba1cbe80_0 .net *"_ivl_14", 0 0, L_000001c9ba4290a0;  1 drivers
v000001c9ba1cbf20_0 .net *"_ivl_2", 0 0, L_000001c9ba427a50;  1 drivers
v000001c9ba1cc060_0 .net *"_ivl_4", 0 0, L_000001c9ba428a80;  1 drivers
v000001c9ba1cc1a0_0 .net *"_ivl_6", 0 0, L_000001c9ba428310;  1 drivers
v000001c9ba1ccba0_0 .net *"_ivl_8", 0 0, L_000001c9ba428bd0;  1 drivers
S_000001c9ba25f810 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25f040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba427510 .functor NOT 1, L_000001c9ba439870, C4<0>, C4<0>, C4<0>;
L_000001c9ba427580 .functor AND 1, L_000001c9ba427510, L_000001c9ba43a4f0, C4<1>, C4<1>;
L_000001c9ba428af0 .functor NOT 1, L_000001c9ba439870, C4<0>, C4<0>, C4<0>;
L_000001c9ba428690 .functor AND 1, L_000001c9ba428af0, L_000001c9ba438dd0, C4<1>, C4<1>;
L_000001c9ba427900 .functor OR 1, L_000001c9ba427580, L_000001c9ba428690, C4<0>, C4<0>;
L_000001c9ba428700 .functor AND 1, L_000001c9ba43a4f0, L_000001c9ba438dd0, C4<1>, C4<1>;
L_000001c9ba428380 .functor OR 1, L_000001c9ba427900, L_000001c9ba428700, C4<0>, C4<0>;
L_000001c9ba428c40 .functor XOR 1, L_000001c9ba439870, L_000001c9ba43a4f0, C4<0>, C4<0>;
L_000001c9ba427c80 .functor XOR 1, L_000001c9ba428c40, L_000001c9ba438dd0, C4<0>, C4<0>;
v000001c9ba1cc6a0_0 .net "Debe", 0 0, L_000001c9ba428380;  1 drivers
v000001c9ba1cd140_0 .net "Din", 0 0, L_000001c9ba438dd0;  1 drivers
v000001c9ba1cd6e0_0 .net "Dout", 0 0, L_000001c9ba427c80;  1 drivers
v000001c9ba1ce040_0 .net "Ri", 0 0, L_000001c9ba43a4f0;  1 drivers
v000001c9ba1cd460_0 .net "Si", 0 0, L_000001c9ba439870;  1 drivers
v000001c9ba1cd500_0 .net *"_ivl_0", 0 0, L_000001c9ba427510;  1 drivers
v000001c9ba1cdb40_0 .net *"_ivl_10", 0 0, L_000001c9ba428700;  1 drivers
v000001c9ba1ce0e0_0 .net *"_ivl_14", 0 0, L_000001c9ba428c40;  1 drivers
v000001c9ba1ce220_0 .net *"_ivl_2", 0 0, L_000001c9ba427580;  1 drivers
v000001c9ba1cee00_0 .net *"_ivl_4", 0 0, L_000001c9ba428af0;  1 drivers
v000001c9ba1cefe0_0 .net *"_ivl_6", 0 0, L_000001c9ba428690;  1 drivers
v000001c9ba1cd640_0 .net *"_ivl_8", 0 0, L_000001c9ba427900;  1 drivers
S_000001c9ba25ed20 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1119a0 .param/l "i" 0 5 168, +C4<01000>;
S_000001c9ba25e6e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4283f0 .functor NOT 1, L_000001c9ba4388d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427ac0 .functor AND 1, L_000001c9ba4283f0, L_000001c9ba439550, C4<1>, C4<1>;
L_000001c9ba427b30 .functor NOT 1, L_000001c9ba4388d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba427ba0 .functor AND 1, L_000001c9ba427b30, L_000001c9ba438290, C4<1>, C4<1>;
L_000001c9ba427c10 .functor OR 1, L_000001c9ba427ac0, L_000001c9ba427ba0, C4<0>, C4<0>;
L_000001c9ba428850 .functor AND 1, L_000001c9ba439550, L_000001c9ba438290, C4<1>, C4<1>;
L_000001c9ba42a300 .functor OR 1, L_000001c9ba427c10, L_000001c9ba428850, C4<0>, C4<0>;
L_000001c9ba429960 .functor XOR 1, L_000001c9ba4388d0, L_000001c9ba439550, C4<0>, C4<0>;
L_000001c9ba429ab0 .functor XOR 1, L_000001c9ba429960, L_000001c9ba438290, C4<0>, C4<0>;
v000001c9ba1cd5a0_0 .net "Debe", 0 0, L_000001c9ba42a300;  1 drivers
v000001c9ba1cdc80_0 .net "Din", 0 0, L_000001c9ba438290;  1 drivers
v000001c9ba1cd320_0 .net "Dout", 0 0, L_000001c9ba429ab0;  1 drivers
v000001c9ba1ced60_0 .net "Ri", 0 0, L_000001c9ba439550;  1 drivers
v000001c9ba1cd780_0 .net "Si", 0 0, L_000001c9ba4388d0;  1 drivers
v000001c9ba1cf300_0 .net *"_ivl_0", 0 0, L_000001c9ba4283f0;  1 drivers
v000001c9ba1cdd20_0 .net *"_ivl_10", 0 0, L_000001c9ba428850;  1 drivers
v000001c9ba1cf580_0 .net *"_ivl_14", 0 0, L_000001c9ba429960;  1 drivers
v000001c9ba1cdf00_0 .net *"_ivl_2", 0 0, L_000001c9ba427ac0;  1 drivers
v000001c9ba1cd3c0_0 .net *"_ivl_4", 0 0, L_000001c9ba427b30;  1 drivers
v000001c9ba1cd820_0 .net *"_ivl_6", 0 0, L_000001c9ba427ba0;  1 drivers
v000001c9ba1cd1e0_0 .net *"_ivl_8", 0 0, L_000001c9ba427c10;  1 drivers
S_000001c9ba25fb30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42a4c0 .functor NOT 1, L_000001c9ba4392d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba429b20 .functor AND 1, L_000001c9ba42a4c0, L_000001c9ba43a090, C4<1>, C4<1>;
L_000001c9ba42a760 .functor NOT 1, L_000001c9ba4392d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a0d0 .functor AND 1, L_000001c9ba42a760, L_000001c9ba43a590, C4<1>, C4<1>;
L_000001c9ba429110 .functor OR 1, L_000001c9ba429b20, L_000001c9ba42a0d0, C4<0>, C4<0>;
L_000001c9ba42a7d0 .functor AND 1, L_000001c9ba43a090, L_000001c9ba43a590, C4<1>, C4<1>;
L_000001c9ba42ac30 .functor OR 1, L_000001c9ba429110, L_000001c9ba42a7d0, C4<0>, C4<0>;
L_000001c9ba4293b0 .functor XOR 1, L_000001c9ba4392d0, L_000001c9ba43a090, C4<0>, C4<0>;
L_000001c9ba429180 .functor XOR 1, L_000001c9ba4293b0, L_000001c9ba43a590, C4<0>, C4<0>;
v000001c9ba1cf080_0 .net "Debe", 0 0, L_000001c9ba42ac30;  1 drivers
v000001c9ba1ceea0_0 .net "Din", 0 0, L_000001c9ba43a590;  1 drivers
v000001c9ba1cdaa0_0 .net "Dout", 0 0, L_000001c9ba429180;  1 drivers
v000001c9ba1cf120_0 .net "Ri", 0 0, L_000001c9ba43a090;  1 drivers
v000001c9ba1cd8c0_0 .net "Si", 0 0, L_000001c9ba4392d0;  1 drivers
v000001c9ba1cda00_0 .net *"_ivl_0", 0 0, L_000001c9ba42a4c0;  1 drivers
v000001c9ba1ce180_0 .net *"_ivl_10", 0 0, L_000001c9ba42a7d0;  1 drivers
v000001c9ba1cec20_0 .net *"_ivl_14", 0 0, L_000001c9ba4293b0;  1 drivers
v000001c9ba1cd960_0 .net *"_ivl_2", 0 0, L_000001c9ba429b20;  1 drivers
v000001c9ba1cd280_0 .net *"_ivl_4", 0 0, L_000001c9ba42a760;  1 drivers
v000001c9ba1cf620_0 .net *"_ivl_6", 0 0, L_000001c9ba42a0d0;  1 drivers
v000001c9ba1cef40_0 .net *"_ivl_8", 0 0, L_000001c9ba429110;  1 drivers
S_000001c9ba25eeb0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1112e0 .param/l "i" 0 5 168, +C4<01001>;
S_000001c9ba25f360 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25eeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba429f80 .functor NOT 1, L_000001c9ba43a130, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a840 .functor AND 1, L_000001c9ba429f80, L_000001c9ba438bf0, C4<1>, C4<1>;
L_000001c9ba429ff0 .functor NOT 1, L_000001c9ba43a130, C4<0>, C4<0>, C4<0>;
L_000001c9ba429ce0 .functor AND 1, L_000001c9ba429ff0, L_000001c9ba439370, C4<1>, C4<1>;
L_000001c9ba4298f0 .functor OR 1, L_000001c9ba42a840, L_000001c9ba429ce0, C4<0>, C4<0>;
L_000001c9ba42abc0 .functor AND 1, L_000001c9ba438bf0, L_000001c9ba439370, C4<1>, C4<1>;
L_000001c9ba429880 .functor OR 1, L_000001c9ba4298f0, L_000001c9ba42abc0, C4<0>, C4<0>;
L_000001c9ba42a060 .functor XOR 1, L_000001c9ba43a130, L_000001c9ba438bf0, C4<0>, C4<0>;
L_000001c9ba4291f0 .functor XOR 1, L_000001c9ba42a060, L_000001c9ba439370, C4<0>, C4<0>;
v000001c9ba1cf6c0_0 .net "Debe", 0 0, L_000001c9ba429880;  1 drivers
v000001c9ba1cf1c0_0 .net "Din", 0 0, L_000001c9ba439370;  1 drivers
v000001c9ba1cf760_0 .net "Dout", 0 0, L_000001c9ba4291f0;  1 drivers
v000001c9ba1cdbe0_0 .net "Ri", 0 0, L_000001c9ba438bf0;  1 drivers
v000001c9ba1cddc0_0 .net "Si", 0 0, L_000001c9ba43a130;  1 drivers
v000001c9ba1cea40_0 .net *"_ivl_0", 0 0, L_000001c9ba429f80;  1 drivers
v000001c9ba1cde60_0 .net *"_ivl_10", 0 0, L_000001c9ba42abc0;  1 drivers
v000001c9ba1cdfa0_0 .net *"_ivl_14", 0 0, L_000001c9ba42a060;  1 drivers
v000001c9ba1cf440_0 .net *"_ivl_2", 0 0, L_000001c9ba42a840;  1 drivers
v000001c9ba1ce2c0_0 .net *"_ivl_4", 0 0, L_000001c9ba429ff0;  1 drivers
v000001c9ba1cecc0_0 .net *"_ivl_6", 0 0, L_000001c9ba429ce0;  1 drivers
v000001c9ba1ceae0_0 .net *"_ivl_8", 0 0, L_000001c9ba4298f0;  1 drivers
S_000001c9ba25fcc0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25eeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba429260 .functor NOT 1, L_000001c9ba43a770, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a8b0 .functor AND 1, L_000001c9ba429260, L_000001c9ba439410, C4<1>, C4<1>;
L_000001c9ba429420 .functor NOT 1, L_000001c9ba43a770, C4<0>, C4<0>, C4<0>;
L_000001c9ba429810 .functor AND 1, L_000001c9ba429420, L_000001c9ba438e70, C4<1>, C4<1>;
L_000001c9ba4299d0 .functor OR 1, L_000001c9ba42a8b0, L_000001c9ba429810, C4<0>, C4<0>;
L_000001c9ba42aa00 .functor AND 1, L_000001c9ba439410, L_000001c9ba438e70, C4<1>, C4<1>;
L_000001c9ba4292d0 .functor OR 1, L_000001c9ba4299d0, L_000001c9ba42aa00, C4<0>, C4<0>;
L_000001c9ba429340 .functor XOR 1, L_000001c9ba43a770, L_000001c9ba439410, C4<0>, C4<0>;
L_000001c9ba429d50 .functor XOR 1, L_000001c9ba429340, L_000001c9ba438e70, C4<0>, C4<0>;
v000001c9ba1ce900_0 .net "Debe", 0 0, L_000001c9ba4292d0;  1 drivers
v000001c9ba1ce360_0 .net "Din", 0 0, L_000001c9ba438e70;  1 drivers
v000001c9ba1ce400_0 .net "Dout", 0 0, L_000001c9ba429d50;  1 drivers
v000001c9ba1ce4a0_0 .net "Ri", 0 0, L_000001c9ba439410;  1 drivers
v000001c9ba1ce540_0 .net "Si", 0 0, L_000001c9ba43a770;  1 drivers
v000001c9ba1ce5e0_0 .net *"_ivl_0", 0 0, L_000001c9ba429260;  1 drivers
v000001c9ba1ce680_0 .net *"_ivl_10", 0 0, L_000001c9ba42aa00;  1 drivers
v000001c9ba1ce720_0 .net *"_ivl_14", 0 0, L_000001c9ba429340;  1 drivers
v000001c9ba1cf260_0 .net *"_ivl_2", 0 0, L_000001c9ba42a8b0;  1 drivers
v000001c9ba1cf3a0_0 .net *"_ivl_4", 0 0, L_000001c9ba429420;  1 drivers
v000001c9ba1ce7c0_0 .net *"_ivl_6", 0 0, L_000001c9ba429810;  1 drivers
v000001c9ba1cf4e0_0 .net *"_ivl_8", 0 0, L_000001c9ba4299d0;  1 drivers
S_000001c9ba25e0a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112be0 .param/l "i" 0 5 168, +C4<01010>;
S_000001c9ba25f9a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25e0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42aca0 .functor NOT 1, L_000001c9ba439910, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a610 .functor AND 1, L_000001c9ba42aca0, L_000001c9ba439a50, C4<1>, C4<1>;
L_000001c9ba429490 .functor NOT 1, L_000001c9ba439910, C4<0>, C4<0>, C4<0>;
L_000001c9ba429570 .functor AND 1, L_000001c9ba429490, L_000001c9ba439d70, C4<1>, C4<1>;
L_000001c9ba429500 .functor OR 1, L_000001c9ba42a610, L_000001c9ba429570, C4<0>, C4<0>;
L_000001c9ba42a1b0 .functor AND 1, L_000001c9ba439a50, L_000001c9ba439d70, C4<1>, C4<1>;
L_000001c9ba4295e0 .functor OR 1, L_000001c9ba429500, L_000001c9ba42a1b0, C4<0>, C4<0>;
L_000001c9ba42a990 .functor XOR 1, L_000001c9ba439910, L_000001c9ba439a50, C4<0>, C4<0>;
L_000001c9ba42a140 .functor XOR 1, L_000001c9ba42a990, L_000001c9ba439d70, C4<0>, C4<0>;
v000001c9ba1ce860_0 .net "Debe", 0 0, L_000001c9ba4295e0;  1 drivers
v000001c9ba1cf800_0 .net "Din", 0 0, L_000001c9ba439d70;  1 drivers
v000001c9ba1cd0a0_0 .net "Dout", 0 0, L_000001c9ba42a140;  1 drivers
v000001c9ba1ce9a0_0 .net "Ri", 0 0, L_000001c9ba439a50;  1 drivers
v000001c9ba1ceb80_0 .net "Si", 0 0, L_000001c9ba439910;  1 drivers
v000001c9b9d630d0_0 .net *"_ivl_0", 0 0, L_000001c9ba42aca0;  1 drivers
v000001c9b9d63170_0 .net *"_ivl_10", 0 0, L_000001c9ba42a1b0;  1 drivers
v000001c9b9d63ad0_0 .net *"_ivl_14", 0 0, L_000001c9ba42a990;  1 drivers
v000001c9b9d63530_0 .net *"_ivl_2", 0 0, L_000001c9ba42a610;  1 drivers
v000001c9b9d637b0_0 .net *"_ivl_4", 0 0, L_000001c9ba429490;  1 drivers
v000001c9b9d63850_0 .net *"_ivl_6", 0 0, L_000001c9ba429570;  1 drivers
v000001c9b9d638f0_0 .net *"_ivl_8", 0 0, L_000001c9ba429500;  1 drivers
S_000001c9ba25f4f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25e0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba429f10 .functor NOT 1, L_000001c9ba4385b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a920 .functor AND 1, L_000001c9ba429f10, L_000001c9ba439b90, C4<1>, C4<1>;
L_000001c9ba42aa70 .functor NOT 1, L_000001c9ba4385b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a530 .functor AND 1, L_000001c9ba42aa70, L_000001c9ba438970, C4<1>, C4<1>;
L_000001c9ba429650 .functor OR 1, L_000001c9ba42a920, L_000001c9ba42a530, C4<0>, C4<0>;
L_000001c9ba429dc0 .functor AND 1, L_000001c9ba439b90, L_000001c9ba438970, C4<1>, C4<1>;
L_000001c9ba42aae0 .functor OR 1, L_000001c9ba429650, L_000001c9ba429dc0, C4<0>, C4<0>;
L_000001c9ba4296c0 .functor XOR 1, L_000001c9ba4385b0, L_000001c9ba439b90, C4<0>, C4<0>;
L_000001c9ba429a40 .functor XOR 1, L_000001c9ba4296c0, L_000001c9ba438970, C4<0>, C4<0>;
v000001c9b9d63d50_0 .net "Debe", 0 0, L_000001c9ba42aae0;  1 drivers
v000001c9ba1300a0_0 .net "Din", 0 0, L_000001c9ba438970;  1 drivers
v000001c9ba1301e0_0 .net "Dout", 0 0, L_000001c9ba429a40;  1 drivers
v000001c9ba1314a0_0 .net "Ri", 0 0, L_000001c9ba439b90;  1 drivers
v000001c9ba135960_0 .net "Si", 0 0, L_000001c9ba4385b0;  1 drivers
v000001c9ba0a2770_0 .net *"_ivl_0", 0 0, L_000001c9ba429f10;  1 drivers
v000001c9ba0a3ad0_0 .net *"_ivl_10", 0 0, L_000001c9ba429dc0;  1 drivers
v000001c9ba09b6f0_0 .net *"_ivl_14", 0 0, L_000001c9ba4296c0;  1 drivers
v000001c9ba09bb50_0 .net *"_ivl_2", 0 0, L_000001c9ba42a920;  1 drivers
v000001c9b9eaa600_0 .net *"_ivl_4", 0 0, L_000001c9ba42aa70;  1 drivers
v000001c9b9eab500_0 .net *"_ivl_6", 0 0, L_000001c9ba42a530;  1 drivers
v000001c9b9eaa2e0_0 .net *"_ivl_8", 0 0, L_000001c9ba429650;  1 drivers
S_000001c9ba25ea00 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1126a0 .param/l "i" 0 5 168, +C4<01011>;
S_000001c9ba25fe50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25ea00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42a220 .functor NOT 1, L_000001c9ba43a630, C4<0>, C4<0>, C4<0>;
L_000001c9ba429c70 .functor AND 1, L_000001c9ba42a220, L_000001c9ba4394b0, C4<1>, C4<1>;
L_000001c9ba429730 .functor NOT 1, L_000001c9ba43a630, C4<0>, C4<0>, C4<0>;
L_000001c9ba4297a0 .functor AND 1, L_000001c9ba429730, L_000001c9ba4395f0, C4<1>, C4<1>;
L_000001c9ba42a5a0 .functor OR 1, L_000001c9ba429c70, L_000001c9ba4297a0, C4<0>, C4<0>;
L_000001c9ba429b90 .functor AND 1, L_000001c9ba4394b0, L_000001c9ba4395f0, C4<1>, C4<1>;
L_000001c9ba429c00 .functor OR 1, L_000001c9ba42a5a0, L_000001c9ba429b90, C4<0>, C4<0>;
L_000001c9ba429e30 .functor XOR 1, L_000001c9ba43a630, L_000001c9ba4394b0, C4<0>, C4<0>;
L_000001c9ba429ea0 .functor XOR 1, L_000001c9ba429e30, L_000001c9ba4395f0, C4<0>, C4<0>;
v000001c9b9cfca10_0 .net "Debe", 0 0, L_000001c9ba429c00;  1 drivers
v000001c9ba269c00_0 .net "Din", 0 0, L_000001c9ba4395f0;  1 drivers
v000001c9ba269ca0_0 .net "Dout", 0 0, L_000001c9ba429ea0;  1 drivers
v000001c9ba269e80_0 .net "Ri", 0 0, L_000001c9ba4394b0;  1 drivers
v000001c9ba26a2e0_0 .net "Si", 0 0, L_000001c9ba43a630;  1 drivers
v000001c9ba268260_0 .net *"_ivl_0", 0 0, L_000001c9ba42a220;  1 drivers
v000001c9ba26a6a0_0 .net *"_ivl_10", 0 0, L_000001c9ba429b90;  1 drivers
v000001c9ba269de0_0 .net *"_ivl_14", 0 0, L_000001c9ba429e30;  1 drivers
v000001c9ba268440_0 .net *"_ivl_2", 0 0, L_000001c9ba429c70;  1 drivers
v000001c9ba269200_0 .net *"_ivl_4", 0 0, L_000001c9ba429730;  1 drivers
v000001c9ba2681c0_0 .net *"_ivl_6", 0 0, L_000001c9ba4297a0;  1 drivers
v000001c9ba268120_0 .net *"_ivl_8", 0 0, L_000001c9ba42a5a0;  1 drivers
S_000001c9ba25e230 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25ea00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42a6f0 .functor NOT 1, L_000001c9ba439eb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a680 .functor AND 1, L_000001c9ba42a6f0, L_000001c9ba4383d0, C4<1>, C4<1>;
L_000001c9ba42a290 .functor NOT 1, L_000001c9ba439eb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42a370 .functor AND 1, L_000001c9ba42a290, L_000001c9ba43a310, C4<1>, C4<1>;
L_000001c9ba42a3e0 .functor OR 1, L_000001c9ba42a680, L_000001c9ba42a370, C4<0>, C4<0>;
L_000001c9ba42a450 .functor AND 1, L_000001c9ba4383d0, L_000001c9ba43a310, C4<1>, C4<1>;
L_000001c9ba42ab50 .functor OR 1, L_000001c9ba42a3e0, L_000001c9ba42a450, C4<0>, C4<0>;
L_000001c9ba42c590 .functor XOR 1, L_000001c9ba439eb0, L_000001c9ba4383d0, C4<0>, C4<0>;
L_000001c9ba42bbf0 .functor XOR 1, L_000001c9ba42c590, L_000001c9ba43a310, C4<0>, C4<0>;
v000001c9ba26a600_0 .net "Debe", 0 0, L_000001c9ba42ab50;  1 drivers
v000001c9ba2684e0_0 .net "Din", 0 0, L_000001c9ba43a310;  1 drivers
v000001c9ba268d00_0 .net "Dout", 0 0, L_000001c9ba42bbf0;  1 drivers
v000001c9ba268a80_0 .net "Ri", 0 0, L_000001c9ba4383d0;  1 drivers
v000001c9ba2689e0_0 .net "Si", 0 0, L_000001c9ba439eb0;  1 drivers
v000001c9ba268800_0 .net *"_ivl_0", 0 0, L_000001c9ba42a6f0;  1 drivers
v000001c9ba26a4c0_0 .net *"_ivl_10", 0 0, L_000001c9ba42a450;  1 drivers
v000001c9ba268580_0 .net *"_ivl_14", 0 0, L_000001c9ba42c590;  1 drivers
v000001c9ba269480_0 .net *"_ivl_2", 0 0, L_000001c9ba42a680;  1 drivers
v000001c9ba269b60_0 .net *"_ivl_4", 0 0, L_000001c9ba42a290;  1 drivers
v000001c9ba268f80_0 .net *"_ivl_6", 0 0, L_000001c9ba42a370;  1 drivers
v000001c9ba26a740_0 .net *"_ivl_8", 0 0, L_000001c9ba42a3e0;  1 drivers
S_000001c9ba25f680 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112e60 .param/l "i" 0 5 168, +C4<01100>;
S_000001c9ba25e550 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba25f680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42b3a0 .functor NOT 1, L_000001c9ba439730, C4<0>, C4<0>, C4<0>;
L_000001c9ba42b9c0 .functor AND 1, L_000001c9ba42b3a0, L_000001c9ba43a6d0, C4<1>, C4<1>;
L_000001c9ba42ba30 .functor NOT 1, L_000001c9ba439730, C4<0>, C4<0>, C4<0>;
L_000001c9ba42b640 .functor AND 1, L_000001c9ba42ba30, L_000001c9ba43a810, C4<1>, C4<1>;
L_000001c9ba42c4b0 .functor OR 1, L_000001c9ba42b9c0, L_000001c9ba42b640, C4<0>, C4<0>;
L_000001c9ba42b6b0 .functor AND 1, L_000001c9ba43a6d0, L_000001c9ba43a810, C4<1>, C4<1>;
L_000001c9ba42bd40 .functor OR 1, L_000001c9ba42c4b0, L_000001c9ba42b6b0, C4<0>, C4<0>;
L_000001c9ba42b720 .functor XOR 1, L_000001c9ba439730, L_000001c9ba43a6d0, C4<0>, C4<0>;
L_000001c9ba42adf0 .functor XOR 1, L_000001c9ba42b720, L_000001c9ba43a810, C4<0>, C4<0>;
v000001c9ba2690c0_0 .net "Debe", 0 0, L_000001c9ba42bd40;  1 drivers
v000001c9ba268300_0 .net "Din", 0 0, L_000001c9ba43a810;  1 drivers
v000001c9ba2697a0_0 .net "Dout", 0 0, L_000001c9ba42adf0;  1 drivers
v000001c9ba268b20_0 .net "Ri", 0 0, L_000001c9ba43a6d0;  1 drivers
v000001c9ba269840_0 .net "Si", 0 0, L_000001c9ba439730;  1 drivers
v000001c9ba2683a0_0 .net *"_ivl_0", 0 0, L_000001c9ba42b3a0;  1 drivers
v000001c9ba26a7e0_0 .net *"_ivl_10", 0 0, L_000001c9ba42b6b0;  1 drivers
v000001c9ba269f20_0 .net *"_ivl_14", 0 0, L_000001c9ba42b720;  1 drivers
v000001c9ba268620_0 .net *"_ivl_2", 0 0, L_000001c9ba42b9c0;  1 drivers
v000001c9ba2692a0_0 .net *"_ivl_4", 0 0, L_000001c9ba42ba30;  1 drivers
v000001c9ba2686c0_0 .net *"_ivl_6", 0 0, L_000001c9ba42b640;  1 drivers
v000001c9ba268760_0 .net *"_ivl_8", 0 0, L_000001c9ba42c4b0;  1 drivers
S_000001c9ba2880d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba25f680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42b950 .functor NOT 1, L_000001c9ba439c30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42bdb0 .functor AND 1, L_000001c9ba42b950, L_000001c9ba438470, C4<1>, C4<1>;
L_000001c9ba42b800 .functor NOT 1, L_000001c9ba439c30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42b020 .functor AND 1, L_000001c9ba42b800, L_000001c9ba439af0, C4<1>, C4<1>;
L_000001c9ba42b870 .functor OR 1, L_000001c9ba42bdb0, L_000001c9ba42b020, C4<0>, C4<0>;
L_000001c9ba42bb80 .functor AND 1, L_000001c9ba438470, L_000001c9ba439af0, C4<1>, C4<1>;
L_000001c9ba42be20 .functor OR 1, L_000001c9ba42b870, L_000001c9ba42bb80, C4<0>, C4<0>;
L_000001c9ba42b100 .functor XOR 1, L_000001c9ba439c30, L_000001c9ba438470, C4<0>, C4<0>;
L_000001c9ba42b8e0 .functor XOR 1, L_000001c9ba42b100, L_000001c9ba439af0, C4<0>, C4<0>;
v000001c9ba269fc0_0 .net "Debe", 0 0, L_000001c9ba42be20;  1 drivers
v000001c9ba2688a0_0 .net "Din", 0 0, L_000001c9ba439af0;  1 drivers
v000001c9ba269340_0 .net "Dout", 0 0, L_000001c9ba42b8e0;  1 drivers
v000001c9ba26a880_0 .net "Ri", 0 0, L_000001c9ba438470;  1 drivers
v000001c9ba2693e0_0 .net "Si", 0 0, L_000001c9ba439c30;  1 drivers
v000001c9ba26a380_0 .net *"_ivl_0", 0 0, L_000001c9ba42b950;  1 drivers
v000001c9ba269700_0 .net *"_ivl_10", 0 0, L_000001c9ba42bb80;  1 drivers
v000001c9ba268940_0 .net *"_ivl_14", 0 0, L_000001c9ba42b100;  1 drivers
v000001c9ba269d40_0 .net *"_ivl_2", 0 0, L_000001c9ba42bdb0;  1 drivers
v000001c9ba268bc0_0 .net *"_ivl_4", 0 0, L_000001c9ba42b800;  1 drivers
v000001c9ba268e40_0 .net *"_ivl_6", 0 0, L_000001c9ba42b020;  1 drivers
v000001c9ba269520_0 .net *"_ivl_8", 0 0, L_000001c9ba42b870;  1 drivers
S_000001c9ba289390 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112420 .param/l "i" 0 5 168, +C4<01101>;
S_000001c9ba288580 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba289390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42b790 .functor NOT 1, L_000001c9ba438c90, C4<0>, C4<0>, C4<0>;
L_000001c9ba42c7c0 .functor AND 1, L_000001c9ba42b790, L_000001c9ba439f50, C4<1>, C4<1>;
L_000001c9ba42bc60 .functor NOT 1, L_000001c9ba438c90, C4<0>, C4<0>, C4<0>;
L_000001c9ba42be90 .functor AND 1, L_000001c9ba42bc60, L_000001c9ba4397d0, C4<1>, C4<1>;
L_000001c9ba42c360 .functor OR 1, L_000001c9ba42c7c0, L_000001c9ba42be90, C4<0>, C4<0>;
L_000001c9ba42ad80 .functor AND 1, L_000001c9ba439f50, L_000001c9ba4397d0, C4<1>, C4<1>;
L_000001c9ba42c130 .functor OR 1, L_000001c9ba42c360, L_000001c9ba42ad80, C4<0>, C4<0>;
L_000001c9ba42baa0 .functor XOR 1, L_000001c9ba438c90, L_000001c9ba439f50, C4<0>, C4<0>;
L_000001c9ba42b410 .functor XOR 1, L_000001c9ba42baa0, L_000001c9ba4397d0, C4<0>, C4<0>;
v000001c9ba2695c0_0 .net "Debe", 0 0, L_000001c9ba42c130;  1 drivers
v000001c9ba268c60_0 .net "Din", 0 0, L_000001c9ba4397d0;  1 drivers
v000001c9ba269160_0 .net "Dout", 0 0, L_000001c9ba42b410;  1 drivers
v000001c9ba268da0_0 .net "Ri", 0 0, L_000001c9ba439f50;  1 drivers
v000001c9ba268ee0_0 .net "Si", 0 0, L_000001c9ba438c90;  1 drivers
v000001c9ba269020_0 .net *"_ivl_0", 0 0, L_000001c9ba42b790;  1 drivers
v000001c9ba269660_0 .net *"_ivl_10", 0 0, L_000001c9ba42ad80;  1 drivers
v000001c9ba2698e0_0 .net *"_ivl_14", 0 0, L_000001c9ba42baa0;  1 drivers
v000001c9ba269980_0 .net *"_ivl_2", 0 0, L_000001c9ba42c7c0;  1 drivers
v000001c9ba269a20_0 .net *"_ivl_4", 0 0, L_000001c9ba42bc60;  1 drivers
v000001c9ba269ac0_0 .net *"_ivl_6", 0 0, L_000001c9ba42be90;  1 drivers
v000001c9ba26a060_0 .net *"_ivl_8", 0 0, L_000001c9ba42c360;  1 drivers
S_000001c9ba288260 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba289390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42af40 .functor NOT 1, L_000001c9ba439ff0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42bb10 .functor AND 1, L_000001c9ba42af40, L_000001c9ba438f10, C4<1>, C4<1>;
L_000001c9ba42bf00 .functor NOT 1, L_000001c9ba439ff0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42b250 .functor AND 1, L_000001c9ba42bf00, L_000001c9ba43a3b0, C4<1>, C4<1>;
L_000001c9ba42c830 .functor OR 1, L_000001c9ba42bb10, L_000001c9ba42b250, C4<0>, C4<0>;
L_000001c9ba42c8a0 .functor AND 1, L_000001c9ba438f10, L_000001c9ba43a3b0, C4<1>, C4<1>;
L_000001c9ba42ae60 .functor OR 1, L_000001c9ba42c830, L_000001c9ba42c8a0, C4<0>, C4<0>;
L_000001c9ba42bf70 .functor XOR 1, L_000001c9ba439ff0, L_000001c9ba438f10, C4<0>, C4<0>;
L_000001c9ba42b170 .functor XOR 1, L_000001c9ba42bf70, L_000001c9ba43a3b0, C4<0>, C4<0>;
v000001c9ba26a100_0 .net "Debe", 0 0, L_000001c9ba42ae60;  1 drivers
v000001c9ba26a1a0_0 .net "Din", 0 0, L_000001c9ba43a3b0;  1 drivers
v000001c9ba26a240_0 .net "Dout", 0 0, L_000001c9ba42b170;  1 drivers
v000001c9ba26a420_0 .net "Ri", 0 0, L_000001c9ba438f10;  1 drivers
v000001c9ba26a560_0 .net "Si", 0 0, L_000001c9ba439ff0;  1 drivers
v000001c9ba26c860_0 .net *"_ivl_0", 0 0, L_000001c9ba42af40;  1 drivers
v000001c9ba26c180_0 .net *"_ivl_10", 0 0, L_000001c9ba42c8a0;  1 drivers
v000001c9ba26bd20_0 .net *"_ivl_14", 0 0, L_000001c9ba42bf70;  1 drivers
v000001c9ba26b460_0 .net *"_ivl_2", 0 0, L_000001c9ba42bb10;  1 drivers
v000001c9ba26af60_0 .net *"_ivl_4", 0 0, L_000001c9ba42bf00;  1 drivers
v000001c9ba26ae20_0 .net *"_ivl_6", 0 0, L_000001c9ba42b250;  1 drivers
v000001c9ba26cea0_0 .net *"_ivl_8", 0 0, L_000001c9ba42c830;  1 drivers
S_000001c9ba2896b0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1130a0 .param/l "i" 0 5 168, +C4<01110>;
S_000001c9ba288bc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2896b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42b2c0 .functor NOT 1, L_000001c9ba438fb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42bcd0 .functor AND 1, L_000001c9ba42b2c0, L_000001c9ba43a450, C4<1>, C4<1>;
L_000001c9ba42c2f0 .functor NOT 1, L_000001c9ba438fb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42c600 .functor AND 1, L_000001c9ba42c2f0, L_000001c9ba439050, C4<1>, C4<1>;
L_000001c9ba42bfe0 .functor OR 1, L_000001c9ba42bcd0, L_000001c9ba42c600, C4<0>, C4<0>;
L_000001c9ba42c1a0 .functor AND 1, L_000001c9ba43a450, L_000001c9ba439050, C4<1>, C4<1>;
L_000001c9ba42ad10 .functor OR 1, L_000001c9ba42bfe0, L_000001c9ba42c1a0, C4<0>, C4<0>;
L_000001c9ba42c050 .functor XOR 1, L_000001c9ba438fb0, L_000001c9ba43a450, C4<0>, C4<0>;
L_000001c9ba42c210 .functor XOR 1, L_000001c9ba42c050, L_000001c9ba439050, C4<0>, C4<0>;
v000001c9ba26bb40_0 .net "Debe", 0 0, L_000001c9ba42ad10;  1 drivers
v000001c9ba26b000_0 .net "Din", 0 0, L_000001c9ba439050;  1 drivers
v000001c9ba26cb80_0 .net "Dout", 0 0, L_000001c9ba42c210;  1 drivers
v000001c9ba26b5a0_0 .net "Ri", 0 0, L_000001c9ba43a450;  1 drivers
v000001c9ba26bc80_0 .net "Si", 0 0, L_000001c9ba438fb0;  1 drivers
v000001c9ba26b500_0 .net *"_ivl_0", 0 0, L_000001c9ba42b2c0;  1 drivers
v000001c9ba26ccc0_0 .net *"_ivl_10", 0 0, L_000001c9ba42c1a0;  1 drivers
v000001c9ba26c360_0 .net *"_ivl_14", 0 0, L_000001c9ba42c050;  1 drivers
v000001c9ba26cfe0_0 .net *"_ivl_2", 0 0, L_000001c9ba42bcd0;  1 drivers
v000001c9ba26bdc0_0 .net *"_ivl_4", 0 0, L_000001c9ba42c2f0;  1 drivers
v000001c9ba26c900_0 .net *"_ivl_6", 0 0, L_000001c9ba42c600;  1 drivers
v000001c9ba26b0a0_0 .net *"_ivl_8", 0 0, L_000001c9ba42bfe0;  1 drivers
S_000001c9ba2899d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2896b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42b480 .functor NOT 1, L_000001c9ba43a8b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42c0c0 .functor AND 1, L_000001c9ba42b480, L_000001c9ba438150, C4<1>, C4<1>;
L_000001c9ba42c280 .functor NOT 1, L_000001c9ba43a8b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42aed0 .functor AND 1, L_000001c9ba42c280, L_000001c9ba4381f0, C4<1>, C4<1>;
L_000001c9ba42c3d0 .functor OR 1, L_000001c9ba42c0c0, L_000001c9ba42aed0, C4<0>, C4<0>;
L_000001c9ba42b4f0 .functor AND 1, L_000001c9ba438150, L_000001c9ba4381f0, C4<1>, C4<1>;
L_000001c9ba42b330 .functor OR 1, L_000001c9ba42c3d0, L_000001c9ba42b4f0, C4<0>, C4<0>;
L_000001c9ba42afb0 .functor XOR 1, L_000001c9ba43a8b0, L_000001c9ba438150, C4<0>, C4<0>;
L_000001c9ba42b090 .functor XOR 1, L_000001c9ba42afb0, L_000001c9ba4381f0, C4<0>, C4<0>;
v000001c9ba26cd60_0 .net "Debe", 0 0, L_000001c9ba42b330;  1 drivers
v000001c9ba26c400_0 .net "Din", 0 0, L_000001c9ba4381f0;  1 drivers
v000001c9ba26b640_0 .net "Dout", 0 0, L_000001c9ba42b090;  1 drivers
v000001c9ba26c4a0_0 .net "Ri", 0 0, L_000001c9ba438150;  1 drivers
v000001c9ba26c540_0 .net "Si", 0 0, L_000001c9ba43a8b0;  1 drivers
v000001c9ba26be60_0 .net *"_ivl_0", 0 0, L_000001c9ba42b480;  1 drivers
v000001c9ba26cae0_0 .net *"_ivl_10", 0 0, L_000001c9ba42b4f0;  1 drivers
v000001c9ba26aba0_0 .net *"_ivl_14", 0 0, L_000001c9ba42afb0;  1 drivers
v000001c9ba26b820_0 .net *"_ivl_2", 0 0, L_000001c9ba42c0c0;  1 drivers
v000001c9ba26ad80_0 .net *"_ivl_4", 0 0, L_000001c9ba42c280;  1 drivers
v000001c9ba26c5e0_0 .net *"_ivl_6", 0 0, L_000001c9ba42aed0;  1 drivers
v000001c9ba26aec0_0 .net *"_ivl_8", 0 0, L_000001c9ba42c3d0;  1 drivers
S_000001c9ba289070 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112620 .param/l "i" 0 5 168, +C4<01111>;
S_000001c9ba2888a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba289070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42c440 .functor NOT 1, L_000001c9ba438650, C4<0>, C4<0>, C4<0>;
L_000001c9ba42c520 .functor AND 1, L_000001c9ba42c440, L_000001c9ba4386f0, C4<1>, C4<1>;
L_000001c9ba42c670 .functor NOT 1, L_000001c9ba438650, C4<0>, C4<0>, C4<0>;
L_000001c9ba42b1e0 .functor AND 1, L_000001c9ba42c670, L_000001c9ba438790, C4<1>, C4<1>;
L_000001c9ba42b560 .functor OR 1, L_000001c9ba42c520, L_000001c9ba42b1e0, C4<0>, C4<0>;
L_000001c9ba42c6e0 .functor AND 1, L_000001c9ba4386f0, L_000001c9ba438790, C4<1>, C4<1>;
L_000001c9ba42c750 .functor OR 1, L_000001c9ba42b560, L_000001c9ba42c6e0, C4<0>, C4<0>;
L_000001c9ba42b5d0 .functor XOR 1, L_000001c9ba438650, L_000001c9ba4386f0, C4<0>, C4<0>;
L_000001c9ba42d2b0 .functor XOR 1, L_000001c9ba42b5d0, L_000001c9ba438790, C4<0>, C4<0>;
v000001c9ba26b140_0 .net "Debe", 0 0, L_000001c9ba42c750;  1 drivers
v000001c9ba26b1e0_0 .net "Din", 0 0, L_000001c9ba438790;  1 drivers
v000001c9ba26c7c0_0 .net "Dout", 0 0, L_000001c9ba42d2b0;  1 drivers
v000001c9ba26b6e0_0 .net "Ri", 0 0, L_000001c9ba4386f0;  1 drivers
v000001c9ba26b280_0 .net "Si", 0 0, L_000001c9ba438650;  1 drivers
v000001c9ba26b320_0 .net *"_ivl_0", 0 0, L_000001c9ba42c440;  1 drivers
v000001c9ba26b3c0_0 .net *"_ivl_10", 0 0, L_000001c9ba42c6e0;  1 drivers
v000001c9ba26bfa0_0 .net *"_ivl_14", 0 0, L_000001c9ba42b5d0;  1 drivers
v000001c9ba26a9c0_0 .net *"_ivl_2", 0 0, L_000001c9ba42c520;  1 drivers
v000001c9ba26bbe0_0 .net *"_ivl_4", 0 0, L_000001c9ba42c670;  1 drivers
v000001c9ba26b8c0_0 .net *"_ivl_6", 0 0, L_000001c9ba42b1e0;  1 drivers
v000001c9ba26b960_0 .net *"_ivl_8", 0 0, L_000001c9ba42b560;  1 drivers
S_000001c9ba289b60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba289070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42d080 .functor NOT 1, L_000001c9ba438830, C4<0>, C4<0>, C4<0>;
L_000001c9ba42cf30 .functor AND 1, L_000001c9ba42d080, L_000001c9ba43cb10, C4<1>, C4<1>;
L_000001c9ba42de10 .functor NOT 1, L_000001c9ba438830, C4<0>, C4<0>, C4<0>;
L_000001c9ba42dd30 .functor AND 1, L_000001c9ba42de10, L_000001c9ba43c610, C4<1>, C4<1>;
L_000001c9ba42cde0 .functor OR 1, L_000001c9ba42cf30, L_000001c9ba42dd30, C4<0>, C4<0>;
L_000001c9ba42cb40 .functor AND 1, L_000001c9ba43cb10, L_000001c9ba43c610, C4<1>, C4<1>;
L_000001c9ba42ce50 .functor OR 1, L_000001c9ba42cde0, L_000001c9ba42cb40, C4<0>, C4<0>;
L_000001c9ba42cec0 .functor XOR 1, L_000001c9ba438830, L_000001c9ba43cb10, C4<0>, C4<0>;
L_000001c9ba42e190 .functor XOR 1, L_000001c9ba42cec0, L_000001c9ba43c610, C4<0>, C4<0>;
v000001c9ba26c680_0 .net "Debe", 0 0, L_000001c9ba42ce50;  1 drivers
v000001c9ba26c9a0_0 .net "Din", 0 0, L_000001c9ba43c610;  1 drivers
v000001c9ba26b780_0 .net "Dout", 0 0, L_000001c9ba42e190;  1 drivers
v000001c9ba26ba00_0 .net "Ri", 0 0, L_000001c9ba43cb10;  1 drivers
v000001c9ba26baa0_0 .net "Si", 0 0, L_000001c9ba438830;  1 drivers
v000001c9ba26cf40_0 .net *"_ivl_0", 0 0, L_000001c9ba42d080;  1 drivers
v000001c9ba26bf00_0 .net *"_ivl_10", 0 0, L_000001c9ba42cb40;  1 drivers
v000001c9ba26c040_0 .net *"_ivl_14", 0 0, L_000001c9ba42cec0;  1 drivers
v000001c9ba26c2c0_0 .net *"_ivl_2", 0 0, L_000001c9ba42cf30;  1 drivers
v000001c9ba26ace0_0 .net *"_ivl_4", 0 0, L_000001c9ba42de10;  1 drivers
v000001c9ba26c0e0_0 .net *"_ivl_6", 0 0, L_000001c9ba42dd30;  1 drivers
v000001c9ba26ac40_0 .net *"_ivl_8", 0 0, L_000001c9ba42cde0;  1 drivers
S_000001c9ba289840 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112760 .param/l "i" 0 5 168, +C4<010000>;
S_000001c9ba288d50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba289840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42e430 .functor NOT 1, L_000001c9ba43ab30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e040 .functor AND 1, L_000001c9ba42e430, L_000001c9ba43aa90, C4<1>, C4<1>;
L_000001c9ba42ca60 .functor NOT 1, L_000001c9ba43ab30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42c9f0 .functor AND 1, L_000001c9ba42ca60, L_000001c9ba43abd0, C4<1>, C4<1>;
L_000001c9ba42cfa0 .functor OR 1, L_000001c9ba42e040, L_000001c9ba42c9f0, C4<0>, C4<0>;
L_000001c9ba42d160 .functor AND 1, L_000001c9ba43aa90, L_000001c9ba43abd0, C4<1>, C4<1>;
L_000001c9ba42d8d0 .functor OR 1, L_000001c9ba42cfa0, L_000001c9ba42d160, C4<0>, C4<0>;
L_000001c9ba42c910 .functor XOR 1, L_000001c9ba43ab30, L_000001c9ba43aa90, C4<0>, C4<0>;
L_000001c9ba42d6a0 .functor XOR 1, L_000001c9ba42c910, L_000001c9ba43abd0, C4<0>, C4<0>;
v000001c9ba26c220_0 .net "Debe", 0 0, L_000001c9ba42d8d0;  1 drivers
v000001c9ba26c720_0 .net "Din", 0 0, L_000001c9ba43abd0;  1 drivers
v000001c9ba26aa60_0 .net "Dout", 0 0, L_000001c9ba42d6a0;  1 drivers
v000001c9ba26ca40_0 .net "Ri", 0 0, L_000001c9ba43aa90;  1 drivers
v000001c9ba26cc20_0 .net "Si", 0 0, L_000001c9ba43ab30;  1 drivers
v000001c9ba26ce00_0 .net *"_ivl_0", 0 0, L_000001c9ba42e430;  1 drivers
v000001c9ba26ab00_0 .net *"_ivl_10", 0 0, L_000001c9ba42d160;  1 drivers
v000001c9ba26d080_0 .net *"_ivl_14", 0 0, L_000001c9ba42c910;  1 drivers
v000001c9ba26a920_0 .net *"_ivl_2", 0 0, L_000001c9ba42e040;  1 drivers
v000001c9ba26d440_0 .net *"_ivl_4", 0 0, L_000001c9ba42ca60;  1 drivers
v000001c9ba26e5c0_0 .net *"_ivl_6", 0 0, L_000001c9ba42c9f0;  1 drivers
v000001c9ba26de40_0 .net *"_ivl_8", 0 0, L_000001c9ba42cfa0;  1 drivers
S_000001c9ba289520 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba289840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42de80 .functor NOT 1, L_000001c9ba43b7b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42d400 .functor AND 1, L_000001c9ba42de80, L_000001c9ba43cc50, C4<1>, C4<1>;
L_000001c9ba42df60 .functor NOT 1, L_000001c9ba43b7b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e200 .functor AND 1, L_000001c9ba42df60, L_000001c9ba43cd90, C4<1>, C4<1>;
L_000001c9ba42def0 .functor OR 1, L_000001c9ba42d400, L_000001c9ba42e200, C4<0>, C4<0>;
L_000001c9ba42cc20 .functor AND 1, L_000001c9ba43cc50, L_000001c9ba43cd90, C4<1>, C4<1>;
L_000001c9ba42d4e0 .functor OR 1, L_000001c9ba42def0, L_000001c9ba42cc20, C4<0>, C4<0>;
L_000001c9ba42d0f0 .functor XOR 1, L_000001c9ba43b7b0, L_000001c9ba43cc50, C4<0>, C4<0>;
L_000001c9ba42d710 .functor XOR 1, L_000001c9ba42d0f0, L_000001c9ba43cd90, C4<0>, C4<0>;
v000001c9ba26ea20_0 .net "Debe", 0 0, L_000001c9ba42d4e0;  1 drivers
v000001c9ba26f240_0 .net "Din", 0 0, L_000001c9ba43cd90;  1 drivers
v000001c9ba26f2e0_0 .net "Dout", 0 0, L_000001c9ba42d710;  1 drivers
v000001c9ba26f880_0 .net "Ri", 0 0, L_000001c9ba43cc50;  1 drivers
v000001c9ba26df80_0 .net "Si", 0 0, L_000001c9ba43b7b0;  1 drivers
v000001c9ba26e200_0 .net *"_ivl_0", 0 0, L_000001c9ba42de80;  1 drivers
v000001c9ba26d1c0_0 .net *"_ivl_10", 0 0, L_000001c9ba42cc20;  1 drivers
v000001c9ba26d120_0 .net *"_ivl_14", 0 0, L_000001c9ba42d0f0;  1 drivers
v000001c9ba26f380_0 .net *"_ivl_2", 0 0, L_000001c9ba42d400;  1 drivers
v000001c9ba26f060_0 .net *"_ivl_4", 0 0, L_000001c9ba42df60;  1 drivers
v000001c9ba26d260_0 .net *"_ivl_6", 0 0, L_000001c9ba42e200;  1 drivers
v000001c9ba26d580_0 .net *"_ivl_8", 0 0, L_000001c9ba42def0;  1 drivers
S_000001c9ba289cf0 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112860 .param/l "i" 0 5 168, +C4<010001>;
S_000001c9ba289e80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba289cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42dda0 .functor NOT 1, L_000001c9ba43b350, C4<0>, C4<0>, C4<0>;
L_000001c9ba42d1d0 .functor AND 1, L_000001c9ba42dda0, L_000001c9ba43ccf0, C4<1>, C4<1>;
L_000001c9ba42d240 .functor NOT 1, L_000001c9ba43b350, C4<0>, C4<0>, C4<0>;
L_000001c9ba42d470 .functor AND 1, L_000001c9ba42d240, L_000001c9ba43c070, C4<1>, C4<1>;
L_000001c9ba42cc90 .functor OR 1, L_000001c9ba42d1d0, L_000001c9ba42d470, C4<0>, C4<0>;
L_000001c9ba42e0b0 .functor AND 1, L_000001c9ba43ccf0, L_000001c9ba43c070, C4<1>, C4<1>;
L_000001c9ba42cd00 .functor OR 1, L_000001c9ba42cc90, L_000001c9ba42e0b0, C4<0>, C4<0>;
L_000001c9ba42cbb0 .functor XOR 1, L_000001c9ba43b350, L_000001c9ba43ccf0, C4<0>, C4<0>;
L_000001c9ba42e270 .functor XOR 1, L_000001c9ba42cbb0, L_000001c9ba43c070, C4<0>, C4<0>;
v000001c9ba26d4e0_0 .net "Debe", 0 0, L_000001c9ba42cd00;  1 drivers
v000001c9ba26e480_0 .net "Din", 0 0, L_000001c9ba43c070;  1 drivers
v000001c9ba26d8a0_0 .net "Dout", 0 0, L_000001c9ba42e270;  1 drivers
v000001c9ba26ede0_0 .net "Ri", 0 0, L_000001c9ba43ccf0;  1 drivers
v000001c9ba26dee0_0 .net "Si", 0 0, L_000001c9ba43b350;  1 drivers
v000001c9ba26e2a0_0 .net *"_ivl_0", 0 0, L_000001c9ba42dda0;  1 drivers
v000001c9ba26e520_0 .net *"_ivl_10", 0 0, L_000001c9ba42e0b0;  1 drivers
v000001c9ba26e7a0_0 .net *"_ivl_14", 0 0, L_000001c9ba42cbb0;  1 drivers
v000001c9ba26db20_0 .net *"_ivl_2", 0 0, L_000001c9ba42d1d0;  1 drivers
v000001c9ba26d760_0 .net *"_ivl_4", 0 0, L_000001c9ba42d240;  1 drivers
v000001c9ba26e020_0 .net *"_ivl_6", 0 0, L_000001c9ba42d470;  1 drivers
v000001c9ba26e3e0_0 .net *"_ivl_8", 0 0, L_000001c9ba42cc90;  1 drivers
S_000001c9ba2883f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba289cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42d550 .functor NOT 1, L_000001c9ba43c110, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e4a0 .functor AND 1, L_000001c9ba42d550, L_000001c9ba43c1b0, C4<1>, C4<1>;
L_000001c9ba42d010 .functor NOT 1, L_000001c9ba43c110, C4<0>, C4<0>, C4<0>;
L_000001c9ba42d320 .functor AND 1, L_000001c9ba42d010, L_000001c9ba43c570, C4<1>, C4<1>;
L_000001c9ba42c980 .functor OR 1, L_000001c9ba42e4a0, L_000001c9ba42d320, C4<0>, C4<0>;
L_000001c9ba42dfd0 .functor AND 1, L_000001c9ba43c1b0, L_000001c9ba43c570, C4<1>, C4<1>;
L_000001c9ba42cad0 .functor OR 1, L_000001c9ba42c980, L_000001c9ba42dfd0, C4<0>, C4<0>;
L_000001c9ba42e2e0 .functor XOR 1, L_000001c9ba43c110, L_000001c9ba43c1b0, C4<0>, C4<0>;
L_000001c9ba42d7f0 .functor XOR 1, L_000001c9ba42e2e0, L_000001c9ba43c570, C4<0>, C4<0>;
v000001c9ba26d300_0 .net "Debe", 0 0, L_000001c9ba42cad0;  1 drivers
v000001c9ba26d940_0 .net "Din", 0 0, L_000001c9ba43c570;  1 drivers
v000001c9ba26f420_0 .net "Dout", 0 0, L_000001c9ba42d7f0;  1 drivers
v000001c9ba26f4c0_0 .net "Ri", 0 0, L_000001c9ba43c1b0;  1 drivers
v000001c9ba26e8e0_0 .net "Si", 0 0, L_000001c9ba43c110;  1 drivers
v000001c9ba26e340_0 .net *"_ivl_0", 0 0, L_000001c9ba42d550;  1 drivers
v000001c9ba26e0c0_0 .net *"_ivl_10", 0 0, L_000001c9ba42dfd0;  1 drivers
v000001c9ba26e160_0 .net *"_ivl_14", 0 0, L_000001c9ba42e2e0;  1 drivers
v000001c9ba26f560_0 .net *"_ivl_2", 0 0, L_000001c9ba42e4a0;  1 drivers
v000001c9ba26e660_0 .net *"_ivl_4", 0 0, L_000001c9ba42d010;  1 drivers
v000001c9ba26e700_0 .net *"_ivl_6", 0 0, L_000001c9ba42d320;  1 drivers
v000001c9ba26e840_0 .net *"_ivl_8", 0 0, L_000001c9ba42c980;  1 drivers
S_000001c9ba288ee0 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba112960 .param/l "i" 0 5 168, +C4<010010>;
S_000001c9ba288710 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba288ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42d780 .functor NOT 1, L_000001c9ba43ad10, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e120 .functor AND 1, L_000001c9ba42d780, L_000001c9ba43c390, C4<1>, C4<1>;
L_000001c9ba42e350 .functor NOT 1, L_000001c9ba43ad10, C4<0>, C4<0>, C4<0>;
L_000001c9ba42dcc0 .functor AND 1, L_000001c9ba42e350, L_000001c9ba43b0d0, C4<1>, C4<1>;
L_000001c9ba42cd70 .functor OR 1, L_000001c9ba42e120, L_000001c9ba42dcc0, C4<0>, C4<0>;
L_000001c9ba42d5c0 .functor AND 1, L_000001c9ba43c390, L_000001c9ba43b0d0, C4<1>, C4<1>;
L_000001c9ba42e3c0 .functor OR 1, L_000001c9ba42cd70, L_000001c9ba42d5c0, C4<0>, C4<0>;
L_000001c9ba42d390 .functor XOR 1, L_000001c9ba43ad10, L_000001c9ba43c390, C4<0>, C4<0>;
L_000001c9ba42d630 .functor XOR 1, L_000001c9ba42d390, L_000001c9ba43b0d0, C4<0>, C4<0>;
v000001c9ba26e980_0 .net "Debe", 0 0, L_000001c9ba42e3c0;  1 drivers
v000001c9ba26eac0_0 .net "Din", 0 0, L_000001c9ba43b0d0;  1 drivers
v000001c9ba26eb60_0 .net "Dout", 0 0, L_000001c9ba42d630;  1 drivers
v000001c9ba26d620_0 .net "Ri", 0 0, L_000001c9ba43c390;  1 drivers
v000001c9ba26f600_0 .net "Si", 0 0, L_000001c9ba43ad10;  1 drivers
v000001c9ba26f6a0_0 .net *"_ivl_0", 0 0, L_000001c9ba42d780;  1 drivers
v000001c9ba26ee80_0 .net *"_ivl_10", 0 0, L_000001c9ba42d5c0;  1 drivers
v000001c9ba26f740_0 .net *"_ivl_14", 0 0, L_000001c9ba42d390;  1 drivers
v000001c9ba26dbc0_0 .net *"_ivl_2", 0 0, L_000001c9ba42e120;  1 drivers
v000001c9ba26f7e0_0 .net *"_ivl_4", 0 0, L_000001c9ba42e350;  1 drivers
v000001c9ba26ec00_0 .net *"_ivl_6", 0 0, L_000001c9ba42dcc0;  1 drivers
v000001c9ba26eca0_0 .net *"_ivl_8", 0 0, L_000001c9ba42cd70;  1 drivers
S_000001c9ba288a30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba288ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42d860 .functor NOT 1, L_000001c9ba43ce30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42d940 .functor AND 1, L_000001c9ba42d860, L_000001c9ba43b8f0, C4<1>, C4<1>;
L_000001c9ba42d9b0 .functor NOT 1, L_000001c9ba43ce30, C4<0>, C4<0>, C4<0>;
L_000001c9ba42da20 .functor AND 1, L_000001c9ba42d9b0, L_000001c9ba43b990, C4<1>, C4<1>;
L_000001c9ba42da90 .functor OR 1, L_000001c9ba42d940, L_000001c9ba42da20, C4<0>, C4<0>;
L_000001c9ba42db00 .functor AND 1, L_000001c9ba43b8f0, L_000001c9ba43b990, C4<1>, C4<1>;
L_000001c9ba42db70 .functor OR 1, L_000001c9ba42da90, L_000001c9ba42db00, C4<0>, C4<0>;
L_000001c9ba42dbe0 .functor XOR 1, L_000001c9ba43ce30, L_000001c9ba43b8f0, C4<0>, C4<0>;
L_000001c9ba42dc50 .functor XOR 1, L_000001c9ba42dbe0, L_000001c9ba43b990, C4<0>, C4<0>;
v000001c9ba26ed40_0 .net "Debe", 0 0, L_000001c9ba42db70;  1 drivers
v000001c9ba26dc60_0 .net "Din", 0 0, L_000001c9ba43b990;  1 drivers
v000001c9ba26ef20_0 .net "Dout", 0 0, L_000001c9ba42dc50;  1 drivers
v000001c9ba26dda0_0 .net "Ri", 0 0, L_000001c9ba43b8f0;  1 drivers
v000001c9ba26efc0_0 .net "Si", 0 0, L_000001c9ba43ce30;  1 drivers
v000001c9ba26d6c0_0 .net *"_ivl_0", 0 0, L_000001c9ba42d860;  1 drivers
v000001c9ba26f100_0 .net *"_ivl_10", 0 0, L_000001c9ba42db00;  1 drivers
v000001c9ba26f1a0_0 .net *"_ivl_14", 0 0, L_000001c9ba42dbe0;  1 drivers
v000001c9ba26d3a0_0 .net *"_ivl_2", 0 0, L_000001c9ba42d940;  1 drivers
v000001c9ba26d800_0 .net *"_ivl_4", 0 0, L_000001c9ba42d9b0;  1 drivers
v000001c9ba26d9e0_0 .net *"_ivl_6", 0 0, L_000001c9ba42da20;  1 drivers
v000001c9ba26da80_0 .net *"_ivl_8", 0 0, L_000001c9ba42da90;  1 drivers
S_000001c9ba289200 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1129e0 .param/l "i" 0 5 168, +C4<010011>;
S_000001c9ba28be90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba289200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42faf0 .functor NOT 1, L_000001c9ba43c4d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42f9a0 .functor AND 1, L_000001c9ba42faf0, L_000001c9ba43ac70, C4<1>, C4<1>;
L_000001c9ba42f2a0 .functor NOT 1, L_000001c9ba43c4d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e900 .functor AND 1, L_000001c9ba42f2a0, L_000001c9ba43c930, C4<1>, C4<1>;
L_000001c9ba42f460 .functor OR 1, L_000001c9ba42f9a0, L_000001c9ba42e900, C4<0>, C4<0>;
L_000001c9ba42f150 .functor AND 1, L_000001c9ba43ac70, L_000001c9ba43c930, C4<1>, C4<1>;
L_000001c9ba42fa10 .functor OR 1, L_000001c9ba42f460, L_000001c9ba42f150, C4<0>, C4<0>;
L_000001c9ba42fd90 .functor XOR 1, L_000001c9ba43c4d0, L_000001c9ba43ac70, C4<0>, C4<0>;
L_000001c9ba42f3f0 .functor XOR 1, L_000001c9ba42fd90, L_000001c9ba43c930, C4<0>, C4<0>;
v000001c9ba26dd00_0 .net "Debe", 0 0, L_000001c9ba42fa10;  1 drivers
v000001c9ba270b40_0 .net "Din", 0 0, L_000001c9ba43c930;  1 drivers
v000001c9ba271860_0 .net "Dout", 0 0, L_000001c9ba42f3f0;  1 drivers
v000001c9ba26f920_0 .net "Ri", 0 0, L_000001c9ba43ac70;  1 drivers
v000001c9ba271e00_0 .net "Si", 0 0, L_000001c9ba43c4d0;  1 drivers
v000001c9ba2717c0_0 .net *"_ivl_0", 0 0, L_000001c9ba42faf0;  1 drivers
v000001c9ba2700a0_0 .net *"_ivl_10", 0 0, L_000001c9ba42f150;  1 drivers
v000001c9ba270a00_0 .net *"_ivl_14", 0 0, L_000001c9ba42fd90;  1 drivers
v000001c9ba271f40_0 .net *"_ivl_2", 0 0, L_000001c9ba42f9a0;  1 drivers
v000001c9ba270000_0 .net *"_ivl_4", 0 0, L_000001c9ba42f2a0;  1 drivers
v000001c9ba271cc0_0 .net *"_ivl_6", 0 0, L_000001c9ba42e900;  1 drivers
v000001c9ba26fc40_0 .net *"_ivl_8", 0 0, L_000001c9ba42f460;  1 drivers
S_000001c9ba28b6c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba289200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42eba0 .functor NOT 1, L_000001c9ba43b490, C4<0>, C4<0>, C4<0>;
L_000001c9ba42f1c0 .functor AND 1, L_000001c9ba42eba0, L_000001c9ba43bdf0, C4<1>, C4<1>;
L_000001c9ba42eac0 .functor NOT 1, L_000001c9ba43b490, C4<0>, C4<0>, C4<0>;
L_000001c9ba42f310 .functor AND 1, L_000001c9ba42eac0, L_000001c9ba43b5d0, C4<1>, C4<1>;
L_000001c9ba42f770 .functor OR 1, L_000001c9ba42f1c0, L_000001c9ba42f310, C4<0>, C4<0>;
L_000001c9ba42e5f0 .functor AND 1, L_000001c9ba43bdf0, L_000001c9ba43b5d0, C4<1>, C4<1>;
L_000001c9ba42e9e0 .functor OR 1, L_000001c9ba42f770, L_000001c9ba42e5f0, C4<0>, C4<0>;
L_000001c9ba42ed60 .functor XOR 1, L_000001c9ba43b490, L_000001c9ba43bdf0, C4<0>, C4<0>;
L_000001c9ba42f230 .functor XOR 1, L_000001c9ba42ed60, L_000001c9ba43b5d0, C4<0>, C4<0>;
v000001c9ba270aa0_0 .net "Debe", 0 0, L_000001c9ba42e9e0;  1 drivers
v000001c9ba270d20_0 .net "Din", 0 0, L_000001c9ba43b5d0;  1 drivers
v000001c9ba26fd80_0 .net "Dout", 0 0, L_000001c9ba42f230;  1 drivers
v000001c9ba271040_0 .net "Ri", 0 0, L_000001c9ba43bdf0;  1 drivers
v000001c9ba271400_0 .net "Si", 0 0, L_000001c9ba43b490;  1 drivers
v000001c9ba270140_0 .net *"_ivl_0", 0 0, L_000001c9ba42eba0;  1 drivers
v000001c9ba26fa60_0 .net *"_ivl_10", 0 0, L_000001c9ba42e5f0;  1 drivers
v000001c9ba2708c0_0 .net *"_ivl_14", 0 0, L_000001c9ba42ed60;  1 drivers
v000001c9ba26fb00_0 .net *"_ivl_2", 0 0, L_000001c9ba42f1c0;  1 drivers
v000001c9ba270960_0 .net *"_ivl_4", 0 0, L_000001c9ba42eac0;  1 drivers
v000001c9ba26fba0_0 .net *"_ivl_6", 0 0, L_000001c9ba42f310;  1 drivers
v000001c9ba26f9c0_0 .net *"_ivl_8", 0 0, L_000001c9ba42f770;  1 drivers
S_000001c9ba28bb70 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba113de0 .param/l "i" 0 5 168, +C4<010100>;
S_000001c9ba28a8b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba28bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42ea50 .functor NOT 1, L_000001c9ba43bc10, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e890 .functor AND 1, L_000001c9ba42ea50, L_000001c9ba43c430, C4<1>, C4<1>;
L_000001c9ba42f380 .functor NOT 1, L_000001c9ba43bc10, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e660 .functor AND 1, L_000001c9ba42f380, L_000001c9ba43adb0, C4<1>, C4<1>;
L_000001c9ba42f000 .functor OR 1, L_000001c9ba42e890, L_000001c9ba42e660, C4<0>, C4<0>;
L_000001c9ba42fe00 .functor AND 1, L_000001c9ba43c430, L_000001c9ba43adb0, C4<1>, C4<1>;
L_000001c9ba42fb60 .functor OR 1, L_000001c9ba42f000, L_000001c9ba42fe00, C4<0>, C4<0>;
L_000001c9ba42e820 .functor XOR 1, L_000001c9ba43bc10, L_000001c9ba43c430, C4<0>, C4<0>;
L_000001c9ba42f4d0 .functor XOR 1, L_000001c9ba42e820, L_000001c9ba43adb0, C4<0>, C4<0>;
v000001c9ba270820_0 .net "Debe", 0 0, L_000001c9ba42fb60;  1 drivers
v000001c9ba2714a0_0 .net "Din", 0 0, L_000001c9ba43adb0;  1 drivers
v000001c9ba270be0_0 .net "Dout", 0 0, L_000001c9ba42f4d0;  1 drivers
v000001c9ba270c80_0 .net "Ri", 0 0, L_000001c9ba43c430;  1 drivers
v000001c9ba270dc0_0 .net "Si", 0 0, L_000001c9ba43bc10;  1 drivers
v000001c9ba2712c0_0 .net *"_ivl_0", 0 0, L_000001c9ba42ea50;  1 drivers
v000001c9ba271220_0 .net *"_ivl_10", 0 0, L_000001c9ba42fe00;  1 drivers
v000001c9ba26fce0_0 .net *"_ivl_14", 0 0, L_000001c9ba42e820;  1 drivers
v000001c9ba271360_0 .net *"_ivl_2", 0 0, L_000001c9ba42e890;  1 drivers
v000001c9ba2715e0_0 .net *"_ivl_4", 0 0, L_000001c9ba42f380;  1 drivers
v000001c9ba270e60_0 .net *"_ivl_6", 0 0, L_000001c9ba42e660;  1 drivers
v000001c9ba271540_0 .net *"_ivl_8", 0 0, L_000001c9ba42f000;  1 drivers
S_000001c9ba28a400 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba28bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42f690 .functor NOT 1, L_000001c9ba43c250, C4<0>, C4<0>, C4<0>;
L_000001c9ba42fa80 .functor AND 1, L_000001c9ba42f690, L_000001c9ba43ced0, C4<1>, C4<1>;
L_000001c9ba42fe70 .functor NOT 1, L_000001c9ba43c250, C4<0>, C4<0>, C4<0>;
L_000001c9ba42e6d0 .functor AND 1, L_000001c9ba42fe70, L_000001c9ba43c6b0, C4<1>, C4<1>;
L_000001c9ba42e740 .functor OR 1, L_000001c9ba42fa80, L_000001c9ba42e6d0, C4<0>, C4<0>;
L_000001c9ba42f070 .functor AND 1, L_000001c9ba43ced0, L_000001c9ba43c6b0, C4<1>, C4<1>;
L_000001c9ba42e970 .functor OR 1, L_000001c9ba42e740, L_000001c9ba42f070, C4<0>, C4<0>;
L_000001c9ba42f7e0 .functor XOR 1, L_000001c9ba43c250, L_000001c9ba43ced0, C4<0>, C4<0>;
L_000001c9ba42fbd0 .functor XOR 1, L_000001c9ba42f7e0, L_000001c9ba43c6b0, C4<0>, C4<0>;
v000001c9ba270f00_0 .net "Debe", 0 0, L_000001c9ba42e970;  1 drivers
v000001c9ba271ae0_0 .net "Din", 0 0, L_000001c9ba43c6b0;  1 drivers
v000001c9ba270fa0_0 .net "Dout", 0 0, L_000001c9ba42fbd0;  1 drivers
v000001c9ba271900_0 .net "Ri", 0 0, L_000001c9ba43ced0;  1 drivers
v000001c9ba271680_0 .net "Si", 0 0, L_000001c9ba43c250;  1 drivers
v000001c9ba270320_0 .net *"_ivl_0", 0 0, L_000001c9ba42f690;  1 drivers
v000001c9ba271720_0 .net *"_ivl_10", 0 0, L_000001c9ba42f070;  1 drivers
v000001c9ba2705a0_0 .net *"_ivl_14", 0 0, L_000001c9ba42f7e0;  1 drivers
v000001c9ba2710e0_0 .net *"_ivl_2", 0 0, L_000001c9ba42fa80;  1 drivers
v000001c9ba2719a0_0 .net *"_ivl_4", 0 0, L_000001c9ba42fe70;  1 drivers
v000001c9ba271180_0 .net *"_ivl_6", 0 0, L_000001c9ba42e6d0;  1 drivers
v000001c9ba26fe20_0 .net *"_ivl_8", 0 0, L_000001c9ba42e740;  1 drivers
S_000001c9ba28a590 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba113ce0 .param/l "i" 0 5 168, +C4<010101>;
S_000001c9ba28bd00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba28a590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42f540 .functor NOT 1, L_000001c9ba43ae50, C4<0>, C4<0>, C4<0>;
L_000001c9ba42f5b0 .functor AND 1, L_000001c9ba42f540, L_000001c9ba43be90, C4<1>, C4<1>;
L_000001c9ba42ee40 .functor NOT 1, L_000001c9ba43ae50, C4<0>, C4<0>, C4<0>;
L_000001c9ba42fd20 .functor AND 1, L_000001c9ba42ee40, L_000001c9ba43b210, C4<1>, C4<1>;
L_000001c9ba42fee0 .functor OR 1, L_000001c9ba42f5b0, L_000001c9ba42fd20, C4<0>, C4<0>;
L_000001c9ba42eeb0 .functor AND 1, L_000001c9ba43be90, L_000001c9ba43b210, C4<1>, C4<1>;
L_000001c9ba42ff50 .functor OR 1, L_000001c9ba42fee0, L_000001c9ba42eeb0, C4<0>, C4<0>;
L_000001c9ba42ef20 .functor XOR 1, L_000001c9ba43ae50, L_000001c9ba43be90, C4<0>, C4<0>;
L_000001c9ba42fc40 .functor XOR 1, L_000001c9ba42ef20, L_000001c9ba43b210, C4<0>, C4<0>;
v000001c9ba272080_0 .net "Debe", 0 0, L_000001c9ba42ff50;  1 drivers
v000001c9ba26fec0_0 .net "Din", 0 0, L_000001c9ba43b210;  1 drivers
v000001c9ba271a40_0 .net "Dout", 0 0, L_000001c9ba42fc40;  1 drivers
v000001c9ba271ea0_0 .net "Ri", 0 0, L_000001c9ba43be90;  1 drivers
v000001c9ba271b80_0 .net "Si", 0 0, L_000001c9ba43ae50;  1 drivers
v000001c9ba271c20_0 .net *"_ivl_0", 0 0, L_000001c9ba42f540;  1 drivers
v000001c9ba271d60_0 .net *"_ivl_10", 0 0, L_000001c9ba42eeb0;  1 drivers
v000001c9ba26ff60_0 .net *"_ivl_14", 0 0, L_000001c9ba42ef20;  1 drivers
v000001c9ba271fe0_0 .net *"_ivl_2", 0 0, L_000001c9ba42f5b0;  1 drivers
v000001c9ba2701e0_0 .net *"_ivl_4", 0 0, L_000001c9ba42ee40;  1 drivers
v000001c9ba270280_0 .net *"_ivl_6", 0 0, L_000001c9ba42fd20;  1 drivers
v000001c9ba2703c0_0 .net *"_ivl_8", 0 0, L_000001c9ba42fee0;  1 drivers
S_000001c9ba28a0e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba28a590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42f8c0 .functor NOT 1, L_000001c9ba43bad0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42f930 .functor AND 1, L_000001c9ba42f8c0, L_000001c9ba43b670, C4<1>, C4<1>;
L_000001c9ba42ecf0 .functor NOT 1, L_000001c9ba43bad0, C4<0>, C4<0>, C4<0>;
L_000001c9ba42fcb0 .functor AND 1, L_000001c9ba42ecf0, L_000001c9ba43d010, C4<1>, C4<1>;
L_000001c9ba42e7b0 .functor OR 1, L_000001c9ba42f930, L_000001c9ba42fcb0, C4<0>, C4<0>;
L_000001c9ba42f850 .functor AND 1, L_000001c9ba43b670, L_000001c9ba43d010, C4<1>, C4<1>;
L_000001c9ba42ffc0 .functor OR 1, L_000001c9ba42e7b0, L_000001c9ba42f850, C4<0>, C4<0>;
L_000001c9ba42f0e0 .functor XOR 1, L_000001c9ba43bad0, L_000001c9ba43b670, C4<0>, C4<0>;
L_000001c9ba42f620 .functor XOR 1, L_000001c9ba42f0e0, L_000001c9ba43d010, C4<0>, C4<0>;
v000001c9ba270460_0 .net "Debe", 0 0, L_000001c9ba42ffc0;  1 drivers
v000001c9ba270500_0 .net "Din", 0 0, L_000001c9ba43d010;  1 drivers
v000001c9ba270640_0 .net "Dout", 0 0, L_000001c9ba42f620;  1 drivers
v000001c9ba2706e0_0 .net "Ri", 0 0, L_000001c9ba43b670;  1 drivers
v000001c9ba270780_0 .net "Si", 0 0, L_000001c9ba43bad0;  1 drivers
v000001c9ba274420_0 .net *"_ivl_0", 0 0, L_000001c9ba42f8c0;  1 drivers
v000001c9ba2723a0_0 .net *"_ivl_10", 0 0, L_000001c9ba42f850;  1 drivers
v000001c9ba273020_0 .net *"_ivl_14", 0 0, L_000001c9ba42f0e0;  1 drivers
v000001c9ba273c00_0 .net *"_ivl_2", 0 0, L_000001c9ba42f930;  1 drivers
v000001c9ba273b60_0 .net *"_ivl_4", 0 0, L_000001c9ba42ecf0;  1 drivers
v000001c9ba272580_0 .net *"_ivl_6", 0 0, L_000001c9ba42fcb0;  1 drivers
v000001c9ba273480_0 .net *"_ivl_8", 0 0, L_000001c9ba42e7b0;  1 drivers
S_000001c9ba28a720 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001c9ba1ee160;
 .timescale -9 -12;
P_000001c9ba1135a0 .param/l "i" 0 5 168, +C4<010110>;
S_000001c9ba28b9e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba28a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42eb30 .functor NOT 1, L_000001c9ba43cf70, C4<0>, C4<0>, C4<0>;
L_000001c9ba42ef90 .functor AND 1, L_000001c9ba42eb30, L_000001c9ba43c750, C4<1>, C4<1>;
L_000001c9ba430030 .functor NOT 1, L_000001c9ba43cf70, C4<0>, C4<0>, C4<0>;
L_000001c9ba42ec80 .functor AND 1, L_000001c9ba430030, L_000001c9ba43c7f0, C4<1>, C4<1>;
L_000001c9ba42e580 .functor OR 1, L_000001c9ba42ef90, L_000001c9ba42ec80, C4<0>, C4<0>;
L_000001c9ba4300a0 .functor AND 1, L_000001c9ba43c750, L_000001c9ba43c7f0, C4<1>, C4<1>;
L_000001c9ba42edd0 .functor OR 1, L_000001c9ba42e580, L_000001c9ba4300a0, C4<0>, C4<0>;
L_000001c9ba42f700 .functor XOR 1, L_000001c9ba43cf70, L_000001c9ba43c750, C4<0>, C4<0>;
L_000001c9ba42ec10 .functor XOR 1, L_000001c9ba42f700, L_000001c9ba43c7f0, C4<0>, C4<0>;
v000001c9ba274100_0 .net "Debe", 0 0, L_000001c9ba42edd0;  1 drivers
v000001c9ba272f80_0 .net "Din", 0 0, L_000001c9ba43c7f0;  1 drivers
v000001c9ba274600_0 .net "Dout", 0 0, L_000001c9ba42ec10;  1 drivers
v000001c9ba2729e0_0 .net "Ri", 0 0, L_000001c9ba43c750;  1 drivers
v000001c9ba2721c0_0 .net "Si", 0 0, L_000001c9ba43cf70;  1 drivers
v000001c9ba272940_0 .net *"_ivl_0", 0 0, L_000001c9ba42eb30;  1 drivers
v000001c9ba2744c0_0 .net *"_ivl_10", 0 0, L_000001c9ba4300a0;  1 drivers
v000001c9ba2742e0_0 .net *"_ivl_14", 0 0, L_000001c9ba42f700;  1 drivers
v000001c9ba273840_0 .net *"_ivl_2", 0 0, L_000001c9ba42ef90;  1 drivers
v000001c9ba273de0_0 .net *"_ivl_4", 0 0, L_000001c9ba430030;  1 drivers
v000001c9ba272b20_0 .net *"_ivl_6", 0 0, L_000001c9ba42ec80;  1 drivers
v000001c9ba2741a0_0 .net *"_ivl_8", 0 0, L_000001c9ba42e580;  1 drivers
S_000001c9ba28ad60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba28a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba42e510 .functor NOT 1, L_000001c9ba43aef0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4306c0 .functor AND 1, L_000001c9ba42e510, L_000001c9ba43af90, C4<1>, C4<1>;
L_000001c9ba4317d0 .functor NOT 1, L_000001c9ba43aef0, C4<0>, C4<0>, C4<0>;
L_000001c9ba430e30 .functor AND 1, L_000001c9ba4317d0, L_000001c9ba43d0b0, C4<1>, C4<1>;
L_000001c9ba430dc0 .functor OR 1, L_000001c9ba4306c0, L_000001c9ba430e30, C4<0>, C4<0>;
L_000001c9ba431840 .functor AND 1, L_000001c9ba43af90, L_000001c9ba43d0b0, C4<1>, C4<1>;
L_000001c9ba430ea0 .functor OR 1, L_000001c9ba430dc0, L_000001c9ba431840, C4<0>, C4<0>;
L_000001c9ba431990 .functor XOR 1, L_000001c9ba43aef0, L_000001c9ba43af90, C4<0>, C4<0>;
L_000001c9ba430f10 .functor XOR 1, L_000001c9ba431990, L_000001c9ba43d0b0, C4<0>, C4<0>;
v000001c9ba273e80_0 .net "Debe", 0 0, L_000001c9ba430ea0;  1 drivers
v000001c9ba272a80_0 .net "Din", 0 0, L_000001c9ba43d0b0;  1 drivers
v000001c9ba273f20_0 .net "Dout", 0 0, L_000001c9ba430f10;  1 drivers
v000001c9ba273fc0_0 .net "Ri", 0 0, L_000001c9ba43af90;  1 drivers
v000001c9ba274060_0 .net "Si", 0 0, L_000001c9ba43aef0;  1 drivers
v000001c9ba272440_0 .net *"_ivl_0", 0 0, L_000001c9ba42e510;  1 drivers
v000001c9ba274380_0 .net *"_ivl_10", 0 0, L_000001c9ba431840;  1 drivers
v000001c9ba2747e0_0 .net *"_ivl_14", 0 0, L_000001c9ba431990;  1 drivers
v000001c9ba2738e0_0 .net *"_ivl_2", 0 0, L_000001c9ba4306c0;  1 drivers
v000001c9ba274560_0 .net *"_ivl_4", 0 0, L_000001c9ba4317d0;  1 drivers
v000001c9ba2732a0_0 .net *"_ivl_6", 0 0, L_000001c9ba430e30;  1 drivers
v000001c9ba2724e0_0 .net *"_ivl_8", 0 0, L_000001c9ba430dc0;  1 drivers
S_000001c9ba28aa40 .scope module, "rounder" "RoundNearestEven" 5 207, 6 22 0, S_000001c9ba1ee160;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9ba1ed510 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9ba1ed548 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9ba1ed580 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9ba1ed5b8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba422810 .functor NOT 1, L_000001c9ba43e0f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba422570 .functor OR 1, L_000001c9ba43e4b0, L_000001c9ba43ea50, C4<0>, C4<0>;
L_000001c9ba4221f0 .functor AND 1, L_000001c9ba43e9b0, L_000001c9ba422570, C4<1>, C4<1>;
v000001c9ba272620_0 .net *"_ivl_11", 22 0, L_000001c9ba43d6f0;  1 drivers
v000001c9ba273ca0_0 .net *"_ivl_12", 23 0, L_000001c9ba43f130;  1 drivers
L_000001c9ba39aed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba274880_0 .net *"_ivl_15", 0 0, L_000001c9ba39aed8;  1 drivers
v000001c9ba272800_0 .net *"_ivl_17", 0 0, L_000001c9ba43ea50;  1 drivers
v000001c9ba273200_0 .net *"_ivl_19", 0 0, L_000001c9ba422570;  1 drivers
v000001c9ba273520_0 .net *"_ivl_21", 0 0, L_000001c9ba4221f0;  1 drivers
L_000001c9ba39af20 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2726c0_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39af20;  1 drivers
L_000001c9ba39af68 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2730c0_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39af68;  1 drivers
v000001c9ba273d40_0 .net *"_ivl_26", 23 0, L_000001c9ba43ed70;  1 drivers
v000001c9ba274240_0 .net *"_ivl_3", 3 0, L_000001c9ba43f4f0;  1 drivers
v000001c9ba272760_0 .net *"_ivl_33", 0 0, L_000001c9ba43d470;  1 drivers
v000001c9ba2735c0_0 .net *"_ivl_34", 7 0, L_000001c9ba43ecd0;  1 drivers
L_000001c9ba39afb0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba272120_0 .net *"_ivl_37", 6 0, L_000001c9ba39afb0;  1 drivers
v000001c9ba273160_0 .net *"_ivl_7", 0 0, L_000001c9ba43e0f0;  1 drivers
v000001c9ba2728a0_0 .net "boolean", 0 0, L_000001c9ba43e4b0;  1 drivers
v000001c9ba272bc0_0 .net "exp", 7 0, L_000001c9ba43d5b0;  alias, 1 drivers
v000001c9ba272c60_0 .net "exp_round", 7 0, L_000001c9ba43de70;  alias, 1 drivers
v000001c9ba2733e0_0 .net "guard", 0 0, L_000001c9ba43e9b0;  1 drivers
v000001c9ba272d00_0 .net "is_even", 0 0, L_000001c9ba422810;  1 drivers
v000001c9ba272da0_0 .net "ms", 27 0, L_000001c9ba43ec30;  alias, 1 drivers
v000001c9ba2746a0_0 .net "ms_round", 22 0, L_000001c9ba43f6d0;  alias, 1 drivers
v000001c9ba272e40_0 .net "temp", 23 0, L_000001c9ba43f630;  1 drivers
L_000001c9ba43e9b0 .part L_000001c9ba43ec30, 4, 1;
L_000001c9ba43f4f0 .part L_000001c9ba43ec30, 0, 4;
L_000001c9ba43e4b0 .reduce/or L_000001c9ba43f4f0;
L_000001c9ba43e0f0 .part L_000001c9ba43ec30, 5, 1;
L_000001c9ba43d6f0 .part L_000001c9ba43ec30, 5, 23;
L_000001c9ba43f130 .concat [ 23 1 0 0], L_000001c9ba43d6f0, L_000001c9ba39aed8;
L_000001c9ba43ea50 .reduce/nor L_000001c9ba422810;
L_000001c9ba43ed70 .functor MUXZ 24, L_000001c9ba39af68, L_000001c9ba39af20, L_000001c9ba4221f0, C4<>;
L_000001c9ba43f630 .arith/sum 24, L_000001c9ba43f130, L_000001c9ba43ed70;
L_000001c9ba43f6d0 .part L_000001c9ba43f630, 0, 23;
L_000001c9ba43d470 .part L_000001c9ba43f630, 23, 1;
L_000001c9ba43ecd0 .concat [ 1 7 0 0], L_000001c9ba43d470, L_000001c9ba39afb0;
L_000001c9ba43de70 .arith/sum 8, L_000001c9ba43d5b0, L_000001c9ba43ecd0;
S_000001c9ba28abd0 .scope module, "sub_exp" "RestaExp_sum" 5 191, 5 19 0, S_000001c9ba1ee160;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9ba1fe1c0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9ba1fe1f8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9ba1fe230 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba277620_0 .net "Debe", 8 0, L_000001c9ba43f090;  1 drivers
v000001c9ba278d40_0 .net "F", 7 0, L_000001c9ba43dc90;  alias, 1 drivers
v000001c9ba2787a0_0 .net "R", 7 0, L_000001c9ba43b3f0;  alias, 1 drivers
v000001c9ba2776c0_0 .net "S", 7 0, L_000001c9ba333660;  alias, 1 drivers
L_000001c9ba39ae00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba277760_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39ae00;  1 drivers
L_000001c9ba43b530 .part L_000001c9ba333660, 0, 1;
L_000001c9ba43c9d0 .part L_000001c9ba43b3f0, 0, 1;
L_000001c9ba43ca70 .part L_000001c9ba43f090, 0, 1;
L_000001c9ba43b850 .part L_000001c9ba333660, 1, 1;
L_000001c9ba43bd50 .part L_000001c9ba43b3f0, 1, 1;
L_000001c9ba43ddd0 .part L_000001c9ba43f090, 1, 1;
L_000001c9ba43e410 .part L_000001c9ba333660, 2, 1;
L_000001c9ba43eb90 .part L_000001c9ba43b3f0, 2, 1;
L_000001c9ba43e2d0 .part L_000001c9ba43f090, 2, 1;
L_000001c9ba43d830 .part L_000001c9ba333660, 3, 1;
L_000001c9ba43f590 .part L_000001c9ba43b3f0, 3, 1;
L_000001c9ba43f310 .part L_000001c9ba43f090, 3, 1;
L_000001c9ba43d330 .part L_000001c9ba333660, 4, 1;
L_000001c9ba43f810 .part L_000001c9ba43b3f0, 4, 1;
L_000001c9ba43eff0 .part L_000001c9ba43f090, 4, 1;
L_000001c9ba43dbf0 .part L_000001c9ba333660, 5, 1;
L_000001c9ba43eeb0 .part L_000001c9ba43b3f0, 5, 1;
L_000001c9ba43d3d0 .part L_000001c9ba43f090, 5, 1;
L_000001c9ba43e910 .part L_000001c9ba333660, 6, 1;
L_000001c9ba43f3b0 .part L_000001c9ba43b3f0, 6, 1;
L_000001c9ba43e230 .part L_000001c9ba43f090, 6, 1;
L_000001c9ba43e370 .part L_000001c9ba333660, 7, 1;
L_000001c9ba43e050 .part L_000001c9ba43b3f0, 7, 1;
L_000001c9ba43ef50 .part L_000001c9ba43f090, 7, 1;
LS_000001c9ba43dc90_0_0 .concat8 [ 1 1 1 1], L_000001c9ba431370, L_000001c9ba4316f0, L_000001c9ba430ff0, L_000001c9ba4305e0;
LS_000001c9ba43dc90_0_4 .concat8 [ 1 1 1 1], L_000001c9ba431290, L_000001c9ba431d80, L_000001c9ba4233e0, L_000001c9ba4238b0;
L_000001c9ba43dc90 .concat8 [ 4 4 0 0], LS_000001c9ba43dc90_0_0, LS_000001c9ba43dc90_0_4;
LS_000001c9ba43f090_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39ae00, L_000001c9ba430180, L_000001c9ba430340, L_000001c9ba4301f0;
LS_000001c9ba43f090_0_4 .concat8 [ 1 1 1 1], L_000001c9ba431610, L_000001c9ba431220, L_000001c9ba431fb0, L_000001c9ba423530;
LS_000001c9ba43f090_0_8 .concat8 [ 1 0 0 0], L_000001c9ba4226c0;
L_000001c9ba43f090 .concat8 [ 4 4 1 0], LS_000001c9ba43f090_0_0, LS_000001c9ba43f090_0_4, LS_000001c9ba43f090_0_8;
S_000001c9ba28aef0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba113320 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba28b080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba430880 .functor NOT 1, L_000001c9ba43b530, C4<0>, C4<0>, C4<0>;
L_000001c9ba431060 .functor AND 1, L_000001c9ba430880, L_000001c9ba43c9d0, C4<1>, C4<1>;
L_000001c9ba431450 .functor NOT 1, L_000001c9ba43b530, C4<0>, C4<0>, C4<0>;
L_000001c9ba431530 .functor AND 1, L_000001c9ba431450, L_000001c9ba43ca70, C4<1>, C4<1>;
L_000001c9ba431ca0 .functor OR 1, L_000001c9ba431060, L_000001c9ba431530, C4<0>, C4<0>;
L_000001c9ba430d50 .functor AND 1, L_000001c9ba43c9d0, L_000001c9ba43ca70, C4<1>, C4<1>;
L_000001c9ba430180 .functor OR 1, L_000001c9ba431ca0, L_000001c9ba430d50, C4<0>, C4<0>;
L_000001c9ba431a70 .functor XOR 1, L_000001c9ba43b530, L_000001c9ba43c9d0, C4<0>, C4<0>;
L_000001c9ba431370 .functor XOR 1, L_000001c9ba431a70, L_000001c9ba43ca70, C4<0>, C4<0>;
v000001c9ba273340_0 .net "Debe", 0 0, L_000001c9ba430180;  1 drivers
v000001c9ba273660_0 .net "Din", 0 0, L_000001c9ba43ca70;  1 drivers
v000001c9ba274740_0 .net "Dout", 0 0, L_000001c9ba431370;  1 drivers
v000001c9ba272260_0 .net "Ri", 0 0, L_000001c9ba43c9d0;  1 drivers
v000001c9ba272ee0_0 .net "Si", 0 0, L_000001c9ba43b530;  1 drivers
v000001c9ba273a20_0 .net *"_ivl_0", 0 0, L_000001c9ba430880;  1 drivers
v000001c9ba273700_0 .net *"_ivl_10", 0 0, L_000001c9ba430d50;  1 drivers
v000001c9ba272300_0 .net *"_ivl_14", 0 0, L_000001c9ba431a70;  1 drivers
v000001c9ba2737a0_0 .net *"_ivl_2", 0 0, L_000001c9ba431060;  1 drivers
v000001c9ba273ac0_0 .net *"_ivl_4", 0 0, L_000001c9ba431450;  1 drivers
v000001c9ba273980_0 .net *"_ivl_6", 0 0, L_000001c9ba431530;  1 drivers
v000001c9ba274ce0_0 .net *"_ivl_8", 0 0, L_000001c9ba431ca0;  1 drivers
S_000001c9ba28b210 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba1132e0 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba28b3a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28b210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba430260 .functor NOT 1, L_000001c9ba43b850, C4<0>, C4<0>, C4<0>;
L_000001c9ba430730 .functor AND 1, L_000001c9ba430260, L_000001c9ba43bd50, C4<1>, C4<1>;
L_000001c9ba4315a0 .functor NOT 1, L_000001c9ba43b850, C4<0>, C4<0>, C4<0>;
L_000001c9ba4309d0 .functor AND 1, L_000001c9ba4315a0, L_000001c9ba43ddd0, C4<1>, C4<1>;
L_000001c9ba431920 .functor OR 1, L_000001c9ba430730, L_000001c9ba4309d0, C4<0>, C4<0>;
L_000001c9ba4302d0 .functor AND 1, L_000001c9ba43bd50, L_000001c9ba43ddd0, C4<1>, C4<1>;
L_000001c9ba430340 .functor OR 1, L_000001c9ba431920, L_000001c9ba4302d0, C4<0>, C4<0>;
L_000001c9ba430c00 .functor XOR 1, L_000001c9ba43b850, L_000001c9ba43bd50, C4<0>, C4<0>;
L_000001c9ba4316f0 .functor XOR 1, L_000001c9ba430c00, L_000001c9ba43ddd0, C4<0>, C4<0>;
v000001c9ba274d80_0 .net "Debe", 0 0, L_000001c9ba430340;  1 drivers
v000001c9ba274c40_0 .net "Din", 0 0, L_000001c9ba43ddd0;  1 drivers
v000001c9ba274e20_0 .net "Dout", 0 0, L_000001c9ba4316f0;  1 drivers
v000001c9ba2749c0_0 .net "Ri", 0 0, L_000001c9ba43bd50;  1 drivers
v000001c9ba275c80_0 .net "Si", 0 0, L_000001c9ba43b850;  1 drivers
v000001c9ba276860_0 .net *"_ivl_0", 0 0, L_000001c9ba430260;  1 drivers
v000001c9ba274f60_0 .net *"_ivl_10", 0 0, L_000001c9ba4302d0;  1 drivers
v000001c9ba274a60_0 .net *"_ivl_14", 0 0, L_000001c9ba430c00;  1 drivers
v000001c9ba275fa0_0 .net *"_ivl_2", 0 0, L_000001c9ba430730;  1 drivers
v000001c9ba275000_0 .net *"_ivl_4", 0 0, L_000001c9ba4315a0;  1 drivers
v000001c9ba274b00_0 .net *"_ivl_6", 0 0, L_000001c9ba4309d0;  1 drivers
v000001c9ba275500_0 .net *"_ivl_8", 0 0, L_000001c9ba431920;  1 drivers
S_000001c9ba28b530 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba1136a0 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba28b850 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28b530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4313e0 .functor NOT 1, L_000001c9ba43e410, C4<0>, C4<0>, C4<0>;
L_000001c9ba4310d0 .functor AND 1, L_000001c9ba4313e0, L_000001c9ba43eb90, C4<1>, C4<1>;
L_000001c9ba430f80 .functor NOT 1, L_000001c9ba43e410, C4<0>, C4<0>, C4<0>;
L_000001c9ba431b50 .functor AND 1, L_000001c9ba430f80, L_000001c9ba43e2d0, C4<1>, C4<1>;
L_000001c9ba431ae0 .functor OR 1, L_000001c9ba4310d0, L_000001c9ba431b50, C4<0>, C4<0>;
L_000001c9ba4303b0 .functor AND 1, L_000001c9ba43eb90, L_000001c9ba43e2d0, C4<1>, C4<1>;
L_000001c9ba4301f0 .functor OR 1, L_000001c9ba431ae0, L_000001c9ba4303b0, C4<0>, C4<0>;
L_000001c9ba430c70 .functor XOR 1, L_000001c9ba43e410, L_000001c9ba43eb90, C4<0>, C4<0>;
L_000001c9ba430ff0 .functor XOR 1, L_000001c9ba430c70, L_000001c9ba43e2d0, C4<0>, C4<0>;
v000001c9ba274ba0_0 .net "Debe", 0 0, L_000001c9ba4301f0;  1 drivers
v000001c9ba2750a0_0 .net "Din", 0 0, L_000001c9ba43e2d0;  1 drivers
v000001c9ba2758c0_0 .net "Dout", 0 0, L_000001c9ba430ff0;  1 drivers
v000001c9ba274ec0_0 .net "Ri", 0 0, L_000001c9ba43eb90;  1 drivers
v000001c9ba275140_0 .net "Si", 0 0, L_000001c9ba43e410;  1 drivers
v000001c9ba2753c0_0 .net *"_ivl_0", 0 0, L_000001c9ba4313e0;  1 drivers
v000001c9ba275960_0 .net *"_ivl_10", 0 0, L_000001c9ba4303b0;  1 drivers
v000001c9ba275aa0_0 .net *"_ivl_14", 0 0, L_000001c9ba430c70;  1 drivers
v000001c9ba275dc0_0 .net *"_ivl_2", 0 0, L_000001c9ba4310d0;  1 drivers
v000001c9ba276900_0 .net *"_ivl_4", 0 0, L_000001c9ba430f80;  1 drivers
v000001c9ba2751e0_0 .net *"_ivl_6", 0 0, L_000001c9ba431b50;  1 drivers
v000001c9ba275820_0 .net *"_ivl_8", 0 0, L_000001c9ba431ae0;  1 drivers
S_000001c9ba28a270 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba113360 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba28cbe0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28a270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba431140 .functor NOT 1, L_000001c9ba43d830, C4<0>, C4<0>, C4<0>;
L_000001c9ba431bc0 .functor AND 1, L_000001c9ba431140, L_000001c9ba43f590, C4<1>, C4<1>;
L_000001c9ba430420 .functor NOT 1, L_000001c9ba43d830, C4<0>, C4<0>, C4<0>;
L_000001c9ba430ce0 .functor AND 1, L_000001c9ba430420, L_000001c9ba43f310, C4<1>, C4<1>;
L_000001c9ba4311b0 .functor OR 1, L_000001c9ba431bc0, L_000001c9ba430ce0, C4<0>, C4<0>;
L_000001c9ba431300 .functor AND 1, L_000001c9ba43f590, L_000001c9ba43f310, C4<1>, C4<1>;
L_000001c9ba431610 .functor OR 1, L_000001c9ba4311b0, L_000001c9ba431300, C4<0>, C4<0>;
L_000001c9ba430490 .functor XOR 1, L_000001c9ba43d830, L_000001c9ba43f590, C4<0>, C4<0>;
L_000001c9ba4305e0 .functor XOR 1, L_000001c9ba430490, L_000001c9ba43f310, C4<0>, C4<0>;
v000001c9ba276ae0_0 .net "Debe", 0 0, L_000001c9ba431610;  1 drivers
v000001c9ba276b80_0 .net "Din", 0 0, L_000001c9ba43f310;  1 drivers
v000001c9ba276680_0 .net "Dout", 0 0, L_000001c9ba4305e0;  1 drivers
v000001c9ba276c20_0 .net "Ri", 0 0, L_000001c9ba43f590;  1 drivers
v000001c9ba2764a0_0 .net "Si", 0 0, L_000001c9ba43d830;  1 drivers
v000001c9ba275640_0 .net *"_ivl_0", 0 0, L_000001c9ba431140;  1 drivers
v000001c9ba276040_0 .net *"_ivl_10", 0 0, L_000001c9ba431300;  1 drivers
v000001c9ba275280_0 .net *"_ivl_14", 0 0, L_000001c9ba430490;  1 drivers
v000001c9ba275320_0 .net *"_ivl_2", 0 0, L_000001c9ba431bc0;  1 drivers
v000001c9ba276fe0_0 .net *"_ivl_4", 0 0, L_000001c9ba430420;  1 drivers
v000001c9ba2755a0_0 .net *"_ivl_6", 0 0, L_000001c9ba430ce0;  1 drivers
v000001c9ba2769a0_0 .net *"_ivl_8", 0 0, L_000001c9ba4311b0;  1 drivers
S_000001c9ba28d540 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba1136e0 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba28c280 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba430500 .functor NOT 1, L_000001c9ba43d330, C4<0>, C4<0>, C4<0>;
L_000001c9ba4318b0 .functor AND 1, L_000001c9ba430500, L_000001c9ba43f810, C4<1>, C4<1>;
L_000001c9ba430810 .functor NOT 1, L_000001c9ba43d330, C4<0>, C4<0>, C4<0>;
L_000001c9ba4308f0 .functor AND 1, L_000001c9ba430810, L_000001c9ba43eff0, C4<1>, C4<1>;
L_000001c9ba430960 .functor OR 1, L_000001c9ba4318b0, L_000001c9ba4308f0, C4<0>, C4<0>;
L_000001c9ba430ab0 .functor AND 1, L_000001c9ba43f810, L_000001c9ba43eff0, C4<1>, C4<1>;
L_000001c9ba431220 .functor OR 1, L_000001c9ba430960, L_000001c9ba430ab0, C4<0>, C4<0>;
L_000001c9ba430b20 .functor XOR 1, L_000001c9ba43d330, L_000001c9ba43f810, C4<0>, C4<0>;
L_000001c9ba431290 .functor XOR 1, L_000001c9ba430b20, L_000001c9ba43eff0, C4<0>, C4<0>;
v000001c9ba2760e0_0 .net "Debe", 0 0, L_000001c9ba431220;  1 drivers
v000001c9ba275460_0 .net "Din", 0 0, L_000001c9ba43eff0;  1 drivers
v000001c9ba275a00_0 .net "Dout", 0 0, L_000001c9ba431290;  1 drivers
v000001c9ba276540_0 .net "Ri", 0 0, L_000001c9ba43f810;  1 drivers
v000001c9ba276720_0 .net "Si", 0 0, L_000001c9ba43d330;  1 drivers
v000001c9ba2756e0_0 .net *"_ivl_0", 0 0, L_000001c9ba430500;  1 drivers
v000001c9ba2765e0_0 .net *"_ivl_10", 0 0, L_000001c9ba430ab0;  1 drivers
v000001c9ba2767c0_0 .net *"_ivl_14", 0 0, L_000001c9ba430b20;  1 drivers
v000001c9ba276cc0_0 .net *"_ivl_2", 0 0, L_000001c9ba4318b0;  1 drivers
v000001c9ba275780_0 .net *"_ivl_4", 0 0, L_000001c9ba430810;  1 drivers
v000001c9ba275b40_0 .net *"_ivl_6", 0 0, L_000001c9ba4308f0;  1 drivers
v000001c9ba276ea0_0 .net *"_ivl_8", 0 0, L_000001c9ba430960;  1 drivers
S_000001c9ba28d860 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba113760 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba28dd10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4307a0 .functor NOT 1, L_000001c9ba43dbf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba430b90 .functor AND 1, L_000001c9ba4307a0, L_000001c9ba43eeb0, C4<1>, C4<1>;
L_000001c9ba431680 .functor NOT 1, L_000001c9ba43dbf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba431f40 .functor AND 1, L_000001c9ba431680, L_000001c9ba43d3d0, C4<1>, C4<1>;
L_000001c9ba431e60 .functor OR 1, L_000001c9ba430b90, L_000001c9ba431f40, C4<0>, C4<0>;
L_000001c9ba431ed0 .functor AND 1, L_000001c9ba43eeb0, L_000001c9ba43d3d0, C4<1>, C4<1>;
L_000001c9ba431fb0 .functor OR 1, L_000001c9ba431e60, L_000001c9ba431ed0, C4<0>, C4<0>;
L_000001c9ba431d10 .functor XOR 1, L_000001c9ba43dbf0, L_000001c9ba43eeb0, C4<0>, C4<0>;
L_000001c9ba431d80 .functor XOR 1, L_000001c9ba431d10, L_000001c9ba43d3d0, C4<0>, C4<0>;
v000001c9ba275be0_0 .net "Debe", 0 0, L_000001c9ba431fb0;  1 drivers
v000001c9ba2762c0_0 .net "Din", 0 0, L_000001c9ba43d3d0;  1 drivers
v000001c9ba275d20_0 .net "Dout", 0 0, L_000001c9ba431d80;  1 drivers
v000001c9ba275e60_0 .net "Ri", 0 0, L_000001c9ba43eeb0;  1 drivers
v000001c9ba276360_0 .net "Si", 0 0, L_000001c9ba43dbf0;  1 drivers
v000001c9ba275f00_0 .net *"_ivl_0", 0 0, L_000001c9ba4307a0;  1 drivers
v000001c9ba276a40_0 .net *"_ivl_10", 0 0, L_000001c9ba431ed0;  1 drivers
v000001c9ba276d60_0 .net *"_ivl_14", 0 0, L_000001c9ba431d10;  1 drivers
v000001c9ba277080_0 .net *"_ivl_2", 0 0, L_000001c9ba430b90;  1 drivers
v000001c9ba276180_0 .net *"_ivl_4", 0 0, L_000001c9ba431680;  1 drivers
v000001c9ba274920_0 .net *"_ivl_6", 0 0, L_000001c9ba431f40;  1 drivers
v000001c9ba276e00_0 .net *"_ivl_8", 0 0, L_000001c9ba431e60;  1 drivers
S_000001c9ba28c8c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba1138a0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba28cd70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28c8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba431df0 .functor NOT 1, L_000001c9ba43e910, C4<0>, C4<0>, C4<0>;
L_000001c9ba423760 .functor AND 1, L_000001c9ba431df0, L_000001c9ba43f3b0, C4<1>, C4<1>;
L_000001c9ba422180 .functor NOT 1, L_000001c9ba43e910, C4<0>, C4<0>, C4<0>;
L_000001c9ba423840 .functor AND 1, L_000001c9ba422180, L_000001c9ba43e230, C4<1>, C4<1>;
L_000001c9ba422420 .functor OR 1, L_000001c9ba423760, L_000001c9ba423840, C4<0>, C4<0>;
L_000001c9ba4223b0 .functor AND 1, L_000001c9ba43f3b0, L_000001c9ba43e230, C4<1>, C4<1>;
L_000001c9ba423530 .functor OR 1, L_000001c9ba422420, L_000001c9ba4223b0, C4<0>, C4<0>;
L_000001c9ba4237d0 .functor XOR 1, L_000001c9ba43e910, L_000001c9ba43f3b0, C4<0>, C4<0>;
L_000001c9ba4233e0 .functor XOR 1, L_000001c9ba4237d0, L_000001c9ba43e230, C4<0>, C4<0>;
v000001c9ba276f40_0 .net "Debe", 0 0, L_000001c9ba423530;  1 drivers
v000001c9ba276220_0 .net "Din", 0 0, L_000001c9ba43e230;  1 drivers
v000001c9ba276400_0 .net "Dout", 0 0, L_000001c9ba4233e0;  1 drivers
v000001c9ba277940_0 .net "Ri", 0 0, L_000001c9ba43f3b0;  1 drivers
v000001c9ba277260_0 .net "Si", 0 0, L_000001c9ba43e910;  1 drivers
v000001c9ba2796a0_0 .net *"_ivl_0", 0 0, L_000001c9ba431df0;  1 drivers
v000001c9ba278de0_0 .net *"_ivl_10", 0 0, L_000001c9ba4223b0;  1 drivers
v000001c9ba277440_0 .net *"_ivl_14", 0 0, L_000001c9ba4237d0;  1 drivers
v000001c9ba2792e0_0 .net *"_ivl_2", 0 0, L_000001c9ba423760;  1 drivers
v000001c9ba277ee0_0 .net *"_ivl_4", 0 0, L_000001c9ba422180;  1 drivers
v000001c9ba278980_0 .net *"_ivl_6", 0 0, L_000001c9ba423840;  1 drivers
v000001c9ba279380_0 .net *"_ivl_8", 0 0, L_000001c9ba422420;  1 drivers
S_000001c9ba28dea0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba28abd0;
 .timescale -9 -12;
P_000001c9ba113920 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba28c0f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba28dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba422730 .functor NOT 1, L_000001c9ba43e370, C4<0>, C4<0>, C4<0>;
L_000001c9ba423220 .functor AND 1, L_000001c9ba422730, L_000001c9ba43e050, C4<1>, C4<1>;
L_000001c9ba423990 .functor NOT 1, L_000001c9ba43e370, C4<0>, C4<0>, C4<0>;
L_000001c9ba423920 .functor AND 1, L_000001c9ba423990, L_000001c9ba43ef50, C4<1>, C4<1>;
L_000001c9ba4231b0 .functor OR 1, L_000001c9ba423220, L_000001c9ba423920, C4<0>, C4<0>;
L_000001c9ba422ff0 .functor AND 1, L_000001c9ba43e050, L_000001c9ba43ef50, C4<1>, C4<1>;
L_000001c9ba4226c0 .functor OR 1, L_000001c9ba4231b0, L_000001c9ba422ff0, C4<0>, C4<0>;
L_000001c9ba422960 .functor XOR 1, L_000001c9ba43e370, L_000001c9ba43e050, C4<0>, C4<0>;
L_000001c9ba4238b0 .functor XOR 1, L_000001c9ba422960, L_000001c9ba43ef50, C4<0>, C4<0>;
v000001c9ba279740_0 .net "Debe", 0 0, L_000001c9ba4226c0;  1 drivers
v000001c9ba277bc0_0 .net "Din", 0 0, L_000001c9ba43ef50;  1 drivers
v000001c9ba278ac0_0 .net "Dout", 0 0, L_000001c9ba4238b0;  1 drivers
v000001c9ba278200_0 .net "Ri", 0 0, L_000001c9ba43e050;  1 drivers
v000001c9ba277300_0 .net "Si", 0 0, L_000001c9ba43e370;  1 drivers
v000001c9ba278ca0_0 .net *"_ivl_0", 0 0, L_000001c9ba422730;  1 drivers
v000001c9ba278b60_0 .net *"_ivl_10", 0 0, L_000001c9ba422ff0;  1 drivers
v000001c9ba277f80_0 .net *"_ivl_14", 0 0, L_000001c9ba422960;  1 drivers
v000001c9ba2797e0_0 .net *"_ivl_2", 0 0, L_000001c9ba423220;  1 drivers
v000001c9ba278520_0 .net *"_ivl_4", 0 0, L_000001c9ba423990;  1 drivers
v000001c9ba277580_0 .net *"_ivl_6", 0 0, L_000001c9ba423920;  1 drivers
v000001c9ba278840_0 .net *"_ivl_8", 0 0, L_000001c9ba4231b0;  1 drivers
S_000001c9ba28c410 .scope module, "sm" "SumMantisa" 5 297, 5 81 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001c9ba1fc7b0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001c9ba1fc7e8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001c9ba1fc820 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001c9ba4258a0 .functor BUFZ 23, L_000001c9ba338a20, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba4244f0 .functor BUFZ 8, L_000001c9ba338200, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c9ba283ba0_0 .net "A", 24 0, L_000001c9ba335be0;  1 drivers
v000001c9ba285d60_0 .net "B", 24 0, L_000001c9ba337f80;  1 drivers
v000001c9ba284960_0 .net "C", 25 0, L_000001c9ba336180;  1 drivers
v000001c9ba285cc0_0 .net "ExpIn", 7 0, L_000001c9ba333660;  alias, 1 drivers
v000001c9ba285680_0 .net "ExpOut", 7 0, L_000001c9ba4244f0;  alias, 1 drivers
v000001c9ba284500_0 .net "F", 22 0, L_000001c9ba4258a0;  alias, 1 drivers
v000001c9ba284000_0 .net "R", 23 0, L_000001c9ba333de0;  alias, 1 drivers
v000001c9ba2852c0_0 .net "S", 23 0, L_000001c9ba333160;  alias, 1 drivers
L_000001c9ba39aaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba284dc0_0 .net/2u *"_ivl_183", 0 0, L_000001c9ba39aaa0;  1 drivers
v000001c9ba284f00_0 .net *"_ivl_188", 22 0, L_000001c9ba3376c0;  1 drivers
v000001c9ba285360_0 .net *"_ivl_190", 0 0, L_000001c9ba337760;  1 drivers
v000001c9ba284aa0_0 .net *"_ivl_192", 0 0, L_000001c9ba337800;  1 drivers
L_000001c9ba39aae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9ba284a00_0 .net/2u *"_ivl_193", 1 0, L_000001c9ba39aae8;  1 drivers
v000001c9ba283ce0_0 .net *"_ivl_195", 27 0, L_000001c9ba337c60;  1 drivers
v000001c9ba285400_0 .net *"_ivl_197", 30 0, L_000001c9ba337d00;  1 drivers
L_000001c9ba39ab30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba284be0_0 .net *"_ivl_200", 2 0, L_000001c9ba39ab30;  1 drivers
v000001c9ba285040_0 .net *"_ivl_202", 22 0, L_000001c9ba337da0;  1 drivers
v000001c9ba2855e0_0 .net *"_ivl_204", 0 0, L_000001c9ba3388e0;  1 drivers
L_000001c9ba39ab78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba284640_0 .net/2u *"_ivl_205", 2 0, L_000001c9ba39ab78;  1 drivers
v000001c9ba2857c0_0 .net *"_ivl_207", 27 0, L_000001c9ba3394c0;  1 drivers
v000001c9ba283d80_0 .net *"_ivl_209", 30 0, L_000001c9ba338fc0;  1 drivers
L_000001c9ba39abc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba283c40_0 .net *"_ivl_212", 2 0, L_000001c9ba39abc0;  1 drivers
L_000001c9ba39ac08 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba283e20_0 .net/2u *"_ivl_215", 7 0, L_000001c9ba39ac08;  1 drivers
v000001c9ba2859a0_0 .net *"_ivl_217", 7 0, L_000001c9ba339b00;  1 drivers
v000001c9ba285a40_0 .net "carry", 0 0, L_000001c9ba337620;  1 drivers
v000001c9ba283ec0_0 .net "exp_for_round", 7 0, L_000001c9ba338ac0;  1 drivers
v000001c9ba2841e0_0 .net "exp_rounded", 7 0, L_000001c9ba338200;  1 drivers
v000001c9ba284280_0 .net "frac_rounded", 22 0, L_000001c9ba338a20;  1 drivers
v000001c9ba285b80_0 .net "guard_R", 0 0, L_000001c9ba3346a0;  alias, 1 drivers
v000001c9ba2845a0_0 .net "guard_S", 0 0, L_000001c9ba334c40;  alias, 1 drivers
v000001c9ba284c80_0 .net "ms_for_round", 30 0, L_000001c9ba338480;  1 drivers
v000001c9ba284320_0 .net "sticky_for_round", 0 0, L_000001c9ba41b180;  alias, 1 drivers
v000001c9ba285c20_0 .net "sum_bits", 24 0, L_000001c9ba3374e0;  1 drivers
L_000001c9ba3335c0 .part L_000001c9ba335be0, 0, 1;
L_000001c9ba335000 .part L_000001c9ba337f80, 0, 1;
L_000001c9ba334ba0 .part L_000001c9ba336180, 0, 1;
L_000001c9ba3337a0 .part L_000001c9ba335be0, 1, 1;
L_000001c9ba334100 .part L_000001c9ba337f80, 1, 1;
L_000001c9ba3350a0 .part L_000001c9ba336180, 1, 1;
L_000001c9ba335140 .part L_000001c9ba335be0, 2, 1;
L_000001c9ba333c00 .part L_000001c9ba337f80, 2, 1;
L_000001c9ba333f20 .part L_000001c9ba336180, 2, 1;
L_000001c9ba3341a0 .part L_000001c9ba335be0, 3, 1;
L_000001c9ba333fc0 .part L_000001c9ba337f80, 3, 1;
L_000001c9ba333980 .part L_000001c9ba336180, 3, 1;
L_000001c9ba3342e0 .part L_000001c9ba335be0, 4, 1;
L_000001c9ba333a20 .part L_000001c9ba337f80, 4, 1;
L_000001c9ba3351e0 .part L_000001c9ba336180, 4, 1;
L_000001c9ba3353c0 .part L_000001c9ba335be0, 5, 1;
L_000001c9ba3356e0 .part L_000001c9ba337f80, 5, 1;
L_000001c9ba335780 .part L_000001c9ba336180, 5, 1;
L_000001c9ba333ac0 .part L_000001c9ba335be0, 6, 1;
L_000001c9ba333ca0 .part L_000001c9ba337f80, 6, 1;
L_000001c9ba334380 .part L_000001c9ba336180, 6, 1;
L_000001c9ba334740 .part L_000001c9ba335be0, 7, 1;
L_000001c9ba336ae0 .part L_000001c9ba337f80, 7, 1;
L_000001c9ba335c80 .part L_000001c9ba336180, 7, 1;
L_000001c9ba3367c0 .part L_000001c9ba335be0, 8, 1;
L_000001c9ba337080 .part L_000001c9ba337f80, 8, 1;
L_000001c9ba336360 .part L_000001c9ba336180, 8, 1;
L_000001c9ba335a00 .part L_000001c9ba335be0, 9, 1;
L_000001c9ba337440 .part L_000001c9ba337f80, 9, 1;
L_000001c9ba336220 .part L_000001c9ba336180, 9, 1;
L_000001c9ba336860 .part L_000001c9ba335be0, 10, 1;
L_000001c9ba335960 .part L_000001c9ba337f80, 10, 1;
L_000001c9ba336400 .part L_000001c9ba336180, 10, 1;
L_000001c9ba335aa0 .part L_000001c9ba335be0, 11, 1;
L_000001c9ba335d20 .part L_000001c9ba337f80, 11, 1;
L_000001c9ba336680 .part L_000001c9ba336180, 11, 1;
L_000001c9ba336540 .part L_000001c9ba335be0, 12, 1;
L_000001c9ba3365e0 .part L_000001c9ba337f80, 12, 1;
L_000001c9ba3362c0 .part L_000001c9ba336180, 12, 1;
L_000001c9ba3371c0 .part L_000001c9ba335be0, 13, 1;
L_000001c9ba3378a0 .part L_000001c9ba337f80, 13, 1;
L_000001c9ba335f00 .part L_000001c9ba336180, 13, 1;
L_000001c9ba336720 .part L_000001c9ba335be0, 14, 1;
L_000001c9ba337ee0 .part L_000001c9ba337f80, 14, 1;
L_000001c9ba338020 .part L_000001c9ba336180, 14, 1;
L_000001c9ba337940 .part L_000001c9ba335be0, 15, 1;
L_000001c9ba3364a0 .part L_000001c9ba337f80, 15, 1;
L_000001c9ba336a40 .part L_000001c9ba336180, 15, 1;
L_000001c9ba3358c0 .part L_000001c9ba335be0, 16, 1;
L_000001c9ba335fa0 .part L_000001c9ba337f80, 16, 1;
L_000001c9ba336900 .part L_000001c9ba336180, 16, 1;
L_000001c9ba335dc0 .part L_000001c9ba335be0, 17, 1;
L_000001c9ba336f40 .part L_000001c9ba337f80, 17, 1;
L_000001c9ba3369a0 .part L_000001c9ba336180, 17, 1;
L_000001c9ba3379e0 .part L_000001c9ba335be0, 18, 1;
L_000001c9ba336c20 .part L_000001c9ba337f80, 18, 1;
L_000001c9ba336b80 .part L_000001c9ba336180, 18, 1;
L_000001c9ba336cc0 .part L_000001c9ba335be0, 19, 1;
L_000001c9ba336d60 .part L_000001c9ba337f80, 19, 1;
L_000001c9ba335b40 .part L_000001c9ba336180, 19, 1;
L_000001c9ba337b20 .part L_000001c9ba335be0, 20, 1;
L_000001c9ba336040 .part L_000001c9ba337f80, 20, 1;
L_000001c9ba336e00 .part L_000001c9ba336180, 20, 1;
L_000001c9ba336ea0 .part L_000001c9ba335be0, 21, 1;
L_000001c9ba337a80 .part L_000001c9ba337f80, 21, 1;
L_000001c9ba337580 .part L_000001c9ba336180, 21, 1;
L_000001c9ba336fe0 .part L_000001c9ba335be0, 22, 1;
L_000001c9ba337120 .part L_000001c9ba337f80, 22, 1;
L_000001c9ba3360e0 .part L_000001c9ba336180, 22, 1;
L_000001c9ba337260 .part L_000001c9ba335be0, 23, 1;
L_000001c9ba3373a0 .part L_000001c9ba337f80, 23, 1;
L_000001c9ba337e40 .part L_000001c9ba336180, 23, 1;
L_000001c9ba337300 .part L_000001c9ba335be0, 24, 1;
L_000001c9ba335e60 .part L_000001c9ba337f80, 24, 1;
L_000001c9ba337bc0 .part L_000001c9ba336180, 24, 1;
LS_000001c9ba3374e0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba41bc70, L_000001c9ba41c7d0, L_000001c9ba41bf80, L_000001c9ba41bf10;
LS_000001c9ba3374e0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba41c300, L_000001c9ba41c990, L_000001c9ba41c840, L_000001c9ba41ca70;
LS_000001c9ba3374e0_0_8 .concat8 [ 1 1 1 1], L_000001c9ba41cae0, L_000001c9ba41d3a0, L_000001c9ba41ee50, L_000001c9ba41e360;
LS_000001c9ba3374e0_0_12 .concat8 [ 1 1 1 1], L_000001c9ba41da30, L_000001c9ba41e280, L_000001c9ba41de20, L_000001c9ba41f010;
LS_000001c9ba3374e0_0_16 .concat8 [ 1 1 1 1], L_000001c9ba41e2f0, L_000001c9ba41e210, L_000001c9ba41e8a0, L_000001c9ba4251a0;
LS_000001c9ba3374e0_0_20 .concat8 [ 1 1 1 1], L_000001c9ba424640, L_000001c9ba425600, L_000001c9ba424cd0, L_000001c9ba424e20;
LS_000001c9ba3374e0_0_24 .concat8 [ 1 0 0 0], L_000001c9ba4243a0;
LS_000001c9ba3374e0_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba3374e0_0_0, LS_000001c9ba3374e0_0_4, LS_000001c9ba3374e0_0_8, LS_000001c9ba3374e0_0_12;
LS_000001c9ba3374e0_1_4 .concat8 [ 4 4 1 0], LS_000001c9ba3374e0_0_16, LS_000001c9ba3374e0_0_20, LS_000001c9ba3374e0_0_24;
L_000001c9ba3374e0 .concat8 [ 16 9 0 0], LS_000001c9ba3374e0_1_0, LS_000001c9ba3374e0_1_4;
L_000001c9ba335be0 .concat [ 1 24 0 0], L_000001c9ba334c40, L_000001c9ba333160;
L_000001c9ba337f80 .concat [ 1 24 0 0], L_000001c9ba3346a0, L_000001c9ba333de0;
LS_000001c9ba336180_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39aaa0, L_000001c9ba41bb90, L_000001c9ba41d560, L_000001c9ba41c920;
LS_000001c9ba336180_0_4 .concat8 [ 1 1 1 1], L_000001c9ba41be30, L_000001c9ba41d720, L_000001c9ba41c760, L_000001c9ba41c370;
LS_000001c9ba336180_0_8 .concat8 [ 1 1 1 1], L_000001c9ba41cca0, L_000001c9ba41c5a0, L_000001c9ba41d2c0, L_000001c9ba41bd50;
LS_000001c9ba336180_0_12 .concat8 [ 1 1 1 1], L_000001c9ba41ebb0, L_000001c9ba41e600, L_000001c9ba41f320, L_000001c9ba41ead0;
LS_000001c9ba336180_0_16 .concat8 [ 1 1 1 1], L_000001c9ba41eec0, L_000001c9ba41dd40, L_000001c9ba41ec20, L_000001c9ba41f390;
LS_000001c9ba336180_0_20 .concat8 [ 1 1 1 1], L_000001c9ba41e4b0, L_000001c9ba424410, L_000001c9ba4241e0, L_000001c9ba425280;
LS_000001c9ba336180_0_24 .concat8 [ 1 1 0 0], L_000001c9ba4253d0, L_000001c9ba423ed0;
LS_000001c9ba336180_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba336180_0_0, LS_000001c9ba336180_0_4, LS_000001c9ba336180_0_8, LS_000001c9ba336180_0_12;
LS_000001c9ba336180_1_4 .concat8 [ 4 4 2 0], LS_000001c9ba336180_0_16, LS_000001c9ba336180_0_20, LS_000001c9ba336180_0_24;
L_000001c9ba336180 .concat8 [ 16 10 0 0], LS_000001c9ba336180_1_0, LS_000001c9ba336180_1_4;
L_000001c9ba337620 .part L_000001c9ba336180, 25, 1;
L_000001c9ba3376c0 .part L_000001c9ba3374e0, 2, 23;
L_000001c9ba337760 .part L_000001c9ba3374e0, 1, 1;
L_000001c9ba337800 .part L_000001c9ba3374e0, 0, 1;
LS_000001c9ba337c60_0_0 .concat [ 1 2 1 1], L_000001c9ba41b180, L_000001c9ba39aae8, L_000001c9ba337800, L_000001c9ba337760;
LS_000001c9ba337c60_0_4 .concat [ 23 0 0 0], L_000001c9ba3376c0;
L_000001c9ba337c60 .concat [ 5 23 0 0], LS_000001c9ba337c60_0_0, LS_000001c9ba337c60_0_4;
L_000001c9ba337d00 .concat [ 28 3 0 0], L_000001c9ba337c60, L_000001c9ba39ab30;
L_000001c9ba337da0 .part L_000001c9ba3374e0, 1, 23;
L_000001c9ba3388e0 .part L_000001c9ba3374e0, 0, 1;
L_000001c9ba3394c0 .concat [ 1 3 1 23], L_000001c9ba41b180, L_000001c9ba39ab78, L_000001c9ba3388e0, L_000001c9ba337da0;
L_000001c9ba338fc0 .concat [ 28 3 0 0], L_000001c9ba3394c0, L_000001c9ba39abc0;
L_000001c9ba338480 .functor MUXZ 31, L_000001c9ba338fc0, L_000001c9ba337d00, L_000001c9ba337620, C4<>;
L_000001c9ba339b00 .arith/sum 8, L_000001c9ba333660, L_000001c9ba39ac08;
L_000001c9ba338ac0 .functor MUXZ 8, L_000001c9ba333660, L_000001c9ba339b00, L_000001c9ba337620, C4<>;
L_000001c9ba3387a0 .part L_000001c9ba338480, 0, 28;
S_000001c9ba28d9f0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba111760 .param/l "i" 0 5 102, +C4<00>;
S_000001c9ba28c5a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28d9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41b8f0 .functor AND 1, L_000001c9ba3335c0, L_000001c9ba335000, C4<1>, C4<1>;
L_000001c9ba41b960 .functor AND 1, L_000001c9ba335000, L_000001c9ba334ba0, C4<1>, C4<1>;
L_000001c9ba41ba40 .functor OR 1, L_000001c9ba41b8f0, L_000001c9ba41b960, C4<0>, C4<0>;
L_000001c9ba41bab0 .functor AND 1, L_000001c9ba3335c0, L_000001c9ba334ba0, C4<1>, C4<1>;
L_000001c9ba41bb90 .functor OR 1, L_000001c9ba41ba40, L_000001c9ba41bab0, C4<0>, C4<0>;
L_000001c9ba41bc00 .functor XOR 1, L_000001c9ba3335c0, L_000001c9ba335000, C4<0>, C4<0>;
L_000001c9ba41bc70 .functor XOR 1, L_000001c9ba41bc00, L_000001c9ba334ba0, C4<0>, C4<0>;
v000001c9ba27a3c0_0 .net "Debe", 0 0, L_000001c9ba41bb90;  1 drivers
v000001c9ba27a960_0 .net "Din", 0 0, L_000001c9ba334ba0;  1 drivers
v000001c9ba27aaa0_0 .net "Dout", 0 0, L_000001c9ba41bc70;  1 drivers
v000001c9ba27adc0_0 .net "Ri", 0 0, L_000001c9ba335000;  1 drivers
v000001c9ba27ad20_0 .net "Si", 0 0, L_000001c9ba3335c0;  1 drivers
v000001c9ba27a460_0 .net *"_ivl_0", 0 0, L_000001c9ba41b8f0;  1 drivers
v000001c9ba27a000_0 .net *"_ivl_10", 0 0, L_000001c9ba41bc00;  1 drivers
v000001c9ba27b220_0 .net *"_ivl_2", 0 0, L_000001c9ba41b960;  1 drivers
v000001c9ba27ae60_0 .net *"_ivl_4", 0 0, L_000001c9ba41ba40;  1 drivers
v000001c9ba27af00_0 .net *"_ivl_6", 0 0, L_000001c9ba41bab0;  1 drivers
S_000001c9ba28d220 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba113a60 .param/l "i" 0 5 102, +C4<01>;
S_000001c9ba28c730 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41a700 .functor AND 1, L_000001c9ba3337a0, L_000001c9ba334100, C4<1>, C4<1>;
L_000001c9ba41a0e0 .functor AND 1, L_000001c9ba334100, L_000001c9ba3350a0, C4<1>, C4<1>;
L_000001c9ba41a380 .functor OR 1, L_000001c9ba41a700, L_000001c9ba41a0e0, C4<0>, C4<0>;
L_000001c9ba41a770 .functor AND 1, L_000001c9ba3337a0, L_000001c9ba3350a0, C4<1>, C4<1>;
L_000001c9ba41d560 .functor OR 1, L_000001c9ba41a380, L_000001c9ba41a770, C4<0>, C4<0>;
L_000001c9ba41cd10 .functor XOR 1, L_000001c9ba3337a0, L_000001c9ba334100, C4<0>, C4<0>;
L_000001c9ba41c7d0 .functor XOR 1, L_000001c9ba41cd10, L_000001c9ba3350a0, C4<0>, C4<0>;
v000001c9ba27afa0_0 .net "Debe", 0 0, L_000001c9ba41d560;  1 drivers
v000001c9ba27b4a0_0 .net "Din", 0 0, L_000001c9ba3350a0;  1 drivers
v000001c9ba27a780_0 .net "Dout", 0 0, L_000001c9ba41c7d0;  1 drivers
v000001c9ba27b040_0 .net "Ri", 0 0, L_000001c9ba334100;  1 drivers
v000001c9ba27a820_0 .net "Si", 0 0, L_000001c9ba3337a0;  1 drivers
v000001c9ba27b0e0_0 .net *"_ivl_0", 0 0, L_000001c9ba41a700;  1 drivers
v000001c9ba27b180_0 .net *"_ivl_10", 0 0, L_000001c9ba41cd10;  1 drivers
v000001c9ba27bae0_0 .net *"_ivl_2", 0 0, L_000001c9ba41a0e0;  1 drivers
v000001c9ba27ac80_0 .net *"_ivl_4", 0 0, L_000001c9ba41a380;  1 drivers
v000001c9ba27b400_0 .net *"_ivl_6", 0 0, L_000001c9ba41a770;  1 drivers
S_000001c9ba28d090 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114b60 .param/l "i" 0 5 102, +C4<010>;
S_000001c9ba28ca50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41cb50 .functor AND 1, L_000001c9ba335140, L_000001c9ba333c00, C4<1>, C4<1>;
L_000001c9ba41cdf0 .functor AND 1, L_000001c9ba333c00, L_000001c9ba333f20, C4<1>, C4<1>;
L_000001c9ba41c0d0 .functor OR 1, L_000001c9ba41cb50, L_000001c9ba41cdf0, C4<0>, C4<0>;
L_000001c9ba41cc30 .functor AND 1, L_000001c9ba335140, L_000001c9ba333f20, C4<1>, C4<1>;
L_000001c9ba41c920 .functor OR 1, L_000001c9ba41c0d0, L_000001c9ba41cc30, C4<0>, C4<0>;
L_000001c9ba41bdc0 .functor XOR 1, L_000001c9ba335140, L_000001c9ba333c00, C4<0>, C4<0>;
L_000001c9ba41bf80 .functor XOR 1, L_000001c9ba41bdc0, L_000001c9ba333f20, C4<0>, C4<0>;
v000001c9ba27a8c0_0 .net "Debe", 0 0, L_000001c9ba41c920;  1 drivers
v000001c9ba27b540_0 .net "Din", 0 0, L_000001c9ba333f20;  1 drivers
v000001c9ba27b5e0_0 .net "Dout", 0 0, L_000001c9ba41bf80;  1 drivers
v000001c9ba27b680_0 .net "Ri", 0 0, L_000001c9ba333c00;  1 drivers
v000001c9ba27bb80_0 .net "Si", 0 0, L_000001c9ba335140;  1 drivers
v000001c9ba279b00_0 .net *"_ivl_0", 0 0, L_000001c9ba41cb50;  1 drivers
v000001c9ba27bea0_0 .net *"_ivl_10", 0 0, L_000001c9ba41bdc0;  1 drivers
v000001c9ba27b720_0 .net *"_ivl_2", 0 0, L_000001c9ba41cdf0;  1 drivers
v000001c9ba279c40_0 .net *"_ivl_4", 0 0, L_000001c9ba41c0d0;  1 drivers
v000001c9ba27aa00_0 .net *"_ivl_6", 0 0, L_000001c9ba41cc30;  1 drivers
S_000001c9ba28cf00 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1148a0 .param/l "i" 0 5 102, +C4<011>;
S_000001c9ba28d3b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41d6b0 .functor AND 1, L_000001c9ba3341a0, L_000001c9ba333fc0, C4<1>, C4<1>;
L_000001c9ba41c6f0 .functor AND 1, L_000001c9ba333fc0, L_000001c9ba333980, C4<1>, C4<1>;
L_000001c9ba41d410 .functor OR 1, L_000001c9ba41d6b0, L_000001c9ba41c6f0, C4<0>, C4<0>;
L_000001c9ba41bff0 .functor AND 1, L_000001c9ba3341a0, L_000001c9ba333980, C4<1>, C4<1>;
L_000001c9ba41be30 .functor OR 1, L_000001c9ba41d410, L_000001c9ba41bff0, C4<0>, C4<0>;
L_000001c9ba41d100 .functor XOR 1, L_000001c9ba3341a0, L_000001c9ba333fc0, C4<0>, C4<0>;
L_000001c9ba41bf10 .functor XOR 1, L_000001c9ba41d100, L_000001c9ba333980, C4<0>, C4<0>;
v000001c9ba27b7c0_0 .net "Debe", 0 0, L_000001c9ba41be30;  1 drivers
v000001c9ba27a0a0_0 .net "Din", 0 0, L_000001c9ba333980;  1 drivers
v000001c9ba27ab40_0 .net "Dout", 0 0, L_000001c9ba41bf10;  1 drivers
v000001c9ba27bf40_0 .net "Ri", 0 0, L_000001c9ba333fc0;  1 drivers
v000001c9ba27abe0_0 .net "Si", 0 0, L_000001c9ba3341a0;  1 drivers
v000001c9ba27bc20_0 .net *"_ivl_0", 0 0, L_000001c9ba41d6b0;  1 drivers
v000001c9ba27b2c0_0 .net *"_ivl_10", 0 0, L_000001c9ba41d100;  1 drivers
v000001c9ba279ba0_0 .net *"_ivl_2", 0 0, L_000001c9ba41c6f0;  1 drivers
v000001c9ba27b9a0_0 .net *"_ivl_4", 0 0, L_000001c9ba41d410;  1 drivers
v000001c9ba27bfe0_0 .net *"_ivl_6", 0 0, L_000001c9ba41bff0;  1 drivers
S_000001c9ba28d6d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114ba0 .param/l "i" 0 5 102, +C4<0100>;
S_000001c9ba28db80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28d6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41c8b0 .functor AND 1, L_000001c9ba3342e0, L_000001c9ba333a20, C4<1>, C4<1>;
L_000001c9ba41c060 .functor AND 1, L_000001c9ba333a20, L_000001c9ba3351e0, C4<1>, C4<1>;
L_000001c9ba41cd80 .functor OR 1, L_000001c9ba41c8b0, L_000001c9ba41c060, C4<0>, C4<0>;
L_000001c9ba41c680 .functor AND 1, L_000001c9ba3342e0, L_000001c9ba3351e0, C4<1>, C4<1>;
L_000001c9ba41d720 .functor OR 1, L_000001c9ba41cd80, L_000001c9ba41c680, C4<0>, C4<0>;
L_000001c9ba41bea0 .functor XOR 1, L_000001c9ba3342e0, L_000001c9ba333a20, C4<0>, C4<0>;
L_000001c9ba41c300 .functor XOR 1, L_000001c9ba41bea0, L_000001c9ba3351e0, C4<0>, C4<0>;
v000001c9ba279d80_0 .net "Debe", 0 0, L_000001c9ba41d720;  1 drivers
v000001c9ba27a500_0 .net "Din", 0 0, L_000001c9ba3351e0;  1 drivers
v000001c9ba27ba40_0 .net "Dout", 0 0, L_000001c9ba41c300;  1 drivers
v000001c9ba27bcc0_0 .net "Ri", 0 0, L_000001c9ba333a20;  1 drivers
v000001c9ba27b360_0 .net "Si", 0 0, L_000001c9ba3342e0;  1 drivers
v000001c9ba279e20_0 .net *"_ivl_0", 0 0, L_000001c9ba41c8b0;  1 drivers
v000001c9ba27a140_0 .net *"_ivl_10", 0 0, L_000001c9ba41bea0;  1 drivers
v000001c9ba27bd60_0 .net *"_ivl_2", 0 0, L_000001c9ba41c060;  1 drivers
v000001c9ba27be00_0 .net *"_ivl_4", 0 0, L_000001c9ba41cd80;  1 drivers
v000001c9ba279ec0_0 .net *"_ivl_6", 0 0, L_000001c9ba41c680;  1 drivers
S_000001c9ba28e420 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114f20 .param/l "i" 0 5 102, +C4<0101>;
S_000001c9ba28f870 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28e420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41d4f0 .functor AND 1, L_000001c9ba3353c0, L_000001c9ba3356e0, C4<1>, C4<1>;
L_000001c9ba41d640 .functor AND 1, L_000001c9ba3356e0, L_000001c9ba335780, C4<1>, C4<1>;
L_000001c9ba41c610 .functor OR 1, L_000001c9ba41d4f0, L_000001c9ba41d640, C4<0>, C4<0>;
L_000001c9ba41d5d0 .functor AND 1, L_000001c9ba3353c0, L_000001c9ba335780, C4<1>, C4<1>;
L_000001c9ba41c760 .functor OR 1, L_000001c9ba41c610, L_000001c9ba41d5d0, C4<0>, C4<0>;
L_000001c9ba41c140 .functor XOR 1, L_000001c9ba3353c0, L_000001c9ba3356e0, C4<0>, C4<0>;
L_000001c9ba41c990 .functor XOR 1, L_000001c9ba41c140, L_000001c9ba335780, C4<0>, C4<0>;
v000001c9ba27c080_0 .net "Debe", 0 0, L_000001c9ba41c760;  1 drivers
v000001c9ba27a1e0_0 .net "Din", 0 0, L_000001c9ba335780;  1 drivers
v000001c9ba279920_0 .net "Dout", 0 0, L_000001c9ba41c990;  1 drivers
v000001c9ba2799c0_0 .net "Ri", 0 0, L_000001c9ba3356e0;  1 drivers
v000001c9ba279ce0_0 .net "Si", 0 0, L_000001c9ba3353c0;  1 drivers
v000001c9ba27a280_0 .net *"_ivl_0", 0 0, L_000001c9ba41d4f0;  1 drivers
v000001c9ba27a320_0 .net *"_ivl_10", 0 0, L_000001c9ba41c140;  1 drivers
v000001c9ba27d200_0 .net *"_ivl_2", 0 0, L_000001c9ba41d640;  1 drivers
v000001c9ba27cee0_0 .net *"_ivl_4", 0 0, L_000001c9ba41c610;  1 drivers
v000001c9ba27e100_0 .net *"_ivl_6", 0 0, L_000001c9ba41d5d0;  1 drivers
S_000001c9ba28e100 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1143a0 .param/l "i" 0 5 102, +C4<0110>;
S_000001c9ba28e5b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28e100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41d170 .functor AND 1, L_000001c9ba333ac0, L_000001c9ba333ca0, C4<1>, C4<1>;
L_000001c9ba41c1b0 .functor AND 1, L_000001c9ba333ca0, L_000001c9ba334380, C4<1>, C4<1>;
L_000001c9ba41c220 .functor OR 1, L_000001c9ba41d170, L_000001c9ba41c1b0, C4<0>, C4<0>;
L_000001c9ba41c290 .functor AND 1, L_000001c9ba333ac0, L_000001c9ba334380, C4<1>, C4<1>;
L_000001c9ba41c370 .functor OR 1, L_000001c9ba41c220, L_000001c9ba41c290, C4<0>, C4<0>;
L_000001c9ba41c3e0 .functor XOR 1, L_000001c9ba333ac0, L_000001c9ba333ca0, C4<0>, C4<0>;
L_000001c9ba41c840 .functor XOR 1, L_000001c9ba41c3e0, L_000001c9ba334380, C4<0>, C4<0>;
v000001c9ba27dac0_0 .net "Debe", 0 0, L_000001c9ba41c370;  1 drivers
v000001c9ba27c9e0_0 .net "Din", 0 0, L_000001c9ba334380;  1 drivers
v000001c9ba27c800_0 .net "Dout", 0 0, L_000001c9ba41c840;  1 drivers
v000001c9ba27e4c0_0 .net "Ri", 0 0, L_000001c9ba333ca0;  1 drivers
v000001c9ba27d2a0_0 .net "Si", 0 0, L_000001c9ba333ac0;  1 drivers
v000001c9ba27dd40_0 .net *"_ivl_0", 0 0, L_000001c9ba41d170;  1 drivers
v000001c9ba27e560_0 .net *"_ivl_10", 0 0, L_000001c9ba41c3e0;  1 drivers
v000001c9ba27e7e0_0 .net *"_ivl_2", 0 0, L_000001c9ba41c1b0;  1 drivers
v000001c9ba27ce40_0 .net *"_ivl_4", 0 0, L_000001c9ba41c220;  1 drivers
v000001c9ba27e880_0 .net *"_ivl_6", 0 0, L_000001c9ba41c290;  1 drivers
S_000001c9ba28e740 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114620 .param/l "i" 0 5 102, +C4<0111>;
S_000001c9ba28e290 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28e740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41cf40 .functor AND 1, L_000001c9ba334740, L_000001c9ba336ae0, C4<1>, C4<1>;
L_000001c9ba41ced0 .functor AND 1, L_000001c9ba336ae0, L_000001c9ba335c80, C4<1>, C4<1>;
L_000001c9ba41c450 .functor OR 1, L_000001c9ba41cf40, L_000001c9ba41ced0, C4<0>, C4<0>;
L_000001c9ba41c530 .functor AND 1, L_000001c9ba334740, L_000001c9ba335c80, C4<1>, C4<1>;
L_000001c9ba41cca0 .functor OR 1, L_000001c9ba41c450, L_000001c9ba41c530, C4<0>, C4<0>;
L_000001c9ba41bce0 .functor XOR 1, L_000001c9ba334740, L_000001c9ba336ae0, C4<0>, C4<0>;
L_000001c9ba41ca70 .functor XOR 1, L_000001c9ba41bce0, L_000001c9ba335c80, C4<0>, C4<0>;
v000001c9ba27dca0_0 .net "Debe", 0 0, L_000001c9ba41cca0;  1 drivers
v000001c9ba27de80_0 .net "Din", 0 0, L_000001c9ba335c80;  1 drivers
v000001c9ba27c1c0_0 .net "Dout", 0 0, L_000001c9ba41ca70;  1 drivers
v000001c9ba27d7a0_0 .net "Ri", 0 0, L_000001c9ba336ae0;  1 drivers
v000001c9ba27c760_0 .net "Si", 0 0, L_000001c9ba334740;  1 drivers
v000001c9ba27cf80_0 .net *"_ivl_0", 0 0, L_000001c9ba41cf40;  1 drivers
v000001c9ba27d3e0_0 .net *"_ivl_10", 0 0, L_000001c9ba41bce0;  1 drivers
v000001c9ba27e1a0_0 .net *"_ivl_2", 0 0, L_000001c9ba41ced0;  1 drivers
v000001c9ba27d020_0 .net *"_ivl_4", 0 0, L_000001c9ba41c450;  1 drivers
v000001c9ba27cc60_0 .net *"_ivl_6", 0 0, L_000001c9ba41c530;  1 drivers
S_000001c9ba28ed80 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1150a0 .param/l "i" 0 5 102, +C4<01000>;
S_000001c9ba28ef10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28ed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41c4c0 .functor AND 1, L_000001c9ba3367c0, L_000001c9ba337080, C4<1>, C4<1>;
L_000001c9ba41ca00 .functor AND 1, L_000001c9ba337080, L_000001c9ba336360, C4<1>, C4<1>;
L_000001c9ba41cbc0 .functor OR 1, L_000001c9ba41c4c0, L_000001c9ba41ca00, C4<0>, C4<0>;
L_000001c9ba41ce60 .functor AND 1, L_000001c9ba3367c0, L_000001c9ba336360, C4<1>, C4<1>;
L_000001c9ba41c5a0 .functor OR 1, L_000001c9ba41cbc0, L_000001c9ba41ce60, C4<0>, C4<0>;
L_000001c9ba41cfb0 .functor XOR 1, L_000001c9ba3367c0, L_000001c9ba337080, C4<0>, C4<0>;
L_000001c9ba41cae0 .functor XOR 1, L_000001c9ba41cfb0, L_000001c9ba336360, C4<0>, C4<0>;
v000001c9ba27c4e0_0 .net "Debe", 0 0, L_000001c9ba41c5a0;  1 drivers
v000001c9ba27c580_0 .net "Din", 0 0, L_000001c9ba336360;  1 drivers
v000001c9ba27cbc0_0 .net "Dout", 0 0, L_000001c9ba41cae0;  1 drivers
v000001c9ba27d160_0 .net "Ri", 0 0, L_000001c9ba337080;  1 drivers
v000001c9ba27e060_0 .net "Si", 0 0, L_000001c9ba3367c0;  1 drivers
v000001c9ba27d980_0 .net *"_ivl_0", 0 0, L_000001c9ba41c4c0;  1 drivers
v000001c9ba27d520_0 .net *"_ivl_10", 0 0, L_000001c9ba41cfb0;  1 drivers
v000001c9ba27cd00_0 .net *"_ivl_2", 0 0, L_000001c9ba41ca00;  1 drivers
v000001c9ba27c8a0_0 .net *"_ivl_4", 0 0, L_000001c9ba41cbc0;  1 drivers
v000001c9ba27c620_0 .net *"_ivl_6", 0 0, L_000001c9ba41ce60;  1 drivers
S_000001c9ba28fd20 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114960 .param/l "i" 0 5 102, +C4<01001>;
S_000001c9ba28e8d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28fd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41d020 .functor AND 1, L_000001c9ba335a00, L_000001c9ba337440, C4<1>, C4<1>;
L_000001c9ba41d090 .functor AND 1, L_000001c9ba337440, L_000001c9ba336220, C4<1>, C4<1>;
L_000001c9ba41d1e0 .functor OR 1, L_000001c9ba41d020, L_000001c9ba41d090, C4<0>, C4<0>;
L_000001c9ba41d250 .functor AND 1, L_000001c9ba335a00, L_000001c9ba336220, C4<1>, C4<1>;
L_000001c9ba41d2c0 .functor OR 1, L_000001c9ba41d1e0, L_000001c9ba41d250, C4<0>, C4<0>;
L_000001c9ba41d330 .functor XOR 1, L_000001c9ba335a00, L_000001c9ba337440, C4<0>, C4<0>;
L_000001c9ba41d3a0 .functor XOR 1, L_000001c9ba41d330, L_000001c9ba336220, C4<0>, C4<0>;
v000001c9ba27db60_0 .net "Debe", 0 0, L_000001c9ba41d2c0;  1 drivers
v000001c9ba27d340_0 .net "Din", 0 0, L_000001c9ba336220;  1 drivers
v000001c9ba27c940_0 .net "Dout", 0 0, L_000001c9ba41d3a0;  1 drivers
v000001c9ba27e380_0 .net "Ri", 0 0, L_000001c9ba337440;  1 drivers
v000001c9ba27cda0_0 .net "Si", 0 0, L_000001c9ba335a00;  1 drivers
v000001c9ba27d480_0 .net *"_ivl_0", 0 0, L_000001c9ba41d020;  1 drivers
v000001c9ba27d0c0_0 .net *"_ivl_10", 0 0, L_000001c9ba41d330;  1 drivers
v000001c9ba27e600_0 .net *"_ivl_2", 0 0, L_000001c9ba41d090;  1 drivers
v000001c9ba27dc00_0 .net *"_ivl_4", 0 0, L_000001c9ba41d1e0;  1 drivers
v000001c9ba27e2e0_0 .net *"_ivl_6", 0 0, L_000001c9ba41d250;  1 drivers
S_000001c9ba28f0a0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114260 .param/l "i" 0 5 102, +C4<01010>;
S_000001c9ba28f230 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41d480 .functor AND 1, L_000001c9ba336860, L_000001c9ba335960, C4<1>, C4<1>;
L_000001c9ba41d790 .functor AND 1, L_000001c9ba335960, L_000001c9ba336400, C4<1>, C4<1>;
L_000001c9ba41d800 .functor OR 1, L_000001c9ba41d480, L_000001c9ba41d790, C4<0>, C4<0>;
L_000001c9ba41d870 .functor AND 1, L_000001c9ba336860, L_000001c9ba336400, C4<1>, C4<1>;
L_000001c9ba41bd50 .functor OR 1, L_000001c9ba41d800, L_000001c9ba41d870, C4<0>, C4<0>;
L_000001c9ba41db80 .functor XOR 1, L_000001c9ba336860, L_000001c9ba335960, C4<0>, C4<0>;
L_000001c9ba41ee50 .functor XOR 1, L_000001c9ba41db80, L_000001c9ba336400, C4<0>, C4<0>;
v000001c9ba27cb20_0 .net "Debe", 0 0, L_000001c9ba41bd50;  1 drivers
v000001c9ba27e240_0 .net "Din", 0 0, L_000001c9ba336400;  1 drivers
v000001c9ba27d8e0_0 .net "Dout", 0 0, L_000001c9ba41ee50;  1 drivers
v000001c9ba27da20_0 .net "Ri", 0 0, L_000001c9ba335960;  1 drivers
v000001c9ba27dde0_0 .net "Si", 0 0, L_000001c9ba336860;  1 drivers
v000001c9ba27df20_0 .net *"_ivl_0", 0 0, L_000001c9ba41d480;  1 drivers
v000001c9ba27e420_0 .net *"_ivl_10", 0 0, L_000001c9ba41db80;  1 drivers
v000001c9ba27d5c0_0 .net *"_ivl_2", 0 0, L_000001c9ba41d790;  1 drivers
v000001c9ba27d660_0 .net *"_ivl_4", 0 0, L_000001c9ba41d800;  1 drivers
v000001c9ba27e6a0_0 .net *"_ivl_6", 0 0, L_000001c9ba41d870;  1 drivers
S_000001c9ba28ea60 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1142a0 .param/l "i" 0 5 102, +C4<01011>;
S_000001c9ba28ebf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28ea60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41ef30 .functor AND 1, L_000001c9ba335aa0, L_000001c9ba335d20, C4<1>, C4<1>;
L_000001c9ba41e9f0 .functor AND 1, L_000001c9ba335d20, L_000001c9ba336680, C4<1>, C4<1>;
L_000001c9ba41efa0 .functor OR 1, L_000001c9ba41ef30, L_000001c9ba41e9f0, C4<0>, C4<0>;
L_000001c9ba41e7c0 .functor AND 1, L_000001c9ba335aa0, L_000001c9ba336680, C4<1>, C4<1>;
L_000001c9ba41ebb0 .functor OR 1, L_000001c9ba41efa0, L_000001c9ba41e7c0, C4<0>, C4<0>;
L_000001c9ba41d9c0 .functor XOR 1, L_000001c9ba335aa0, L_000001c9ba335d20, C4<0>, C4<0>;
L_000001c9ba41e360 .functor XOR 1, L_000001c9ba41d9c0, L_000001c9ba336680, C4<0>, C4<0>;
v000001c9ba27c260_0 .net "Debe", 0 0, L_000001c9ba41ebb0;  1 drivers
v000001c9ba27dfc0_0 .net "Din", 0 0, L_000001c9ba336680;  1 drivers
v000001c9ba27ca80_0 .net "Dout", 0 0, L_000001c9ba41e360;  1 drivers
v000001c9ba27d700_0 .net "Ri", 0 0, L_000001c9ba335d20;  1 drivers
v000001c9ba27e740_0 .net "Si", 0 0, L_000001c9ba335aa0;  1 drivers
v000001c9ba27d840_0 .net *"_ivl_0", 0 0, L_000001c9ba41ef30;  1 drivers
v000001c9ba27c120_0 .net *"_ivl_10", 0 0, L_000001c9ba41d9c0;  1 drivers
v000001c9ba27c300_0 .net *"_ivl_2", 0 0, L_000001c9ba41e9f0;  1 drivers
v000001c9ba27c3a0_0 .net *"_ivl_4", 0 0, L_000001c9ba41efa0;  1 drivers
v000001c9ba27c440_0 .net *"_ivl_6", 0 0, L_000001c9ba41e7c0;  1 drivers
S_000001c9ba28f3c0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114560 .param/l "i" 0 5 102, +C4<01100>;
S_000001c9ba28fb90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28f3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41e830 .functor AND 1, L_000001c9ba336540, L_000001c9ba3365e0, C4<1>, C4<1>;
L_000001c9ba41d8e0 .functor AND 1, L_000001c9ba3365e0, L_000001c9ba3362c0, C4<1>, C4<1>;
L_000001c9ba41e130 .functor OR 1, L_000001c9ba41e830, L_000001c9ba41d8e0, C4<0>, C4<0>;
L_000001c9ba41e590 .functor AND 1, L_000001c9ba336540, L_000001c9ba3362c0, C4<1>, C4<1>;
L_000001c9ba41e600 .functor OR 1, L_000001c9ba41e130, L_000001c9ba41e590, C4<0>, C4<0>;
L_000001c9ba41e520 .functor XOR 1, L_000001c9ba336540, L_000001c9ba3365e0, C4<0>, C4<0>;
L_000001c9ba41da30 .functor XOR 1, L_000001c9ba41e520, L_000001c9ba3362c0, C4<0>, C4<0>;
v000001c9ba27c6c0_0 .net "Debe", 0 0, L_000001c9ba41e600;  1 drivers
v000001c9ba2804a0_0 .net "Din", 0 0, L_000001c9ba3362c0;  1 drivers
v000001c9ba280680_0 .net "Dout", 0 0, L_000001c9ba41da30;  1 drivers
v000001c9ba27e9c0_0 .net "Ri", 0 0, L_000001c9ba3365e0;  1 drivers
v000001c9ba27ee20_0 .net "Si", 0 0, L_000001c9ba336540;  1 drivers
v000001c9ba27ef60_0 .net *"_ivl_0", 0 0, L_000001c9ba41e830;  1 drivers
v000001c9ba27f6e0_0 .net *"_ivl_10", 0 0, L_000001c9ba41e520;  1 drivers
v000001c9ba27fbe0_0 .net *"_ivl_2", 0 0, L_000001c9ba41d8e0;  1 drivers
v000001c9ba280900_0 .net *"_ivl_4", 0 0, L_000001c9ba41e130;  1 drivers
v000001c9ba2807c0_0 .net *"_ivl_6", 0 0, L_000001c9ba41e590;  1 drivers
S_000001c9ba28feb0 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1147e0 .param/l "i" 0 5 102, +C4<01101>;
S_000001c9ba28f550 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28feb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41f1d0 .functor AND 1, L_000001c9ba3371c0, L_000001c9ba3378a0, C4<1>, C4<1>;
L_000001c9ba41d950 .functor AND 1, L_000001c9ba3378a0, L_000001c9ba335f00, C4<1>, C4<1>;
L_000001c9ba41daa0 .functor OR 1, L_000001c9ba41f1d0, L_000001c9ba41d950, C4<0>, C4<0>;
L_000001c9ba41e910 .functor AND 1, L_000001c9ba3371c0, L_000001c9ba335f00, C4<1>, C4<1>;
L_000001c9ba41f320 .functor OR 1, L_000001c9ba41daa0, L_000001c9ba41e910, C4<0>, C4<0>;
L_000001c9ba41dbf0 .functor XOR 1, L_000001c9ba3371c0, L_000001c9ba3378a0, C4<0>, C4<0>;
L_000001c9ba41e280 .functor XOR 1, L_000001c9ba41dbf0, L_000001c9ba335f00, C4<0>, C4<0>;
v000001c9ba27fb40_0 .net "Debe", 0 0, L_000001c9ba41f320;  1 drivers
v000001c9ba27f8c0_0 .net "Din", 0 0, L_000001c9ba335f00;  1 drivers
v000001c9ba27f960_0 .net "Dout", 0 0, L_000001c9ba41e280;  1 drivers
v000001c9ba280d60_0 .net "Ri", 0 0, L_000001c9ba3378a0;  1 drivers
v000001c9ba27fa00_0 .net "Si", 0 0, L_000001c9ba3371c0;  1 drivers
v000001c9ba281080_0 .net *"_ivl_0", 0 0, L_000001c9ba41f1d0;  1 drivers
v000001c9ba280cc0_0 .net *"_ivl_10", 0 0, L_000001c9ba41dbf0;  1 drivers
v000001c9ba280720_0 .net *"_ivl_2", 0 0, L_000001c9ba41d950;  1 drivers
v000001c9ba280860_0 .net *"_ivl_4", 0 0, L_000001c9ba41daa0;  1 drivers
v000001c9ba27f000_0 .net *"_ivl_6", 0 0, L_000001c9ba41e910;  1 drivers
S_000001c9ba28f6e0 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba1149a0 .param/l "i" 0 5 102, +C4<01110>;
S_000001c9ba28fa00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba28f6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41e050 .functor AND 1, L_000001c9ba336720, L_000001c9ba337ee0, C4<1>, C4<1>;
L_000001c9ba41db10 .functor AND 1, L_000001c9ba337ee0, L_000001c9ba338020, C4<1>, C4<1>;
L_000001c9ba41ec90 .functor OR 1, L_000001c9ba41e050, L_000001c9ba41db10, C4<0>, C4<0>;
L_000001c9ba41e0c0 .functor AND 1, L_000001c9ba336720, L_000001c9ba338020, C4<1>, C4<1>;
L_000001c9ba41ead0 .functor OR 1, L_000001c9ba41ec90, L_000001c9ba41e0c0, C4<0>, C4<0>;
L_000001c9ba41ed00 .functor XOR 1, L_000001c9ba336720, L_000001c9ba337ee0, C4<0>, C4<0>;
L_000001c9ba41de20 .functor XOR 1, L_000001c9ba41ed00, L_000001c9ba338020, C4<0>, C4<0>;
v000001c9ba27f780_0 .net "Debe", 0 0, L_000001c9ba41ead0;  1 drivers
v000001c9ba280ae0_0 .net "Din", 0 0, L_000001c9ba338020;  1 drivers
v000001c9ba280b80_0 .net "Dout", 0 0, L_000001c9ba41de20;  1 drivers
v000001c9ba2809a0_0 .net "Ri", 0 0, L_000001c9ba337ee0;  1 drivers
v000001c9ba27fdc0_0 .net "Si", 0 0, L_000001c9ba336720;  1 drivers
v000001c9ba280540_0 .net *"_ivl_0", 0 0, L_000001c9ba41e050;  1 drivers
v000001c9ba27f640_0 .net *"_ivl_10", 0 0, L_000001c9ba41ed00;  1 drivers
v000001c9ba280040_0 .net *"_ivl_2", 0 0, L_000001c9ba41db10;  1 drivers
v000001c9ba27ed80_0 .net *"_ivl_4", 0 0, L_000001c9ba41ec90;  1 drivers
v000001c9ba280360_0 .net *"_ivl_6", 0 0, L_000001c9ba41e0c0;  1 drivers
S_000001c9ba290430 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba114d20 .param/l "i" 0 5 102, +C4<01111>;
S_000001c9ba291ba0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba290430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41ddb0 .functor AND 1, L_000001c9ba337940, L_000001c9ba3364a0, C4<1>, C4<1>;
L_000001c9ba41f080 .functor AND 1, L_000001c9ba3364a0, L_000001c9ba336a40, C4<1>, C4<1>;
L_000001c9ba41f0f0 .functor OR 1, L_000001c9ba41ddb0, L_000001c9ba41f080, C4<0>, C4<0>;
L_000001c9ba41dc60 .functor AND 1, L_000001c9ba337940, L_000001c9ba336a40, C4<1>, C4<1>;
L_000001c9ba41eec0 .functor OR 1, L_000001c9ba41f0f0, L_000001c9ba41dc60, C4<0>, C4<0>;
L_000001c9ba41e1a0 .functor XOR 1, L_000001c9ba337940, L_000001c9ba3364a0, C4<0>, C4<0>;
L_000001c9ba41f010 .functor XOR 1, L_000001c9ba41e1a0, L_000001c9ba336a40, C4<0>, C4<0>;
v000001c9ba2805e0_0 .net "Debe", 0 0, L_000001c9ba41eec0;  1 drivers
v000001c9ba27f320_0 .net "Din", 0 0, L_000001c9ba336a40;  1 drivers
v000001c9ba280a40_0 .net "Dout", 0 0, L_000001c9ba41f010;  1 drivers
v000001c9ba2800e0_0 .net "Ri", 0 0, L_000001c9ba3364a0;  1 drivers
v000001c9ba27f820_0 .net "Si", 0 0, L_000001c9ba337940;  1 drivers
v000001c9ba280400_0 .net *"_ivl_0", 0 0, L_000001c9ba41ddb0;  1 drivers
v000001c9ba280c20_0 .net *"_ivl_10", 0 0, L_000001c9ba41e1a0;  1 drivers
v000001c9ba280e00_0 .net *"_ivl_2", 0 0, L_000001c9ba41f080;  1 drivers
v000001c9ba27f140_0 .net *"_ivl_4", 0 0, L_000001c9ba41f0f0;  1 drivers
v000001c9ba27fc80_0 .net *"_ivl_6", 0 0, L_000001c9ba41dc60;  1 drivers
S_000001c9ba2908e0 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115ee0 .param/l "i" 0 5 102, +C4<010000>;
S_000001c9ba290a70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2908e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41dcd0 .functor AND 1, L_000001c9ba3358c0, L_000001c9ba335fa0, C4<1>, C4<1>;
L_000001c9ba41e980 .functor AND 1, L_000001c9ba335fa0, L_000001c9ba336900, C4<1>, C4<1>;
L_000001c9ba41ed70 .functor OR 1, L_000001c9ba41dcd0, L_000001c9ba41e980, C4<0>, C4<0>;
L_000001c9ba41de90 .functor AND 1, L_000001c9ba3358c0, L_000001c9ba336900, C4<1>, C4<1>;
L_000001c9ba41dd40 .functor OR 1, L_000001c9ba41ed70, L_000001c9ba41de90, C4<0>, C4<0>;
L_000001c9ba41df00 .functor XOR 1, L_000001c9ba3358c0, L_000001c9ba335fa0, C4<0>, C4<0>;
L_000001c9ba41e2f0 .functor XOR 1, L_000001c9ba41df00, L_000001c9ba336900, C4<0>, C4<0>;
v000001c9ba280ea0_0 .net "Debe", 0 0, L_000001c9ba41dd40;  1 drivers
v000001c9ba280180_0 .net "Din", 0 0, L_000001c9ba336900;  1 drivers
v000001c9ba27ea60_0 .net "Dout", 0 0, L_000001c9ba41e2f0;  1 drivers
v000001c9ba27faa0_0 .net "Ri", 0 0, L_000001c9ba335fa0;  1 drivers
v000001c9ba280f40_0 .net "Si", 0 0, L_000001c9ba3358c0;  1 drivers
v000001c9ba280fe0_0 .net *"_ivl_0", 0 0, L_000001c9ba41dcd0;  1 drivers
v000001c9ba27f1e0_0 .net *"_ivl_10", 0 0, L_000001c9ba41df00;  1 drivers
v000001c9ba27e920_0 .net *"_ivl_2", 0 0, L_000001c9ba41e980;  1 drivers
v000001c9ba27eb00_0 .net *"_ivl_4", 0 0, L_000001c9ba41ed70;  1 drivers
v000001c9ba27eba0_0 .net *"_ivl_6", 0 0, L_000001c9ba41de90;  1 drivers
S_000001c9ba291d30 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115fa0 .param/l "i" 0 5 102, +C4<010001>;
S_000001c9ba291ec0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba291d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41e670 .functor AND 1, L_000001c9ba335dc0, L_000001c9ba336f40, C4<1>, C4<1>;
L_000001c9ba41f400 .functor AND 1, L_000001c9ba336f40, L_000001c9ba3369a0, C4<1>, C4<1>;
L_000001c9ba41f240 .functor OR 1, L_000001c9ba41e670, L_000001c9ba41f400, C4<0>, C4<0>;
L_000001c9ba41df70 .functor AND 1, L_000001c9ba335dc0, L_000001c9ba3369a0, C4<1>, C4<1>;
L_000001c9ba41ec20 .functor OR 1, L_000001c9ba41f240, L_000001c9ba41df70, C4<0>, C4<0>;
L_000001c9ba41f160 .functor XOR 1, L_000001c9ba335dc0, L_000001c9ba336f40, C4<0>, C4<0>;
L_000001c9ba41e210 .functor XOR 1, L_000001c9ba41f160, L_000001c9ba3369a0, C4<0>, C4<0>;
v000001c9ba27ec40_0 .net "Debe", 0 0, L_000001c9ba41ec20;  1 drivers
v000001c9ba27eec0_0 .net "Din", 0 0, L_000001c9ba3369a0;  1 drivers
v000001c9ba27f0a0_0 .net "Dout", 0 0, L_000001c9ba41e210;  1 drivers
v000001c9ba27ece0_0 .net "Ri", 0 0, L_000001c9ba336f40;  1 drivers
v000001c9ba27fd20_0 .net "Si", 0 0, L_000001c9ba335dc0;  1 drivers
v000001c9ba27f280_0 .net *"_ivl_0", 0 0, L_000001c9ba41e670;  1 drivers
v000001c9ba27f3c0_0 .net *"_ivl_10", 0 0, L_000001c9ba41f160;  1 drivers
v000001c9ba2802c0_0 .net *"_ivl_2", 0 0, L_000001c9ba41f400;  1 drivers
v000001c9ba27fe60_0 .net *"_ivl_4", 0 0, L_000001c9ba41f240;  1 drivers
v000001c9ba27ff00_0 .net *"_ivl_6", 0 0, L_000001c9ba41df70;  1 drivers
S_000001c9ba2905c0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115160 .param/l "i" 0 5 102, +C4<010010>;
S_000001c9ba2902a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2905c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41e750 .functor AND 1, L_000001c9ba3379e0, L_000001c9ba336c20, C4<1>, C4<1>;
L_000001c9ba41f2b0 .functor AND 1, L_000001c9ba336c20, L_000001c9ba336b80, C4<1>, C4<1>;
L_000001c9ba41dfe0 .functor OR 1, L_000001c9ba41e750, L_000001c9ba41f2b0, C4<0>, C4<0>;
L_000001c9ba41e3d0 .functor AND 1, L_000001c9ba3379e0, L_000001c9ba336b80, C4<1>, C4<1>;
L_000001c9ba41f390 .functor OR 1, L_000001c9ba41dfe0, L_000001c9ba41e3d0, C4<0>, C4<0>;
L_000001c9ba41f470 .functor XOR 1, L_000001c9ba3379e0, L_000001c9ba336c20, C4<0>, C4<0>;
L_000001c9ba41e8a0 .functor XOR 1, L_000001c9ba41f470, L_000001c9ba336b80, C4<0>, C4<0>;
v000001c9ba27f460_0 .net "Debe", 0 0, L_000001c9ba41f390;  1 drivers
v000001c9ba27f500_0 .net "Din", 0 0, L_000001c9ba336b80;  1 drivers
v000001c9ba27f5a0_0 .net "Dout", 0 0, L_000001c9ba41e8a0;  1 drivers
v000001c9ba27ffa0_0 .net "Ri", 0 0, L_000001c9ba336c20;  1 drivers
v000001c9ba280220_0 .net "Si", 0 0, L_000001c9ba3379e0;  1 drivers
v000001c9ba2837e0_0 .net *"_ivl_0", 0 0, L_000001c9ba41e750;  1 drivers
v000001c9ba282160_0 .net *"_ivl_10", 0 0, L_000001c9ba41f470;  1 drivers
v000001c9ba281620_0 .net *"_ivl_2", 0 0, L_000001c9ba41f2b0;  1 drivers
v000001c9ba281760_0 .net *"_ivl_4", 0 0, L_000001c9ba41dfe0;  1 drivers
v000001c9ba282fc0_0 .net *"_ivl_6", 0 0, L_000001c9ba41e3d0;  1 drivers
S_000001c9ba291880 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115660 .param/l "i" 0 5 102, +C4<010011>;
S_000001c9ba290750 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba291880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41ea60 .functor AND 1, L_000001c9ba336cc0, L_000001c9ba336d60, C4<1>, C4<1>;
L_000001c9ba41ede0 .functor AND 1, L_000001c9ba336d60, L_000001c9ba335b40, C4<1>, C4<1>;
L_000001c9ba41e440 .functor OR 1, L_000001c9ba41ea60, L_000001c9ba41ede0, C4<0>, C4<0>;
L_000001c9ba41eb40 .functor AND 1, L_000001c9ba336cc0, L_000001c9ba335b40, C4<1>, C4<1>;
L_000001c9ba41e4b0 .functor OR 1, L_000001c9ba41e440, L_000001c9ba41eb40, C4<0>, C4<0>;
L_000001c9ba41e6e0 .functor XOR 1, L_000001c9ba336cc0, L_000001c9ba336d60, C4<0>, C4<0>;
L_000001c9ba4251a0 .functor XOR 1, L_000001c9ba41e6e0, L_000001c9ba335b40, C4<0>, C4<0>;
v000001c9ba2818a0_0 .net "Debe", 0 0, L_000001c9ba41e4b0;  1 drivers
v000001c9ba281260_0 .net "Din", 0 0, L_000001c9ba335b40;  1 drivers
v000001c9ba2828e0_0 .net "Dout", 0 0, L_000001c9ba4251a0;  1 drivers
v000001c9ba282340_0 .net "Ri", 0 0, L_000001c9ba336d60;  1 drivers
v000001c9ba2820c0_0 .net "Si", 0 0, L_000001c9ba336cc0;  1 drivers
v000001c9ba281300_0 .net *"_ivl_0", 0 0, L_000001c9ba41ea60;  1 drivers
v000001c9ba2811c0_0 .net *"_ivl_10", 0 0, L_000001c9ba41e6e0;  1 drivers
v000001c9ba282200_0 .net *"_ivl_2", 0 0, L_000001c9ba41ede0;  1 drivers
v000001c9ba283880_0 .net *"_ivl_4", 0 0, L_000001c9ba41e440;  1 drivers
v000001c9ba282980_0 .net *"_ivl_6", 0 0, L_000001c9ba41eb40;  1 drivers
S_000001c9ba290c00 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115d60 .param/l "i" 0 5 102, +C4<010100>;
S_000001c9ba290110 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba290c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba424a30 .functor AND 1, L_000001c9ba337b20, L_000001c9ba336040, C4<1>, C4<1>;
L_000001c9ba424b10 .functor AND 1, L_000001c9ba336040, L_000001c9ba336e00, C4<1>, C4<1>;
L_000001c9ba424170 .functor OR 1, L_000001c9ba424a30, L_000001c9ba424b10, C4<0>, C4<0>;
L_000001c9ba4252f0 .functor AND 1, L_000001c9ba337b20, L_000001c9ba336e00, C4<1>, C4<1>;
L_000001c9ba424410 .functor OR 1, L_000001c9ba424170, L_000001c9ba4252f0, C4<0>, C4<0>;
L_000001c9ba424870 .functor XOR 1, L_000001c9ba337b20, L_000001c9ba336040, C4<0>, C4<0>;
L_000001c9ba424640 .functor XOR 1, L_000001c9ba424870, L_000001c9ba336e00, C4<0>, C4<0>;
v000001c9ba283600_0 .net "Debe", 0 0, L_000001c9ba424410;  1 drivers
v000001c9ba2813a0_0 .net "Din", 0 0, L_000001c9ba336e00;  1 drivers
v000001c9ba282520_0 .net "Dout", 0 0, L_000001c9ba424640;  1 drivers
v000001c9ba281ee0_0 .net "Ri", 0 0, L_000001c9ba336040;  1 drivers
v000001c9ba281d00_0 .net "Si", 0 0, L_000001c9ba337b20;  1 drivers
v000001c9ba281440_0 .net *"_ivl_0", 0 0, L_000001c9ba424a30;  1 drivers
v000001c9ba282de0_0 .net *"_ivl_10", 0 0, L_000001c9ba424870;  1 drivers
v000001c9ba2814e0_0 .net *"_ivl_2", 0 0, L_000001c9ba424b10;  1 drivers
v000001c9ba281120_0 .net *"_ivl_4", 0 0, L_000001c9ba424170;  1 drivers
v000001c9ba2836a0_0 .net *"_ivl_6", 0 0, L_000001c9ba4252f0;  1 drivers
S_000001c9ba290d90 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115a60 .param/l "i" 0 5 102, +C4<010101>;
S_000001c9ba290f20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba290d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425670 .functor AND 1, L_000001c9ba336ea0, L_000001c9ba337a80, C4<1>, C4<1>;
L_000001c9ba4246b0 .functor AND 1, L_000001c9ba337a80, L_000001c9ba337580, C4<1>, C4<1>;
L_000001c9ba425590 .functor OR 1, L_000001c9ba425670, L_000001c9ba4246b0, C4<0>, C4<0>;
L_000001c9ba424720 .functor AND 1, L_000001c9ba336ea0, L_000001c9ba337580, C4<1>, C4<1>;
L_000001c9ba4241e0 .functor OR 1, L_000001c9ba425590, L_000001c9ba424720, C4<0>, C4<0>;
L_000001c9ba424250 .functor XOR 1, L_000001c9ba336ea0, L_000001c9ba337a80, C4<0>, C4<0>;
L_000001c9ba425600 .functor XOR 1, L_000001c9ba424250, L_000001c9ba337580, C4<0>, C4<0>;
v000001c9ba281580_0 .net "Debe", 0 0, L_000001c9ba4241e0;  1 drivers
v000001c9ba2825c0_0 .net "Din", 0 0, L_000001c9ba337580;  1 drivers
v000001c9ba281f80_0 .net "Dout", 0 0, L_000001c9ba425600;  1 drivers
v000001c9ba2832e0_0 .net "Ri", 0 0, L_000001c9ba337a80;  1 drivers
v000001c9ba2816c0_0 .net "Si", 0 0, L_000001c9ba336ea0;  1 drivers
v000001c9ba282e80_0 .net *"_ivl_0", 0 0, L_000001c9ba425670;  1 drivers
v000001c9ba282660_0 .net *"_ivl_10", 0 0, L_000001c9ba424250;  1 drivers
v000001c9ba282840_0 .net *"_ivl_2", 0 0, L_000001c9ba4246b0;  1 drivers
v000001c9ba281e40_0 .net *"_ivl_4", 0 0, L_000001c9ba425590;  1 drivers
v000001c9ba281da0_0 .net *"_ivl_6", 0 0, L_000001c9ba424720;  1 drivers
S_000001c9ba2910b0 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115b20 .param/l "i" 0 5 102, +C4<010110>;
S_000001c9ba291560 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2910b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425830 .functor AND 1, L_000001c9ba336fe0, L_000001c9ba337120, C4<1>, C4<1>;
L_000001c9ba4256e0 .functor AND 1, L_000001c9ba337120, L_000001c9ba3360e0, C4<1>, C4<1>;
L_000001c9ba4242c0 .functor OR 1, L_000001c9ba425830, L_000001c9ba4256e0, C4<0>, C4<0>;
L_000001c9ba424fe0 .functor AND 1, L_000001c9ba336fe0, L_000001c9ba3360e0, C4<1>, C4<1>;
L_000001c9ba425280 .functor OR 1, L_000001c9ba4242c0, L_000001c9ba424fe0, C4<0>, C4<0>;
L_000001c9ba424330 .functor XOR 1, L_000001c9ba336fe0, L_000001c9ba337120, C4<0>, C4<0>;
L_000001c9ba424cd0 .functor XOR 1, L_000001c9ba424330, L_000001c9ba3360e0, C4<0>, C4<0>;
v000001c9ba281b20_0 .net "Debe", 0 0, L_000001c9ba425280;  1 drivers
v000001c9ba282ca0_0 .net "Din", 0 0, L_000001c9ba3360e0;  1 drivers
v000001c9ba282020_0 .net "Dout", 0 0, L_000001c9ba424cd0;  1 drivers
v000001c9ba282700_0 .net "Ri", 0 0, L_000001c9ba337120;  1 drivers
v000001c9ba281800_0 .net "Si", 0 0, L_000001c9ba336fe0;  1 drivers
v000001c9ba2827a0_0 .net *"_ivl_0", 0 0, L_000001c9ba425830;  1 drivers
v000001c9ba2822a0_0 .net *"_ivl_10", 0 0, L_000001c9ba424330;  1 drivers
v000001c9ba283060_0 .net *"_ivl_2", 0 0, L_000001c9ba4256e0;  1 drivers
v000001c9ba282b60_0 .net *"_ivl_4", 0 0, L_000001c9ba4242c0;  1 drivers
v000001c9ba282f20_0 .net *"_ivl_6", 0 0, L_000001c9ba424fe0;  1 drivers
S_000001c9ba291240 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba116020 .param/l "i" 0 5 102, +C4<010111>;
S_000001c9ba2916f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba291240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425360 .functor AND 1, L_000001c9ba337260, L_000001c9ba3373a0, C4<1>, C4<1>;
L_000001c9ba423fb0 .functor AND 1, L_000001c9ba3373a0, L_000001c9ba337e40, C4<1>, C4<1>;
L_000001c9ba424800 .functor OR 1, L_000001c9ba425360, L_000001c9ba423fb0, C4<0>, C4<0>;
L_000001c9ba425750 .functor AND 1, L_000001c9ba337260, L_000001c9ba337e40, C4<1>, C4<1>;
L_000001c9ba4253d0 .functor OR 1, L_000001c9ba424800, L_000001c9ba425750, C4<0>, C4<0>;
L_000001c9ba424b80 .functor XOR 1, L_000001c9ba337260, L_000001c9ba3373a0, C4<0>, C4<0>;
L_000001c9ba424e20 .functor XOR 1, L_000001c9ba424b80, L_000001c9ba337e40, C4<0>, C4<0>;
v000001c9ba2823e0_0 .net "Debe", 0 0, L_000001c9ba4253d0;  1 drivers
v000001c9ba282a20_0 .net "Din", 0 0, L_000001c9ba337e40;  1 drivers
v000001c9ba283380_0 .net "Dout", 0 0, L_000001c9ba424e20;  1 drivers
v000001c9ba282480_0 .net "Ri", 0 0, L_000001c9ba3373a0;  1 drivers
v000001c9ba282ac0_0 .net "Si", 0 0, L_000001c9ba337260;  1 drivers
v000001c9ba283240_0 .net *"_ivl_0", 0 0, L_000001c9ba425360;  1 drivers
v000001c9ba283740_0 .net *"_ivl_10", 0 0, L_000001c9ba424b80;  1 drivers
v000001c9ba281940_0 .net *"_ivl_2", 0 0, L_000001c9ba423fb0;  1 drivers
v000001c9ba282c00_0 .net *"_ivl_4", 0 0, L_000001c9ba424800;  1 drivers
v000001c9ba2819e0_0 .net *"_ivl_6", 0 0, L_000001c9ba425750;  1 drivers
S_000001c9ba2913d0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001c9ba28c410;
 .timescale -9 -12;
P_000001c9ba115da0 .param/l "i" 0 5 102, +C4<011000>;
S_000001c9ba291a10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2913d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba425050 .functor AND 1, L_000001c9ba337300, L_000001c9ba335e60, C4<1>, C4<1>;
L_000001c9ba423df0 .functor AND 1, L_000001c9ba335e60, L_000001c9ba337bc0, C4<1>, C4<1>;
L_000001c9ba424db0 .functor OR 1, L_000001c9ba425050, L_000001c9ba423df0, C4<0>, C4<0>;
L_000001c9ba424480 .functor AND 1, L_000001c9ba337300, L_000001c9ba337bc0, C4<1>, C4<1>;
L_000001c9ba423ed0 .functor OR 1, L_000001c9ba424db0, L_000001c9ba424480, C4<0>, C4<0>;
L_000001c9ba423e60 .functor XOR 1, L_000001c9ba337300, L_000001c9ba335e60, C4<0>, C4<0>;
L_000001c9ba4243a0 .functor XOR 1, L_000001c9ba423e60, L_000001c9ba337bc0, C4<0>, C4<0>;
v000001c9ba282d40_0 .net "Debe", 0 0, L_000001c9ba423ed0;  1 drivers
v000001c9ba283100_0 .net "Din", 0 0, L_000001c9ba337bc0;  1 drivers
v000001c9ba2831a0_0 .net "Dout", 0 0, L_000001c9ba4243a0;  1 drivers
v000001c9ba281a80_0 .net "Ri", 0 0, L_000001c9ba335e60;  1 drivers
v000001c9ba283420_0 .net "Si", 0 0, L_000001c9ba337300;  1 drivers
v000001c9ba2834c0_0 .net *"_ivl_0", 0 0, L_000001c9ba425050;  1 drivers
v000001c9ba281bc0_0 .net *"_ivl_10", 0 0, L_000001c9ba423e60;  1 drivers
v000001c9ba281c60_0 .net *"_ivl_2", 0 0, L_000001c9ba423df0;  1 drivers
v000001c9ba283560_0 .net *"_ivl_4", 0 0, L_000001c9ba424db0;  1 drivers
v000001c9ba285fe0_0 .net *"_ivl_6", 0 0, L_000001c9ba424480;  1 drivers
S_000001c9ba2a4830 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001c9ba28c410;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9ba20a160 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9ba20a198 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9ba20a1d0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9ba20a208 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba425520 .functor NOT 1, L_000001c9ba339380, C4<0>, C4<0>, C4<0>;
L_000001c9ba423d80 .functor OR 1, L_000001c9ba338160, L_000001c9ba3385c0, C4<0>, C4<0>;
L_000001c9ba424e90 .functor AND 1, L_000001c9ba338840, L_000001c9ba423d80, C4<1>, C4<1>;
v000001c9ba2846e0_0 .net *"_ivl_11", 22 0, L_000001c9ba339420;  1 drivers
v000001c9ba2854a0_0 .net *"_ivl_12", 23 0, L_000001c9ba338520;  1 drivers
L_000001c9ba39ac50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2840a0_0 .net *"_ivl_15", 0 0, L_000001c9ba39ac50;  1 drivers
v000001c9ba285ae0_0 .net *"_ivl_17", 0 0, L_000001c9ba3385c0;  1 drivers
v000001c9ba2850e0_0 .net *"_ivl_19", 0 0, L_000001c9ba423d80;  1 drivers
v000001c9ba284b40_0 .net *"_ivl_21", 0 0, L_000001c9ba424e90;  1 drivers
L_000001c9ba39ac98 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2848c0_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39ac98;  1 drivers
L_000001c9ba39ace0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba283b00_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39ace0;  1 drivers
v000001c9ba2839c0_0 .net *"_ivl_26", 23 0, L_000001c9ba338e80;  1 drivers
v000001c9ba285900_0 .net *"_ivl_3", 3 0, L_000001c9ba3392e0;  1 drivers
v000001c9ba285860_0 .net *"_ivl_33", 0 0, L_000001c9ba339ba0;  1 drivers
v000001c9ba285180_0 .net *"_ivl_34", 7 0, L_000001c9ba338660;  1 drivers
L_000001c9ba39ad28 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba284d20_0 .net *"_ivl_37", 6 0, L_000001c9ba39ad28;  1 drivers
v000001c9ba284460_0 .net *"_ivl_7", 0 0, L_000001c9ba339380;  1 drivers
v000001c9ba283f60_0 .net "boolean", 0 0, L_000001c9ba338160;  1 drivers
v000001c9ba284820_0 .net "exp", 7 0, L_000001c9ba338ac0;  alias, 1 drivers
v000001c9ba284780_0 .net "exp_round", 7 0, L_000001c9ba338200;  alias, 1 drivers
v000001c9ba285540_0 .net "guard", 0 0, L_000001c9ba338840;  1 drivers
v000001c9ba285720_0 .net "is_even", 0 0, L_000001c9ba425520;  1 drivers
v000001c9ba284140_0 .net "ms", 27 0, L_000001c9ba3387a0;  1 drivers
v000001c9ba283a60_0 .net "ms_round", 22 0, L_000001c9ba338a20;  alias, 1 drivers
v000001c9ba285220_0 .net "temp", 23 0, L_000001c9ba338700;  1 drivers
L_000001c9ba338840 .part L_000001c9ba3387a0, 4, 1;
L_000001c9ba3392e0 .part L_000001c9ba3387a0, 0, 4;
L_000001c9ba338160 .reduce/or L_000001c9ba3392e0;
L_000001c9ba339380 .part L_000001c9ba3387a0, 5, 1;
L_000001c9ba339420 .part L_000001c9ba3387a0, 5, 23;
L_000001c9ba338520 .concat [ 23 1 0 0], L_000001c9ba339420, L_000001c9ba39ac50;
L_000001c9ba3385c0 .reduce/nor L_000001c9ba425520;
L_000001c9ba338e80 .functor MUXZ 24, L_000001c9ba39ace0, L_000001c9ba39ac98, L_000001c9ba424e90, C4<>;
L_000001c9ba338700 .arith/sum 24, L_000001c9ba338520, L_000001c9ba338e80;
L_000001c9ba338a20 .part L_000001c9ba338700, 0, 23;
L_000001c9ba339ba0 .part L_000001c9ba338700, 23, 1;
L_000001c9ba338660 .concat [ 1 7 0 0], L_000001c9ba339ba0, L_000001c9ba39ad28;
L_000001c9ba338200 .arith/sum 8, L_000001c9ba338ac0, L_000001c9ba338660;
S_000001c9ba2a54b0 .scope module, "subsito1" "RestaExp_sum" 5 239, 5 19 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9b9c6d390 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9b9c6d3c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9b9c6d400 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba2ac930_0 .net "Debe", 8 0, L_000001c9ba331ae0;  1 drivers
v000001c9ba2ab0d0_0 .net "F", 7 0, L_000001c9ba3319a0;  alias, 1 drivers
v000001c9ba2ad5b0_0 .net "R", 7 0, L_000001c9ba3323a0;  alias, 1 drivers
v000001c9ba2ab850_0 .net "S", 7 0, L_000001c9ba332e40;  alias, 1 drivers
L_000001c9ba39a7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2ab3f0_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39a7d0;  1 drivers
L_000001c9ba330f00 .part L_000001c9ba332e40, 0, 1;
L_000001c9ba332b20 .part L_000001c9ba3323a0, 0, 1;
L_000001c9ba331680 .part L_000001c9ba331ae0, 0, 1;
L_000001c9ba331f40 .part L_000001c9ba332e40, 1, 1;
L_000001c9ba331180 .part L_000001c9ba3323a0, 1, 1;
L_000001c9ba332080 .part L_000001c9ba331ae0, 1, 1;
L_000001c9ba330d20 .part L_000001c9ba332e40, 2, 1;
L_000001c9ba331720 .part L_000001c9ba3323a0, 2, 1;
L_000001c9ba331a40 .part L_000001c9ba331ae0, 2, 1;
L_000001c9ba332ee0 .part L_000001c9ba332e40, 3, 1;
L_000001c9ba332bc0 .part L_000001c9ba3323a0, 3, 1;
L_000001c9ba331860 .part L_000001c9ba331ae0, 3, 1;
L_000001c9ba332800 .part L_000001c9ba332e40, 4, 1;
L_000001c9ba332c60 .part L_000001c9ba3323a0, 4, 1;
L_000001c9ba330fa0 .part L_000001c9ba331ae0, 4, 1;
L_000001c9ba3317c0 .part L_000001c9ba332e40, 5, 1;
L_000001c9ba331040 .part L_000001c9ba3323a0, 5, 1;
L_000001c9ba331e00 .part L_000001c9ba331ae0, 5, 1;
L_000001c9ba333020 .part L_000001c9ba332e40, 6, 1;
L_000001c9ba331900 .part L_000001c9ba3323a0, 6, 1;
L_000001c9ba332440 .part L_000001c9ba331ae0, 6, 1;
L_000001c9ba332d00 .part L_000001c9ba332e40, 7, 1;
L_000001c9ba330a00 .part L_000001c9ba3323a0, 7, 1;
L_000001c9ba3324e0 .part L_000001c9ba331ae0, 7, 1;
LS_000001c9ba3319a0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba420660, L_000001c9ba420cf0, L_000001c9ba4205f0, L_000001c9ba421070;
LS_000001c9ba3319a0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba41f630, L_000001c9ba41ff60, L_000001c9ba420510, L_000001c9ba421c40;
L_000001c9ba3319a0 .concat8 [ 4 4 0 0], LS_000001c9ba3319a0_0_0, LS_000001c9ba3319a0_0_4;
LS_000001c9ba331ae0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39a7d0, L_000001c9ba41fef0, L_000001c9ba4209e0, L_000001c9ba41fc50;
LS_000001c9ba331ae0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba420430, L_000001c9ba41fa90, L_000001c9ba420b30, L_000001c9ba420dd0;
LS_000001c9ba331ae0_0_8 .concat8 [ 1 0 0 0], L_000001c9ba420f90;
L_000001c9ba331ae0 .concat8 [ 4 4 1 0], LS_000001c9ba331ae0_0_0, LS_000001c9ba331ae0_0_4, LS_000001c9ba331ae0_0_8;
S_000001c9ba2a5af0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba115320 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba2a5e10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a5af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba15ae00 .functor NOT 1, L_000001c9ba330f00, C4<0>, C4<0>, C4<0>;
L_000001c9ba15ae70 .functor AND 1, L_000001c9ba15ae00, L_000001c9ba332b20, C4<1>, C4<1>;
L_000001c9ba15aee0 .functor NOT 1, L_000001c9ba330f00, C4<0>, C4<0>, C4<0>;
L_000001c9ba15b180 .functor AND 1, L_000001c9ba15aee0, L_000001c9ba331680, C4<1>, C4<1>;
L_000001c9ba15b1f0 .functor OR 1, L_000001c9ba15ae70, L_000001c9ba15b180, C4<0>, C4<0>;
L_000001c9ba15dfe0 .functor AND 1, L_000001c9ba332b20, L_000001c9ba331680, C4<1>, C4<1>;
L_000001c9ba41fef0 .functor OR 1, L_000001c9ba15b1f0, L_000001c9ba15dfe0, C4<0>, C4<0>;
L_000001c9ba420c10 .functor XOR 1, L_000001c9ba330f00, L_000001c9ba332b20, C4<0>, C4<0>;
L_000001c9ba420660 .functor XOR 1, L_000001c9ba420c10, L_000001c9ba331680, C4<0>, C4<0>;
v000001c9ba285e00_0 .net "Debe", 0 0, L_000001c9ba41fef0;  1 drivers
v000001c9ba284e60_0 .net "Din", 0 0, L_000001c9ba331680;  1 drivers
v000001c9ba285ea0_0 .net "Dout", 0 0, L_000001c9ba420660;  1 drivers
v000001c9ba283920_0 .net "Ri", 0 0, L_000001c9ba332b20;  1 drivers
v000001c9ba285f40_0 .net "Si", 0 0, L_000001c9ba330f00;  1 drivers
v000001c9ba286080_0 .net *"_ivl_0", 0 0, L_000001c9ba15ae00;  1 drivers
v000001c9ba2843c0_0 .net *"_ivl_10", 0 0, L_000001c9ba15dfe0;  1 drivers
v000001c9ba284fa0_0 .net *"_ivl_14", 0 0, L_000001c9ba420c10;  1 drivers
v000001c9ba287e80_0 .net *"_ivl_2", 0 0, L_000001c9ba15ae70;  1 drivers
v000001c9ba2866c0_0 .net *"_ivl_4", 0 0, L_000001c9ba15aee0;  1 drivers
v000001c9ba287ca0_0 .net *"_ivl_6", 0 0, L_000001c9ba15b180;  1 drivers
v000001c9ba2863a0_0 .net *"_ivl_8", 0 0, L_000001c9ba15b1f0;  1 drivers
S_000001c9ba2a5640 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba1151a0 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba2a5000 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a5640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41fbe0 .functor NOT 1, L_000001c9ba331f40, C4<0>, C4<0>, C4<0>;
L_000001c9ba41f5c0 .functor AND 1, L_000001c9ba41fbe0, L_000001c9ba331180, C4<1>, C4<1>;
L_000001c9ba421000 .functor NOT 1, L_000001c9ba331f40, C4<0>, C4<0>, C4<0>;
L_000001c9ba4202e0 .functor AND 1, L_000001c9ba421000, L_000001c9ba332080, C4<1>, C4<1>;
L_000001c9ba41fb00 .functor OR 1, L_000001c9ba41f5c0, L_000001c9ba4202e0, C4<0>, C4<0>;
L_000001c9ba41f550 .functor AND 1, L_000001c9ba331180, L_000001c9ba332080, C4<1>, C4<1>;
L_000001c9ba4209e0 .functor OR 1, L_000001c9ba41fb00, L_000001c9ba41f550, C4<0>, C4<0>;
L_000001c9ba41f4e0 .functor XOR 1, L_000001c9ba331f40, L_000001c9ba331180, C4<0>, C4<0>;
L_000001c9ba420cf0 .functor XOR 1, L_000001c9ba41f4e0, L_000001c9ba332080, C4<0>, C4<0>;
v000001c9ba286d00_0 .net "Debe", 0 0, L_000001c9ba4209e0;  1 drivers
v000001c9ba2875c0_0 .net "Din", 0 0, L_000001c9ba332080;  1 drivers
v000001c9ba286760_0 .net "Dout", 0 0, L_000001c9ba420cf0;  1 drivers
v000001c9ba286260_0 .net "Ri", 0 0, L_000001c9ba331180;  1 drivers
v000001c9ba2869e0_0 .net "Si", 0 0, L_000001c9ba331f40;  1 drivers
v000001c9ba287660_0 .net *"_ivl_0", 0 0, L_000001c9ba41fbe0;  1 drivers
v000001c9ba287840_0 .net *"_ivl_10", 0 0, L_000001c9ba41f550;  1 drivers
v000001c9ba286940_0 .net *"_ivl_14", 0 0, L_000001c9ba41f4e0;  1 drivers
v000001c9ba287700_0 .net *"_ivl_2", 0 0, L_000001c9ba41f5c0;  1 drivers
v000001c9ba286620_0 .net *"_ivl_4", 0 0, L_000001c9ba421000;  1 drivers
v000001c9ba286300_0 .net *"_ivl_6", 0 0, L_000001c9ba4202e0;  1 drivers
v000001c9ba286a80_0 .net *"_ivl_8", 0 0, L_000001c9ba41fb00;  1 drivers
S_000001c9ba2a5190 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba115360 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba2a4b50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a5190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba420890 .functor NOT 1, L_000001c9ba330d20, C4<0>, C4<0>, C4<0>;
L_000001c9ba41ffd0 .functor AND 1, L_000001c9ba420890, L_000001c9ba331720, C4<1>, C4<1>;
L_000001c9ba420c80 .functor NOT 1, L_000001c9ba330d20, C4<0>, C4<0>, C4<0>;
L_000001c9ba41f710 .functor AND 1, L_000001c9ba420c80, L_000001c9ba331a40, C4<1>, C4<1>;
L_000001c9ba41fa20 .functor OR 1, L_000001c9ba41ffd0, L_000001c9ba41f710, C4<0>, C4<0>;
L_000001c9ba41f9b0 .functor AND 1, L_000001c9ba331720, L_000001c9ba331a40, C4<1>, C4<1>;
L_000001c9ba41fc50 .functor OR 1, L_000001c9ba41fa20, L_000001c9ba41f9b0, C4<0>, C4<0>;
L_000001c9ba4206d0 .functor XOR 1, L_000001c9ba330d20, L_000001c9ba331720, C4<0>, C4<0>;
L_000001c9ba4205f0 .functor XOR 1, L_000001c9ba4206d0, L_000001c9ba331a40, C4<0>, C4<0>;
v000001c9ba287520_0 .net "Debe", 0 0, L_000001c9ba41fc50;  1 drivers
v000001c9ba287fc0_0 .net "Din", 0 0, L_000001c9ba331a40;  1 drivers
v000001c9ba287020_0 .net "Dout", 0 0, L_000001c9ba4205f0;  1 drivers
v000001c9ba2877a0_0 .net "Ri", 0 0, L_000001c9ba331720;  1 drivers
v000001c9ba286b20_0 .net "Si", 0 0, L_000001c9ba330d20;  1 drivers
v000001c9ba287c00_0 .net *"_ivl_0", 0 0, L_000001c9ba420890;  1 drivers
v000001c9ba287b60_0 .net *"_ivl_10", 0 0, L_000001c9ba41f9b0;  1 drivers
v000001c9ba2868a0_0 .net *"_ivl_14", 0 0, L_000001c9ba4206d0;  1 drivers
v000001c9ba286bc0_0 .net *"_ivl_2", 0 0, L_000001c9ba41ffd0;  1 drivers
v000001c9ba287d40_0 .net *"_ivl_4", 0 0, L_000001c9ba420c80;  1 drivers
v000001c9ba2878e0_0 .net *"_ivl_6", 0 0, L_000001c9ba41f710;  1 drivers
v000001c9ba286c60_0 .net *"_ivl_8", 0 0, L_000001c9ba41fa20;  1 drivers
S_000001c9ba2a57d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba1154a0 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba2a5960 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a57d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41fcc0 .functor NOT 1, L_000001c9ba332ee0, C4<0>, C4<0>, C4<0>;
L_000001c9ba41fd30 .functor AND 1, L_000001c9ba41fcc0, L_000001c9ba332bc0, C4<1>, C4<1>;
L_000001c9ba420200 .functor NOT 1, L_000001c9ba332ee0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4203c0 .functor AND 1, L_000001c9ba420200, L_000001c9ba331860, C4<1>, C4<1>;
L_000001c9ba41fda0 .functor OR 1, L_000001c9ba41fd30, L_000001c9ba4203c0, C4<0>, C4<0>;
L_000001c9ba420ac0 .functor AND 1, L_000001c9ba332bc0, L_000001c9ba331860, C4<1>, C4<1>;
L_000001c9ba420430 .functor OR 1, L_000001c9ba41fda0, L_000001c9ba420ac0, C4<0>, C4<0>;
L_000001c9ba420820 .functor XOR 1, L_000001c9ba332ee0, L_000001c9ba332bc0, C4<0>, C4<0>;
L_000001c9ba421070 .functor XOR 1, L_000001c9ba420820, L_000001c9ba331860, C4<0>, C4<0>;
v000001c9ba287de0_0 .net "Debe", 0 0, L_000001c9ba420430;  1 drivers
v000001c9ba286da0_0 .net "Din", 0 0, L_000001c9ba331860;  1 drivers
v000001c9ba286e40_0 .net "Dout", 0 0, L_000001c9ba421070;  1 drivers
v000001c9ba286ee0_0 .net "Ri", 0 0, L_000001c9ba332bc0;  1 drivers
v000001c9ba287340_0 .net "Si", 0 0, L_000001c9ba332ee0;  1 drivers
v000001c9ba286800_0 .net *"_ivl_0", 0 0, L_000001c9ba41fcc0;  1 drivers
v000001c9ba287f20_0 .net *"_ivl_10", 0 0, L_000001c9ba420ac0;  1 drivers
v000001c9ba2872a0_0 .net *"_ivl_14", 0 0, L_000001c9ba420820;  1 drivers
v000001c9ba287ac0_0 .net *"_ivl_2", 0 0, L_000001c9ba41fd30;  1 drivers
v000001c9ba287980_0 .net *"_ivl_4", 0 0, L_000001c9ba420200;  1 drivers
v000001c9ba286f80_0 .net *"_ivl_6", 0 0, L_000001c9ba4203c0;  1 drivers
v000001c9ba2870c0_0 .net *"_ivl_8", 0 0, L_000001c9ba41fda0;  1 drivers
S_000001c9ba2a5320 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba115520 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba2a5c80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a5320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba420d60 .functor NOT 1, L_000001c9ba332800, C4<0>, C4<0>, C4<0>;
L_000001c9ba420740 .functor AND 1, L_000001c9ba420d60, L_000001c9ba332c60, C4<1>, C4<1>;
L_000001c9ba4200b0 .functor NOT 1, L_000001c9ba332800, C4<0>, C4<0>, C4<0>;
L_000001c9ba420120 .functor AND 1, L_000001c9ba4200b0, L_000001c9ba330fa0, C4<1>, C4<1>;
L_000001c9ba4207b0 .functor OR 1, L_000001c9ba420740, L_000001c9ba420120, C4<0>, C4<0>;
L_000001c9ba420a50 .functor AND 1, L_000001c9ba332c60, L_000001c9ba330fa0, C4<1>, C4<1>;
L_000001c9ba41fa90 .functor OR 1, L_000001c9ba4207b0, L_000001c9ba420a50, C4<0>, C4<0>;
L_000001c9ba420970 .functor XOR 1, L_000001c9ba332800, L_000001c9ba332c60, C4<0>, C4<0>;
L_000001c9ba41f630 .functor XOR 1, L_000001c9ba420970, L_000001c9ba330fa0, C4<0>, C4<0>;
v000001c9ba287a20_0 .net "Debe", 0 0, L_000001c9ba41fa90;  1 drivers
v000001c9ba287160_0 .net "Din", 0 0, L_000001c9ba330fa0;  1 drivers
v000001c9ba286120_0 .net "Dout", 0 0, L_000001c9ba41f630;  1 drivers
v000001c9ba2861c0_0 .net "Ri", 0 0, L_000001c9ba332c60;  1 drivers
v000001c9ba287200_0 .net "Si", 0 0, L_000001c9ba332800;  1 drivers
v000001c9ba286440_0 .net *"_ivl_0", 0 0, L_000001c9ba420d60;  1 drivers
v000001c9ba2873e0_0 .net *"_ivl_10", 0 0, L_000001c9ba420a50;  1 drivers
v000001c9ba2864e0_0 .net *"_ivl_14", 0 0, L_000001c9ba420970;  1 drivers
v000001c9ba287480_0 .net *"_ivl_2", 0 0, L_000001c9ba420740;  1 drivers
v000001c9ba286580_0 .net *"_ivl_4", 0 0, L_000001c9ba4200b0;  1 drivers
v000001c9ba2ac390_0 .net *"_ivl_6", 0 0, L_000001c9ba420120;  1 drivers
v000001c9ba2aca70_0 .net *"_ivl_8", 0 0, L_000001c9ba4207b0;  1 drivers
S_000001c9ba2a4060 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba1157e0 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba2a4ce0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba420040 .functor NOT 1, L_000001c9ba3317c0, C4<0>, C4<0>, C4<0>;
L_000001c9ba41f7f0 .functor AND 1, L_000001c9ba420040, L_000001c9ba331040, C4<1>, C4<1>;
L_000001c9ba420190 .functor NOT 1, L_000001c9ba3317c0, C4<0>, C4<0>, C4<0>;
L_000001c9ba420900 .functor AND 1, L_000001c9ba420190, L_000001c9ba331e00, C4<1>, C4<1>;
L_000001c9ba420ba0 .functor OR 1, L_000001c9ba41f7f0, L_000001c9ba420900, C4<0>, C4<0>;
L_000001c9ba4204a0 .functor AND 1, L_000001c9ba331040, L_000001c9ba331e00, C4<1>, C4<1>;
L_000001c9ba420b30 .functor OR 1, L_000001c9ba420ba0, L_000001c9ba4204a0, C4<0>, C4<0>;
L_000001c9ba41f6a0 .functor XOR 1, L_000001c9ba3317c0, L_000001c9ba331040, C4<0>, C4<0>;
L_000001c9ba41ff60 .functor XOR 1, L_000001c9ba41f6a0, L_000001c9ba331e00, C4<0>, C4<0>;
v000001c9ba2abe90_0 .net "Debe", 0 0, L_000001c9ba420b30;  1 drivers
v000001c9ba2ab530_0 .net "Din", 0 0, L_000001c9ba331e00;  1 drivers
v000001c9ba2aced0_0 .net "Dout", 0 0, L_000001c9ba41ff60;  1 drivers
v000001c9ba2ad3d0_0 .net "Ri", 0 0, L_000001c9ba331040;  1 drivers
v000001c9ba2ab210_0 .net "Si", 0 0, L_000001c9ba3317c0;  1 drivers
v000001c9ba2ac890_0 .net *"_ivl_0", 0 0, L_000001c9ba420040;  1 drivers
v000001c9ba2ac2f0_0 .net *"_ivl_10", 0 0, L_000001c9ba4204a0;  1 drivers
v000001c9ba2ac070_0 .net *"_ivl_14", 0 0, L_000001c9ba41f6a0;  1 drivers
v000001c9ba2ac110_0 .net *"_ivl_2", 0 0, L_000001c9ba41f7f0;  1 drivers
v000001c9ba2abb70_0 .net *"_ivl_4", 0 0, L_000001c9ba420190;  1 drivers
v000001c9ba2ac1b0_0 .net *"_ivl_6", 0 0, L_000001c9ba420900;  1 drivers
v000001c9ba2ac250_0 .net *"_ivl_8", 0 0, L_000001c9ba420ba0;  1 drivers
S_000001c9ba2a41f0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba115560 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba2a4380 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a41f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41f780 .functor NOT 1, L_000001c9ba333020, C4<0>, C4<0>, C4<0>;
L_000001c9ba41fe10 .functor AND 1, L_000001c9ba41f780, L_000001c9ba331900, C4<1>, C4<1>;
L_000001c9ba41f860 .functor NOT 1, L_000001c9ba333020, C4<0>, C4<0>, C4<0>;
L_000001c9ba420270 .functor AND 1, L_000001c9ba41f860, L_000001c9ba332440, C4<1>, C4<1>;
L_000001c9ba420350 .functor OR 1, L_000001c9ba41fe10, L_000001c9ba420270, C4<0>, C4<0>;
L_000001c9ba41f940 .functor AND 1, L_000001c9ba331900, L_000001c9ba332440, C4<1>, C4<1>;
L_000001c9ba420dd0 .functor OR 1, L_000001c9ba420350, L_000001c9ba41f940, C4<0>, C4<0>;
L_000001c9ba41fe80 .functor XOR 1, L_000001c9ba333020, L_000001c9ba331900, C4<0>, C4<0>;
L_000001c9ba420510 .functor XOR 1, L_000001c9ba41fe80, L_000001c9ba332440, C4<0>, C4<0>;
v000001c9ba2ac6b0_0 .net "Debe", 0 0, L_000001c9ba420dd0;  1 drivers
v000001c9ba2acb10_0 .net "Din", 0 0, L_000001c9ba332440;  1 drivers
v000001c9ba2ac430_0 .net "Dout", 0 0, L_000001c9ba420510;  1 drivers
v000001c9ba2abfd0_0 .net "Ri", 0 0, L_000001c9ba331900;  1 drivers
v000001c9ba2abf30_0 .net "Si", 0 0, L_000001c9ba333020;  1 drivers
v000001c9ba2ad290_0 .net *"_ivl_0", 0 0, L_000001c9ba41f780;  1 drivers
v000001c9ba2ad330_0 .net *"_ivl_10", 0 0, L_000001c9ba41f940;  1 drivers
v000001c9ba2ac610_0 .net *"_ivl_14", 0 0, L_000001c9ba41fe80;  1 drivers
v000001c9ba2ab350_0 .net *"_ivl_2", 0 0, L_000001c9ba41fe10;  1 drivers
v000001c9ba2ab710_0 .net *"_ivl_4", 0 0, L_000001c9ba41f860;  1 drivers
v000001c9ba2ac750_0 .net *"_ivl_6", 0 0, L_000001c9ba420270;  1 drivers
v000001c9ba2ab170_0 .net *"_ivl_8", 0 0, L_000001c9ba420350;  1 drivers
S_000001c9ba2a4510 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba2a54b0;
 .timescale -9 -12;
P_000001c9ba1158a0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba2a46a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a4510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba420580 .functor NOT 1, L_000001c9ba332d00, C4<0>, C4<0>, C4<0>;
L_000001c9ba41f8d0 .functor AND 1, L_000001c9ba420580, L_000001c9ba330a00, C4<1>, C4<1>;
L_000001c9ba420e40 .functor NOT 1, L_000001c9ba332d00, C4<0>, C4<0>, C4<0>;
L_000001c9ba41fb70 .functor AND 1, L_000001c9ba420e40, L_000001c9ba3324e0, C4<1>, C4<1>;
L_000001c9ba420eb0 .functor OR 1, L_000001c9ba41f8d0, L_000001c9ba41fb70, C4<0>, C4<0>;
L_000001c9ba420f20 .functor AND 1, L_000001c9ba330a00, L_000001c9ba3324e0, C4<1>, C4<1>;
L_000001c9ba420f90 .functor OR 1, L_000001c9ba420eb0, L_000001c9ba420f20, C4<0>, C4<0>;
L_000001c9ba421bd0 .functor XOR 1, L_000001c9ba332d00, L_000001c9ba330a00, C4<0>, C4<0>;
L_000001c9ba421c40 .functor XOR 1, L_000001c9ba421bd0, L_000001c9ba3324e0, C4<0>, C4<0>;
v000001c9ba2ad470_0 .net "Debe", 0 0, L_000001c9ba420f90;  1 drivers
v000001c9ba2ace30_0 .net "Din", 0 0, L_000001c9ba3324e0;  1 drivers
v000001c9ba2ad010_0 .net "Dout", 0 0, L_000001c9ba421c40;  1 drivers
v000001c9ba2ab670_0 .net "Ri", 0 0, L_000001c9ba330a00;  1 drivers
v000001c9ba2ab7b0_0 .net "Si", 0 0, L_000001c9ba332d00;  1 drivers
v000001c9ba2ab5d0_0 .net *"_ivl_0", 0 0, L_000001c9ba420580;  1 drivers
v000001c9ba2ad650_0 .net *"_ivl_10", 0 0, L_000001c9ba420f20;  1 drivers
v000001c9ba2ac7f0_0 .net *"_ivl_14", 0 0, L_000001c9ba421bd0;  1 drivers
v000001c9ba2acbb0_0 .net *"_ivl_2", 0 0, L_000001c9ba41f8d0;  1 drivers
v000001c9ba2ac9d0_0 .net *"_ivl_4", 0 0, L_000001c9ba420e40;  1 drivers
v000001c9ba2ad6f0_0 .net *"_ivl_6", 0 0, L_000001c9ba41fb70;  1 drivers
v000001c9ba2abcb0_0 .net *"_ivl_8", 0 0, L_000001c9ba420eb0;  1 drivers
S_000001c9ba2a49c0 .scope module, "subsito2" "RestaExp_sum" 5 240, 5 19 0, S_000001c9ba2069d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9b9c72d30 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9b9c72d68 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9b9c72da0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba2b0850_0 .net "Debe", 8 0, L_000001c9ba330b40;  1 drivers
v000001c9ba2b08f0_0 .net "F", 7 0, L_000001c9ba3326c0;  alias, 1 drivers
v000001c9ba2b0530_0 .net "R", 7 0, L_000001c9ba332e40;  alias, 1 drivers
v000001c9ba2b0d50_0 .net "S", 7 0, L_000001c9ba3323a0;  alias, 1 drivers
L_000001c9ba39a818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b1250_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39a818;  1 drivers
L_000001c9ba3328a0 .part L_000001c9ba3323a0, 0, 1;
L_000001c9ba332da0 .part L_000001c9ba332e40, 0, 1;
L_000001c9ba331ea0 .part L_000001c9ba330b40, 0, 1;
L_000001c9ba332940 .part L_000001c9ba3323a0, 1, 1;
L_000001c9ba330dc0 .part L_000001c9ba332e40, 1, 1;
L_000001c9ba3310e0 .part L_000001c9ba330b40, 1, 1;
L_000001c9ba331220 .part L_000001c9ba3323a0, 2, 1;
L_000001c9ba332580 .part L_000001c9ba332e40, 2, 1;
L_000001c9ba331b80 .part L_000001c9ba330b40, 2, 1;
L_000001c9ba332f80 .part L_000001c9ba3323a0, 3, 1;
L_000001c9ba3312c0 .part L_000001c9ba332e40, 3, 1;
L_000001c9ba331c20 .part L_000001c9ba330b40, 3, 1;
L_000001c9ba3308c0 .part L_000001c9ba3323a0, 4, 1;
L_000001c9ba330960 .part L_000001c9ba332e40, 4, 1;
L_000001c9ba331cc0 .part L_000001c9ba330b40, 4, 1;
L_000001c9ba332620 .part L_000001c9ba3323a0, 5, 1;
L_000001c9ba331d60 .part L_000001c9ba332e40, 5, 1;
L_000001c9ba330aa0 .part L_000001c9ba330b40, 5, 1;
L_000001c9ba332300 .part L_000001c9ba3323a0, 6, 1;
L_000001c9ba332120 .part L_000001c9ba332e40, 6, 1;
L_000001c9ba3321c0 .part L_000001c9ba330b40, 6, 1;
L_000001c9ba332260 .part L_000001c9ba3323a0, 7, 1;
L_000001c9ba330be0 .part L_000001c9ba332e40, 7, 1;
L_000001c9ba3329e0 .part L_000001c9ba330b40, 7, 1;
LS_000001c9ba3326c0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba4215b0, L_000001c9ba4214d0, L_000001c9ba421380, L_000001c9ba41aee0;
LS_000001c9ba3326c0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba41a310, L_000001c9ba41afc0, L_000001c9ba41ae70, L_000001c9ba41b6c0;
L_000001c9ba3326c0 .concat8 [ 4 4 0 0], LS_000001c9ba3326c0_0_0, LS_000001c9ba3326c0_0_4;
LS_000001c9ba330b40_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39a818, L_000001c9ba421460, L_000001c9ba421690, L_000001c9ba4212a0;
LS_000001c9ba330b40_0_4 .concat8 [ 1 1 1 1], L_000001c9ba41ac40, L_000001c9ba41a8c0, L_000001c9ba41aa10, L_000001c9ba41b1f0;
LS_000001c9ba330b40_0_8 .concat8 [ 1 0 0 0], L_000001c9ba41b340;
L_000001c9ba330b40 .concat8 [ 4 4 1 0], LS_000001c9ba330b40_0_0, LS_000001c9ba330b40_0_4, LS_000001c9ba330b40_0_8;
S_000001c9ba2a4e70 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba116ae0 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba2c66c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2a4e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba421770 .functor NOT 1, L_000001c9ba3328a0, C4<0>, C4<0>, C4<0>;
L_000001c9ba421f50 .functor AND 1, L_000001c9ba421770, L_000001c9ba332da0, C4<1>, C4<1>;
L_000001c9ba421fc0 .functor NOT 1, L_000001c9ba3328a0, C4<0>, C4<0>, C4<0>;
L_000001c9ba421cb0 .functor AND 1, L_000001c9ba421fc0, L_000001c9ba331ea0, C4<1>, C4<1>;
L_000001c9ba4210e0 .functor OR 1, L_000001c9ba421f50, L_000001c9ba421cb0, C4<0>, C4<0>;
L_000001c9ba421e70 .functor AND 1, L_000001c9ba332da0, L_000001c9ba331ea0, C4<1>, C4<1>;
L_000001c9ba421460 .functor OR 1, L_000001c9ba4210e0, L_000001c9ba421e70, C4<0>, C4<0>;
L_000001c9ba421d20 .functor XOR 1, L_000001c9ba3328a0, L_000001c9ba332da0, C4<0>, C4<0>;
L_000001c9ba4215b0 .functor XOR 1, L_000001c9ba421d20, L_000001c9ba331ea0, C4<0>, C4<0>;
v000001c9ba2ab8f0_0 .net "Debe", 0 0, L_000001c9ba421460;  1 drivers
v000001c9ba2ac4d0_0 .net "Din", 0 0, L_000001c9ba331ea0;  1 drivers
v000001c9ba2acc50_0 .net "Dout", 0 0, L_000001c9ba4215b0;  1 drivers
v000001c9ba2ab990_0 .net "Ri", 0 0, L_000001c9ba332da0;  1 drivers
v000001c9ba2aba30_0 .net "Si", 0 0, L_000001c9ba3328a0;  1 drivers
v000001c9ba2acd90_0 .net *"_ivl_0", 0 0, L_000001c9ba421770;  1 drivers
v000001c9ba2acf70_0 .net *"_ivl_10", 0 0, L_000001c9ba421e70;  1 drivers
v000001c9ba2ad510_0 .net *"_ivl_14", 0 0, L_000001c9ba421d20;  1 drivers
v000001c9ba2ac570_0 .net *"_ivl_2", 0 0, L_000001c9ba421f50;  1 drivers
v000001c9ba2accf0_0 .net *"_ivl_4", 0 0, L_000001c9ba421fc0;  1 drivers
v000001c9ba2ad790_0 .net *"_ivl_6", 0 0, L_000001c9ba421cb0;  1 drivers
v000001c9ba2ad0b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4210e0;  1 drivers
S_000001c9ba2c6080 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba1170e0 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba2c6850 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c6080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba421d90 .functor NOT 1, L_000001c9ba332940, C4<0>, C4<0>, C4<0>;
L_000001c9ba421b60 .functor AND 1, L_000001c9ba421d90, L_000001c9ba330dc0, C4<1>, C4<1>;
L_000001c9ba421150 .functor NOT 1, L_000001c9ba332940, C4<0>, C4<0>, C4<0>;
L_000001c9ba421540 .functor AND 1, L_000001c9ba421150, L_000001c9ba3310e0, C4<1>, C4<1>;
L_000001c9ba421e00 .functor OR 1, L_000001c9ba421b60, L_000001c9ba421540, C4<0>, C4<0>;
L_000001c9ba421620 .functor AND 1, L_000001c9ba330dc0, L_000001c9ba3310e0, C4<1>, C4<1>;
L_000001c9ba421690 .functor OR 1, L_000001c9ba421e00, L_000001c9ba421620, C4<0>, C4<0>;
L_000001c9ba421700 .functor XOR 1, L_000001c9ba332940, L_000001c9ba330dc0, C4<0>, C4<0>;
L_000001c9ba4214d0 .functor XOR 1, L_000001c9ba421700, L_000001c9ba3310e0, C4<0>, C4<0>;
v000001c9ba2abad0_0 .net "Debe", 0 0, L_000001c9ba421690;  1 drivers
v000001c9ba2ad150_0 .net "Din", 0 0, L_000001c9ba3310e0;  1 drivers
v000001c9ba2ad830_0 .net "Dout", 0 0, L_000001c9ba4214d0;  1 drivers
v000001c9ba2ad1f0_0 .net "Ri", 0 0, L_000001c9ba330dc0;  1 drivers
v000001c9ba2ab490_0 .net "Si", 0 0, L_000001c9ba332940;  1 drivers
v000001c9ba2ab2b0_0 .net *"_ivl_0", 0 0, L_000001c9ba421d90;  1 drivers
v000001c9ba2abc10_0 .net *"_ivl_10", 0 0, L_000001c9ba421620;  1 drivers
v000001c9ba2abd50_0 .net *"_ivl_14", 0 0, L_000001c9ba421700;  1 drivers
v000001c9ba2abdf0_0 .net *"_ivl_2", 0 0, L_000001c9ba421b60;  1 drivers
v000001c9ba2afbd0_0 .net *"_ivl_4", 0 0, L_000001c9ba421150;  1 drivers
v000001c9ba2adb50_0 .net *"_ivl_6", 0 0, L_000001c9ba421540;  1 drivers
v000001c9ba2ae7d0_0 .net *"_ivl_8", 0 0, L_000001c9ba421e00;  1 drivers
S_000001c9ba2c6210 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba1161e0 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba2c7020 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c6210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba421a10 .functor NOT 1, L_000001c9ba331220, C4<0>, C4<0>, C4<0>;
L_000001c9ba4219a0 .functor AND 1, L_000001c9ba421a10, L_000001c9ba332580, C4<1>, C4<1>;
L_000001c9ba421ee0 .functor NOT 1, L_000001c9ba331220, C4<0>, C4<0>, C4<0>;
L_000001c9ba4211c0 .functor AND 1, L_000001c9ba421ee0, L_000001c9ba331b80, C4<1>, C4<1>;
L_000001c9ba4217e0 .functor OR 1, L_000001c9ba4219a0, L_000001c9ba4211c0, C4<0>, C4<0>;
L_000001c9ba421230 .functor AND 1, L_000001c9ba332580, L_000001c9ba331b80, C4<1>, C4<1>;
L_000001c9ba4212a0 .functor OR 1, L_000001c9ba4217e0, L_000001c9ba421230, C4<0>, C4<0>;
L_000001c9ba421310 .functor XOR 1, L_000001c9ba331220, L_000001c9ba332580, C4<0>, C4<0>;
L_000001c9ba421380 .functor XOR 1, L_000001c9ba421310, L_000001c9ba331b80, C4<0>, C4<0>;
v000001c9ba2af3b0_0 .net "Debe", 0 0, L_000001c9ba4212a0;  1 drivers
v000001c9ba2ae410_0 .net "Din", 0 0, L_000001c9ba331b80;  1 drivers
v000001c9ba2ae690_0 .net "Dout", 0 0, L_000001c9ba421380;  1 drivers
v000001c9ba2aeb90_0 .net "Ri", 0 0, L_000001c9ba332580;  1 drivers
v000001c9ba2ae4b0_0 .net "Si", 0 0, L_000001c9ba331220;  1 drivers
v000001c9ba2adbf0_0 .net *"_ivl_0", 0 0, L_000001c9ba421a10;  1 drivers
v000001c9ba2af810_0 .net *"_ivl_10", 0 0, L_000001c9ba421230;  1 drivers
v000001c9ba2ae730_0 .net *"_ivl_14", 0 0, L_000001c9ba421310;  1 drivers
v000001c9ba2add30_0 .net *"_ivl_2", 0 0, L_000001c9ba4219a0;  1 drivers
v000001c9ba2af310_0 .net *"_ivl_4", 0 0, L_000001c9ba421ee0;  1 drivers
v000001c9ba2aff90_0 .net *"_ivl_6", 0 0, L_000001c9ba4211c0;  1 drivers
v000001c9ba2aec30_0 .net *"_ivl_8", 0 0, L_000001c9ba4217e0;  1 drivers
S_000001c9ba2c6b70 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba116da0 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba2c7980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c6b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba421af0 .functor NOT 1, L_000001c9ba332f80, C4<0>, C4<0>, C4<0>;
L_000001c9ba421a80 .functor AND 1, L_000001c9ba421af0, L_000001c9ba3312c0, C4<1>, C4<1>;
L_000001c9ba4213f0 .functor NOT 1, L_000001c9ba332f80, C4<0>, C4<0>, C4<0>;
L_000001c9ba421850 .functor AND 1, L_000001c9ba4213f0, L_000001c9ba331c20, C4<1>, C4<1>;
L_000001c9ba4218c0 .functor OR 1, L_000001c9ba421a80, L_000001c9ba421850, C4<0>, C4<0>;
L_000001c9ba421930 .functor AND 1, L_000001c9ba3312c0, L_000001c9ba331c20, C4<1>, C4<1>;
L_000001c9ba41ac40 .functor OR 1, L_000001c9ba4218c0, L_000001c9ba421930, C4<0>, C4<0>;
L_000001c9ba41a3f0 .functor XOR 1, L_000001c9ba332f80, L_000001c9ba3312c0, C4<0>, C4<0>;
L_000001c9ba41aee0 .functor XOR 1, L_000001c9ba41a3f0, L_000001c9ba331c20, C4<0>, C4<0>;
v000001c9ba2afc70_0 .net "Debe", 0 0, L_000001c9ba41ac40;  1 drivers
v000001c9ba2adab0_0 .net "Din", 0 0, L_000001c9ba331c20;  1 drivers
v000001c9ba2afd10_0 .net "Dout", 0 0, L_000001c9ba41aee0;  1 drivers
v000001c9ba2aecd0_0 .net "Ri", 0 0, L_000001c9ba3312c0;  1 drivers
v000001c9ba2af450_0 .net "Si", 0 0, L_000001c9ba332f80;  1 drivers
v000001c9ba2aed70_0 .net *"_ivl_0", 0 0, L_000001c9ba421af0;  1 drivers
v000001c9ba2afa90_0 .net *"_ivl_10", 0 0, L_000001c9ba421930;  1 drivers
v000001c9ba2ada10_0 .net *"_ivl_14", 0 0, L_000001c9ba41a3f0;  1 drivers
v000001c9ba2afe50_0 .net *"_ivl_2", 0 0, L_000001c9ba421a80;  1 drivers
v000001c9ba2afb30_0 .net *"_ivl_4", 0 0, L_000001c9ba4213f0;  1 drivers
v000001c9ba2ae870_0 .net *"_ivl_6", 0 0, L_000001c9ba421850;  1 drivers
v000001c9ba2ae9b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4218c0;  1 drivers
S_000001c9ba2c7e30 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba116220 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba2c7ca0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c7e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41a4d0 .functor NOT 1, L_000001c9ba3308c0, C4<0>, C4<0>, C4<0>;
L_000001c9ba41aa80 .functor AND 1, L_000001c9ba41a4d0, L_000001c9ba330960, C4<1>, C4<1>;
L_000001c9ba41bb20 .functor NOT 1, L_000001c9ba3308c0, C4<0>, C4<0>, C4<0>;
L_000001c9ba41ad20 .functor AND 1, L_000001c9ba41bb20, L_000001c9ba331cc0, C4<1>, C4<1>;
L_000001c9ba41a150 .functor OR 1, L_000001c9ba41aa80, L_000001c9ba41ad20, C4<0>, C4<0>;
L_000001c9ba41b490 .functor AND 1, L_000001c9ba330960, L_000001c9ba331cc0, C4<1>, C4<1>;
L_000001c9ba41a8c0 .functor OR 1, L_000001c9ba41a150, L_000001c9ba41b490, C4<0>, C4<0>;
L_000001c9ba41b2d0 .functor XOR 1, L_000001c9ba3308c0, L_000001c9ba330960, C4<0>, C4<0>;
L_000001c9ba41a310 .functor XOR 1, L_000001c9ba41b2d0, L_000001c9ba331cc0, C4<0>, C4<0>;
v000001c9ba2adf10_0 .net "Debe", 0 0, L_000001c9ba41a8c0;  1 drivers
v000001c9ba2adc90_0 .net "Din", 0 0, L_000001c9ba331cc0;  1 drivers
v000001c9ba2af270_0 .net "Dout", 0 0, L_000001c9ba41a310;  1 drivers
v000001c9ba2ae190_0 .net "Ri", 0 0, L_000001c9ba330960;  1 drivers
v000001c9ba2ae370_0 .net "Si", 0 0, L_000001c9ba3308c0;  1 drivers
v000001c9ba2af4f0_0 .net *"_ivl_0", 0 0, L_000001c9ba41a4d0;  1 drivers
v000001c9ba2aea50_0 .net *"_ivl_10", 0 0, L_000001c9ba41b490;  1 drivers
v000001c9ba2af590_0 .net *"_ivl_14", 0 0, L_000001c9ba41b2d0;  1 drivers
v000001c9ba2afdb0_0 .net *"_ivl_2", 0 0, L_000001c9ba41aa80;  1 drivers
v000001c9ba2af630_0 .net *"_ivl_4", 0 0, L_000001c9ba41bb20;  1 drivers
v000001c9ba2adfb0_0 .net *"_ivl_6", 0 0, L_000001c9ba41ad20;  1 drivers
v000001c9ba2b0030_0 .net *"_ivl_8", 0 0, L_000001c9ba41a150;  1 drivers
S_000001c9ba2c69e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba116660 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba2c63a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c69e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41acb0 .functor NOT 1, L_000001c9ba332620, C4<0>, C4<0>, C4<0>;
L_000001c9ba41abd0 .functor AND 1, L_000001c9ba41acb0, L_000001c9ba331d60, C4<1>, C4<1>;
L_000001c9ba41b500 .functor NOT 1, L_000001c9ba332620, C4<0>, C4<0>, C4<0>;
L_000001c9ba41a930 .functor AND 1, L_000001c9ba41b500, L_000001c9ba330aa0, C4<1>, C4<1>;
L_000001c9ba41a9a0 .functor OR 1, L_000001c9ba41abd0, L_000001c9ba41a930, C4<0>, C4<0>;
L_000001c9ba41a850 .functor AND 1, L_000001c9ba331d60, L_000001c9ba330aa0, C4<1>, C4<1>;
L_000001c9ba41aa10 .functor OR 1, L_000001c9ba41a9a0, L_000001c9ba41a850, C4<0>, C4<0>;
L_000001c9ba41a460 .functor XOR 1, L_000001c9ba332620, L_000001c9ba331d60, C4<0>, C4<0>;
L_000001c9ba41afc0 .functor XOR 1, L_000001c9ba41a460, L_000001c9ba330aa0, C4<0>, C4<0>;
v000001c9ba2ae550_0 .net "Debe", 0 0, L_000001c9ba41aa10;  1 drivers
v000001c9ba2aeaf0_0 .net "Din", 0 0, L_000001c9ba330aa0;  1 drivers
v000001c9ba2ae5f0_0 .net "Dout", 0 0, L_000001c9ba41afc0;  1 drivers
v000001c9ba2af6d0_0 .net "Ri", 0 0, L_000001c9ba331d60;  1 drivers
v000001c9ba2ae910_0 .net "Si", 0 0, L_000001c9ba332620;  1 drivers
v000001c9ba2aee10_0 .net *"_ivl_0", 0 0, L_000001c9ba41acb0;  1 drivers
v000001c9ba2aeeb0_0 .net *"_ivl_10", 0 0, L_000001c9ba41a850;  1 drivers
v000001c9ba2af8b0_0 .net *"_ivl_14", 0 0, L_000001c9ba41a460;  1 drivers
v000001c9ba2aef50_0 .net *"_ivl_2", 0 0, L_000001c9ba41abd0;  1 drivers
v000001c9ba2aeff0_0 .net *"_ivl_4", 0 0, L_000001c9ba41b500;  1 drivers
v000001c9ba2af090_0 .net *"_ivl_6", 0 0, L_000001c9ba41a930;  1 drivers
v000001c9ba2af130_0 .net *"_ivl_8", 0 0, L_000001c9ba41a9a0;  1 drivers
S_000001c9ba2c77f0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba1168e0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba2c6d00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41b650 .functor NOT 1, L_000001c9ba332300, C4<0>, C4<0>, C4<0>;
L_000001c9ba41a1c0 .functor AND 1, L_000001c9ba41b650, L_000001c9ba332120, C4<1>, C4<1>;
L_000001c9ba41ad90 .functor NOT 1, L_000001c9ba332300, C4<0>, C4<0>, C4<0>;
L_000001c9ba41a540 .functor AND 1, L_000001c9ba41ad90, L_000001c9ba3321c0, C4<1>, C4<1>;
L_000001c9ba41ae00 .functor OR 1, L_000001c9ba41a1c0, L_000001c9ba41a540, C4<0>, C4<0>;
L_000001c9ba41af50 .functor AND 1, L_000001c9ba332120, L_000001c9ba3321c0, C4<1>, C4<1>;
L_000001c9ba41b1f0 .functor OR 1, L_000001c9ba41ae00, L_000001c9ba41af50, C4<0>, C4<0>;
L_000001c9ba41a5b0 .functor XOR 1, L_000001c9ba332300, L_000001c9ba332120, C4<0>, C4<0>;
L_000001c9ba41ae70 .functor XOR 1, L_000001c9ba41a5b0, L_000001c9ba3321c0, C4<0>, C4<0>;
v000001c9ba2afef0_0 .net "Debe", 0 0, L_000001c9ba41b1f0;  1 drivers
v000001c9ba2af950_0 .net "Din", 0 0, L_000001c9ba3321c0;  1 drivers
v000001c9ba2af9f0_0 .net "Dout", 0 0, L_000001c9ba41ae70;  1 drivers
v000001c9ba2af1d0_0 .net "Ri", 0 0, L_000001c9ba332120;  1 drivers
v000001c9ba2af770_0 .net "Si", 0 0, L_000001c9ba332300;  1 drivers
v000001c9ba2ad8d0_0 .net *"_ivl_0", 0 0, L_000001c9ba41b650;  1 drivers
v000001c9ba2ade70_0 .net *"_ivl_10", 0 0, L_000001c9ba41af50;  1 drivers
v000001c9ba2ad970_0 .net *"_ivl_14", 0 0, L_000001c9ba41a5b0;  1 drivers
v000001c9ba2addd0_0 .net *"_ivl_2", 0 0, L_000001c9ba41a1c0;  1 drivers
v000001c9ba2ae050_0 .net *"_ivl_4", 0 0, L_000001c9ba41ad90;  1 drivers
v000001c9ba2ae0f0_0 .net *"_ivl_6", 0 0, L_000001c9ba41a540;  1 drivers
v000001c9ba2ae230_0 .net *"_ivl_8", 0 0, L_000001c9ba41ae00;  1 drivers
S_000001c9ba2c6530 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba2a49c0;
 .timescale -9 -12;
P_000001c9ba116260 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba2c6e90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2c6530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba41aaf0 .functor NOT 1, L_000001c9ba332260, C4<0>, C4<0>, C4<0>;
L_000001c9ba41ab60 .functor AND 1, L_000001c9ba41aaf0, L_000001c9ba330be0, C4<1>, C4<1>;
L_000001c9ba41b030 .functor NOT 1, L_000001c9ba332260, C4<0>, C4<0>, C4<0>;
L_000001c9ba41b0a0 .functor AND 1, L_000001c9ba41b030, L_000001c9ba3329e0, C4<1>, C4<1>;
L_000001c9ba41b110 .functor OR 1, L_000001c9ba41ab60, L_000001c9ba41b0a0, C4<0>, C4<0>;
L_000001c9ba41a620 .functor AND 1, L_000001c9ba330be0, L_000001c9ba3329e0, C4<1>, C4<1>;
L_000001c9ba41b340 .functor OR 1, L_000001c9ba41b110, L_000001c9ba41a620, C4<0>, C4<0>;
L_000001c9ba41a7e0 .functor XOR 1, L_000001c9ba332260, L_000001c9ba330be0, C4<0>, C4<0>;
L_000001c9ba41b6c0 .functor XOR 1, L_000001c9ba41a7e0, L_000001c9ba3329e0, C4<0>, C4<0>;
v000001c9ba2ae2d0_0 .net "Debe", 0 0, L_000001c9ba41b340;  1 drivers
v000001c9ba2b1430_0 .net "Din", 0 0, L_000001c9ba3329e0;  1 drivers
v000001c9ba2b0cb0_0 .net "Dout", 0 0, L_000001c9ba41b6c0;  1 drivers
v000001c9ba2b2470_0 .net "Ri", 0 0, L_000001c9ba330be0;  1 drivers
v000001c9ba2b0b70_0 .net "Si", 0 0, L_000001c9ba332260;  1 drivers
v000001c9ba2b1a70_0 .net *"_ivl_0", 0 0, L_000001c9ba41aaf0;  1 drivers
v000001c9ba2b11b0_0 .net *"_ivl_10", 0 0, L_000001c9ba41a620;  1 drivers
v000001c9ba2b1cf0_0 .net *"_ivl_14", 0 0, L_000001c9ba41a7e0;  1 drivers
v000001c9ba2b2510_0 .net *"_ivl_2", 0 0, L_000001c9ba41ab60;  1 drivers
v000001c9ba2b1d90_0 .net *"_ivl_4", 0 0, L_000001c9ba41b030;  1 drivers
v000001c9ba2b07b0_0 .net *"_ivl_6", 0 0, L_000001c9ba41b0a0;  1 drivers
v000001c9ba2b2830_0 .net *"_ivl_8", 0 0, L_000001c9ba41b110;  1 drivers
S_000001c9ba2c71b0 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c9b9c84dc0 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_000001c9b9c84df8 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_000001c9b9c84e30 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5b10 .functor XOR 1, L_000001c9ba434050, L_000001c9ba4340f0, C4<0>, C4<0>;
L_000001c9ba4a5640 .functor AND 1, L_000001c9ba433fb0, L_000001c9ba435450, C4<1>, C4<1>;
L_000001c9ba4a6050 .functor AND 1, L_000001c9ba433290, L_000001c9ba4353b0, C4<1>, C4<1>;
L_000001c9ba4a7010 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba435a90, C4<1>, C4<1>;
L_000001c9ba4a7ef0 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba435db0, C4<1>, C4<1>;
L_000001c9ba4a7da0 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba436850, C4<1>, C4<1>;
L_000001c9ba4a83c0 .functor AND 1, L_000001c9ba4359f0, L_000001c9ba437570, C4<1>, C4<1>;
L_000001c9ba4a82e0 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba4376b0, C4<1>, C4<1>;
L_000001c9ba39ce58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a77f0 .functor OR 1, L_000001c9ba39ce58, L_000001c9ba4a83c0, C4<0>, C4<0>;
L_000001c9ba4a84a0 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba437b10, C4<1>, C4<1>;
L_000001c9ba4a7d30 .functor OR 1, L_000001c9ba4a7780, L_000001c9ba436a30, C4<0>, C4<0>;
L_000001c9ba4a7630 .functor AND 1, L_000001c9ba4a5640, L_000001c9ba436170, C4<1>, C4<1>;
v000001c9ba2b8f50_0 .net "F", 31 0, L_000001c9ba436df0;  alias, 1 drivers
v000001c9ba2b9090_0 .net "R", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
v000001c9ba2b98b0_0 .net "S", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
v000001c9ba2b7ab0_0 .net *"_ivl_100", 0 0, L_000001c9ba4a7da0;  1 drivers
L_000001c9ba39ccf0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b7d30_0 .net/2u *"_ivl_101", 22 0, L_000001c9ba39ccf0;  1 drivers
v000001c9ba2b8910_0 .net *"_ivl_103", 22 0, L_000001c9ba437390;  1 drivers
v000001c9ba2ba030_0 .net *"_ivl_105", 8 0, L_000001c9ba437c50;  1 drivers
L_000001c9ba39cd38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9c70_0 .net *"_ivl_108", 0 0, L_000001c9ba39cd38;  1 drivers
v000001c9ba2b9630_0 .net *"_ivl_109", 0 0, L_000001c9ba4359f0;  1 drivers
L_000001c9ba39cd80 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9950_0 .net/2u *"_ivl_111", 8 0, L_000001c9ba39cd80;  1 drivers
v000001c9ba2b7e70_0 .net *"_ivl_113", 0 0, L_000001c9ba437570;  1 drivers
v000001c9ba2b7f10_0 .net *"_ivl_117", 8 0, L_000001c9ba436030;  1 drivers
L_000001c9ba39cdc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b7fb0_0 .net *"_ivl_120", 0 0, L_000001c9ba39cdc8;  1 drivers
v000001c9ba2b9e50_0 .net *"_ivl_124", 0 0, L_000001c9ba4376b0;  1 drivers
v000001c9ba2b9450_0 .net *"_ivl_126", 0 0, L_000001c9ba4a82e0;  1 drivers
L_000001c9ba39ce10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b8cd0_0 .net/2u *"_ivl_127", 0 0, L_000001c9ba39ce10;  1 drivers
v000001c9ba2b85f0_0 .net/2u *"_ivl_129", 0 0, L_000001c9ba39ce58;  1 drivers
v000001c9ba2b8d70_0 .net *"_ivl_132", 0 0, L_000001c9ba4a77f0;  1 drivers
v000001c9ba2b9ef0_0 .net *"_ivl_136", 0 0, L_000001c9ba437b10;  1 drivers
v000001c9ba2b7c90_0 .net *"_ivl_138", 0 0, L_000001c9ba4a84a0;  1 drivers
L_000001c9ba39cea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9a90_0 .net/2u *"_ivl_139", 0 0, L_000001c9ba39cea0;  1 drivers
L_000001c9ba39c4c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9b30_0 .net/2u *"_ivl_14", 7 0, L_000001c9ba39c4c8;  1 drivers
v000001c9ba2b8e10_0 .net *"_ivl_142", 0 0, L_000001c9ba4a7d30;  1 drivers
v000001c9ba2b8eb0_0 .net *"_ivl_146", 0 0, L_000001c9ba436170;  1 drivers
v000001c9ba2b89b0_0 .net *"_ivl_148", 0 0, L_000001c9ba4a7630;  1 drivers
L_000001c9ba39cee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b78d0_0 .net/2u *"_ivl_149", 0 0, L_000001c9ba39cee8;  1 drivers
v000001c9ba2b8ff0_0 .net *"_ivl_16", 0 0, L_000001c9ba433fb0;  1 drivers
L_000001c9ba39c510 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9130_0 .net/2u *"_ivl_18", 22 0, L_000001c9ba39c510;  1 drivers
v000001c9ba2b8050_0 .net *"_ivl_20", 0 0, L_000001c9ba435450;  1 drivers
L_000001c9ba39c558 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b91d0_0 .net/2u *"_ivl_24", 7 0, L_000001c9ba39c558;  1 drivers
v000001c9ba2b9270_0 .net *"_ivl_26", 0 0, L_000001c9ba433290;  1 drivers
L_000001c9ba39c5a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9f90_0 .net/2u *"_ivl_28", 22 0, L_000001c9ba39c5a0;  1 drivers
v000001c9ba2b9310_0 .net *"_ivl_30", 0 0, L_000001c9ba4353b0;  1 drivers
v000001c9ba2b94f0_0 .net *"_ivl_36", 7 0, L_000001c9ba434550;  1 drivers
v000001c9ba2b8a50_0 .net *"_ivl_40", 8 0, L_000001c9ba433ab0;  1 drivers
L_000001c9ba39c630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9bd0_0 .net *"_ivl_43", 0 0, L_000001c9ba39c630;  1 drivers
L_000001c9ba39d170 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b7b50_0 .net *"_ivl_44", 8 0, L_000001c9ba39d170;  1 drivers
v000001c9ba2b7970_0 .net *"_ivl_50", 8 0, L_000001c9ba433650;  1 drivers
L_000001c9ba39c678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b8af0_0 .net *"_ivl_53", 0 0, L_000001c9ba39c678;  1 drivers
v000001c9ba2b7a10_0 .net *"_ivl_54", 8 0, L_000001c9ba433bf0;  1 drivers
L_000001c9ba39c6c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9d10_0 .net *"_ivl_57", 0 0, L_000001c9ba39c6c0;  1 drivers
v000001c9ba2b96d0_0 .net *"_ivl_58", 8 0, L_000001c9ba433a10;  1 drivers
L_000001c9ba39d1b8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b99f0_0 .net *"_ivl_60", 8 0, L_000001c9ba39d1b8;  1 drivers
L_000001c9ba39c708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b80f0_0 .net/2u *"_ivl_66", 0 0, L_000001c9ba39c708;  1 drivers
L_000001c9ba39c750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b9590_0 .net/2u *"_ivl_70", 0 0, L_000001c9ba39c750;  1 drivers
v000001c9ba2b9db0_0 .net *"_ivl_77", 0 0, L_000001c9ba435a90;  1 drivers
v000001c9ba2b7bf0_0 .net *"_ivl_79", 0 0, L_000001c9ba4a7010;  1 drivers
L_000001c9ba39cc60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b8190_0 .net/2u *"_ivl_80", 0 0, L_000001c9ba39cc60;  1 drivers
v000001c9ba2b8230_0 .net *"_ivl_82", 0 0, L_000001c9ba436b70;  1 drivers
v000001c9ba2b82d0_0 .net *"_ivl_87", 0 0, L_000001c9ba435db0;  1 drivers
v000001c9ba2bb9d0_0 .net *"_ivl_89", 0 0, L_000001c9ba4a7ef0;  1 drivers
L_000001c9ba39cca8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bafd0_0 .net/2u *"_ivl_90", 7 0, L_000001c9ba39cca8;  1 drivers
v000001c9ba2ba490_0 .net *"_ivl_92", 7 0, L_000001c9ba437610;  1 drivers
v000001c9ba2bbb10_0 .net *"_ivl_98", 0 0, L_000001c9ba436850;  1 drivers
L_000001c9ba39c5e8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bc330_0 .net "bias", 7 0, L_000001c9ba39c5e8;  1 drivers
v000001c9ba2bb610_0 .net "despues_la_borro", 8 0, L_000001c9ba434eb0;  1 drivers
v000001c9ba2ba350_0 .net "e1", 7 0, L_000001c9ba451510;  1 drivers
v000001c9ba2ba0d0_0 .net "e2", 7 0, L_000001c9ba4515b0;  1 drivers
v000001c9ba2bb430_0 .net "evaluate_flags", 8 0, L_000001c9ba433b50;  1 drivers
v000001c9ba2bacb0_0 .net "exp_final", 7 0, L_000001c9ba435810;  1 drivers
v000001c9ba2bc470_0 .net "exp_to_use", 7 0, L_000001c9ba4349b0;  1 drivers
v000001c9ba2bbbb0_0 .net "inexact", 0 0, L_000001c9ba436cb0;  alias, 1 drivers
v000001c9ba2ba530_0 .net "inv_op", 0 0, L_000001c9ba4a8120;  alias, 1 drivers
v000001c9ba2bc290_0 .net "is_zero_dividend", 0 0, L_000001c9ba4a5640;  1 drivers
v000001c9ba2bb390_0 .net "is_zero_divisor", 0 0, L_000001c9ba4a6050;  1 drivers
v000001c9ba2bba70_0 .net "ix_core", 0 0, L_000001c9ba4a8200;  1 drivers
v000001c9ba2ba5d0_0 .net "m1", 22 0, L_000001c9ba451330;  1 drivers
v000001c9ba2ba710_0 .net "m2", 22 0, L_000001c9ba4513d0;  1 drivers
v000001c9ba2ba210_0 .net "m_final", 22 0, L_000001c9ba433330;  1 drivers
v000001c9ba2bc010_0 .net "over_op_handle", 0 0, L_000001c9ba4a83c0;  1 drivers
v000001c9ba2bad50_0 .net "overflow", 0 0, L_000001c9ba4360d0;  alias, 1 drivers
v000001c9ba2badf0_0 .net "param_m1", 23 0, L_000001c9ba4336f0;  1 drivers
v000001c9ba2ba3f0_0 .net "param_m2", 23 0, L_000001c9ba4354f0;  1 drivers
v000001c9ba2ba990_0 .net "s1", 0 0, L_000001c9ba434050;  1 drivers
v000001c9ba2bc830_0 .net "s2", 0 0, L_000001c9ba4340f0;  1 drivers
v000001c9ba2bc510_0 .net "sign", 0 0, L_000001c9ba4a5b10;  1 drivers
v000001c9ba2bac10_0 .net "uf_core", 0 0, L_000001c9ba4a7780;  1 drivers
v000001c9ba2bb070_0 .net "under_op_handle", 0 0, L_000001c9ba436a30;  1 drivers
v000001c9ba2bbc50_0 .net "underflow", 0 0, L_000001c9ba4363f0;  alias, 1 drivers
E_000001c9ba1167e0 .event anyedge, v000001c9ba2bb430_0, v000001c9ba2b67f0_0, v000001c9ba2b6ed0_0, v000001c9ba2bb070_0;
L_000001c9ba451330 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba4513d0 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba451510 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba4515b0 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba434050 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba4340f0 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba433fb0 .cmp/eq 8, L_000001c9ba451510, L_000001c9ba39c4c8;
L_000001c9ba435450 .cmp/eq 23, L_000001c9ba451330, L_000001c9ba39c510;
L_000001c9ba433290 .cmp/eq 8, L_000001c9ba4515b0, L_000001c9ba39c558;
L_000001c9ba4353b0 .cmp/eq 23, L_000001c9ba4513d0, L_000001c9ba39c5a0;
L_000001c9ba434550 .arith/sub 8, L_000001c9ba451510, L_000001c9ba4515b0;
L_000001c9ba4349b0 .arith/sum 8, L_000001c9ba434550, L_000001c9ba39c5e8;
L_000001c9ba433ab0 .concat [ 8 1 0 0], L_000001c9ba451510, L_000001c9ba39c630;
L_000001c9ba433b50 .arith/sum 9, L_000001c9ba433ab0, L_000001c9ba39d170;
L_000001c9ba433650 .concat [ 8 1 0 0], L_000001c9ba451510, L_000001c9ba39c678;
L_000001c9ba433bf0 .concat [ 8 1 0 0], L_000001c9ba4515b0, L_000001c9ba39c6c0;
L_000001c9ba433a10 .arith/sub 9, L_000001c9ba433650, L_000001c9ba433bf0;
L_000001c9ba434eb0 .arith/sum 9, L_000001c9ba433a10, L_000001c9ba39d1b8;
L_000001c9ba4336f0 .concat [ 23 1 0 0], L_000001c9ba451330, L_000001c9ba39c708;
L_000001c9ba4354f0 .concat [ 23 1 0 0], L_000001c9ba4513d0, L_000001c9ba39c750;
L_000001c9ba435a90 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba436b70 .functor MUXZ 1, L_000001c9ba4a5b10, L_000001c9ba39cc60, L_000001c9ba4a7010, C4<>;
L_000001c9ba435db0 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba437610 .functor MUXZ 8, L_000001c9ba435810, L_000001c9ba39cca8, L_000001c9ba4a7ef0, C4<>;
L_000001c9ba436df0 .concat8 [ 23 8 1 0], L_000001c9ba437390, L_000001c9ba437610, L_000001c9ba436b70;
L_000001c9ba436850 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba437390 .functor MUXZ 23, L_000001c9ba433330, L_000001c9ba39ccf0, L_000001c9ba4a7da0, C4<>;
L_000001c9ba437c50 .concat [ 8 1 0 0], L_000001c9ba4515b0, L_000001c9ba39cd38;
L_000001c9ba4359f0 .cmp/ge 9, L_000001c9ba433b50, L_000001c9ba437c50;
L_000001c9ba437570 .cmp/ge 9, L_000001c9ba434eb0, L_000001c9ba39cd80;
L_000001c9ba436030 .concat [ 8 1 0 0], L_000001c9ba4515b0, L_000001c9ba39cdc8;
L_000001c9ba436a30 .cmp/gt 9, L_000001c9ba436030, L_000001c9ba433b50;
L_000001c9ba4376b0 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba4360d0 .functor MUXZ 1, L_000001c9ba4a77f0, L_000001c9ba39ce10, L_000001c9ba4a82e0, C4<>;
L_000001c9ba437b10 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba4363f0 .functor MUXZ 1, L_000001c9ba4a7d30, L_000001c9ba39cea0, L_000001c9ba4a84a0, C4<>;
L_000001c9ba436170 .reduce/nor L_000001c9ba4a6050;
L_000001c9ba436cb0 .functor MUXZ 1, L_000001c9ba4a8200, L_000001c9ba39cee8, L_000001c9ba4a7630, C4<>;
S_000001c9ba2c7b10 .scope module, "div" "Division" 7 108, 7 3 0, S_000001c9ba2c71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c9ba207770 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_000001c9ba2077a8 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_000001c9ba2077e0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_000001c9ba207818 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5720 .functor AND 1, L_000001c9ba434730, L_000001c9ba435590, C4<1>, C4<1>;
L_000001c9ba4a5c60 .functor AND 1, L_000001c9ba435310, L_000001c9ba4333d0, C4<1>, C4<1>;
L_000001c9ba4a5cd0 .functor AND 30, L_000001c9ba433c90, L_000001c9ba433150, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_000001c9ba4a5db0 .functor OR 1, L_000001c9ba4331f0, L_000001c9ba4335b0, C4<0>, C4<0>;
L_000001c9ba4a5f70 .functor OR 1, L_000001c9ba4a5db0, L_000001c9ba434cd0, C4<0>, C4<0>;
L_000001c9ba4a7b00 .functor OR 1, L_000001c9ba4a5f70, L_000001c9ba435270, C4<0>, C4<0>;
L_000001c9ba4a8200 .functor OR 1, L_000001c9ba4a7b00, L_000001c9ba434c30, C4<0>, C4<0>;
L_000001c9ba4a7780 .functor AND 1, L_000001c9ba435e50, L_000001c9ba4a8200, C4<1>, C4<1>;
v000001c9ba2b3ff0_0 .net "Debe", 0 0, L_000001c9ba433830;  1 drivers
v000001c9ba2b4090_0 .net "ExpIn", 7 0, L_000001c9ba4349b0;  alias, 1 drivers
v000001c9ba2b4130_0 .net "ExpOut", 7 0, L_000001c9ba435810;  alias, 1 drivers
v000001c9ba2b6390_0 .net "ExpOut_temp", 7 0, L_000001c9ba4347d0;  1 drivers
v000001c9ba2b70b0_0 .net "Faux", 29 0, L_000001c9ba433c90;  1 drivers
v000001c9ba2b6f70_0 .net "Fm", 22 0, L_000001c9ba433330;  alias, 1 drivers
v000001c9ba2b5c10_0 .net "Fm_out", 27 0, L_000001c9ba4338d0;  1 drivers
v000001c9ba2b5e90_0 .net "Result", 37 0, L_000001c9ba4345f0;  1 drivers
v000001c9ba2b5cb0_0 .net "Rm", 23 0, L_000001c9ba4354f0;  alias, 1 drivers
v000001c9ba2b73d0_0 .net "ShiftCondition", 0 0, L_000001c9ba4a5720;  1 drivers
v000001c9ba2b5210_0 .net "Sm", 23 0, L_000001c9ba4336f0;  alias, 1 drivers
L_000001c9ba39c798 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b6890_0 .net/2u *"_ivl_0", 27 0, L_000001c9ba39c798;  1 drivers
v000001c9ba2b62f0_0 .net *"_ivl_100", 0 0, L_000001c9ba4a5db0;  1 drivers
v000001c9ba2b6070_0 .net *"_ivl_102", 0 0, L_000001c9ba4a5f70;  1 drivers
v000001c9ba2b6110_0 .net *"_ivl_104", 0 0, L_000001c9ba4a7b00;  1 drivers
L_000001c9ba39cc18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b7510_0 .net/2u *"_ivl_108", 7 0, L_000001c9ba39cc18;  1 drivers
v000001c9ba2b7150_0 .net *"_ivl_110", 0 0, L_000001c9ba435e50;  1 drivers
v000001c9ba2b7010_0 .net *"_ivl_17", 0 0, L_000001c9ba434730;  1 drivers
v000001c9ba2b7470_0 .net *"_ivl_19", 0 0, L_000001c9ba434d70;  1 drivers
v000001c9ba2b6e30_0 .net *"_ivl_2", 51 0, L_000001c9ba433790;  1 drivers
v000001c9ba2b71f0_0 .net *"_ivl_21", 0 0, L_000001c9ba435590;  1 drivers
v000001c9ba2b7290_0 .net *"_ivl_25", 7 0, L_000001c9ba434190;  1 drivers
L_000001c9ba39c828 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5710_0 .net/2u *"_ivl_26", 7 0, L_000001c9ba39c828;  1 drivers
v000001c9ba2b55d0_0 .net *"_ivl_31", 27 0, L_000001c9ba434a50;  1 drivers
v000001c9ba2b7650_0 .net *"_ivl_33", 27 0, L_000001c9ba4344b0;  1 drivers
v000001c9ba2b66b0_0 .net *"_ivl_34", 27 0, L_000001c9ba433f10;  1 drivers
L_000001c9ba39c870 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b6b10_0 .net/2u *"_ivl_38", 7 0, L_000001c9ba39c870;  1 drivers
v000001c9ba2b6250_0 .net *"_ivl_4", 51 0, L_000001c9ba434690;  1 drivers
v000001c9ba2b5fd0_0 .net *"_ivl_40", 7 0, L_000001c9ba434230;  1 drivers
v000001c9ba2b5490_0 .net *"_ivl_42", 7 0, L_000001c9ba435630;  1 drivers
L_000001c9ba39c9d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b6bb0_0 .net/2u *"_ivl_46", 27 0, L_000001c9ba39c9d8;  1 drivers
v000001c9ba2b6430_0 .net *"_ivl_48", 51 0, L_000001c9ba433e70;  1 drivers
v000001c9ba2b7330_0 .net *"_ivl_50", 51 0, L_000001c9ba433d30;  1 drivers
L_000001c9ba39ca20 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5a30_0 .net *"_ivl_53", 27 0, L_000001c9ba39ca20;  1 drivers
v000001c9ba2b5df0_0 .net *"_ivl_54", 51 0, L_000001c9ba434b90;  1 drivers
v000001c9ba2b53f0_0 .net *"_ivl_61", 0 0, L_000001c9ba435130;  1 drivers
L_000001c9ba39ca68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5990_0 .net/2u *"_ivl_62", 0 0, L_000001c9ba39ca68;  1 drivers
L_000001c9ba39cab0 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5670_0 .net/2s *"_ivl_66", 29 0, L_000001c9ba39cab0;  1 drivers
v000001c9ba2b5d50_0 .net *"_ivl_68", 29 0, L_000001c9ba434e10;  1 drivers
L_000001c9ba39c7e0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b6c50_0 .net *"_ivl_7", 27 0, L_000001c9ba39c7e0;  1 drivers
L_000001c9ba39caf8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b64d0_0 .net/2s *"_ivl_70", 29 0, L_000001c9ba39caf8;  1 drivers
v000001c9ba2b75b0_0 .net *"_ivl_75", 0 0, L_000001c9ba435310;  1 drivers
v000001c9ba2b69d0_0 .net *"_ivl_76", 31 0, L_000001c9ba435090;  1 drivers
L_000001c9ba39cb40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b76f0_0 .net *"_ivl_79", 23 0, L_000001c9ba39cb40;  1 drivers
v000001c9ba2b7790_0 .net *"_ivl_8", 51 0, L_000001c9ba433970;  1 drivers
L_000001c9ba39cb88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b7830_0 .net/2u *"_ivl_80", 31 0, L_000001c9ba39cb88;  1 drivers
v000001c9ba2b5350_0 .net *"_ivl_82", 0 0, L_000001c9ba4333d0;  1 drivers
v000001c9ba2b61b0_0 .net *"_ivl_85", 0 0, L_000001c9ba4a5c60;  1 drivers
v000001c9ba2b50d0_0 .net *"_ivl_86", 29 0, L_000001c9ba4a5cd0;  1 drivers
v000001c9ba2b6930_0 .net *"_ivl_89", 0 0, L_000001c9ba4351d0;  1 drivers
L_000001c9ba39cbd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5170_0 .net/2u *"_ivl_90", 0 0, L_000001c9ba39cbd0;  1 drivers
v000001c9ba2b6570_0 .net *"_ivl_97", 3 0, L_000001c9ba433470;  1 drivers
v000001c9ba2b52b0_0 .net "guard_bit", 0 0, L_000001c9ba4331f0;  1 drivers
v000001c9ba2b5530_0 .net "inexact", 0 0, L_000001c9ba4a8200;  alias, 1 drivers
v000001c9ba2b57b0_0 .net "lost_pre_bit", 0 0, L_000001c9ba434cd0;  1 drivers
v000001c9ba2b5850_0 .net "lost_shift_bits", 0 0, L_000001c9ba435270;  1 drivers
v000001c9ba2b58f0_0 .net "low_mask", 29 0, L_000001c9ba433150;  1 drivers
v000001c9ba2b5ad0_0 .net "rem_nz", 0 0, L_000001c9ba434c30;  1 drivers
v000001c9ba2b5f30_0 .net "remainder", 23 0, L_000001c9ba434410;  1 drivers
v000001c9ba2b5b70_0 .net "shifts", 7 0, L_000001c9ba4342d0;  1 drivers
v000001c9ba2b6610_0 .net "tail_bits_nz", 0 0, L_000001c9ba4335b0;  1 drivers
v000001c9ba2b6750_0 .net "underflow", 0 0, L_000001c9ba4a7780;  alias, 1 drivers
L_000001c9ba433790 .concat [ 28 24 0 0], L_000001c9ba39c798, L_000001c9ba4336f0;
L_000001c9ba434690 .concat [ 24 28 0 0], L_000001c9ba4354f0, L_000001c9ba39c7e0;
L_000001c9ba433970 .arith/div 52, L_000001c9ba433790, L_000001c9ba434690;
L_000001c9ba4345f0 .part L_000001c9ba433970, 0, 38;
L_000001c9ba433c90 .part L_000001c9ba4345f0, 0, 30;
L_000001c9ba433830 .part L_000001c9ba433c90, 29, 1;
L_000001c9ba434730 .reduce/nor L_000001c9ba433830;
L_000001c9ba434d70 .part L_000001c9ba433c90, 28, 1;
L_000001c9ba435590 .reduce/nor L_000001c9ba434d70;
L_000001c9ba434190 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div, 8, L_000001c9ba433c90 (v000001c9ba2b44f0_0) S_000001c9ba2c7340;
L_000001c9ba4342d0 .functor MUXZ 8, L_000001c9ba39c828, L_000001c9ba434190, L_000001c9ba4a5720, C4<>;
L_000001c9ba434a50 .part L_000001c9ba433c90, 1, 28;
L_000001c9ba4344b0 .part L_000001c9ba433c90, 0, 28;
L_000001c9ba433f10 .shift/l 28, L_000001c9ba4344b0, L_000001c9ba4342d0;
L_000001c9ba4338d0 .functor MUXZ 28, L_000001c9ba433f10, L_000001c9ba434a50, L_000001c9ba433830, C4<>;
L_000001c9ba434230 .arith/sum 8, L_000001c9ba4349b0, L_000001c9ba39c870;
L_000001c9ba435630 .arith/sub 8, L_000001c9ba4349b0, L_000001c9ba4342d0;
L_000001c9ba4347d0 .functor MUXZ 8, L_000001c9ba435630, L_000001c9ba434230, L_000001c9ba433830, C4<>;
L_000001c9ba433e70 .concat [ 28 24 0 0], L_000001c9ba39c9d8, L_000001c9ba4336f0;
L_000001c9ba433d30 .concat [ 24 28 0 0], L_000001c9ba4354f0, L_000001c9ba39ca20;
L_000001c9ba434b90 .arith/mod 52, L_000001c9ba433e70, L_000001c9ba433d30;
L_000001c9ba434410 .part L_000001c9ba434b90, 0, 24;
L_000001c9ba434c30 .reduce/or L_000001c9ba434410;
L_000001c9ba435130 .part L_000001c9ba433c90, 0, 1;
L_000001c9ba434cd0 .functor MUXZ 1, L_000001c9ba39ca68, L_000001c9ba435130, L_000001c9ba433830, C4<>;
L_000001c9ba434e10 .shift/l 30, L_000001c9ba39cab0, L_000001c9ba4342d0;
L_000001c9ba433150 .arith/sub 30, L_000001c9ba434e10, L_000001c9ba39caf8;
L_000001c9ba435310 .reduce/nor L_000001c9ba433830;
L_000001c9ba435090 .concat [ 8 24 0 0], L_000001c9ba4342d0, L_000001c9ba39cb40;
L_000001c9ba4333d0 .cmp/ne 32, L_000001c9ba435090, L_000001c9ba39cb88;
L_000001c9ba4351d0 .reduce/or L_000001c9ba4a5cd0;
L_000001c9ba435270 .functor MUXZ 1, L_000001c9ba39cbd0, L_000001c9ba4351d0, L_000001c9ba4a5c60, C4<>;
L_000001c9ba4331f0 .part L_000001c9ba4338d0, 4, 1;
L_000001c9ba433470 .part L_000001c9ba4338d0, 0, 4;
L_000001c9ba4335b0 .reduce/or L_000001c9ba433470;
L_000001c9ba435e50 .cmp/eq 8, L_000001c9ba435810, L_000001c9ba39cc18;
S_000001c9ba2c7340 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001c9ba2c7b10;
 .timescale -9 -12;
v000001c9ba2b44f0_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_000001c9ba2c7340
v000001c9ba2b46d0_0 .var "found", 0 0;
v000001c9ba2b4770_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba2b46d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v000001c9ba2b4770_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c9ba2b4770_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c9ba2b46d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001c9ba2b44f0_0;
    %load/vec4 v000001c9ba2b4770_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v000001c9ba2b4770_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba2b46d0_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001c9ba2b4770_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c9ba2b4770_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001c9ba2c74d0 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001c9ba2c7b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9ba1ff800 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9ba1ff838 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9ba1ff870 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9ba1ff8a8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5790 .functor NOT 1, L_000001c9ba4356d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a5870 .functor OR 1, L_000001c9ba433dd0, L_000001c9ba434af0, C4<0>, C4<0>;
L_000001c9ba4a5bf0 .functor AND 1, L_000001c9ba434f50, L_000001c9ba4a5870, C4<1>, C4<1>;
v000001c9ba2b4f90_0 .net *"_ivl_11", 22 0, L_000001c9ba434ff0;  1 drivers
v000001c9ba2b2c90_0 .net *"_ivl_12", 23 0, L_000001c9ba433510;  1 drivers
L_000001c9ba39c8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b2dd0_0 .net *"_ivl_15", 0 0, L_000001c9ba39c8b8;  1 drivers
v000001c9ba2b2fb0_0 .net *"_ivl_17", 0 0, L_000001c9ba434af0;  1 drivers
v000001c9ba2b2ab0_0 .net *"_ivl_19", 0 0, L_000001c9ba4a5870;  1 drivers
v000001c9ba2b43b0_0 .net *"_ivl_21", 0 0, L_000001c9ba4a5bf0;  1 drivers
L_000001c9ba39c900 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b5030_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39c900;  1 drivers
L_000001c9ba39c948 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b3690_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39c948;  1 drivers
v000001c9ba2b4950_0 .net *"_ivl_26", 23 0, L_000001c9ba434370;  1 drivers
v000001c9ba2b3050_0 .net *"_ivl_3", 3 0, L_000001c9ba434870;  1 drivers
v000001c9ba2b3c30_0 .net *"_ivl_33", 0 0, L_000001c9ba434910;  1 drivers
v000001c9ba2b30f0_0 .net *"_ivl_34", 7 0, L_000001c9ba435770;  1 drivers
L_000001c9ba39c990 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2b49f0_0 .net *"_ivl_37", 6 0, L_000001c9ba39c990;  1 drivers
v000001c9ba2b32d0_0 .net *"_ivl_7", 0 0, L_000001c9ba4356d0;  1 drivers
v000001c9ba2b3730_0 .net "boolean", 0 0, L_000001c9ba433dd0;  1 drivers
v000001c9ba2b3cd0_0 .net "exp", 7 0, L_000001c9ba4347d0;  alias, 1 drivers
v000001c9ba2b37d0_0 .net "exp_round", 7 0, L_000001c9ba435810;  alias, 1 drivers
v000001c9ba2b3870_0 .net "guard", 0 0, L_000001c9ba434f50;  1 drivers
v000001c9ba2b3910_0 .net "is_even", 0 0, L_000001c9ba4a5790;  1 drivers
v000001c9ba2b3a50_0 .net "ms", 27 0, L_000001c9ba4338d0;  alias, 1 drivers
v000001c9ba2b3b90_0 .net "ms_round", 22 0, L_000001c9ba433330;  alias, 1 drivers
v000001c9ba2b3d70_0 .net "temp", 23 0, L_000001c9ba4358b0;  1 drivers
L_000001c9ba434f50 .part L_000001c9ba4338d0, 4, 1;
L_000001c9ba434870 .part L_000001c9ba4338d0, 0, 4;
L_000001c9ba433dd0 .reduce/or L_000001c9ba434870;
L_000001c9ba4356d0 .part L_000001c9ba4338d0, 5, 1;
L_000001c9ba434ff0 .part L_000001c9ba4338d0, 5, 23;
L_000001c9ba433510 .concat [ 23 1 0 0], L_000001c9ba434ff0, L_000001c9ba39c8b8;
L_000001c9ba434af0 .reduce/nor L_000001c9ba4a5790;
L_000001c9ba434370 .functor MUXZ 24, L_000001c9ba39c948, L_000001c9ba39c900, L_000001c9ba4a5bf0, C4<>;
L_000001c9ba4358b0 .arith/sum 24, L_000001c9ba433510, L_000001c9ba434370;
L_000001c9ba433330 .part L_000001c9ba4358b0, 0, 23;
L_000001c9ba434910 .part L_000001c9ba4358b0, 23, 1;
L_000001c9ba435770 .concat [ 1 7 0 0], L_000001c9ba434910, L_000001c9ba39c990;
L_000001c9ba435810 .arith/sum 8, L_000001c9ba4347d0, L_000001c9ba435770;
S_000001c9ba2c7660 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001c9ba2c71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001c9ba1fd6a0 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001c9ba1fd6d8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001c9ba1fd710 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001c9ba4a7710 .functor AND 1, L_000001c9ba437f70, L_000001c9ba4367b0, C4<1>, C4<1>;
L_000001c9ba4a8430 .functor AND 1, L_000001c9ba437d90, L_000001c9ba435ef0, C4<1>, C4<1>;
L_000001c9ba4a72b0 .functor AND 1, L_000001c9ba437bb0, L_000001c9ba436c10, C4<1>, C4<1>;
L_000001c9ba4a7b70 .functor AND 1, L_000001c9ba437430, L_000001c9ba436ad0, C4<1>, C4<1>;
L_000001c9ba4a7860 .functor OR 1, L_000001c9ba4a7710, L_000001c9ba4a8430, C4<0>, C4<0>;
L_000001c9ba4a8890 .functor OR 1, L_000001c9ba4a7860, L_000001c9ba4a72b0, C4<0>, C4<0>;
L_000001c9ba4a8120 .functor OR 1, L_000001c9ba4a8890, L_000001c9ba4a7b70, C4<0>, C4<0>;
v000001c9ba2b6ed0_0 .net "Exp1", 7 0, L_000001c9ba451510;  alias, 1 drivers
v000001c9ba2b67f0_0 .net "Exp2", 7 0, L_000001c9ba4515b0;  alias, 1 drivers
v000001c9ba2b6a70_0 .net "InvalidOp", 0 0, L_000001c9ba4a8120;  alias, 1 drivers
v000001c9ba2b6cf0_0 .net "Man1", 22 0, L_000001c9ba451330;  alias, 1 drivers
v000001c9ba2b6d90_0 .net "Man2", 22 0, L_000001c9ba4513d0;  alias, 1 drivers
v000001c9ba2b8550_0 .net *"_ivl_1", 0 0, L_000001c9ba437f70;  1 drivers
v000001c9ba2b9770_0 .net *"_ivl_13", 0 0, L_000001c9ba437bb0;  1 drivers
v000001c9ba2b8b90_0 .net *"_ivl_15", 0 0, L_000001c9ba436c10;  1 drivers
v000001c9ba2b8370_0 .net *"_ivl_19", 0 0, L_000001c9ba437430;  1 drivers
v000001c9ba2b93b0_0 .net *"_ivl_21", 0 0, L_000001c9ba436ad0;  1 drivers
v000001c9ba2b8410_0 .net *"_ivl_24", 0 0, L_000001c9ba4a7860;  1 drivers
v000001c9ba2b8690_0 .net *"_ivl_26", 0 0, L_000001c9ba4a8890;  1 drivers
v000001c9ba2b8c30_0 .net *"_ivl_3", 0 0, L_000001c9ba4367b0;  1 drivers
v000001c9ba2b84b0_0 .net *"_ivl_7", 0 0, L_000001c9ba437d90;  1 drivers
v000001c9ba2b7dd0_0 .net *"_ivl_9", 0 0, L_000001c9ba435ef0;  1 drivers
v000001c9ba2b8730_0 .net "is_inf_Val1", 0 0, L_000001c9ba4a7710;  1 drivers
v000001c9ba2b9810_0 .net "is_inf_Val2", 0 0, L_000001c9ba4a8430;  1 drivers
v000001c9ba2b87d0_0 .net "is_invalid_Val1", 0 0, L_000001c9ba4a72b0;  1 drivers
v000001c9ba2b8870_0 .net "is_invalid_Val2", 0 0, L_000001c9ba4a7b70;  1 drivers
L_000001c9ba437f70 .reduce/and L_000001c9ba451510;
L_000001c9ba4367b0 .reduce/nor L_000001c9ba451330;
L_000001c9ba437d90 .reduce/and L_000001c9ba4515b0;
L_000001c9ba435ef0 .reduce/nor L_000001c9ba4513d0;
L_000001c9ba437bb0 .reduce/and L_000001c9ba451510;
L_000001c9ba436c10 .reduce/or L_000001c9ba451330;
L_000001c9ba437430 .reduce/and L_000001c9ba4515b0;
L_000001c9ba436ad0 .reduce/or L_000001c9ba4513d0;
S_000001c9ba2cac50 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c9ba1fd750 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_000001c9ba1fd788 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_000001c9ba1fd7c0 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_000001c9ba4a6910 .functor XOR 1, L_000001c9ba44f5d0, L_000001c9ba44f710, C4<0>, C4<0>;
L_000001c9ba4a61a0 .functor AND 1, L_000001c9ba450f70, L_000001c9ba44ff30, C4<1>, C4<1>;
L_000001c9ba4a60c0 .functor AND 1, L_000001c9ba44f7b0, L_000001c9ba44f990, C4<1>, C4<1>;
L_000001c9ba4a6210 .functor OR 1, L_000001c9ba4a61a0, L_000001c9ba4a60c0, C4<0>, C4<0>;
L_000001c9ba4a6ec0 .functor AND 1, L_000001c9ba452a50, L_000001c9ba452730, C4<1>, C4<1>;
L_000001c9ba4a53a0 .functor OR 1, L_000001c9ba4a6ec0, L_000001c9ba4516f0, C4<0>, C4<0>;
L_000001c9ba4a55d0 .functor OR 1, L_000001c9ba4a53a0, L_000001c9ba4a6e50, C4<0>, C4<0>;
v000001c9ba2c1010_0 .net "F", 31 0, L_000001c9ba4520f0;  alias, 1 drivers
v000001c9ba2c11f0_0 .net "R", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
v000001c9ba2c0f70_0 .net "S", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
L_000001c9ba39c3a8 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf210_0 .net/2u *"_ivl_101", 8 0, L_000001c9ba39c3a8;  1 drivers
v000001c9ba2c0a70_0 .net *"_ivl_103", 0 0, L_000001c9ba452730;  1 drivers
L_000001c9ba39d128 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf990_0 .net *"_ivl_107", 8 0, L_000001c9ba39d128;  1 drivers
L_000001c9ba39c3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf7b0_0 .net/2u *"_ivl_113", 0 0, L_000001c9ba39c3f0;  1 drivers
v000001c9ba2c1510_0 .net *"_ivl_115", 0 0, L_000001c9ba4a53a0;  1 drivers
v000001c9ba2bf490_0 .net *"_ivl_117", 0 0, L_000001c9ba4a55d0;  1 drivers
L_000001c9ba39c438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c0cf0_0 .net/2u *"_ivl_121", 0 0, L_000001c9ba39c438;  1 drivers
L_000001c9ba39c480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c0b10_0 .net/2u *"_ivl_125", 0 0, L_000001c9ba39c480;  1 drivers
L_000001c9ba39baf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bff30_0 .net/2u *"_ivl_14", 7 0, L_000001c9ba39baf0;  1 drivers
v000001c9ba2c1830_0 .net *"_ivl_16", 0 0, L_000001c9ba450f70;  1 drivers
L_000001c9ba39bb38 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf0d0_0 .net/2u *"_ivl_18", 22 0, L_000001c9ba39bb38;  1 drivers
v000001c9ba2c0ed0_0 .net *"_ivl_20", 0 0, L_000001c9ba44ff30;  1 drivers
L_000001c9ba39bb80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf530_0 .net/2u *"_ivl_24", 7 0, L_000001c9ba39bb80;  1 drivers
v000001c9ba2c0890_0 .net *"_ivl_26", 0 0, L_000001c9ba44f7b0;  1 drivers
L_000001c9ba39bbc8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf5d0_0 .net/2u *"_ivl_28", 22 0, L_000001c9ba39bbc8;  1 drivers
v000001c9ba2c0bb0_0 .net *"_ivl_30", 0 0, L_000001c9ba44f990;  1 drivers
v000001c9ba2bf2b0_0 .net *"_ivl_38", 7 0, L_000001c9ba44f030;  1 drivers
v000001c9ba2c01b0_0 .net *"_ivl_42", 8 0, L_000001c9ba44f350;  1 drivers
L_000001c9ba39bc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf670_0 .net *"_ivl_45", 0 0, L_000001c9ba39bc58;  1 drivers
v000001c9ba2c0390_0 .net *"_ivl_46", 8 0, L_000001c9ba44fcb0;  1 drivers
L_000001c9ba39bca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c10b0_0 .net *"_ivl_49", 0 0, L_000001c9ba39bca0;  1 drivers
v000001c9ba2bf8f0_0 .net *"_ivl_52", 8 0, L_000001c9ba44fa30;  1 drivers
L_000001c9ba39bce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf850_0 .net *"_ivl_55", 0 0, L_000001c9ba39bce8;  1 drivers
v000001c9ba2bf350_0 .net *"_ivl_56", 8 0, L_000001c9ba450a70;  1 drivers
L_000001c9ba39bd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bfcb0_0 .net *"_ivl_59", 0 0, L_000001c9ba39bd30;  1 drivers
v000001c9ba2bf710_0 .net *"_ivl_60", 8 0, L_000001c9ba44edb0;  1 drivers
L_000001c9ba39d050 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c1150_0 .net *"_ivl_62", 8 0, L_000001c9ba39d050;  1 drivers
L_000001c9ba39bd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bfe90_0 .net/2u *"_ivl_68", 0 0, L_000001c9ba39bd78;  1 drivers
L_000001c9ba39bdc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bfa30_0 .net/2u *"_ivl_72", 0 0, L_000001c9ba39bdc0;  1 drivers
L_000001c9ba39c2d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c1330_0 .net/2u *"_ivl_78", 0 0, L_000001c9ba39c2d0;  1 drivers
v000001c9ba2c13d0_0 .net *"_ivl_80", 0 0, L_000001c9ba451f10;  1 drivers
L_000001c9ba39c318 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c15b0_0 .net/2u *"_ivl_84", 7 0, L_000001c9ba39c318;  1 drivers
v000001c9ba2c0930_0 .net *"_ivl_86", 7 0, L_000001c9ba452050;  1 drivers
L_000001c9ba39c360 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bf170_0 .net/2u *"_ivl_91", 22 0, L_000001c9ba39c360;  1 drivers
v000001c9ba2bfad0_0 .net *"_ivl_93", 22 0, L_000001c9ba452af0;  1 drivers
L_000001c9ba39d0e0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bfb70_0 .net *"_ivl_95", 8 0, L_000001c9ba39d0e0;  1 drivers
v000001c9ba2bfd50_0 .net *"_ivl_99", 0 0, L_000001c9ba452a50;  1 drivers
L_000001c9ba39bc10 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bfdf0_0 .net "bias", 7 0, L_000001c9ba39bc10;  1 drivers
v000001c9ba2bffd0_0 .net "despues_la_borro", 8 0, L_000001c9ba44ed10;  1 drivers
v000001c9ba2c09d0_0 .net "e1", 7 0, L_000001c9ba44ef90;  1 drivers
v000001c9ba2c04d0_0 .net "e2", 7 0, L_000001c9ba44f670;  1 drivers
v000001c9ba2c0110_0 .net "evaluate_flags", 8 0, L_000001c9ba44f8f0;  1 drivers
v000001c9ba2c0250_0 .net "exp_final", 7 0, L_000001c9ba4a5a30;  1 drivers
v000001c9ba2c02f0_0 .net "exp_to_use", 7 0, L_000001c9ba44ffd0;  1 drivers
v000001c9ba2c0570_0 .net "inexact", 0 0, L_000001c9ba451150;  alias, 1 drivers
v000001c9ba2c0430_0 .net "inexact_core", 0 0, L_000001c9ba4a5fe0;  1 drivers
v000001c9ba2c06b0_0 .net "inv_op", 0 0, L_000001c9ba4a6e50;  alias, 1 drivers
v000001c9ba2c0610_0 .net "is_zero_r", 0 0, L_000001c9ba4a60c0;  1 drivers
v000001c9ba2c0750_0 .net "is_zero_s", 0 0, L_000001c9ba4a61a0;  1 drivers
v000001c9ba2c2a50_0 .net "m1", 22 0, L_000001c9ba4509d0;  1 drivers
v000001c9ba2c27d0_0 .net "m2", 22 0, L_000001c9ba44f850;  1 drivers
v000001c9ba2c1c90_0 .net "m_final", 22 0, L_000001c9ba4a6ad0;  1 drivers
v000001c9ba2c3310_0 .net "over_t1", 0 0, L_000001c9ba4a6ec0;  1 drivers
v000001c9ba2c3b30_0 .net "over_t2", 0 0, L_000001c9ba4516f0;  1 drivers
v000001c9ba2c3630_0 .net "overflow", 0 0, L_000001c9ba4527d0;  alias, 1 drivers
v000001c9ba2c2ff0_0 .net "param_m1", 23 0, L_000001c9ba44fad0;  1 drivers
v000001c9ba2c2370_0 .net "param_m2", 23 0, L_000001c9ba44ea90;  1 drivers
v000001c9ba2c2550_0 .net "result_is_zero", 0 0, L_000001c9ba4a6210;  1 drivers
v000001c9ba2c2c30_0 .net "s1", 0 0, L_000001c9ba44f5d0;  1 drivers
v000001c9ba2c3090_0 .net "s2", 0 0, L_000001c9ba44f710;  1 drivers
v000001c9ba2c2730_0 .net "sign", 0 0, L_000001c9ba4a6910;  1 drivers
v000001c9ba2c3c70_0 .net "under_t1", 0 0, L_000001c9ba4511f0;  1 drivers
v000001c9ba2c1bf0_0 .net "underflow", 0 0, L_000001c9ba452ff0;  alias, 1 drivers
L_000001c9ba4509d0 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba44f850 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba44ef90 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba44f670 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba44f5d0 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba44f710 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba450f70 .cmp/eq 8, L_000001c9ba44ef90, L_000001c9ba39baf0;
L_000001c9ba44ff30 .cmp/eq 23, L_000001c9ba4509d0, L_000001c9ba39bb38;
L_000001c9ba44f7b0 .cmp/eq 8, L_000001c9ba44f670, L_000001c9ba39bb80;
L_000001c9ba44f990 .cmp/eq 23, L_000001c9ba44f850, L_000001c9ba39bbc8;
L_000001c9ba44f030 .arith/sum 8, L_000001c9ba44ef90, L_000001c9ba44f670;
L_000001c9ba44ffd0 .arith/sub 8, L_000001c9ba44f030, L_000001c9ba39bc10;
L_000001c9ba44f350 .concat [ 8 1 0 0], L_000001c9ba44ef90, L_000001c9ba39bc58;
L_000001c9ba44fcb0 .concat [ 8 1 0 0], L_000001c9ba44f670, L_000001c9ba39bca0;
L_000001c9ba44f8f0 .arith/sum 9, L_000001c9ba44f350, L_000001c9ba44fcb0;
L_000001c9ba44fa30 .concat [ 8 1 0 0], L_000001c9ba44ef90, L_000001c9ba39bce8;
L_000001c9ba450a70 .concat [ 8 1 0 0], L_000001c9ba44f670, L_000001c9ba39bd30;
L_000001c9ba44edb0 .arith/sum 9, L_000001c9ba44fa30, L_000001c9ba450a70;
L_000001c9ba44ed10 .arith/sub 9, L_000001c9ba44edb0, L_000001c9ba39d050;
L_000001c9ba44fad0 .concat [ 23 1 0 0], L_000001c9ba4509d0, L_000001c9ba39bd78;
L_000001c9ba44ea90 .concat [ 23 1 0 0], L_000001c9ba44f850, L_000001c9ba39bdc0;
L_000001c9ba451f10 .functor MUXZ 1, L_000001c9ba4a6910, L_000001c9ba39c2d0, L_000001c9ba4a6210, C4<>;
L_000001c9ba452050 .functor MUXZ 8, L_000001c9ba4a5a30, L_000001c9ba39c318, L_000001c9ba4a6210, C4<>;
L_000001c9ba4520f0 .concat8 [ 23 8 1 0], L_000001c9ba452af0, L_000001c9ba452050, L_000001c9ba451f10;
L_000001c9ba452af0 .functor MUXZ 23, L_000001c9ba4a6ad0, L_000001c9ba39c360, L_000001c9ba4a6210, C4<>;
L_000001c9ba452a50 .cmp/ge 9, L_000001c9ba44f8f0, L_000001c9ba39d0e0;
L_000001c9ba452730 .cmp/ge 9, L_000001c9ba44ed10, L_000001c9ba39c3a8;
L_000001c9ba4511f0 .cmp/gt 9, L_000001c9ba39d128, L_000001c9ba44f8f0;
L_000001c9ba4527d0 .functor MUXZ 1, L_000001c9ba4a55d0, L_000001c9ba39c3f0, L_000001c9ba4a6210, C4<>;
L_000001c9ba452ff0 .functor MUXZ 1, L_000001c9ba4511f0, L_000001c9ba39c438, L_000001c9ba4a6210, C4<>;
L_000001c9ba451150 .functor MUXZ 1, L_000001c9ba4a5fe0, L_000001c9ba39c480, L_000001c9ba4a6210, C4<>;
S_000001c9ba2cba60 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001c9ba2cac50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001c9b9c7dbe0 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001c9b9c7dc18 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001c9b9c7dc50 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001c9ba4a6d70 .functor AND 1, L_000001c9ba452190, L_000001c9ba452b90, C4<1>, C4<1>;
L_000001c9ba4a64b0 .functor AND 1, L_000001c9ba452370, L_000001c9ba451290, C4<1>, C4<1>;
L_000001c9ba4a5aa0 .functor AND 1, L_000001c9ba4524b0, L_000001c9ba452550, C4<1>, C4<1>;
L_000001c9ba4a5f00 .functor AND 1, L_000001c9ba4525f0, L_000001c9ba452690, C4<1>, C4<1>;
L_000001c9ba4a6b40 .functor OR 1, L_000001c9ba4a6d70, L_000001c9ba4a64b0, C4<0>, C4<0>;
L_000001c9ba4a5e20 .functor OR 1, L_000001c9ba4a6b40, L_000001c9ba4a5aa0, C4<0>, C4<0>;
L_000001c9ba4a6e50 .functor OR 1, L_000001c9ba4a5e20, L_000001c9ba4a5f00, C4<0>, C4<0>;
v000001c9ba2bc5b0_0 .net "Exp1", 7 0, L_000001c9ba44ef90;  alias, 1 drivers
v000001c9ba2ba7b0_0 .net "Exp2", 7 0, L_000001c9ba44f670;  alias, 1 drivers
v000001c9ba2bae90_0 .net "InvalidOp", 0 0, L_000001c9ba4a6e50;  alias, 1 drivers
v000001c9ba2baa30_0 .net "Man1", 22 0, L_000001c9ba4509d0;  alias, 1 drivers
v000001c9ba2bb4d0_0 .net "Man2", 22 0, L_000001c9ba44f850;  alias, 1 drivers
v000001c9ba2bbcf0_0 .net *"_ivl_1", 0 0, L_000001c9ba452190;  1 drivers
v000001c9ba2bb6b0_0 .net *"_ivl_13", 0 0, L_000001c9ba4524b0;  1 drivers
v000001c9ba2ba670_0 .net *"_ivl_15", 0 0, L_000001c9ba452550;  1 drivers
v000001c9ba2bbd90_0 .net *"_ivl_19", 0 0, L_000001c9ba4525f0;  1 drivers
v000001c9ba2bc650_0 .net *"_ivl_21", 0 0, L_000001c9ba452690;  1 drivers
v000001c9ba2bbe30_0 .net *"_ivl_24", 0 0, L_000001c9ba4a6b40;  1 drivers
v000001c9ba2baf30_0 .net *"_ivl_26", 0 0, L_000001c9ba4a5e20;  1 drivers
v000001c9ba2bc6f0_0 .net *"_ivl_3", 0 0, L_000001c9ba452b90;  1 drivers
v000001c9ba2ba170_0 .net *"_ivl_7", 0 0, L_000001c9ba452370;  1 drivers
v000001c9ba2bb570_0 .net *"_ivl_9", 0 0, L_000001c9ba451290;  1 drivers
v000001c9ba2ba850_0 .net "is_inf_Val1", 0 0, L_000001c9ba4a6d70;  1 drivers
v000001c9ba2bb930_0 .net "is_inf_Val2", 0 0, L_000001c9ba4a64b0;  1 drivers
v000001c9ba2ba8f0_0 .net "is_invalid_Val1", 0 0, L_000001c9ba4a5aa0;  1 drivers
v000001c9ba2baad0_0 .net "is_invalid_Val2", 0 0, L_000001c9ba4a5f00;  1 drivers
L_000001c9ba452190 .reduce/and L_000001c9ba44ef90;
L_000001c9ba452b90 .reduce/nor L_000001c9ba4509d0;
L_000001c9ba452370 .reduce/and L_000001c9ba44f670;
L_000001c9ba451290 .reduce/nor L_000001c9ba44f850;
L_000001c9ba4524b0 .reduce/and L_000001c9ba44ef90;
L_000001c9ba452550 .reduce/or L_000001c9ba4509d0;
L_000001c9ba4525f0 .reduce/and L_000001c9ba44f670;
L_000001c9ba452690 .reduce/or L_000001c9ba44f850;
S_000001c9ba2c9b20 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001c9ba2cac50;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c9ba1fb080 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_000001c9ba1fb0b8 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_000001c9ba1fb0f0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_000001c9ba1fb128 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_000001c9ba1fb160 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_000001c9ba1fb198 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_000001c9ba4a69f0 .functor AND 1, L_000001c9ba450c50, L_000001c9ba44fdf0, C4<1>, C4<1>;
L_000001c9ba4a6ad0 .functor BUFZ 23, L_000001c9ba452870, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba4a5a30 .functor BUFZ 8, L_000001c9ba452cd0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c9ba2be810_0 .net "Debe", 0 0, L_000001c9ba451010;  1 drivers
v000001c9ba2bcc90_0 .net "ExpIn", 7 0, L_000001c9ba44ffd0;  alias, 1 drivers
v000001c9ba2bc970_0 .net "ExpOut", 7 0, L_000001c9ba4a5a30;  alias, 1 drivers
v000001c9ba2be8b0_0 .net "Fm", 22 0, L_000001c9ba4a6ad0;  alias, 1 drivers
v000001c9ba2be950_0 .net "Result", 47 0, L_000001c9ba4506b0;  1 drivers
v000001c9ba2bdd70_0 .net "Rm", 23 0, L_000001c9ba44ea90;  alias, 1 drivers
v000001c9ba2bea90_0 .net "ShiftCondition", 0 0, L_000001c9ba4a69f0;  1 drivers
v000001c9ba2bd410_0 .net "Sm", 23 0, L_000001c9ba44fad0;  alias, 1 drivers
v000001c9ba2bd050_0 .net *"_ivl_0", 47 0, L_000001c9ba44fb70;  1 drivers
v000001c9ba2bd230_0 .net *"_ivl_13", 0 0, L_000001c9ba450c50;  1 drivers
v000001c9ba2bdcd0_0 .net *"_ivl_15", 0 0, L_000001c9ba44fd50;  1 drivers
v000001c9ba2be4f0_0 .net *"_ivl_17", 0 0, L_000001c9ba44fdf0;  1 drivers
v000001c9ba2bdc30_0 .net *"_ivl_21", 7 0, L_000001c9ba450070;  1 drivers
v000001c9ba2bd7d0_0 .net *"_ivl_23", 46 0, L_000001c9ba450610;  1 drivers
v000001c9ba2be1d0_0 .net *"_ivl_24", 12 0, L_000001c9ba450750;  1 drivers
L_000001c9ba39be98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2beef0_0 .net *"_ivl_27", 4 0, L_000001c9ba39be98;  1 drivers
L_000001c9ba39bee0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bd870_0 .net/2u *"_ivl_28", 12 0, L_000001c9ba39bee0;  1 drivers
L_000001c9ba39be08 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2beb30_0 .net *"_ivl_3", 23 0, L_000001c9ba39be08;  1 drivers
v000001c9ba2bde10_0 .net *"_ivl_32", 12 0, L_000001c9ba4501b0;  1 drivers
L_000001c9ba39bf28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bcbf0_0 .net *"_ivl_35", 4 0, L_000001c9ba39bf28;  1 drivers
L_000001c9ba39bf70 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bc8d0_0 .net/2u *"_ivl_36", 12 0, L_000001c9ba39bf70;  1 drivers
v000001c9ba2bdeb0_0 .net *"_ivl_38", 12 0, L_000001c9ba450250;  1 drivers
v000001c9ba2bd910_0 .net *"_ivl_4", 47 0, L_000001c9ba44fc10;  1 drivers
v000001c9ba2bec70_0 .net *"_ivl_40", 12 0, L_000001c9ba450ed0;  1 drivers
L_000001c9ba39bfb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2be310_0 .net *"_ivl_43", 4 0, L_000001c9ba39bfb8;  1 drivers
v000001c9ba2bef90_0 .net *"_ivl_44", 12 0, L_000001c9ba4502f0;  1 drivers
v000001c9ba2be090_0 .net *"_ivl_46", 12 0, L_000001c9ba450390;  1 drivers
L_000001c9ba39c000 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2be590_0 .net/2u *"_ivl_50", 5 0, L_000001c9ba39c000;  1 drivers
v000001c9ba2bda50_0 .net *"_ivl_54", 53 0, L_000001c9ba4507f0;  1 drivers
v000001c9ba2bd2d0_0 .net *"_ivl_56", 29 0, L_000001c9ba450890;  1 drivers
L_000001c9ba39c048 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2be630_0 .net *"_ivl_58", 23 0, L_000001c9ba39c048;  1 drivers
v000001c9ba2bd9b0_0 .net *"_ivl_60", 53 0, L_000001c9ba44ee50;  1 drivers
v000001c9ba2be130_0 .net *"_ivl_62", 30 0, L_000001c9ba4510b0;  1 drivers
L_000001c9ba39c090 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2be6d0_0 .net *"_ivl_64", 22 0, L_000001c9ba39c090;  1 drivers
v000001c9ba2bd370_0 .net *"_ivl_68", 53 0, L_000001c9ba451b50;  1 drivers
L_000001c9ba39be50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bdaf0_0 .net *"_ivl_7", 23 0, L_000001c9ba39be50;  1 drivers
v000001c9ba2bca10_0 .net *"_ivl_79", 1 0, L_000001c9ba451470;  1 drivers
L_000001c9ba39c288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2be9f0_0 .net/2u *"_ivl_99", 0 0, L_000001c9ba39c288;  1 drivers
v000001c9ba2bebd0_0 .net "exp_pre", 7 0, L_000001c9ba450430;  1 drivers
v000001c9ba2bed10_0 .net "exp_rnd", 7 0, L_000001c9ba452cd0;  1 drivers
v000001c9ba2bedb0_0 .net "frac_rnd", 22 0, L_000001c9ba452870;  1 drivers
v000001c9ba2bee50_0 .net "guard", 0 0, L_000001c9ba451fb0;  1 drivers
v000001c9ba2c1470_0 .net "h_overflow", 0 0, L_000001c9ba452f50;  1 drivers
v000001c9ba2bfc10_0 .net "inexact", 0 0, L_000001c9ba4a5fe0;  alias, 1 drivers
v000001c9ba2c0070_0 .net "ms15", 27 0, L_000001c9ba4522d0;  1 drivers
v000001c9ba2c0c50_0 .net "overflow", 0 0, L_000001c9ba4516f0;  alias, 1 drivers
v000001c9ba2c0e30_0 .net "rest3", 2 0, L_000001c9ba451d30;  1 drivers
v000001c9ba2c07f0_0 .net "rest4", 3 0, L_000001c9ba4529b0;  1 drivers
v000001c9ba2c16f0_0 .net "shifts", 12 0, L_000001c9ba450b10;  1 drivers
v000001c9ba2c1650_0 .net "sticky", 0 0, L_000001c9ba452230;  1 drivers
v000001c9ba2c0d90_0 .net "stream0", 53 0, L_000001c9ba4504d0;  1 drivers
v000001c9ba2bf3f0_0 .net "stream1", 53 0, L_000001c9ba44eef0;  1 drivers
v000001c9ba2c1290_0 .net "stream2", 53 0, L_000001c9ba452910;  1 drivers
v000001c9ba2c1790_0 .net "top10", 22 0, L_000001c9ba452c30;  1 drivers
L_000001c9ba44fb70 .concat [ 24 24 0 0], L_000001c9ba44fad0, L_000001c9ba39be08;
L_000001c9ba44fc10 .concat [ 24 24 0 0], L_000001c9ba44ea90, L_000001c9ba39be50;
L_000001c9ba4506b0 .arith/mult 48, L_000001c9ba44fb70, L_000001c9ba44fc10;
L_000001c9ba451010 .part L_000001c9ba4506b0, 47, 1;
L_000001c9ba450c50 .reduce/nor L_000001c9ba451010;
L_000001c9ba44fd50 .part L_000001c9ba4506b0, 46, 1;
L_000001c9ba44fdf0 .reduce/nor L_000001c9ba44fd50;
L_000001c9ba450070 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one, 8, L_000001c9ba450610 (v000001c9ba2bbf70_0) S_000001c9ba2c8860;
L_000001c9ba450610 .part L_000001c9ba4506b0, 0, 47;
L_000001c9ba450750 .concat [ 8 5 0 0], L_000001c9ba450070, L_000001c9ba39be98;
L_000001c9ba450b10 .functor MUXZ 13, L_000001c9ba39bee0, L_000001c9ba450750, L_000001c9ba4a69f0, C4<>;
L_000001c9ba4501b0 .concat [ 8 5 0 0], L_000001c9ba44ffd0, L_000001c9ba39bf28;
L_000001c9ba450250 .arith/sum 13, L_000001c9ba4501b0, L_000001c9ba39bf70;
L_000001c9ba450ed0 .concat [ 8 5 0 0], L_000001c9ba44ffd0, L_000001c9ba39bfb8;
L_000001c9ba4502f0 .arith/sub 13, L_000001c9ba450ed0, L_000001c9ba450b10;
L_000001c9ba450390 .functor MUXZ 13, L_000001c9ba4502f0, L_000001c9ba450250, L_000001c9ba451010, C4<>;
L_000001c9ba450430 .part L_000001c9ba450390, 0, 8;
L_000001c9ba4504d0 .concat [ 6 48 0 0], L_000001c9ba39c000, L_000001c9ba4506b0;
L_000001c9ba450890 .part L_000001c9ba4504d0, 24, 30;
L_000001c9ba4507f0 .concat [ 30 24 0 0], L_000001c9ba450890, L_000001c9ba39c048;
L_000001c9ba4510b0 .part L_000001c9ba4504d0, 23, 31;
L_000001c9ba44ee50 .concat [ 31 23 0 0], L_000001c9ba4510b0, L_000001c9ba39c090;
L_000001c9ba44eef0 .functor MUXZ 54, L_000001c9ba44ee50, L_000001c9ba4507f0, L_000001c9ba451010, C4<>;
L_000001c9ba451b50 .shift/l 54, L_000001c9ba44eef0, L_000001c9ba450b10;
L_000001c9ba452910 .functor MUXZ 54, L_000001c9ba44eef0, L_000001c9ba451b50, L_000001c9ba4a69f0, C4<>;
L_000001c9ba452c30 .part L_000001c9ba452910, 6, 23;
L_000001c9ba451fb0 .part L_000001c9ba452910, 5, 1;
L_000001c9ba451d30 .part L_000001c9ba452910, 2, 3;
L_000001c9ba451470 .part L_000001c9ba452910, 0, 2;
L_000001c9ba452230 .reduce/or L_000001c9ba451470;
L_000001c9ba4529b0 .concat [ 1 3 0 0], L_000001c9ba452230, L_000001c9ba451d30;
L_000001c9ba4522d0 .concat [ 4 1 23 0], L_000001c9ba4529b0, L_000001c9ba451fb0, L_000001c9ba452c30;
L_000001c9ba4518d0 .part L_000001c9ba4506b0, 23, 23;
L_000001c9ba4516f0 .functor MUXZ 1, L_000001c9ba39c288, L_000001c9ba452f50, L_000001c9ba451010, C4<>;
S_000001c9ba2c8860 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_000001c9ba2c9b20;
 .timescale -9 -12;
v000001c9ba2bbf70_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_000001c9ba2c8860
v000001c9ba2bbed0_0 .var "found", 0 0;
v000001c9ba2bab70_0 .var/i "idx", 31 0;
TD_tb_alu_div_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba2bbed0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v000001c9ba2bab70_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001c9ba2bab70_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c9ba2bbed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001c9ba2bbf70_0;
    %load/vec4 v000001c9ba2bab70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v000001c9ba2bab70_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba2bbed0_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001c9ba2bab70_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c9ba2bab70_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001c9ba2ca2f0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001c9ba2c9b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001c9ba1feca0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_000001c9ba1fecd8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_000001c9ba1fed10 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5fe0 .functor AND 1, L_000001c9ba452d70, L_000001c9ba451010, C4<1>, C4<1>;
v000001c9ba2ba2b0_0 .net "CarryOut", 0 0, L_000001c9ba451010;  alias, 1 drivers
v000001c9ba2bb1b0_0 .net "Man", 22 0, L_000001c9ba4518d0;  1 drivers
v000001c9ba2bc0b0_0 .net *"_ivl_1", 0 0, L_000001c9ba452d70;  1 drivers
v000001c9ba2bc150_0 .net "inexact", 0 0, L_000001c9ba4a5fe0;  alias, 1 drivers
L_000001c9ba452d70 .part L_000001c9ba4518d0, 0, 1;
S_000001c9ba2c86d0 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001c9ba2c9b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001c9ba2cc570 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc5a8 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc5e0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_000001c9ba39d098 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bc790_0 .net "AddExp", 7 0, L_000001c9ba39d098;  1 drivers
v000001c9ba2bb250_0 .net "Exp", 7 0, L_000001c9ba44ffd0;  alias, 1 drivers
v000001c9ba2bb2f0_0 .net "NewExp", 8 0, L_000001c9ba451830;  1 drivers
v000001c9ba2bb750_0 .net "OverFlow", 0 0, L_000001c9ba452f50;  alias, 1 drivers
v000001c9ba2bb7f0_0 .net *"_ivl_0", 8 0, L_000001c9ba452eb0;  1 drivers
L_000001c9ba39c240 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bb890_0 .net/2u *"_ivl_10", 8 0, L_000001c9ba39c240;  1 drivers
L_000001c9ba39c1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bc1f0_0 .net *"_ivl_3", 0 0, L_000001c9ba39c1f8;  1 drivers
L_000001c9ba39d200 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bc3d0_0 .net *"_ivl_4", 8 0, L_000001c9ba39d200;  1 drivers
L_000001c9ba452eb0 .concat [ 8 1 0 0], L_000001c9ba44ffd0, L_000001c9ba39c1f8;
L_000001c9ba451830 .arith/sum 9, L_000001c9ba452eb0, L_000001c9ba39d200;
L_000001c9ba452f50 .cmp/ge 9, L_000001c9ba451830, L_000001c9ba39c240;
S_000001c9ba2cb5b0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001c9ba2c9b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9b9c7e2c0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9b9c7e2f8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9b9c7e330 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9b9c7e368 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5b80 .functor NOT 1, L_000001c9ba451bf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a6980 .functor OR 1, L_000001c9ba452410, L_000001c9ba451970, C4<0>, C4<0>;
L_000001c9ba4a6a60 .functor AND 1, L_000001c9ba452e10, L_000001c9ba4a6980, C4<1>, C4<1>;
v000001c9ba2bd5f0_0 .net *"_ivl_11", 22 0, L_000001c9ba451e70;  1 drivers
v000001c9ba2bf030_0 .net *"_ivl_12", 23 0, L_000001c9ba451c90;  1 drivers
L_000001c9ba39c0d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bcb50_0 .net *"_ivl_15", 0 0, L_000001c9ba39c0d8;  1 drivers
v000001c9ba2bdff0_0 .net *"_ivl_17", 0 0, L_000001c9ba451970;  1 drivers
v000001c9ba2be3b0_0 .net *"_ivl_19", 0 0, L_000001c9ba4a6980;  1 drivers
v000001c9ba2bd0f0_0 .net *"_ivl_21", 0 0, L_000001c9ba4a6a60;  1 drivers
L_000001c9ba39c120 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bcd30_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39c120;  1 drivers
L_000001c9ba39c168 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bcdd0_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39c168;  1 drivers
v000001c9ba2bd550_0 .net *"_ivl_26", 23 0, L_000001c9ba451650;  1 drivers
v000001c9ba2bdb90_0 .net *"_ivl_3", 3 0, L_000001c9ba451dd0;  1 drivers
v000001c9ba2be270_0 .net *"_ivl_33", 0 0, L_000001c9ba451ab0;  1 drivers
v000001c9ba2bd190_0 .net *"_ivl_34", 7 0, L_000001c9ba451a10;  1 drivers
L_000001c9ba39c1b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2bcfb0_0 .net *"_ivl_37", 6 0, L_000001c9ba39c1b0;  1 drivers
v000001c9ba2bcab0_0 .net *"_ivl_7", 0 0, L_000001c9ba451bf0;  1 drivers
v000001c9ba2bd4b0_0 .net "boolean", 0 0, L_000001c9ba452410;  1 drivers
v000001c9ba2bce70_0 .net "exp", 7 0, L_000001c9ba450430;  alias, 1 drivers
v000001c9ba2be770_0 .net "exp_round", 7 0, L_000001c9ba452cd0;  alias, 1 drivers
v000001c9ba2bd690_0 .net "guard", 0 0, L_000001c9ba452e10;  1 drivers
v000001c9ba2bd730_0 .net "is_even", 0 0, L_000001c9ba4a5b80;  1 drivers
v000001c9ba2be450_0 .net "ms", 27 0, L_000001c9ba4522d0;  alias, 1 drivers
v000001c9ba2bcf10_0 .net "ms_round", 22 0, L_000001c9ba452870;  alias, 1 drivers
v000001c9ba2bdf50_0 .net "temp", 23 0, L_000001c9ba451790;  1 drivers
L_000001c9ba452e10 .part L_000001c9ba4522d0, 4, 1;
L_000001c9ba451dd0 .part L_000001c9ba4522d0, 0, 4;
L_000001c9ba452410 .reduce/or L_000001c9ba451dd0;
L_000001c9ba451bf0 .part L_000001c9ba4522d0, 5, 1;
L_000001c9ba451e70 .part L_000001c9ba4522d0, 5, 23;
L_000001c9ba451c90 .concat [ 23 1 0 0], L_000001c9ba451e70, L_000001c9ba39c0d8;
L_000001c9ba451970 .reduce/nor L_000001c9ba4a5b80;
L_000001c9ba451650 .functor MUXZ 24, L_000001c9ba39c168, L_000001c9ba39c120, L_000001c9ba4a6a60, C4<>;
L_000001c9ba451790 .arith/sum 24, L_000001c9ba451c90, L_000001c9ba451650;
L_000001c9ba452870 .part L_000001c9ba451790, 0, 23;
L_000001c9ba451ab0 .part L_000001c9ba451790, 23, 1;
L_000001c9ba451a10 .concat [ 1 7 0 0], L_000001c9ba451ab0, L_000001c9ba39c1b0;
L_000001c9ba452cd0 .arith/sum 8, L_000001c9ba450430, L_000001c9ba451a10;
S_000001c9ba2c8220 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 225 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001c9ba2cc8e0 .param/l "BS" 0 5 225, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc918 .param/l "EBS" 0 5 225, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc950 .param/l "MBS" 0 5 225, +C4<00000000000000000000000000010110>;
L_000001c9ba45d300 .functor OR 1, L_000001c9ba4403f0, L_000001c9ba440350, C4<0>, C4<0>;
L_000001c9ba45dd10 .functor OR 1, L_000001c9ba441f70, L_000001c9ba440530, C4<0>, C4<0>;
L_000001c9ba45d060 .functor XOR 1, L_000001c9ba4407b0, L_000001c9ba43fbd0, C4<0>, C4<0>;
L_000001c9ba45cea0 .functor AND 1, L_000001c9ba45d060, L_000001c9ba444770, C4<1>, C4<1>;
L_000001c9ba45dca0 .functor AND 1, L_000001c9ba45cea0, L_000001c9ba443eb0, C4<1>, C4<1>;
L_000001c9ba45d3e0 .functor NOT 23, L_000001c9ba43d510, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba45d1b0 .functor AND 1, L_000001c9ba442470, L_000001c9ba443410, C4<1>, C4<1>;
L_000001c9ba45e090 .functor NOT 23, L_000001c9ba43e190, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba45cf10 .functor AND 1, L_000001c9ba45d1b0, L_000001c9ba443690, C4<1>, C4<1>;
L_000001c9ba45d760 .functor NOT 8, L_000001c9ba43e730, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba45cf80 .functor AND 1, L_000001c9ba45cf10, L_000001c9ba444590, C4<1>, C4<1>;
L_000001c9ba45d370 .functor NOT 8, L_000001c9ba43d1f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba45de60 .functor AND 1, L_000001c9ba45cf80, L_000001c9ba444450, C4<1>, C4<1>;
L_000001c9ba45e2c0 .functor OR 1, L_000001c9ba45dca0, L_000001c9ba45de60, C4<0>, C4<0>;
L_000001c9ba4a58e0 .functor AND 1, L_000001c9ba45d060, L_000001c9ba45e2c0, C4<1>, C4<1>;
L_000001c9ba4a5950 .functor BUFZ 1, L_000001c9ba45dd10, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a5e90 .functor AND 1, L_000001c9ba44ebd0, L_000001c9ba4a5950, C4<1>, C4<1>;
v000001c9ba3220e0_0 .net "F", 31 0, L_000001c9ba44f210;  alias, 1 drivers
v000001c9ba322ae0_0 .net "R", 31 0, L_000001c9ba44f2b0;  1 drivers
v000001c9ba323260_0 .net "S", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
v000001c9ba321be0_0 .net *"_ivl_109", 0 0, L_000001c9ba4a58e0;  1 drivers
L_000001c9ba39b988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba322720_0 .net/2u *"_ivl_110", 0 0, L_000001c9ba39b988;  1 drivers
v000001c9ba3229a0_0 .net *"_ivl_112", 0 0, L_000001c9ba450570;  1 drivers
L_000001c9ba39b9d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba321d20_0 .net/2u *"_ivl_116", 7 0, L_000001c9ba39b9d0;  1 drivers
v000001c9ba322b80_0 .net *"_ivl_118", 7 0, L_000001c9ba44f170;  1 drivers
L_000001c9ba39ba18 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba323300_0 .net/2u *"_ivl_123", 22 0, L_000001c9ba39ba18;  1 drivers
v000001c9ba322400_0 .net *"_ivl_125", 22 0, L_000001c9ba44f530;  1 drivers
L_000001c9ba39ba60 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba3227c0_0 .net/2u *"_ivl_129", 7 0, L_000001c9ba39ba60;  1 drivers
L_000001c9ba39baa8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba322c20_0 .net/2u *"_ivl_133", 7 0, L_000001c9ba39baa8;  1 drivers
v000001c9ba3238a0_0 .net *"_ivl_135", 0 0, L_000001c9ba44ebd0;  1 drivers
L_000001c9ba39b310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba322e00_0 .net/2u *"_ivl_16", 0 0, L_000001c9ba39b310;  1 drivers
v000001c9ba322f40_0 .net *"_ivl_18", 23 0, L_000001c9ba4411b0;  1 drivers
L_000001c9ba39b358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba3224a0_0 .net/2u *"_ivl_22", 0 0, L_000001c9ba39b358;  1 drivers
v000001c9ba321dc0_0 .net *"_ivl_24", 23 0, L_000001c9ba4444f0;  1 drivers
L_000001c9ba39b3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba321f00_0 .net/2u *"_ivl_28", 0 0, L_000001c9ba39b3a0;  1 drivers
L_000001c9ba39b3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba322fe0_0 .net/2u *"_ivl_32", 0 0, L_000001c9ba39b3e8;  1 drivers
v000001c9ba321960_0 .net *"_ivl_41", 22 0, L_000001c9ba444270;  1 drivers
v000001c9ba322180_0 .net *"_ivl_45", 22 0, L_000001c9ba4443b0;  1 drivers
v000001c9ba322860_0 .net *"_ivl_52", 0 0, L_000001c9ba443230;  1 drivers
v000001c9ba321e60_0 .net *"_ivl_54", 0 0, L_000001c9ba4432d0;  1 drivers
v000001c9ba321aa0_0 .net *"_ivl_56", 0 0, L_000001c9ba442a10;  1 drivers
v000001c9ba3233a0_0 .net *"_ivl_58", 0 0, L_000001c9ba442ab0;  1 drivers
v000001c9ba3236c0_0 .net *"_ivl_60", 0 0, L_000001c9ba4446d0;  1 drivers
v000001c9ba322540_0 .net *"_ivl_62", 0 0, L_000001c9ba443370;  1 drivers
v000001c9ba322220_0 .net *"_ivl_66", 0 0, L_000001c9ba444770;  1 drivers
v000001c9ba3222c0_0 .net *"_ivl_69", 0 0, L_000001c9ba45cea0;  1 drivers
v000001c9ba322360_0 .net *"_ivl_70", 0 0, L_000001c9ba443eb0;  1 drivers
v000001c9ba323a80_0 .net *"_ivl_73", 0 0, L_000001c9ba45dca0;  1 drivers
v000001c9ba323d00_0 .net *"_ivl_75", 0 0, L_000001c9ba442470;  1 drivers
v000001c9ba322cc0_0 .net *"_ivl_76", 22 0, L_000001c9ba45d3e0;  1 drivers
v000001c9ba323760_0 .net *"_ivl_79", 0 0, L_000001c9ba443410;  1 drivers
v000001c9ba323440_0 .net *"_ivl_81", 0 0, L_000001c9ba45d1b0;  1 drivers
v000001c9ba322900_0 .net *"_ivl_82", 22 0, L_000001c9ba45e090;  1 drivers
v000001c9ba323800_0 .net *"_ivl_85", 0 0, L_000001c9ba443690;  1 drivers
v000001c9ba322d60_0 .net *"_ivl_87", 0 0, L_000001c9ba45cf10;  1 drivers
v000001c9ba323ee0_0 .net *"_ivl_88", 7 0, L_000001c9ba45d760;  1 drivers
v000001c9ba323da0_0 .net *"_ivl_91", 0 0, L_000001c9ba444590;  1 drivers
v000001c9ba323940_0 .net *"_ivl_93", 0 0, L_000001c9ba45cf80;  1 drivers
v000001c9ba323e40_0 .net *"_ivl_94", 7 0, L_000001c9ba45d370;  1 drivers
v000001c9ba323f80_0 .net *"_ivl_97", 0 0, L_000001c9ba444450;  1 drivers
v000001c9ba3239e0_0 .net *"_ivl_99", 0 0, L_000001c9ba45de60;  1 drivers
v000001c9ba324020_0 .net "boolean1", 0 0, L_000001c9ba4419d0;  1 drivers
v000001c9ba3218c0_0 .net "boolean2", 0 0, L_000001c9ba45d060;  1 drivers
v000001c9ba321b40_0 .net "diff_exp1", 7 0, L_000001c9ba43f9f0;  1 drivers
v000001c9ba3251a0_0 .net "diff_exp2", 7 0, L_000001c9ba440710;  1 drivers
v000001c9ba324520_0 .net "e1", 7 0, L_000001c9ba43e730;  1 drivers
v000001c9ba325380_0 .net "e2", 7 0, L_000001c9ba43d1f0;  1 drivers
v000001c9ba325a60_0 .net "exp_aux", 7 0, L_000001c9ba4430f0;  1 drivers
v000001c9ba325ba0_0 .net "exp_sum_add", 7 0, L_000001c9ba4632d0;  1 drivers
v000001c9ba324c00_0 .net "exp_sum_sub", 7 0, L_000001c9ba4a6830;  1 drivers
v000001c9ba325f60_0 .net "final_exp", 7 0, L_000001c9ba44f490;  1 drivers
v000001c9ba3245c0_0 .net "g1", 0 0, L_000001c9ba443190;  1 drivers
v000001c9ba3260a0_0 .net "g1_shift", 0 0, L_000001c9ba43f950;  1 drivers
v000001c9ba325600_0 .net "g2", 0 0, L_000001c9ba442970;  1 drivers
v000001c9ba324660_0 .net "g2_shift", 0 0, L_000001c9ba440030;  1 drivers
v000001c9ba325740_0 .net "inexact", 0 0, L_000001c9ba4a5950;  alias, 1 drivers
v000001c9ba324ca0_0 .net "inexact_m1", 0 0, L_000001c9ba441f70;  1 drivers
v000001c9ba324e80_0 .net "inexact_m2", 0 0, L_000001c9ba440530;  1 drivers
v000001c9ba325c40_0 .net "is_same_exp", 0 0, L_000001c9ba441110;  1 drivers
v000001c9ba325ec0_0 .net "is_zero_result", 0 0, L_000001c9ba45e2c0;  1 drivers
v000001c9ba324840_0 .net "lost_align", 0 0, L_000001c9ba45dd10;  1 drivers
v000001c9ba3257e0_0 .net "m1_10", 22 0, L_000001c9ba442290;  1 drivers
v000001c9ba324160_0 .net "m1_11", 23 0, L_000001c9ba4405d0;  1 drivers
v000001c9ba324700_0 .net "m1_init", 22 0, L_000001c9ba43d510;  1 drivers
v000001c9ba325060_0 .net "m1_shift", 23 0, L_000001c9ba440850;  1 drivers
v000001c9ba3242a0_0 .net "m2_10", 22 0, L_000001c9ba442330;  1 drivers
v000001c9ba324200_0 .net "m2_11", 23 0, L_000001c9ba4428d0;  1 drivers
v000001c9ba325100_0 .net "m2_init", 22 0, L_000001c9ba43e190;  1 drivers
v000001c9ba326820_0 .net "m2_shift", 23 0, L_000001c9ba43ff90;  1 drivers
v000001c9ba326460_0 .net "op_sum", 22 0, L_000001c9ba450cf0;  1 drivers
v000001c9ba325e20_0 .net "op_sum_add", 22 0, L_000001c9ba463030;  1 drivers
v000001c9ba326000_0 .net "op_sum_sub", 22 0, L_000001c9ba4a6d00;  1 drivers
v000001c9ba3247a0_0 .net "overflow", 0 0, L_000001c9ba44eb30;  alias, 1 drivers
v000001c9ba324de0_0 .net "s1", 0 0, L_000001c9ba4407b0;  1 drivers
v000001c9ba3240c0_0 .net "s2", 0 0, L_000001c9ba43fbd0;  1 drivers
v000001c9ba325ce0_0 .net "sign", 0 0, L_000001c9ba4423d0;  1 drivers
v000001c9ba326640_0 .net "sticky_for_round", 0 0, L_000001c9ba45d300;  1 drivers
v000001c9ba325d80_0 .net "sticky_m1", 0 0, L_000001c9ba4403f0;  1 drivers
v000001c9ba325420_0 .net "sticky_m2", 0 0, L_000001c9ba440350;  1 drivers
v000001c9ba325b00_0 .net "underflow", 0 0, L_000001c9ba4a5e90;  alias, 1 drivers
L_000001c9ba43d510 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba43e190 .part L_000001c9ba44f2b0, 0, 23;
L_000001c9ba43e730 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba43d1f0 .part L_000001c9ba44f2b0, 23, 8;
L_000001c9ba4407b0 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba43fbd0 .part L_000001c9ba44f2b0, 31, 1;
L_000001c9ba4419d0 .cmp/gt 8, L_000001c9ba43e730, L_000001c9ba43d1f0;
L_000001c9ba441110 .cmp/eq 8, L_000001c9ba43e730, L_000001c9ba43d1f0;
L_000001c9ba4411b0 .concat [ 23 1 0 0], L_000001c9ba43d510, L_000001c9ba39b310;
L_000001c9ba4405d0 .functor MUXZ 24, L_000001c9ba440850, L_000001c9ba4411b0, L_000001c9ba4419d0, C4<>;
L_000001c9ba4444f0 .concat [ 23 1 0 0], L_000001c9ba43e190, L_000001c9ba39b358;
L_000001c9ba4428d0 .functor MUXZ 24, L_000001c9ba4444f0, L_000001c9ba43ff90, L_000001c9ba4419d0, C4<>;
L_000001c9ba443190 .functor MUXZ 1, L_000001c9ba43f950, L_000001c9ba39b3a0, L_000001c9ba4419d0, C4<>;
L_000001c9ba442970 .functor MUXZ 1, L_000001c9ba39b3e8, L_000001c9ba440030, L_000001c9ba4419d0, C4<>;
L_000001c9ba444270 .part L_000001c9ba440850, 0, 23;
L_000001c9ba442290 .functor MUXZ 23, L_000001c9ba444270, L_000001c9ba43d510, L_000001c9ba4419d0, C4<>;
L_000001c9ba4443b0 .part L_000001c9ba43ff90, 0, 23;
L_000001c9ba442330 .functor MUXZ 23, L_000001c9ba43e190, L_000001c9ba4443b0, L_000001c9ba4419d0, C4<>;
L_000001c9ba4430f0 .functor MUXZ 8, L_000001c9ba43d1f0, L_000001c9ba43e730, L_000001c9ba4419d0, C4<>;
L_000001c9ba443230 .cmp/gt 8, L_000001c9ba43e730, L_000001c9ba43d1f0;
L_000001c9ba4432d0 .cmp/gt 8, L_000001c9ba43d1f0, L_000001c9ba43e730;
L_000001c9ba442a10 .cmp/ge 23, L_000001c9ba43d510, L_000001c9ba43e190;
L_000001c9ba442ab0 .functor MUXZ 1, L_000001c9ba43fbd0, L_000001c9ba4407b0, L_000001c9ba442a10, C4<>;
L_000001c9ba4446d0 .functor MUXZ 1, L_000001c9ba442ab0, L_000001c9ba43fbd0, L_000001c9ba4432d0, C4<>;
L_000001c9ba443370 .functor MUXZ 1, L_000001c9ba4446d0, L_000001c9ba4407b0, L_000001c9ba443230, C4<>;
L_000001c9ba4423d0 .functor MUXZ 1, L_000001c9ba4407b0, L_000001c9ba443370, L_000001c9ba45d060, C4<>;
L_000001c9ba444770 .cmp/eq 23, L_000001c9ba43d510, L_000001c9ba43e190;
L_000001c9ba443eb0 .cmp/eq 8, L_000001c9ba43e730, L_000001c9ba43d1f0;
L_000001c9ba442470 .reduce/nor L_000001c9ba45d060;
L_000001c9ba443410 .reduce/and L_000001c9ba45d3e0;
L_000001c9ba443690 .reduce/and L_000001c9ba45e090;
L_000001c9ba444590 .reduce/and L_000001c9ba45d760;
L_000001c9ba444450 .reduce/and L_000001c9ba45d370;
L_000001c9ba450cf0 .functor MUXZ 23, L_000001c9ba463030, L_000001c9ba4a6d00, L_000001c9ba45d060, C4<>;
L_000001c9ba44f490 .functor MUXZ 8, L_000001c9ba4632d0, L_000001c9ba4a6830, L_000001c9ba45d060, C4<>;
L_000001c9ba450570 .functor MUXZ 1, L_000001c9ba4423d0, L_000001c9ba39b988, L_000001c9ba4a58e0, C4<>;
L_000001c9ba44f170 .functor MUXZ 8, L_000001c9ba44f490, L_000001c9ba39b9d0, L_000001c9ba45e2c0, C4<>;
L_000001c9ba44f210 .concat8 [ 23 8 1 0], L_000001c9ba44f530, L_000001c9ba44f170, L_000001c9ba450570;
L_000001c9ba44f530 .functor MUXZ 23, L_000001c9ba450cf0, L_000001c9ba39ba18, L_000001c9ba45e2c0, C4<>;
L_000001c9ba44eb30 .cmp/eq 8, L_000001c9ba44f490, L_000001c9ba39ba60;
L_000001c9ba44ebd0 .cmp/eq 8, L_000001c9ba44f490, L_000001c9ba39baa8;
S_000001c9ba2c91c0 .scope module, "mshift1" "right_shift_pf_sum" 5 255, 5 61 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c9ba2cc6d0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc708 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc740 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c9ba2c3950_0 .net "F", 23 0, L_000001c9ba440850;  alias, 1 drivers
L_000001c9ba39b1f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c2870_0 .net/2u *"_ivl_0", 0 0, L_000001c9ba39b1f0;  1 drivers
v000001c9ba2c2cd0_0 .net *"_ivl_13", 8 0, L_000001c9ba441ed0;  1 drivers
v000001c9ba2c2eb0_0 .net *"_ivl_17", 9 0, L_000001c9ba43fe50;  1 drivers
L_000001c9ba39b238 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c33b0_0 .net/2u *"_ivl_2", 9 0, L_000001c9ba39b238;  1 drivers
v000001c9ba2c31d0_0 .net "full_value", 33 0, L_000001c9ba441d90;  1 drivers
v000001c9ba2c3ef0_0 .net "guard_bit", 0 0, L_000001c9ba43f950;  alias, 1 drivers
v000001c9ba2c1d30_0 .net "inexact_flag", 0 0, L_000001c9ba441f70;  alias, 1 drivers
v000001c9ba2c3a90_0 .net "mantisa", 22 0, L_000001c9ba43d510;  alias, 1 drivers
v000001c9ba2c2af0_0 .net "shifted", 33 0, L_000001c9ba43fef0;  1 drivers
v000001c9ba2c3130_0 .net "shifts", 7 0, L_000001c9ba440710;  alias, 1 drivers
v000001c9ba2c2410_0 .net "sticky_bits", 0 0, L_000001c9ba4403f0;  alias, 1 drivers
L_000001c9ba441d90 .concat [ 10 23 1 0], L_000001c9ba39b238, L_000001c9ba43d510, L_000001c9ba39b1f0;
L_000001c9ba43fef0 .shift/r 34, L_000001c9ba441d90, L_000001c9ba440710;
L_000001c9ba440850 .part L_000001c9ba43fef0, 10, 24;
L_000001c9ba43f950 .part L_000001c9ba43fef0, 9, 1;
L_000001c9ba441ed0 .part L_000001c9ba43fef0, 0, 9;
L_000001c9ba4403f0 .reduce/or L_000001c9ba441ed0;
L_000001c9ba43fe50 .part L_000001c9ba43fef0, 0, 10;
L_000001c9ba441f70 .reduce/or L_000001c9ba43fe50;
S_000001c9ba2c9670 .scope module, "mshift2" "right_shift_pf_sum" 5 258, 5 61 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c9ba2cc830 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc868 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc8a0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c9ba2c1dd0_0 .net "F", 23 0, L_000001c9ba43ff90;  alias, 1 drivers
L_000001c9ba39b280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c3bd0_0 .net/2u *"_ivl_0", 0 0, L_000001c9ba39b280;  1 drivers
v000001c9ba2c3450_0 .net *"_ivl_13", 8 0, L_000001c9ba440170;  1 drivers
v000001c9ba2c3590_0 .net *"_ivl_17", 9 0, L_000001c9ba440490;  1 drivers
L_000001c9ba39b2c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2c22d0_0 .net/2u *"_ivl_2", 9 0, L_000001c9ba39b2c8;  1 drivers
v000001c9ba2c2190_0 .net "full_value", 33 0, L_000001c9ba442010;  1 drivers
v000001c9ba2c1e70_0 .net "guard_bit", 0 0, L_000001c9ba440030;  alias, 1 drivers
v000001c9ba2c2050_0 .net "inexact_flag", 0 0, L_000001c9ba440530;  alias, 1 drivers
v000001c9ba2c2b90_0 .net "mantisa", 22 0, L_000001c9ba43e190;  alias, 1 drivers
v000001c9ba2c34f0_0 .net "shifted", 33 0, L_000001c9ba4420b0;  1 drivers
v000001c9ba2c20f0_0 .net "shifts", 7 0, L_000001c9ba43f9f0;  alias, 1 drivers
v000001c9ba2c3d10_0 .net "sticky_bits", 0 0, L_000001c9ba440350;  alias, 1 drivers
L_000001c9ba442010 .concat [ 10 23 1 0], L_000001c9ba39b2c8, L_000001c9ba43e190, L_000001c9ba39b280;
L_000001c9ba4420b0 .shift/r 34, L_000001c9ba442010, L_000001c9ba43f9f0;
L_000001c9ba43ff90 .part L_000001c9ba4420b0, 10, 24;
L_000001c9ba440030 .part L_000001c9ba4420b0, 9, 1;
L_000001c9ba440170 .part L_000001c9ba4420b0, 0, 9;
L_000001c9ba440350 .reduce/or L_000001c9ba440170;
L_000001c9ba440490 .part L_000001c9ba4420b0, 0, 10;
L_000001c9ba440530 .reduce/or L_000001c9ba440490;
S_000001c9ba2cbd80 .scope module, "rm" "RestaMantisa" 5 300, 5 130 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001c9ba2cc150 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc188 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc1c0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001c9ba4a3810 .functor AND 1, L_000001c9ba44c6f0, L_000001c9ba44e450, C4<1>, C4<1>;
L_000001c9ba4a4df0 .functor AND 1, L_000001c9ba441110, L_000001c9ba44da50, C4<1>, C4<1>;
L_000001c9ba4a43e0 .functor OR 1, L_000001c9ba4a3810, L_000001c9ba4a4df0, C4<0>, C4<0>;
L_000001c9ba4a4b50 .functor AND 1, L_000001c9ba44d870, L_000001c9ba44d910, C4<1>, C4<1>;
L_000001c9ba4a3f80 .functor OR 1, L_000001c9ba4a4b50, L_000001c9ba441110, C4<0>, C4<0>;
L_000001c9ba4a5090 .functor AND 1, L_000001c9ba4419d0, L_000001c9ba44e310, C4<1>, C4<1>;
L_000001c9ba4a4c30 .functor OR 1, L_000001c9ba4a3f80, L_000001c9ba4a5090, C4<0>, C4<0>;
L_000001c9ba4a4a00 .functor OR 1, L_000001c9ba4419d0, L_000001c9ba44d370, C4<0>, C4<0>;
L_000001c9ba4a6830 .functor BUFZ 8, L_000001c9ba450e30, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c9ba4a6d00 .functor BUFZ 23, L_000001c9ba44f0d0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001c9ba2fb1b0_0 .net "Debe", 23 0, L_000001c9ba44e770;  1 drivers
v000001c9ba2fa2b0_0 .net "Debe_e", 23 0, L_000001c9ba44cdd0;  1 drivers
v000001c9ba2fa530_0 .net "ExpAux", 7 0, L_000001c9ba44dff0;  1 drivers
v000001c9ba2fa850_0 .net "ExpFinal", 7 0, L_000001c9ba450e30;  1 drivers
v000001c9ba2fa350_0 .net "ExpIn", 7 0, L_000001c9ba4430f0;  alias, 1 drivers
v000001c9ba2fa990_0 .net "ExpOut", 7 0, L_000001c9ba4a6830;  alias, 1 drivers
v000001c9ba2f94f0_0 .net "ExpOutTemp", 7 0, L_000001c9ba44c470;  1 drivers
v000001c9ba2fb390_0 .net "F", 22 0, L_000001c9ba4a6d00;  alias, 1 drivers
v000001c9ba2fa3f0_0 .net "FFinal", 22 0, L_000001c9ba44f0d0;  1 drivers
v000001c9ba2fafd0_0 .net "FTemp", 22 0, L_000001c9ba44cd30;  1 drivers
v000001c9ba2fb250_0 .net "FToRound", 27 0, L_000001c9ba44cfb0;  1 drivers
v000001c9ba2fadf0_0 .net "F_aux", 22 0, L_000001c9ba44c330;  1 drivers
v000001c9ba2f9e50_0 .net "F_aux_e", 22 0, L_000001c9ba44d2d0;  1 drivers
v000001c9ba2fa490_0 .net "F_to_use", 22 0, L_000001c9ba44d410;  1 drivers
v000001c9ba2fa5d0_0 .net "R", 22 0, L_000001c9ba442330;  alias, 1 drivers
v000001c9ba2fb2f0_0 .net "S", 22 0, L_000001c9ba442290;  alias, 1 drivers
L_000001c9ba39b700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2fa670_0 .net/2u *"_ivl_327", 0 0, L_000001c9ba39b700;  1 drivers
L_000001c9ba39b748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2fa8f0_0 .net/2u *"_ivl_332", 0 0, L_000001c9ba39b748;  1 drivers
v000001c9ba2faa30_0 .net *"_ivl_339", 0 0, L_000001c9ba44c6f0;  1 drivers
v000001c9ba2fae90_0 .net *"_ivl_341", 0 0, L_000001c9ba44e450;  1 drivers
v000001c9ba2faf30_0 .net *"_ivl_343", 0 0, L_000001c9ba4a3810;  1 drivers
v000001c9ba2f98b0_0 .net *"_ivl_345", 0 0, L_000001c9ba44da50;  1 drivers
v000001c9ba2f9270_0 .net *"_ivl_347", 0 0, L_000001c9ba4a4df0;  1 drivers
v000001c9ba2f91d0_0 .net *"_ivl_351", 0 0, L_000001c9ba44d870;  1 drivers
v000001c9ba2fb430_0 .net *"_ivl_353", 0 0, L_000001c9ba44d910;  1 drivers
v000001c9ba2fb610_0 .net *"_ivl_355", 0 0, L_000001c9ba4a4b50;  1 drivers
v000001c9ba2fb6b0_0 .net *"_ivl_357", 0 0, L_000001c9ba4a3f80;  1 drivers
v000001c9ba2f9590_0 .net *"_ivl_359", 0 0, L_000001c9ba44e310;  1 drivers
v000001c9ba2f9630_0 .net *"_ivl_361", 0 0, L_000001c9ba4a5090;  1 drivers
v000001c9ba2fb750_0 .net *"_ivl_366", 0 0, L_000001c9ba44d370;  1 drivers
v000001c9ba2fb7f0_0 .net *"_ivl_369", 0 0, L_000001c9ba4a4a00;  1 drivers
v000001c9ba2f9130_0 .net *"_ivl_374", 22 0, L_000001c9ba44c510;  1 drivers
L_000001c9ba39b7d8 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f96d0_0 .net/2u *"_ivl_378", 31 0, L_000001c9ba39b7d8;  1 drivers
v000001c9ba2f9950_0 .net *"_ivl_380", 31 0, L_000001c9ba44c650;  1 drivers
L_000001c9ba39b820 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f99f0_0 .net *"_ivl_383", 23 0, L_000001c9ba39b820;  1 drivers
v000001c9ba2f9a90_0 .net *"_ivl_384", 31 0, L_000001c9ba44e090;  1 drivers
v000001c9ba2f9b30_0 .net *"_ivl_389", 4 0, L_000001c9ba44e130;  1 drivers
v000001c9ba2fd410_0 .net "cond_F_shift", 0 0, L_000001c9ba4a4c30;  1 drivers
v000001c9ba2fdeb0_0 .net "cond_idx", 0 0, L_000001c9ba4a43e0;  1 drivers
v000001c9ba2fd4b0_0 .net "idx", 7 0, L_000001c9ba44d050;  1 drivers
v000001c9ba2fde10_0 .net "idx_e", 7 0, L_000001c9ba44d9b0;  1 drivers
v000001c9ba2fba70_0 .net "idx_to_use", 7 0, L_000001c9ba44e810;  1 drivers
v000001c9ba2fcd30_0 .net "is_mayus_exp", 0 0, L_000001c9ba4419d0;  alias, 1 drivers
v000001c9ba2fdf50_0 .net "is_same_exp", 0 0, L_000001c9ba441110;  alias, 1 drivers
v000001c9ba2fbcf0_0 .net "lost_bits", 22 0, L_000001c9ba44c790;  1 drivers
L_000001c9ba448910 .part L_000001c9ba442290, 0, 1;
L_000001c9ba4494f0 .part L_000001c9ba442330, 0, 1;
L_000001c9ba448e10 .part L_000001c9ba44e770, 0, 1;
L_000001c9ba448550 .part L_000001c9ba442330, 0, 1;
L_000001c9ba448d70 .part L_000001c9ba442290, 0, 1;
L_000001c9ba4478d0 .part L_000001c9ba44cdd0, 0, 1;
L_000001c9ba447b50 .part L_000001c9ba442290, 1, 1;
L_000001c9ba4496d0 .part L_000001c9ba442330, 1, 1;
L_000001c9ba448190 .part L_000001c9ba44e770, 1, 1;
L_000001c9ba449810 .part L_000001c9ba442330, 1, 1;
L_000001c9ba449590 .part L_000001c9ba442290, 1, 1;
L_000001c9ba447fb0 .part L_000001c9ba44cdd0, 1, 1;
L_000001c9ba447dd0 .part L_000001c9ba442290, 2, 1;
L_000001c9ba4484b0 .part L_000001c9ba442330, 2, 1;
L_000001c9ba4493b0 .part L_000001c9ba44e770, 2, 1;
L_000001c9ba4485f0 .part L_000001c9ba442330, 2, 1;
L_000001c9ba448f50 .part L_000001c9ba442290, 2, 1;
L_000001c9ba447bf0 .part L_000001c9ba44cdd0, 2, 1;
L_000001c9ba447290 .part L_000001c9ba442290, 3, 1;
L_000001c9ba4471f0 .part L_000001c9ba442330, 3, 1;
L_000001c9ba4498b0 .part L_000001c9ba44e770, 3, 1;
L_000001c9ba4475b0 .part L_000001c9ba442330, 3, 1;
L_000001c9ba448730 .part L_000001c9ba442290, 3, 1;
L_000001c9ba449090 .part L_000001c9ba44cdd0, 3, 1;
L_000001c9ba447330 .part L_000001c9ba442290, 4, 1;
L_000001c9ba449770 .part L_000001c9ba442330, 4, 1;
L_000001c9ba448230 .part L_000001c9ba44e770, 4, 1;
L_000001c9ba448eb0 .part L_000001c9ba442330, 4, 1;
L_000001c9ba4489b0 .part L_000001c9ba442290, 4, 1;
L_000001c9ba448a50 .part L_000001c9ba44cdd0, 4, 1;
L_000001c9ba447970 .part L_000001c9ba442290, 5, 1;
L_000001c9ba447150 .part L_000001c9ba442330, 5, 1;
L_000001c9ba449450 .part L_000001c9ba44e770, 5, 1;
L_000001c9ba4487d0 .part L_000001c9ba442330, 5, 1;
L_000001c9ba448ff0 .part L_000001c9ba442290, 5, 1;
L_000001c9ba449270 .part L_000001c9ba44cdd0, 5, 1;
L_000001c9ba447470 .part L_000001c9ba442290, 6, 1;
L_000001c9ba448690 .part L_000001c9ba442330, 6, 1;
L_000001c9ba447650 .part L_000001c9ba44e770, 6, 1;
L_000001c9ba449630 .part L_000001c9ba442330, 6, 1;
L_000001c9ba449310 .part L_000001c9ba442290, 6, 1;
L_000001c9ba448050 .part L_000001c9ba44cdd0, 6, 1;
L_000001c9ba448af0 .part L_000001c9ba442290, 7, 1;
L_000001c9ba448870 .part L_000001c9ba442330, 7, 1;
L_000001c9ba447510 .part L_000001c9ba44e770, 7, 1;
L_000001c9ba447a10 .part L_000001c9ba442330, 7, 1;
L_000001c9ba447f10 .part L_000001c9ba442290, 7, 1;
L_000001c9ba448b90 .part L_000001c9ba44cdd0, 7, 1;
L_000001c9ba4473d0 .part L_000001c9ba442290, 8, 1;
L_000001c9ba4476f0 .part L_000001c9ba442330, 8, 1;
L_000001c9ba449130 .part L_000001c9ba44e770, 8, 1;
L_000001c9ba447790 .part L_000001c9ba442330, 8, 1;
L_000001c9ba447830 .part L_000001c9ba442290, 8, 1;
L_000001c9ba448c30 .part L_000001c9ba44cdd0, 8, 1;
L_000001c9ba447ab0 .part L_000001c9ba442290, 9, 1;
L_000001c9ba4480f0 .part L_000001c9ba442330, 9, 1;
L_000001c9ba447c90 .part L_000001c9ba44e770, 9, 1;
L_000001c9ba4491d0 .part L_000001c9ba442330, 9, 1;
L_000001c9ba447d30 .part L_000001c9ba442290, 9, 1;
L_000001c9ba4482d0 .part L_000001c9ba44cdd0, 9, 1;
L_000001c9ba448370 .part L_000001c9ba442290, 10, 1;
L_000001c9ba448410 .part L_000001c9ba442330, 10, 1;
L_000001c9ba448cd0 .part L_000001c9ba44e770, 10, 1;
L_000001c9ba44ad50 .part L_000001c9ba442330, 10, 1;
L_000001c9ba449a90 .part L_000001c9ba442290, 10, 1;
L_000001c9ba44b570 .part L_000001c9ba44cdd0, 10, 1;
L_000001c9ba449c70 .part L_000001c9ba442290, 11, 1;
L_000001c9ba4499f0 .part L_000001c9ba442330, 11, 1;
L_000001c9ba44ba70 .part L_000001c9ba44e770, 11, 1;
L_000001c9ba44a2b0 .part L_000001c9ba442330, 11, 1;
L_000001c9ba44a990 .part L_000001c9ba442290, 11, 1;
L_000001c9ba449b30 .part L_000001c9ba44cdd0, 11, 1;
L_000001c9ba44b250 .part L_000001c9ba442290, 12, 1;
L_000001c9ba44b1b0 .part L_000001c9ba442330, 12, 1;
L_000001c9ba44c010 .part L_000001c9ba44e770, 12, 1;
L_000001c9ba44bcf0 .part L_000001c9ba442330, 12, 1;
L_000001c9ba44b390 .part L_000001c9ba442290, 12, 1;
L_000001c9ba44c0b0 .part L_000001c9ba44cdd0, 12, 1;
L_000001c9ba449bd0 .part L_000001c9ba442290, 13, 1;
L_000001c9ba44b070 .part L_000001c9ba442330, 13, 1;
L_000001c9ba44b110 .part L_000001c9ba44e770, 13, 1;
L_000001c9ba44bd90 .part L_000001c9ba442330, 13, 1;
L_000001c9ba449d10 .part L_000001c9ba442290, 13, 1;
L_000001c9ba44b430 .part L_000001c9ba44cdd0, 13, 1;
L_000001c9ba449db0 .part L_000001c9ba442290, 14, 1;
L_000001c9ba44be30 .part L_000001c9ba442330, 14, 1;
L_000001c9ba44b2f0 .part L_000001c9ba44e770, 14, 1;
L_000001c9ba449e50 .part L_000001c9ba442330, 14, 1;
L_000001c9ba44b6b0 .part L_000001c9ba442290, 14, 1;
L_000001c9ba44b930 .part L_000001c9ba44cdd0, 14, 1;
L_000001c9ba44a0d0 .part L_000001c9ba442290, 15, 1;
L_000001c9ba44aa30 .part L_000001c9ba442330, 15, 1;
L_000001c9ba44b610 .part L_000001c9ba44e770, 15, 1;
L_000001c9ba44bed0 .part L_000001c9ba442330, 15, 1;
L_000001c9ba44bbb0 .part L_000001c9ba442290, 15, 1;
L_000001c9ba44a7b0 .part L_000001c9ba44cdd0, 15, 1;
L_000001c9ba44b4d0 .part L_000001c9ba442290, 16, 1;
L_000001c9ba44b750 .part L_000001c9ba442330, 16, 1;
L_000001c9ba449950 .part L_000001c9ba44e770, 16, 1;
L_000001c9ba44bf70 .part L_000001c9ba442330, 16, 1;
L_000001c9ba44b7f0 .part L_000001c9ba442290, 16, 1;
L_000001c9ba449ef0 .part L_000001c9ba44cdd0, 16, 1;
L_000001c9ba449f90 .part L_000001c9ba442290, 17, 1;
L_000001c9ba44afd0 .part L_000001c9ba442330, 17, 1;
L_000001c9ba44a490 .part L_000001c9ba44e770, 17, 1;
L_000001c9ba44a670 .part L_000001c9ba442330, 17, 1;
L_000001c9ba44a350 .part L_000001c9ba442290, 17, 1;
L_000001c9ba44a030 .part L_000001c9ba44cdd0, 17, 1;
L_000001c9ba44a170 .part L_000001c9ba442290, 18, 1;
L_000001c9ba44b890 .part L_000001c9ba442330, 18, 1;
L_000001c9ba44b9d0 .part L_000001c9ba44e770, 18, 1;
L_000001c9ba44a210 .part L_000001c9ba442330, 18, 1;
L_000001c9ba44a3f0 .part L_000001c9ba442290, 18, 1;
L_000001c9ba44bb10 .part L_000001c9ba44cdd0, 18, 1;
L_000001c9ba44a530 .part L_000001c9ba442290, 19, 1;
L_000001c9ba44a5d0 .part L_000001c9ba442330, 19, 1;
L_000001c9ba44bc50 .part L_000001c9ba44e770, 19, 1;
L_000001c9ba44a710 .part L_000001c9ba442330, 19, 1;
L_000001c9ba44a850 .part L_000001c9ba442290, 19, 1;
L_000001c9ba44a8f0 .part L_000001c9ba44cdd0, 19, 1;
L_000001c9ba44aad0 .part L_000001c9ba442290, 20, 1;
L_000001c9ba44ab70 .part L_000001c9ba442330, 20, 1;
L_000001c9ba44ac10 .part L_000001c9ba44e770, 20, 1;
L_000001c9ba44acb0 .part L_000001c9ba442330, 20, 1;
L_000001c9ba44adf0 .part L_000001c9ba442290, 20, 1;
L_000001c9ba44ae90 .part L_000001c9ba44cdd0, 20, 1;
L_000001c9ba44af30 .part L_000001c9ba442290, 21, 1;
L_000001c9ba44d550 .part L_000001c9ba442330, 21, 1;
L_000001c9ba44de10 .part L_000001c9ba44e770, 21, 1;
L_000001c9ba44c8d0 .part L_000001c9ba442330, 21, 1;
L_000001c9ba44d5f0 .part L_000001c9ba442290, 21, 1;
L_000001c9ba44c290 .part L_000001c9ba44cdd0, 21, 1;
L_000001c9ba44db90 .part L_000001c9ba442290, 22, 1;
L_000001c9ba44c970 .part L_000001c9ba442330, 22, 1;
L_000001c9ba44d690 .part L_000001c9ba44e770, 22, 1;
LS_000001c9ba44c330_0_0 .concat8 [ 1 1 1 1], L_000001c9ba463490, L_000001c9ba465170, L_000001c9ba4651e0, L_000001c9ba464450;
LS_000001c9ba44c330_0_4 .concat8 [ 1 1 1 1], L_000001c9ba4643e0, L_000001c9ba465b10, L_000001c9ba4660c0, L_000001c9ba465c60;
LS_000001c9ba44c330_0_8 .concat8 [ 1 1 1 1], L_000001c9ba4683c0, L_000001c9ba468ba0, L_000001c9ba467710, L_000001c9ba468f20;
LS_000001c9ba44c330_0_12 .concat8 [ 1 1 1 1], L_000001c9ba469bd0, L_000001c9ba4692a0, L_000001c9ba46a2d0, L_000001c9ba46ad50;
LS_000001c9ba44c330_0_16 .concat8 [ 1 1 1 1], L_000001c9ba4a0a20, L_000001c9ba4a1430, L_000001c9ba4a0160, L_000001c9ba4a2690;
LS_000001c9ba44c330_0_20 .concat8 [ 1 1 1 0], L_000001c9ba4a2d20, L_000001c9ba4a2f50, L_000001c9ba4a2070;
LS_000001c9ba44c330_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba44c330_0_0, LS_000001c9ba44c330_0_4, LS_000001c9ba44c330_0_8, LS_000001c9ba44c330_0_12;
LS_000001c9ba44c330_1_4 .concat8 [ 4 3 0 0], LS_000001c9ba44c330_0_16, LS_000001c9ba44c330_0_20;
L_000001c9ba44c330 .concat8 [ 16 7 0 0], LS_000001c9ba44c330_1_0, LS_000001c9ba44c330_1_4;
L_000001c9ba44e6d0 .part L_000001c9ba442330, 22, 1;
L_000001c9ba44d190 .part L_000001c9ba442290, 22, 1;
L_000001c9ba44cc90 .part L_000001c9ba44cdd0, 22, 1;
LS_000001c9ba44d2d0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba463810, L_000001c9ba464ae0, L_000001c9ba465250, L_000001c9ba465640;
LS_000001c9ba44d2d0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba4663d0, L_000001c9ba466750, L_000001c9ba4659c0, L_000001c9ba466050;
LS_000001c9ba44d2d0_0_8 .concat8 [ 1 1 1 1], L_000001c9ba469000, L_000001c9ba468a50, L_000001c9ba467cc0, L_000001c9ba46a5e0;
LS_000001c9ba44d2d0_0_12 .concat8 [ 1 1 1 1], L_000001c9ba469380, L_000001c9ba46a260, L_000001c9ba469310, L_000001c9ba4a12e0;
LS_000001c9ba44d2d0_0_16 .concat8 [ 1 1 1 1], L_000001c9ba4a01d0, L_000001c9ba4a0860, L_000001c9ba4a15f0, L_000001c9ba4a30a0;
LS_000001c9ba44d2d0_0_20 .concat8 [ 1 1 1 0], L_000001c9ba4a2c40, L_000001c9ba4a2770, L_000001c9ba4a3c00;
LS_000001c9ba44d2d0_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba44d2d0_0_0, LS_000001c9ba44d2d0_0_4, LS_000001c9ba44d2d0_0_8, LS_000001c9ba44d2d0_0_12;
LS_000001c9ba44d2d0_1_4 .concat8 [ 4 3 0 0], LS_000001c9ba44d2d0_0_16, LS_000001c9ba44d2d0_0_20;
L_000001c9ba44d2d0 .concat8 [ 16 7 0 0], LS_000001c9ba44d2d0_1_0, LS_000001c9ba44d2d0_1_4;
LS_000001c9ba44e770_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b700, L_000001c9ba463b90, L_000001c9ba464840, L_000001c9ba465090;
LS_000001c9ba44e770_0_4 .concat8 [ 1 1 1 1], L_000001c9ba464220, L_000001c9ba4658e0, L_000001c9ba4670f0, L_000001c9ba466590;
LS_000001c9ba44e770_0_8 .concat8 [ 1 1 1 1], L_000001c9ba465f00, L_000001c9ba467b00, L_000001c9ba467e10, L_000001c9ba468890;
LS_000001c9ba44e770_0_12 .concat8 [ 1 1 1 1], L_000001c9ba468b30, L_000001c9ba469af0, L_000001c9ba46a960, L_000001c9ba46a7a0;
LS_000001c9ba44e770_0_16 .concat8 [ 1 1 1 1], L_000001c9ba46af10, L_000001c9ba4a0940, L_000001c9ba4a13c0, L_000001c9ba4a00f0;
LS_000001c9ba44e770_0_20 .concat8 [ 1 1 1 1], L_000001c9ba4a31f0, L_000001c9ba4a2700, L_000001c9ba4a2cb0, L_000001c9ba4a1f20;
LS_000001c9ba44e770_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba44e770_0_0, LS_000001c9ba44e770_0_4, LS_000001c9ba44e770_0_8, LS_000001c9ba44e770_0_12;
LS_000001c9ba44e770_1_4 .concat8 [ 4 4 0 0], LS_000001c9ba44e770_0_16, LS_000001c9ba44e770_0_20;
L_000001c9ba44e770 .concat8 [ 16 8 0 0], LS_000001c9ba44e770_1_0, LS_000001c9ba44e770_1_4;
LS_000001c9ba44cdd0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b748, L_000001c9ba4637a0, L_000001c9ba464610, L_000001c9ba463f10;
LS_000001c9ba44cdd0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba465410, L_000001c9ba4674e0, L_000001c9ba4664b0, L_000001c9ba466670;
LS_000001c9ba44cdd0_0_8 .concat8 [ 1 1 1 1], L_000001c9ba465db0, L_000001c9ba468510, L_000001c9ba4676a0, L_000001c9ba467c50;
LS_000001c9ba44cdd0_0_12 .concat8 [ 1 1 1 1], L_000001c9ba46a9d0, L_000001c9ba469930, L_000001c9ba469fc0, L_000001c9ba46ace0;
LS_000001c9ba44cdd0_0_16 .concat8 [ 1 1 1 1], L_000001c9ba4a1900, L_000001c9ba4a0780, L_000001c9ba4a1120, L_000001c9ba4a0f60;
LS_000001c9ba44cdd0_0_20 .concat8 [ 1 1 1 1], L_000001c9ba4a3650, L_000001c9ba4a2000, L_000001c9ba4a2ee0, L_000001c9ba4a4610;
LS_000001c9ba44cdd0_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba44cdd0_0_0, LS_000001c9ba44cdd0_0_4, LS_000001c9ba44cdd0_0_8, LS_000001c9ba44cdd0_0_12;
LS_000001c9ba44cdd0_1_4 .concat8 [ 4 4 0 0], LS_000001c9ba44cdd0_0_16, LS_000001c9ba44cdd0_0_20;
L_000001c9ba44cdd0 .concat8 [ 16 8 0 0], LS_000001c9ba44cdd0_1_0, LS_000001c9ba44cdd0_1_4;
L_000001c9ba44d050 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001c9ba44c330 (v000001c9ba2c2230_0) S_000001c9ba2c9cb0;
L_000001c9ba44d9b0 .ufunc/vec4 TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001c9ba44d2d0 (v000001c9ba2c2230_0) S_000001c9ba2c9cb0;
L_000001c9ba44c6f0 .reduce/nor L_000001c9ba4419d0;
L_000001c9ba44e450 .reduce/nor L_000001c9ba441110;
L_000001c9ba44da50 .part L_000001c9ba44e770, 23, 1;
L_000001c9ba44d870 .reduce/nor L_000001c9ba4419d0;
L_000001c9ba44d910 .part L_000001c9ba44cdd0, 23, 1;
L_000001c9ba44e310 .part L_000001c9ba44e770, 23, 1;
L_000001c9ba44e810 .functor MUXZ 8, L_000001c9ba44d050, L_000001c9ba44d9b0, L_000001c9ba4a43e0, C4<>;
L_000001c9ba44d370 .cmp/ge 23, L_000001c9ba442290, L_000001c9ba442330;
L_000001c9ba44d410 .functor MUXZ 23, L_000001c9ba44d2d0, L_000001c9ba44c330, L_000001c9ba4a4a00, C4<>;
L_000001c9ba44c470 .functor MUXZ 8, L_000001c9ba4430f0, L_000001c9ba44dff0, L_000001c9ba4a4c30, C4<>;
L_000001c9ba44c510 .shift/l 23, L_000001c9ba44d410, L_000001c9ba44e810;
L_000001c9ba44cd30 .functor MUXZ 23, L_000001c9ba44d410, L_000001c9ba44c510, L_000001c9ba4a4c30, C4<>;
L_000001c9ba44c650 .concat [ 8 24 0 0], L_000001c9ba44e810, L_000001c9ba39b820;
L_000001c9ba44e090 .arith/sub 32, L_000001c9ba39b7d8, L_000001c9ba44c650;
L_000001c9ba44c790 .shift/r 23, L_000001c9ba44d410, L_000001c9ba44e090;
L_000001c9ba44e130 .part L_000001c9ba44c790, 0, 5;
L_000001c9ba44cfb0 .concat [ 5 23 0 0], L_000001c9ba44e130, L_000001c9ba44cd30;
S_000001c9ba2c9cb0 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001c9ba2c9cb0
v000001c9ba2c39f0_0 .var "found", 0 0;
v000001c9ba2c3db0_0 .var/i "idx", 31 0;
v000001c9ba2c2230_0 .var "val", 22 0;
TD_tb_alu_div_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba2c39f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001c9ba2c3db0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001c9ba2c3db0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001c9ba2c2230_0;
    %load/vec4 v000001c9ba2c3db0_0;
    %part/s 1;
    %load/vec4 v000001c9ba2c39f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c9ba2c3db0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba2c39f0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001c9ba2c3db0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c9ba2c3db0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001c9ba2c9e40 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1171e0 .param/l "i" 0 5 168, +C4<00>;
S_000001c9ba2cb740 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2c9e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba462540 .functor NOT 1, L_000001c9ba448910, C4<0>, C4<0>, C4<0>;
L_000001c9ba4625b0 .functor AND 1, L_000001c9ba462540, L_000001c9ba4494f0, C4<1>, C4<1>;
L_000001c9ba463110 .functor NOT 1, L_000001c9ba448910, C4<0>, C4<0>, C4<0>;
L_000001c9ba463650 .functor AND 1, L_000001c9ba463110, L_000001c9ba448e10, C4<1>, C4<1>;
L_000001c9ba463340 .functor OR 1, L_000001c9ba4625b0, L_000001c9ba463650, C4<0>, C4<0>;
L_000001c9ba463420 .functor AND 1, L_000001c9ba4494f0, L_000001c9ba448e10, C4<1>, C4<1>;
L_000001c9ba463b90 .functor OR 1, L_000001c9ba463340, L_000001c9ba463420, C4<0>, C4<0>;
L_000001c9ba462690 .functor XOR 1, L_000001c9ba448910, L_000001c9ba4494f0, C4<0>, C4<0>;
L_000001c9ba463490 .functor XOR 1, L_000001c9ba462690, L_000001c9ba448e10, C4<0>, C4<0>;
v000001c9ba2c1f10_0 .net "Debe", 0 0, L_000001c9ba463b90;  1 drivers
v000001c9ba2c2d70_0 .net "Din", 0 0, L_000001c9ba448e10;  1 drivers
v000001c9ba2c24b0_0 .net "Dout", 0 0, L_000001c9ba463490;  1 drivers
v000001c9ba2c36d0_0 .net "Ri", 0 0, L_000001c9ba4494f0;  1 drivers
v000001c9ba2c25f0_0 .net "Si", 0 0, L_000001c9ba448910;  1 drivers
v000001c9ba2c29b0_0 .net *"_ivl_0", 0 0, L_000001c9ba462540;  1 drivers
v000001c9ba2c2e10_0 .net *"_ivl_10", 0 0, L_000001c9ba463420;  1 drivers
v000001c9ba2c1fb0_0 .net *"_ivl_14", 0 0, L_000001c9ba462690;  1 drivers
v000001c9ba2c3270_0 .net *"_ivl_2", 0 0, L_000001c9ba4625b0;  1 drivers
v000001c9ba2c2690_0 .net *"_ivl_4", 0 0, L_000001c9ba463110;  1 drivers
v000001c9ba2c2910_0 .net *"_ivl_6", 0 0, L_000001c9ba463650;  1 drivers
v000001c9ba2c2f50_0 .net *"_ivl_8", 0 0, L_000001c9ba463340;  1 drivers
S_000001c9ba2c9030 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2c9e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba463730 .functor NOT 1, L_000001c9ba448550, C4<0>, C4<0>, C4<0>;
L_000001c9ba463ce0 .functor AND 1, L_000001c9ba463730, L_000001c9ba448d70, C4<1>, C4<1>;
L_000001c9ba463500 .functor NOT 1, L_000001c9ba448550, C4<0>, C4<0>, C4<0>;
L_000001c9ba462150 .functor AND 1, L_000001c9ba463500, L_000001c9ba4478d0, C4<1>, C4<1>;
L_000001c9ba4636c0 .functor OR 1, L_000001c9ba463ce0, L_000001c9ba462150, C4<0>, C4<0>;
L_000001c9ba462700 .functor AND 1, L_000001c9ba448d70, L_000001c9ba4478d0, C4<1>, C4<1>;
L_000001c9ba4637a0 .functor OR 1, L_000001c9ba4636c0, L_000001c9ba462700, C4<0>, C4<0>;
L_000001c9ba463960 .functor XOR 1, L_000001c9ba448550, L_000001c9ba448d70, C4<0>, C4<0>;
L_000001c9ba463810 .functor XOR 1, L_000001c9ba463960, L_000001c9ba4478d0, C4<0>, C4<0>;
v000001c9ba2c3770_0 .net "Debe", 0 0, L_000001c9ba4637a0;  1 drivers
v000001c9ba2c38b0_0 .net "Din", 0 0, L_000001c9ba4478d0;  1 drivers
v000001c9ba2c3e50_0 .net "Dout", 0 0, L_000001c9ba463810;  1 drivers
v000001c9ba2c3f90_0 .net "Ri", 0 0, L_000001c9ba448d70;  1 drivers
v000001c9ba2c1b50_0 .net "Si", 0 0, L_000001c9ba448550;  1 drivers
v000001c9ba2c4030_0 .net *"_ivl_0", 0 0, L_000001c9ba463730;  1 drivers
v000001c9ba2c18d0_0 .net *"_ivl_10", 0 0, L_000001c9ba462700;  1 drivers
v000001c9ba2c1970_0 .net *"_ivl_14", 0 0, L_000001c9ba463960;  1 drivers
v000001c9ba2c1a10_0 .net *"_ivl_2", 0 0, L_000001c9ba463ce0;  1 drivers
v000001c9ba2c1ab0_0 .net *"_ivl_4", 0 0, L_000001c9ba463500;  1 drivers
v000001c9ba2c4a30_0 .net *"_ivl_6", 0 0, L_000001c9ba462150;  1 drivers
v000001c9ba2c4850_0 .net *"_ivl_8", 0 0, L_000001c9ba4636c0;  1 drivers
S_000001c9ba2ca160 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba118d20 .param/l "i" 0 5 168, +C4<01>;
S_000001c9ba2c8b80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ca160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba464fb0 .functor NOT 1, L_000001c9ba447b50, C4<0>, C4<0>, C4<0>;
L_000001c9ba464c30 .functor AND 1, L_000001c9ba464fb0, L_000001c9ba4496d0, C4<1>, C4<1>;
L_000001c9ba464530 .functor NOT 1, L_000001c9ba447b50, C4<0>, C4<0>, C4<0>;
L_000001c9ba463e30 .functor AND 1, L_000001c9ba464530, L_000001c9ba448190, C4<1>, C4<1>;
L_000001c9ba4640d0 .functor OR 1, L_000001c9ba464c30, L_000001c9ba463e30, C4<0>, C4<0>;
L_000001c9ba464a00 .functor AND 1, L_000001c9ba4496d0, L_000001c9ba448190, C4<1>, C4<1>;
L_000001c9ba464840 .functor OR 1, L_000001c9ba4640d0, L_000001c9ba464a00, C4<0>, C4<0>;
L_000001c9ba464290 .functor XOR 1, L_000001c9ba447b50, L_000001c9ba4496d0, C4<0>, C4<0>;
L_000001c9ba465170 .functor XOR 1, L_000001c9ba464290, L_000001c9ba448190, C4<0>, C4<0>;
v000001c9ba2c4ad0_0 .net "Debe", 0 0, L_000001c9ba464840;  1 drivers
v000001c9ba2c4df0_0 .net "Din", 0 0, L_000001c9ba448190;  1 drivers
v000001c9ba2c5070_0 .net "Dout", 0 0, L_000001c9ba465170;  1 drivers
v000001c9ba2c4490_0 .net "Ri", 0 0, L_000001c9ba4496d0;  1 drivers
v000001c9ba2c4cb0_0 .net "Si", 0 0, L_000001c9ba447b50;  1 drivers
v000001c9ba2c5570_0 .net *"_ivl_0", 0 0, L_000001c9ba464fb0;  1 drivers
v000001c9ba2c4710_0 .net *"_ivl_10", 0 0, L_000001c9ba464a00;  1 drivers
v000001c9ba2c4210_0 .net *"_ivl_14", 0 0, L_000001c9ba464290;  1 drivers
v000001c9ba2c4e90_0 .net *"_ivl_2", 0 0, L_000001c9ba464c30;  1 drivers
v000001c9ba2c5890_0 .net *"_ivl_4", 0 0, L_000001c9ba464530;  1 drivers
v000001c9ba2c5930_0 .net *"_ivl_6", 0 0, L_000001c9ba463e30;  1 drivers
v000001c9ba2c5610_0 .net *"_ivl_8", 0 0, L_000001c9ba4640d0;  1 drivers
S_000001c9ba2c9fd0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ca160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba464e60 .functor NOT 1, L_000001c9ba449810, C4<0>, C4<0>, C4<0>;
L_000001c9ba465020 .functor AND 1, L_000001c9ba464e60, L_000001c9ba449590, C4<1>, C4<1>;
L_000001c9ba463ea0 .functor NOT 1, L_000001c9ba449810, C4<0>, C4<0>, C4<0>;
L_000001c9ba465800 .functor AND 1, L_000001c9ba463ea0, L_000001c9ba447fb0, C4<1>, C4<1>;
L_000001c9ba4644c0 .functor OR 1, L_000001c9ba465020, L_000001c9ba465800, C4<0>, C4<0>;
L_000001c9ba4645a0 .functor AND 1, L_000001c9ba449590, L_000001c9ba447fb0, C4<1>, C4<1>;
L_000001c9ba464610 .functor OR 1, L_000001c9ba4644c0, L_000001c9ba4645a0, C4<0>, C4<0>;
L_000001c9ba464920 .functor XOR 1, L_000001c9ba449810, L_000001c9ba449590, C4<0>, C4<0>;
L_000001c9ba464ae0 .functor XOR 1, L_000001c9ba464920, L_000001c9ba447fb0, C4<0>, C4<0>;
v000001c9ba2c42b0_0 .net "Debe", 0 0, L_000001c9ba464610;  1 drivers
v000001c9ba2c59d0_0 .net "Din", 0 0, L_000001c9ba447fb0;  1 drivers
v000001c9ba2c4b70_0 .net "Dout", 0 0, L_000001c9ba464ae0;  1 drivers
v000001c9ba2c43f0_0 .net "Ri", 0 0, L_000001c9ba449590;  1 drivers
v000001c9ba2c4c10_0 .net "Si", 0 0, L_000001c9ba449810;  1 drivers
v000001c9ba2c4670_0 .net *"_ivl_0", 0 0, L_000001c9ba464e60;  1 drivers
v000001c9ba2c4170_0 .net *"_ivl_10", 0 0, L_000001c9ba4645a0;  1 drivers
v000001c9ba2c5390_0 .net *"_ivl_14", 0 0, L_000001c9ba464920;  1 drivers
v000001c9ba2c4f30_0 .net *"_ivl_2", 0 0, L_000001c9ba465020;  1 drivers
v000001c9ba2c4530_0 .net *"_ivl_4", 0 0, L_000001c9ba463ea0;  1 drivers
v000001c9ba2c45d0_0 .net *"_ivl_6", 0 0, L_000001c9ba465800;  1 drivers
v000001c9ba2c48f0_0 .net *"_ivl_8", 0 0, L_000001c9ba4644c0;  1 drivers
S_000001c9ba2ca480 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba119020 .param/l "i" 0 5 168, +C4<010>;
S_000001c9ba2c89f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ca480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4648b0 .functor NOT 1, L_000001c9ba447dd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba464f40 .functor AND 1, L_000001c9ba4648b0, L_000001c9ba4484b0, C4<1>, C4<1>;
L_000001c9ba464680 .functor NOT 1, L_000001c9ba447dd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba463ff0 .functor AND 1, L_000001c9ba464680, L_000001c9ba4493b0, C4<1>, C4<1>;
L_000001c9ba464b50 .functor OR 1, L_000001c9ba464f40, L_000001c9ba463ff0, C4<0>, C4<0>;
L_000001c9ba464990 .functor AND 1, L_000001c9ba4484b0, L_000001c9ba4493b0, C4<1>, C4<1>;
L_000001c9ba465090 .functor OR 1, L_000001c9ba464b50, L_000001c9ba464990, C4<0>, C4<0>;
L_000001c9ba464a70 .functor XOR 1, L_000001c9ba447dd0, L_000001c9ba4484b0, C4<0>, C4<0>;
L_000001c9ba4651e0 .functor XOR 1, L_000001c9ba464a70, L_000001c9ba4493b0, C4<0>, C4<0>;
v000001c9ba2c47b0_0 .net "Debe", 0 0, L_000001c9ba465090;  1 drivers
v000001c9ba2c5e30_0 .net "Din", 0 0, L_000001c9ba4493b0;  1 drivers
v000001c9ba2c51b0_0 .net "Dout", 0 0, L_000001c9ba4651e0;  1 drivers
v000001c9ba2c56b0_0 .net "Ri", 0 0, L_000001c9ba4484b0;  1 drivers
v000001c9ba2c4350_0 .net "Si", 0 0, L_000001c9ba447dd0;  1 drivers
v000001c9ba2c5110_0 .net *"_ivl_0", 0 0, L_000001c9ba4648b0;  1 drivers
v000001c9ba2c4d50_0 .net *"_ivl_10", 0 0, L_000001c9ba464990;  1 drivers
v000001c9ba2c5b10_0 .net *"_ivl_14", 0 0, L_000001c9ba464a70;  1 drivers
v000001c9ba2c5bb0_0 .net *"_ivl_2", 0 0, L_000001c9ba464f40;  1 drivers
v000001c9ba2c5250_0 .net *"_ivl_4", 0 0, L_000001c9ba464680;  1 drivers
v000001c9ba2c4990_0 .net *"_ivl_6", 0 0, L_000001c9ba463ff0;  1 drivers
v000001c9ba2c4fd0_0 .net *"_ivl_8", 0 0, L_000001c9ba464b50;  1 drivers
S_000001c9ba2ca610 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ca480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4655d0 .functor NOT 1, L_000001c9ba4485f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4652c0 .functor AND 1, L_000001c9ba4655d0, L_000001c9ba448f50, C4<1>, C4<1>;
L_000001c9ba464060 .functor NOT 1, L_000001c9ba4485f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba464300 .functor AND 1, L_000001c9ba464060, L_000001c9ba447bf0, C4<1>, C4<1>;
L_000001c9ba464ca0 .functor OR 1, L_000001c9ba4652c0, L_000001c9ba464300, C4<0>, C4<0>;
L_000001c9ba465790 .functor AND 1, L_000001c9ba448f50, L_000001c9ba447bf0, C4<1>, C4<1>;
L_000001c9ba463f10 .functor OR 1, L_000001c9ba464ca0, L_000001c9ba465790, C4<0>, C4<0>;
L_000001c9ba465100 .functor XOR 1, L_000001c9ba4485f0, L_000001c9ba448f50, C4<0>, C4<0>;
L_000001c9ba465250 .functor XOR 1, L_000001c9ba465100, L_000001c9ba447bf0, C4<0>, C4<0>;
v000001c9ba2c5f70_0 .net "Debe", 0 0, L_000001c9ba463f10;  1 drivers
v000001c9ba2c52f0_0 .net "Din", 0 0, L_000001c9ba447bf0;  1 drivers
v000001c9ba2c5750_0 .net "Dout", 0 0, L_000001c9ba465250;  1 drivers
v000001c9ba2c5430_0 .net "Ri", 0 0, L_000001c9ba448f50;  1 drivers
v000001c9ba2c5c50_0 .net "Si", 0 0, L_000001c9ba4485f0;  1 drivers
v000001c9ba2c5cf0_0 .net *"_ivl_0", 0 0, L_000001c9ba4655d0;  1 drivers
v000001c9ba2c54d0_0 .net *"_ivl_10", 0 0, L_000001c9ba465790;  1 drivers
v000001c9ba2c57f0_0 .net *"_ivl_14", 0 0, L_000001c9ba465100;  1 drivers
v000001c9ba2c5a70_0 .net *"_ivl_2", 0 0, L_000001c9ba4652c0;  1 drivers
v000001c9ba2c5d90_0 .net *"_ivl_4", 0 0, L_000001c9ba464060;  1 drivers
v000001c9ba2c5ed0_0 .net *"_ivl_6", 0 0, L_000001c9ba464300;  1 drivers
v000001c9ba2c40d0_0 .net *"_ivl_8", 0 0, L_000001c9ba464ca0;  1 drivers
S_000001c9ba2ca7a0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba118420 .param/l "i" 0 5 168, +C4<011>;
S_000001c9ba2cade0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ca7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba464d10 .functor NOT 1, L_000001c9ba447290, C4<0>, C4<0>, C4<0>;
L_000001c9ba464bc0 .functor AND 1, L_000001c9ba464d10, L_000001c9ba4471f0, C4<1>, C4<1>;
L_000001c9ba4646f0 .functor NOT 1, L_000001c9ba447290, C4<0>, C4<0>, C4<0>;
L_000001c9ba464d80 .functor AND 1, L_000001c9ba4646f0, L_000001c9ba4498b0, C4<1>, C4<1>;
L_000001c9ba464140 .functor OR 1, L_000001c9ba464bc0, L_000001c9ba464d80, C4<0>, C4<0>;
L_000001c9ba465330 .functor AND 1, L_000001c9ba4471f0, L_000001c9ba4498b0, C4<1>, C4<1>;
L_000001c9ba464220 .functor OR 1, L_000001c9ba464140, L_000001c9ba465330, C4<0>, C4<0>;
L_000001c9ba464760 .functor XOR 1, L_000001c9ba447290, L_000001c9ba4471f0, C4<0>, C4<0>;
L_000001c9ba464450 .functor XOR 1, L_000001c9ba464760, L_000001c9ba4498b0, C4<0>, C4<0>;
v000001c9ba2a6350_0 .net "Debe", 0 0, L_000001c9ba464220;  1 drivers
v000001c9ba2a71b0_0 .net "Din", 0 0, L_000001c9ba4498b0;  1 drivers
v000001c9ba2a8650_0 .net "Dout", 0 0, L_000001c9ba464450;  1 drivers
v000001c9ba2a80b0_0 .net "Ri", 0 0, L_000001c9ba4471f0;  1 drivers
v000001c9ba2a8330_0 .net "Si", 0 0, L_000001c9ba447290;  1 drivers
v000001c9ba2a7250_0 .net *"_ivl_0", 0 0, L_000001c9ba464d10;  1 drivers
v000001c9ba2a6490_0 .net *"_ivl_10", 0 0, L_000001c9ba465330;  1 drivers
v000001c9ba2a85b0_0 .net *"_ivl_14", 0 0, L_000001c9ba464760;  1 drivers
v000001c9ba2a7f70_0 .net *"_ivl_2", 0 0, L_000001c9ba464bc0;  1 drivers
v000001c9ba2a72f0_0 .net *"_ivl_4", 0 0, L_000001c9ba4646f0;  1 drivers
v000001c9ba2a6ad0_0 .net *"_ivl_6", 0 0, L_000001c9ba464d80;  1 drivers
v000001c9ba2a7c50_0 .net *"_ivl_8", 0 0, L_000001c9ba464140;  1 drivers
S_000001c9ba2cb8d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ca7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba464df0 .functor NOT 1, L_000001c9ba4475b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba463dc0 .functor AND 1, L_000001c9ba464df0, L_000001c9ba448730, C4<1>, C4<1>;
L_000001c9ba464ed0 .functor NOT 1, L_000001c9ba4475b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4641b0 .functor AND 1, L_000001c9ba464ed0, L_000001c9ba449090, C4<1>, C4<1>;
L_000001c9ba465560 .functor OR 1, L_000001c9ba463dc0, L_000001c9ba4641b0, C4<0>, C4<0>;
L_000001c9ba4653a0 .functor AND 1, L_000001c9ba448730, L_000001c9ba449090, C4<1>, C4<1>;
L_000001c9ba465410 .functor OR 1, L_000001c9ba465560, L_000001c9ba4653a0, C4<0>, C4<0>;
L_000001c9ba464370 .functor XOR 1, L_000001c9ba4475b0, L_000001c9ba448730, C4<0>, C4<0>;
L_000001c9ba465640 .functor XOR 1, L_000001c9ba464370, L_000001c9ba449090, C4<0>, C4<0>;
v000001c9ba2a6670_0 .net "Debe", 0 0, L_000001c9ba465410;  1 drivers
v000001c9ba2a6c10_0 .net "Din", 0 0, L_000001c9ba449090;  1 drivers
v000001c9ba2a7b10_0 .net "Dout", 0 0, L_000001c9ba465640;  1 drivers
v000001c9ba2a74d0_0 .net "Ri", 0 0, L_000001c9ba448730;  1 drivers
v000001c9ba2a6850_0 .net "Si", 0 0, L_000001c9ba4475b0;  1 drivers
v000001c9ba2a8510_0 .net *"_ivl_0", 0 0, L_000001c9ba464df0;  1 drivers
v000001c9ba2a65d0_0 .net *"_ivl_10", 0 0, L_000001c9ba4653a0;  1 drivers
v000001c9ba2a6df0_0 .net *"_ivl_14", 0 0, L_000001c9ba464370;  1 drivers
v000001c9ba2a8830_0 .net *"_ivl_2", 0 0, L_000001c9ba463dc0;  1 drivers
v000001c9ba2a8290_0 .net *"_ivl_4", 0 0, L_000001c9ba464ed0;  1 drivers
v000001c9ba2a8790_0 .net *"_ivl_6", 0 0, L_000001c9ba4641b0;  1 drivers
v000001c9ba2a7890_0 .net *"_ivl_8", 0 0, L_000001c9ba465560;  1 drivers
S_000001c9ba2ca930 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1190e0 .param/l "i" 0 5 168, +C4<0100>;
S_000001c9ba2caf70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ca930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba463f80 .functor NOT 1, L_000001c9ba447330, C4<0>, C4<0>, C4<0>;
L_000001c9ba465480 .functor AND 1, L_000001c9ba463f80, L_000001c9ba449770, C4<1>, C4<1>;
L_000001c9ba465870 .functor NOT 1, L_000001c9ba447330, C4<0>, C4<0>, C4<0>;
L_000001c9ba4654f0 .functor AND 1, L_000001c9ba465870, L_000001c9ba448230, C4<1>, C4<1>;
L_000001c9ba465720 .functor OR 1, L_000001c9ba465480, L_000001c9ba4654f0, C4<0>, C4<0>;
L_000001c9ba4656b0 .functor AND 1, L_000001c9ba449770, L_000001c9ba448230, C4<1>, C4<1>;
L_000001c9ba4658e0 .functor OR 1, L_000001c9ba465720, L_000001c9ba4656b0, C4<0>, C4<0>;
L_000001c9ba463d50 .functor XOR 1, L_000001c9ba447330, L_000001c9ba449770, C4<0>, C4<0>;
L_000001c9ba4643e0 .functor XOR 1, L_000001c9ba463d50, L_000001c9ba448230, C4<0>, C4<0>;
v000001c9ba2a6cb0_0 .net "Debe", 0 0, L_000001c9ba4658e0;  1 drivers
v000001c9ba2a6a30_0 .net "Din", 0 0, L_000001c9ba448230;  1 drivers
v000001c9ba2a7390_0 .net "Dout", 0 0, L_000001c9ba4643e0;  1 drivers
v000001c9ba2a83d0_0 .net "Ri", 0 0, L_000001c9ba449770;  1 drivers
v000001c9ba2a8470_0 .net "Si", 0 0, L_000001c9ba447330;  1 drivers
v000001c9ba2a63f0_0 .net *"_ivl_0", 0 0, L_000001c9ba463f80;  1 drivers
v000001c9ba2a7430_0 .net *"_ivl_10", 0 0, L_000001c9ba4656b0;  1 drivers
v000001c9ba2a68f0_0 .net *"_ivl_14", 0 0, L_000001c9ba463d50;  1 drivers
v000001c9ba2a7d90_0 .net *"_ivl_2", 0 0, L_000001c9ba465480;  1 drivers
v000001c9ba2a86f0_0 .net *"_ivl_4", 0 0, L_000001c9ba465870;  1 drivers
v000001c9ba2a60d0_0 .net *"_ivl_6", 0 0, L_000001c9ba4654f0;  1 drivers
v000001c9ba2a6530_0 .net *"_ivl_8", 0 0, L_000001c9ba465720;  1 drivers
S_000001c9ba2c8d10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ca930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4647d0 .functor NOT 1, L_000001c9ba448eb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba466d70 .functor AND 1, L_000001c9ba4647d0, L_000001c9ba4489b0, C4<1>, C4<1>;
L_000001c9ba466280 .functor NOT 1, L_000001c9ba448eb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba467160 .functor AND 1, L_000001c9ba466280, L_000001c9ba448a50, C4<1>, C4<1>;
L_000001c9ba466de0 .functor OR 1, L_000001c9ba466d70, L_000001c9ba467160, C4<0>, C4<0>;
L_000001c9ba466fa0 .functor AND 1, L_000001c9ba4489b0, L_000001c9ba448a50, C4<1>, C4<1>;
L_000001c9ba4674e0 .functor OR 1, L_000001c9ba466de0, L_000001c9ba466fa0, C4<0>, C4<0>;
L_000001c9ba4662f0 .functor XOR 1, L_000001c9ba448eb0, L_000001c9ba4489b0, C4<0>, C4<0>;
L_000001c9ba4663d0 .functor XOR 1, L_000001c9ba4662f0, L_000001c9ba448a50, C4<0>, C4<0>;
v000001c9ba2a6710_0 .net "Debe", 0 0, L_000001c9ba4674e0;  1 drivers
v000001c9ba2a6d50_0 .net "Din", 0 0, L_000001c9ba448a50;  1 drivers
v000001c9ba2a7570_0 .net "Dout", 0 0, L_000001c9ba4663d0;  1 drivers
v000001c9ba2a6b70_0 .net "Ri", 0 0, L_000001c9ba4489b0;  1 drivers
v000001c9ba2a7bb0_0 .net "Si", 0 0, L_000001c9ba448eb0;  1 drivers
v000001c9ba2a6e90_0 .net *"_ivl_0", 0 0, L_000001c9ba4647d0;  1 drivers
v000001c9ba2a6f30_0 .net *"_ivl_10", 0 0, L_000001c9ba466fa0;  1 drivers
v000001c9ba2a7610_0 .net *"_ivl_14", 0 0, L_000001c9ba4662f0;  1 drivers
v000001c9ba2a8150_0 .net *"_ivl_2", 0 0, L_000001c9ba466d70;  1 drivers
v000001c9ba2a8010_0 .net *"_ivl_4", 0 0, L_000001c9ba466280;  1 drivers
v000001c9ba2a6fd0_0 .net *"_ivl_6", 0 0, L_000001c9ba467160;  1 drivers
v000001c9ba2a7070_0 .net *"_ivl_8", 0 0, L_000001c9ba466de0;  1 drivers
S_000001c9ba2c83b0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba118c20 .param/l "i" 0 5 168, +C4<0101>;
S_000001c9ba2cb100 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2c83b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba465bf0 .functor NOT 1, L_000001c9ba447970, C4<0>, C4<0>, C4<0>;
L_000001c9ba466f30 .functor AND 1, L_000001c9ba465bf0, L_000001c9ba447150, C4<1>, C4<1>;
L_000001c9ba467010 .functor NOT 1, L_000001c9ba447970, C4<0>, C4<0>, C4<0>;
L_000001c9ba465aa0 .functor AND 1, L_000001c9ba467010, L_000001c9ba449450, C4<1>, C4<1>;
L_000001c9ba466d00 .functor OR 1, L_000001c9ba466f30, L_000001c9ba465aa0, C4<0>, C4<0>;
L_000001c9ba467240 .functor AND 1, L_000001c9ba447150, L_000001c9ba449450, C4<1>, C4<1>;
L_000001c9ba4670f0 .functor OR 1, L_000001c9ba466d00, L_000001c9ba467240, C4<0>, C4<0>;
L_000001c9ba4672b0 .functor XOR 1, L_000001c9ba447970, L_000001c9ba447150, C4<0>, C4<0>;
L_000001c9ba465b10 .functor XOR 1, L_000001c9ba4672b0, L_000001c9ba449450, C4<0>, C4<0>;
v000001c9ba2a7110_0 .net "Debe", 0 0, L_000001c9ba4670f0;  1 drivers
v000001c9ba2a6170_0 .net "Din", 0 0, L_000001c9ba449450;  1 drivers
v000001c9ba2a81f0_0 .net "Dout", 0 0, L_000001c9ba465b10;  1 drivers
v000001c9ba2a6210_0 .net "Ri", 0 0, L_000001c9ba447150;  1 drivers
v000001c9ba2a62b0_0 .net "Si", 0 0, L_000001c9ba447970;  1 drivers
v000001c9ba2a7e30_0 .net *"_ivl_0", 0 0, L_000001c9ba465bf0;  1 drivers
v000001c9ba2a67b0_0 .net *"_ivl_10", 0 0, L_000001c9ba467240;  1 drivers
v000001c9ba2a6990_0 .net *"_ivl_14", 0 0, L_000001c9ba4672b0;  1 drivers
v000001c9ba2a76b0_0 .net *"_ivl_2", 0 0, L_000001c9ba466f30;  1 drivers
v000001c9ba2a7750_0 .net *"_ivl_4", 0 0, L_000001c9ba467010;  1 drivers
v000001c9ba2a7cf0_0 .net *"_ivl_6", 0 0, L_000001c9ba465aa0;  1 drivers
v000001c9ba2a77f0_0 .net *"_ivl_8", 0 0, L_000001c9ba466d00;  1 drivers
S_000001c9ba2c9800 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2c83b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba467320 .functor NOT 1, L_000001c9ba4487d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba465e20 .functor AND 1, L_000001c9ba467320, L_000001c9ba448ff0, C4<1>, C4<1>;
L_000001c9ba4671d0 .functor NOT 1, L_000001c9ba4487d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba466a60 .functor AND 1, L_000001c9ba4671d0, L_000001c9ba449270, C4<1>, C4<1>;
L_000001c9ba466360 .functor OR 1, L_000001c9ba465e20, L_000001c9ba466a60, C4<0>, C4<0>;
L_000001c9ba466ad0 .functor AND 1, L_000001c9ba448ff0, L_000001c9ba449270, C4<1>, C4<1>;
L_000001c9ba4664b0 .functor OR 1, L_000001c9ba466360, L_000001c9ba466ad0, C4<0>, C4<0>;
L_000001c9ba465e90 .functor XOR 1, L_000001c9ba4487d0, L_000001c9ba448ff0, C4<0>, C4<0>;
L_000001c9ba466750 .functor XOR 1, L_000001c9ba465e90, L_000001c9ba449270, C4<0>, C4<0>;
v000001c9ba2a7930_0 .net "Debe", 0 0, L_000001c9ba4664b0;  1 drivers
v000001c9ba2a7ed0_0 .net "Din", 0 0, L_000001c9ba449270;  1 drivers
v000001c9ba2a79d0_0 .net "Dout", 0 0, L_000001c9ba466750;  1 drivers
v000001c9ba2a7a70_0 .net "Ri", 0 0, L_000001c9ba448ff0;  1 drivers
v000001c9ba2a9550_0 .net "Si", 0 0, L_000001c9ba4487d0;  1 drivers
v000001c9ba2aadb0_0 .net *"_ivl_0", 0 0, L_000001c9ba467320;  1 drivers
v000001c9ba2a9730_0 .net *"_ivl_10", 0 0, L_000001c9ba466ad0;  1 drivers
v000001c9ba2a9d70_0 .net *"_ivl_14", 0 0, L_000001c9ba465e90;  1 drivers
v000001c9ba2a9eb0_0 .net *"_ivl_2", 0 0, L_000001c9ba465e20;  1 drivers
v000001c9ba2aa590_0 .net *"_ivl_4", 0 0, L_000001c9ba4671d0;  1 drivers
v000001c9ba2aa1d0_0 .net *"_ivl_6", 0 0, L_000001c9ba466a60;  1 drivers
v000001c9ba2aa3b0_0 .net *"_ivl_8", 0 0, L_000001c9ba466360;  1 drivers
S_000001c9ba2caac0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1186e0 .param/l "i" 0 5 168, +C4<0110>;
S_000001c9ba2cb290 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2caac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba465950 .functor NOT 1, L_000001c9ba447470, C4<0>, C4<0>, C4<0>;
L_000001c9ba466ec0 .functor AND 1, L_000001c9ba465950, L_000001c9ba448690, C4<1>, C4<1>;
L_000001c9ba465a30 .functor NOT 1, L_000001c9ba447470, C4<0>, C4<0>, C4<0>;
L_000001c9ba466440 .functor AND 1, L_000001c9ba465a30, L_000001c9ba447650, C4<1>, C4<1>;
L_000001c9ba466b40 .functor OR 1, L_000001c9ba466ec0, L_000001c9ba466440, C4<0>, C4<0>;
L_000001c9ba4668a0 .functor AND 1, L_000001c9ba448690, L_000001c9ba447650, C4<1>, C4<1>;
L_000001c9ba466590 .functor OR 1, L_000001c9ba466b40, L_000001c9ba4668a0, C4<0>, C4<0>;
L_000001c9ba466e50 .functor XOR 1, L_000001c9ba447470, L_000001c9ba448690, C4<0>, C4<0>;
L_000001c9ba4660c0 .functor XOR 1, L_000001c9ba466e50, L_000001c9ba447650, C4<0>, C4<0>;
v000001c9ba2a90f0_0 .net "Debe", 0 0, L_000001c9ba466590;  1 drivers
v000001c9ba2a8fb0_0 .net "Din", 0 0, L_000001c9ba447650;  1 drivers
v000001c9ba2a8ab0_0 .net "Dout", 0 0, L_000001c9ba4660c0;  1 drivers
v000001c9ba2a94b0_0 .net "Ri", 0 0, L_000001c9ba448690;  1 drivers
v000001c9ba2a8dd0_0 .net "Si", 0 0, L_000001c9ba447470;  1 drivers
v000001c9ba2aa770_0 .net *"_ivl_0", 0 0, L_000001c9ba465950;  1 drivers
v000001c9ba2a9410_0 .net *"_ivl_10", 0 0, L_000001c9ba4668a0;  1 drivers
v000001c9ba2a9690_0 .net *"_ivl_14", 0 0, L_000001c9ba466e50;  1 drivers
v000001c9ba2a95f0_0 .net *"_ivl_2", 0 0, L_000001c9ba466ec0;  1 drivers
v000001c9ba2aabd0_0 .net *"_ivl_4", 0 0, L_000001c9ba465a30;  1 drivers
v000001c9ba2aaa90_0 .net *"_ivl_6", 0 0, L_000001c9ba466440;  1 drivers
v000001c9ba2a9ff0_0 .net *"_ivl_8", 0 0, L_000001c9ba466b40;  1 drivers
S_000001c9ba2c8ea0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2caac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba466c90 .functor NOT 1, L_000001c9ba449630, C4<0>, C4<0>, C4<0>;
L_000001c9ba467390 .functor AND 1, L_000001c9ba466c90, L_000001c9ba449310, C4<1>, C4<1>;
L_000001c9ba466600 .functor NOT 1, L_000001c9ba449630, C4<0>, C4<0>, C4<0>;
L_000001c9ba467080 .functor AND 1, L_000001c9ba466600, L_000001c9ba448050, C4<1>, C4<1>;
L_000001c9ba466520 .functor OR 1, L_000001c9ba467390, L_000001c9ba467080, C4<0>, C4<0>;
L_000001c9ba465b80 .functor AND 1, L_000001c9ba449310, L_000001c9ba448050, C4<1>, C4<1>;
L_000001c9ba466670 .functor OR 1, L_000001c9ba466520, L_000001c9ba465b80, C4<0>, C4<0>;
L_000001c9ba466980 .functor XOR 1, L_000001c9ba449630, L_000001c9ba449310, C4<0>, C4<0>;
L_000001c9ba4659c0 .functor XOR 1, L_000001c9ba466980, L_000001c9ba448050, C4<0>, C4<0>;
v000001c9ba2aa8b0_0 .net "Debe", 0 0, L_000001c9ba466670;  1 drivers
v000001c9ba2aa810_0 .net "Din", 0 0, L_000001c9ba448050;  1 drivers
v000001c9ba2aa130_0 .net "Dout", 0 0, L_000001c9ba4659c0;  1 drivers
v000001c9ba2a9cd0_0 .net "Ri", 0 0, L_000001c9ba449310;  1 drivers
v000001c9ba2aa950_0 .net "Si", 0 0, L_000001c9ba449630;  1 drivers
v000001c9ba2a8e70_0 .net *"_ivl_0", 0 0, L_000001c9ba466c90;  1 drivers
v000001c9ba2a97d0_0 .net *"_ivl_10", 0 0, L_000001c9ba465b80;  1 drivers
v000001c9ba2aa450_0 .net *"_ivl_14", 0 0, L_000001c9ba466980;  1 drivers
v000001c9ba2a99b0_0 .net *"_ivl_2", 0 0, L_000001c9ba467390;  1 drivers
v000001c9ba2aae50_0 .net *"_ivl_4", 0 0, L_000001c9ba466600;  1 drivers
v000001c9ba2a8a10_0 .net *"_ivl_6", 0 0, L_000001c9ba467080;  1 drivers
v000001c9ba2a9e10_0 .net *"_ivl_8", 0 0, L_000001c9ba466520;  1 drivers
S_000001c9ba2cbbf0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba118aa0 .param/l "i" 0 5 168, +C4<0111>;
S_000001c9ba2cb420 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cbbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba465f70 .functor NOT 1, L_000001c9ba448af0, C4<0>, C4<0>, C4<0>;
L_000001c9ba466bb0 .functor AND 1, L_000001c9ba465f70, L_000001c9ba448870, C4<1>, C4<1>;
L_000001c9ba467400 .functor NOT 1, L_000001c9ba448af0, C4<0>, C4<0>, C4<0>;
L_000001c9ba467470 .functor AND 1, L_000001c9ba467400, L_000001c9ba447510, C4<1>, C4<1>;
L_000001c9ba4669f0 .functor OR 1, L_000001c9ba466bb0, L_000001c9ba467470, C4<0>, C4<0>;
L_000001c9ba466830 .functor AND 1, L_000001c9ba448870, L_000001c9ba447510, C4<1>, C4<1>;
L_000001c9ba465f00 .functor OR 1, L_000001c9ba4669f0, L_000001c9ba466830, C4<0>, C4<0>;
L_000001c9ba4661a0 .functor XOR 1, L_000001c9ba448af0, L_000001c9ba448870, C4<0>, C4<0>;
L_000001c9ba465c60 .functor XOR 1, L_000001c9ba4661a0, L_000001c9ba447510, C4<0>, C4<0>;
v000001c9ba2aaef0_0 .net "Debe", 0 0, L_000001c9ba465f00;  1 drivers
v000001c9ba2a9870_0 .net "Din", 0 0, L_000001c9ba447510;  1 drivers
v000001c9ba2a9f50_0 .net "Dout", 0 0, L_000001c9ba465c60;  1 drivers
v000001c9ba2aa090_0 .net "Ri", 0 0, L_000001c9ba448870;  1 drivers
v000001c9ba2aaf90_0 .net "Si", 0 0, L_000001c9ba448af0;  1 drivers
v000001c9ba2a9b90_0 .net *"_ivl_0", 0 0, L_000001c9ba465f70;  1 drivers
v000001c9ba2aa310_0 .net *"_ivl_10", 0 0, L_000001c9ba466830;  1 drivers
v000001c9ba2a9a50_0 .net *"_ivl_14", 0 0, L_000001c9ba4661a0;  1 drivers
v000001c9ba2a92d0_0 .net *"_ivl_2", 0 0, L_000001c9ba466bb0;  1 drivers
v000001c9ba2aa9f0_0 .net *"_ivl_4", 0 0, L_000001c9ba467400;  1 drivers
v000001c9ba2aa630_0 .net *"_ivl_6", 0 0, L_000001c9ba467470;  1 drivers
v000001c9ba2a9370_0 .net *"_ivl_8", 0 0, L_000001c9ba4669f0;  1 drivers
S_000001c9ba2c9350 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cbbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4666e0 .functor NOT 1, L_000001c9ba447a10, C4<0>, C4<0>, C4<0>;
L_000001c9ba465cd0 .functor AND 1, L_000001c9ba4666e0, L_000001c9ba447f10, C4<1>, C4<1>;
L_000001c9ba4667c0 .functor NOT 1, L_000001c9ba447a10, C4<0>, C4<0>, C4<0>;
L_000001c9ba466910 .functor AND 1, L_000001c9ba4667c0, L_000001c9ba448b90, C4<1>, C4<1>;
L_000001c9ba465d40 .functor OR 1, L_000001c9ba465cd0, L_000001c9ba466910, C4<0>, C4<0>;
L_000001c9ba466c20 .functor AND 1, L_000001c9ba447f10, L_000001c9ba448b90, C4<1>, C4<1>;
L_000001c9ba465db0 .functor OR 1, L_000001c9ba465d40, L_000001c9ba466c20, C4<0>, C4<0>;
L_000001c9ba465fe0 .functor XOR 1, L_000001c9ba447a10, L_000001c9ba447f10, C4<0>, C4<0>;
L_000001c9ba466050 .functor XOR 1, L_000001c9ba465fe0, L_000001c9ba448b90, C4<0>, C4<0>;
v000001c9ba2aa4f0_0 .net "Debe", 0 0, L_000001c9ba465db0;  1 drivers
v000001c9ba2aa6d0_0 .net "Din", 0 0, L_000001c9ba448b90;  1 drivers
v000001c9ba2aa270_0 .net "Dout", 0 0, L_000001c9ba466050;  1 drivers
v000001c9ba2ab030_0 .net "Ri", 0 0, L_000001c9ba447f10;  1 drivers
v000001c9ba2a9af0_0 .net "Si", 0 0, L_000001c9ba447a10;  1 drivers
v000001c9ba2aab30_0 .net *"_ivl_0", 0 0, L_000001c9ba4666e0;  1 drivers
v000001c9ba2a8bf0_0 .net *"_ivl_10", 0 0, L_000001c9ba466c20;  1 drivers
v000001c9ba2aac70_0 .net *"_ivl_14", 0 0, L_000001c9ba465fe0;  1 drivers
v000001c9ba2a88d0_0 .net *"_ivl_2", 0 0, L_000001c9ba465cd0;  1 drivers
v000001c9ba2aad10_0 .net *"_ivl_4", 0 0, L_000001c9ba4667c0;  1 drivers
v000001c9ba2a8970_0 .net *"_ivl_6", 0 0, L_000001c9ba466910;  1 drivers
v000001c9ba2a9c30_0 .net *"_ivl_8", 0 0, L_000001c9ba465d40;  1 drivers
S_000001c9ba2c8090 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1182e0 .param/l "i" 0 5 168, +C4<01000>;
S_000001c9ba2c8540 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2c8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba466130 .functor NOT 1, L_000001c9ba4473d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba466210 .functor AND 1, L_000001c9ba466130, L_000001c9ba4476f0, C4<1>, C4<1>;
L_000001c9ba467a90 .functor NOT 1, L_000001c9ba4473d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4678d0 .functor AND 1, L_000001c9ba467a90, L_000001c9ba449130, C4<1>, C4<1>;
L_000001c9ba468200 .functor OR 1, L_000001c9ba466210, L_000001c9ba4678d0, C4<0>, C4<0>;
L_000001c9ba468040 .functor AND 1, L_000001c9ba4476f0, L_000001c9ba449130, C4<1>, C4<1>;
L_000001c9ba467b00 .functor OR 1, L_000001c9ba468200, L_000001c9ba468040, C4<0>, C4<0>;
L_000001c9ba4684a0 .functor XOR 1, L_000001c9ba4473d0, L_000001c9ba4476f0, C4<0>, C4<0>;
L_000001c9ba4683c0 .functor XOR 1, L_000001c9ba4684a0, L_000001c9ba449130, C4<0>, C4<0>;
v000001c9ba2a9910_0 .net "Debe", 0 0, L_000001c9ba467b00;  1 drivers
v000001c9ba2a8b50_0 .net "Din", 0 0, L_000001c9ba449130;  1 drivers
v000001c9ba2a8c90_0 .net "Dout", 0 0, L_000001c9ba4683c0;  1 drivers
v000001c9ba2a8d30_0 .net "Ri", 0 0, L_000001c9ba4476f0;  1 drivers
v000001c9ba2a8f10_0 .net "Si", 0 0, L_000001c9ba4473d0;  1 drivers
v000001c9ba2a9050_0 .net *"_ivl_0", 0 0, L_000001c9ba466130;  1 drivers
v000001c9ba2a9190_0 .net *"_ivl_10", 0 0, L_000001c9ba468040;  1 drivers
v000001c9ba2a9230_0 .net *"_ivl_14", 0 0, L_000001c9ba4684a0;  1 drivers
v000001c9ba2e8010_0 .net *"_ivl_2", 0 0, L_000001c9ba466210;  1 drivers
v000001c9ba2e8ab0_0 .net *"_ivl_4", 0 0, L_000001c9ba467a90;  1 drivers
v000001c9ba2e92d0_0 .net *"_ivl_6", 0 0, L_000001c9ba4678d0;  1 drivers
v000001c9ba2e9190_0 .net *"_ivl_8", 0 0, L_000001c9ba468200;  1 drivers
S_000001c9ba2c94e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2c8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4680b0 .functor NOT 1, L_000001c9ba447790, C4<0>, C4<0>, C4<0>;
L_000001c9ba4685f0 .functor AND 1, L_000001c9ba4680b0, L_000001c9ba447830, C4<1>, C4<1>;
L_000001c9ba468120 .functor NOT 1, L_000001c9ba447790, C4<0>, C4<0>, C4<0>;
L_000001c9ba468c80 .functor AND 1, L_000001c9ba468120, L_000001c9ba448c30, C4<1>, C4<1>;
L_000001c9ba467860 .functor OR 1, L_000001c9ba4685f0, L_000001c9ba468c80, C4<0>, C4<0>;
L_000001c9ba468660 .functor AND 1, L_000001c9ba447830, L_000001c9ba448c30, C4<1>, C4<1>;
L_000001c9ba468510 .functor OR 1, L_000001c9ba467860, L_000001c9ba468660, C4<0>, C4<0>;
L_000001c9ba468190 .functor XOR 1, L_000001c9ba447790, L_000001c9ba447830, C4<0>, C4<0>;
L_000001c9ba469000 .functor XOR 1, L_000001c9ba468190, L_000001c9ba448c30, C4<0>, C4<0>;
v000001c9ba2e9e10_0 .net "Debe", 0 0, L_000001c9ba468510;  1 drivers
v000001c9ba2e7cf0_0 .net "Din", 0 0, L_000001c9ba448c30;  1 drivers
v000001c9ba2e8510_0 .net "Dout", 0 0, L_000001c9ba469000;  1 drivers
v000001c9ba2e8290_0 .net "Ri", 0 0, L_000001c9ba447830;  1 drivers
v000001c9ba2e81f0_0 .net "Si", 0 0, L_000001c9ba447790;  1 drivers
v000001c9ba2e80b0_0 .net *"_ivl_0", 0 0, L_000001c9ba4680b0;  1 drivers
v000001c9ba2e9cd0_0 .net *"_ivl_10", 0 0, L_000001c9ba468660;  1 drivers
v000001c9ba2e7c50_0 .net *"_ivl_14", 0 0, L_000001c9ba468190;  1 drivers
v000001c9ba2e8c90_0 .net *"_ivl_2", 0 0, L_000001c9ba4685f0;  1 drivers
v000001c9ba2e9370_0 .net *"_ivl_4", 0 0, L_000001c9ba468120;  1 drivers
v000001c9ba2e8790_0 .net *"_ivl_6", 0 0, L_000001c9ba468c80;  1 drivers
v000001c9ba2e9f50_0 .net *"_ivl_8", 0 0, L_000001c9ba467860;  1 drivers
S_000001c9ba2c9990 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba119da0 .param/l "i" 0 5 168, +C4<01001>;
S_000001c9ba2ce500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2c9990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba467780 .functor NOT 1, L_000001c9ba447ab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba467b70 .functor AND 1, L_000001c9ba467780, L_000001c9ba4480f0, C4<1>, C4<1>;
L_000001c9ba468f90 .functor NOT 1, L_000001c9ba447ab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4675c0 .functor AND 1, L_000001c9ba468f90, L_000001c9ba447c90, C4<1>, C4<1>;
L_000001c9ba468970 .functor OR 1, L_000001c9ba467b70, L_000001c9ba4675c0, C4<0>, C4<0>;
L_000001c9ba467e80 .functor AND 1, L_000001c9ba4480f0, L_000001c9ba447c90, C4<1>, C4<1>;
L_000001c9ba467e10 .functor OR 1, L_000001c9ba468970, L_000001c9ba467e80, C4<0>, C4<0>;
L_000001c9ba468580 .functor XOR 1, L_000001c9ba447ab0, L_000001c9ba4480f0, C4<0>, C4<0>;
L_000001c9ba468ba0 .functor XOR 1, L_000001c9ba468580, L_000001c9ba447c90, C4<0>, C4<0>;
v000001c9ba2e9eb0_0 .net "Debe", 0 0, L_000001c9ba467e10;  1 drivers
v000001c9ba2e97d0_0 .net "Din", 0 0, L_000001c9ba447c90;  1 drivers
v000001c9ba2e9870_0 .net "Dout", 0 0, L_000001c9ba468ba0;  1 drivers
v000001c9ba2e9410_0 .net "Ri", 0 0, L_000001c9ba4480f0;  1 drivers
v000001c9ba2e8150_0 .net "Si", 0 0, L_000001c9ba447ab0;  1 drivers
v000001c9ba2e8330_0 .net *"_ivl_0", 0 0, L_000001c9ba467780;  1 drivers
v000001c9ba2e7b10_0 .net *"_ivl_10", 0 0, L_000001c9ba467e80;  1 drivers
v000001c9ba2e85b0_0 .net *"_ivl_14", 0 0, L_000001c9ba468580;  1 drivers
v000001c9ba2e7bb0_0 .net *"_ivl_2", 0 0, L_000001c9ba467b70;  1 drivers
v000001c9ba2e9ff0_0 .net *"_ivl_4", 0 0, L_000001c9ba468f90;  1 drivers
v000001c9ba2e8830_0 .net *"_ivl_6", 0 0, L_000001c9ba4675c0;  1 drivers
v000001c9ba2e94b0_0 .net *"_ivl_8", 0 0, L_000001c9ba468970;  1 drivers
S_000001c9ba2cd240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2c9990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba467940 .functor NOT 1, L_000001c9ba4491d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba468820 .functor AND 1, L_000001c9ba467940, L_000001c9ba447d30, C4<1>, C4<1>;
L_000001c9ba4686d0 .functor NOT 1, L_000001c9ba4491d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba468740 .functor AND 1, L_000001c9ba4686d0, L_000001c9ba4482d0, C4<1>, C4<1>;
L_000001c9ba467ef0 .functor OR 1, L_000001c9ba468820, L_000001c9ba468740, C4<0>, C4<0>;
L_000001c9ba469070 .functor AND 1, L_000001c9ba447d30, L_000001c9ba4482d0, C4<1>, C4<1>;
L_000001c9ba4676a0 .functor OR 1, L_000001c9ba467ef0, L_000001c9ba469070, C4<0>, C4<0>;
L_000001c9ba468900 .functor XOR 1, L_000001c9ba4491d0, L_000001c9ba447d30, C4<0>, C4<0>;
L_000001c9ba468a50 .functor XOR 1, L_000001c9ba468900, L_000001c9ba4482d0, C4<0>, C4<0>;
v000001c9ba2e9910_0 .net "Debe", 0 0, L_000001c9ba4676a0;  1 drivers
v000001c9ba2e7d90_0 .net "Din", 0 0, L_000001c9ba4482d0;  1 drivers
v000001c9ba2e7e30_0 .net "Dout", 0 0, L_000001c9ba468a50;  1 drivers
v000001c9ba2e83d0_0 .net "Ri", 0 0, L_000001c9ba447d30;  1 drivers
v000001c9ba2e99b0_0 .net "Si", 0 0, L_000001c9ba4491d0;  1 drivers
v000001c9ba2e9a50_0 .net *"_ivl_0", 0 0, L_000001c9ba467940;  1 drivers
v000001c9ba2e9230_0 .net *"_ivl_10", 0 0, L_000001c9ba469070;  1 drivers
v000001c9ba2e8d30_0 .net *"_ivl_14", 0 0, L_000001c9ba468900;  1 drivers
v000001c9ba2e8470_0 .net *"_ivl_2", 0 0, L_000001c9ba468820;  1 drivers
v000001c9ba2e7f70_0 .net *"_ivl_4", 0 0, L_000001c9ba4686d0;  1 drivers
v000001c9ba2e7ed0_0 .net *"_ivl_6", 0 0, L_000001c9ba468740;  1 drivers
v000001c9ba2ea090_0 .net *"_ivl_8", 0 0, L_000001c9ba467ef0;  1 drivers
S_000001c9ba2ceb40 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1197a0 .param/l "i" 0 5 168, +C4<01010>;
S_000001c9ba2ce1e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ceb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba467a20 .functor NOT 1, L_000001c9ba448370, C4<0>, C4<0>, C4<0>;
L_000001c9ba468270 .functor AND 1, L_000001c9ba467a20, L_000001c9ba448410, C4<1>, C4<1>;
L_000001c9ba468e40 .functor NOT 1, L_000001c9ba448370, C4<0>, C4<0>, C4<0>;
L_000001c9ba468d60 .functor AND 1, L_000001c9ba468e40, L_000001c9ba448cd0, C4<1>, C4<1>;
L_000001c9ba4687b0 .functor OR 1, L_000001c9ba468270, L_000001c9ba468d60, C4<0>, C4<0>;
L_000001c9ba467f60 .functor AND 1, L_000001c9ba448410, L_000001c9ba448cd0, C4<1>, C4<1>;
L_000001c9ba468890 .functor OR 1, L_000001c9ba4687b0, L_000001c9ba467f60, C4<0>, C4<0>;
L_000001c9ba467fd0 .functor XOR 1, L_000001c9ba448370, L_000001c9ba448410, C4<0>, C4<0>;
L_000001c9ba467710 .functor XOR 1, L_000001c9ba467fd0, L_000001c9ba448cd0, C4<0>, C4<0>;
v000001c9ba2e8b50_0 .net "Debe", 0 0, L_000001c9ba468890;  1 drivers
v000001c9ba2e9050_0 .net "Din", 0 0, L_000001c9ba448cd0;  1 drivers
v000001c9ba2e8650_0 .net "Dout", 0 0, L_000001c9ba467710;  1 drivers
v000001c9ba2e86f0_0 .net "Ri", 0 0, L_000001c9ba448410;  1 drivers
v000001c9ba2e8dd0_0 .net "Si", 0 0, L_000001c9ba448370;  1 drivers
v000001c9ba2e88d0_0 .net *"_ivl_0", 0 0, L_000001c9ba467a20;  1 drivers
v000001c9ba2e9d70_0 .net *"_ivl_10", 0 0, L_000001c9ba467f60;  1 drivers
v000001c9ba2e9550_0 .net *"_ivl_14", 0 0, L_000001c9ba467fd0;  1 drivers
v000001c9ba2e7930_0 .net *"_ivl_2", 0 0, L_000001c9ba468270;  1 drivers
v000001c9ba2e8e70_0 .net *"_ivl_4", 0 0, L_000001c9ba468e40;  1 drivers
v000001c9ba2e8970_0 .net *"_ivl_6", 0 0, L_000001c9ba468d60;  1 drivers
v000001c9ba2e8a10_0 .net *"_ivl_8", 0 0, L_000001c9ba4687b0;  1 drivers
S_000001c9ba2cfc70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ceb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba467be0 .functor NOT 1, L_000001c9ba44ad50, C4<0>, C4<0>, C4<0>;
L_000001c9ba4682e0 .functor AND 1, L_000001c9ba467be0, L_000001c9ba449a90, C4<1>, C4<1>;
L_000001c9ba4679b0 .functor NOT 1, L_000001c9ba44ad50, C4<0>, C4<0>, C4<0>;
L_000001c9ba468cf0 .functor AND 1, L_000001c9ba4679b0, L_000001c9ba44b570, C4<1>, C4<1>;
L_000001c9ba468350 .functor OR 1, L_000001c9ba4682e0, L_000001c9ba468cf0, C4<0>, C4<0>;
L_000001c9ba468eb0 .functor AND 1, L_000001c9ba449a90, L_000001c9ba44b570, C4<1>, C4<1>;
L_000001c9ba467c50 .functor OR 1, L_000001c9ba468350, L_000001c9ba468eb0, C4<0>, C4<0>;
L_000001c9ba468dd0 .functor XOR 1, L_000001c9ba44ad50, L_000001c9ba449a90, C4<0>, C4<0>;
L_000001c9ba467cc0 .functor XOR 1, L_000001c9ba468dd0, L_000001c9ba44b570, C4<0>, C4<0>;
v000001c9ba2e79d0_0 .net "Debe", 0 0, L_000001c9ba467c50;  1 drivers
v000001c9ba2e8bf0_0 .net "Din", 0 0, L_000001c9ba44b570;  1 drivers
v000001c9ba2e7a70_0 .net "Dout", 0 0, L_000001c9ba467cc0;  1 drivers
v000001c9ba2e8f10_0 .net "Ri", 0 0, L_000001c9ba449a90;  1 drivers
v000001c9ba2e95f0_0 .net "Si", 0 0, L_000001c9ba44ad50;  1 drivers
v000001c9ba2e8fb0_0 .net *"_ivl_0", 0 0, L_000001c9ba467be0;  1 drivers
v000001c9ba2e9af0_0 .net *"_ivl_10", 0 0, L_000001c9ba468eb0;  1 drivers
v000001c9ba2e90f0_0 .net *"_ivl_14", 0 0, L_000001c9ba468dd0;  1 drivers
v000001c9ba2e9690_0 .net *"_ivl_2", 0 0, L_000001c9ba4682e0;  1 drivers
v000001c9ba2e9b90_0 .net *"_ivl_4", 0 0, L_000001c9ba4679b0;  1 drivers
v000001c9ba2e9730_0 .net *"_ivl_6", 0 0, L_000001c9ba468cf0;  1 drivers
v000001c9ba2e9c30_0 .net *"_ivl_8", 0 0, L_000001c9ba468350;  1 drivers
S_000001c9ba2cf180 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba119e60 .param/l "i" 0 5 168, +C4<01011>;
S_000001c9ba2cf7c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cf180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba468430 .functor NOT 1, L_000001c9ba449c70, C4<0>, C4<0>, C4<0>;
L_000001c9ba467d30 .functor AND 1, L_000001c9ba468430, L_000001c9ba4499f0, C4<1>, C4<1>;
L_000001c9ba4689e0 .functor NOT 1, L_000001c9ba449c70, C4<0>, C4<0>, C4<0>;
L_000001c9ba468ac0 .functor AND 1, L_000001c9ba4689e0, L_000001c9ba44ba70, C4<1>, C4<1>;
L_000001c9ba467630 .functor OR 1, L_000001c9ba467d30, L_000001c9ba468ac0, C4<0>, C4<0>;
L_000001c9ba467da0 .functor AND 1, L_000001c9ba4499f0, L_000001c9ba44ba70, C4<1>, C4<1>;
L_000001c9ba468b30 .functor OR 1, L_000001c9ba467630, L_000001c9ba467da0, C4<0>, C4<0>;
L_000001c9ba468c10 .functor XOR 1, L_000001c9ba449c70, L_000001c9ba4499f0, C4<0>, C4<0>;
L_000001c9ba468f20 .functor XOR 1, L_000001c9ba468c10, L_000001c9ba44ba70, C4<0>, C4<0>;
v000001c9ba2ea4f0_0 .net "Debe", 0 0, L_000001c9ba468b30;  1 drivers
v000001c9ba2ebb70_0 .net "Din", 0 0, L_000001c9ba44ba70;  1 drivers
v000001c9ba2eb350_0 .net "Dout", 0 0, L_000001c9ba468f20;  1 drivers
v000001c9ba2eb850_0 .net "Ri", 0 0, L_000001c9ba4499f0;  1 drivers
v000001c9ba2ea3b0_0 .net "Si", 0 0, L_000001c9ba449c70;  1 drivers
v000001c9ba2ea130_0 .net *"_ivl_0", 0 0, L_000001c9ba468430;  1 drivers
v000001c9ba2eb490_0 .net *"_ivl_10", 0 0, L_000001c9ba467da0;  1 drivers
v000001c9ba2ead10_0 .net *"_ivl_14", 0 0, L_000001c9ba468c10;  1 drivers
v000001c9ba2ec4d0_0 .net *"_ivl_2", 0 0, L_000001c9ba467d30;  1 drivers
v000001c9ba2eb710_0 .net *"_ivl_4", 0 0, L_000001c9ba4689e0;  1 drivers
v000001c9ba2ec2f0_0 .net *"_ivl_6", 0 0, L_000001c9ba468ac0;  1 drivers
v000001c9ba2eb530_0 .net *"_ivl_8", 0 0, L_000001c9ba467630;  1 drivers
S_000001c9ba2cd3d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cf180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4690e0 .functor NOT 1, L_000001c9ba44a2b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba467550 .functor AND 1, L_000001c9ba4690e0, L_000001c9ba44a990, C4<1>, C4<1>;
L_000001c9ba4677f0 .functor NOT 1, L_000001c9ba44a2b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba46a0a0 .functor AND 1, L_000001c9ba4677f0, L_000001c9ba449b30, C4<1>, C4<1>;
L_000001c9ba469d90 .functor OR 1, L_000001c9ba467550, L_000001c9ba46a0a0, C4<0>, C4<0>;
L_000001c9ba46a650 .functor AND 1, L_000001c9ba44a990, L_000001c9ba449b30, C4<1>, C4<1>;
L_000001c9ba46a9d0 .functor OR 1, L_000001c9ba469d90, L_000001c9ba46a650, C4<0>, C4<0>;
L_000001c9ba469ee0 .functor XOR 1, L_000001c9ba44a2b0, L_000001c9ba44a990, C4<0>, C4<0>;
L_000001c9ba46a5e0 .functor XOR 1, L_000001c9ba469ee0, L_000001c9ba449b30, C4<0>, C4<0>;
v000001c9ba2eadb0_0 .net "Debe", 0 0, L_000001c9ba46a9d0;  1 drivers
v000001c9ba2eb7b0_0 .net "Din", 0 0, L_000001c9ba449b30;  1 drivers
v000001c9ba2ec570_0 .net "Dout", 0 0, L_000001c9ba46a5e0;  1 drivers
v000001c9ba2ea310_0 .net "Ri", 0 0, L_000001c9ba44a990;  1 drivers
v000001c9ba2ea6d0_0 .net "Si", 0 0, L_000001c9ba44a2b0;  1 drivers
v000001c9ba2eac70_0 .net *"_ivl_0", 0 0, L_000001c9ba4690e0;  1 drivers
v000001c9ba2ebc10_0 .net *"_ivl_10", 0 0, L_000001c9ba46a650;  1 drivers
v000001c9ba2eb5d0_0 .net *"_ivl_14", 0 0, L_000001c9ba469ee0;  1 drivers
v000001c9ba2ec390_0 .net *"_ivl_2", 0 0, L_000001c9ba467550;  1 drivers
v000001c9ba2ec750_0 .net *"_ivl_4", 0 0, L_000001c9ba4677f0;  1 drivers
v000001c9ba2ec6b0_0 .net *"_ivl_6", 0 0, L_000001c9ba46a0a0;  1 drivers
v000001c9ba2ec430_0 .net *"_ivl_8", 0 0, L_000001c9ba469d90;  1 drivers
S_000001c9ba2ce690 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba119b20 .param/l "i" 0 5 168, +C4<01100>;
S_000001c9ba2cecd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ce690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba469e70 .functor NOT 1, L_000001c9ba44b250, C4<0>, C4<0>, C4<0>;
L_000001c9ba469f50 .functor AND 1, L_000001c9ba469e70, L_000001c9ba44b1b0, C4<1>, C4<1>;
L_000001c9ba469e00 .functor NOT 1, L_000001c9ba44b250, C4<0>, C4<0>, C4<0>;
L_000001c9ba469c40 .functor AND 1, L_000001c9ba469e00, L_000001c9ba44c010, C4<1>, C4<1>;
L_000001c9ba469a80 .functor OR 1, L_000001c9ba469f50, L_000001c9ba469c40, C4<0>, C4<0>;
L_000001c9ba46a180 .functor AND 1, L_000001c9ba44b1b0, L_000001c9ba44c010, C4<1>, C4<1>;
L_000001c9ba469af0 .functor OR 1, L_000001c9ba469a80, L_000001c9ba46a180, C4<0>, C4<0>;
L_000001c9ba469850 .functor XOR 1, L_000001c9ba44b250, L_000001c9ba44b1b0, C4<0>, C4<0>;
L_000001c9ba469bd0 .functor XOR 1, L_000001c9ba469850, L_000001c9ba44c010, C4<0>, C4<0>;
v000001c9ba2ea590_0 .net "Debe", 0 0, L_000001c9ba469af0;  1 drivers
v000001c9ba2ec610_0 .net "Din", 0 0, L_000001c9ba44c010;  1 drivers
v000001c9ba2ebfd0_0 .net "Dout", 0 0, L_000001c9ba469bd0;  1 drivers
v000001c9ba2ea8b0_0 .net "Ri", 0 0, L_000001c9ba44b1b0;  1 drivers
v000001c9ba2eae50_0 .net "Si", 0 0, L_000001c9ba44b250;  1 drivers
v000001c9ba2eaa90_0 .net *"_ivl_0", 0 0, L_000001c9ba469e70;  1 drivers
v000001c9ba2eb3f0_0 .net *"_ivl_10", 0 0, L_000001c9ba46a180;  1 drivers
v000001c9ba2ec7f0_0 .net *"_ivl_14", 0 0, L_000001c9ba469850;  1 drivers
v000001c9ba2eb8f0_0 .net *"_ivl_2", 0 0, L_000001c9ba469f50;  1 drivers
v000001c9ba2ebd50_0 .net *"_ivl_4", 0 0, L_000001c9ba469e00;  1 drivers
v000001c9ba2ec890_0 .net *"_ivl_6", 0 0, L_000001c9ba469c40;  1 drivers
v000001c9ba2ea1d0_0 .net *"_ivl_8", 0 0, L_000001c9ba469a80;  1 drivers
S_000001c9ba2cdba0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ce690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba469540 .functor NOT 1, L_000001c9ba44bcf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba469b60 .functor AND 1, L_000001c9ba469540, L_000001c9ba44b390, C4<1>, C4<1>;
L_000001c9ba46ab90 .functor NOT 1, L_000001c9ba44bcf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4698c0 .functor AND 1, L_000001c9ba46ab90, L_000001c9ba44c0b0, C4<1>, C4<1>;
L_000001c9ba4691c0 .functor OR 1, L_000001c9ba469b60, L_000001c9ba4698c0, C4<0>, C4<0>;
L_000001c9ba46a500 .functor AND 1, L_000001c9ba44b390, L_000001c9ba44c0b0, C4<1>, C4<1>;
L_000001c9ba469930 .functor OR 1, L_000001c9ba4691c0, L_000001c9ba46a500, C4<0>, C4<0>;
L_000001c9ba46a340 .functor XOR 1, L_000001c9ba44bcf0, L_000001c9ba44b390, C4<0>, C4<0>;
L_000001c9ba469380 .functor XOR 1, L_000001c9ba46a340, L_000001c9ba44c0b0, C4<0>, C4<0>;
v000001c9ba2eaef0_0 .net "Debe", 0 0, L_000001c9ba469930;  1 drivers
v000001c9ba2eb990_0 .net "Din", 0 0, L_000001c9ba44c0b0;  1 drivers
v000001c9ba2ea450_0 .net "Dout", 0 0, L_000001c9ba469380;  1 drivers
v000001c9ba2ea270_0 .net "Ri", 0 0, L_000001c9ba44b390;  1 drivers
v000001c9ba2ea630_0 .net "Si", 0 0, L_000001c9ba44bcf0;  1 drivers
v000001c9ba2eaf90_0 .net *"_ivl_0", 0 0, L_000001c9ba469540;  1 drivers
v000001c9ba2eb2b0_0 .net *"_ivl_10", 0 0, L_000001c9ba46a500;  1 drivers
v000001c9ba2eabd0_0 .net *"_ivl_14", 0 0, L_000001c9ba46a340;  1 drivers
v000001c9ba2ebcb0_0 .net *"_ivl_2", 0 0, L_000001c9ba469b60;  1 drivers
v000001c9ba2ea810_0 .net *"_ivl_4", 0 0, L_000001c9ba46ab90;  1 drivers
v000001c9ba2ea770_0 .net *"_ivl_6", 0 0, L_000001c9ba4698c0;  1 drivers
v000001c9ba2eb030_0 .net *"_ivl_8", 0 0, L_000001c9ba4691c0;  1 drivers
S_000001c9ba2ce820 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba1193e0 .param/l "i" 0 5 168, +C4<01101>;
S_000001c9ba2cda10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ce820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4699a0 .functor NOT 1, L_000001c9ba449bd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba46a3b0 .functor AND 1, L_000001c9ba4699a0, L_000001c9ba44b070, C4<1>, C4<1>;
L_000001c9ba46a730 .functor NOT 1, L_000001c9ba449bd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba469cb0 .functor AND 1, L_000001c9ba46a730, L_000001c9ba44b110, C4<1>, C4<1>;
L_000001c9ba469a10 .functor OR 1, L_000001c9ba46a3b0, L_000001c9ba469cb0, C4<0>, C4<0>;
L_000001c9ba4693f0 .functor AND 1, L_000001c9ba44b070, L_000001c9ba44b110, C4<1>, C4<1>;
L_000001c9ba46a960 .functor OR 1, L_000001c9ba469a10, L_000001c9ba4693f0, C4<0>, C4<0>;
L_000001c9ba46a1f0 .functor XOR 1, L_000001c9ba449bd0, L_000001c9ba44b070, C4<0>, C4<0>;
L_000001c9ba4692a0 .functor XOR 1, L_000001c9ba46a1f0, L_000001c9ba44b110, C4<0>, C4<0>;
v000001c9ba2ea950_0 .net "Debe", 0 0, L_000001c9ba46a960;  1 drivers
v000001c9ba2eba30_0 .net "Din", 0 0, L_000001c9ba44b110;  1 drivers
v000001c9ba2ec070_0 .net "Dout", 0 0, L_000001c9ba4692a0;  1 drivers
v000001c9ba2ea9f0_0 .net "Ri", 0 0, L_000001c9ba44b070;  1 drivers
v000001c9ba2eb0d0_0 .net "Si", 0 0, L_000001c9ba449bd0;  1 drivers
v000001c9ba2eab30_0 .net *"_ivl_0", 0 0, L_000001c9ba4699a0;  1 drivers
v000001c9ba2ec110_0 .net *"_ivl_10", 0 0, L_000001c9ba4693f0;  1 drivers
v000001c9ba2ec1b0_0 .net *"_ivl_14", 0 0, L_000001c9ba46a1f0;  1 drivers
v000001c9ba2ebad0_0 .net *"_ivl_2", 0 0, L_000001c9ba46a3b0;  1 drivers
v000001c9ba2eb170_0 .net *"_ivl_4", 0 0, L_000001c9ba46a730;  1 drivers
v000001c9ba2ec250_0 .net *"_ivl_6", 0 0, L_000001c9ba469cb0;  1 drivers
v000001c9ba2eb210_0 .net *"_ivl_8", 0 0, L_000001c9ba469a10;  1 drivers
S_000001c9ba2cd560 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ce820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba46a570 .functor NOT 1, L_000001c9ba44bd90, C4<0>, C4<0>, C4<0>;
L_000001c9ba469d20 .functor AND 1, L_000001c9ba46a570, L_000001c9ba449d10, C4<1>, C4<1>;
L_000001c9ba46a8f0 .functor NOT 1, L_000001c9ba44bd90, C4<0>, C4<0>, C4<0>;
L_000001c9ba469460 .functor AND 1, L_000001c9ba46a8f0, L_000001c9ba44b430, C4<1>, C4<1>;
L_000001c9ba469690 .functor OR 1, L_000001c9ba469d20, L_000001c9ba469460, C4<0>, C4<0>;
L_000001c9ba46aab0 .functor AND 1, L_000001c9ba449d10, L_000001c9ba44b430, C4<1>, C4<1>;
L_000001c9ba469fc0 .functor OR 1, L_000001c9ba469690, L_000001c9ba46aab0, C4<0>, C4<0>;
L_000001c9ba46a420 .functor XOR 1, L_000001c9ba44bd90, L_000001c9ba449d10, C4<0>, C4<0>;
L_000001c9ba46a260 .functor XOR 1, L_000001c9ba46a420, L_000001c9ba44b430, C4<0>, C4<0>;
v000001c9ba2eb670_0 .net "Debe", 0 0, L_000001c9ba469fc0;  1 drivers
v000001c9ba2ebdf0_0 .net "Din", 0 0, L_000001c9ba44b430;  1 drivers
v000001c9ba2ebe90_0 .net "Dout", 0 0, L_000001c9ba46a260;  1 drivers
v000001c9ba2ebf30_0 .net "Ri", 0 0, L_000001c9ba449d10;  1 drivers
v000001c9ba2ee4b0_0 .net "Si", 0 0, L_000001c9ba44bd90;  1 drivers
v000001c9ba2ecf70_0 .net *"_ivl_0", 0 0, L_000001c9ba46a570;  1 drivers
v000001c9ba2edfb0_0 .net *"_ivl_10", 0 0, L_000001c9ba46aab0;  1 drivers
v000001c9ba2ec9d0_0 .net *"_ivl_14", 0 0, L_000001c9ba46a420;  1 drivers
v000001c9ba2ed010_0 .net *"_ivl_2", 0 0, L_000001c9ba469d20;  1 drivers
v000001c9ba2ed8d0_0 .net *"_ivl_4", 0 0, L_000001c9ba46a8f0;  1 drivers
v000001c9ba2ed970_0 .net *"_ivl_6", 0 0, L_000001c9ba469460;  1 drivers
v000001c9ba2eed70_0 .net *"_ivl_8", 0 0, L_000001c9ba469690;  1 drivers
S_000001c9ba2cf630 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a120 .param/l "i" 0 5 168, +C4<01110>;
S_000001c9ba2d02b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cf630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba469700 .functor NOT 1, L_000001c9ba449db0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4697e0 .functor AND 1, L_000001c9ba469700, L_000001c9ba44be30, C4<1>, C4<1>;
L_000001c9ba46a030 .functor NOT 1, L_000001c9ba449db0, C4<0>, C4<0>, C4<0>;
L_000001c9ba46a6c0 .functor AND 1, L_000001c9ba46a030, L_000001c9ba44b2f0, C4<1>, C4<1>;
L_000001c9ba46a110 .functor OR 1, L_000001c9ba4697e0, L_000001c9ba46a6c0, C4<0>, C4<0>;
L_000001c9ba469150 .functor AND 1, L_000001c9ba44be30, L_000001c9ba44b2f0, C4<1>, C4<1>;
L_000001c9ba46a7a0 .functor OR 1, L_000001c9ba46a110, L_000001c9ba469150, C4<0>, C4<0>;
L_000001c9ba46ac70 .functor XOR 1, L_000001c9ba449db0, L_000001c9ba44be30, C4<0>, C4<0>;
L_000001c9ba46a2d0 .functor XOR 1, L_000001c9ba46ac70, L_000001c9ba44b2f0, C4<0>, C4<0>;
v000001c9ba2ee230_0 .net "Debe", 0 0, L_000001c9ba46a7a0;  1 drivers
v000001c9ba2edd30_0 .net "Din", 0 0, L_000001c9ba44b2f0;  1 drivers
v000001c9ba2ee410_0 .net "Dout", 0 0, L_000001c9ba46a2d0;  1 drivers
v000001c9ba2eee10_0 .net "Ri", 0 0, L_000001c9ba44be30;  1 drivers
v000001c9ba2ed470_0 .net "Si", 0 0, L_000001c9ba449db0;  1 drivers
v000001c9ba2ee2d0_0 .net *"_ivl_0", 0 0, L_000001c9ba469700;  1 drivers
v000001c9ba2eef50_0 .net *"_ivl_10", 0 0, L_000001c9ba469150;  1 drivers
v000001c9ba2ed510_0 .net *"_ivl_14", 0 0, L_000001c9ba46ac70;  1 drivers
v000001c9ba2ecbb0_0 .net *"_ivl_2", 0 0, L_000001c9ba4697e0;  1 drivers
v000001c9ba2ede70_0 .net *"_ivl_4", 0 0, L_000001c9ba46a030;  1 drivers
v000001c9ba2ecc50_0 .net *"_ivl_6", 0 0, L_000001c9ba46a6c0;  1 drivers
v000001c9ba2ec930_0 .net *"_ivl_8", 0 0, L_000001c9ba46a110;  1 drivers
S_000001c9ba2d0760 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cf630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba46a810 .functor NOT 1, L_000001c9ba449e50, C4<0>, C4<0>, C4<0>;
L_000001c9ba46a490 .functor AND 1, L_000001c9ba46a810, L_000001c9ba44b6b0, C4<1>, C4<1>;
L_000001c9ba46ac00 .functor NOT 1, L_000001c9ba449e50, C4<0>, C4<0>, C4<0>;
L_000001c9ba46a880 .functor AND 1, L_000001c9ba46ac00, L_000001c9ba44b930, C4<1>, C4<1>;
L_000001c9ba46aa40 .functor OR 1, L_000001c9ba46a490, L_000001c9ba46a880, C4<0>, C4<0>;
L_000001c9ba46ab20 .functor AND 1, L_000001c9ba44b6b0, L_000001c9ba44b930, C4<1>, C4<1>;
L_000001c9ba46ace0 .functor OR 1, L_000001c9ba46aa40, L_000001c9ba46ab20, C4<0>, C4<0>;
L_000001c9ba469230 .functor XOR 1, L_000001c9ba449e50, L_000001c9ba44b6b0, C4<0>, C4<0>;
L_000001c9ba469310 .functor XOR 1, L_000001c9ba469230, L_000001c9ba44b930, C4<0>, C4<0>;
v000001c9ba2eccf0_0 .net "Debe", 0 0, L_000001c9ba46ace0;  1 drivers
v000001c9ba2ee5f0_0 .net "Din", 0 0, L_000001c9ba44b930;  1 drivers
v000001c9ba2ee370_0 .net "Dout", 0 0, L_000001c9ba469310;  1 drivers
v000001c9ba2ed650_0 .net "Ri", 0 0, L_000001c9ba44b6b0;  1 drivers
v000001c9ba2ed0b0_0 .net "Si", 0 0, L_000001c9ba449e50;  1 drivers
v000001c9ba2eca70_0 .net *"_ivl_0", 0 0, L_000001c9ba46a810;  1 drivers
v000001c9ba2ee870_0 .net *"_ivl_10", 0 0, L_000001c9ba46ab20;  1 drivers
v000001c9ba2ee690_0 .net *"_ivl_14", 0 0, L_000001c9ba469230;  1 drivers
v000001c9ba2ed330_0 .net *"_ivl_2", 0 0, L_000001c9ba46a490;  1 drivers
v000001c9ba2ed1f0_0 .net *"_ivl_4", 0 0, L_000001c9ba46ac00;  1 drivers
v000001c9ba2eced0_0 .net *"_ivl_6", 0 0, L_000001c9ba46a880;  1 drivers
v000001c9ba2ed5b0_0 .net *"_ivl_8", 0 0, L_000001c9ba46aa40;  1 drivers
S_000001c9ba2d0440 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba119160 .param/l "i" 0 5 168, +C4<01111>;
S_000001c9ba2ce9b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2d0440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4694d0 .functor NOT 1, L_000001c9ba44a0d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4695b0 .functor AND 1, L_000001c9ba4694d0, L_000001c9ba44aa30, C4<1>, C4<1>;
L_000001c9ba469620 .functor NOT 1, L_000001c9ba44a0d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba469770 .functor AND 1, L_000001c9ba469620, L_000001c9ba44b610, C4<1>, C4<1>;
L_000001c9ba46ae30 .functor OR 1, L_000001c9ba4695b0, L_000001c9ba469770, C4<0>, C4<0>;
L_000001c9ba46aea0 .functor AND 1, L_000001c9ba44aa30, L_000001c9ba44b610, C4<1>, C4<1>;
L_000001c9ba46af10 .functor OR 1, L_000001c9ba46ae30, L_000001c9ba46aea0, C4<0>, C4<0>;
L_000001c9ba46af80 .functor XOR 1, L_000001c9ba44a0d0, L_000001c9ba44aa30, C4<0>, C4<0>;
L_000001c9ba46ad50 .functor XOR 1, L_000001c9ba46af80, L_000001c9ba44b610, C4<0>, C4<0>;
v000001c9ba2ed790_0 .net "Debe", 0 0, L_000001c9ba46af10;  1 drivers
v000001c9ba2eda10_0 .net "Din", 0 0, L_000001c9ba44b610;  1 drivers
v000001c9ba2ed6f0_0 .net "Dout", 0 0, L_000001c9ba46ad50;  1 drivers
v000001c9ba2ee190_0 .net "Ri", 0 0, L_000001c9ba44aa30;  1 drivers
v000001c9ba2ed150_0 .net "Si", 0 0, L_000001c9ba44a0d0;  1 drivers
v000001c9ba2eeb90_0 .net *"_ivl_0", 0 0, L_000001c9ba4694d0;  1 drivers
v000001c9ba2ee050_0 .net *"_ivl_10", 0 0, L_000001c9ba46aea0;  1 drivers
v000001c9ba2eea50_0 .net *"_ivl_14", 0 0, L_000001c9ba46af80;  1 drivers
v000001c9ba2eeeb0_0 .net *"_ivl_2", 0 0, L_000001c9ba4695b0;  1 drivers
v000001c9ba2ed290_0 .net *"_ivl_4", 0 0, L_000001c9ba469620;  1 drivers
v000001c9ba2edab0_0 .net *"_ivl_6", 0 0, L_000001c9ba469770;  1 drivers
v000001c9ba2eeff0_0 .net *"_ivl_8", 0 0, L_000001c9ba46ae30;  1 drivers
S_000001c9ba2cee60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2d0440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba46aff0 .functor NOT 1, L_000001c9ba44bed0, C4<0>, C4<0>, C4<0>;
L_000001c9ba46adc0 .functor AND 1, L_000001c9ba46aff0, L_000001c9ba44bbb0, C4<1>, C4<1>;
L_000001c9ba423140 .functor NOT 1, L_000001c9ba44bed0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a1b30 .functor AND 1, L_000001c9ba423140, L_000001c9ba44a7b0, C4<1>, C4<1>;
L_000001c9ba4a0080 .functor OR 1, L_000001c9ba46adc0, L_000001c9ba4a1b30, C4<0>, C4<0>;
L_000001c9ba4a19e0 .functor AND 1, L_000001c9ba44bbb0, L_000001c9ba44a7b0, C4<1>, C4<1>;
L_000001c9ba4a1900 .functor OR 1, L_000001c9ba4a0080, L_000001c9ba4a19e0, C4<0>, C4<0>;
L_000001c9ba4a0d30 .functor XOR 1, L_000001c9ba44bed0, L_000001c9ba44bbb0, C4<0>, C4<0>;
L_000001c9ba4a12e0 .functor XOR 1, L_000001c9ba4a0d30, L_000001c9ba44a7b0, C4<0>, C4<0>;
v000001c9ba2ee550_0 .net "Debe", 0 0, L_000001c9ba4a1900;  1 drivers
v000001c9ba2ee730_0 .net "Din", 0 0, L_000001c9ba44a7b0;  1 drivers
v000001c9ba2ed830_0 .net "Dout", 0 0, L_000001c9ba4a12e0;  1 drivers
v000001c9ba2ef090_0 .net "Ri", 0 0, L_000001c9ba44bbb0;  1 drivers
v000001c9ba2ecb10_0 .net "Si", 0 0, L_000001c9ba44bed0;  1 drivers
v000001c9ba2ed3d0_0 .net *"_ivl_0", 0 0, L_000001c9ba46aff0;  1 drivers
v000001c9ba2edb50_0 .net *"_ivl_10", 0 0, L_000001c9ba4a19e0;  1 drivers
v000001c9ba2ee7d0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a0d30;  1 drivers
v000001c9ba2edbf0_0 .net *"_ivl_2", 0 0, L_000001c9ba46adc0;  1 drivers
v000001c9ba2eec30_0 .net *"_ivl_4", 0 0, L_000001c9ba423140;  1 drivers
v000001c9ba2edc90_0 .net *"_ivl_6", 0 0, L_000001c9ba4a1b30;  1 drivers
v000001c9ba2ecd90_0 .net *"_ivl_8", 0 0, L_000001c9ba4a0080;  1 drivers
S_000001c9ba2cdd30 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a220 .param/l "i" 0 5 168, +C4<010000>;
S_000001c9ba2ce370 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a0cc0 .functor NOT 1, L_000001c9ba44b4d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0da0 .functor AND 1, L_000001c9ba4a0cc0, L_000001c9ba44b750, C4<1>, C4<1>;
L_000001c9ba4a0be0 .functor NOT 1, L_000001c9ba44b4d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0a90 .functor AND 1, L_000001c9ba4a0be0, L_000001c9ba449950, C4<1>, C4<1>;
L_000001c9ba4a08d0 .functor OR 1, L_000001c9ba4a0da0, L_000001c9ba4a0a90, C4<0>, C4<0>;
L_000001c9ba4a0fd0 .functor AND 1, L_000001c9ba44b750, L_000001c9ba449950, C4<1>, C4<1>;
L_000001c9ba4a0940 .functor OR 1, L_000001c9ba4a08d0, L_000001c9ba4a0fd0, C4<0>, C4<0>;
L_000001c9ba4a06a0 .functor XOR 1, L_000001c9ba44b4d0, L_000001c9ba44b750, C4<0>, C4<0>;
L_000001c9ba4a0a20 .functor XOR 1, L_000001c9ba4a06a0, L_000001c9ba449950, C4<0>, C4<0>;
v000001c9ba2ee910_0 .net "Debe", 0 0, L_000001c9ba4a0940;  1 drivers
v000001c9ba2ee9b0_0 .net "Din", 0 0, L_000001c9ba449950;  1 drivers
v000001c9ba2eddd0_0 .net "Dout", 0 0, L_000001c9ba4a0a20;  1 drivers
v000001c9ba2edf10_0 .net "Ri", 0 0, L_000001c9ba44b750;  1 drivers
v000001c9ba2ece30_0 .net "Si", 0 0, L_000001c9ba44b4d0;  1 drivers
v000001c9ba2ee0f0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a0cc0;  1 drivers
v000001c9ba2eeaf0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a0fd0;  1 drivers
v000001c9ba2eecd0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a06a0;  1 drivers
v000001c9ba2efef0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a0da0;  1 drivers
v000001c9ba2f0cb0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a0be0;  1 drivers
v000001c9ba2ef770_0 .net *"_ivl_6", 0 0, L_000001c9ba4a0a90;  1 drivers
v000001c9ba2f07b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a08d0;  1 drivers
S_000001c9ba2ceff0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a0390 .functor NOT 1, L_000001c9ba44bf70, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a09b0 .functor AND 1, L_000001c9ba4a0390, L_000001c9ba44b7f0, C4<1>, C4<1>;
L_000001c9ba4a1a50 .functor NOT 1, L_000001c9ba44bf70, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0710 .functor AND 1, L_000001c9ba4a1a50, L_000001c9ba449ef0, C4<1>, C4<1>;
L_000001c9ba4a0010 .functor OR 1, L_000001c9ba4a09b0, L_000001c9ba4a0710, C4<0>, C4<0>;
L_000001c9ba4a1350 .functor AND 1, L_000001c9ba44b7f0, L_000001c9ba449ef0, C4<1>, C4<1>;
L_000001c9ba4a0780 .functor OR 1, L_000001c9ba4a0010, L_000001c9ba4a1350, C4<0>, C4<0>;
L_000001c9ba4a1190 .functor XOR 1, L_000001c9ba44bf70, L_000001c9ba44b7f0, C4<0>, C4<0>;
L_000001c9ba4a01d0 .functor XOR 1, L_000001c9ba4a1190, L_000001c9ba449ef0, C4<0>, C4<0>;
v000001c9ba2ef590_0 .net "Debe", 0 0, L_000001c9ba4a0780;  1 drivers
v000001c9ba2efbd0_0 .net "Din", 0 0, L_000001c9ba449ef0;  1 drivers
v000001c9ba2f0170_0 .net "Dout", 0 0, L_000001c9ba4a01d0;  1 drivers
v000001c9ba2f02b0_0 .net "Ri", 0 0, L_000001c9ba44b7f0;  1 drivers
v000001c9ba2f0990_0 .net "Si", 0 0, L_000001c9ba44bf70;  1 drivers
v000001c9ba2f0530_0 .net *"_ivl_0", 0 0, L_000001c9ba4a0390;  1 drivers
v000001c9ba2efc70_0 .net *"_ivl_10", 0 0, L_000001c9ba4a1350;  1 drivers
v000001c9ba2ef810_0 .net *"_ivl_14", 0 0, L_000001c9ba4a1190;  1 drivers
v000001c9ba2f0a30_0 .net *"_ivl_2", 0 0, L_000001c9ba4a09b0;  1 drivers
v000001c9ba2f16b0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1a50;  1 drivers
v000001c9ba2f0710_0 .net *"_ivl_6", 0 0, L_000001c9ba4a0710;  1 drivers
v000001c9ba2f0b70_0 .net *"_ivl_8", 0 0, L_000001c9ba4a0010;  1 drivers
S_000001c9ba2cd6f0 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11b120 .param/l "i" 0 5 168, +C4<010001>;
S_000001c9ba2cfe00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cd6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a07f0 .functor NOT 1, L_000001c9ba449f90, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a1200 .functor AND 1, L_000001c9ba4a07f0, L_000001c9ba44afd0, C4<1>, C4<1>;
L_000001c9ba4a0b00 .functor NOT 1, L_000001c9ba449f90, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a1ac0 .functor AND 1, L_000001c9ba4a0b00, L_000001c9ba44a490, C4<1>, C4<1>;
L_000001c9ba4a1890 .functor OR 1, L_000001c9ba4a1200, L_000001c9ba4a1ac0, C4<0>, C4<0>;
L_000001c9ba4a04e0 .functor AND 1, L_000001c9ba44afd0, L_000001c9ba44a490, C4<1>, C4<1>;
L_000001c9ba4a13c0 .functor OR 1, L_000001c9ba4a1890, L_000001c9ba4a04e0, C4<0>, C4<0>;
L_000001c9ba4a17b0 .functor XOR 1, L_000001c9ba449f90, L_000001c9ba44afd0, C4<0>, C4<0>;
L_000001c9ba4a1430 .functor XOR 1, L_000001c9ba4a17b0, L_000001c9ba44a490, C4<0>, C4<0>;
v000001c9ba2efd10_0 .net "Debe", 0 0, L_000001c9ba4a13c0;  1 drivers
v000001c9ba2efdb0_0 .net "Din", 0 0, L_000001c9ba44a490;  1 drivers
v000001c9ba2f1610_0 .net "Dout", 0 0, L_000001c9ba4a1430;  1 drivers
v000001c9ba2eff90_0 .net "Ri", 0 0, L_000001c9ba44afd0;  1 drivers
v000001c9ba2f14d0_0 .net "Si", 0 0, L_000001c9ba449f90;  1 drivers
v000001c9ba2f0c10_0 .net *"_ivl_0", 0 0, L_000001c9ba4a07f0;  1 drivers
v000001c9ba2f17f0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a04e0;  1 drivers
v000001c9ba2f03f0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a17b0;  1 drivers
v000001c9ba2f0d50_0 .net *"_ivl_2", 0 0, L_000001c9ba4a1200;  1 drivers
v000001c9ba2ef8b0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a0b00;  1 drivers
v000001c9ba2ef270_0 .net *"_ivl_6", 0 0, L_000001c9ba4a1ac0;  1 drivers
v000001c9ba2f1070_0 .net *"_ivl_8", 0 0, L_000001c9ba4a1890;  1 drivers
S_000001c9ba2d05d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cd6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a0e10 .functor NOT 1, L_000001c9ba44a670, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0e80 .functor AND 1, L_000001c9ba4a0e10, L_000001c9ba44a350, C4<1>, C4<1>;
L_000001c9ba4a1820 .functor NOT 1, L_000001c9ba44a670, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a1510 .functor AND 1, L_000001c9ba4a1820, L_000001c9ba44a030, C4<1>, C4<1>;
L_000001c9ba4a1970 .functor OR 1, L_000001c9ba4a0e80, L_000001c9ba4a1510, C4<0>, C4<0>;
L_000001c9ba4a02b0 .functor AND 1, L_000001c9ba44a350, L_000001c9ba44a030, C4<1>, C4<1>;
L_000001c9ba4a1120 .functor OR 1, L_000001c9ba4a1970, L_000001c9ba4a02b0, C4<0>, C4<0>;
L_000001c9ba4a0400 .functor XOR 1, L_000001c9ba44a670, L_000001c9ba44a350, C4<0>, C4<0>;
L_000001c9ba4a0860 .functor XOR 1, L_000001c9ba4a0400, L_000001c9ba44a030, C4<0>, C4<0>;
v000001c9ba2f1570_0 .net "Debe", 0 0, L_000001c9ba4a1120;  1 drivers
v000001c9ba2f0490_0 .net "Din", 0 0, L_000001c9ba44a030;  1 drivers
v000001c9ba2f0df0_0 .net "Dout", 0 0, L_000001c9ba4a0860;  1 drivers
v000001c9ba2f0e90_0 .net "Ri", 0 0, L_000001c9ba44a350;  1 drivers
v000001c9ba2f12f0_0 .net "Si", 0 0, L_000001c9ba44a670;  1 drivers
v000001c9ba2ef9f0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a0e10;  1 drivers
v000001c9ba2f0350_0 .net *"_ivl_10", 0 0, L_000001c9ba4a02b0;  1 drivers
v000001c9ba2f0f30_0 .net *"_ivl_14", 0 0, L_000001c9ba4a0400;  1 drivers
v000001c9ba2ef450_0 .net *"_ivl_2", 0 0, L_000001c9ba4a0e80;  1 drivers
v000001c9ba2f0210_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1820;  1 drivers
v000001c9ba2f0030_0 .net *"_ivl_6", 0 0, L_000001c9ba4a1510;  1 drivers
v000001c9ba2f0ad0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a1970;  1 drivers
S_000001c9ba2cd880 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a160 .param/l "i" 0 5 168, +C4<010010>;
S_000001c9ba2cdec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cd880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a1040 .functor NOT 1, L_000001c9ba44a170, C4<0>, C4<0>, C4<0>;
L_000001c9ba49ffa0 .functor AND 1, L_000001c9ba4a1040, L_000001c9ba44b890, C4<1>, C4<1>;
L_000001c9ba4a1580 .functor NOT 1, L_000001c9ba44a170, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0b70 .functor AND 1, L_000001c9ba4a1580, L_000001c9ba44b9d0, C4<1>, C4<1>;
L_000001c9ba4a0c50 .functor OR 1, L_000001c9ba49ffa0, L_000001c9ba4a0b70, C4<0>, C4<0>;
L_000001c9ba4a0240 .functor AND 1, L_000001c9ba44b890, L_000001c9ba44b9d0, C4<1>, C4<1>;
L_000001c9ba4a00f0 .functor OR 1, L_000001c9ba4a0c50, L_000001c9ba4a0240, C4<0>, C4<0>;
L_000001c9ba4a10b0 .functor XOR 1, L_000001c9ba44a170, L_000001c9ba44b890, C4<0>, C4<0>;
L_000001c9ba4a0160 .functor XOR 1, L_000001c9ba4a10b0, L_000001c9ba44b9d0, C4<0>, C4<0>;
v000001c9ba2f05d0_0 .net "Debe", 0 0, L_000001c9ba4a00f0;  1 drivers
v000001c9ba2f1750_0 .net "Din", 0 0, L_000001c9ba44b9d0;  1 drivers
v000001c9ba2efe50_0 .net "Dout", 0 0, L_000001c9ba4a0160;  1 drivers
v000001c9ba2f0fd0_0 .net "Ri", 0 0, L_000001c9ba44b890;  1 drivers
v000001c9ba2f0850_0 .net "Si", 0 0, L_000001c9ba44a170;  1 drivers
v000001c9ba2ef310_0 .net *"_ivl_0", 0 0, L_000001c9ba4a1040;  1 drivers
v000001c9ba2f1110_0 .net *"_ivl_10", 0 0, L_000001c9ba4a0240;  1 drivers
v000001c9ba2f11b0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a10b0;  1 drivers
v000001c9ba2f00d0_0 .net *"_ivl_2", 0 0, L_000001c9ba49ffa0;  1 drivers
v000001c9ba2f0670_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1580;  1 drivers
v000001c9ba2ef950_0 .net *"_ivl_6", 0 0, L_000001c9ba4a0b70;  1 drivers
v000001c9ba2f1890_0 .net *"_ivl_8", 0 0, L_000001c9ba4a0c50;  1 drivers
S_000001c9ba2cfae0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cd880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a14a0 .functor NOT 1, L_000001c9ba44a210, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0ef0 .functor AND 1, L_000001c9ba4a14a0, L_000001c9ba44a3f0, C4<1>, C4<1>;
L_000001c9ba4a1740 .functor NOT 1, L_000001c9ba44a210, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0320 .functor AND 1, L_000001c9ba4a1740, L_000001c9ba44bb10, C4<1>, C4<1>;
L_000001c9ba4a0550 .functor OR 1, L_000001c9ba4a0ef0, L_000001c9ba4a0320, C4<0>, C4<0>;
L_000001c9ba4a0470 .functor AND 1, L_000001c9ba44a3f0, L_000001c9ba44bb10, C4<1>, C4<1>;
L_000001c9ba4a0f60 .functor OR 1, L_000001c9ba4a0550, L_000001c9ba4a0470, C4<0>, C4<0>;
L_000001c9ba4a1270 .functor XOR 1, L_000001c9ba44a210, L_000001c9ba44a3f0, C4<0>, C4<0>;
L_000001c9ba4a15f0 .functor XOR 1, L_000001c9ba4a1270, L_000001c9ba44bb10, C4<0>, C4<0>;
v000001c9ba2f1250_0 .net "Debe", 0 0, L_000001c9ba4a0f60;  1 drivers
v000001c9ba2efa90_0 .net "Din", 0 0, L_000001c9ba44bb10;  1 drivers
v000001c9ba2ef130_0 .net "Dout", 0 0, L_000001c9ba4a15f0;  1 drivers
v000001c9ba2ef630_0 .net "Ri", 0 0, L_000001c9ba44a3f0;  1 drivers
v000001c9ba2ef1d0_0 .net "Si", 0 0, L_000001c9ba44a210;  1 drivers
v000001c9ba2f1390_0 .net *"_ivl_0", 0 0, L_000001c9ba4a14a0;  1 drivers
v000001c9ba2f08f0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a0470;  1 drivers
v000001c9ba2f1430_0 .net *"_ivl_14", 0 0, L_000001c9ba4a1270;  1 drivers
v000001c9ba2ef3b0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a0ef0;  1 drivers
v000001c9ba2ef4f0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1740;  1 drivers
v000001c9ba2ef6d0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a0320;  1 drivers
v000001c9ba2efb30_0 .net *"_ivl_8", 0 0, L_000001c9ba4a0550;  1 drivers
S_000001c9ba2ce050 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a460 .param/l "i" 0 5 168, +C4<010011>;
S_000001c9ba2cf310 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2ce050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a05c0 .functor NOT 1, L_000001c9ba44a530, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a0630 .functor AND 1, L_000001c9ba4a05c0, L_000001c9ba44a5d0, C4<1>, C4<1>;
L_000001c9ba4a1660 .functor NOT 1, L_000001c9ba44a530, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a16d0 .functor AND 1, L_000001c9ba4a1660, L_000001c9ba44bc50, C4<1>, C4<1>;
L_000001c9ba4a2b60 .functor OR 1, L_000001c9ba4a0630, L_000001c9ba4a16d0, C4<0>, C4<0>;
L_000001c9ba4a1ba0 .functor AND 1, L_000001c9ba44a5d0, L_000001c9ba44bc50, C4<1>, C4<1>;
L_000001c9ba4a31f0 .functor OR 1, L_000001c9ba4a2b60, L_000001c9ba4a1ba0, C4<0>, C4<0>;
L_000001c9ba4a36c0 .functor XOR 1, L_000001c9ba44a530, L_000001c9ba44a5d0, C4<0>, C4<0>;
L_000001c9ba4a2690 .functor XOR 1, L_000001c9ba4a36c0, L_000001c9ba44bc50, C4<0>, C4<0>;
v000001c9ba2f2010_0 .net "Debe", 0 0, L_000001c9ba4a31f0;  1 drivers
v000001c9ba2f3cd0_0 .net "Din", 0 0, L_000001c9ba44bc50;  1 drivers
v000001c9ba2f1c50_0 .net "Dout", 0 0, L_000001c9ba4a2690;  1 drivers
v000001c9ba2f2c90_0 .net "Ri", 0 0, L_000001c9ba44a5d0;  1 drivers
v000001c9ba2f3d70_0 .net "Si", 0 0, L_000001c9ba44a530;  1 drivers
v000001c9ba2f3ff0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a05c0;  1 drivers
v000001c9ba2f2650_0 .net *"_ivl_10", 0 0, L_000001c9ba4a1ba0;  1 drivers
v000001c9ba2f2a10_0 .net *"_ivl_14", 0 0, L_000001c9ba4a36c0;  1 drivers
v000001c9ba2f20b0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a0630;  1 drivers
v000001c9ba2f2ab0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1660;  1 drivers
v000001c9ba2f32d0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a16d0;  1 drivers
v000001c9ba2f25b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a2b60;  1 drivers
S_000001c9ba2cf4a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2ce050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a3180 .functor NOT 1, L_000001c9ba44a710, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a2af0 .functor AND 1, L_000001c9ba4a3180, L_000001c9ba44a850, C4<1>, C4<1>;
L_000001c9ba4a35e0 .functor NOT 1, L_000001c9ba44a710, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a2620 .functor AND 1, L_000001c9ba4a35e0, L_000001c9ba44a8f0, C4<1>, C4<1>;
L_000001c9ba4a24d0 .functor OR 1, L_000001c9ba4a2af0, L_000001c9ba4a2620, C4<0>, C4<0>;
L_000001c9ba4a2380 .functor AND 1, L_000001c9ba44a850, L_000001c9ba44a8f0, C4<1>, C4<1>;
L_000001c9ba4a3650 .functor OR 1, L_000001c9ba4a24d0, L_000001c9ba4a2380, C4<0>, C4<0>;
L_000001c9ba4a2310 .functor XOR 1, L_000001c9ba44a710, L_000001c9ba44a850, C4<0>, C4<0>;
L_000001c9ba4a30a0 .functor XOR 1, L_000001c9ba4a2310, L_000001c9ba44a8f0, C4<0>, C4<0>;
v000001c9ba2f3870_0 .net "Debe", 0 0, L_000001c9ba4a3650;  1 drivers
v000001c9ba2f3410_0 .net "Din", 0 0, L_000001c9ba44a8f0;  1 drivers
v000001c9ba2f2470_0 .net "Dout", 0 0, L_000001c9ba4a30a0;  1 drivers
v000001c9ba2f26f0_0 .net "Ri", 0 0, L_000001c9ba44a850;  1 drivers
v000001c9ba2f1b10_0 .net "Si", 0 0, L_000001c9ba44a710;  1 drivers
v000001c9ba2f2510_0 .net *"_ivl_0", 0 0, L_000001c9ba4a3180;  1 drivers
v000001c9ba2f1bb0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a2380;  1 drivers
v000001c9ba2f3910_0 .net *"_ivl_14", 0 0, L_000001c9ba4a2310;  1 drivers
v000001c9ba2f2790_0 .net *"_ivl_2", 0 0, L_000001c9ba4a2af0;  1 drivers
v000001c9ba2f34b0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a35e0;  1 drivers
v000001c9ba2f1f70_0 .net *"_ivl_6", 0 0, L_000001c9ba4a2620;  1 drivers
v000001c9ba2f2fb0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a24d0;  1 drivers
S_000001c9ba2cf950 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a4e0 .param/l "i" 0 5 168, +C4<010100>;
S_000001c9ba2d08f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2cf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a3260 .functor NOT 1, L_000001c9ba44aad0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a1cf0 .functor AND 1, L_000001c9ba4a3260, L_000001c9ba44ab70, C4<1>, C4<1>;
L_000001c9ba4a2d90 .functor NOT 1, L_000001c9ba44aad0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a2fc0 .functor AND 1, L_000001c9ba4a2d90, L_000001c9ba44ac10, C4<1>, C4<1>;
L_000001c9ba4a2a10 .functor OR 1, L_000001c9ba4a1cf0, L_000001c9ba4a2fc0, C4<0>, C4<0>;
L_000001c9ba4a3730 .functor AND 1, L_000001c9ba44ab70, L_000001c9ba44ac10, C4<1>, C4<1>;
L_000001c9ba4a2700 .functor OR 1, L_000001c9ba4a2a10, L_000001c9ba4a3730, C4<0>, C4<0>;
L_000001c9ba4a2e00 .functor XOR 1, L_000001c9ba44aad0, L_000001c9ba44ab70, C4<0>, C4<0>;
L_000001c9ba4a2d20 .functor XOR 1, L_000001c9ba4a2e00, L_000001c9ba44ac10, C4<0>, C4<0>;
v000001c9ba2f4090_0 .net "Debe", 0 0, L_000001c9ba4a2700;  1 drivers
v000001c9ba2f3e10_0 .net "Din", 0 0, L_000001c9ba44ac10;  1 drivers
v000001c9ba2f3690_0 .net "Dout", 0 0, L_000001c9ba4a2d20;  1 drivers
v000001c9ba2f39b0_0 .net "Ri", 0 0, L_000001c9ba44ab70;  1 drivers
v000001c9ba2f3a50_0 .net "Si", 0 0, L_000001c9ba44aad0;  1 drivers
v000001c9ba2f2150_0 .net *"_ivl_0", 0 0, L_000001c9ba4a3260;  1 drivers
v000001c9ba2f1e30_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3730;  1 drivers
v000001c9ba2f3eb0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a2e00;  1 drivers
v000001c9ba2f2f10_0 .net *"_ivl_2", 0 0, L_000001c9ba4a1cf0;  1 drivers
v000001c9ba2f2830_0 .net *"_ivl_4", 0 0, L_000001c9ba4a2d90;  1 drivers
v000001c9ba2f3230_0 .net *"_ivl_6", 0 0, L_000001c9ba4a2fc0;  1 drivers
v000001c9ba2f3f50_0 .net *"_ivl_8", 0 0, L_000001c9ba4a2a10;  1 drivers
S_000001c9ba2cff90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2cf950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a3420 .functor NOT 1, L_000001c9ba44acb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a2930 .functor AND 1, L_000001c9ba4a3420, L_000001c9ba44adf0, C4<1>, C4<1>;
L_000001c9ba4a1c80 .functor NOT 1, L_000001c9ba44acb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a33b0 .functor AND 1, L_000001c9ba4a1c80, L_000001c9ba44ae90, C4<1>, C4<1>;
L_000001c9ba4a1eb0 .functor OR 1, L_000001c9ba4a2930, L_000001c9ba4a33b0, C4<0>, C4<0>;
L_000001c9ba4a2e70 .functor AND 1, L_000001c9ba44adf0, L_000001c9ba44ae90, C4<1>, C4<1>;
L_000001c9ba4a2000 .functor OR 1, L_000001c9ba4a1eb0, L_000001c9ba4a2e70, C4<0>, C4<0>;
L_000001c9ba4a2bd0 .functor XOR 1, L_000001c9ba44acb0, L_000001c9ba44adf0, C4<0>, C4<0>;
L_000001c9ba4a2c40 .functor XOR 1, L_000001c9ba4a2bd0, L_000001c9ba44ae90, C4<0>, C4<0>;
v000001c9ba2f23d0_0 .net "Debe", 0 0, L_000001c9ba4a2000;  1 drivers
v000001c9ba2f28d0_0 .net "Din", 0 0, L_000001c9ba44ae90;  1 drivers
v000001c9ba2f1930_0 .net "Dout", 0 0, L_000001c9ba4a2c40;  1 drivers
v000001c9ba2f2970_0 .net "Ri", 0 0, L_000001c9ba44adf0;  1 drivers
v000001c9ba2f19d0_0 .net "Si", 0 0, L_000001c9ba44acb0;  1 drivers
v000001c9ba2f3370_0 .net *"_ivl_0", 0 0, L_000001c9ba4a3420;  1 drivers
v000001c9ba2f1a70_0 .net *"_ivl_10", 0 0, L_000001c9ba4a2e70;  1 drivers
v000001c9ba2f2bf0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a2bd0;  1 drivers
v000001c9ba2f3550_0 .net *"_ivl_2", 0 0, L_000001c9ba4a2930;  1 drivers
v000001c9ba2f21f0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1c80;  1 drivers
v000001c9ba2f1cf0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a33b0;  1 drivers
v000001c9ba2f3af0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a1eb0;  1 drivers
S_000001c9ba2d0a80 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a560 .param/l "i" 0 5 168, +C4<010101>;
S_000001c9ba2d0120 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2d0a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a2540 .functor NOT 1, L_000001c9ba44af30, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a32d0 .functor AND 1, L_000001c9ba4a2540, L_000001c9ba44d550, C4<1>, C4<1>;
L_000001c9ba4a1c10 .functor NOT 1, L_000001c9ba44af30, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a22a0 .functor AND 1, L_000001c9ba4a1c10, L_000001c9ba44de10, C4<1>, C4<1>;
L_000001c9ba4a1e40 .functor OR 1, L_000001c9ba4a32d0, L_000001c9ba4a22a0, C4<0>, C4<0>;
L_000001c9ba4a3490 .functor AND 1, L_000001c9ba44d550, L_000001c9ba44de10, C4<1>, C4<1>;
L_000001c9ba4a2cb0 .functor OR 1, L_000001c9ba4a1e40, L_000001c9ba4a3490, C4<0>, C4<0>;
L_000001c9ba4a2a80 .functor XOR 1, L_000001c9ba44af30, L_000001c9ba44d550, C4<0>, C4<0>;
L_000001c9ba4a2f50 .functor XOR 1, L_000001c9ba4a2a80, L_000001c9ba44de10, C4<0>, C4<0>;
v000001c9ba2f35f0_0 .net "Debe", 0 0, L_000001c9ba4a2cb0;  1 drivers
v000001c9ba2f2290_0 .net "Din", 0 0, L_000001c9ba44de10;  1 drivers
v000001c9ba2f3050_0 .net "Dout", 0 0, L_000001c9ba4a2f50;  1 drivers
v000001c9ba2f1d90_0 .net "Ri", 0 0, L_000001c9ba44d550;  1 drivers
v000001c9ba2f30f0_0 .net "Si", 0 0, L_000001c9ba44af30;  1 drivers
v000001c9ba2f37d0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a2540;  1 drivers
v000001c9ba2f1ed0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3490;  1 drivers
v000001c9ba2f2330_0 .net *"_ivl_14", 0 0, L_000001c9ba4a2a80;  1 drivers
v000001c9ba2f2b50_0 .net *"_ivl_2", 0 0, L_000001c9ba4a32d0;  1 drivers
v000001c9ba2f2d30_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1c10;  1 drivers
v000001c9ba2f2dd0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a22a0;  1 drivers
v000001c9ba2f3730_0 .net *"_ivl_8", 0 0, L_000001c9ba4a1e40;  1 drivers
S_000001c9ba2d0c10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2d0a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a23f0 .functor NOT 1, L_000001c9ba44c8d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3340 .functor AND 1, L_000001c9ba4a23f0, L_000001c9ba44d5f0, C4<1>, C4<1>;
L_000001c9ba4a1d60 .functor NOT 1, L_000001c9ba44c8d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a20e0 .functor AND 1, L_000001c9ba4a1d60, L_000001c9ba44c290, C4<1>, C4<1>;
L_000001c9ba4a3500 .functor OR 1, L_000001c9ba4a3340, L_000001c9ba4a20e0, C4<0>, C4<0>;
L_000001c9ba4a2460 .functor AND 1, L_000001c9ba44d5f0, L_000001c9ba44c290, C4<1>, C4<1>;
L_000001c9ba4a2ee0 .functor OR 1, L_000001c9ba4a3500, L_000001c9ba4a2460, C4<0>, C4<0>;
L_000001c9ba4a25b0 .functor XOR 1, L_000001c9ba44c8d0, L_000001c9ba44d5f0, C4<0>, C4<0>;
L_000001c9ba4a2770 .functor XOR 1, L_000001c9ba4a25b0, L_000001c9ba44c290, C4<0>, C4<0>;
v000001c9ba2f2e70_0 .net "Debe", 0 0, L_000001c9ba4a2ee0;  1 drivers
v000001c9ba2f3190_0 .net "Din", 0 0, L_000001c9ba44c290;  1 drivers
v000001c9ba2f3b90_0 .net "Dout", 0 0, L_000001c9ba4a2770;  1 drivers
v000001c9ba2f3c30_0 .net "Ri", 0 0, L_000001c9ba44d5f0;  1 drivers
v000001c9ba2f5530_0 .net "Si", 0 0, L_000001c9ba44c8d0;  1 drivers
v000001c9ba2f4ef0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a23f0;  1 drivers
v000001c9ba2f62f0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a2460;  1 drivers
v000001c9ba2f6390_0 .net *"_ivl_14", 0 0, L_000001c9ba4a25b0;  1 drivers
v000001c9ba2f5670_0 .net *"_ivl_2", 0 0, L_000001c9ba4a3340;  1 drivers
v000001c9ba2f4bd0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a1d60;  1 drivers
v000001c9ba2f4db0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a20e0;  1 drivers
v000001c9ba2f6610_0 .net *"_ivl_8", 0 0, L_000001c9ba4a3500;  1 drivers
S_000001c9ba2d0da0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
P_000001c9ba11a820 .param/l "i" 0 5 168, +C4<010110>;
S_000001c9ba2cd0b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c9ba2d0da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a3030 .functor NOT 1, L_000001c9ba44db90, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a27e0 .functor AND 1, L_000001c9ba4a3030, L_000001c9ba44c970, C4<1>, C4<1>;
L_000001c9ba4a29a0 .functor NOT 1, L_000001c9ba44db90, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3110 .functor AND 1, L_000001c9ba4a29a0, L_000001c9ba44d690, C4<1>, C4<1>;
L_000001c9ba4a1dd0 .functor OR 1, L_000001c9ba4a27e0, L_000001c9ba4a3110, C4<0>, C4<0>;
L_000001c9ba4a3570 .functor AND 1, L_000001c9ba44c970, L_000001c9ba44d690, C4<1>, C4<1>;
L_000001c9ba4a1f20 .functor OR 1, L_000001c9ba4a1dd0, L_000001c9ba4a3570, C4<0>, C4<0>;
L_000001c9ba4a1f90 .functor XOR 1, L_000001c9ba44db90, L_000001c9ba44c970, C4<0>, C4<0>;
L_000001c9ba4a2070 .functor XOR 1, L_000001c9ba4a1f90, L_000001c9ba44d690, C4<0>, C4<0>;
v000001c9ba2f4770_0 .net "Debe", 0 0, L_000001c9ba4a1f20;  1 drivers
v000001c9ba2f4270_0 .net "Din", 0 0, L_000001c9ba44d690;  1 drivers
v000001c9ba2f6070_0 .net "Dout", 0 0, L_000001c9ba4a2070;  1 drivers
v000001c9ba2f5df0_0 .net "Ri", 0 0, L_000001c9ba44c970;  1 drivers
v000001c9ba2f5710_0 .net "Si", 0 0, L_000001c9ba44db90;  1 drivers
v000001c9ba2f64d0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a3030;  1 drivers
v000001c9ba2f4310_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3570;  1 drivers
v000001c9ba2f6570_0 .net *"_ivl_14", 0 0, L_000001c9ba4a1f90;  1 drivers
v000001c9ba2f53f0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a27e0;  1 drivers
v000001c9ba2f5cb0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a29a0;  1 drivers
v000001c9ba2f48b0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a3110;  1 drivers
v000001c9ba2f66b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a1dd0;  1 drivers
S_000001c9ba2d1a20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c9ba2d0da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a2150 .functor NOT 1, L_000001c9ba44e6d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a21c0 .functor AND 1, L_000001c9ba4a2150, L_000001c9ba44d190, C4<1>, C4<1>;
L_000001c9ba4a2230 .functor NOT 1, L_000001c9ba44e6d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a2850 .functor AND 1, L_000001c9ba4a2230, L_000001c9ba44cc90, C4<1>, C4<1>;
L_000001c9ba4a28c0 .functor OR 1, L_000001c9ba4a21c0, L_000001c9ba4a2850, C4<0>, C4<0>;
L_000001c9ba4a4bc0 .functor AND 1, L_000001c9ba44d190, L_000001c9ba44cc90, C4<1>, C4<1>;
L_000001c9ba4a4610 .functor OR 1, L_000001c9ba4a28c0, L_000001c9ba4a4bc0, C4<0>, C4<0>;
L_000001c9ba4a51e0 .functor XOR 1, L_000001c9ba44e6d0, L_000001c9ba44d190, C4<0>, C4<0>;
L_000001c9ba4a3c00 .functor XOR 1, L_000001c9ba4a51e0, L_000001c9ba44cc90, C4<0>, C4<0>;
v000001c9ba2f5210_0 .net "Debe", 0 0, L_000001c9ba4a4610;  1 drivers
v000001c9ba2f6750_0 .net "Din", 0 0, L_000001c9ba44cc90;  1 drivers
v000001c9ba2f6110_0 .net "Dout", 0 0, L_000001c9ba4a3c00;  1 drivers
v000001c9ba2f5350_0 .net "Ri", 0 0, L_000001c9ba44d190;  1 drivers
v000001c9ba2f52b0_0 .net "Si", 0 0, L_000001c9ba44e6d0;  1 drivers
v000001c9ba2f44f0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a2150;  1 drivers
v000001c9ba2f67f0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a4bc0;  1 drivers
v000001c9ba2f5fd0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a51e0;  1 drivers
v000001c9ba2f4950_0 .net *"_ivl_2", 0 0, L_000001c9ba4a21c0;  1 drivers
v000001c9ba2f5ad0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a2230;  1 drivers
v000001c9ba2f49f0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a2850;  1 drivers
v000001c9ba2f4810_0 .net *"_ivl_8", 0 0, L_000001c9ba4a28c0;  1 drivers
S_000001c9ba2d2e70 .scope module, "rounder" "RoundNearestEven" 5 207, 6 22 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9b9c7e3b0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9b9c7e3e8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9b9c7e420 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9b9c7e458 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba4a5410 .functor NOT 1, L_000001c9ba44cbf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a67c0 .functor OR 1, L_000001c9ba44cb50, L_000001c9ba44fe90, C4<0>, C4<0>;
L_000001c9ba4a6c90 .functor AND 1, L_000001c9ba44cab0, L_000001c9ba4a67c0, C4<1>, C4<1>;
v000001c9ba2f50d0_0 .net *"_ivl_11", 22 0, L_000001c9ba44e950;  1 drivers
v000001c9ba2f6430_0 .net *"_ivl_12", 23 0, L_000001c9ba450930;  1 drivers
L_000001c9ba39b868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f4e50_0 .net *"_ivl_15", 0 0, L_000001c9ba39b868;  1 drivers
v000001c9ba2f6890_0 .net *"_ivl_17", 0 0, L_000001c9ba44fe90;  1 drivers
v000001c9ba2f4590_0 .net *"_ivl_19", 0 0, L_000001c9ba4a67c0;  1 drivers
v000001c9ba2f4f90_0 .net *"_ivl_21", 0 0, L_000001c9ba4a6c90;  1 drivers
L_000001c9ba39b8b0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f61b0_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39b8b0;  1 drivers
L_000001c9ba39b8f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f6250_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39b8f8;  1 drivers
v000001c9ba2f5c10_0 .net *"_ivl_26", 23 0, L_000001c9ba44f3f0;  1 drivers
v000001c9ba2f4c70_0 .net *"_ivl_3", 3 0, L_000001c9ba44e1d0;  1 drivers
v000001c9ba2f4130_0 .net *"_ivl_33", 0 0, L_000001c9ba450bb0;  1 drivers
v000001c9ba2f4630_0 .net *"_ivl_34", 7 0, L_000001c9ba450d90;  1 drivers
L_000001c9ba39b940 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2f46d0_0 .net *"_ivl_37", 6 0, L_000001c9ba39b940;  1 drivers
v000001c9ba2f41d0_0 .net *"_ivl_7", 0 0, L_000001c9ba44cbf0;  1 drivers
v000001c9ba2f4d10_0 .net "boolean", 0 0, L_000001c9ba44cb50;  1 drivers
v000001c9ba2f5d50_0 .net "exp", 7 0, L_000001c9ba44c470;  alias, 1 drivers
v000001c9ba2f5030_0 .net "exp_round", 7 0, L_000001c9ba450e30;  alias, 1 drivers
v000001c9ba2f4b30_0 .net "guard", 0 0, L_000001c9ba44cab0;  1 drivers
v000001c9ba2f43b0_0 .net "is_even", 0 0, L_000001c9ba4a5410;  1 drivers
v000001c9ba2f4a90_0 .net "ms", 27 0, L_000001c9ba44cfb0;  alias, 1 drivers
v000001c9ba2f5170_0 .net "ms_round", 22 0, L_000001c9ba44f0d0;  alias, 1 drivers
v000001c9ba2f5490_0 .net "temp", 23 0, L_000001c9ba44ec70;  1 drivers
L_000001c9ba44cab0 .part L_000001c9ba44cfb0, 4, 1;
L_000001c9ba44e1d0 .part L_000001c9ba44cfb0, 0, 4;
L_000001c9ba44cb50 .reduce/or L_000001c9ba44e1d0;
L_000001c9ba44cbf0 .part L_000001c9ba44cfb0, 5, 1;
L_000001c9ba44e950 .part L_000001c9ba44cfb0, 5, 23;
L_000001c9ba450930 .concat [ 23 1 0 0], L_000001c9ba44e950, L_000001c9ba39b868;
L_000001c9ba44fe90 .reduce/nor L_000001c9ba4a5410;
L_000001c9ba44f3f0 .functor MUXZ 24, L_000001c9ba39b8f8, L_000001c9ba39b8b0, L_000001c9ba4a6c90, C4<>;
L_000001c9ba44ec70 .arith/sum 24, L_000001c9ba450930, L_000001c9ba44f3f0;
L_000001c9ba44f0d0 .part L_000001c9ba44ec70, 0, 23;
L_000001c9ba450bb0 .part L_000001c9ba44ec70, 23, 1;
L_000001c9ba450d90 .concat [ 1 7 0 0], L_000001c9ba450bb0, L_000001c9ba39b940;
L_000001c9ba450e30 .arith/sum 8, L_000001c9ba44c470, L_000001c9ba450d90;
S_000001c9ba2d1bb0 .scope module, "sub_exp" "RestaExp_sum" 5 191, 5 19 0, S_000001c9ba2cbd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9ba2cc990 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc9c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9ba2cca00 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba2fa0d0_0 .net "Debe", 8 0, L_000001c9ba44c1f0;  1 drivers
v000001c9ba2fa170_0 .net "F", 7 0, L_000001c9ba44dff0;  alias, 1 drivers
v000001c9ba2f9db0_0 .net "R", 7 0, L_000001c9ba44e810;  alias, 1 drivers
v000001c9ba2fb890_0 .net "S", 7 0, L_000001c9ba4430f0;  alias, 1 drivers
L_000001c9ba39b790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2fb4d0_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39b790;  1 drivers
L_000001c9ba44c5b0 .part L_000001c9ba4430f0, 0, 1;
L_000001c9ba44e270 .part L_000001c9ba44e810, 0, 1;
L_000001c9ba44d0f0 .part L_000001c9ba44c1f0, 0, 1;
L_000001c9ba44d730 .part L_000001c9ba4430f0, 1, 1;
L_000001c9ba44dd70 .part L_000001c9ba44e810, 1, 1;
L_000001c9ba44ca10 .part L_000001c9ba44c1f0, 1, 1;
L_000001c9ba44d4b0 .part L_000001c9ba4430f0, 2, 1;
L_000001c9ba44d7d0 .part L_000001c9ba44e810, 2, 1;
L_000001c9ba44e3b0 .part L_000001c9ba44c1f0, 2, 1;
L_000001c9ba44e8b0 .part L_000001c9ba4430f0, 3, 1;
L_000001c9ba44d230 .part L_000001c9ba44e810, 3, 1;
L_000001c9ba44c3d0 .part L_000001c9ba44c1f0, 3, 1;
L_000001c9ba44ce70 .part L_000001c9ba4430f0, 4, 1;
L_000001c9ba44daf0 .part L_000001c9ba44e810, 4, 1;
L_000001c9ba44e4f0 .part L_000001c9ba44c1f0, 4, 1;
L_000001c9ba44dc30 .part L_000001c9ba4430f0, 5, 1;
L_000001c9ba44c150 .part L_000001c9ba44e810, 5, 1;
L_000001c9ba44e590 .part L_000001c9ba44c1f0, 5, 1;
L_000001c9ba44dcd0 .part L_000001c9ba4430f0, 6, 1;
L_000001c9ba44df50 .part L_000001c9ba44e810, 6, 1;
L_000001c9ba44cf10 .part L_000001c9ba44c1f0, 6, 1;
L_000001c9ba44deb0 .part L_000001c9ba4430f0, 7, 1;
L_000001c9ba44e630 .part L_000001c9ba44e810, 7, 1;
L_000001c9ba44c830 .part L_000001c9ba44c1f0, 7, 1;
LS_000001c9ba44dff0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba4a5330, L_000001c9ba4a3f10, L_000001c9ba4a4140, L_000001c9ba4a48b0;
LS_000001c9ba44dff0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba4a5170, L_000001c9ba4a6600, L_000001c9ba4a62f0, L_000001c9ba4a68a0;
L_000001c9ba44dff0 .concat8 [ 4 4 0 0], LS_000001c9ba44dff0_0_0, LS_000001c9ba44dff0_0_4;
LS_000001c9ba44c1f0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b790, L_000001c9ba4a46f0, L_000001c9ba4a4d80, L_000001c9ba4a3ea0;
LS_000001c9ba44c1f0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba4a3ff0, L_000001c9ba4a4a70, L_000001c9ba4a4ae0, L_000001c9ba4a5800;
LS_000001c9ba44c1f0_0_8 .concat8 [ 1 0 0 0], L_000001c9ba4a54f0;
L_000001c9ba44c1f0 .concat8 [ 4 4 1 0], LS_000001c9ba44c1f0_0_0, LS_000001c9ba44c1f0_0_4, LS_000001c9ba44c1f0_0_8;
S_000001c9ba2d1570 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11b820 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba2d34b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d1570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a4ca0 .functor NOT 1, L_000001c9ba44c5b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3e30 .functor AND 1, L_000001c9ba4a4ca0, L_000001c9ba44e270, C4<1>, C4<1>;
L_000001c9ba4a44c0 .functor NOT 1, L_000001c9ba44c5b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a4530 .functor AND 1, L_000001c9ba4a44c0, L_000001c9ba44d0f0, C4<1>, C4<1>;
L_000001c9ba4a4450 .functor OR 1, L_000001c9ba4a3e30, L_000001c9ba4a4530, C4<0>, C4<0>;
L_000001c9ba4a4060 .functor AND 1, L_000001c9ba44e270, L_000001c9ba44d0f0, C4<1>, C4<1>;
L_000001c9ba4a46f0 .functor OR 1, L_000001c9ba4a4450, L_000001c9ba4a4060, C4<0>, C4<0>;
L_000001c9ba4a3880 .functor XOR 1, L_000001c9ba44c5b0, L_000001c9ba44e270, C4<0>, C4<0>;
L_000001c9ba4a5330 .functor XOR 1, L_000001c9ba4a3880, L_000001c9ba44d0f0, C4<0>, C4<0>;
v000001c9ba2f55d0_0 .net "Debe", 0 0, L_000001c9ba4a46f0;  1 drivers
v000001c9ba2f4450_0 .net "Din", 0 0, L_000001c9ba44d0f0;  1 drivers
v000001c9ba2f57b0_0 .net "Dout", 0 0, L_000001c9ba4a5330;  1 drivers
v000001c9ba2f5850_0 .net "Ri", 0 0, L_000001c9ba44e270;  1 drivers
v000001c9ba2f58f0_0 .net "Si", 0 0, L_000001c9ba44c5b0;  1 drivers
v000001c9ba2f5990_0 .net *"_ivl_0", 0 0, L_000001c9ba4a4ca0;  1 drivers
v000001c9ba2f5a30_0 .net *"_ivl_10", 0 0, L_000001c9ba4a4060;  1 drivers
v000001c9ba2f5b70_0 .net *"_ivl_14", 0 0, L_000001c9ba4a3880;  1 drivers
v000001c9ba2f5e90_0 .net *"_ivl_2", 0 0, L_000001c9ba4a3e30;  1 drivers
v000001c9ba2f5f30_0 .net *"_ivl_4", 0 0, L_000001c9ba4a44c0;  1 drivers
v000001c9ba2f6c50_0 .net *"_ivl_6", 0 0, L_000001c9ba4a4530;  1 drivers
v000001c9ba2f7c90_0 .net *"_ivl_8", 0 0, L_000001c9ba4a4450;  1 drivers
S_000001c9ba2d1d40 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11b1a0 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba2d4900 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d1d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a4d10 .functor NOT 1, L_000001c9ba44d730, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a52c0 .functor AND 1, L_000001c9ba4a4d10, L_000001c9ba44dd70, C4<1>, C4<1>;
L_000001c9ba4a38f0 .functor NOT 1, L_000001c9ba44d730, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a37a0 .functor AND 1, L_000001c9ba4a38f0, L_000001c9ba44ca10, C4<1>, C4<1>;
L_000001c9ba4a5020 .functor OR 1, L_000001c9ba4a52c0, L_000001c9ba4a37a0, C4<0>, C4<0>;
L_000001c9ba4a3dc0 .functor AND 1, L_000001c9ba44dd70, L_000001c9ba44ca10, C4<1>, C4<1>;
L_000001c9ba4a4d80 .functor OR 1, L_000001c9ba4a5020, L_000001c9ba4a3dc0, C4<0>, C4<0>;
L_000001c9ba4a4290 .functor XOR 1, L_000001c9ba44d730, L_000001c9ba44dd70, C4<0>, C4<0>;
L_000001c9ba4a3f10 .functor XOR 1, L_000001c9ba4a4290, L_000001c9ba44ca10, C4<0>, C4<0>;
v000001c9ba2f8190_0 .net "Debe", 0 0, L_000001c9ba4a4d80;  1 drivers
v000001c9ba2f6cf0_0 .net "Din", 0 0, L_000001c9ba44ca10;  1 drivers
v000001c9ba2f8b90_0 .net "Dout", 0 0, L_000001c9ba4a3f10;  1 drivers
v000001c9ba2f7a10_0 .net "Ri", 0 0, L_000001c9ba44dd70;  1 drivers
v000001c9ba2f75b0_0 .net "Si", 0 0, L_000001c9ba44d730;  1 drivers
v000001c9ba2f7ab0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a4d10;  1 drivers
v000001c9ba2f73d0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3dc0;  1 drivers
v000001c9ba2f8410_0 .net *"_ivl_14", 0 0, L_000001c9ba4a4290;  1 drivers
v000001c9ba2f7470_0 .net *"_ivl_2", 0 0, L_000001c9ba4a52c0;  1 drivers
v000001c9ba2f6b10_0 .net *"_ivl_4", 0 0, L_000001c9ba4a38f0;  1 drivers
v000001c9ba2f7510_0 .net *"_ivl_6", 0 0, L_000001c9ba4a37a0;  1 drivers
v000001c9ba2f6bb0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a5020;  1 drivers
S_000001c9ba2d1700 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11b460 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba2d1250 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d1700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a4fb0 .functor NOT 1, L_000001c9ba44d4b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a41b0 .functor AND 1, L_000001c9ba4a4fb0, L_000001c9ba44d7d0, C4<1>, C4<1>;
L_000001c9ba4a45a0 .functor NOT 1, L_000001c9ba44d4b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3d50 .functor AND 1, L_000001c9ba4a45a0, L_000001c9ba44e3b0, C4<1>, C4<1>;
L_000001c9ba4a4ed0 .functor OR 1, L_000001c9ba4a41b0, L_000001c9ba4a3d50, C4<0>, C4<0>;
L_000001c9ba4a3960 .functor AND 1, L_000001c9ba44d7d0, L_000001c9ba44e3b0, C4<1>, C4<1>;
L_000001c9ba4a3ea0 .functor OR 1, L_000001c9ba4a4ed0, L_000001c9ba4a3960, C4<0>, C4<0>;
L_000001c9ba4a4370 .functor XOR 1, L_000001c9ba44d4b0, L_000001c9ba44d7d0, C4<0>, C4<0>;
L_000001c9ba4a4140 .functor XOR 1, L_000001c9ba4a4370, L_000001c9ba44e3b0, C4<0>, C4<0>;
v000001c9ba2f6f70_0 .net "Debe", 0 0, L_000001c9ba4a3ea0;  1 drivers
v000001c9ba2f78d0_0 .net "Din", 0 0, L_000001c9ba44e3b0;  1 drivers
v000001c9ba2f6d90_0 .net "Dout", 0 0, L_000001c9ba4a4140;  1 drivers
v000001c9ba2f69d0_0 .net "Ri", 0 0, L_000001c9ba44d7d0;  1 drivers
v000001c9ba2f7650_0 .net "Si", 0 0, L_000001c9ba44d4b0;  1 drivers
v000001c9ba2f7970_0 .net *"_ivl_0", 0 0, L_000001c9ba4a4fb0;  1 drivers
v000001c9ba2f7b50_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3960;  1 drivers
v000001c9ba2f7dd0_0 .net *"_ivl_14", 0 0, L_000001c9ba4a4370;  1 drivers
v000001c9ba2f8af0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a41b0;  1 drivers
v000001c9ba2f6ed0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a45a0;  1 drivers
v000001c9ba2f7830_0 .net *"_ivl_6", 0 0, L_000001c9ba4a3d50;  1 drivers
v000001c9ba2f84b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a4ed0;  1 drivers
S_000001c9ba2d21f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11bb60 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba2d26a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d21f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a40d0 .functor NOT 1, L_000001c9ba44e8b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a4e60 .functor AND 1, L_000001c9ba4a40d0, L_000001c9ba44d230, C4<1>, C4<1>;
L_000001c9ba4a39d0 .functor NOT 1, L_000001c9ba44e8b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a4300 .functor AND 1, L_000001c9ba4a39d0, L_000001c9ba44c3d0, C4<1>, C4<1>;
L_000001c9ba4a5100 .functor OR 1, L_000001c9ba4a4e60, L_000001c9ba4a4300, C4<0>, C4<0>;
L_000001c9ba4a3a40 .functor AND 1, L_000001c9ba44d230, L_000001c9ba44c3d0, C4<1>, C4<1>;
L_000001c9ba4a3ff0 .functor OR 1, L_000001c9ba4a5100, L_000001c9ba4a3a40, C4<0>, C4<0>;
L_000001c9ba4a4680 .functor XOR 1, L_000001c9ba44e8b0, L_000001c9ba44d230, C4<0>, C4<0>;
L_000001c9ba4a48b0 .functor XOR 1, L_000001c9ba4a4680, L_000001c9ba44c3d0, C4<0>, C4<0>;
v000001c9ba2f6e30_0 .net "Debe", 0 0, L_000001c9ba4a3ff0;  1 drivers
v000001c9ba2f8690_0 .net "Din", 0 0, L_000001c9ba44c3d0;  1 drivers
v000001c9ba2f7e70_0 .net "Dout", 0 0, L_000001c9ba4a48b0;  1 drivers
v000001c9ba2f8050_0 .net "Ri", 0 0, L_000001c9ba44d230;  1 drivers
v000001c9ba2f76f0_0 .net "Si", 0 0, L_000001c9ba44e8b0;  1 drivers
v000001c9ba2f8e10_0 .net *"_ivl_0", 0 0, L_000001c9ba4a40d0;  1 drivers
v000001c9ba2f7790_0 .net *"_ivl_10", 0 0, L_000001c9ba4a3a40;  1 drivers
v000001c9ba2f7f10_0 .net *"_ivl_14", 0 0, L_000001c9ba4a4680;  1 drivers
v000001c9ba2f7fb0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a4e60;  1 drivers
v000001c9ba2f85f0_0 .net *"_ivl_4", 0 0, L_000001c9ba4a39d0;  1 drivers
v000001c9ba2f8230_0 .net *"_ivl_6", 0 0, L_000001c9ba4a4300;  1 drivers
v000001c9ba2f7bf0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a5100;  1 drivers
S_000001c9ba2d2380 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11baa0 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba2d1890 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a4220 .functor NOT 1, L_000001c9ba44ce70, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a5250 .functor AND 1, L_000001c9ba4a4220, L_000001c9ba44daf0, C4<1>, C4<1>;
L_000001c9ba4a4f40 .functor NOT 1, L_000001c9ba44ce70, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3b20 .functor AND 1, L_000001c9ba4a4f40, L_000001c9ba44e4f0, C4<1>, C4<1>;
L_000001c9ba4a47d0 .functor OR 1, L_000001c9ba4a5250, L_000001c9ba4a3b20, C4<0>, C4<0>;
L_000001c9ba4a4840 .functor AND 1, L_000001c9ba44daf0, L_000001c9ba44e4f0, C4<1>, C4<1>;
L_000001c9ba4a4a70 .functor OR 1, L_000001c9ba4a47d0, L_000001c9ba4a4840, C4<0>, C4<0>;
L_000001c9ba4a4920 .functor XOR 1, L_000001c9ba44ce70, L_000001c9ba44daf0, C4<0>, C4<0>;
L_000001c9ba4a5170 .functor XOR 1, L_000001c9ba4a4920, L_000001c9ba44e4f0, C4<0>, C4<0>;
v000001c9ba2f8c30_0 .net "Debe", 0 0, L_000001c9ba4a4a70;  1 drivers
v000001c9ba2f80f0_0 .net "Din", 0 0, L_000001c9ba44e4f0;  1 drivers
v000001c9ba2f7010_0 .net "Dout", 0 0, L_000001c9ba4a5170;  1 drivers
v000001c9ba2f6930_0 .net "Ri", 0 0, L_000001c9ba44daf0;  1 drivers
v000001c9ba2f7d30_0 .net "Si", 0 0, L_000001c9ba44ce70;  1 drivers
v000001c9ba2f82d0_0 .net *"_ivl_0", 0 0, L_000001c9ba4a4220;  1 drivers
v000001c9ba2f70b0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a4840;  1 drivers
v000001c9ba2f7150_0 .net *"_ivl_14", 0 0, L_000001c9ba4a4920;  1 drivers
v000001c9ba2f71f0_0 .net *"_ivl_2", 0 0, L_000001c9ba4a5250;  1 drivers
v000001c9ba2f8370_0 .net *"_ivl_4", 0 0, L_000001c9ba4a4f40;  1 drivers
v000001c9ba2f8550_0 .net *"_ivl_6", 0 0, L_000001c9ba4a3b20;  1 drivers
v000001c9ba2f8730_0 .net *"_ivl_8", 0 0, L_000001c9ba4a47d0;  1 drivers
S_000001c9ba2d2510 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11bae0 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba2d42c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d2510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a3ab0 .functor NOT 1, L_000001c9ba44dc30, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3b90 .functor AND 1, L_000001c9ba4a3ab0, L_000001c9ba44c150, C4<1>, C4<1>;
L_000001c9ba4a3c70 .functor NOT 1, L_000001c9ba44dc30, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a3ce0 .functor AND 1, L_000001c9ba4a3c70, L_000001c9ba44e590, C4<1>, C4<1>;
L_000001c9ba4a4760 .functor OR 1, L_000001c9ba4a3b90, L_000001c9ba4a3ce0, C4<0>, C4<0>;
L_000001c9ba4a4990 .functor AND 1, L_000001c9ba44c150, L_000001c9ba44e590, C4<1>, C4<1>;
L_000001c9ba4a4ae0 .functor OR 1, L_000001c9ba4a4760, L_000001c9ba4a4990, C4<0>, C4<0>;
L_000001c9ba4a6f30 .functor XOR 1, L_000001c9ba44dc30, L_000001c9ba44c150, C4<0>, C4<0>;
L_000001c9ba4a6600 .functor XOR 1, L_000001c9ba4a6f30, L_000001c9ba44e590, C4<0>, C4<0>;
v000001c9ba2f8cd0_0 .net "Debe", 0 0, L_000001c9ba4a4ae0;  1 drivers
v000001c9ba2f87d0_0 .net "Din", 0 0, L_000001c9ba44e590;  1 drivers
v000001c9ba2f8870_0 .net "Dout", 0 0, L_000001c9ba4a6600;  1 drivers
v000001c9ba2f8910_0 .net "Ri", 0 0, L_000001c9ba44c150;  1 drivers
v000001c9ba2f8d70_0 .net "Si", 0 0, L_000001c9ba44dc30;  1 drivers
v000001c9ba2f7290_0 .net *"_ivl_0", 0 0, L_000001c9ba4a3ab0;  1 drivers
v000001c9ba2f89b0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a4990;  1 drivers
v000001c9ba2f6a70_0 .net *"_ivl_14", 0 0, L_000001c9ba4a6f30;  1 drivers
v000001c9ba2f7330_0 .net *"_ivl_2", 0 0, L_000001c9ba4a3b90;  1 drivers
v000001c9ba2f8a50_0 .net *"_ivl_4", 0 0, L_000001c9ba4a3c70;  1 drivers
v000001c9ba2f8eb0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a3ce0;  1 drivers
v000001c9ba2f8f50_0 .net *"_ivl_8", 0 0, L_000001c9ba4a4760;  1 drivers
S_000001c9ba2d1ed0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11b2a0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba2d2060 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d1ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a6c20 .functor NOT 1, L_000001c9ba44dcd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a6130 .functor AND 1, L_000001c9ba4a6c20, L_000001c9ba44df50, C4<1>, C4<1>;
L_000001c9ba4a5480 .functor NOT 1, L_000001c9ba44dcd0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a6bb0 .functor AND 1, L_000001c9ba4a5480, L_000001c9ba44cf10, C4<1>, C4<1>;
L_000001c9ba4a56b0 .functor OR 1, L_000001c9ba4a6130, L_000001c9ba4a6bb0, C4<0>, C4<0>;
L_000001c9ba4a6520 .functor AND 1, L_000001c9ba44df50, L_000001c9ba44cf10, C4<1>, C4<1>;
L_000001c9ba4a5800 .functor OR 1, L_000001c9ba4a56b0, L_000001c9ba4a6520, C4<0>, C4<0>;
L_000001c9ba4a6360 .functor XOR 1, L_000001c9ba44dcd0, L_000001c9ba44df50, C4<0>, C4<0>;
L_000001c9ba4a62f0 .functor XOR 1, L_000001c9ba4a6360, L_000001c9ba44cf10, C4<0>, C4<0>;
v000001c9ba2f8ff0_0 .net "Debe", 0 0, L_000001c9ba4a5800;  1 drivers
v000001c9ba2f9090_0 .net "Din", 0 0, L_000001c9ba44cf10;  1 drivers
v000001c9ba2f9bd0_0 .net "Dout", 0 0, L_000001c9ba4a62f0;  1 drivers
v000001c9ba2faad0_0 .net "Ri", 0 0, L_000001c9ba44df50;  1 drivers
v000001c9ba2fa710_0 .net "Si", 0 0, L_000001c9ba44dcd0;  1 drivers
v000001c9ba2f9310_0 .net *"_ivl_0", 0 0, L_000001c9ba4a6c20;  1 drivers
v000001c9ba2facb0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a6520;  1 drivers
v000001c9ba2fab70_0 .net *"_ivl_14", 0 0, L_000001c9ba4a6360;  1 drivers
v000001c9ba2f9f90_0 .net *"_ivl_2", 0 0, L_000001c9ba4a6130;  1 drivers
v000001c9ba2fa210_0 .net *"_ivl_4", 0 0, L_000001c9ba4a5480;  1 drivers
v000001c9ba2f9810_0 .net *"_ivl_6", 0 0, L_000001c9ba4a6bb0;  1 drivers
v000001c9ba2fb570_0 .net *"_ivl_8", 0 0, L_000001c9ba4a56b0;  1 drivers
S_000001c9ba2d3af0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba2d1bb0;
 .timescale -9 -12;
P_000001c9ba11b4e0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba2d2830 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d3af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4a6280 .functor NOT 1, L_000001c9ba44deb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a6670 .functor AND 1, L_000001c9ba4a6280, L_000001c9ba44e630, C4<1>, C4<1>;
L_000001c9ba4a6590 .functor NOT 1, L_000001c9ba44deb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a6440 .functor AND 1, L_000001c9ba4a6590, L_000001c9ba44c830, C4<1>, C4<1>;
L_000001c9ba4a5d40 .functor OR 1, L_000001c9ba4a6670, L_000001c9ba4a6440, C4<0>, C4<0>;
L_000001c9ba4a6de0 .functor AND 1, L_000001c9ba44e630, L_000001c9ba44c830, C4<1>, C4<1>;
L_000001c9ba4a54f0 .functor OR 1, L_000001c9ba4a5d40, L_000001c9ba4a6de0, C4<0>, C4<0>;
L_000001c9ba4a6750 .functor XOR 1, L_000001c9ba44deb0, L_000001c9ba44e630, C4<0>, C4<0>;
L_000001c9ba4a68a0 .functor XOR 1, L_000001c9ba4a6750, L_000001c9ba44c830, C4<0>, C4<0>;
v000001c9ba2fb070_0 .net "Debe", 0 0, L_000001c9ba4a54f0;  1 drivers
v000001c9ba2fac10_0 .net "Din", 0 0, L_000001c9ba44c830;  1 drivers
v000001c9ba2f9c70_0 .net "Dout", 0 0, L_000001c9ba4a68a0;  1 drivers
v000001c9ba2f9ef0_0 .net "Ri", 0 0, L_000001c9ba44e630;  1 drivers
v000001c9ba2f93b0_0 .net "Si", 0 0, L_000001c9ba44deb0;  1 drivers
v000001c9ba2f9d10_0 .net *"_ivl_0", 0 0, L_000001c9ba4a6280;  1 drivers
v000001c9ba2f9450_0 .net *"_ivl_10", 0 0, L_000001c9ba4a6de0;  1 drivers
v000001c9ba2fb110_0 .net *"_ivl_14", 0 0, L_000001c9ba4a6750;  1 drivers
v000001c9ba2fa030_0 .net *"_ivl_2", 0 0, L_000001c9ba4a6670;  1 drivers
v000001c9ba2fad50_0 .net *"_ivl_4", 0 0, L_000001c9ba4a6590;  1 drivers
v000001c9ba2f9770_0 .net *"_ivl_6", 0 0, L_000001c9ba4a6440;  1 drivers
v000001c9ba2fa7b0_0 .net *"_ivl_8", 0 0, L_000001c9ba4a5d40;  1 drivers
S_000001c9ba2d13e0 .scope module, "sm" "SumMantisa" 5 297, 5 81 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001c9ba2cca40 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001c9ba2cca78 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001c9ba2ccab0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001c9ba463030 .functor BUFZ 23, L_000001c9ba445530, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c9ba4632d0 .functor BUFZ 8, L_000001c9ba4458f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c9ba2e6c10_0 .net "A", 24 0, L_000001c9ba4457b0;  1 drivers
v000001c9ba2e5ef0_0 .net "B", 24 0, L_000001c9ba4462f0;  1 drivers
v000001c9ba2e6530_0 .net "C", 25 0, L_000001c9ba4469d0;  1 drivers
v000001c9ba2e6fd0_0 .net "ExpIn", 7 0, L_000001c9ba4430f0;  alias, 1 drivers
v000001c9ba2e7070_0 .net "ExpOut", 7 0, L_000001c9ba4632d0;  alias, 1 drivers
v000001c9ba2e6df0_0 .net "F", 22 0, L_000001c9ba463030;  alias, 1 drivers
v000001c9ba2e5c70_0 .net "R", 23 0, L_000001c9ba4428d0;  alias, 1 drivers
v000001c9ba2e71b0_0 .net "S", 23 0, L_000001c9ba4405d0;  alias, 1 drivers
L_000001c9ba39b430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5630_0 .net/2u *"_ivl_183", 0 0, L_000001c9ba39b430;  1 drivers
v000001c9ba2e54f0_0 .net *"_ivl_188", 22 0, L_000001c9ba445e90;  1 drivers
v000001c9ba2e7250_0 .net *"_ivl_190", 0 0, L_000001c9ba446610;  1 drivers
v000001c9ba2e60d0_0 .net *"_ivl_192", 0 0, L_000001c9ba446750;  1 drivers
L_000001c9ba39b478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5590_0 .net/2u *"_ivl_193", 1 0, L_000001c9ba39b478;  1 drivers
v000001c9ba2e7570_0 .net *"_ivl_195", 27 0, L_000001c9ba444950;  1 drivers
v000001c9ba2e51d0_0 .net *"_ivl_197", 30 0, L_000001c9ba444d10;  1 drivers
L_000001c9ba39b4c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e56d0_0 .net *"_ivl_200", 2 0, L_000001c9ba39b4c0;  1 drivers
v000001c9ba2e6990_0 .net *"_ivl_202", 22 0, L_000001c9ba445f30;  1 drivers
v000001c9ba2e6170_0 .net *"_ivl_204", 0 0, L_000001c9ba446b10;  1 drivers
L_000001c9ba39b508 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5770_0 .net/2u *"_ivl_205", 2 0, L_000001c9ba39b508;  1 drivers
v000001c9ba2e58b0_0 .net *"_ivl_207", 27 0, L_000001c9ba445170;  1 drivers
v000001c9ba2e65d0_0 .net *"_ivl_209", 30 0, L_000001c9ba446e30;  1 drivers
L_000001c9ba39b550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5950_0 .net *"_ivl_212", 2 0, L_000001c9ba39b550;  1 drivers
L_000001c9ba39b598 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5db0_0 .net/2u *"_ivl_215", 7 0, L_000001c9ba39b598;  1 drivers
v000001c9ba2e6e90_0 .net *"_ivl_217", 7 0, L_000001c9ba446070;  1 drivers
v000001c9ba2e6710_0 .net "carry", 0 0, L_000001c9ba446d90;  1 drivers
v000001c9ba2e6a30_0 .net "exp_for_round", 7 0, L_000001c9ba4461b0;  1 drivers
v000001c9ba31c1e0_0 .net "exp_rounded", 7 0, L_000001c9ba4458f0;  1 drivers
v000001c9ba31bba0_0 .net "frac_rounded", 22 0, L_000001c9ba445530;  1 drivers
v000001c9ba31b1a0_0 .net "guard_R", 0 0, L_000001c9ba442970;  alias, 1 drivers
v000001c9ba31b6a0_0 .net "guard_S", 0 0, L_000001c9ba443190;  alias, 1 drivers
v000001c9ba31c5a0_0 .net "ms_for_round", 30 0, L_000001c9ba445210;  1 drivers
v000001c9ba31a200_0 .net "sticky_for_round", 0 0, L_000001c9ba45d300;  alias, 1 drivers
v000001c9ba31b9c0_0 .net "sum_bits", 24 0, L_000001c9ba447010;  1 drivers
L_000001c9ba442830 .part L_000001c9ba4457b0, 0, 1;
L_000001c9ba443730 .part L_000001c9ba4462f0, 0, 1;
L_000001c9ba444630 .part L_000001c9ba4469d0, 0, 1;
L_000001c9ba443f50 .part L_000001c9ba4457b0, 1, 1;
L_000001c9ba442150 .part L_000001c9ba4462f0, 1, 1;
L_000001c9ba4434b0 .part L_000001c9ba4469d0, 1, 1;
L_000001c9ba443550 .part L_000001c9ba4457b0, 2, 1;
L_000001c9ba443c30 .part L_000001c9ba4462f0, 2, 1;
L_000001c9ba444810 .part L_000001c9ba4469d0, 2, 1;
L_000001c9ba4435f0 .part L_000001c9ba4457b0, 3, 1;
L_000001c9ba4425b0 .part L_000001c9ba4462f0, 3, 1;
L_000001c9ba4437d0 .part L_000001c9ba4469d0, 3, 1;
L_000001c9ba442510 .part L_000001c9ba4457b0, 4, 1;
L_000001c9ba4421f0 .part L_000001c9ba4462f0, 4, 1;
L_000001c9ba4448b0 .part L_000001c9ba4469d0, 4, 1;
L_000001c9ba442650 .part L_000001c9ba4457b0, 5, 1;
L_000001c9ba4426f0 .part L_000001c9ba4462f0, 5, 1;
L_000001c9ba442e70 .part L_000001c9ba4469d0, 5, 1;
L_000001c9ba442b50 .part L_000001c9ba4457b0, 6, 1;
L_000001c9ba442790 .part L_000001c9ba4462f0, 6, 1;
L_000001c9ba442bf0 .part L_000001c9ba4469d0, 6, 1;
L_000001c9ba442c90 .part L_000001c9ba4457b0, 7, 1;
L_000001c9ba443ff0 .part L_000001c9ba4462f0, 7, 1;
L_000001c9ba443870 .part L_000001c9ba4469d0, 7, 1;
L_000001c9ba443910 .part L_000001c9ba4457b0, 8, 1;
L_000001c9ba443cd0 .part L_000001c9ba4462f0, 8, 1;
L_000001c9ba442f10 .part L_000001c9ba4469d0, 8, 1;
L_000001c9ba442d30 .part L_000001c9ba4457b0, 9, 1;
L_000001c9ba4439b0 .part L_000001c9ba4462f0, 9, 1;
L_000001c9ba444090 .part L_000001c9ba4469d0, 9, 1;
L_000001c9ba443af0 .part L_000001c9ba4457b0, 10, 1;
L_000001c9ba442dd0 .part L_000001c9ba4462f0, 10, 1;
L_000001c9ba443a50 .part L_000001c9ba4469d0, 10, 1;
L_000001c9ba443b90 .part L_000001c9ba4457b0, 11, 1;
L_000001c9ba442fb0 .part L_000001c9ba4462f0, 11, 1;
L_000001c9ba444130 .part L_000001c9ba4469d0, 11, 1;
L_000001c9ba443d70 .part L_000001c9ba4457b0, 12, 1;
L_000001c9ba443e10 .part L_000001c9ba4462f0, 12, 1;
L_000001c9ba4441d0 .part L_000001c9ba4469d0, 12, 1;
L_000001c9ba443050 .part L_000001c9ba4457b0, 13, 1;
L_000001c9ba444310 .part L_000001c9ba4462f0, 13, 1;
L_000001c9ba445cb0 .part L_000001c9ba4469d0, 13, 1;
L_000001c9ba4467f0 .part L_000001c9ba4457b0, 14, 1;
L_000001c9ba446bb0 .part L_000001c9ba4462f0, 14, 1;
L_000001c9ba444b30 .part L_000001c9ba4469d0, 14, 1;
L_000001c9ba446430 .part L_000001c9ba4457b0, 15, 1;
L_000001c9ba445c10 .part L_000001c9ba4462f0, 15, 1;
L_000001c9ba446390 .part L_000001c9ba4469d0, 15, 1;
L_000001c9ba445d50 .part L_000001c9ba4457b0, 16, 1;
L_000001c9ba446250 .part L_000001c9ba4462f0, 16, 1;
L_000001c9ba444db0 .part L_000001c9ba4469d0, 16, 1;
L_000001c9ba446110 .part L_000001c9ba4457b0, 17, 1;
L_000001c9ba446c50 .part L_000001c9ba4462f0, 17, 1;
L_000001c9ba444bd0 .part L_000001c9ba4469d0, 17, 1;
L_000001c9ba445a30 .part L_000001c9ba4457b0, 18, 1;
L_000001c9ba446cf0 .part L_000001c9ba4462f0, 18, 1;
L_000001c9ba445350 .part L_000001c9ba4469d0, 18, 1;
L_000001c9ba445b70 .part L_000001c9ba4457b0, 19, 1;
L_000001c9ba445fd0 .part L_000001c9ba4462f0, 19, 1;
L_000001c9ba4466b0 .part L_000001c9ba4469d0, 19, 1;
L_000001c9ba4450d0 .part L_000001c9ba4457b0, 20, 1;
L_000001c9ba444e50 .part L_000001c9ba4462f0, 20, 1;
L_000001c9ba445990 .part L_000001c9ba4469d0, 20, 1;
L_000001c9ba446930 .part L_000001c9ba4457b0, 21, 1;
L_000001c9ba4452b0 .part L_000001c9ba4462f0, 21, 1;
L_000001c9ba445ad0 .part L_000001c9ba4469d0, 21, 1;
L_000001c9ba444c70 .part L_000001c9ba4457b0, 22, 1;
L_000001c9ba4449f0 .part L_000001c9ba4462f0, 22, 1;
L_000001c9ba446a70 .part L_000001c9ba4469d0, 22, 1;
L_000001c9ba445df0 .part L_000001c9ba4457b0, 23, 1;
L_000001c9ba444ef0 .part L_000001c9ba4462f0, 23, 1;
L_000001c9ba4464d0 .part L_000001c9ba4469d0, 23, 1;
L_000001c9ba444a90 .part L_000001c9ba4457b0, 24, 1;
L_000001c9ba446570 .part L_000001c9ba4462f0, 24, 1;
L_000001c9ba4470b0 .part L_000001c9ba4469d0, 24, 1;
LS_000001c9ba447010_0_0 .concat8 [ 1 1 1 1], L_000001c9ba45d610, L_000001c9ba45f830, L_000001c9ba460400, L_000001c9ba45f670;
LS_000001c9ba447010_0_4 .concat8 [ 1 1 1 1], L_000001c9ba45fa60, L_000001c9ba45ebf0, L_000001c9ba45ec60, L_000001c9ba45e950;
LS_000001c9ba447010_0_8 .concat8 [ 1 1 1 1], L_000001c9ba45fe50, L_000001c9ba460240, L_000001c9ba461040, L_000001c9ba461820;
LS_000001c9ba447010_0_12 .concat8 [ 1 1 1 1], L_000001c9ba460b70, L_000001c9ba460f60, L_000001c9ba460550, L_000001c9ba461660;
LS_000001c9ba447010_0_16 .concat8 [ 1 1 1 1], L_000001c9ba461270, L_000001c9ba461510, L_000001c9ba461c80, L_000001c9ba462af0;
LS_000001c9ba447010_0_20 .concat8 [ 1 1 1 1], L_000001c9ba4630a0, L_000001c9ba462770, L_000001c9ba462310, L_000001c9ba463a40;
LS_000001c9ba447010_0_24 .concat8 [ 1 0 0 0], L_000001c9ba4629a0;
LS_000001c9ba447010_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba447010_0_0, LS_000001c9ba447010_0_4, LS_000001c9ba447010_0_8, LS_000001c9ba447010_0_12;
LS_000001c9ba447010_1_4 .concat8 [ 4 4 1 0], LS_000001c9ba447010_0_16, LS_000001c9ba447010_0_20, LS_000001c9ba447010_0_24;
L_000001c9ba447010 .concat8 [ 16 9 0 0], LS_000001c9ba447010_1_0, LS_000001c9ba447010_1_4;
L_000001c9ba4457b0 .concat [ 1 24 0 0], L_000001c9ba443190, L_000001c9ba4405d0;
L_000001c9ba4462f0 .concat [ 1 24 0 0], L_000001c9ba442970, L_000001c9ba4428d0;
LS_000001c9ba4469d0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b430, L_000001c9ba45e4f0, L_000001c9ba460010, L_000001c9ba45f8a0;
LS_000001c9ba4469d0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba45eaa0, L_000001c9ba45ee90, L_000001c9ba45f280, L_000001c9ba45efe0;
LS_000001c9ba4469d0_0_8 .concat8 [ 1 1 1 1], L_000001c9ba45f750, L_000001c9ba45f9f0, L_000001c9ba4600f0, L_000001c9ba461970;
LS_000001c9ba4469d0_0_12 .concat8 [ 1 1 1 1], L_000001c9ba4619e0, L_000001c9ba461f90, L_000001c9ba460be0, L_000001c9ba460e10;
LS_000001c9ba4469d0_0_16 .concat8 [ 1 1 1 1], L_000001c9ba460e80, L_000001c9ba460860, L_000001c9ba4605c0, L_000001c9ba461890;
LS_000001c9ba4469d0_0_20 .concat8 [ 1 1 1 1], L_000001c9ba4627e0, L_000001c9ba4631f0, L_000001c9ba4628c0, L_000001c9ba462b60;
LS_000001c9ba4469d0_0_24 .concat8 [ 1 1 0 0], L_000001c9ba462fc0, L_000001c9ba462620;
LS_000001c9ba4469d0_1_0 .concat8 [ 4 4 4 4], LS_000001c9ba4469d0_0_0, LS_000001c9ba4469d0_0_4, LS_000001c9ba4469d0_0_8, LS_000001c9ba4469d0_0_12;
LS_000001c9ba4469d0_1_4 .concat8 [ 4 4 2 0], LS_000001c9ba4469d0_0_16, LS_000001c9ba4469d0_0_20, LS_000001c9ba4469d0_0_24;
L_000001c9ba4469d0 .concat8 [ 16 10 0 0], LS_000001c9ba4469d0_1_0, LS_000001c9ba4469d0_1_4;
L_000001c9ba446d90 .part L_000001c9ba4469d0, 25, 1;
L_000001c9ba445e90 .part L_000001c9ba447010, 2, 23;
L_000001c9ba446610 .part L_000001c9ba447010, 1, 1;
L_000001c9ba446750 .part L_000001c9ba447010, 0, 1;
LS_000001c9ba444950_0_0 .concat [ 1 2 1 1], L_000001c9ba45d300, L_000001c9ba39b478, L_000001c9ba446750, L_000001c9ba446610;
LS_000001c9ba444950_0_4 .concat [ 23 0 0 0], L_000001c9ba445e90;
L_000001c9ba444950 .concat [ 5 23 0 0], LS_000001c9ba444950_0_0, LS_000001c9ba444950_0_4;
L_000001c9ba444d10 .concat [ 28 3 0 0], L_000001c9ba444950, L_000001c9ba39b4c0;
L_000001c9ba445f30 .part L_000001c9ba447010, 1, 23;
L_000001c9ba446b10 .part L_000001c9ba447010, 0, 1;
L_000001c9ba445170 .concat [ 1 3 1 23], L_000001c9ba45d300, L_000001c9ba39b508, L_000001c9ba446b10, L_000001c9ba445f30;
L_000001c9ba446e30 .concat [ 28 3 0 0], L_000001c9ba445170, L_000001c9ba39b550;
L_000001c9ba445210 .functor MUXZ 31, L_000001c9ba446e30, L_000001c9ba444d10, L_000001c9ba446d90, C4<>;
L_000001c9ba446070 .arith/sum 8, L_000001c9ba4430f0, L_000001c9ba39b598;
L_000001c9ba4461b0 .functor MUXZ 8, L_000001c9ba4430f0, L_000001c9ba446070, L_000001c9ba446d90, C4<>;
L_000001c9ba447e70 .part L_000001c9ba445210, 0, 28;
S_000001c9ba2d29c0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba117860 .param/l "i" 0 5 102, +C4<00>;
S_000001c9ba2d3000 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d29c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45ded0 .functor AND 1, L_000001c9ba442830, L_000001c9ba443730, C4<1>, C4<1>;
L_000001c9ba45df40 .functor AND 1, L_000001c9ba443730, L_000001c9ba444630, C4<1>, C4<1>;
L_000001c9ba45e790 .functor OR 1, L_000001c9ba45ded0, L_000001c9ba45df40, C4<0>, C4<0>;
L_000001c9ba45d450 .functor AND 1, L_000001c9ba442830, L_000001c9ba444630, C4<1>, C4<1>;
L_000001c9ba45e4f0 .functor OR 1, L_000001c9ba45e790, L_000001c9ba45d450, C4<0>, C4<0>;
L_000001c9ba45d530 .functor XOR 1, L_000001c9ba442830, L_000001c9ba443730, C4<0>, C4<0>;
L_000001c9ba45d610 .functor XOR 1, L_000001c9ba45d530, L_000001c9ba444630, C4<0>, C4<0>;
v000001c9ba2fcab0_0 .net "Debe", 0 0, L_000001c9ba45e4f0;  1 drivers
v000001c9ba2fc330_0 .net "Din", 0 0, L_000001c9ba444630;  1 drivers
v000001c9ba2fd550_0 .net "Dout", 0 0, L_000001c9ba45d610;  1 drivers
v000001c9ba2fc5b0_0 .net "Ri", 0 0, L_000001c9ba443730;  1 drivers
v000001c9ba2fc650_0 .net "Si", 0 0, L_000001c9ba442830;  1 drivers
v000001c9ba2fbc50_0 .net *"_ivl_0", 0 0, L_000001c9ba45ded0;  1 drivers
v000001c9ba2fc1f0_0 .net *"_ivl_10", 0 0, L_000001c9ba45d530;  1 drivers
v000001c9ba2fbed0_0 .net *"_ivl_2", 0 0, L_000001c9ba45df40;  1 drivers
v000001c9ba2fc470_0 .net *"_ivl_4", 0 0, L_000001c9ba45e790;  1 drivers
v000001c9ba2fd5f0_0 .net *"_ivl_6", 0 0, L_000001c9ba45d450;  1 drivers
S_000001c9ba2d4c20 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11b6a0 .param/l "i" 0 5 102, +C4<01>;
S_000001c9ba2d2b50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d4c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45fb40 .functor AND 1, L_000001c9ba443f50, L_000001c9ba442150, C4<1>, C4<1>;
L_000001c9ba45f1a0 .functor AND 1, L_000001c9ba442150, L_000001c9ba4434b0, C4<1>, C4<1>;
L_000001c9ba45f0c0 .functor OR 1, L_000001c9ba45fb40, L_000001c9ba45f1a0, C4<0>, C4<0>;
L_000001c9ba45ef00 .functor AND 1, L_000001c9ba443f50, L_000001c9ba4434b0, C4<1>, C4<1>;
L_000001c9ba460010 .functor OR 1, L_000001c9ba45f0c0, L_000001c9ba45ef00, C4<0>, C4<0>;
L_000001c9ba45f2f0 .functor XOR 1, L_000001c9ba443f50, L_000001c9ba442150, C4<0>, C4<0>;
L_000001c9ba45f830 .functor XOR 1, L_000001c9ba45f2f0, L_000001c9ba4434b0, C4<0>, C4<0>;
v000001c9ba2fca10_0 .net "Debe", 0 0, L_000001c9ba460010;  1 drivers
v000001c9ba2fdff0_0 .net "Din", 0 0, L_000001c9ba4434b0;  1 drivers
v000001c9ba2fd910_0 .net "Dout", 0 0, L_000001c9ba45f830;  1 drivers
v000001c9ba2fcb50_0 .net "Ri", 0 0, L_000001c9ba442150;  1 drivers
v000001c9ba2fcbf0_0 .net "Si", 0 0, L_000001c9ba443f50;  1 drivers
v000001c9ba2fbd90_0 .net *"_ivl_0", 0 0, L_000001c9ba45fb40;  1 drivers
v000001c9ba2fe090_0 .net *"_ivl_10", 0 0, L_000001c9ba45f2f0;  1 drivers
v000001c9ba2fd7d0_0 .net *"_ivl_2", 0 0, L_000001c9ba45f1a0;  1 drivers
v000001c9ba2fc0b0_0 .net *"_ivl_4", 0 0, L_000001c9ba45f0c0;  1 drivers
v000001c9ba2fd2d0_0 .net *"_ivl_6", 0 0, L_000001c9ba45ef00;  1 drivers
S_000001c9ba2d4770 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11b560 .param/l "i" 0 5 102, +C4<010>;
S_000001c9ba2d4a90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d4770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45ecd0 .functor AND 1, L_000001c9ba443550, L_000001c9ba443c30, C4<1>, C4<1>;
L_000001c9ba45f600 .functor AND 1, L_000001c9ba443c30, L_000001c9ba444810, C4<1>, C4<1>;
L_000001c9ba45f440 .functor OR 1, L_000001c9ba45ecd0, L_000001c9ba45f600, C4<0>, C4<0>;
L_000001c9ba45ffa0 .functor AND 1, L_000001c9ba443550, L_000001c9ba444810, C4<1>, C4<1>;
L_000001c9ba45f8a0 .functor OR 1, L_000001c9ba45f440, L_000001c9ba45ffa0, C4<0>, C4<0>;
L_000001c9ba460390 .functor XOR 1, L_000001c9ba443550, L_000001c9ba443c30, C4<0>, C4<0>;
L_000001c9ba460400 .functor XOR 1, L_000001c9ba460390, L_000001c9ba444810, C4<0>, C4<0>;
v000001c9ba2fc790_0 .net "Debe", 0 0, L_000001c9ba45f8a0;  1 drivers
v000001c9ba2fb930_0 .net "Din", 0 0, L_000001c9ba444810;  1 drivers
v000001c9ba2fdc30_0 .net "Dout", 0 0, L_000001c9ba460400;  1 drivers
v000001c9ba2fcdd0_0 .net "Ri", 0 0, L_000001c9ba443c30;  1 drivers
v000001c9ba2fce70_0 .net "Si", 0 0, L_000001c9ba443550;  1 drivers
v000001c9ba2fc510_0 .net *"_ivl_0", 0 0, L_000001c9ba45ecd0;  1 drivers
v000001c9ba2fbf70_0 .net *"_ivl_10", 0 0, L_000001c9ba460390;  1 drivers
v000001c9ba2fd230_0 .net *"_ivl_2", 0 0, L_000001c9ba45f600;  1 drivers
v000001c9ba2fcf10_0 .net *"_ivl_4", 0 0, L_000001c9ba45f440;  1 drivers
v000001c9ba2fcfb0_0 .net *"_ivl_6", 0 0, L_000001c9ba45ffa0;  1 drivers
S_000001c9ba2d2ce0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11b7e0 .param/l "i" 0 5 102, +C4<011>;
S_000001c9ba2d3190 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45ea30 .functor AND 1, L_000001c9ba4435f0, L_000001c9ba4425b0, C4<1>, C4<1>;
L_000001c9ba460470 .functor AND 1, L_000001c9ba4425b0, L_000001c9ba4437d0, C4<1>, C4<1>;
L_000001c9ba4602b0 .functor OR 1, L_000001c9ba45ea30, L_000001c9ba460470, C4<0>, C4<0>;
L_000001c9ba45f6e0 .functor AND 1, L_000001c9ba4435f0, L_000001c9ba4437d0, C4<1>, C4<1>;
L_000001c9ba45eaa0 .functor OR 1, L_000001c9ba4602b0, L_000001c9ba45f6e0, C4<0>, C4<0>;
L_000001c9ba45f4b0 .functor XOR 1, L_000001c9ba4435f0, L_000001c9ba4425b0, C4<0>, C4<0>;
L_000001c9ba45f670 .functor XOR 1, L_000001c9ba45f4b0, L_000001c9ba4437d0, C4<0>, C4<0>;
v000001c9ba2fd050_0 .net "Debe", 0 0, L_000001c9ba45eaa0;  1 drivers
v000001c9ba2fc3d0_0 .net "Din", 0 0, L_000001c9ba4437d0;  1 drivers
v000001c9ba2fc6f0_0 .net "Dout", 0 0, L_000001c9ba45f670;  1 drivers
v000001c9ba2fb9d0_0 .net "Ri", 0 0, L_000001c9ba4425b0;  1 drivers
v000001c9ba2fc830_0 .net "Si", 0 0, L_000001c9ba4435f0;  1 drivers
v000001c9ba2fdcd0_0 .net *"_ivl_0", 0 0, L_000001c9ba45ea30;  1 drivers
v000001c9ba2fd370_0 .net *"_ivl_10", 0 0, L_000001c9ba45f4b0;  1 drivers
v000001c9ba2fbb10_0 .net *"_ivl_2", 0 0, L_000001c9ba460470;  1 drivers
v000001c9ba2fcc90_0 .net *"_ivl_4", 0 0, L_000001c9ba4602b0;  1 drivers
v000001c9ba2fbe30_0 .net *"_ivl_6", 0 0, L_000001c9ba45f6e0;  1 drivers
S_000001c9ba2d4130 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11bea0 .param/l "i" 0 5 102, +C4<0100>;
S_000001c9ba2d4db0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d4130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45f210 .functor AND 1, L_000001c9ba442510, L_000001c9ba4421f0, C4<1>, C4<1>;
L_000001c9ba45f910 .functor AND 1, L_000001c9ba4421f0, L_000001c9ba4448b0, C4<1>, C4<1>;
L_000001c9ba45eb80 .functor OR 1, L_000001c9ba45f210, L_000001c9ba45f910, C4<0>, C4<0>;
L_000001c9ba4604e0 .functor AND 1, L_000001c9ba442510, L_000001c9ba4448b0, C4<1>, C4<1>;
L_000001c9ba45ee90 .functor OR 1, L_000001c9ba45eb80, L_000001c9ba4604e0, C4<0>, C4<0>;
L_000001c9ba45f3d0 .functor XOR 1, L_000001c9ba442510, L_000001c9ba4421f0, C4<0>, C4<0>;
L_000001c9ba45fa60 .functor XOR 1, L_000001c9ba45f3d0, L_000001c9ba4448b0, C4<0>, C4<0>;
v000001c9ba2fc010_0 .net "Debe", 0 0, L_000001c9ba45ee90;  1 drivers
v000001c9ba2fc8d0_0 .net "Din", 0 0, L_000001c9ba4448b0;  1 drivers
v000001c9ba2fd690_0 .net "Dout", 0 0, L_000001c9ba45fa60;  1 drivers
v000001c9ba2fd0f0_0 .net "Ri", 0 0, L_000001c9ba4421f0;  1 drivers
v000001c9ba2fc150_0 .net "Si", 0 0, L_000001c9ba442510;  1 drivers
v000001c9ba2fdd70_0 .net *"_ivl_0", 0 0, L_000001c9ba45f210;  1 drivers
v000001c9ba2fc290_0 .net *"_ivl_10", 0 0, L_000001c9ba45f3d0;  1 drivers
v000001c9ba2fc970_0 .net *"_ivl_2", 0 0, L_000001c9ba45f910;  1 drivers
v000001c9ba2fd190_0 .net *"_ivl_4", 0 0, L_000001c9ba45eb80;  1 drivers
v000001c9ba2fd730_0 .net *"_ivl_6", 0 0, L_000001c9ba4604e0;  1 drivers
S_000001c9ba2d3320 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cfe0 .param/l "i" 0 5 102, +C4<0101>;
S_000001c9ba2d3640 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45fad0 .functor AND 1, L_000001c9ba442650, L_000001c9ba4426f0, C4<1>, C4<1>;
L_000001c9ba45f130 .functor AND 1, L_000001c9ba4426f0, L_000001c9ba442e70, C4<1>, C4<1>;
L_000001c9ba45e9c0 .functor OR 1, L_000001c9ba45fad0, L_000001c9ba45f130, C4<0>, C4<0>;
L_000001c9ba45fd00 .functor AND 1, L_000001c9ba442650, L_000001c9ba442e70, C4<1>, C4<1>;
L_000001c9ba45f280 .functor OR 1, L_000001c9ba45e9c0, L_000001c9ba45fd00, C4<0>, C4<0>;
L_000001c9ba45fbb0 .functor XOR 1, L_000001c9ba442650, L_000001c9ba4426f0, C4<0>, C4<0>;
L_000001c9ba45ebf0 .functor XOR 1, L_000001c9ba45fbb0, L_000001c9ba442e70, C4<0>, C4<0>;
v000001c9ba2fbbb0_0 .net "Debe", 0 0, L_000001c9ba45f280;  1 drivers
v000001c9ba2fd870_0 .net "Din", 0 0, L_000001c9ba442e70;  1 drivers
v000001c9ba2fd9b0_0 .net "Dout", 0 0, L_000001c9ba45ebf0;  1 drivers
v000001c9ba2fda50_0 .net "Ri", 0 0, L_000001c9ba4426f0;  1 drivers
v000001c9ba2fdaf0_0 .net "Si", 0 0, L_000001c9ba442650;  1 drivers
v000001c9ba2fdb90_0 .net *"_ivl_0", 0 0, L_000001c9ba45fad0;  1 drivers
v000001c9ba2ffcb0_0 .net *"_ivl_10", 0 0, L_000001c9ba45fbb0;  1 drivers
v000001c9ba2fe3b0_0 .net *"_ivl_2", 0 0, L_000001c9ba45f130;  1 drivers
v000001c9ba2ff030_0 .net *"_ivl_4", 0 0, L_000001c9ba45e9c0;  1 drivers
v000001c9ba2ff5d0_0 .net *"_ivl_6", 0 0, L_000001c9ba45fd00;  1 drivers
S_000001c9ba2d10c0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c820 .param/l "i" 0 5 102, +C4<0110>;
S_000001c9ba2d37d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d10c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45f520 .functor AND 1, L_000001c9ba442b50, L_000001c9ba442790, C4<1>, C4<1>;
L_000001c9ba45ef70 .functor AND 1, L_000001c9ba442790, L_000001c9ba442bf0, C4<1>, C4<1>;
L_000001c9ba45f980 .functor OR 1, L_000001c9ba45f520, L_000001c9ba45ef70, C4<0>, C4<0>;
L_000001c9ba45f360 .functor AND 1, L_000001c9ba442b50, L_000001c9ba442bf0, C4<1>, C4<1>;
L_000001c9ba45efe0 .functor OR 1, L_000001c9ba45f980, L_000001c9ba45f360, C4<0>, C4<0>;
L_000001c9ba45eb10 .functor XOR 1, L_000001c9ba442b50, L_000001c9ba442790, C4<0>, C4<0>;
L_000001c9ba45ec60 .functor XOR 1, L_000001c9ba45eb10, L_000001c9ba442bf0, C4<0>, C4<0>;
v000001c9ba2fe310_0 .net "Debe", 0 0, L_000001c9ba45efe0;  1 drivers
v000001c9ba2ffc10_0 .net "Din", 0 0, L_000001c9ba442bf0;  1 drivers
v000001c9ba2fee50_0 .net "Dout", 0 0, L_000001c9ba45ec60;  1 drivers
v000001c9ba2fe450_0 .net "Ri", 0 0, L_000001c9ba442790;  1 drivers
v000001c9ba2feef0_0 .net "Si", 0 0, L_000001c9ba442b50;  1 drivers
v000001c9ba2fe950_0 .net *"_ivl_0", 0 0, L_000001c9ba45f520;  1 drivers
v000001c9ba2ff670_0 .net *"_ivl_10", 0 0, L_000001c9ba45eb10;  1 drivers
v000001c9ba2fe9f0_0 .net *"_ivl_2", 0 0, L_000001c9ba45ef70;  1 drivers
v000001c9ba2ff8f0_0 .net *"_ivl_4", 0 0, L_000001c9ba45f980;  1 drivers
v000001c9ba2fea90_0 .net *"_ivl_6", 0 0, L_000001c9ba45f360;  1 drivers
S_000001c9ba2d3960 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c4a0 .param/l "i" 0 5 102, +C4<0111>;
S_000001c9ba2d45e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d3960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45f590 .functor AND 1, L_000001c9ba442c90, L_000001c9ba443ff0, C4<1>, C4<1>;
L_000001c9ba45f050 .functor AND 1, L_000001c9ba443ff0, L_000001c9ba443870, C4<1>, C4<1>;
L_000001c9ba460080 .functor OR 1, L_000001c9ba45f590, L_000001c9ba45f050, C4<0>, C4<0>;
L_000001c9ba45fc20 .functor AND 1, L_000001c9ba442c90, L_000001c9ba443870, C4<1>, C4<1>;
L_000001c9ba45f750 .functor OR 1, L_000001c9ba460080, L_000001c9ba45fc20, C4<0>, C4<0>;
L_000001c9ba45fc90 .functor XOR 1, L_000001c9ba442c90, L_000001c9ba443ff0, C4<0>, C4<0>;
L_000001c9ba45e950 .functor XOR 1, L_000001c9ba45fc90, L_000001c9ba443870, C4<0>, C4<0>;
v000001c9ba2ffb70_0 .net "Debe", 0 0, L_000001c9ba45f750;  1 drivers
v000001c9ba2ff350_0 .net "Din", 0 0, L_000001c9ba443870;  1 drivers
v000001c9ba2ff990_0 .net "Dout", 0 0, L_000001c9ba45e950;  1 drivers
v000001c9ba2fe4f0_0 .net "Ri", 0 0, L_000001c9ba443ff0;  1 drivers
v000001c9ba2fed10_0 .net "Si", 0 0, L_000001c9ba442c90;  1 drivers
v000001c9ba2ffd50_0 .net *"_ivl_0", 0 0, L_000001c9ba45f590;  1 drivers
v000001c9ba2ffa30_0 .net *"_ivl_10", 0 0, L_000001c9ba45fc90;  1 drivers
v000001c9ba2ffad0_0 .net *"_ivl_2", 0 0, L_000001c9ba45f050;  1 drivers
v000001c9ba2ff490_0 .net *"_ivl_4", 0 0, L_000001c9ba460080;  1 drivers
v000001c9ba2feb30_0 .net *"_ivl_6", 0 0, L_000001c9ba45fc20;  1 drivers
S_000001c9ba2d3c80 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c560 .param/l "i" 0 5 102, +C4<01000>;
S_000001c9ba2d3e10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45fde0 .functor AND 1, L_000001c9ba443910, L_000001c9ba443cd0, C4<1>, C4<1>;
L_000001c9ba460160 .functor AND 1, L_000001c9ba443cd0, L_000001c9ba442f10, C4<1>, C4<1>;
L_000001c9ba45ed40 .functor OR 1, L_000001c9ba45fde0, L_000001c9ba460160, C4<0>, C4<0>;
L_000001c9ba45fd70 .functor AND 1, L_000001c9ba443910, L_000001c9ba442f10, C4<1>, C4<1>;
L_000001c9ba45f9f0 .functor OR 1, L_000001c9ba45ed40, L_000001c9ba45fd70, C4<0>, C4<0>;
L_000001c9ba45f7c0 .functor XOR 1, L_000001c9ba443910, L_000001c9ba443cd0, C4<0>, C4<0>;
L_000001c9ba45fe50 .functor XOR 1, L_000001c9ba45f7c0, L_000001c9ba442f10, C4<0>, C4<0>;
v000001c9ba2ffdf0_0 .net "Debe", 0 0, L_000001c9ba45f9f0;  1 drivers
v000001c9ba2ff530_0 .net "Din", 0 0, L_000001c9ba442f10;  1 drivers
v000001c9ba2fffd0_0 .net "Dout", 0 0, L_000001c9ba45fe50;  1 drivers
v000001c9ba2ff0d0_0 .net "Ri", 0 0, L_000001c9ba443cd0;  1 drivers
v000001c9ba2ff710_0 .net "Si", 0 0, L_000001c9ba443910;  1 drivers
v000001c9ba2febd0_0 .net *"_ivl_0", 0 0, L_000001c9ba45fde0;  1 drivers
v000001c9ba2ffe90_0 .net *"_ivl_10", 0 0, L_000001c9ba45f7c0;  1 drivers
v000001c9ba2fff30_0 .net *"_ivl_2", 0 0, L_000001c9ba460160;  1 drivers
v000001c9ba2fe8b0_0 .net *"_ivl_4", 0 0, L_000001c9ba45ed40;  1 drivers
v000001c9ba2ff210_0 .net *"_ivl_6", 0 0, L_000001c9ba45fd70;  1 drivers
S_000001c9ba2d3fa0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c8e0 .param/l "i" 0 5 102, +C4<01001>;
S_000001c9ba2d4450 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45edb0 .functor AND 1, L_000001c9ba442d30, L_000001c9ba4439b0, C4<1>, C4<1>;
L_000001c9ba45fec0 .functor AND 1, L_000001c9ba4439b0, L_000001c9ba444090, C4<1>, C4<1>;
L_000001c9ba45ff30 .functor OR 1, L_000001c9ba45edb0, L_000001c9ba45fec0, C4<0>, C4<0>;
L_000001c9ba45ee20 .functor AND 1, L_000001c9ba442d30, L_000001c9ba444090, C4<1>, C4<1>;
L_000001c9ba4600f0 .functor OR 1, L_000001c9ba45ff30, L_000001c9ba45ee20, C4<0>, C4<0>;
L_000001c9ba4601d0 .functor XOR 1, L_000001c9ba442d30, L_000001c9ba4439b0, C4<0>, C4<0>;
L_000001c9ba460240 .functor XOR 1, L_000001c9ba4601d0, L_000001c9ba444090, C4<0>, C4<0>;
v000001c9ba2ff3f0_0 .net "Debe", 0 0, L_000001c9ba4600f0;  1 drivers
v000001c9ba2fe130_0 .net "Din", 0 0, L_000001c9ba444090;  1 drivers
v000001c9ba2fe1d0_0 .net "Dout", 0 0, L_000001c9ba460240;  1 drivers
v000001c9ba2fe270_0 .net "Ri", 0 0, L_000001c9ba4439b0;  1 drivers
v000001c9ba2fec70_0 .net "Si", 0 0, L_000001c9ba442d30;  1 drivers
v000001c9ba2fe590_0 .net *"_ivl_0", 0 0, L_000001c9ba45edb0;  1 drivers
v000001c9ba2fe630_0 .net *"_ivl_10", 0 0, L_000001c9ba4601d0;  1 drivers
v000001c9ba2fe6d0_0 .net *"_ivl_2", 0 0, L_000001c9ba45fec0;  1 drivers
v000001c9ba2fedb0_0 .net *"_ivl_4", 0 0, L_000001c9ba45ff30;  1 drivers
v000001c9ba2ff7b0_0 .net *"_ivl_6", 0 0, L_000001c9ba45ee20;  1 drivers
S_000001c9ba2d74c0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c620 .param/l "i" 0 5 102, +C4<01010>;
S_000001c9ba2d5ee0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d74c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba460320 .functor AND 1, L_000001c9ba443af0, L_000001c9ba442dd0, C4<1>, C4<1>;
L_000001c9ba461cf0 .functor AND 1, L_000001c9ba442dd0, L_000001c9ba443a50, C4<1>, C4<1>;
L_000001c9ba461e40 .functor OR 1, L_000001c9ba460320, L_000001c9ba461cf0, C4<0>, C4<0>;
L_000001c9ba4612e0 .functor AND 1, L_000001c9ba443af0, L_000001c9ba443a50, C4<1>, C4<1>;
L_000001c9ba461970 .functor OR 1, L_000001c9ba461e40, L_000001c9ba4612e0, C4<0>, C4<0>;
L_000001c9ba4620e0 .functor XOR 1, L_000001c9ba443af0, L_000001c9ba442dd0, C4<0>, C4<0>;
L_000001c9ba461040 .functor XOR 1, L_000001c9ba4620e0, L_000001c9ba443a50, C4<0>, C4<0>;
v000001c9ba2fef90_0 .net "Debe", 0 0, L_000001c9ba461970;  1 drivers
v000001c9ba2fe770_0 .net "Din", 0 0, L_000001c9ba443a50;  1 drivers
v000001c9ba2ff170_0 .net "Dout", 0 0, L_000001c9ba461040;  1 drivers
v000001c9ba2ff850_0 .net "Ri", 0 0, L_000001c9ba442dd0;  1 drivers
v000001c9ba2fe810_0 .net "Si", 0 0, L_000001c9ba443af0;  1 drivers
v000001c9ba2ff2b0_0 .net *"_ivl_0", 0 0, L_000001c9ba460320;  1 drivers
v000001c9ba2e0e50_0 .net *"_ivl_10", 0 0, L_000001c9ba4620e0;  1 drivers
v000001c9ba2e1210_0 .net *"_ivl_2", 0 0, L_000001c9ba461cf0;  1 drivers
v000001c9ba2e0810_0 .net *"_ivl_4", 0 0, L_000001c9ba461e40;  1 drivers
v000001c9ba2e12b0_0 .net *"_ivl_6", 0 0, L_000001c9ba4612e0;  1 drivers
S_000001c9ba2d6520 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c6a0 .param/l "i" 0 5 102, +C4<01011>;
S_000001c9ba2d5710 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d6520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba460da0 .functor AND 1, L_000001c9ba443b90, L_000001c9ba442fb0, C4<1>, C4<1>;
L_000001c9ba460cc0 .functor AND 1, L_000001c9ba442fb0, L_000001c9ba444130, C4<1>, C4<1>;
L_000001c9ba460b00 .functor OR 1, L_000001c9ba460da0, L_000001c9ba460cc0, C4<0>, C4<0>;
L_000001c9ba461c10 .functor AND 1, L_000001c9ba443b90, L_000001c9ba444130, C4<1>, C4<1>;
L_000001c9ba4619e0 .functor OR 1, L_000001c9ba460b00, L_000001c9ba461c10, C4<0>, C4<0>;
L_000001c9ba461ba0 .functor XOR 1, L_000001c9ba443b90, L_000001c9ba442fb0, C4<0>, C4<0>;
L_000001c9ba461820 .functor XOR 1, L_000001c9ba461ba0, L_000001c9ba444130, C4<0>, C4<0>;
v000001c9ba2e0bd0_0 .net "Debe", 0 0, L_000001c9ba4619e0;  1 drivers
v000001c9ba2e1c10_0 .net "Din", 0 0, L_000001c9ba444130;  1 drivers
v000001c9ba2e0c70_0 .net "Dout", 0 0, L_000001c9ba461820;  1 drivers
v000001c9ba2e1fd0_0 .net "Ri", 0 0, L_000001c9ba442fb0;  1 drivers
v000001c9ba2e13f0_0 .net "Si", 0 0, L_000001c9ba443b90;  1 drivers
v000001c9ba2e2110_0 .net *"_ivl_0", 0 0, L_000001c9ba460da0;  1 drivers
v000001c9ba2e0f90_0 .net *"_ivl_10", 0 0, L_000001c9ba461ba0;  1 drivers
v000001c9ba2e2610_0 .net *"_ivl_2", 0 0, L_000001c9ba460cc0;  1 drivers
v000001c9ba2e1030_0 .net *"_ivl_4", 0 0, L_000001c9ba460b00;  1 drivers
v000001c9ba2e0d10_0 .net *"_ivl_6", 0 0, L_000001c9ba461c10;  1 drivers
S_000001c9ba2d7650 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c9a0 .param/l "i" 0 5 102, +C4<01100>;
S_000001c9ba2d58a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d7650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba461120 .functor AND 1, L_000001c9ba443d70, L_000001c9ba443e10, C4<1>, C4<1>;
L_000001c9ba461a50 .functor AND 1, L_000001c9ba443e10, L_000001c9ba4441d0, C4<1>, C4<1>;
L_000001c9ba4615f0 .functor OR 1, L_000001c9ba461120, L_000001c9ba461a50, C4<0>, C4<0>;
L_000001c9ba460ef0 .functor AND 1, L_000001c9ba443d70, L_000001c9ba4441d0, C4<1>, C4<1>;
L_000001c9ba461f90 .functor OR 1, L_000001c9ba4615f0, L_000001c9ba460ef0, C4<0>, C4<0>;
L_000001c9ba4606a0 .functor XOR 1, L_000001c9ba443d70, L_000001c9ba443e10, C4<0>, C4<0>;
L_000001c9ba460b70 .functor XOR 1, L_000001c9ba4606a0, L_000001c9ba4441d0, C4<0>, C4<0>;
v000001c9ba2e2570_0 .net "Debe", 0 0, L_000001c9ba461f90;  1 drivers
v000001c9ba2e21b0_0 .net "Din", 0 0, L_000001c9ba4441d0;  1 drivers
v000001c9ba2e2070_0 .net "Dout", 0 0, L_000001c9ba460b70;  1 drivers
v000001c9ba2e1990_0 .net "Ri", 0 0, L_000001c9ba443e10;  1 drivers
v000001c9ba2e1e90_0 .net "Si", 0 0, L_000001c9ba443d70;  1 drivers
v000001c9ba2e2250_0 .net *"_ivl_0", 0 0, L_000001c9ba461120;  1 drivers
v000001c9ba2e06d0_0 .net *"_ivl_10", 0 0, L_000001c9ba4606a0;  1 drivers
v000001c9ba2e10d0_0 .net *"_ivl_2", 0 0, L_000001c9ba461a50;  1 drivers
v000001c9ba2e1cb0_0 .net *"_ivl_4", 0 0, L_000001c9ba4615f0;  1 drivers
v000001c9ba2e1d50_0 .net *"_ivl_6", 0 0, L_000001c9ba460ef0;  1 drivers
S_000001c9ba2d7010 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cc20 .param/l "i" 0 5 102, +C4<01101>;
S_000001c9ba2d8460 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d7010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba461ac0 .functor AND 1, L_000001c9ba443050, L_000001c9ba444310, C4<1>, C4<1>;
L_000001c9ba460a20 .functor AND 1, L_000001c9ba444310, L_000001c9ba445cb0, C4<1>, C4<1>;
L_000001c9ba460780 .functor OR 1, L_000001c9ba461ac0, L_000001c9ba460a20, C4<0>, C4<0>;
L_000001c9ba460a90 .functor AND 1, L_000001c9ba443050, L_000001c9ba445cb0, C4<1>, C4<1>;
L_000001c9ba460be0 .functor OR 1, L_000001c9ba460780, L_000001c9ba460a90, C4<0>, C4<0>;
L_000001c9ba460c50 .functor XOR 1, L_000001c9ba443050, L_000001c9ba444310, C4<0>, C4<0>;
L_000001c9ba460f60 .functor XOR 1, L_000001c9ba460c50, L_000001c9ba445cb0, C4<0>, C4<0>;
v000001c9ba2e0450_0 .net "Debe", 0 0, L_000001c9ba460be0;  1 drivers
v000001c9ba2e2390_0 .net "Din", 0 0, L_000001c9ba445cb0;  1 drivers
v000001c9ba2e1350_0 .net "Dout", 0 0, L_000001c9ba460f60;  1 drivers
v000001c9ba2e0590_0 .net "Ri", 0 0, L_000001c9ba444310;  1 drivers
v000001c9ba2e1490_0 .net "Si", 0 0, L_000001c9ba443050;  1 drivers
v000001c9ba2e0db0_0 .net *"_ivl_0", 0 0, L_000001c9ba461ac0;  1 drivers
v000001c9ba2e1df0_0 .net *"_ivl_10", 0 0, L_000001c9ba460c50;  1 drivers
v000001c9ba2e0ef0_0 .net *"_ivl_2", 0 0, L_000001c9ba460a20;  1 drivers
v000001c9ba2e22f0_0 .net *"_ivl_4", 0 0, L_000001c9ba460780;  1 drivers
v000001c9ba2e1170_0 .net *"_ivl_6", 0 0, L_000001c9ba460a90;  1 drivers
S_000001c9ba2d66b0 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c720 .param/l "i" 0 5 102, +C4<01110>;
S_000001c9ba2d5a30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d66b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba461eb0 .functor AND 1, L_000001c9ba4467f0, L_000001c9ba446bb0, C4<1>, C4<1>;
L_000001c9ba460d30 .functor AND 1, L_000001c9ba446bb0, L_000001c9ba444b30, C4<1>, C4<1>;
L_000001c9ba461900 .functor OR 1, L_000001c9ba461eb0, L_000001c9ba460d30, C4<0>, C4<0>;
L_000001c9ba461d60 .functor AND 1, L_000001c9ba4467f0, L_000001c9ba444b30, C4<1>, C4<1>;
L_000001c9ba460e10 .functor OR 1, L_000001c9ba461900, L_000001c9ba461d60, C4<0>, C4<0>;
L_000001c9ba461b30 .functor XOR 1, L_000001c9ba4467f0, L_000001c9ba446bb0, C4<0>, C4<0>;
L_000001c9ba460550 .functor XOR 1, L_000001c9ba461b30, L_000001c9ba444b30, C4<0>, C4<0>;
v000001c9ba2e2430_0 .net "Debe", 0 0, L_000001c9ba460e10;  1 drivers
v000001c9ba2e1850_0 .net "Din", 0 0, L_000001c9ba444b30;  1 drivers
v000001c9ba2e24d0_0 .net "Dout", 0 0, L_000001c9ba460550;  1 drivers
v000001c9ba2e04f0_0 .net "Ri", 0 0, L_000001c9ba446bb0;  1 drivers
v000001c9ba2e1530_0 .net "Si", 0 0, L_000001c9ba4467f0;  1 drivers
v000001c9ba2e26b0_0 .net *"_ivl_0", 0 0, L_000001c9ba461eb0;  1 drivers
v000001c9ba2e2750_0 .net *"_ivl_10", 0 0, L_000001c9ba461b30;  1 drivers
v000001c9ba2e27f0_0 .net *"_ivl_2", 0 0, L_000001c9ba460d30;  1 drivers
v000001c9ba2e1a30_0 .net *"_ivl_4", 0 0, L_000001c9ba461900;  1 drivers
v000001c9ba2e2890_0 .net *"_ivl_6", 0 0, L_000001c9ba461d60;  1 drivers
S_000001c9ba2d5bc0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11d0e0 .param/l "i" 0 5 102, +C4<01111>;
S_000001c9ba2d6e80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d5bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba460630 .functor AND 1, L_000001c9ba446430, L_000001c9ba445c10, C4<1>, C4<1>;
L_000001c9ba4610b0 .functor AND 1, L_000001c9ba445c10, L_000001c9ba446390, C4<1>, C4<1>;
L_000001c9ba461f20 .functor OR 1, L_000001c9ba460630, L_000001c9ba4610b0, C4<0>, C4<0>;
L_000001c9ba4607f0 .functor AND 1, L_000001c9ba446430, L_000001c9ba446390, C4<1>, C4<1>;
L_000001c9ba460e80 .functor OR 1, L_000001c9ba461f20, L_000001c9ba4607f0, C4<0>, C4<0>;
L_000001c9ba461190 .functor XOR 1, L_000001c9ba446430, L_000001c9ba445c10, C4<0>, C4<0>;
L_000001c9ba461660 .functor XOR 1, L_000001c9ba461190, L_000001c9ba446390, C4<0>, C4<0>;
v000001c9ba2e15d0_0 .net "Debe", 0 0, L_000001c9ba460e80;  1 drivers
v000001c9ba2e1670_0 .net "Din", 0 0, L_000001c9ba446390;  1 drivers
v000001c9ba2e0630_0 .net "Dout", 0 0, L_000001c9ba461660;  1 drivers
v000001c9ba2e1b70_0 .net "Ri", 0 0, L_000001c9ba445c10;  1 drivers
v000001c9ba2e0130_0 .net "Si", 0 0, L_000001c9ba446430;  1 drivers
v000001c9ba2e1710_0 .net *"_ivl_0", 0 0, L_000001c9ba460630;  1 drivers
v000001c9ba2e03b0_0 .net *"_ivl_10", 0 0, L_000001c9ba461190;  1 drivers
v000001c9ba2e01d0_0 .net *"_ivl_2", 0 0, L_000001c9ba4610b0;  1 drivers
v000001c9ba2e17b0_0 .net *"_ivl_4", 0 0, L_000001c9ba461f20;  1 drivers
v000001c9ba2e18f0_0 .net *"_ivl_6", 0 0, L_000001c9ba4607f0;  1 drivers
S_000001c9ba2d85f0 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cc60 .param/l "i" 0 5 102, +C4<010000>;
S_000001c9ba2d6b60 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d85f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba460710 .functor AND 1, L_000001c9ba445d50, L_000001c9ba446250, C4<1>, C4<1>;
L_000001c9ba462000 .functor AND 1, L_000001c9ba446250, L_000001c9ba444db0, C4<1>, C4<1>;
L_000001c9ba462070 .functor OR 1, L_000001c9ba460710, L_000001c9ba462000, C4<0>, C4<0>;
L_000001c9ba461350 .functor AND 1, L_000001c9ba445d50, L_000001c9ba444db0, C4<1>, C4<1>;
L_000001c9ba460860 .functor OR 1, L_000001c9ba462070, L_000001c9ba461350, C4<0>, C4<0>;
L_000001c9ba461200 .functor XOR 1, L_000001c9ba445d50, L_000001c9ba446250, C4<0>, C4<0>;
L_000001c9ba461270 .functor XOR 1, L_000001c9ba461200, L_000001c9ba444db0, C4<0>, C4<0>;
v000001c9ba2e0270_0 .net "Debe", 0 0, L_000001c9ba460860;  1 drivers
v000001c9ba2e0a90_0 .net "Din", 0 0, L_000001c9ba444db0;  1 drivers
v000001c9ba2e1ad0_0 .net "Dout", 0 0, L_000001c9ba461270;  1 drivers
v000001c9ba2e0770_0 .net "Ri", 0 0, L_000001c9ba446250;  1 drivers
v000001c9ba2e0310_0 .net "Si", 0 0, L_000001c9ba445d50;  1 drivers
v000001c9ba2e08b0_0 .net *"_ivl_0", 0 0, L_000001c9ba460710;  1 drivers
v000001c9ba2e0950_0 .net *"_ivl_10", 0 0, L_000001c9ba461200;  1 drivers
v000001c9ba2e1f30_0 .net *"_ivl_2", 0 0, L_000001c9ba462000;  1 drivers
v000001c9ba2e09f0_0 .net *"_ivl_4", 0 0, L_000001c9ba462070;  1 drivers
v000001c9ba2e0b30_0 .net *"_ivl_6", 0 0, L_000001c9ba461350;  1 drivers
S_000001c9ba2d50d0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11c760 .param/l "i" 0 5 102, +C4<010001>;
S_000001c9ba2d5260 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d50d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4613c0 .functor AND 1, L_000001c9ba446110, L_000001c9ba446c50, C4<1>, C4<1>;
L_000001c9ba460fd0 .functor AND 1, L_000001c9ba446c50, L_000001c9ba444bd0, C4<1>, C4<1>;
L_000001c9ba461430 .functor OR 1, L_000001c9ba4613c0, L_000001c9ba460fd0, C4<0>, C4<0>;
L_000001c9ba4614a0 .functor AND 1, L_000001c9ba446110, L_000001c9ba444bd0, C4<1>, C4<1>;
L_000001c9ba4605c0 .functor OR 1, L_000001c9ba461430, L_000001c9ba4614a0, C4<0>, C4<0>;
L_000001c9ba4608d0 .functor XOR 1, L_000001c9ba446110, L_000001c9ba446c50, C4<0>, C4<0>;
L_000001c9ba461510 .functor XOR 1, L_000001c9ba4608d0, L_000001c9ba444bd0, C4<0>, C4<0>;
v000001c9ba2e4230_0 .net "Debe", 0 0, L_000001c9ba4605c0;  1 drivers
v000001c9ba2e4b90_0 .net "Din", 0 0, L_000001c9ba444bd0;  1 drivers
v000001c9ba2e3ab0_0 .net "Dout", 0 0, L_000001c9ba461510;  1 drivers
v000001c9ba2e2cf0_0 .net "Ri", 0 0, L_000001c9ba446c50;  1 drivers
v000001c9ba2e31f0_0 .net "Si", 0 0, L_000001c9ba446110;  1 drivers
v000001c9ba2e4050_0 .net *"_ivl_0", 0 0, L_000001c9ba4613c0;  1 drivers
v000001c9ba2e4730_0 .net *"_ivl_10", 0 0, L_000001c9ba4608d0;  1 drivers
v000001c9ba2e3510_0 .net *"_ivl_2", 0 0, L_000001c9ba460fd0;  1 drivers
v000001c9ba2e3290_0 .net *"_ivl_4", 0 0, L_000001c9ba461430;  1 drivers
v000001c9ba2e33d0_0 .net *"_ivl_6", 0 0, L_000001c9ba4614a0;  1 drivers
S_000001c9ba2d7fb0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cce0 .param/l "i" 0 5 102, +C4<010010>;
S_000001c9ba2d8140 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d7fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba461580 .functor AND 1, L_000001c9ba445a30, L_000001c9ba446cf0, C4<1>, C4<1>;
L_000001c9ba4616d0 .functor AND 1, L_000001c9ba446cf0, L_000001c9ba445350, C4<1>, C4<1>;
L_000001c9ba461740 .functor OR 1, L_000001c9ba461580, L_000001c9ba4616d0, C4<0>, C4<0>;
L_000001c9ba4617b0 .functor AND 1, L_000001c9ba445a30, L_000001c9ba445350, C4<1>, C4<1>;
L_000001c9ba461890 .functor OR 1, L_000001c9ba461740, L_000001c9ba4617b0, C4<0>, C4<0>;
L_000001c9ba460940 .functor XOR 1, L_000001c9ba445a30, L_000001c9ba446cf0, C4<0>, C4<0>;
L_000001c9ba461c80 .functor XOR 1, L_000001c9ba460940, L_000001c9ba445350, C4<0>, C4<0>;
v000001c9ba2e3a10_0 .net "Debe", 0 0, L_000001c9ba461890;  1 drivers
v000001c9ba2e3010_0 .net "Din", 0 0, L_000001c9ba445350;  1 drivers
v000001c9ba2e36f0_0 .net "Dout", 0 0, L_000001c9ba461c80;  1 drivers
v000001c9ba2e35b0_0 .net "Ri", 0 0, L_000001c9ba446cf0;  1 drivers
v000001c9ba2e2f70_0 .net "Si", 0 0, L_000001c9ba445a30;  1 drivers
v000001c9ba2e3fb0_0 .net *"_ivl_0", 0 0, L_000001c9ba461580;  1 drivers
v000001c9ba2e29d0_0 .net *"_ivl_10", 0 0, L_000001c9ba460940;  1 drivers
v000001c9ba2e30b0_0 .net *"_ivl_2", 0 0, L_000001c9ba4616d0;  1 drivers
v000001c9ba2e38d0_0 .net *"_ivl_4", 0 0, L_000001c9ba461740;  1 drivers
v000001c9ba2e3970_0 .net *"_ivl_6", 0 0, L_000001c9ba4617b0;  1 drivers
S_000001c9ba2d8780 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cd20 .param/l "i" 0 5 102, +C4<010011>;
S_000001c9ba2d8910 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d8780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4609b0 .functor AND 1, L_000001c9ba445b70, L_000001c9ba445fd0, C4<1>, C4<1>;
L_000001c9ba461dd0 .functor AND 1, L_000001c9ba445fd0, L_000001c9ba4466b0, C4<1>, C4<1>;
L_000001c9ba463880 .functor OR 1, L_000001c9ba4609b0, L_000001c9ba461dd0, C4<0>, C4<0>;
L_000001c9ba4622a0 .functor AND 1, L_000001c9ba445b70, L_000001c9ba4466b0, C4<1>, C4<1>;
L_000001c9ba4627e0 .functor OR 1, L_000001c9ba463880, L_000001c9ba4622a0, C4<0>, C4<0>;
L_000001c9ba462d20 .functor XOR 1, L_000001c9ba445b70, L_000001c9ba445fd0, C4<0>, C4<0>;
L_000001c9ba462af0 .functor XOR 1, L_000001c9ba462d20, L_000001c9ba4466b0, C4<0>, C4<0>;
v000001c9ba2e3150_0 .net "Debe", 0 0, L_000001c9ba4627e0;  1 drivers
v000001c9ba2e42d0_0 .net "Din", 0 0, L_000001c9ba4466b0;  1 drivers
v000001c9ba2e3d30_0 .net "Dout", 0 0, L_000001c9ba462af0;  1 drivers
v000001c9ba2e4410_0 .net "Ri", 0 0, L_000001c9ba445fd0;  1 drivers
v000001c9ba2e3bf0_0 .net "Si", 0 0, L_000001c9ba445b70;  1 drivers
v000001c9ba2e3470_0 .net *"_ivl_0", 0 0, L_000001c9ba4609b0;  1 drivers
v000001c9ba2e4370_0 .net *"_ivl_10", 0 0, L_000001c9ba462d20;  1 drivers
v000001c9ba2e4f50_0 .net *"_ivl_2", 0 0, L_000001c9ba461dd0;  1 drivers
v000001c9ba2e3650_0 .net *"_ivl_4", 0 0, L_000001c9ba463880;  1 drivers
v000001c9ba2e4c30_0 .net *"_ivl_6", 0 0, L_000001c9ba4622a0;  1 drivers
S_000001c9ba2d53f0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cda0 .param/l "i" 0 5 102, +C4<010100>;
S_000001c9ba2d6cf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d53f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4638f0 .functor AND 1, L_000001c9ba4450d0, L_000001c9ba444e50, C4<1>, C4<1>;
L_000001c9ba462ee0 .functor AND 1, L_000001c9ba444e50, L_000001c9ba445990, C4<1>, C4<1>;
L_000001c9ba4639d0 .functor OR 1, L_000001c9ba4638f0, L_000001c9ba462ee0, C4<0>, C4<0>;
L_000001c9ba462c40 .functor AND 1, L_000001c9ba4450d0, L_000001c9ba445990, C4<1>, C4<1>;
L_000001c9ba4631f0 .functor OR 1, L_000001c9ba4639d0, L_000001c9ba462c40, C4<0>, C4<0>;
L_000001c9ba462d90 .functor XOR 1, L_000001c9ba4450d0, L_000001c9ba444e50, C4<0>, C4<0>;
L_000001c9ba4630a0 .functor XOR 1, L_000001c9ba462d90, L_000001c9ba445990, C4<0>, C4<0>;
v000001c9ba2e44b0_0 .net "Debe", 0 0, L_000001c9ba4631f0;  1 drivers
v000001c9ba2e4ff0_0 .net "Din", 0 0, L_000001c9ba445990;  1 drivers
v000001c9ba2e3c90_0 .net "Dout", 0 0, L_000001c9ba4630a0;  1 drivers
v000001c9ba2e4550_0 .net "Ri", 0 0, L_000001c9ba444e50;  1 drivers
v000001c9ba2e3790_0 .net "Si", 0 0, L_000001c9ba4450d0;  1 drivers
v000001c9ba2e4cd0_0 .net *"_ivl_0", 0 0, L_000001c9ba4638f0;  1 drivers
v000001c9ba2e4af0_0 .net *"_ivl_10", 0 0, L_000001c9ba462d90;  1 drivers
v000001c9ba2e3330_0 .net *"_ivl_2", 0 0, L_000001c9ba462ee0;  1 drivers
v000001c9ba2e3830_0 .net *"_ivl_4", 0 0, L_000001c9ba4639d0;  1 drivers
v000001c9ba2e4d70_0 .net *"_ivl_6", 0 0, L_000001c9ba462c40;  1 drivers
S_000001c9ba2d71a0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11cde0 .param/l "i" 0 5 102, +C4<010101>;
S_000001c9ba2d8aa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d71a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba462bd0 .functor AND 1, L_000001c9ba446930, L_000001c9ba4452b0, C4<1>, C4<1>;
L_000001c9ba462e00 .functor AND 1, L_000001c9ba4452b0, L_000001c9ba445ad0, C4<1>, C4<1>;
L_000001c9ba462930 .functor OR 1, L_000001c9ba462bd0, L_000001c9ba462e00, C4<0>, C4<0>;
L_000001c9ba463c00 .functor AND 1, L_000001c9ba446930, L_000001c9ba445ad0, C4<1>, C4<1>;
L_000001c9ba4628c0 .functor OR 1, L_000001c9ba462930, L_000001c9ba463c00, C4<0>, C4<0>;
L_000001c9ba463ab0 .functor XOR 1, L_000001c9ba446930, L_000001c9ba4452b0, C4<0>, C4<0>;
L_000001c9ba462770 .functor XOR 1, L_000001c9ba463ab0, L_000001c9ba445ad0, C4<0>, C4<0>;
v000001c9ba2e2e30_0 .net "Debe", 0 0, L_000001c9ba4628c0;  1 drivers
v000001c9ba2e3b50_0 .net "Din", 0 0, L_000001c9ba445ad0;  1 drivers
v000001c9ba2e40f0_0 .net "Dout", 0 0, L_000001c9ba462770;  1 drivers
v000001c9ba2e4e10_0 .net "Ri", 0 0, L_000001c9ba4452b0;  1 drivers
v000001c9ba2e2a70_0 .net "Si", 0 0, L_000001c9ba446930;  1 drivers
v000001c9ba2e4eb0_0 .net *"_ivl_0", 0 0, L_000001c9ba462bd0;  1 drivers
v000001c9ba2e45f0_0 .net *"_ivl_10", 0 0, L_000001c9ba463ab0;  1 drivers
v000001c9ba2e5090_0 .net *"_ivl_2", 0 0, L_000001c9ba462e00;  1 drivers
v000001c9ba2e3dd0_0 .net *"_ivl_4", 0 0, L_000001c9ba462930;  1 drivers
v000001c9ba2e2930_0 .net *"_ivl_6", 0 0, L_000001c9ba463c00;  1 drivers
S_000001c9ba2d5d50 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11ce60 .param/l "i" 0 5 102, +C4<010110>;
S_000001c9ba2d7330 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d5d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4621c0 .functor AND 1, L_000001c9ba444c70, L_000001c9ba4449f0, C4<1>, C4<1>;
L_000001c9ba463570 .functor AND 1, L_000001c9ba4449f0, L_000001c9ba446a70, C4<1>, C4<1>;
L_000001c9ba462a80 .functor OR 1, L_000001c9ba4621c0, L_000001c9ba463570, C4<0>, C4<0>;
L_000001c9ba462230 .functor AND 1, L_000001c9ba444c70, L_000001c9ba446a70, C4<1>, C4<1>;
L_000001c9ba462b60 .functor OR 1, L_000001c9ba462a80, L_000001c9ba462230, C4<0>, C4<0>;
L_000001c9ba463180 .functor XOR 1, L_000001c9ba444c70, L_000001c9ba4449f0, C4<0>, C4<0>;
L_000001c9ba462310 .functor XOR 1, L_000001c9ba463180, L_000001c9ba446a70, C4<0>, C4<0>;
v000001c9ba2e2b10_0 .net "Debe", 0 0, L_000001c9ba462b60;  1 drivers
v000001c9ba2e2c50_0 .net "Din", 0 0, L_000001c9ba446a70;  1 drivers
v000001c9ba2e3e70_0 .net "Dout", 0 0, L_000001c9ba462310;  1 drivers
v000001c9ba2e3f10_0 .net "Ri", 0 0, L_000001c9ba4449f0;  1 drivers
v000001c9ba2e2bb0_0 .net "Si", 0 0, L_000001c9ba444c70;  1 drivers
v000001c9ba2e4190_0 .net *"_ivl_0", 0 0, L_000001c9ba4621c0;  1 drivers
v000001c9ba2e4690_0 .net *"_ivl_10", 0 0, L_000001c9ba463180;  1 drivers
v000001c9ba2e47d0_0 .net *"_ivl_2", 0 0, L_000001c9ba463570;  1 drivers
v000001c9ba2e2d90_0 .net *"_ivl_4", 0 0, L_000001c9ba462a80;  1 drivers
v000001c9ba2e4870_0 .net *"_ivl_6", 0 0, L_000001c9ba462230;  1 drivers
S_000001c9ba2d6070 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11d960 .param/l "i" 0 5 102, +C4<010111>;
S_000001c9ba2d77e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba462850 .functor AND 1, L_000001c9ba445df0, L_000001c9ba444ef0, C4<1>, C4<1>;
L_000001c9ba462cb0 .functor AND 1, L_000001c9ba444ef0, L_000001c9ba4464d0, C4<1>, C4<1>;
L_000001c9ba462f50 .functor OR 1, L_000001c9ba462850, L_000001c9ba462cb0, C4<0>, C4<0>;
L_000001c9ba463b20 .functor AND 1, L_000001c9ba445df0, L_000001c9ba4464d0, C4<1>, C4<1>;
L_000001c9ba462fc0 .functor OR 1, L_000001c9ba462f50, L_000001c9ba463b20, C4<0>, C4<0>;
L_000001c9ba463c70 .functor XOR 1, L_000001c9ba445df0, L_000001c9ba444ef0, C4<0>, C4<0>;
L_000001c9ba463a40 .functor XOR 1, L_000001c9ba463c70, L_000001c9ba4464d0, C4<0>, C4<0>;
v000001c9ba2e4910_0 .net "Debe", 0 0, L_000001c9ba462fc0;  1 drivers
v000001c9ba2e49b0_0 .net "Din", 0 0, L_000001c9ba4464d0;  1 drivers
v000001c9ba2e4a50_0 .net "Dout", 0 0, L_000001c9ba463a40;  1 drivers
v000001c9ba2e2ed0_0 .net "Ri", 0 0, L_000001c9ba444ef0;  1 drivers
v000001c9ba2e7110_0 .net "Si", 0 0, L_000001c9ba445df0;  1 drivers
v000001c9ba2e5f90_0 .net *"_ivl_0", 0 0, L_000001c9ba462850;  1 drivers
v000001c9ba2e7610_0 .net *"_ivl_10", 0 0, L_000001c9ba463c70;  1 drivers
v000001c9ba2e5d10_0 .net *"_ivl_2", 0 0, L_000001c9ba462cb0;  1 drivers
v000001c9ba2e53b0_0 .net *"_ivl_4", 0 0, L_000001c9ba462f50;  1 drivers
v000001c9ba2e6670_0 .net *"_ivl_6", 0 0, L_000001c9ba463b20;  1 drivers
S_000001c9ba2d7970 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
P_000001c9ba11da60 .param/l "i" 0 5 102, +C4<011000>;
S_000001c9ba2d7b00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c9ba2d7970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba462380 .functor AND 1, L_000001c9ba444a90, L_000001c9ba446570, C4<1>, C4<1>;
L_000001c9ba462e70 .functor AND 1, L_000001c9ba446570, L_000001c9ba4470b0, C4<1>, C4<1>;
L_000001c9ba462460 .functor OR 1, L_000001c9ba462380, L_000001c9ba462e70, C4<0>, C4<0>;
L_000001c9ba4633b0 .functor AND 1, L_000001c9ba444a90, L_000001c9ba4470b0, C4<1>, C4<1>;
L_000001c9ba462620 .functor OR 1, L_000001c9ba462460, L_000001c9ba4633b0, C4<0>, C4<0>;
L_000001c9ba462a10 .functor XOR 1, L_000001c9ba444a90, L_000001c9ba446570, C4<0>, C4<0>;
L_000001c9ba4629a0 .functor XOR 1, L_000001c9ba462a10, L_000001c9ba4470b0, C4<0>, C4<0>;
v000001c9ba2e77f0_0 .net "Debe", 0 0, L_000001c9ba462620;  1 drivers
v000001c9ba2e63f0_0 .net "Din", 0 0, L_000001c9ba4470b0;  1 drivers
v000001c9ba2e6b70_0 .net "Dout", 0 0, L_000001c9ba4629a0;  1 drivers
v000001c9ba2e62b0_0 .net "Ri", 0 0, L_000001c9ba446570;  1 drivers
v000001c9ba2e7430_0 .net "Si", 0 0, L_000001c9ba444a90;  1 drivers
v000001c9ba2e72f0_0 .net *"_ivl_0", 0 0, L_000001c9ba462380;  1 drivers
v000001c9ba2e5a90_0 .net *"_ivl_10", 0 0, L_000001c9ba462a10;  1 drivers
v000001c9ba2e5e50_0 .net *"_ivl_2", 0 0, L_000001c9ba462e70;  1 drivers
v000001c9ba2e5450_0 .net *"_ivl_4", 0 0, L_000001c9ba462460;  1 drivers
v000001c9ba2e5270_0 .net *"_ivl_6", 0 0, L_000001c9ba4633b0;  1 drivers
S_000001c9ba2d7e20 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001c9ba2d13e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c9b9cb8820 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c9b9cb8858 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c9b9cb8890 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c9b9cb88c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c9ba4623f0 .functor NOT 1, L_000001c9ba446f70, C4<0>, C4<0>, C4<0>;
L_000001c9ba463260 .functor OR 1, L_000001c9ba446ed0, L_000001c9ba4453f0, C4<0>, C4<0>;
L_000001c9ba4624d0 .functor AND 1, L_000001c9ba445710, L_000001c9ba463260, C4<1>, C4<1>;
v000001c9ba2e68f0_0 .net *"_ivl_11", 22 0, L_000001c9ba444f90;  1 drivers
v000001c9ba2e6f30_0 .net *"_ivl_12", 23 0, L_000001c9ba445030;  1 drivers
L_000001c9ba39b5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e7390_0 .net *"_ivl_15", 0 0, L_000001c9ba39b5e0;  1 drivers
v000001c9ba2e76b0_0 .net *"_ivl_17", 0 0, L_000001c9ba4453f0;  1 drivers
v000001c9ba2e74d0_0 .net *"_ivl_19", 0 0, L_000001c9ba463260;  1 drivers
v000001c9ba2e6350_0 .net *"_ivl_21", 0 0, L_000001c9ba4624d0;  1 drivers
L_000001c9ba39b628 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e67b0_0 .net/2u *"_ivl_22", 23 0, L_000001c9ba39b628;  1 drivers
L_000001c9ba39b670 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e59f0_0 .net/2u *"_ivl_24", 23 0, L_000001c9ba39b670;  1 drivers
v000001c9ba2e6850_0 .net *"_ivl_26", 23 0, L_000001c9ba445490;  1 drivers
v000001c9ba2e6d50_0 .net *"_ivl_3", 3 0, L_000001c9ba446890;  1 drivers
v000001c9ba2e6210_0 .net *"_ivl_33", 0 0, L_000001c9ba4455d0;  1 drivers
v000001c9ba2e7750_0 .net *"_ivl_34", 7 0, L_000001c9ba445670;  1 drivers
L_000001c9ba39b6b8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba2e5bd0_0 .net *"_ivl_37", 6 0, L_000001c9ba39b6b8;  1 drivers
v000001c9ba2e6ad0_0 .net *"_ivl_7", 0 0, L_000001c9ba446f70;  1 drivers
v000001c9ba2e6490_0 .net "boolean", 0 0, L_000001c9ba446ed0;  1 drivers
v000001c9ba2e5310_0 .net "exp", 7 0, L_000001c9ba4461b0;  alias, 1 drivers
v000001c9ba2e6cb0_0 .net "exp_round", 7 0, L_000001c9ba4458f0;  alias, 1 drivers
v000001c9ba2e7890_0 .net "guard", 0 0, L_000001c9ba445710;  1 drivers
v000001c9ba2e6030_0 .net "is_even", 0 0, L_000001c9ba4623f0;  1 drivers
v000001c9ba2e5810_0 .net "ms", 27 0, L_000001c9ba447e70;  1 drivers
v000001c9ba2e5130_0 .net "ms_round", 22 0, L_000001c9ba445530;  alias, 1 drivers
v000001c9ba2e5b30_0 .net "temp", 23 0, L_000001c9ba445850;  1 drivers
L_000001c9ba445710 .part L_000001c9ba447e70, 4, 1;
L_000001c9ba446890 .part L_000001c9ba447e70, 0, 4;
L_000001c9ba446ed0 .reduce/or L_000001c9ba446890;
L_000001c9ba446f70 .part L_000001c9ba447e70, 5, 1;
L_000001c9ba444f90 .part L_000001c9ba447e70, 5, 23;
L_000001c9ba445030 .concat [ 23 1 0 0], L_000001c9ba444f90, L_000001c9ba39b5e0;
L_000001c9ba4453f0 .reduce/nor L_000001c9ba4623f0;
L_000001c9ba445490 .functor MUXZ 24, L_000001c9ba39b670, L_000001c9ba39b628, L_000001c9ba4624d0, C4<>;
L_000001c9ba445850 .arith/sum 24, L_000001c9ba445030, L_000001c9ba445490;
L_000001c9ba445530 .part L_000001c9ba445850, 0, 23;
L_000001c9ba4455d0 .part L_000001c9ba445850, 23, 1;
L_000001c9ba445670 .concat [ 1 7 0 0], L_000001c9ba4455d0, L_000001c9ba39b6b8;
L_000001c9ba4458f0 .arith/sum 8, L_000001c9ba4461b0, L_000001c9ba445670;
S_000001c9ba2d6200 .scope module, "subsito1" "RestaExp_sum" 5 239, 5 19 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9ba2cc620 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc658 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc690 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba31dc20_0 .net "Debe", 8 0, L_000001c9ba4408f0;  1 drivers
v000001c9ba31e3a0_0 .net "F", 7 0, L_000001c9ba43f9f0;  alias, 1 drivers
v000001c9ba31d4a0_0 .net "R", 7 0, L_000001c9ba43d1f0;  alias, 1 drivers
v000001c9ba31cb40_0 .net "S", 7 0, L_000001c9ba43e730;  alias, 1 drivers
L_000001c9ba39b160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba31d540_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39b160;  1 drivers
L_000001c9ba43d790 .part L_000001c9ba43e730, 0, 1;
L_000001c9ba43e7d0 .part L_000001c9ba43d1f0, 0, 1;
L_000001c9ba43f770 .part L_000001c9ba4408f0, 0, 1;
L_000001c9ba43ee10 .part L_000001c9ba43e730, 1, 1;
L_000001c9ba43d8d0 .part L_000001c9ba43d1f0, 1, 1;
L_000001c9ba43dfb0 .part L_000001c9ba4408f0, 1, 1;
L_000001c9ba43d970 .part L_000001c9ba43e730, 2, 1;
L_000001c9ba43f270 .part L_000001c9ba43d1f0, 2, 1;
L_000001c9ba43da10 .part L_000001c9ba4408f0, 2, 1;
L_000001c9ba43dab0 .part L_000001c9ba43e730, 3, 1;
L_000001c9ba441390 .part L_000001c9ba43d1f0, 3, 1;
L_000001c9ba441250 .part L_000001c9ba4408f0, 3, 1;
L_000001c9ba440990 .part L_000001c9ba43e730, 4, 1;
L_000001c9ba441bb0 .part L_000001c9ba43d1f0, 4, 1;
L_000001c9ba441610 .part L_000001c9ba4408f0, 4, 1;
L_000001c9ba440cb0 .part L_000001c9ba43e730, 5, 1;
L_000001c9ba43fdb0 .part L_000001c9ba43d1f0, 5, 1;
L_000001c9ba441430 .part L_000001c9ba4408f0, 5, 1;
L_000001c9ba4414d0 .part L_000001c9ba43e730, 6, 1;
L_000001c9ba440ad0 .part L_000001c9ba43d1f0, 6, 1;
L_000001c9ba440d50 .part L_000001c9ba4408f0, 6, 1;
L_000001c9ba441930 .part L_000001c9ba43e730, 7, 1;
L_000001c9ba441c50 .part L_000001c9ba43d1f0, 7, 1;
L_000001c9ba440b70 .part L_000001c9ba4408f0, 7, 1;
LS_000001c9ba43f9f0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba422ea0, L_000001c9ba422f80, L_000001c9ba4227a0, L_000001c9ba422b90;
LS_000001c9ba43f9f0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba45b1c0, L_000001c9ba45bf50, L_000001c9ba45c880, L_000001c9ba45c9d0;
L_000001c9ba43f9f0 .concat8 [ 4 4 0 0], LS_000001c9ba43f9f0_0_0, LS_000001c9ba43f9f0_0_4;
LS_000001c9ba4408f0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b160, L_000001c9ba422dc0, L_000001c9ba422500, L_000001c9ba422ab0;
LS_000001c9ba4408f0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba422c70, L_000001c9ba45cc70, L_000001c9ba45bc40, L_000001c9ba45cb90;
LS_000001c9ba4408f0_0_8 .concat8 [ 1 0 0 0], L_000001c9ba45b540;
L_000001c9ba4408f0 .concat8 [ 4 4 1 0], LS_000001c9ba4408f0_0_0, LS_000001c9ba4408f0_0_4, LS_000001c9ba4408f0_0_8;
S_000001c9ba2d5580 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba11d2e0 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba2d6390 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d5580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba422c00 .functor NOT 1, L_000001c9ba43d790, C4<0>, C4<0>, C4<0>;
L_000001c9ba422d50 .functor AND 1, L_000001c9ba422c00, L_000001c9ba43e7d0, C4<1>, C4<1>;
L_000001c9ba423ae0 .functor NOT 1, L_000001c9ba43d790, C4<0>, C4<0>, C4<0>;
L_000001c9ba423b50 .functor AND 1, L_000001c9ba423ae0, L_000001c9ba43f770, C4<1>, C4<1>;
L_000001c9ba422f10 .functor OR 1, L_000001c9ba422d50, L_000001c9ba423b50, C4<0>, C4<0>;
L_000001c9ba423bc0 .functor AND 1, L_000001c9ba43e7d0, L_000001c9ba43f770, C4<1>, C4<1>;
L_000001c9ba422dc0 .functor OR 1, L_000001c9ba422f10, L_000001c9ba423bc0, C4<0>, C4<0>;
L_000001c9ba423c30 .functor XOR 1, L_000001c9ba43d790, L_000001c9ba43e7d0, C4<0>, C4<0>;
L_000001c9ba422ea0 .functor XOR 1, L_000001c9ba423c30, L_000001c9ba43f770, C4<0>, C4<0>;
v000001c9ba31b560_0 .net "Debe", 0 0, L_000001c9ba422dc0;  1 drivers
v000001c9ba31c820_0 .net "Din", 0 0, L_000001c9ba43f770;  1 drivers
v000001c9ba31b4c0_0 .net "Dout", 0 0, L_000001c9ba422ea0;  1 drivers
v000001c9ba31bc40_0 .net "Ri", 0 0, L_000001c9ba43e7d0;  1 drivers
v000001c9ba31b380_0 .net "Si", 0 0, L_000001c9ba43d790;  1 drivers
v000001c9ba31ac00_0 .net *"_ivl_0", 0 0, L_000001c9ba422c00;  1 drivers
v000001c9ba31ba60_0 .net *"_ivl_10", 0 0, L_000001c9ba423bc0;  1 drivers
v000001c9ba31c6e0_0 .net *"_ivl_14", 0 0, L_000001c9ba423c30;  1 drivers
v000001c9ba31aca0_0 .net *"_ivl_2", 0 0, L_000001c9ba422d50;  1 drivers
v000001c9ba31c320_0 .net *"_ivl_4", 0 0, L_000001c9ba423ae0;  1 drivers
v000001c9ba31b600_0 .net *"_ivl_6", 0 0, L_000001c9ba423b50;  1 drivers
v000001c9ba31a340_0 .net *"_ivl_8", 0 0, L_000001c9ba422f10;  1 drivers
S_000001c9ba2d7c90 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba1219a0 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba2d82d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d7c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba422e30 .functor NOT 1, L_000001c9ba43ee10, C4<0>, C4<0>, C4<0>;
L_000001c9ba422110 .functor AND 1, L_000001c9ba422e30, L_000001c9ba43d8d0, C4<1>, C4<1>;
L_000001c9ba422260 .functor NOT 1, L_000001c9ba43ee10, C4<0>, C4<0>, C4<0>;
L_000001c9ba423060 .functor AND 1, L_000001c9ba422260, L_000001c9ba43dfb0, C4<1>, C4<1>;
L_000001c9ba4235a0 .functor OR 1, L_000001c9ba422110, L_000001c9ba423060, C4<0>, C4<0>;
L_000001c9ba4222d0 .functor AND 1, L_000001c9ba43d8d0, L_000001c9ba43dfb0, C4<1>, C4<1>;
L_000001c9ba422500 .functor OR 1, L_000001c9ba4235a0, L_000001c9ba4222d0, C4<0>, C4<0>;
L_000001c9ba423290 .functor XOR 1, L_000001c9ba43ee10, L_000001c9ba43d8d0, C4<0>, C4<0>;
L_000001c9ba422f80 .functor XOR 1, L_000001c9ba423290, L_000001c9ba43dfb0, C4<0>, C4<0>;
v000001c9ba31b740_0 .net "Debe", 0 0, L_000001c9ba422500;  1 drivers
v000001c9ba31a520_0 .net "Din", 0 0, L_000001c9ba43dfb0;  1 drivers
v000001c9ba31a700_0 .net "Dout", 0 0, L_000001c9ba422f80;  1 drivers
v000001c9ba31a2a0_0 .net "Ri", 0 0, L_000001c9ba43d8d0;  1 drivers
v000001c9ba31bce0_0 .net "Si", 0 0, L_000001c9ba43ee10;  1 drivers
v000001c9ba31ad40_0 .net *"_ivl_0", 0 0, L_000001c9ba422e30;  1 drivers
v000001c9ba31b7e0_0 .net *"_ivl_10", 0 0, L_000001c9ba4222d0;  1 drivers
v000001c9ba31c460_0 .net *"_ivl_14", 0 0, L_000001c9ba423290;  1 drivers
v000001c9ba31a3e0_0 .net *"_ivl_2", 0 0, L_000001c9ba422110;  1 drivers
v000001c9ba31a0c0_0 .net *"_ivl_4", 0 0, L_000001c9ba422260;  1 drivers
v000001c9ba31b060_0 .net *"_ivl_6", 0 0, L_000001c9ba423060;  1 drivers
v000001c9ba31bd80_0 .net *"_ivl_8", 0 0, L_000001c9ba4235a0;  1 drivers
S_000001c9ba2d8c30 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba1211a0 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba2d8dc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d8c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba422340 .functor NOT 1, L_000001c9ba43d970, C4<0>, C4<0>, C4<0>;
L_000001c9ba423450 .functor AND 1, L_000001c9ba422340, L_000001c9ba43f270, C4<1>, C4<1>;
L_000001c9ba4225e0 .functor NOT 1, L_000001c9ba43d970, C4<0>, C4<0>, C4<0>;
L_000001c9ba422ce0 .functor AND 1, L_000001c9ba4225e0, L_000001c9ba43da10, C4<1>, C4<1>;
L_000001c9ba423610 .functor OR 1, L_000001c9ba423450, L_000001c9ba422ce0, C4<0>, C4<0>;
L_000001c9ba423300 .functor AND 1, L_000001c9ba43f270, L_000001c9ba43da10, C4<1>, C4<1>;
L_000001c9ba422ab0 .functor OR 1, L_000001c9ba423610, L_000001c9ba423300, C4<0>, C4<0>;
L_000001c9ba422650 .functor XOR 1, L_000001c9ba43d970, L_000001c9ba43f270, C4<0>, C4<0>;
L_000001c9ba4227a0 .functor XOR 1, L_000001c9ba422650, L_000001c9ba43da10, C4<0>, C4<0>;
v000001c9ba31c000_0 .net "Debe", 0 0, L_000001c9ba422ab0;  1 drivers
v000001c9ba31a160_0 .net "Din", 0 0, L_000001c9ba43da10;  1 drivers
v000001c9ba31c0a0_0 .net "Dout", 0 0, L_000001c9ba4227a0;  1 drivers
v000001c9ba31c3c0_0 .net "Ri", 0 0, L_000001c9ba43f270;  1 drivers
v000001c9ba31c140_0 .net "Si", 0 0, L_000001c9ba43d970;  1 drivers
v000001c9ba31a480_0 .net *"_ivl_0", 0 0, L_000001c9ba422340;  1 drivers
v000001c9ba31be20_0 .net *"_ivl_10", 0 0, L_000001c9ba423300;  1 drivers
v000001c9ba31b880_0 .net *"_ivl_14", 0 0, L_000001c9ba422650;  1 drivers
v000001c9ba31a5c0_0 .net *"_ivl_2", 0 0, L_000001c9ba423450;  1 drivers
v000001c9ba31aa20_0 .net *"_ivl_4", 0 0, L_000001c9ba4225e0;  1 drivers
v000001c9ba31b420_0 .net *"_ivl_6", 0 0, L_000001c9ba422ce0;  1 drivers
v000001c9ba31c280_0 .net *"_ivl_8", 0 0, L_000001c9ba423610;  1 drivers
S_000001c9ba2d6840 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba121be0 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba2d69d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba2d6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba422880 .functor NOT 1, L_000001c9ba43dab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4228f0 .functor AND 1, L_000001c9ba422880, L_000001c9ba441390, C4<1>, C4<1>;
L_000001c9ba423370 .functor NOT 1, L_000001c9ba43dab0, C4<0>, C4<0>, C4<0>;
L_000001c9ba422a40 .functor AND 1, L_000001c9ba423370, L_000001c9ba441250, C4<1>, C4<1>;
L_000001c9ba4234c0 .functor OR 1, L_000001c9ba4228f0, L_000001c9ba422a40, C4<0>, C4<0>;
L_000001c9ba422b20 .functor AND 1, L_000001c9ba441390, L_000001c9ba441250, C4<1>, C4<1>;
L_000001c9ba422c70 .functor OR 1, L_000001c9ba4234c0, L_000001c9ba422b20, C4<0>, C4<0>;
L_000001c9ba423680 .functor XOR 1, L_000001c9ba43dab0, L_000001c9ba441390, C4<0>, C4<0>;
L_000001c9ba422b90 .functor XOR 1, L_000001c9ba423680, L_000001c9ba441250, C4<0>, C4<0>;
v000001c9ba31c500_0 .net "Debe", 0 0, L_000001c9ba422c70;  1 drivers
v000001c9ba31b100_0 .net "Din", 0 0, L_000001c9ba441250;  1 drivers
v000001c9ba31ae80_0 .net "Dout", 0 0, L_000001c9ba422b90;  1 drivers
v000001c9ba31b920_0 .net "Ri", 0 0, L_000001c9ba441390;  1 drivers
v000001c9ba31ade0_0 .net "Si", 0 0, L_000001c9ba43dab0;  1 drivers
v000001c9ba31af20_0 .net *"_ivl_0", 0 0, L_000001c9ba422880;  1 drivers
v000001c9ba31a660_0 .net *"_ivl_10", 0 0, L_000001c9ba422b20;  1 drivers
v000001c9ba31afc0_0 .net *"_ivl_14", 0 0, L_000001c9ba423680;  1 drivers
v000001c9ba31b240_0 .net *"_ivl_2", 0 0, L_000001c9ba4228f0;  1 drivers
v000001c9ba31bb00_0 .net *"_ivl_4", 0 0, L_000001c9ba423370;  1 drivers
v000001c9ba31a8e0_0 .net *"_ivl_6", 0 0, L_000001c9ba422a40;  1 drivers
v000001c9ba31a7a0_0 .net *"_ivl_8", 0 0, L_000001c9ba4234c0;  1 drivers
S_000001c9ba33be20 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba121d20 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba33a6b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33be20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba4236f0 .functor NOT 1, L_000001c9ba440990, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c110 .functor AND 1, L_000001c9ba4236f0, L_000001c9ba441bb0, C4<1>, C4<1>;
L_000001c9ba45b460 .functor NOT 1, L_000001c9ba440990, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c180 .functor AND 1, L_000001c9ba45b460, L_000001c9ba441610, C4<1>, C4<1>;
L_000001c9ba45b150 .functor OR 1, L_000001c9ba45c110, L_000001c9ba45c180, C4<0>, C4<0>;
L_000001c9ba45c7a0 .functor AND 1, L_000001c9ba441bb0, L_000001c9ba441610, C4<1>, C4<1>;
L_000001c9ba45cc70 .functor OR 1, L_000001c9ba45b150, L_000001c9ba45c7a0, C4<0>, C4<0>;
L_000001c9ba45b3f0 .functor XOR 1, L_000001c9ba440990, L_000001c9ba441bb0, C4<0>, C4<0>;
L_000001c9ba45b1c0 .functor XOR 1, L_000001c9ba45b3f0, L_000001c9ba441610, C4<0>, C4<0>;
v000001c9ba31a840_0 .net "Debe", 0 0, L_000001c9ba45cc70;  1 drivers
v000001c9ba31a980_0 .net "Din", 0 0, L_000001c9ba441610;  1 drivers
v000001c9ba31c640_0 .net "Dout", 0 0, L_000001c9ba45b1c0;  1 drivers
v000001c9ba31bec0_0 .net "Ri", 0 0, L_000001c9ba441bb0;  1 drivers
v000001c9ba31c780_0 .net "Si", 0 0, L_000001c9ba440990;  1 drivers
v000001c9ba31bf60_0 .net *"_ivl_0", 0 0, L_000001c9ba4236f0;  1 drivers
v000001c9ba31b2e0_0 .net *"_ivl_10", 0 0, L_000001c9ba45c7a0;  1 drivers
v000001c9ba31aac0_0 .net *"_ivl_14", 0 0, L_000001c9ba45b3f0;  1 drivers
v000001c9ba31ab60_0 .net *"_ivl_2", 0 0, L_000001c9ba45c110;  1 drivers
v000001c9ba31db80_0 .net *"_ivl_4", 0 0, L_000001c9ba45b460;  1 drivers
v000001c9ba31d400_0 .net *"_ivl_6", 0 0, L_000001c9ba45c180;  1 drivers
v000001c9ba31e1c0_0 .net *"_ivl_8", 0 0, L_000001c9ba45b150;  1 drivers
S_000001c9ba33a390 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba121d60 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba33a520 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33a390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45c030 .functor NOT 1, L_000001c9ba440cb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c5e0 .functor AND 1, L_000001c9ba45c030, L_000001c9ba43fdb0, C4<1>, C4<1>;
L_000001c9ba45b230 .functor NOT 1, L_000001c9ba440cb0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c960 .functor AND 1, L_000001c9ba45b230, L_000001c9ba441430, C4<1>, C4<1>;
L_000001c9ba45b310 .functor OR 1, L_000001c9ba45c5e0, L_000001c9ba45c960, C4<0>, C4<0>;
L_000001c9ba45b2a0 .functor AND 1, L_000001c9ba43fdb0, L_000001c9ba441430, C4<1>, C4<1>;
L_000001c9ba45bc40 .functor OR 1, L_000001c9ba45b310, L_000001c9ba45b2a0, C4<0>, C4<0>;
L_000001c9ba45ca40 .functor XOR 1, L_000001c9ba440cb0, L_000001c9ba43fdb0, C4<0>, C4<0>;
L_000001c9ba45bf50 .functor XOR 1, L_000001c9ba45ca40, L_000001c9ba441430, C4<0>, C4<0>;
v000001c9ba31d5e0_0 .net "Debe", 0 0, L_000001c9ba45bc40;  1 drivers
v000001c9ba31dfe0_0 .net "Din", 0 0, L_000001c9ba441430;  1 drivers
v000001c9ba31cd20_0 .net "Dout", 0 0, L_000001c9ba45bf50;  1 drivers
v000001c9ba31cbe0_0 .net "Ri", 0 0, L_000001c9ba43fdb0;  1 drivers
v000001c9ba31dea0_0 .net "Si", 0 0, L_000001c9ba440cb0;  1 drivers
v000001c9ba31ea80_0 .net *"_ivl_0", 0 0, L_000001c9ba45c030;  1 drivers
v000001c9ba31dcc0_0 .net *"_ivl_10", 0 0, L_000001c9ba45b2a0;  1 drivers
v000001c9ba31cdc0_0 .net *"_ivl_14", 0 0, L_000001c9ba45ca40;  1 drivers
v000001c9ba31cf00_0 .net *"_ivl_2", 0 0, L_000001c9ba45c5e0;  1 drivers
v000001c9ba31eb20_0 .net *"_ivl_4", 0 0, L_000001c9ba45b230;  1 drivers
v000001c9ba31d220_0 .net *"_ivl_6", 0 0, L_000001c9ba45c960;  1 drivers
v000001c9ba31d680_0 .net *"_ivl_8", 0 0, L_000001c9ba45b310;  1 drivers
S_000001c9ba33cc30 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba1216a0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba33cdc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45bd20 .functor NOT 1, L_000001c9ba4414d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c3b0 .functor AND 1, L_000001c9ba45bd20, L_000001c9ba440ad0, C4<1>, C4<1>;
L_000001c9ba45bbd0 .functor NOT 1, L_000001c9ba4414d0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45cc00 .functor AND 1, L_000001c9ba45bbd0, L_000001c9ba440d50, C4<1>, C4<1>;
L_000001c9ba45c0a0 .functor OR 1, L_000001c9ba45c3b0, L_000001c9ba45cc00, C4<0>, C4<0>;
L_000001c9ba45b380 .functor AND 1, L_000001c9ba440ad0, L_000001c9ba440d50, C4<1>, C4<1>;
L_000001c9ba45cb90 .functor OR 1, L_000001c9ba45c0a0, L_000001c9ba45b380, C4<0>, C4<0>;
L_000001c9ba45be00 .functor XOR 1, L_000001c9ba4414d0, L_000001c9ba440ad0, C4<0>, C4<0>;
L_000001c9ba45c880 .functor XOR 1, L_000001c9ba45be00, L_000001c9ba440d50, C4<0>, C4<0>;
v000001c9ba31ebc0_0 .net "Debe", 0 0, L_000001c9ba45cb90;  1 drivers
v000001c9ba31d180_0 .net "Din", 0 0, L_000001c9ba440d50;  1 drivers
v000001c9ba31da40_0 .net "Dout", 0 0, L_000001c9ba45c880;  1 drivers
v000001c9ba31c960_0 .net "Ri", 0 0, L_000001c9ba440ad0;  1 drivers
v000001c9ba31e080_0 .net "Si", 0 0, L_000001c9ba4414d0;  1 drivers
v000001c9ba31ec60_0 .net *"_ivl_0", 0 0, L_000001c9ba45bd20;  1 drivers
v000001c9ba31d720_0 .net *"_ivl_10", 0 0, L_000001c9ba45b380;  1 drivers
v000001c9ba31d7c0_0 .net *"_ivl_14", 0 0, L_000001c9ba45be00;  1 drivers
v000001c9ba31ee40_0 .net *"_ivl_2", 0 0, L_000001c9ba45c3b0;  1 drivers
v000001c9ba31ed00_0 .net *"_ivl_4", 0 0, L_000001c9ba45bbd0;  1 drivers
v000001c9ba31df40_0 .net *"_ivl_6", 0 0, L_000001c9ba45cc00;  1 drivers
v000001c9ba31d2c0_0 .net *"_ivl_8", 0 0, L_000001c9ba45c0a0;  1 drivers
S_000001c9ba33b330 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba2d6200;
 .timescale -9 -12;
P_000001c9ba121520 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba33b1a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33b330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45b5b0 .functor NOT 1, L_000001c9ba441930, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c1f0 .functor AND 1, L_000001c9ba45b5b0, L_000001c9ba441c50, C4<1>, C4<1>;
L_000001c9ba45b4d0 .functor NOT 1, L_000001c9ba441930, C4<0>, C4<0>, C4<0>;
L_000001c9ba45ba80 .functor AND 1, L_000001c9ba45b4d0, L_000001c9ba440b70, C4<1>, C4<1>;
L_000001c9ba45c650 .functor OR 1, L_000001c9ba45c1f0, L_000001c9ba45ba80, C4<0>, C4<0>;
L_000001c9ba45b770 .functor AND 1, L_000001c9ba441c50, L_000001c9ba440b70, C4<1>, C4<1>;
L_000001c9ba45b540 .functor OR 1, L_000001c9ba45c650, L_000001c9ba45b770, C4<0>, C4<0>;
L_000001c9ba45c6c0 .functor XOR 1, L_000001c9ba441930, L_000001c9ba441c50, C4<0>, C4<0>;
L_000001c9ba45c9d0 .functor XOR 1, L_000001c9ba45c6c0, L_000001c9ba440b70, C4<0>, C4<0>;
v000001c9ba31e120_0 .net "Debe", 0 0, L_000001c9ba45b540;  1 drivers
v000001c9ba31caa0_0 .net "Din", 0 0, L_000001c9ba440b70;  1 drivers
v000001c9ba31e440_0 .net "Dout", 0 0, L_000001c9ba45c9d0;  1 drivers
v000001c9ba31e300_0 .net "Ri", 0 0, L_000001c9ba441c50;  1 drivers
v000001c9ba31e580_0 .net "Si", 0 0, L_000001c9ba441930;  1 drivers
v000001c9ba31cfa0_0 .net *"_ivl_0", 0 0, L_000001c9ba45b5b0;  1 drivers
v000001c9ba31f020_0 .net *"_ivl_10", 0 0, L_000001c9ba45b770;  1 drivers
v000001c9ba31d360_0 .net *"_ivl_14", 0 0, L_000001c9ba45c6c0;  1 drivers
v000001c9ba31dae0_0 .net *"_ivl_2", 0 0, L_000001c9ba45c1f0;  1 drivers
v000001c9ba31e260_0 .net *"_ivl_4", 0 0, L_000001c9ba45b4d0;  1 drivers
v000001c9ba31cc80_0 .net *"_ivl_6", 0 0, L_000001c9ba45ba80;  1 drivers
v000001c9ba31eda0_0 .net *"_ivl_8", 0 0, L_000001c9ba45c650;  1 drivers
S_000001c9ba33cf50 .scope module, "subsito2" "RestaExp_sum" 5 240, 5 19 0, S_000001c9ba2c8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c9ba2cc780 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc7b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc7f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c9ba321fa0_0 .net "Debe", 8 0, L_000001c9ba4417f0;  1 drivers
v000001c9ba322ea0_0 .net "F", 7 0, L_000001c9ba440710;  alias, 1 drivers
v000001c9ba323580_0 .net "R", 7 0, L_000001c9ba43e730;  alias, 1 drivers
v000001c9ba322040_0 .net "S", 7 0, L_000001c9ba43d1f0;  alias, 1 drivers
L_000001c9ba39b1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba323620_0 .net/2u *"_ivl_60", 0 0, L_000001c9ba39b1a8;  1 drivers
L_000001c9ba441750 .part L_000001c9ba43d1f0, 0, 1;
L_000001c9ba440c10 .part L_000001c9ba43e730, 0, 1;
L_000001c9ba440210 .part L_000001c9ba4417f0, 0, 1;
L_000001c9ba43fc70 .part L_000001c9ba43d1f0, 1, 1;
L_000001c9ba440df0 .part L_000001c9ba43e730, 1, 1;
L_000001c9ba4400d0 .part L_000001c9ba4417f0, 1, 1;
L_000001c9ba440e90 .part L_000001c9ba43d1f0, 2, 1;
L_000001c9ba440fd0 .part L_000001c9ba43e730, 2, 1;
L_000001c9ba441a70 .part L_000001c9ba4417f0, 2, 1;
L_000001c9ba441570 .part L_000001c9ba43d1f0, 3, 1;
L_000001c9ba441e30 .part L_000001c9ba43e730, 3, 1;
L_000001c9ba43fa90 .part L_000001c9ba4417f0, 3, 1;
L_000001c9ba4402b0 .part L_000001c9ba43d1f0, 4, 1;
L_000001c9ba440670 .part L_000001c9ba43e730, 4, 1;
L_000001c9ba43fd10 .part L_000001c9ba4417f0, 4, 1;
L_000001c9ba4412f0 .part L_000001c9ba43d1f0, 5, 1;
L_000001c9ba43fb30 .part L_000001c9ba43e730, 5, 1;
L_000001c9ba440a30 .part L_000001c9ba4417f0, 5, 1;
L_000001c9ba441cf0 .part L_000001c9ba43d1f0, 6, 1;
L_000001c9ba4416b0 .part L_000001c9ba43e730, 6, 1;
L_000001c9ba441890 .part L_000001c9ba4417f0, 6, 1;
L_000001c9ba440f30 .part L_000001c9ba43d1f0, 7, 1;
L_000001c9ba441b10 .part L_000001c9ba43e730, 7, 1;
L_000001c9ba441070 .part L_000001c9ba4417f0, 7, 1;
LS_000001c9ba440710_0_0 .concat8 [ 1 1 1 1], L_000001c9ba45bcb0, L_000001c9ba45cb20, L_000001c9ba45c2d0, L_000001c9ba45d140;
LS_000001c9ba440710_0_4 .concat8 [ 1 1 1 1], L_000001c9ba45d220, L_000001c9ba45cff0, L_000001c9ba45e410, L_000001c9ba45e720;
L_000001c9ba440710 .concat8 [ 4 4 0 0], LS_000001c9ba440710_0_0, LS_000001c9ba440710_0_4;
LS_000001c9ba4417f0_0_0 .concat8 [ 1 1 1 1], L_000001c9ba39b1a8, L_000001c9ba45b8c0, L_000001c9ba45cab0, L_000001c9ba45bfc0;
LS_000001c9ba4417f0_0_4 .concat8 [ 1 1 1 1], L_000001c9ba45db50, L_000001c9ba45e170, L_000001c9ba45e1e0, L_000001c9ba45d920;
LS_000001c9ba4417f0_0_8 .concat8 [ 1 0 0 0], L_000001c9ba45d4c0;
L_000001c9ba4417f0 .concat8 [ 4 4 1 0], LS_000001c9ba4417f0_0_0, LS_000001c9ba4417f0_0_4, LS_000001c9ba4417f0_0_8;
S_000001c9ba33a200 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba1218a0 .param/l "i" 0 5 28, +C4<00>;
S_000001c9ba33a840 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45c500 .functor NOT 1, L_000001c9ba441750, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c420 .functor AND 1, L_000001c9ba45c500, L_000001c9ba440c10, C4<1>, C4<1>;
L_000001c9ba45cce0 .functor NOT 1, L_000001c9ba441750, C4<0>, C4<0>, C4<0>;
L_000001c9ba45b850 .functor AND 1, L_000001c9ba45cce0, L_000001c9ba440210, C4<1>, C4<1>;
L_000001c9ba45c340 .functor OR 1, L_000001c9ba45c420, L_000001c9ba45b850, C4<0>, C4<0>;
L_000001c9ba45b9a0 .functor AND 1, L_000001c9ba440c10, L_000001c9ba440210, C4<1>, C4<1>;
L_000001c9ba45b8c0 .functor OR 1, L_000001c9ba45c340, L_000001c9ba45b9a0, C4<0>, C4<0>;
L_000001c9ba45b700 .functor XOR 1, L_000001c9ba441750, L_000001c9ba440c10, C4<0>, C4<0>;
L_000001c9ba45bcb0 .functor XOR 1, L_000001c9ba45b700, L_000001c9ba440210, C4<0>, C4<0>;
v000001c9ba31eee0_0 .net "Debe", 0 0, L_000001c9ba45b8c0;  1 drivers
v000001c9ba31ef80_0 .net "Din", 0 0, L_000001c9ba440210;  1 drivers
v000001c9ba31dd60_0 .net "Dout", 0 0, L_000001c9ba45bcb0;  1 drivers
v000001c9ba31e800_0 .net "Ri", 0 0, L_000001c9ba440c10;  1 drivers
v000001c9ba31ce60_0 .net "Si", 0 0, L_000001c9ba441750;  1 drivers
v000001c9ba31ca00_0 .net *"_ivl_0", 0 0, L_000001c9ba45c500;  1 drivers
v000001c9ba31d0e0_0 .net *"_ivl_10", 0 0, L_000001c9ba45b9a0;  1 drivers
v000001c9ba31e4e0_0 .net *"_ivl_14", 0 0, L_000001c9ba45b700;  1 drivers
v000001c9ba31d9a0_0 .net *"_ivl_2", 0 0, L_000001c9ba45c420;  1 drivers
v000001c9ba31d860_0 .net *"_ivl_4", 0 0, L_000001c9ba45cce0;  1 drivers
v000001c9ba31d040_0 .net *"_ivl_6", 0 0, L_000001c9ba45b850;  1 drivers
v000001c9ba31c8c0_0 .net *"_ivl_8", 0 0, L_000001c9ba45c340;  1 drivers
S_000001c9ba33acf0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba121720 .param/l "i" 0 5 28, +C4<01>;
S_000001c9ba33bb00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45b930 .functor NOT 1, L_000001c9ba43fc70, C4<0>, C4<0>, C4<0>;
L_000001c9ba45b620 .functor AND 1, L_000001c9ba45b930, L_000001c9ba440df0, C4<1>, C4<1>;
L_000001c9ba45c730 .functor NOT 1, L_000001c9ba43fc70, C4<0>, C4<0>, C4<0>;
L_000001c9ba45b690 .functor AND 1, L_000001c9ba45c730, L_000001c9ba4400d0, C4<1>, C4<1>;
L_000001c9ba45b7e0 .functor OR 1, L_000001c9ba45b620, L_000001c9ba45b690, C4<0>, C4<0>;
L_000001c9ba45c570 .functor AND 1, L_000001c9ba440df0, L_000001c9ba4400d0, C4<1>, C4<1>;
L_000001c9ba45cab0 .functor OR 1, L_000001c9ba45b7e0, L_000001c9ba45c570, C4<0>, C4<0>;
L_000001c9ba45c8f0 .functor XOR 1, L_000001c9ba43fc70, L_000001c9ba440df0, C4<0>, C4<0>;
L_000001c9ba45cb20 .functor XOR 1, L_000001c9ba45c8f0, L_000001c9ba4400d0, C4<0>, C4<0>;
v000001c9ba31d900_0 .net "Debe", 0 0, L_000001c9ba45cab0;  1 drivers
v000001c9ba31de00_0 .net "Din", 0 0, L_000001c9ba4400d0;  1 drivers
v000001c9ba31e620_0 .net "Dout", 0 0, L_000001c9ba45cb20;  1 drivers
v000001c9ba31e6c0_0 .net "Ri", 0 0, L_000001c9ba440df0;  1 drivers
v000001c9ba31e760_0 .net "Si", 0 0, L_000001c9ba43fc70;  1 drivers
v000001c9ba31e8a0_0 .net *"_ivl_0", 0 0, L_000001c9ba45b930;  1 drivers
v000001c9ba31e940_0 .net *"_ivl_10", 0 0, L_000001c9ba45c570;  1 drivers
v000001c9ba31e9e0_0 .net *"_ivl_14", 0 0, L_000001c9ba45c8f0;  1 drivers
v000001c9ba31fb60_0 .net *"_ivl_2", 0 0, L_000001c9ba45b620;  1 drivers
v000001c9ba31f8e0_0 .net *"_ivl_4", 0 0, L_000001c9ba45c730;  1 drivers
v000001c9ba31f7a0_0 .net *"_ivl_6", 0 0, L_000001c9ba45b690;  1 drivers
v000001c9ba31f2a0_0 .net *"_ivl_8", 0 0, L_000001c9ba45b7e0;  1 drivers
S_000001c9ba33c460 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba121760 .param/l "i" 0 5 28, +C4<010>;
S_000001c9ba33b4c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33c460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45bb60 .functor NOT 1, L_000001c9ba440e90, C4<0>, C4<0>, C4<0>;
L_000001c9ba45ba10 .functor AND 1, L_000001c9ba45bb60, L_000001c9ba440fd0, C4<1>, C4<1>;
L_000001c9ba45bd90 .functor NOT 1, L_000001c9ba440e90, C4<0>, C4<0>, C4<0>;
L_000001c9ba45baf0 .functor AND 1, L_000001c9ba45bd90, L_000001c9ba441a70, C4<1>, C4<1>;
L_000001c9ba45be70 .functor OR 1, L_000001c9ba45ba10, L_000001c9ba45baf0, C4<0>, C4<0>;
L_000001c9ba45bee0 .functor AND 1, L_000001c9ba440fd0, L_000001c9ba441a70, C4<1>, C4<1>;
L_000001c9ba45bfc0 .functor OR 1, L_000001c9ba45be70, L_000001c9ba45bee0, C4<0>, C4<0>;
L_000001c9ba45c260 .functor XOR 1, L_000001c9ba440e90, L_000001c9ba440fd0, C4<0>, C4<0>;
L_000001c9ba45c2d0 .functor XOR 1, L_000001c9ba45c260, L_000001c9ba441a70, C4<0>, C4<0>;
v000001c9ba320740_0 .net "Debe", 0 0, L_000001c9ba45bfc0;  1 drivers
v000001c9ba31f160_0 .net "Din", 0 0, L_000001c9ba441a70;  1 drivers
v000001c9ba31f700_0 .net "Dout", 0 0, L_000001c9ba45c2d0;  1 drivers
v000001c9ba320060_0 .net "Ri", 0 0, L_000001c9ba440fd0;  1 drivers
v000001c9ba31f480_0 .net "Si", 0 0, L_000001c9ba440e90;  1 drivers
v000001c9ba31f520_0 .net *"_ivl_0", 0 0, L_000001c9ba45bb60;  1 drivers
v000001c9ba31fc00_0 .net *"_ivl_10", 0 0, L_000001c9ba45bee0;  1 drivers
v000001c9ba320100_0 .net *"_ivl_14", 0 0, L_000001c9ba45c260;  1 drivers
v000001c9ba320240_0 .net *"_ivl_2", 0 0, L_000001c9ba45ba10;  1 drivers
v000001c9ba320e20_0 .net *"_ivl_4", 0 0, L_000001c9ba45bd90;  1 drivers
v000001c9ba321000_0 .net *"_ivl_6", 0 0, L_000001c9ba45baf0;  1 drivers
v000001c9ba31f840_0 .net *"_ivl_8", 0 0, L_000001c9ba45be70;  1 drivers
S_000001c9ba33bc90 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba1218e0 .param/l "i" 0 5 28, +C4<011>;
S_000001c9ba33a9d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45c490 .functor NOT 1, L_000001c9ba441570, C4<0>, C4<0>, C4<0>;
L_000001c9ba45c810 .functor AND 1, L_000001c9ba45c490, L_000001c9ba441e30, C4<1>, C4<1>;
L_000001c9ba45e870 .functor NOT 1, L_000001c9ba441570, C4<0>, C4<0>, C4<0>;
L_000001c9ba45d840 .functor AND 1, L_000001c9ba45e870, L_000001c9ba43fa90, C4<1>, C4<1>;
L_000001c9ba45e6b0 .functor OR 1, L_000001c9ba45c810, L_000001c9ba45d840, C4<0>, C4<0>;
L_000001c9ba45e330 .functor AND 1, L_000001c9ba441e30, L_000001c9ba43fa90, C4<1>, C4<1>;
L_000001c9ba45db50 .functor OR 1, L_000001c9ba45e6b0, L_000001c9ba45e330, C4<0>, C4<0>;
L_000001c9ba45e560 .functor XOR 1, L_000001c9ba441570, L_000001c9ba441e30, C4<0>, C4<0>;
L_000001c9ba45d140 .functor XOR 1, L_000001c9ba45e560, L_000001c9ba43fa90, C4<0>, C4<0>;
v000001c9ba3216e0_0 .net "Debe", 0 0, L_000001c9ba45db50;  1 drivers
v000001c9ba31fca0_0 .net "Din", 0 0, L_000001c9ba43fa90;  1 drivers
v000001c9ba31f340_0 .net "Dout", 0 0, L_000001c9ba45d140;  1 drivers
v000001c9ba320ec0_0 .net "Ri", 0 0, L_000001c9ba441e30;  1 drivers
v000001c9ba3207e0_0 .net "Si", 0 0, L_000001c9ba441570;  1 drivers
v000001c9ba31fd40_0 .net *"_ivl_0", 0 0, L_000001c9ba45c490;  1 drivers
v000001c9ba31fde0_0 .net *"_ivl_10", 0 0, L_000001c9ba45e330;  1 drivers
v000001c9ba3215a0_0 .net *"_ivl_14", 0 0, L_000001c9ba45e560;  1 drivers
v000001c9ba31ff20_0 .net *"_ivl_2", 0 0, L_000001c9ba45c810;  1 drivers
v000001c9ba31f3e0_0 .net *"_ivl_4", 0 0, L_000001c9ba45e870;  1 drivers
v000001c9ba31f5c0_0 .net *"_ivl_6", 0 0, L_000001c9ba45d840;  1 drivers
v000001c9ba320d80_0 .net *"_ivl_8", 0 0, L_000001c9ba45e6b0;  1 drivers
S_000001c9ba33d8b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba121c60 .param/l "i" 0 5 28, +C4<0100>;
S_000001c9ba33d0e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45d7d0 .functor NOT 1, L_000001c9ba4402b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45e800 .functor AND 1, L_000001c9ba45d7d0, L_000001c9ba440670, C4<1>, C4<1>;
L_000001c9ba45dc30 .functor NOT 1, L_000001c9ba4402b0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45dd80 .functor AND 1, L_000001c9ba45dc30, L_000001c9ba43fd10, C4<1>, C4<1>;
L_000001c9ba45e3a0 .functor OR 1, L_000001c9ba45e800, L_000001c9ba45dd80, C4<0>, C4<0>;
L_000001c9ba45cdc0 .functor AND 1, L_000001c9ba440670, L_000001c9ba43fd10, C4<1>, C4<1>;
L_000001c9ba45e170 .functor OR 1, L_000001c9ba45e3a0, L_000001c9ba45cdc0, C4<0>, C4<0>;
L_000001c9ba45d680 .functor XOR 1, L_000001c9ba4402b0, L_000001c9ba440670, C4<0>, C4<0>;
L_000001c9ba45d220 .functor XOR 1, L_000001c9ba45d680, L_000001c9ba43fd10, C4<0>, C4<0>;
v000001c9ba321460_0 .net "Debe", 0 0, L_000001c9ba45e170;  1 drivers
v000001c9ba31f200_0 .net "Din", 0 0, L_000001c9ba43fd10;  1 drivers
v000001c9ba31f660_0 .net "Dout", 0 0, L_000001c9ba45d220;  1 drivers
v000001c9ba321780_0 .net "Ri", 0 0, L_000001c9ba440670;  1 drivers
v000001c9ba320b00_0 .net "Si", 0 0, L_000001c9ba4402b0;  1 drivers
v000001c9ba3204c0_0 .net *"_ivl_0", 0 0, L_000001c9ba45d7d0;  1 drivers
v000001c9ba321280_0 .net *"_ivl_10", 0 0, L_000001c9ba45cdc0;  1 drivers
v000001c9ba31f980_0 .net *"_ivl_14", 0 0, L_000001c9ba45d680;  1 drivers
v000001c9ba3202e0_0 .net *"_ivl_2", 0 0, L_000001c9ba45e800;  1 drivers
v000001c9ba321820_0 .net *"_ivl_4", 0 0, L_000001c9ba45dc30;  1 drivers
v000001c9ba31fa20_0 .net *"_ivl_6", 0 0, L_000001c9ba45dd80;  1 drivers
v000001c9ba31fac0_0 .net *"_ivl_8", 0 0, L_000001c9ba45e3a0;  1 drivers
S_000001c9ba33ab60 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba1215e0 .param/l "i" 0 5 28, +C4<0101>;
S_000001c9ba33e080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33ab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45ddf0 .functor NOT 1, L_000001c9ba4412f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45e8e0 .functor AND 1, L_000001c9ba45ddf0, L_000001c9ba43fb30, C4<1>, C4<1>;
L_000001c9ba45e100 .functor NOT 1, L_000001c9ba4412f0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45dfb0 .functor AND 1, L_000001c9ba45e100, L_000001c9ba440a30, C4<1>, C4<1>;
L_000001c9ba45cd50 .functor OR 1, L_000001c9ba45e8e0, L_000001c9ba45dfb0, C4<0>, C4<0>;
L_000001c9ba45d8b0 .functor AND 1, L_000001c9ba43fb30, L_000001c9ba440a30, C4<1>, C4<1>;
L_000001c9ba45e1e0 .functor OR 1, L_000001c9ba45cd50, L_000001c9ba45d8b0, C4<0>, C4<0>;
L_000001c9ba45dae0 .functor XOR 1, L_000001c9ba4412f0, L_000001c9ba43fb30, C4<0>, C4<0>;
L_000001c9ba45cff0 .functor XOR 1, L_000001c9ba45dae0, L_000001c9ba440a30, C4<0>, C4<0>;
v000001c9ba320560_0 .net "Debe", 0 0, L_000001c9ba45e1e0;  1 drivers
v000001c9ba321320_0 .net "Din", 0 0, L_000001c9ba440a30;  1 drivers
v000001c9ba320880_0 .net "Dout", 0 0, L_000001c9ba45cff0;  1 drivers
v000001c9ba31fe80_0 .net "Ri", 0 0, L_000001c9ba43fb30;  1 drivers
v000001c9ba31f0c0_0 .net "Si", 0 0, L_000001c9ba4412f0;  1 drivers
v000001c9ba320600_0 .net *"_ivl_0", 0 0, L_000001c9ba45ddf0;  1 drivers
v000001c9ba320ba0_0 .net *"_ivl_10", 0 0, L_000001c9ba45d8b0;  1 drivers
v000001c9ba321640_0 .net *"_ivl_14", 0 0, L_000001c9ba45dae0;  1 drivers
v000001c9ba31ffc0_0 .net *"_ivl_2", 0 0, L_000001c9ba45e8e0;  1 drivers
v000001c9ba3201a0_0 .net *"_ivl_4", 0 0, L_000001c9ba45e100;  1 drivers
v000001c9ba320380_0 .net *"_ivl_6", 0 0, L_000001c9ba45dfb0;  1 drivers
v000001c9ba320c40_0 .net *"_ivl_8", 0 0, L_000001c9ba45cd50;  1 drivers
S_000001c9ba33b650 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba121660 .param/l "i" 0 5 28, +C4<0110>;
S_000001c9ba33c5f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33b650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45d290 .functor NOT 1, L_000001c9ba441cf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45d6f0 .functor AND 1, L_000001c9ba45d290, L_000001c9ba4416b0, C4<1>, C4<1>;
L_000001c9ba45d0d0 .functor NOT 1, L_000001c9ba441cf0, C4<0>, C4<0>, C4<0>;
L_000001c9ba45e480 .functor AND 1, L_000001c9ba45d0d0, L_000001c9ba441890, C4<1>, C4<1>;
L_000001c9ba45dbc0 .functor OR 1, L_000001c9ba45d6f0, L_000001c9ba45e480, C4<0>, C4<0>;
L_000001c9ba45e5d0 .functor AND 1, L_000001c9ba4416b0, L_000001c9ba441890, C4<1>, C4<1>;
L_000001c9ba45d920 .functor OR 1, L_000001c9ba45dbc0, L_000001c9ba45e5d0, C4<0>, C4<0>;
L_000001c9ba45ce30 .functor XOR 1, L_000001c9ba441cf0, L_000001c9ba4416b0, C4<0>, C4<0>;
L_000001c9ba45e410 .functor XOR 1, L_000001c9ba45ce30, L_000001c9ba441890, C4<0>, C4<0>;
v000001c9ba3206a0_0 .net "Debe", 0 0, L_000001c9ba45d920;  1 drivers
v000001c9ba320920_0 .net "Din", 0 0, L_000001c9ba441890;  1 drivers
v000001c9ba3213c0_0 .net "Dout", 0 0, L_000001c9ba45e410;  1 drivers
v000001c9ba3209c0_0 .net "Ri", 0 0, L_000001c9ba4416b0;  1 drivers
v000001c9ba320ce0_0 .net "Si", 0 0, L_000001c9ba441cf0;  1 drivers
v000001c9ba320420_0 .net *"_ivl_0", 0 0, L_000001c9ba45d290;  1 drivers
v000001c9ba320a60_0 .net *"_ivl_10", 0 0, L_000001c9ba45e5d0;  1 drivers
v000001c9ba320f60_0 .net *"_ivl_14", 0 0, L_000001c9ba45ce30;  1 drivers
v000001c9ba3210a0_0 .net *"_ivl_2", 0 0, L_000001c9ba45d6f0;  1 drivers
v000001c9ba321140_0 .net *"_ivl_4", 0 0, L_000001c9ba45d0d0;  1 drivers
v000001c9ba3211e0_0 .net *"_ivl_6", 0 0, L_000001c9ba45e480;  1 drivers
v000001c9ba321500_0 .net *"_ivl_8", 0 0, L_000001c9ba45dbc0;  1 drivers
S_000001c9ba33d270 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c9ba33cf50;
 .timescale -9 -12;
P_000001c9ba121460 .param/l "i" 0 5 28, +C4<0111>;
S_000001c9ba33ae80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c9ba33d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c9ba45d990 .functor NOT 1, L_000001c9ba440f30, C4<0>, C4<0>, C4<0>;
L_000001c9ba45e020 .functor AND 1, L_000001c9ba45d990, L_000001c9ba441b10, C4<1>, C4<1>;
L_000001c9ba45da70 .functor NOT 1, L_000001c9ba440f30, C4<0>, C4<0>, C4<0>;
L_000001c9ba45da00 .functor AND 1, L_000001c9ba45da70, L_000001c9ba441070, C4<1>, C4<1>;
L_000001c9ba45e250 .functor OR 1, L_000001c9ba45e020, L_000001c9ba45da00, C4<0>, C4<0>;
L_000001c9ba45e640 .functor AND 1, L_000001c9ba441b10, L_000001c9ba441070, C4<1>, C4<1>;
L_000001c9ba45d4c0 .functor OR 1, L_000001c9ba45e250, L_000001c9ba45e640, C4<0>, C4<0>;
L_000001c9ba45d5a0 .functor XOR 1, L_000001c9ba440f30, L_000001c9ba441b10, C4<0>, C4<0>;
L_000001c9ba45e720 .functor XOR 1, L_000001c9ba45d5a0, L_000001c9ba441070, C4<0>, C4<0>;
v000001c9ba3225e0_0 .net "Debe", 0 0, L_000001c9ba45d4c0;  1 drivers
v000001c9ba323080_0 .net "Din", 0 0, L_000001c9ba441070;  1 drivers
v000001c9ba323bc0_0 .net "Dout", 0 0, L_000001c9ba45e720;  1 drivers
v000001c9ba322680_0 .net "Ri", 0 0, L_000001c9ba441b10;  1 drivers
v000001c9ba323b20_0 .net "Si", 0 0, L_000001c9ba440f30;  1 drivers
v000001c9ba3231c0_0 .net *"_ivl_0", 0 0, L_000001c9ba45d990;  1 drivers
v000001c9ba323c60_0 .net *"_ivl_10", 0 0, L_000001c9ba45e640;  1 drivers
v000001c9ba322a40_0 .net *"_ivl_14", 0 0, L_000001c9ba45d5a0;  1 drivers
v000001c9ba321c80_0 .net *"_ivl_2", 0 0, L_000001c9ba45e020;  1 drivers
v000001c9ba3234e0_0 .net *"_ivl_4", 0 0, L_000001c9ba45da70;  1 drivers
v000001c9ba323120_0 .net *"_ivl_6", 0 0, L_000001c9ba45da00;  1 drivers
v000001c9ba321a00_0 .net *"_ivl_8", 0 0, L_000001c9ba45e250;  1 drivers
S_000001c9ba33b010 .scope module, "both_val_infs" "both_are_inf" 4 125, 8 87 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "v1";
    .port_info 1 /INPUT 32 "v2";
    .port_info 2 /OUTPUT 1 "is_both_inf";
P_000001c9ba2ccaf0 .param/l "BS" 0 8 90, +C4<00000000000000000000000000011111>;
P_000001c9ba2ccb28 .param/l "EBS" 0 8 89, +C4<00000000000000000000000000000111>;
P_000001c9ba2ccb60 .param/l "MBS" 0 8 88, +C4<00000000000000000000000000010110>;
L_000001c9ba4a8350 .functor OR 1, L_000001c9ba4a8040, L_000001c9ba4a7be0, C4<0>, C4<0>;
L_000001c9ba4a8510 .functor OR 1, L_000001c9ba4a8270, L_000001c9ba4a7550, C4<0>, C4<0>;
L_000001c9ba4a70f0 .functor AND 1, L_000001c9ba4a8350, L_000001c9ba4a8510, C4<1>, C4<1>;
v000001c9ba324fc0_0 .net *"_ivl_5", 0 0, L_000001c9ba4a8350;  1 drivers
v000001c9ba3254c0_0 .net *"_ivl_7", 0 0, L_000001c9ba4a8510;  1 drivers
v000001c9ba326a00_0 .net "i1_1", 0 0, L_000001c9ba4a8040;  1 drivers
v000001c9ba327cc0_0 .net "i1_2", 0 0, L_000001c9ba4a7be0;  1 drivers
v000001c9ba328ee0_0 .net "i2_1", 0 0, L_000001c9ba4a8270;  1 drivers
v000001c9ba3274a0_0 .net "i2_2", 0 0, L_000001c9ba4a7550;  1 drivers
v000001c9ba328300_0 .net "is_both_inf", 0 0, L_000001c9ba4a70f0;  alias, 1 drivers
v000001c9ba328b20_0 .net "v1", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
v000001c9ba327e00_0 .net "v2", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
L_000001c9ba4bb200 .part v000001c9ba32f420_0, 0, 16;
L_000001c9ba4babc0 .part v000001c9ba32fb00_0, 0, 16;
S_000001c9ba33b7e0 .scope module, "inf1" "is_inf_detector" 8 95, 8 68 0, S_000001c9ba33b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c9ba2cce60 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001c9ba2cce98 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001c9ba2cced0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001c9ba4a87b0 .functor NOT 1, L_000001c9ba437890, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a7a20 .functor AND 1, L_000001c9ba4a87b0, L_000001c9ba4379d0, C4<1>, C4<1>;
L_000001c9ba4a8040 .functor AND 1, L_000001c9ba4a7a20, L_000001c9ba437cf0, C4<1>, C4<1>;
L_000001c9ba4a8820 .functor AND 1, L_000001c9ba437890, L_000001c9ba437ed0, C4<1>, C4<1>;
L_000001c9ba4a7be0 .functor AND 1, L_000001c9ba4a8820, L_000001c9ba435950, C4<1>, C4<1>;
v000001c9ba326280_0 .net "Exp", 4 0, L_000001c9ba435bd0;  1 drivers
v000001c9ba3259c0_0 .net "Man", 9 0, L_000001c9ba437930;  1 drivers
v000001c9ba325240_0 .net *"_ivl_10", 0 0, L_000001c9ba4a7a20;  1 drivers
v000001c9ba324340_0 .net *"_ivl_13", 0 0, L_000001c9ba437cf0;  1 drivers
v000001c9ba326140_0 .net *"_ivl_17", 0 0, L_000001c9ba437ed0;  1 drivers
v000001c9ba324d40_0 .net *"_ivl_18", 0 0, L_000001c9ba4a8820;  1 drivers
v000001c9ba3256a0_0 .net *"_ivl_21", 0 0, L_000001c9ba435950;  1 drivers
v000001c9ba3243e0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a87b0;  1 drivers
v000001c9ba325880_0 .net *"_ivl_9", 0 0, L_000001c9ba4379d0;  1 drivers
v000001c9ba3261e0_0 .net "is_negInf", 0 0, L_000001c9ba4a7be0;  alias, 1 drivers
v000001c9ba324480_0 .net "is_posInf", 0 0, L_000001c9ba4a8040;  alias, 1 drivers
v000001c9ba326780_0 .net "sign", 0 0, L_000001c9ba437890;  1 drivers
v000001c9ba326320_0 .net "value", 15 0, L_000001c9ba4bb200;  1 drivers
L_000001c9ba437890 .part L_000001c9ba4bb200, 15, 1;
L_000001c9ba435bd0 .part L_000001c9ba4bb200, 10, 5;
L_000001c9ba437930 .part L_000001c9ba4bb200, 0, 10;
L_000001c9ba4379d0 .reduce/and L_000001c9ba435bd0;
L_000001c9ba437cf0 .reduce/nor L_000001c9ba437930;
L_000001c9ba437ed0 .reduce/and L_000001c9ba435bd0;
L_000001c9ba435950 .reduce/nor L_000001c9ba437930;
S_000001c9ba33c780 .scope module, "inf2" "is_inf_detector" 8 96, 8 68 0, S_000001c9ba33b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c9ba2ccf10 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001c9ba2ccf48 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001c9ba2ccf80 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001c9ba4a7c50 .functor NOT 1, L_000001c9ba4bb0c0, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a80b0 .functor AND 1, L_000001c9ba4a7c50, L_000001c9ba4b9680, C4<1>, C4<1>;
L_000001c9ba4a8270 .functor AND 1, L_000001c9ba4a80b0, L_000001c9ba4b9900, C4<1>, C4<1>;
L_000001c9ba4a74e0 .functor AND 1, L_000001c9ba4bb0c0, L_000001c9ba4b9ea0, C4<1>, C4<1>;
L_000001c9ba4a7550 .functor AND 1, L_000001c9ba4a74e0, L_000001c9ba4b9c20, C4<1>, C4<1>;
v000001c9ba3248e0_0 .net "Exp", 4 0, L_000001c9ba4b9fe0;  1 drivers
v000001c9ba324f20_0 .net "Man", 9 0, L_000001c9ba4b9860;  1 drivers
v000001c9ba3263c0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a80b0;  1 drivers
v000001c9ba3252e0_0 .net *"_ivl_13", 0 0, L_000001c9ba4b9900;  1 drivers
v000001c9ba325920_0 .net *"_ivl_17", 0 0, L_000001c9ba4b9ea0;  1 drivers
v000001c9ba326500_0 .net *"_ivl_18", 0 0, L_000001c9ba4a74e0;  1 drivers
v000001c9ba3265a0_0 .net *"_ivl_21", 0 0, L_000001c9ba4b9c20;  1 drivers
v000001c9ba3266e0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a7c50;  1 drivers
v000001c9ba324980_0 .net *"_ivl_9", 0 0, L_000001c9ba4b9680;  1 drivers
v000001c9ba324a20_0 .net "is_negInf", 0 0, L_000001c9ba4a7550;  alias, 1 drivers
v000001c9ba324ac0_0 .net "is_posInf", 0 0, L_000001c9ba4a8270;  alias, 1 drivers
v000001c9ba325560_0 .net "sign", 0 0, L_000001c9ba4bb0c0;  1 drivers
v000001c9ba324b60_0 .net "value", 15 0, L_000001c9ba4babc0;  1 drivers
L_000001c9ba4bb0c0 .part L_000001c9ba4babc0, 15, 1;
L_000001c9ba4b9fe0 .part L_000001c9ba4babc0, 10, 5;
L_000001c9ba4b9860 .part L_000001c9ba4babc0, 0, 10;
L_000001c9ba4b9680 .reduce/and L_000001c9ba4b9fe0;
L_000001c9ba4b9900 .reduce/nor L_000001c9ba4b9860;
L_000001c9ba4b9ea0 .reduce/and L_000001c9ba4b9fe0;
L_000001c9ba4b9c20 .reduce/nor L_000001c9ba4b9860;
S_000001c9ba33b970 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c9ba2ccba0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001c9ba2ccbd8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001c9ba2ccc10 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001c9ba4a7cc0 .functor NOT 1, L_000001c9ba436530, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a7390 .functor AND 1, L_000001c9ba4a7cc0, L_000001c9ba437070, C4<1>, C4<1>;
L_000001c9ba4a7fd0 .functor AND 1, L_000001c9ba4a7390, L_000001c9ba435d10, C4<1>, C4<1>;
L_000001c9ba4a7e80 .functor AND 1, L_000001c9ba436530, L_000001c9ba435f90, C4<1>, C4<1>;
L_000001c9ba4a7940 .functor AND 1, L_000001c9ba4a7e80, L_000001c9ba438010, C4<1>, C4<1>;
v000001c9ba328f80_0 .net "Exp", 7 0, L_000001c9ba4362b0;  1 drivers
v000001c9ba327d60_0 .net "Man", 22 0, L_000001c9ba436fd0;  1 drivers
v000001c9ba3275e0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a7390;  1 drivers
v000001c9ba3272c0_0 .net *"_ivl_13", 0 0, L_000001c9ba435d10;  1 drivers
v000001c9ba328a80_0 .net *"_ivl_17", 0 0, L_000001c9ba435f90;  1 drivers
v000001c9ba327220_0 .net *"_ivl_18", 0 0, L_000001c9ba4a7e80;  1 drivers
v000001c9ba327680_0 .net *"_ivl_21", 0 0, L_000001c9ba438010;  1 drivers
v000001c9ba327360_0 .net *"_ivl_6", 0 0, L_000001c9ba4a7cc0;  1 drivers
v000001c9ba3288a0_0 .net *"_ivl_9", 0 0, L_000001c9ba437070;  1 drivers
v000001c9ba327900_0 .net "is_negInf", 0 0, L_000001c9ba4a7940;  alias, 1 drivers
v000001c9ba326960_0 .net "is_posInf", 0 0, L_000001c9ba4a7fd0;  alias, 1 drivers
v000001c9ba327720_0 .net "sign", 0 0, L_000001c9ba436530;  1 drivers
v000001c9ba327860_0 .net "value", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
L_000001c9ba436530 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba4362b0 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba436fd0 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba437070 .reduce/and L_000001c9ba4362b0;
L_000001c9ba435d10 .reduce/nor L_000001c9ba436fd0;
L_000001c9ba435f90 .reduce/and L_000001c9ba4362b0;
L_000001c9ba438010 .reduce/nor L_000001c9ba436fd0;
S_000001c9ba33d720 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c9ba2cc0a0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc0d8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc110 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001c9ba4a7320 .functor NOT 1, L_000001c9ba437750, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a7a90 .functor AND 1, L_000001c9ba4a7320, L_000001c9ba435b30, C4<1>, C4<1>;
L_000001c9ba4a8190 .functor AND 1, L_000001c9ba4a7a90, L_000001c9ba4374d0, C4<1>, C4<1>;
L_000001c9ba4a78d0 .functor AND 1, L_000001c9ba437750, L_000001c9ba436990, C4<1>, C4<1>;
L_000001c9ba4a7e10 .functor AND 1, L_000001c9ba4a78d0, L_000001c9ba435c70, C4<1>, C4<1>;
v000001c9ba328bc0_0 .net "Exp", 7 0, L_000001c9ba437a70;  1 drivers
v000001c9ba328800_0 .net "Man", 22 0, L_000001c9ba436f30;  1 drivers
v000001c9ba3281c0_0 .net *"_ivl_10", 0 0, L_000001c9ba4a7a90;  1 drivers
v000001c9ba327ae0_0 .net *"_ivl_13", 0 0, L_000001c9ba4374d0;  1 drivers
v000001c9ba327a40_0 .net *"_ivl_17", 0 0, L_000001c9ba436990;  1 drivers
v000001c9ba326c80_0 .net *"_ivl_18", 0 0, L_000001c9ba4a78d0;  1 drivers
v000001c9ba326aa0_0 .net *"_ivl_21", 0 0, L_000001c9ba435c70;  1 drivers
v000001c9ba327fe0_0 .net *"_ivl_6", 0 0, L_000001c9ba4a7320;  1 drivers
v000001c9ba3286c0_0 .net *"_ivl_9", 0 0, L_000001c9ba435b30;  1 drivers
v000001c9ba327540_0 .net "is_negInf", 0 0, L_000001c9ba4a7e10;  alias, 1 drivers
v000001c9ba328260_0 .net "is_posInf", 0 0, L_000001c9ba4a8190;  alias, 1 drivers
v000001c9ba329020_0 .net "sign", 0 0, L_000001c9ba437750;  1 drivers
v000001c9ba327b80_0 .net "value", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
L_000001c9ba437750 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba437a70 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba436f30 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba435b30 .reduce/and L_000001c9ba437a70;
L_000001c9ba4374d0 .reduce/nor L_000001c9ba436f30;
L_000001c9ba436990 .reduce/and L_000001c9ba437a70;
L_000001c9ba435c70 .reduce/nor L_000001c9ba436f30;
S_000001c9ba33c2d0 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001c9ba2cc2b0 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc2e8 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc320 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001c9ba4a79b0 .functor AND 1, L_000001c9ba437110, L_000001c9ba436670, C4<1>, C4<1>;
v000001c9ba326fa0_0 .net "Exp", 7 0, L_000001c9ba4365d0;  1 drivers
v000001c9ba328c60_0 .net "InvalidVal", 0 0, L_000001c9ba4a79b0;  alias, 1 drivers
v000001c9ba3279a0_0 .net "Man", 22 0, L_000001c9ba437e30;  1 drivers
v000001c9ba328d00_0 .net *"_ivl_7", 0 0, L_000001c9ba437110;  1 drivers
v000001c9ba328120_0 .net *"_ivl_9", 0 0, L_000001c9ba436670;  1 drivers
v000001c9ba326be0_0 .net "sign", 0 0, L_000001c9ba436350;  1 drivers
v000001c9ba3277c0_0 .net "value", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
L_000001c9ba436350 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba4365d0 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba437e30 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba437110 .reduce/and L_000001c9ba4365d0;
L_000001c9ba436670 .reduce/or L_000001c9ba437e30;
S_000001c9ba33dd60 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001c9ba2ccd00 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001c9ba2ccd38 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001c9ba2ccd70 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001c9ba4a7080 .functor AND 1, L_000001c9ba437250, L_000001c9ba4372f0, C4<1>, C4<1>;
v000001c9ba327c20_0 .net "Exp", 7 0, L_000001c9ba436710;  1 drivers
v000001c9ba326dc0_0 .net "InvalidVal", 0 0, L_000001c9ba4a7080;  alias, 1 drivers
v000001c9ba327040_0 .net "Man", 22 0, L_000001c9ba4380b0;  1 drivers
v000001c9ba327f40_0 .net *"_ivl_7", 0 0, L_000001c9ba437250;  1 drivers
v000001c9ba328620_0 .net *"_ivl_9", 0 0, L_000001c9ba4372f0;  1 drivers
v000001c9ba327ea0_0 .net "sign", 0 0, L_000001c9ba4371b0;  1 drivers
v000001c9ba328440_0 .net "value", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
L_000001c9ba4371b0 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba436710 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba4380b0 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba437250 .reduce/and L_000001c9ba436710;
L_000001c9ba4372f0 .reduce/or L_000001c9ba4380b0;
S_000001c9ba33bfb0 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001c9ba21bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001c9ba2ccc50 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_000001c9ba2ccc88 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_000001c9ba2cccc0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_000001c9ba15ac40 .functor XOR 1, L_000001c9ba32f2e0, L_000001c9ba330460, C4<0>, C4<0>;
L_000001c9ba15acb0 .functor BUFZ 1, v000001c9ba32c5e0_0, C4<0>, C4<0>, C4<0>;
L_000001c9ba15b110 .functor BUFZ 1, v000001c9ba32bb40_0, C4<0>, C4<0>, C4<0>;
L_000001c9ba15ad90 .functor BUFZ 1, v000001c9ba32cfe0_0, C4<0>, C4<0>, C4<0>;
v000001c9ba329700_0 .net "a", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
v000001c9ba3297a0_0 .net "a_denorm", 0 0, L_000001c9ba159f90;  1 drivers
v000001c9ba329ca0_0 .net "a_inf", 0 0, L_000001c9ba15a230;  1 drivers
v000001c9ba329d40_0 .net "a_nan", 0 0, L_000001c9ba15aa10;  1 drivers
v000001c9ba32a240_0 .net "a_normal", 0 0, L_000001c9ba15b8f0;  1 drivers
v000001c9ba32a560_0 .net "a_sign", 0 0, L_000001c9ba32f2e0;  1 drivers
v000001c9ba32dda0_0 .net "a_zero", 0 0, L_000001c9ba15bab0;  1 drivers
v000001c9ba32c400_0 .net "b", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
v000001c9ba32ca40_0 .net "b_denorm", 0 0, L_000001c9ba15a310;  1 drivers
v000001c9ba32c7c0_0 .net "b_inf", 0 0, L_000001c9ba15a2a0;  1 drivers
v000001c9ba32c680_0 .net "b_nan", 0 0, L_000001c9ba15b340;  1 drivers
v000001c9ba32c4a0_0 .net "b_normal", 0 0, L_000001c9ba15b0a0;  1 drivers
v000001c9ba32d300_0 .net "b_sign", 0 0, L_000001c9ba330460;  1 drivers
v000001c9ba32db20_0 .net "b_zero", 0 0, L_000001c9ba15b2d0;  1 drivers
v000001c9ba32d620_0 .net "div_by_zero", 0 0, L_000001c9ba15ad90;  alias, 1 drivers
v000001c9ba32cfe0_0 .var "div_zero", 0 0;
v000001c9ba32bb40_0 .var "invalid", 0 0;
v000001c9ba32b8c0_0 .net "invalid_op", 0 0, L_000001c9ba15b110;  alias, 1 drivers
v000001c9ba32c5e0_0 .var "is_special", 0 0;
v000001c9ba32de40_0 .net "is_special_case", 0 0, L_000001c9ba15acb0;  alias, 1 drivers
v000001c9ba32c540_0 .net "neg_inf", 31 0, L_000001c9ba4a86d0;  1 drivers
v000001c9ba32dc60_0 .net "neg_zero", 31 0, L_000001c9ba4a85f0;  1 drivers
v000001c9ba32d3a0_0 .net "op", 1 0, v000001c9ba330140_0;  alias, 1 drivers
v000001c9ba32df80_0 .net "pos_inf", 31 0, L_000001c9ba4a7400;  1 drivers
v000001c9ba32cb80_0 .net "pos_zero", 31 0, L_000001c9ba4a8580;  1 drivers
v000001c9ba32d440_0 .net "qnan", 31 0, L_000001c9ba4a71d0;  1 drivers
v000001c9ba32cae0_0 .var "result", 31 0;
v000001c9ba32c2c0_0 .net "result_sign", 0 0, L_000001c9ba15ac40;  1 drivers
v000001c9ba32da80_0 .net "signed_inf_a", 31 0, L_000001c9ba332760;  1 drivers
v000001c9ba32c220_0 .net "signed_zero_a", 31 0, L_000001c9ba331fe0;  1 drivers
v000001c9ba32c720_0 .net "snan", 31 0, L_000001c9ba4a8900;  1 drivers
v000001c9ba32bbe0_0 .net "special_result", 31 0, v000001c9ba32cae0_0;  alias, 1 drivers
E_000001c9ba1213e0/0 .event anyedge, v000001c9ba32b3c0_0, v000001c9ba32af60_0, v000001c9ba329200_0, v000001c9ba32d3a0_0;
E_000001c9ba1213e0/1 .event anyedge, v000001c9ba32b320_0, v000001c9ba32ac40_0, v000001c9ba32a7e0_0, v000001c9ba32a9c0_0;
E_000001c9ba1213e0/2 .event anyedge, v000001c9ba329340_0, v000001c9ba2b0df0_0, v000001c9ba2b1f70_0, v000001c9ba329520_0;
E_000001c9ba1213e0/3 .event anyedge, v000001c9ba32a920_0, v000001c9ba32b820_0, v000001c9ba329160_0, v000001c9ba32b640_0;
E_000001c9ba1213e0/4 .event anyedge, v000001c9ba329fc0_0, v000001c9ba32c2c0_0, v000001c9ba329660_0, v000001c9ba3290c0_0;
E_000001c9ba1213e0 .event/or E_000001c9ba1213e0/0, E_000001c9ba1213e0/1, E_000001c9ba1213e0/2, E_000001c9ba1213e0/3, E_000001c9ba1213e0/4;
S_000001c9ba33c910 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001c9ba33bfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001c9ba2cc4c0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc4f8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc530 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001c9ba15bab0 .functor AND 1, L_000001c9ba32f560, L_000001c9ba32e980, C4<1>, C4<1>;
L_000001c9ba159f90 .functor AND 1, L_000001c9ba32e7a0, L_000001c9ba32f6a0, C4<1>, C4<1>;
L_000001c9ba15b8f0 .functor AND 1, L_000001c9ba330280, L_000001c9ba32fce0, C4<1>, C4<1>;
L_000001c9ba15a230 .functor AND 1, L_000001c9ba32fba0, L_000001c9ba330320, C4<1>, C4<1>;
L_000001c9ba15aa10 .functor AND 1, L_000001c9ba330780, L_000001c9ba3306e0, C4<1>, C4<1>;
L_000001c9ba39a080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba3283a0_0 .net/2u *"_ivl_10", 22 0, L_000001c9ba39a080;  1 drivers
v000001c9ba328080_0 .net *"_ivl_12", 0 0, L_000001c9ba32e980;  1 drivers
L_000001c9ba39a0c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba327400_0 .net/2u *"_ivl_16", 7 0, L_000001c9ba39a0c8;  1 drivers
v000001c9ba328940_0 .net *"_ivl_18", 0 0, L_000001c9ba32e7a0;  1 drivers
L_000001c9ba39a110 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba3284e0_0 .net/2u *"_ivl_20", 22 0, L_000001c9ba39a110;  1 drivers
v000001c9ba328580_0 .net *"_ivl_22", 0 0, L_000001c9ba32f6a0;  1 drivers
L_000001c9ba39a158 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba328da0_0 .net/2u *"_ivl_26", 7 0, L_000001c9ba39a158;  1 drivers
v000001c9ba326b40_0 .net *"_ivl_28", 0 0, L_000001c9ba330280;  1 drivers
L_000001c9ba39a1a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba328760_0 .net/2u *"_ivl_30", 7 0, L_000001c9ba39a1a0;  1 drivers
v000001c9ba3268c0_0 .net *"_ivl_32", 0 0, L_000001c9ba32fce0;  1 drivers
L_000001c9ba39a1e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba3289e0_0 .net/2u *"_ivl_36", 7 0, L_000001c9ba39a1e8;  1 drivers
v000001c9ba328e40_0 .net *"_ivl_38", 0 0, L_000001c9ba32fba0;  1 drivers
L_000001c9ba39a230 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba3270e0_0 .net/2u *"_ivl_40", 22 0, L_000001c9ba39a230;  1 drivers
v000001c9ba326d20_0 .net *"_ivl_42", 0 0, L_000001c9ba330320;  1 drivers
L_000001c9ba39a278 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba326e60_0 .net/2u *"_ivl_46", 7 0, L_000001c9ba39a278;  1 drivers
v000001c9ba326f00_0 .net *"_ivl_48", 0 0, L_000001c9ba330780;  1 drivers
L_000001c9ba39a2c0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba327180_0 .net/2u *"_ivl_50", 22 0, L_000001c9ba39a2c0;  1 drivers
v000001c9ba329480_0 .net *"_ivl_52", 0 0, L_000001c9ba3306e0;  1 drivers
L_000001c9ba39a038 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32aec0_0 .net/2u *"_ivl_6", 7 0, L_000001c9ba39a038;  1 drivers
v000001c9ba32b000_0 .net *"_ivl_8", 0 0, L_000001c9ba32f560;  1 drivers
v000001c9ba329f20_0 .net "exp", 7 0, L_000001c9ba32eb60;  1 drivers
v000001c9ba32b640_0 .net "is_denorm", 0 0, L_000001c9ba159f90;  alias, 1 drivers
v000001c9ba32b320_0 .net "is_inf", 0 0, L_000001c9ba15a230;  alias, 1 drivers
v000001c9ba32b3c0_0 .net "is_nan", 0 0, L_000001c9ba15aa10;  alias, 1 drivers
v000001c9ba32b0a0_0 .net "is_normal", 0 0, L_000001c9ba15b8f0;  alias, 1 drivers
v000001c9ba329520_0 .net "is_zero", 0 0, L_000001c9ba15bab0;  alias, 1 drivers
v000001c9ba329980_0 .net "man", 22 0, L_000001c9ba3301e0;  1 drivers
v000001c9ba32a7e0_0 .net "sign", 0 0, L_000001c9ba32f2e0;  alias, 1 drivers
v000001c9ba32a880_0 .net "val", 31 0, v000001c9ba32f420_0;  alias, 1 drivers
L_000001c9ba32eb60 .part v000001c9ba32f420_0, 23, 8;
L_000001c9ba3301e0 .part v000001c9ba32f420_0, 0, 23;
L_000001c9ba32f2e0 .part v000001c9ba32f420_0, 31, 1;
L_000001c9ba32f560 .cmp/eq 8, L_000001c9ba32eb60, L_000001c9ba39a038;
L_000001c9ba32e980 .cmp/eq 23, L_000001c9ba3301e0, L_000001c9ba39a080;
L_000001c9ba32e7a0 .cmp/eq 8, L_000001c9ba32eb60, L_000001c9ba39a0c8;
L_000001c9ba32f6a0 .cmp/ne 23, L_000001c9ba3301e0, L_000001c9ba39a110;
L_000001c9ba330280 .cmp/ne 8, L_000001c9ba32eb60, L_000001c9ba39a158;
L_000001c9ba32fce0 .cmp/ne 8, L_000001c9ba32eb60, L_000001c9ba39a1a0;
L_000001c9ba32fba0 .cmp/eq 8, L_000001c9ba32eb60, L_000001c9ba39a1e8;
L_000001c9ba330320 .cmp/eq 23, L_000001c9ba3301e0, L_000001c9ba39a230;
L_000001c9ba330780 .cmp/eq 8, L_000001c9ba32eb60, L_000001c9ba39a278;
L_000001c9ba3306e0 .cmp/ne 23, L_000001c9ba3301e0, L_000001c9ba39a2c0;
S_000001c9ba33d400 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001c9ba33bfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001c9ba2cc360 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001c9ba2cc398 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001c9ba2cc3d0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001c9ba15b2d0 .functor AND 1, L_000001c9ba32e520, L_000001c9ba330500, C4<1>, C4<1>;
L_000001c9ba15a310 .functor AND 1, L_000001c9ba3305a0, L_000001c9ba330640, C4<1>, C4<1>;
L_000001c9ba15b0a0 .functor AND 1, L_000001c9ba330820, L_000001c9ba32e0c0, C4<1>, C4<1>;
L_000001c9ba15a2a0 .functor AND 1, L_000001c9ba32e160, L_000001c9ba331360, C4<1>, C4<1>;
L_000001c9ba15b340 .functor AND 1, L_000001c9ba332a80, L_000001c9ba331540, C4<1>, C4<1>;
L_000001c9ba39a350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32ab00_0 .net/2u *"_ivl_10", 22 0, L_000001c9ba39a350;  1 drivers
v000001c9ba329de0_0 .net *"_ivl_12", 0 0, L_000001c9ba330500;  1 drivers
L_000001c9ba39a398 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32a1a0_0 .net/2u *"_ivl_16", 7 0, L_000001c9ba39a398;  1 drivers
v000001c9ba329ac0_0 .net *"_ivl_18", 0 0, L_000001c9ba3305a0;  1 drivers
L_000001c9ba39a3e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32b500_0 .net/2u *"_ivl_20", 22 0, L_000001c9ba39a3e0;  1 drivers
v000001c9ba32aa60_0 .net *"_ivl_22", 0 0, L_000001c9ba330640;  1 drivers
L_000001c9ba39a428 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba3298e0_0 .net/2u *"_ivl_26", 7 0, L_000001c9ba39a428;  1 drivers
v000001c9ba32b460_0 .net *"_ivl_28", 0 0, L_000001c9ba330820;  1 drivers
L_000001c9ba39a470 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba32a420_0 .net/2u *"_ivl_30", 7 0, L_000001c9ba39a470;  1 drivers
v000001c9ba32b6e0_0 .net *"_ivl_32", 0 0, L_000001c9ba32e0c0;  1 drivers
L_000001c9ba39a4b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba3295c0_0 .net/2u *"_ivl_36", 7 0, L_000001c9ba39a4b8;  1 drivers
v000001c9ba32a380_0 .net *"_ivl_38", 0 0, L_000001c9ba32e160;  1 drivers
L_000001c9ba39a500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba329b60_0 .net/2u *"_ivl_40", 22 0, L_000001c9ba39a500;  1 drivers
v000001c9ba32aba0_0 .net *"_ivl_42", 0 0, L_000001c9ba331360;  1 drivers
L_000001c9ba39a548 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c9ba329c00_0 .net/2u *"_ivl_46", 7 0, L_000001c9ba39a548;  1 drivers
v000001c9ba329e80_0 .net *"_ivl_48", 0 0, L_000001c9ba332a80;  1 drivers
L_000001c9ba39a590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba3292a0_0 .net/2u *"_ivl_50", 22 0, L_000001c9ba39a590;  1 drivers
v000001c9ba32b140_0 .net *"_ivl_52", 0 0, L_000001c9ba331540;  1 drivers
L_000001c9ba39a308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c9ba32a600_0 .net/2u *"_ivl_6", 7 0, L_000001c9ba39a308;  1 drivers
v000001c9ba32a740_0 .net *"_ivl_8", 0 0, L_000001c9ba32e520;  1 drivers
v000001c9ba32ae20_0 .net "exp", 7 0, L_000001c9ba3303c0;  1 drivers
v000001c9ba329fc0_0 .net "is_denorm", 0 0, L_000001c9ba15a310;  alias, 1 drivers
v000001c9ba32ac40_0 .net "is_inf", 0 0, L_000001c9ba15a2a0;  alias, 1 drivers
v000001c9ba32af60_0 .net "is_nan", 0 0, L_000001c9ba15b340;  alias, 1 drivers
v000001c9ba329840_0 .net "is_normal", 0 0, L_000001c9ba15b0a0;  alias, 1 drivers
v000001c9ba32a920_0 .net "is_zero", 0 0, L_000001c9ba15b2d0;  alias, 1 drivers
v000001c9ba32b280_0 .net "man", 22 0, L_000001c9ba32ea20;  1 drivers
v000001c9ba32a9c0_0 .net "sign", 0 0, L_000001c9ba330460;  alias, 1 drivers
v000001c9ba32a2e0_0 .net "val", 31 0, v000001c9ba32fb00_0;  alias, 1 drivers
L_000001c9ba3303c0 .part v000001c9ba32fb00_0, 23, 8;
L_000001c9ba32ea20 .part v000001c9ba32fb00_0, 0, 23;
L_000001c9ba330460 .part v000001c9ba32fb00_0, 31, 1;
L_000001c9ba32e520 .cmp/eq 8, L_000001c9ba3303c0, L_000001c9ba39a308;
L_000001c9ba330500 .cmp/eq 23, L_000001c9ba32ea20, L_000001c9ba39a350;
L_000001c9ba3305a0 .cmp/eq 8, L_000001c9ba3303c0, L_000001c9ba39a398;
L_000001c9ba330640 .cmp/ne 23, L_000001c9ba32ea20, L_000001c9ba39a3e0;
L_000001c9ba330820 .cmp/ne 8, L_000001c9ba3303c0, L_000001c9ba39a428;
L_000001c9ba32e0c0 .cmp/ne 8, L_000001c9ba3303c0, L_000001c9ba39a470;
L_000001c9ba32e160 .cmp/eq 8, L_000001c9ba3303c0, L_000001c9ba39a4b8;
L_000001c9ba331360 .cmp/eq 23, L_000001c9ba32ea20, L_000001c9ba39a500;
L_000001c9ba332a80 .cmp/eq 8, L_000001c9ba3303c0, L_000001c9ba39a548;
L_000001c9ba331540 .cmp/ne 23, L_000001c9ba32ea20, L_000001c9ba39a590;
S_000001c9ba33c140 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001c9ba33bfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_000001c9ba2ccdb0 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_000001c9ba2ccde8 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_000001c9ba2cce20 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_000001c9ba39a620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a8580 .functor BUFT 32, L_000001c9ba39a620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9ba39a668 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a85f0 .functor BUFT 32, L_000001c9ba39a668, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9ba39a6b0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a7400 .functor BUFT 32, L_000001c9ba39a6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9ba39a6f8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a86d0 .functor BUFT 32, L_000001c9ba39a6f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9ba39a740 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a71d0 .functor BUFT 32, L_000001c9ba39a740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9ba39a788 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001c9ba4a8900 .functor BUFT 32, L_000001c9ba39a788, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c9ba32ace0_0 .net/2u *"_ivl_10", 31 0, L_000001c9ba39a668;  1 drivers
v000001c9ba32b1e0_0 .net/2u *"_ivl_16", 31 0, L_000001c9ba39a6b0;  1 drivers
v000001c9ba32a4c0_0 .net/2u *"_ivl_22", 31 0, L_000001c9ba39a6f8;  1 drivers
v000001c9ba32a6a0_0 .net/2u *"_ivl_28", 31 0, L_000001c9ba39a740;  1 drivers
v000001c9ba32ad80_0 .net/2u *"_ivl_34", 31 0, L_000001c9ba39a788;  1 drivers
v000001c9ba32b5a0_0 .net/2u *"_ivl_4", 31 0, L_000001c9ba39a620;  1 drivers
L_000001c9ba39a5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c9ba32b780_0 .net "is_half", 0 0, L_000001c9ba39a5d8;  1 drivers
v000001c9ba329660_0 .net "neg_inf", 31 0, L_000001c9ba4a86d0;  alias, 1 drivers
v000001c9ba32b820_0 .net "neg_zero", 31 0, L_000001c9ba4a85f0;  alias, 1 drivers
v000001c9ba3290c0_0 .net "pos_inf", 31 0, L_000001c9ba4a7400;  alias, 1 drivers
v000001c9ba329160_0 .net "pos_zero", 31 0, L_000001c9ba4a8580;  alias, 1 drivers
v000001c9ba329200_0 .net "qnan", 31 0, L_000001c9ba4a71d0;  alias, 1 drivers
v000001c9ba32a060_0 .net "sign_in", 0 0, L_000001c9ba32f2e0;  alias, 1 drivers
v000001c9ba329340_0 .net "signed_inf", 31 0, L_000001c9ba332760;  alias, 1 drivers
v000001c9ba32a100_0 .net "signed_zero", 31 0, L_000001c9ba331fe0;  alias, 1 drivers
v000001c9ba3293e0_0 .net "snan", 31 0, L_000001c9ba4a8900;  alias, 1 drivers
L_000001c9ba332760 .functor MUXZ 32, L_000001c9ba4a7400, L_000001c9ba4a86d0, L_000001c9ba32f2e0, C4<>;
L_000001c9ba331fe0 .functor MUXZ 32, L_000001c9ba4a8580, L_000001c9ba4a85f0, L_000001c9ba32f2e0, C4<>;
    .scope S_000001c9ba33bfb0;
T_4 ;
    %wait E_000001c9ba1213e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32cfe0_0, 0, 1;
    %load/vec4 v000001c9ba329d40_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32c680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d440_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001c9ba329ca0_0;
    %load/vec4 v000001c9ba32c7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d3a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32a560_0;
    %load/vec4 v000001c9ba32d300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32d3a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32a560_0;
    %load/vec4 v000001c9ba32d300_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001c9ba32da80_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001c9ba32d440_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001c9ba329ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba329700_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001c9ba32c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001c9ba32c400_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001c9ba32c400_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001c9ba32c400_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001c9ba32dda0_0;
    %load/vec4 v000001c9ba32db20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32a560_0;
    %load/vec4 v000001c9ba32d300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001c9ba32dc60_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001c9ba32cb80_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001c9ba3297a0_0;
    %load/vec4 v000001c9ba32db20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba329700_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001c9ba32dda0_0;
    %load/vec4 v000001c9ba32ca40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001c9ba32c400_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001c9ba32c400_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001c9ba32c400_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001c9ba329ca0_0;
    %load/vec4 v000001c9ba32db20_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32dda0_0;
    %load/vec4 v000001c9ba32c7c0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d440_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001c9ba329ca0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32c7c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001c9ba32c540_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001c9ba32df80_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001c9ba32dda0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32db20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001c9ba32dc60_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001c9ba32cb80_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001c9ba32d3a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001c9ba32dda0_0;
    %load/vec4 v000001c9ba32db20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d440_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001c9ba329ca0_0;
    %load/vec4 v000001c9ba32c7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32d440_0;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32bb40_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001c9ba32db20_0;
    %load/vec4 v000001c9ba32dda0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001c9ba32c540_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001c9ba32df80_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32cfe0_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001c9ba329ca0_0;
    %load/vec4 v000001c9ba32c7c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001c9ba32c540_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001c9ba32df80_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001c9ba32c7c0_0;
    %load/vec4 v000001c9ba329ca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001c9ba32dc60_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001c9ba32cb80_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001c9ba32dda0_0;
    %load/vec4 v000001c9ba32db20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9ba32c5e0_0, 0, 1;
    %load/vec4 v000001c9ba32c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001c9ba32dc60_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001c9ba32cb80_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001c9ba32cae0_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c9ba2c71b0;
T_5 ;
    %wait E_000001c9ba1167e0;
    %vpi_call/w 7 124 "$display", "suma: %b, e2: %b, e1: %b, under: %b", v000001c9ba2bb430_0, v000001c9ba2ba0d0_0, v000001c9ba2ba350_0, v000001c9ba2bb070_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c9ba21bc20;
T_6 ;
    %end;
    .thread T_6;
    .scope S_000001c9ba21bc20;
T_7 ;
    %wait E_000001c9ba111fa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32f920_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c9ba32c860_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32f100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32fec0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c9ba32f600_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c9ba32f740_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32ef20_0, 0, 1;
    %load/vec4 v000001c9ba32cf40_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c9ba32ba00_0, 0, 8;
    %load/vec4 v000001c9ba32cf40_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c9ba32d4e0_0, 0, 23;
    %load/vec4 v000001c9ba32d800_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c9ba32baa0_0, 0, 8;
    %load/vec4 v000001c9ba32d800_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c9ba32cea0_0, 0, 23;
    %load/vec4 v000001c9ba32ba00_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32d4e0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c9ba32d260_0, 0, 1;
    %load/vec4 v000001c9ba32baa0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32cea0_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c9ba32bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba3300a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32bf00_0, 0, 1;
    %load/vec4 v000001c9ba32ce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c9ba32e340_0;
    %store/vec4 v000001c9ba32f920_0, 0, 32;
    %load/vec4 v000001c9ba32f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c9ba32e700_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32c860_0, 0, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001c9ba32e700_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c9ba32cc20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.4, 9;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001c9ba32c860_0, 0, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001c9ba32f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32c860_0, 0, 5;
    %load/vec4 v000001c9ba32d6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c9ba32c860_0, 4, 1;
    %load/vec4 v000001c9ba32c900_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c9ba32c860_0, 4, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001c9ba330000_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32c860_0, 0, 5;
T_7.7 ;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c9ba32fa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %jmp T_7.15;
T_7.10 ;
    %load/vec4 v000001c9ba32d580_0;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %load/vec4 v000001c9ba32d940_0;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %load/vec4 v000001c9ba32e8e0_0;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %load/vec4 v000001c9ba32efc0_0;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v000001c9ba32f4c0_0;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %load/vec4 v000001c9ba32ff60_0;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %load/vec4 v000001c9ba32e5c0_0;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %load/vec4 v000001c9ba32f7e0_0;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v000001c9ba32f380_0;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %load/vec4 v000001c9ba32f1a0_0;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %load/vec4 v000001c9ba32c180_0;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %load/vec4 v000001c9ba32ee80_0;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %load/vec4 v000001c9ba32e660_0;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v000001c9ba32be60_0;
    %store/vec4 v000001c9ba32f9c0_0, 0, 32;
    %load/vec4 v000001c9ba32d9e0_0;
    %store/vec4 v000001c9ba32ed40_0, 0, 1;
    %load/vec4 v000001c9ba32d760_0;
    %store/vec4 v000001c9ba32d8a0_0, 0, 1;
    %load/vec4 v000001c9ba32ec00_0;
    %store/vec4 v000001c9ba32e2a0_0, 0, 1;
    %load/vec4 v000001c9ba32ede0_0;
    %store/vec4 v000001c9ba32fe20_0, 0, 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %load/vec4 v000001c9ba32fa60_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001c9ba32fa60_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %load/vec4 v000001c9ba32cf40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c9ba32d800_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v000001c9ba32f9c0_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v000001c9ba32fec0_0, 0, 1;
    %load/vec4 v000001c9ba32f9c0_0;
    %store/vec4 v000001c9ba32f100_0, 0, 32;
    %load/vec4 v000001c9ba32e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v000001c9ba32fec0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001c9ba32f100_0, 0, 32;
T_7.18 ;
    %load/vec4 v000001c9ba32fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v000001c9ba32fec0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001c9ba32f100_0, 0, 32;
T_7.20 ;
    %load/vec4 v000001c9ba32f100_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c9ba32f600_0, 0, 8;
    %load/vec4 v000001c9ba32f100_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c9ba32f740_0, 0, 23;
    %load/vec4 v000001c9ba32f600_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32f740_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c9ba32eca0_0, 0, 1;
    %load/vec4 v000001c9ba32f600_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32f740_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c9ba32fc40_0, 0, 1;
    %load/vec4 v000001c9ba32f600_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32f740_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c9ba32ef20_0, 0, 1;
    %load/vec4 v000001c9ba32eca0_0;
    %load/vec4 v000001c9ba32e2a0_0;
    %or;
    %store/vec4 v000001c9ba3300a0_0, 0, 1;
    %load/vec4 v000001c9ba32ef20_0;
    %load/vec4 v000001c9ba32fe20_0;
    %or;
    %load/vec4 v000001c9ba32fa60_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c9ba32fc40_0;
    %and;
    %load/vec4 v000001c9ba32d260_0;
    %nor/r;
    %and;
    %load/vec4 v000001c9ba32bd20_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001c9ba32e3e0_0, 0, 1;
    %load/vec4 v000001c9ba32ed40_0;
    %load/vec4 v000001c9ba3300a0_0;
    %or;
    %load/vec4 v000001c9ba32e3e0_0;
    %or;
    %store/vec4 v000001c9ba32bf00_0, 0, 1;
    %load/vec4 v000001c9ba32f100_0;
    %store/vec4 v000001c9ba32f920_0, 0, 32;
    %load/vec4 v000001c9ba32d8a0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001c9ba3300a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c9ba32e3e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c9ba32bf00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c9ba32c860_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c9ba208290;
T_8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c9ba330140_0, 0, 2;
    %pushi/vec4 3265749585, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 978547900, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 3351946470, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: -83.6920 / 0.000806 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: -83.6920 / 0.000806 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.1 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 41 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 43 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.3 ;
    %delay 10000, 0;
    %pushi/vec4 1141490255, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 3288023957, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 3213646601, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 551.03607 / -502.43524 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 551.03607 / -502.43524 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.5 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 62 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 64 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.7 ;
    %delay 10000, 0;
    %pushi/vec4 980267574, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 978105139, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 1066705398, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK:  0.0009067 / 0.000780 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: 0.0009067 / 0.000780 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.9 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %vpi_call/w 3 83 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 85 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.11 ;
    %delay 10000, 0;
    %pushi/vec4 1120692862, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 971303017, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 1214553091, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.12, 4;
    %vpi_call/w 3 99 "$display", "\342\234\205 Test 4 OK:  102.20799 / 0.0004366 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 101 "$display", "\342\235\214 Test 4 FAIL: 102.20799 / 0.0004366 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.13 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %vpi_call/w 3 104 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 106 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.15 ;
    %delay 10000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.16, 4;
    %vpi_call/w 3 120 "$display", "\342\234\205 Test 5 OK:  1 / 0 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call/w 3 122 "$display", "\342\235\214 Test 5 FAIL: 1 / 0 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.17 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.18, 4;
    %vpi_call/w 3 125 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call/w 3 127 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.19 ;
    %delay 10000, 0;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.20, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 6 OK:  INF / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 6 FAIL: INF / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.21 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.22, 4;
    %vpi_call/w 3 146 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call/w 3 148 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.23 ;
    %delay 10000, 0;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.24, 4;
    %vpi_call/w 3 162 "$display", "\342\234\205 Test 7 OK:  -INF / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.25;
T_8.24 ;
    %vpi_call/w 3 164 "$display", "\342\235\214 Test 7 FAIL: -INF / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.25 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.26, 4;
    %vpi_call/w 3 167 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.27;
T_8.26 ;
    %vpi_call/w 3 169 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.27 ;
    %delay 10000, 0;
    %pushi/vec4 2071848960, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 973284049, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.28, 4;
    %vpi_call/w 3 183 "$display", "\342\234\205 Test 8 OK:  65000 / 0.001 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.29;
T_8.28 ;
    %vpi_call/w 3 185 "$display", "\342\235\214 Test 8 FAIL: 65000 / 0.001 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.29 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.30, 4;
    %vpi_call/w 3 188 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.31;
T_8.30 ;
    %vpi_call/w 3 190 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.31 ;
    %delay 10000, 0;
    %pushi/vec4 2134507520, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 816840704, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.32, 4;
    %vpi_call/w 3 204 "$display", "\342\234\205 Test 9 OK:  11904 / 0.0001678 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.33;
T_8.32 ;
    %vpi_call/w 3 206 "$display", "\342\235\214 Test 9 FAIL: 11904 / 0.0001678 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.33 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.34, 4;
    %vpi_call/w 3 209 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.35;
T_8.34 ;
    %vpi_call/w 3 211 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.35 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.36, 4;
    %vpi_call/w 3 225 "$display", "\342\234\205 Test 10 OK:  1e-7 / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.37;
T_8.36 ;
    %vpi_call/w 3 227 "$display", "\342\235\214 Test 10 FAIL: 1e-7 / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.37 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.38, 4;
    %vpi_call/w 3 230 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.39;
T_8.38 ;
    %vpi_call/w 3 232 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.39 ;
    %delay 10000, 0;
    %pushi/vec4 951519805, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 1326387814, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 690209272, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.40, 4;
    %vpi_call/w 3 246 "$display", "\342\234\205 Test 11 OK:  0.00279 / 36659.2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.41;
T_8.40 ;
    %vpi_call/w 3 248 "$display", "\342\235\214 Test 11 FAIL: 0.00279 / 36659.2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.41 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.42, 4;
    %vpi_call/w 3 251 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.43;
T_8.42 ;
    %vpi_call/w 3 253 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.43 ;
    %delay 10000, 0;
    %pushi/vec4 2142699520, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.44, 4;
    %vpi_call/w 3 267 "$display", "\342\234\205 Test 12 OK:  NaN / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.45;
T_8.44 ;
    %vpi_call/w 3 269 "$display", "\342\235\214 Test 12 FAIL: NaN / 2 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.45 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.46, 4;
    %vpi_call/w 3 272 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.47;
T_8.46 ;
    %vpi_call/w 3 274 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.47 ;
    %delay 10000, 0;
    %pushi/vec4 1740049920, 0, 32;
    %store/vec4 v000001c9ba32f420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9ba32fb00_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c9ba32f240_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c9ba32eac0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c9ba32fd80_0;
    %load/vec4 v000001c9ba32f240_0;
    %cmp/e;
    %jmp/0xz  T_8.48, 4;
    %vpi_call/w 3 288 "$display", "\342\234\205 Test 13 OK:  Number / 0 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
    %jmp T_8.49;
T_8.48 ;
    %vpi_call/w 3 290 "$display", "\342\235\214 Test 13 FAIL: Number / 0 => %b (esperado %b)", v000001c9ba32fd80_0, v000001c9ba32f240_0 {0 0 0};
T_8.49 ;
    %delay 1000, 0;
    %load/vec4 v000001c9ba32e480_0;
    %load/vec4 v000001c9ba32eac0_0;
    %cmp/e;
    %jmp/0xz  T_8.50, 4;
    %vpi_call/w 3 293 "$display", " \342\234\205 Flags OK: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
    %jmp T_8.51;
T_8.50 ;
    %vpi_call/w 3 295 "$display", " \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001c9ba32e480_0, v000001c9ba32eac0_0 {0 0 0};
T_8.51 ;
    %delay 10000, 0;
    %vpi_call/w 3 303 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_div_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
