{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713304877032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713304877032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 00:01:16 2024 " "Processing started: Wed Apr 17 00:01:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713304877032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713304877032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MixColumns -c MixColumns " "Command: quartus_map --read_settings_files=on --write_settings_files=off MixColumns -c MixColumns" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713304877032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713304877207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713304877207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713304882294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713304882294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MixColumns " "Elaborating entity \"MixColumns\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713304882305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 MixColumns.v(29) " "Verilog HDL assignment warning at MixColumns.v(29): truncated value with size 16 to match size of target (8)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713304882306 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 MixColumns.v(30) " "Verilog HDL assignment warning at MixColumns.v(30): truncated value with size 16 to match size of target (8)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713304882306 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 MixColumns.v(31) " "Verilog HDL assignment warning at MixColumns.v(31): truncated value with size 23 to match size of target (8)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713304882307 "|MixColumns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 MixColumns.v(32) " "Verilog HDL assignment warning at MixColumns.v(32): truncated value with size 30 to match size of target (8)" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713304882307 "|MixColumns"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713304882308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[9\] GND " "Pin \"out\[9\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[10\] GND " "Pin \"out\[10\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[11\] GND " "Pin \"out\[11\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[12\] GND " "Pin \"out\[12\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[13\] GND " "Pin \"out\[13\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[14\] GND " "Pin \"out\[14\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[15\] GND " "Pin \"out\[15\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[17\] GND " "Pin \"out\[17\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[18\] GND " "Pin \"out\[18\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[19\] GND " "Pin \"out\[19\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[20\] GND " "Pin \"out\[20\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[21\] GND " "Pin \"out\[21\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[22\] GND " "Pin \"out\[22\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[23\] GND " "Pin \"out\[23\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[26\] GND " "Pin \"out\[26\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[27\] GND " "Pin \"out\[27\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[28\] GND " "Pin \"out\[28\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[29\] GND " "Pin \"out\[29\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[30\] GND " "Pin \"out\[30\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[31\] GND " "Pin \"out\[31\]\" is stuck at GND" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713304882562 "|MixColumns|out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713304882562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713304882610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713304882800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713304882800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[17\] " "No output dependent on input pin \"in\[17\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[18\] " "No output dependent on input pin \"in\[18\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[19\] " "No output dependent on input pin \"in\[19\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[20\] " "No output dependent on input pin \"in\[20\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[21\] " "No output dependent on input pin \"in\[21\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[22\] " "No output dependent on input pin \"in\[22\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[23\] " "No output dependent on input pin \"in\[23\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[26\] " "No output dependent on input pin \"in\[26\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[27\] " "No output dependent on input pin \"in\[27\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[28\] " "No output dependent on input pin \"in\[28\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[29\] " "No output dependent on input pin \"in\[29\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[30\] " "No output dependent on input pin \"in\[30\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[31\] " "No output dependent on input pin \"in\[31\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/MixColumns/MixColumns.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713304882820 "|MixColumns|in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713304882820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713304882821 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713304882821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713304882821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713304882821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713304882833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 00:01:22 2024 " "Processing ended: Wed Apr 17 00:01:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713304882833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713304882833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713304882833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713304882833 ""}
