// Seed: 4056142803
module module_0 (
    input uwire id_0,
    input supply1 id_1
    , id_9,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input wand id_6,
    output uwire id_7
);
  logic id_10;
  logic [7:0] id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  logic id_18;
  logic id_19;
  ;
  wire id_20;
  assign module_1.id_3 = 0;
  wire id_21;
  wire id_22;
  wire id_23;
  ;
  wire id_24;
  assign id_19 = id_0;
  logic [-1 : -1] id_25 = id_3;
  assign id_15[1] = id_23;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3,
    output logic id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9
);
  always begin : LABEL_0
    id_4 = (-1 != !-1);
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_9,
      id_5,
      id_0,
      id_7,
      id_1
  );
endmodule
