<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1">
<meta name="generator" content="pdoc3 0.11.6">
<title>atomik_sdk.generator.verilog_generator API documentation</title>
<meta name="description" content="ATOMiK Verilog RTL Generator …">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/13.0.0/sanitize.min.css" integrity="sha512-y1dtMcuvtTMJc1yPgEqF0ZjQbhnc/bFhyvIyVNb9Zk5mIGtqVaAB1Ttl28su8AvFMOY0EwRbAe+HCLqj6W7/KA==" crossorigin>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/13.0.0/typography.min.css" integrity="sha512-Y1DYSb995BAfxobCkKepB1BqJJTPrOp3zPL74AWFugHHmmdcvO+C48WLrUOlhGMc0QG7AE3f7gmvvcrmX2fDoA==" crossorigin>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/default.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:1.5em;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:2em 0 .50em 0}h3{font-size:1.4em;margin:1.6em 0 .7em 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .2s ease-in-out}a:visited{color:#503}a:hover{color:#b62}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900;font-weight:bold}pre code{font-size:.8em;line-height:1.4em;padding:1em;display:block}code{background:#f3f3f3;font-family:"DejaVu Sans Mono",monospace;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source > summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible;min-width:max-content}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em 1em;margin:1em 0}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul ul{padding-left:1em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js" integrity="sha512-D9gUyxqja7hBtkWpPWGt9wfbfaMGVt9gnyCvYa+jojwwPHLCzUm5i8rpk7vD7wNee9bA35eYIjobYPaQuKS1MQ==" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => {
hljs.configure({languages: ['bash', 'css', 'diff', 'graphql', 'ini', 'javascript', 'json', 'plaintext', 'python', 'python-repl', 'rust', 'shell', 'sql', 'typescript', 'xml', 'yaml']});
hljs.highlightAll();
/* Collapse source docstrings */
setTimeout(() => {
[...document.querySelectorAll('.hljs.language-python > .hljs-string')]
.filter(el => el.innerHTML.length > 200 && ['"""', "'''"].includes(el.innerHTML.substring(0, 3)))
.forEach(el => {
let d = document.createElement('details');
d.classList.add('hljs-string');
d.innerHTML = '<summary>"""</summary>' + el.innerHTML.substring(3);
el.replaceWith(d);
});
}, 100);
})</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>atomik_sdk.generator.verilog_generator</code></h1>
</header>
<section id="section-intro">
<p>ATOMiK Verilog RTL Generator</p>
<p>Generates synthesizable Verilog RTL modules from ATOMiK schemas.
Matches the Phase 3 hardware architecture.</p>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="atomik_sdk.generator.verilog_generator.VerilogGenerator"><code class="flex name class">
<span>class <span class="ident">VerilogGenerator</span></span>
</code></dt>
<dd>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class VerilogGenerator(CodeEmitter):
    &#34;&#34;&#34;
    Generates Verilog RTL code from ATOMiK schemas.

    Generates:
    - rtl/{vertical}/{field}/{module}.v - Main RTL module
    - testbench/tb_{module}.v - Testbench
    - constraints/{module}.cst - Constraint file
    &#34;&#34;&#34;

    def __init__(self):
        &#34;&#34;&#34;Initialize Verilog code generator.&#34;&#34;&#34;
        super().__init__(&#39;verilog&#39;)

    def generate(self, schema: dict[str, Any], namespace: NamespaceMapping) -&gt; GenerationResult:
        &#34;&#34;&#34;Generate Verilog RTL code from schema.&#34;&#34;&#34;
        try:
            files = []
            errors = []
            warnings = []

            # Extract schema components
            schema.get(&#39;catalogue&#39;, {})
            schema_def = schema.get(&#39;schema&#39;, {})
            delta_fields = schema_def.get(&#39;delta_fields&#39;, {})
            operations = schema_def.get(&#39;operations&#39;, {})
            hardware = schema.get(&#39;hardware&#39;, {})

            # Determine DATA_WIDTH from delta fields
            data_width = self._get_data_width(delta_fields)

            # Generate main RTL module
            rtl_file = self._generate_rtl_module(
                namespace, delta_fields, operations, hardware, data_width
            )
            files.append(rtl_file)

            # Generate testbench
            testbench_file = self._generate_testbench(
                namespace, delta_fields, operations, data_width
            )
            files.append(testbench_file)

            # Generate constraints file
            constraints_file = self._generate_constraints(namespace)
            files.append(constraints_file)

            return GenerationResult(
                success=True,
                files=files,
                errors=errors,
                warnings=warnings
            )

        except Exception as e:
            return GenerationResult(
                success=False,
                files=[],
                errors=[f&#34;Verilog generation failed: {str(e)}&#34;],
                warnings=[]
            )

    def _generate_rtl_module(
        self,
        namespace: NamespaceMapping,
        delta_fields: dict[str, Any],
        operations: dict[str, Any],
        hardware: dict[str, Any],
        data_width: int
    ) -&gt; GeneratedFile:
        &#34;&#34;&#34;Generate synthesizable Verilog RTL module.&#34;&#34;&#34;

        module_name = namespace.verilog_module_name
        vertical_lower = namespace.vertical.lower()
        field_lower = namespace.field.lower()

        lines = []

        # Module header
        lines.append(&#34;/**&#34;)
        lines.append(f&#34; * {module_name}&#34;)
        lines.append(&#34; * &#34;)
        lines.append(f&#34; * Delta-state module for {namespace.object}&#34;)
        lines.append(&#34; * Generated from ATOMiK schema&#34;)
        lines.append(&#34; * &#34;)
        lines.append(&#34; * Operations:&#34;)
        lines.append(&#34; *   LOAD: Set initial state&#34;)
        lines.append(&#34; *   ACCUMULATE: XOR delta into accumulator&#34;)
        lines.append(&#34; *   READ: Reconstruct current state&#34;)
        lines.append(&#34; *   STATUS: Check if accumulator is zero&#34;)
        lines.append(&#34; */&#34;)
        lines.append(&#34;&#34;)

        # Module declaration
        lines.append(f&#34;module {module_name} #(&#34;)
        lines.append(f&#34;    parameter DATA_WIDTH = {data_width}&#34;)
        lines.append(&#34;) (&#34;)
        lines.append(&#34;    // Clock and reset&#34;)
        lines.append(&#34;    input wire clk,&#34;)
        lines.append(&#34;    input wire rst_n,&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Control signals&#34;)
        lines.append(&#34;    input wire load_en,&#34;)
        lines.append(&#34;    input wire accumulate_en,&#34;)
        lines.append(&#34;    input wire read_en,&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;    input wire rollback_en,&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Data signals&#34;)
        lines.append(&#34;    input wire [DATA_WIDTH-1:0] data_in,&#34;)
        lines.append(&#34;    output reg [DATA_WIDTH-1:0] data_out,&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Status signals&#34;)
        lines.append(&#34;    output wire accumulator_zero&#34;)
        lines.append(&#34;);&#34;)
        lines.append(&#34;&#34;)

        # Internal registers
        lines.append(&#34;    // Internal state&#34;)
        lines.append(&#34;    reg [DATA_WIDTH-1:0] initial_state;&#34;)
        lines.append(&#34;    reg [DATA_WIDTH-1:0] accumulator;&#34;)
        lines.append(&#34;&#34;)

        # Rollback support
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            history_depth = operations[&#39;rollback&#39;].get(&#39;history_depth&#39;, 10)
            lines.append(&#34;    // Rollback history&#34;)
            lines.append(f&#34;    reg [DATA_WIDTH-1:0] history [0:{history_depth-1}];&#34;)
            lines.append(f&#34;    reg [$clog2({history_depth}):0] history_count;&#34;)
            lines.append(f&#34;    reg [$clog2({history_depth})-1:0] history_head;&#34;)
            lines.append(&#34;&#34;)

        # Status output
        lines.append(&#34;    // Status: accumulator is zero&#34;)
        lines.append(&#34;    assign accumulator_zero = (accumulator == {DATA_WIDTH{1&#39;b0}});&#34;)
        lines.append(&#34;&#34;)

        # LOAD operation
        lines.append(&#34;    // LOAD operation: Set initial state&#34;)
        lines.append(&#34;    always @(posedge clk or negedge rst_n) begin&#34;)
        lines.append(&#34;        if (!rst_n) begin&#34;)
        lines.append(&#34;            initial_state &lt;= {DATA_WIDTH{1&#39;b0}};&#34;)
        lines.append(&#34;        end else if (load_en) begin&#34;)
        lines.append(&#34;            initial_state &lt;= data_in;&#34;)
        lines.append(&#34;        end&#34;)
        lines.append(&#34;    end&#34;)
        lines.append(&#34;&#34;)

        # ACCUMULATE operation
        lines.append(&#34;    // ACCUMULATE operation: XOR delta into accumulator&#34;)
        lines.append(&#34;    always @(posedge clk or negedge rst_n) begin&#34;)
        lines.append(&#34;        if (!rst_n) begin&#34;)
        lines.append(&#34;            accumulator &lt;= {DATA_WIDTH{1&#39;b0}};&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;            history_count &lt;= 0;&#34;)
            lines.append(&#34;            history_head &lt;= 0;&#34;)
        lines.append(&#34;        end else if (load_en) begin&#34;)
        lines.append(&#34;            // Reset accumulator on load&#34;)
        lines.append(&#34;            accumulator &lt;= {DATA_WIDTH{1&#39;b0}};&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;            history_count &lt;= 0;&#34;)
            lines.append(&#34;            history_head &lt;= 0;&#34;)
        lines.append(&#34;        end else if (accumulate_en) begin&#34;)
        lines.append(&#34;            // XOR delta into accumulator&#34;)
        lines.append(&#34;            accumulator &lt;= accumulator ^ data_in;&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;            // Save to history&#34;)
            lines.append(&#34;            history[history_head] &lt;= data_in;&#34;)
            lines.append(f&#34;            history_head &lt;= (history_head + 1) % {history_depth};&#34;)
            lines.append(f&#34;            if (history_count &lt; {history_depth})&#34;)
            lines.append(&#34;                history_count &lt;= history_count + 1;&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;        end else if (rollback_en &amp;&amp; history_count &gt; 0) begin&#34;)
            lines.append(&#34;            // Rollback: XOR out the last delta&#34;)
            lines.append(f&#34;            history_head &lt;= (history_head - 1 + {history_depth}) % {history_depth};&#34;)
            lines.append(&#34;            accumulator &lt;= accumulator ^ history[history_head - 1];&#34;)
            lines.append(&#34;            history_count &lt;= history_count - 1;&#34;)
        lines.append(&#34;        end&#34;)
        lines.append(&#34;    end&#34;)
        lines.append(&#34;&#34;)

        # READ operation
        lines.append(&#34;    // READ operation: Reconstruct current state&#34;)
        lines.append(&#34;    always @(posedge clk or negedge rst_n) begin&#34;)
        lines.append(&#34;        if (!rst_n) begin&#34;)
        lines.append(&#34;            data_out &lt;= {DATA_WIDTH{1&#39;b0}};&#34;)
        lines.append(&#34;        end else if (read_en) begin&#34;)
        lines.append(&#34;            // current_state = initial_state XOR accumulator&#34;)
        lines.append(&#34;            data_out &lt;= initial_state ^ accumulator;&#34;)
        lines.append(&#34;        end&#34;)
        lines.append(&#34;    end&#34;)
        lines.append(&#34;&#34;)

        lines.append(&#34;endmodule&#34;)
        lines.append(&#34;&#34;)

        content = &#34;\n&#34;.join(lines)

        return GeneratedFile(
            relative_path=f&#34;rtl/{vertical_lower}/{field_lower}/{module_name}.v&#34;,
            content=content,
            language=&#39;verilog&#39;,
            description=f&#34;Verilog RTL module for {namespace.object}&#34;
        )

    def _generate_testbench(
        self,
        namespace: NamespaceMapping,
        delta_fields: dict[str, Any],
        operations: dict[str, Any],
        data_width: int
    ) -&gt; GeneratedFile:
        &#34;&#34;&#34;Generate Verilog testbench.&#34;&#34;&#34;

        module_name = namespace.verilog_module_name
        tb_name = f&#34;tb_{module_name}&#34;

        lines = []

        # Testbench module
        lines.append(&#34;/**&#34;)
        lines.append(f&#34; * Testbench for {module_name}&#34;)
        lines.append(&#34; */&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;`timescale 1ns / 1ps&#34;)
        lines.append(&#34;&#34;)
        lines.append(f&#34;module {tb_name};&#34;)
        lines.append(&#34;&#34;)

        # Testbench signals
        lines.append(&#34;    // Parameters&#34;)
        lines.append(f&#34;    parameter DATA_WIDTH = {data_width};&#34;)
        lines.append(&#34;    parameter CLK_PERIOD = 10;  // 10ns = 100MHz&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Clock and reset&#34;)
        lines.append(&#34;    reg clk;&#34;)
        lines.append(&#34;    reg rst_n;&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Control signals&#34;)
        lines.append(&#34;    reg load_en;&#34;)
        lines.append(&#34;    reg accumulate_en;&#34;)
        lines.append(&#34;    reg read_en;&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;    reg rollback_en;&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Data signals&#34;)
        lines.append(&#34;    reg [DATA_WIDTH-1:0] data_in;&#34;)
        lines.append(&#34;    wire [DATA_WIDTH-1:0] data_out;&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;    // Status&#34;)
        lines.append(&#34;    wire accumulator_zero;&#34;)
        lines.append(&#34;&#34;)

        # DUT instantiation
        lines.append(&#34;    // DUT instantiation&#34;)
        lines.append(f&#34;    {module_name} #(&#34;)
        lines.append(&#34;        .DATA_WIDTH(DATA_WIDTH)&#34;)
        lines.append(&#34;    ) dut (&#34;)
        lines.append(&#34;        .clk(clk),&#34;)
        lines.append(&#34;        .rst_n(rst_n),&#34;)
        lines.append(&#34;        .load_en(load_en),&#34;)
        lines.append(&#34;        .accumulate_en(accumulate_en),&#34;)
        lines.append(&#34;        .read_en(read_en),&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;        .rollback_en(rollback_en),&#34;)
        lines.append(&#34;        .data_in(data_in),&#34;)
        lines.append(&#34;        .data_out(data_out),&#34;)
        lines.append(&#34;        .accumulator_zero(accumulator_zero)&#34;)
        lines.append(&#34;    );&#34;)
        lines.append(&#34;&#34;)

        # Clock generation
        lines.append(&#34;    // Clock generation&#34;)
        lines.append(&#34;    initial begin&#34;)
        lines.append(&#34;        clk = 0;&#34;)
        lines.append(&#34;        forever #(CLK_PERIOD/2) clk = ~clk;&#34;)
        lines.append(&#34;    end&#34;)
        lines.append(&#34;&#34;)

        # Test sequence
        lines.append(&#34;    // Test sequence&#34;)
        lines.append(&#34;    initial begin&#34;)
        lines.append(&#39;        $display(&#34;=== Starting testbench for %s ===&#34;, dut.INST_NAME);&#39;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Initialize signals&#34;)
        lines.append(&#34;        rst_n = 0;&#34;)
        lines.append(&#34;        load_en = 0;&#34;)
        lines.append(&#34;        accumulate_en = 0;&#34;)
        lines.append(&#34;        read_en = 0;&#34;)
        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;        rollback_en = 0;&#34;)
        lines.append(&#34;        data_in = 0;&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Release reset&#34;)
        lines.append(&#34;        #(CLK_PERIOD*2);&#34;)
        lines.append(&#34;        rst_n = 1;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Test 1: LOAD operation&#34;)
        lines.append(&#39;        $display(&#34;Test 1: LOAD operation&#34;);&#39;)
        lines.append(f&#34;        data_in = {data_width}&#39;hAAAAAAAAAAAAAAAA;&#34;)
        lines.append(&#34;        load_en = 1;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        load_en = 0;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#39;        $display(&#34;  [PASS] LOAD complete&#34;);&#39;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Test 2: ACCUMULATE operation&#34;)
        lines.append(&#39;        $display(&#34;Test 2: ACCUMULATE operation&#34;);&#39;)
        lines.append(f&#34;        data_in = {data_width}&#39;h5555555555555555;&#34;)
        lines.append(&#34;        accumulate_en = 1;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        accumulate_en = 0;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#39;        $display(&#34;  [PASS] ACCUMULATE complete&#34;);&#39;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Test 3: READ operation&#34;)
        lines.append(&#39;        $display(&#34;Test 3: READ operation&#34;);&#39;)
        lines.append(&#34;        read_en = 1;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        read_en = 0;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(f&#34;        if (data_out == {data_width}&#39;hFFFFFFFFFFFFFFFF)&#34;)
        lines.append(&#39;            $display(&#34;  [PASS] READ correct (0xAAAA XOR 0x5555 = 0xFFFF)&#34;);&#39;)
        lines.append(&#34;        else&#34;)
        lines.append(&#39;            $display(&#34;  [FAIL] READ incorrect: expected 0xFFFF, got %h&#34;, data_out);&#39;)
        lines.append(&#34;&#34;)
        lines.append(&#34;        // Test 4: Self-inverse property&#34;)
        lines.append(&#39;        $display(&#34;Test 4: Self-inverse property&#34;);&#39;)
        lines.append(f&#34;        data_in = {data_width}&#39;h1234567890ABCDEF;&#34;)
        lines.append(&#34;        accumulate_en = 1;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        accumulate_en = 0;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        accumulate_en = 1;  // Apply same delta twice&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        accumulate_en = 0;&#34;)
        lines.append(&#34;        #(CLK_PERIOD);&#34;)
        lines.append(&#34;        if (accumulator_zero)&#34;)
        lines.append(&#39;            $display(&#34;  [PASS] Self-inverse verified&#34;);&#39;)
        lines.append(&#34;        else&#34;)
        lines.append(&#39;            $display(&#34;  [FAIL] Self-inverse failed&#34;);&#39;)
        lines.append(&#34;&#34;)

        if operations.get(&#39;rollback&#39;, {}).get(&#39;enabled&#39;, False):
            lines.append(&#34;        // Test 5: Rollback operation&#34;)
            lines.append(&#39;        $display(&#34;Test 5: Rollback operation&#34;);&#39;)
            lines.append(f&#34;        data_in = {data_width}&#39;h1111111111111111;&#34;)
            lines.append(&#34;        accumulate_en = 1;&#34;)
            lines.append(&#34;        #(CLK_PERIOD);&#34;)
            lines.append(&#34;        accumulate_en = 0;&#34;)
            lines.append(&#34;        #(CLK_PERIOD);&#34;)
            lines.append(&#34;        rollback_en = 1;&#34;)
            lines.append(&#34;        #(CLK_PERIOD);&#34;)
            lines.append(&#34;        rollback_en = 0;&#34;)
            lines.append(&#34;        #(CLK_PERIOD);&#34;)
            lines.append(&#34;        if (accumulator_zero)&#34;)
            lines.append(&#39;            $display(&#34;  [PASS] Rollback complete&#34;);&#39;)
            lines.append(&#34;        else&#34;)
            lines.append(&#39;            $display(&#34;  [FAIL] Rollback failed&#34;);&#39;)
            lines.append(&#34;&#34;)

        lines.append(&#39;        $display(&#34;=== All tests complete ===&#34;);&#39;)
        lines.append(&#34;        $finish;&#34;)
        lines.append(&#34;    end&#34;)
        lines.append(&#34;&#34;)

        lines.append(&#34;endmodule&#34;)
        lines.append(&#34;&#34;)

        content = &#34;\n&#34;.join(lines)

        return GeneratedFile(
            relative_path=f&#34;testbench/tb_{module_name}.v&#34;,
            content=content,
            language=&#39;verilog&#39;,
            description=f&#34;Testbench for {namespace.object}&#34;
        )

    def _generate_constraints(self, namespace: NamespaceMapping) -&gt; GeneratedFile:
        &#34;&#34;&#34;Generate constraint file for FPGA synthesis.&#34;&#34;&#34;

        module_name = namespace.verilog_module_name

        lines = []
        lines.append(f&#34;# Constraint file for {module_name}&#34;)
        lines.append(&#34;# &#34;)
        lines.append(&#34;# Target: Generic FPGA&#34;)
        lines.append(&#34;# Clock: 27 MHz input, 94.5 MHz PLL output (matches Phase 3)&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;# Clock constraint&#34;)
        lines.append(&#34;# create_clock -name clk -period 10.582 [get_ports clk]  # 94.5 MHz&#34;)
        lines.append(&#34;&#34;)
        lines.append(&#34;# I/O constraints&#34;)
        lines.append(&#34;# set_property IOSTANDARD LVCMOS33 [get_ports clk]&#34;)
        lines.append(&#34;# set_property IOSTANDARD LVCMOS33 [get_ports rst_n]&#34;)
        lines.append(&#34;&#34;)

        content = &#34;\n&#34;.join(lines)

        return GeneratedFile(
            relative_path=f&#34;constraints/{module_name}.cst&#34;,
            content=content,
            language=&#39;verilog&#39;,
            description=f&#34;Constraints for {namespace.object}&#34;
        )

    @staticmethod
    def _get_data_width(delta_fields: dict[str, Any]) -&gt; int:
        &#34;&#34;&#34;Determine DATA_WIDTH parameter from delta fields.&#34;&#34;&#34;
        max_width = 64
        for field_name, field_spec in delta_fields.items():
            width = field_spec.get(&#39;width&#39;, 64)
            max_width = max(max_width, width)
        return max_width</code></pre>
</details>
<div class="desc"><p>Generates Verilog RTL code from ATOMiK schemas.</p>
<p>Generates:
- rtl/{vertical}/{field}/{module}.v - Main RTL module
- testbench/tb_{module}.v - Testbench
- constraints/{module}.cst - Constraint file</p>
<p>Initialize Verilog code generator.</p></div>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="atomik_sdk.generator.code_emitter.CodeEmitter" href="code_emitter.html#atomik_sdk.generator.code_emitter.CodeEmitter">CodeEmitter</a></li>
<li>abc.ABC</li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="atomik_sdk.generator.verilog_generator.VerilogGenerator.generate"><code class="name flex">
<span>def <span class="ident">generate</span></span>(<span>self, schema: dict[str, Any], namespace: NamespaceMapping) ‑> <a title="atomik_sdk.generator.code_emitter.GenerationResult" href="code_emitter.html#atomik_sdk.generator.code_emitter.GenerationResult">GenerationResult</a></span>
</code></dt>
<dd>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def generate(self, schema: dict[str, Any], namespace: NamespaceMapping) -&gt; GenerationResult:
    &#34;&#34;&#34;Generate Verilog RTL code from schema.&#34;&#34;&#34;
    try:
        files = []
        errors = []
        warnings = []

        # Extract schema components
        schema.get(&#39;catalogue&#39;, {})
        schema_def = schema.get(&#39;schema&#39;, {})
        delta_fields = schema_def.get(&#39;delta_fields&#39;, {})
        operations = schema_def.get(&#39;operations&#39;, {})
        hardware = schema.get(&#39;hardware&#39;, {})

        # Determine DATA_WIDTH from delta fields
        data_width = self._get_data_width(delta_fields)

        # Generate main RTL module
        rtl_file = self._generate_rtl_module(
            namespace, delta_fields, operations, hardware, data_width
        )
        files.append(rtl_file)

        # Generate testbench
        testbench_file = self._generate_testbench(
            namespace, delta_fields, operations, data_width
        )
        files.append(testbench_file)

        # Generate constraints file
        constraints_file = self._generate_constraints(namespace)
        files.append(constraints_file)

        return GenerationResult(
            success=True,
            files=files,
            errors=errors,
            warnings=warnings
        )

    except Exception as e:
        return GenerationResult(
            success=False,
            files=[],
            errors=[f&#34;Verilog generation failed: {str(e)}&#34;],
            warnings=[]
        )</code></pre>
</details>
<div class="desc"><p>Generate Verilog RTL code from schema.</p></div>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="atomik_sdk.generator" href="index.html">atomik_sdk.generator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="atomik_sdk.generator.verilog_generator.VerilogGenerator" href="#atomik_sdk.generator.verilog_generator.VerilogGenerator">VerilogGenerator</a></code></h4>
<ul class="">
<li><code><a title="atomik_sdk.generator.verilog_generator.VerilogGenerator.generate" href="#atomik_sdk.generator.verilog_generator.VerilogGenerator.generate">generate</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.11.6</a>.</p>
</footer>
</body>
</html>
