INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/Mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/alucontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrolunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/branchcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv:132]
INFO: [VRFC 10-2458] undeclared symbol regWriteD, assumed default net type wire [/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv:133]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv:162]
INFO: [VRFC 10-2458] undeclared symbol writeData, assumed default net type wire [/home/bkmn/dev/RMRV_SV_pipeline/new/riscv.sv:163]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bkmn/dev/RMRV_SV_pipeline/RMRV_SVer.sim/sim_1/new/instruction_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_test
