0.7
2020.2
Feb  8 2024
23:58:30
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/impl/timing/xsim/adderTestBench_time_impl.v,1715534204,verilog,,,,glbl;testingAdder20by1,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/adder20by1TestBench.sv,1715532117,systemVerilog,,,,adderTestBench,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/testingAdder7by3.sv,1715532546,systemVerilog,,/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/adder20by1TestBench.sv,,testingAdder7by3,,uvm,,,,,,
