
---------- Begin Simulation Statistics ----------
final_tick                               2542201599500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   222072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.90                       # Real time elapsed on the host
host_tick_rate                              644933914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198027                       # Number of instructions simulated
sim_ops                                       4198027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012192                       # Number of seconds simulated
sim_ticks                                 12191754500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.493711                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361993                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2758                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122692                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878682                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46171                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          287514                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           241343                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1093722                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73516                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31008                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198027                       # Number of instructions committed
system.cpu.committedOps                       4198027                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.805213                       # CPI: cycles per instruction
system.cpu.discardedOps                        320333                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   624211                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1484700                       # DTB hits
system.cpu.dtb.data_misses                       9294                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421566                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879662                       # DTB read hits
system.cpu.dtb.read_misses                       8218                       # DTB read misses
system.cpu.dtb.write_accesses                  202645                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      605038                       # DTB write hits
system.cpu.dtb.write_misses                      1076                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18165                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3737741                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1191377                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693914                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17108057                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172259                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004413                       # ITB accesses
system.cpu.itb.fetch_acv                          662                       # ITB acv
system.cpu.itb.fetch_hits                      996156                       # ITB hits
system.cpu.itb.fetch_misses                      8257                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11256307000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9426500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19615000      0.16%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               910735500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12196084000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8175765000     67.04%     67.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4020319000     32.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24370439                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85431      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542534     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839846     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592949     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198027                       # Class of committed instruction
system.cpu.quiesceCycles                        13070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7262382                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22760456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22760456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22760456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22760456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116720.287179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116720.287179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116720.287179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116720.287179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12999481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12999481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12999481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12999481                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66664.005128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66664.005128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66664.005128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66664.005128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22410959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22410959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116723.744792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116723.744792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12799984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12799984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66666.583333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66666.583333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270365                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539708554000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270365                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204398                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204398                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131052                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88989                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34577                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28966                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28966                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89579                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41367                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11424512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11424512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18159929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160328                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002719                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052077                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159892     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160328                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837090528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378376250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475007000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10230208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469925473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369183287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839108760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469925473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469925473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183237285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183237285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183237285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469925473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369183287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022346045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179402500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123678                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10582                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2115                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2038521500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837240250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13657.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32407.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.859726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.523481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.975050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35022     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24734     29.81%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10187     12.28%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4711      5.68%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2447      2.95%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1471      1.77%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          962      1.16%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          613      0.74%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.961348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.368640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.520736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1325     17.72%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5668     75.81%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.03%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.06%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6630     88.67%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              505      6.75%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      0.72%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  677248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10230208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12191749500                       # Total gap between requests
system.mem_ctrls.avgGap                      43000.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417011021.670424878597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366548063.283262431622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637986599.877810835838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2574094000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263146250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299496752250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28754.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32179.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421584.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318629640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169332900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569536380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314061300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5333804070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190009440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857285330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.475357                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440212500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11344642000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273833280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145523070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496215720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320346180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5271705990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242302560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7711838400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.545414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    576910750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11207943750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12184554500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703541                       # number of overall hits
system.cpu.icache.overall_hits::total         1703541                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89580                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89580                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89580                       # number of overall misses
system.cpu.icache.overall_misses::total         89580                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5503852500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5503852500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5503852500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5503852500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793121                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793121                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793121                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793121                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049958                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61440.639652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61440.639652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61440.639652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61440.639652                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88989                       # number of writebacks
system.cpu.icache.writebacks::total             88989                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89580                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5414273500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5414273500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5414273500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5414273500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049958                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60440.650815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60440.650815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60440.650815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60440.650815                       # average overall mshr miss latency
system.cpu.icache.replacements                  88989                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703541                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89580                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89580                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5503852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5503852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61440.639652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61440.639652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5414273500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5414273500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60440.650815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60440.650815                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.842871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.729282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.842871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675821                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675821                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340619                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340619                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106039                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106039                       # number of overall misses
system.cpu.dcache.overall_misses::total        106039                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6801937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6801937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6801937000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6801937000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446658                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64145.616236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64145.616236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64145.616236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64145.616236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427816000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427816000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427816000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21597000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.518132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.518132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.518132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.518132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103831.730769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69304                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3332321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3332321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67140.584703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67140.584703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2710071000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2710071000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21597000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66943.433046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66943.433046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199972.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469615500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61510.371053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61510.371053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717745000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59273.464458                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59273.464458                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61571000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69729.331823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69729.331823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68729.331823                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68729.331823                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542201599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.218397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.245412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.218397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3008268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3008268                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2949323218500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   348074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1468.68                       # Real time elapsed on the host
host_tick_rate                              275633623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511207458                       # Number of instructions simulated
sim_ops                                     511207458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404816                       # Number of seconds simulated
sim_ticks                                404816292000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.291037                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                22848245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34994459                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5742                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1835101                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          36563252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             157583                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1022722                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           865139                       # Number of indirect misses.
system.cpu.branchPred.lookups                45454639                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  914804                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        73722                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506270173                       # Number of instructions committed
system.cpu.committedOps                     506270173                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.598118                       # CPI: cycles per instruction
system.cpu.discardedOps                       5293099                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108915363                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    111853992                       # DTB hits
system.cpu.dtb.data_misses                       8466                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93404417                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     95038424                       # DTB read hits
system.cpu.dtb.read_misses                       6042                       # DTB read misses
system.cpu.dtb.write_accesses                15510946                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16815568                       # DTB write hits
system.cpu.dtb.write_misses                      2424                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           172546619                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          232127857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         105107618                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         20861050                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112126438                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625736                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                92260099                       # ITB accesses
system.cpu.itb.fetch_acv                          474                       # ITB acv
system.cpu.itb.fetch_hits                    91023479                       # ITB hits
system.cpu.itb.fetch_misses                   1236620                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21485     57.52%     58.44% # number of callpals executed
system.cpu.kern.callpal::rdps                    1522      4.07%     62.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.52% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.52% # number of callpals executed
system.cpu.kern.callpal::rti                     2188      5.86%     68.38% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.76% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.77% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37352                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44767                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8253     34.07%     34.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.57%     34.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     415      1.71%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15419     63.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24226                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8236     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      415      2.44%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8237     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17027                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             393206476500     97.13%     97.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               253517000      0.06%     97.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               380208500      0.09%     97.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10978145500      2.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404818347500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997940                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.534211                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702840                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2010                      
system.cpu.kern.mode_good::user                  2008                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2518                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2008                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798253                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887417                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32538060000      8.04%      8.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         372202566500     91.94%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77721000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        809079707                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154259      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220617207     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712860      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62911142     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12746495      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193162      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506270173                       # Class of committed instruction
system.cpu.quiesceCycles                       552877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       696953269                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1094190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2188105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441006786                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441006786                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441006786                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441006786                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117955.405682                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117955.405682                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117955.405682                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117955.405682                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           161                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    16.100000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4858870349                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4858870349                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4858870349                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4858870349                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67898.301435                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67898.301435                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67898.301435                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67898.301435                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23231627                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23231627                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115580.233831                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115580.233831                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13181627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13181627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65580.233831                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65580.233831                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8417775159                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8417775159                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117962.095838                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117962.095838                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4845688722                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4845688722                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67904.830746                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67904.830746                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             809892                       # Transaction distribution
system.membus.trans_dist::WriteReq               2870                       # Transaction distribution
system.membus.trans_dist::WriteResp              2870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311372                       # Transaction distribution
system.membus.trans_dist::WritebackClean       579342                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214738                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214738                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         579343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228478                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1738027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1738027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1329098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3220133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74155776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74155776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11762                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43713664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43725426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122448242                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1098917                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1098610     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     307      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1098917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9196000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5880996432                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2379832250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3064885250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37077888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28352896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65430784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37077888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37077888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19927808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19927808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          579342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1022356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91591887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70038920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161630807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91591887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91591887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49226793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49226793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49226793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91591887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70038920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210857601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    533937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001247844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54077                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54077                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2811820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1022356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890660                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1022356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2839                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11936439000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4860490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30163276500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12279.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31029.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       213                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   717549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  682013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1022356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  927710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    728                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       460367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.569915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.635120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.529267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166802     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       145732     31.66%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50445     10.96%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25259      5.49%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14651      3.18%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8875      1.93%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6834      1.48%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4817      1.05%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36952      8.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       460367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.976145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.173297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.321930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50084     92.62%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3381      6.25%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           443      0.82%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           60      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           62      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43435     80.32%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1350      2.50%     82.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7759     14.35%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              870      1.61%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              427      0.79%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              129      0.24%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54077                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62214272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3216512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56820544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65430784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57002240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404816292000                       # Total gap between requests
system.mem_ctrls.avgGap                     211611.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34171968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28042304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56820544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84413519.602121144533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69271678.423456326127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140361307.395207285881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       579342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890660                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16489029750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13674246750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9670960003750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28461.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30866.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10858195.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1698120480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            902568645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3485855100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2265772320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31956362880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105051372780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66987614400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212347666605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.553164                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 173034266000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13517920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218270544500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1589285460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            844721460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3455567220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2369164860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31956362880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109932116910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62877559680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       213024778470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.225803                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 162321095000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13517920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 228983834000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74230                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74230                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11762                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580410                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1729500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7014000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372848786                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5711000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1452500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              114000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    406828819000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     93548561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         93548561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     93548561                       # number of overall hits
system.cpu.icache.overall_hits::total        93548561                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       579343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         579343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       579343                       # number of overall misses
system.cpu.icache.overall_misses::total        579343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35780266500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35780266500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35780266500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35780266500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94127904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94127904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94127904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94127904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61760.073911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61760.073911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61760.073911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61760.073911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       579342                       # number of writebacks
system.cpu.icache.writebacks::total            579342                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       579343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       579343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       579343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       579343                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35200923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35200923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35200923500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35200923500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60760.073911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60760.073911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60760.073911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60760.073911                       # average overall mshr miss latency
system.cpu.icache.replacements                 579342                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     93548561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        93548561                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       579343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        579343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35780266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35780266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94127904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94127904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61760.073911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61760.073911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       579343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       579343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35200923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35200923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60760.073911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60760.073911                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94175645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            579342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.556219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         188835151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        188835151                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110796172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110796172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110796172                       # number of overall hits
system.cpu.dcache.overall_hits::total       110796172                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642900                       # number of overall misses
system.cpu.dcache.overall_misses::total        642900                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39402264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39402264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39402264500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39402264500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111439072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111439072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111439072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111439072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005769                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61288.325556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61288.325556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61288.325556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61288.325556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240012                       # number of writebacks
system.cpu.dcache.writebacks::total            240012                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27520956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27520956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27520956500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27520956500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373950000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62383.022298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62383.022298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62383.022298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62383.022298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75667.745852                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75667.745852                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94456089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94456089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16320327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16320327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94708242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94708242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64723.907707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64723.907707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14615768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14615768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373950000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64565.551683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64565.551683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180477.799228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180477.799228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16340083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16340083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390747                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23081937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23081937000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16730830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16730830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59071.309569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59071.309569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175957                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175957                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12905188000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12905188000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60082.815774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60082.815774                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    142082000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    142082000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037085                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037085                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74271.824360                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74271.824360                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1910                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1910                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    140009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73303.403141                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73303.403141                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 407121619000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105718771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.635282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223526556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223526556                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2961350249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16504818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16504742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.56                       # Real time elapsed on the host
host_tick_rate                              381134401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520821307                       # Number of instructions simulated
sim_ops                                     520821307                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012027                       # Number of seconds simulated
sim_ticks                                 12027031000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.547812                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  841288                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1031650                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                531                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31961                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1035003                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18513                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          137014                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1109959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27663                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9246                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613849                       # Number of instructions committed
system.cpu.committedOps                       9613849                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.502022                       # CPI: cycles per instruction
system.cpu.discardedOps                         87930                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1629093                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1973934                       # DTB hits
system.cpu.dtb.data_misses                       1979                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842843                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1021978                       # DTB read hits
system.cpu.dtb.read_misses                       1401                       # DTB read misses
system.cpu.dtb.write_accesses                  786250                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951956                       # DTB write hits
system.cpu.dtb.write_misses                       578                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3007598                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4925491                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1096654                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           976458                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8244001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399677                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2468099                       # ITB accesses
system.cpu.itb.fetch_acv                          192                       # ITB acv
system.cpu.itb.fetch_hits                     2466719                       # ITB hits
system.cpu.itb.fetch_misses                      1380                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3200     87.89%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.15%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3641                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5611                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1603     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1821     52.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3442                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1601     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1601     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3220                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11455254000     95.26%     95.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9831000      0.08%     95.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15882000      0.13%     95.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               544216500      4.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12025183500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879187                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935503                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 215                      
system.cpu.kern.mode_good::user                   215                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 215                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.628655                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.771993                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2666158000     22.17%     22.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9359025500     77.83%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24054062                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33261      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584426     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265255      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941387      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34005      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613849                       # Class of committed instruction
system.cpu.tickCycles                        15810061                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32472                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57019                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21408                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55267                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55267                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10891                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2740224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2740224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7883328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7883752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10623976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87832                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000945                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87749     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87832                       # Request fanout histogram
system.membus.reqLayer0.occupancy              381500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           516025500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350540250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113560000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1370112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4234112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5604224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1370112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113919387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352049646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465969033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113919387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113919387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303417859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303417859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303417859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113919387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352049646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769386892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4549                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4549                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78375                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   389                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4555                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    826419000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2421387750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9715.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28465.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.637063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.186496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.257557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9384     32.08%     32.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7066     24.15%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3171     10.84%     67.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1619      5.53%     72.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          842      2.88%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1240      4.24%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          436      1.49%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      1.43%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5077     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.699934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.082193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.367526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               9      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            396      8.71%      8.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3875     85.18%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           162      3.56%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            31      0.68%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            29      0.64%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      0.31%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4549                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.143548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.113244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1971     43.33%     43.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.84%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2467     54.23%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      1.36%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4549                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5444160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4991104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5604288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5016000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12027034000                       # Total gap between requests
system.mem_ctrls.avgGap                      72477.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1216128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4228032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4991104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101116227.271718174219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351544117.579808354378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414990532.576161146164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    621734750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1799653000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290184544000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29040.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27202.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3702514.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115796520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61528335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322299600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208972260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4617047880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        730339680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7004988435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.437048                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1838636500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9786954500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93141300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49486800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285064500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198114660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4521122580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        811118880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6907052880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.294095                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2050239500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9575351500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              300500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12027031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2769174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2769174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2769174                       # number of overall hits
system.cpu.icache.overall_hits::total         2769174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21416                       # number of overall misses
system.cpu.icache.overall_misses::total         21416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1323326000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1323326000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1323326000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1323326000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2790590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2790590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2790590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2790590                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61791.464326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61791.464326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61791.464326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61791.464326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21408                       # number of writebacks
system.cpu.icache.writebacks::total             21408                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1301910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1301910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1301910000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1301910000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60791.464326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60791.464326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60791.464326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60791.464326                       # average overall mshr miss latency
system.cpu.icache.replacements                  21408                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2769174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2769174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1323326000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1323326000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2790590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2790590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61791.464326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61791.464326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1301910000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1301910000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60791.464326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60791.464326                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991737                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2797485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.575930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5602596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5602596                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836297                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122585                       # number of overall misses
system.cpu.dcache.overall_misses::total        122585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7072356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7072356000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7072356000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7072356000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958882                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57693.486152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57693.486152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57693.486152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57693.486152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57019                       # number of writebacks
system.cpu.dcache.writebacks::total             57019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56748                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56748                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3875534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3875534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3875534000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3875534000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35869500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35869500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033609                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58865.592296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58865.592296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58865.592296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58865.592296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140115.234375                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140115.234375                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66158                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    855374500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    855374500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1012929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1012929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67061.897295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67061.897295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67100.482543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67100.482543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217390.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217390.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6216981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6216981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56605.494856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56605.494856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166349000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166349000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57290.819281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57290.819281                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4500                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4500                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22541000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22541000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066777                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066777                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70003.105590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70003.105590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066777                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066777                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69003.105590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69003.105590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12027031000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7565572                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.613081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4003108                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4003108                       # Number of data accesses

---------- End Simulation Statistics   ----------
