[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678971 heartbeat IPC: 2.718 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678971 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678971 cumulative IPC: 2.718 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12713457 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22745539 heartbeat IPC: 0.9968 cumulative IPC: 1.049 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33838765 heartbeat IPC: 0.9015 cumulative IPC: 0.9947 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39086945 cumulative IPC: 1.023 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39086945 cumulative IPC: 1.023 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.023 instructions: 40000000 cycles: 39086945
CPU 0 Branch Prediction Accuracy: 96.13% MPKI: 10.81 Average ROB Occupancy at Mispredict: 36.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.264
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457643 HIT:     419917 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457643 HIT:     419917 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685206 HIT:     467172 MISS:     218034 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359571 HIT:     291814 MISS:      67757 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96912 HIT:       6408 MISS:      90504 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142893 HIT:     142561 MISS:        332 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85830 HIT:      26389 MISS:      59441 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6356805 HIT:    6271917 MISS:      84888 MSHR_MERGE:      27769
cpu0->cpu0_L1I LOAD         ACCESS:    6356805 HIT:    6271917 MISS:      84888 MSHR_MERGE:      27769
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13159661 HIT:   12145653 MISS:    1014008 MSHR_MERGE:     528806
cpu0->cpu0_L1D LOAD         ACCESS:    8073265 HIT:    7543424 MISS:     529841 MSHR_MERGE:     227384
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992746 HIT:    4595951 MISS:     396795 MSHR_MERGE:     299880
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93650 HIT:       6278 MISS:      87372 MSHR_MERGE:       1542
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5462271 HIT:    5350409 MISS:     111862 MSHR_MERGE:      50688
cpu0->cpu0_ITLB LOAD         ACCESS:    5462271 HIT:    5350409 MISS:     111862 MSHR_MERGE:      50688
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.443 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12462602 HIT:   11742780 MISS:     719822 MSHR_MERGE:     323353
cpu0->cpu0_DTLB LOAD         ACCESS:   12462602 HIT:   11742780 MISS:     719822 MSHR_MERGE:     323353
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.08 cycles
cpu0->LLC TOTAL        ACCESS:     335707 HIT:     194311 MISS:     141396 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67757 HIT:      36693 MISS:      31064 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90504 HIT:      10766 MISS:      79738 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118005 HIT:     117925 MISS:         80 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59441 HIT:      28927 MISS:      30514 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1323
  ROW_BUFFER_MISS:     139982
  AVG DBUS CONGESTED CYCLE: 11.46
Channel 0 WQ ROW_BUFFER_HIT:      11769
  ROW_BUFFER_MISS:      73268
  FULL:          0
Channel 0 REFRESHES ISSUED:       3257
