--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab1top.twx lab1top.ncd -o lab1top.twr lab1top.pcf -ucf
lab1top.ucf

Design file:              lab1top.ncd
Physical constraint file: lab1top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |AND_Out<0>     |    7.072|
A<0>           |NOT_Out<0>     |    5.976|
A<0>           |OR_Out<0>      |    7.387|
A<0>           |SL_Out<0>      |    7.152|
A<0>           |SL_Out<1>      |    7.269|
A<0>           |SL_Out<2>      |    7.373|
A<0>           |SL_Out<3>      |    6.799|
A<0>           |SR_Out<0>      |    6.286|
A<0>           |XOR_Out<0>     |    7.171|
A<1>           |AND_Out<1>     |    7.294|
A<1>           |NOT_Out<1>     |    6.086|
A<1>           |OR_Out<1>      |    6.226|
A<1>           |SL_Out<1>      |    7.274|
A<1>           |SL_Out<2>      |    7.378|
A<1>           |SL_Out<3>      |    7.269|
A<1>           |SR_Out<0>      |    6.626|
A<1>           |SR_Out<1>      |    6.668|
A<1>           |XOR_Out<1>     |    6.970|
A<2>           |AND_Out<2>     |    7.347|
A<2>           |NOT_Out<2>     |    5.691|
A<2>           |OR_Out<2>      |    6.565|
A<2>           |SL_Out<2>      |    7.361|
A<2>           |SL_Out<3>      |    6.787|
A<2>           |SR_Out<0>      |    6.178|
A<2>           |SR_Out<1>      |    6.762|
A<2>           |SR_Out<2>      |    6.837|
A<2>           |XOR_Out<2>     |    6.994|
A<3>           |AND_Out<3>     |    7.804|
A<3>           |NOT_Out<3>     |    6.543|
A<3>           |OR_Out<3>      |    6.834|
A<3>           |SL_Out<3>      |    7.663|
A<3>           |SR_Out<0>      |    6.839|
A<3>           |SR_Out<1>      |    6.505|
A<3>           |SR_Out<2>      |    6.580|
A<3>           |SR_Out<3>      |    6.935|
A<3>           |XOR_Out<3>     |    7.489|
B<0>           |AND_Out<0>     |    6.784|
B<0>           |OR_Out<0>      |    7.099|
B<0>           |SL_Out<0>      |    6.542|
B<0>           |SL_Out<1>      |    6.547|
B<0>           |SL_Out<2>      |    6.651|
B<0>           |SL_Out<3>      |    7.273|
B<0>           |SR_Out<0>      |    6.794|
B<0>           |SR_Out<1>      |    6.865|
B<0>           |SR_Out<2>      |    6.940|
B<0>           |SR_Out<3>      |    7.547|
B<0>           |XOR_Out<0>     |    6.561|
B<1>           |AND_Out<1>     |    6.991|
B<1>           |OR_Out<1>      |    6.493|
B<1>           |SL_Out<0>      |    7.102|
B<1>           |SL_Out<1>      |    6.853|
B<1>           |SL_Out<2>      |    6.957|
B<1>           |SL_Out<3>      |    7.256|
B<1>           |SR_Out<0>      |    6.372|
B<1>           |SR_Out<1>      |    6.539|
B<1>           |SR_Out<2>      |    6.614|
B<1>           |SR_Out<3>      |    7.018|
B<1>           |XOR_Out<1>     |    6.667|
B<2>           |AND_Out<2>     |    6.755|
B<2>           |OR_Out<2>      |    6.671|
B<2>           |XOR_Out<2>     |    6.402|
B<3>           |AND_Out<3>     |    7.182|
B<3>           |OR_Out<3>      |    6.711|
B<3>           |XOR_Out<3>     |    6.867|
---------------+---------------+---------+


Analysis completed Thu Jan 25 22:47:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



