$comment
	File created using the following command:
		vcd file Decoder3_8.msim.vcd -direction
$end
$date
	Thu Dec 16 23:18:29 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Decoder3_8_vlg_vec_tst $end
$var reg 1 ! En $end
$var reg 4 " in [3:0] $end
$var wire 1 # y [15] $end
$var wire 1 $ y [14] $end
$var wire 1 % y [13] $end
$var wire 1 & y [12] $end
$var wire 1 ' y [11] $end
$var wire 1 ( y [10] $end
$var wire 1 ) y [9] $end
$var wire 1 * y [8] $end
$var wire 1 + y [7] $end
$var wire 1 , y [6] $end
$var wire 1 - y [5] $end
$var wire 1 . y [4] $end
$var wire 1 / y [3] $end
$var wire 1 0 y [2] $end
$var wire 1 1 y [1] $end
$var wire 1 2 y [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 y[15]~output_o $end
$var wire 1 : y[14]~output_o $end
$var wire 1 ; y[13]~output_o $end
$var wire 1 < y[12]~output_o $end
$var wire 1 = y[11]~output_o $end
$var wire 1 > y[10]~output_o $end
$var wire 1 ? y[9]~output_o $end
$var wire 1 @ y[8]~output_o $end
$var wire 1 A y[7]~output_o $end
$var wire 1 B y[6]~output_o $end
$var wire 1 C y[5]~output_o $end
$var wire 1 D y[4]~output_o $end
$var wire 1 E y[3]~output_o $end
$var wire 1 F y[2]~output_o $end
$var wire 1 G y[1]~output_o $end
$var wire 1 H y[0]~output_o $end
$var wire 1 I En~input_o $end
$var wire 1 J in[1]~input_o $end
$var wire 1 K in[2]~input_o $end
$var wire 1 L inst1|22~0_combout $end
$var wire 1 M in[0]~input_o $end
$var wire 1 N in[3]~input_o $end
$var wire 1 O inst1|22~combout $end
$var wire 1 P inst1|21~combout $end
$var wire 1 Q inst1|20~0_combout $end
$var wire 1 R inst1|20~combout $end
$var wire 1 S inst1|19~combout $end
$var wire 1 T inst1|18~0_combout $end
$var wire 1 U inst1|18~combout $end
$var wire 1 V inst1|17~combout $end
$var wire 1 W inst1|16~0_combout $end
$var wire 1 X inst1|16~combout $end
$var wire 1 Y inst1|15~combout $end
$var wire 1 Z inst|22~combout $end
$var wire 1 [ inst|21~combout $end
$var wire 1 \ inst|20~combout $end
$var wire 1 ] inst|19~combout $end
$var wire 1 ^ inst|18~combout $end
$var wire 1 _ inst|17~combout $end
$var wire 1 ` inst|16~combout $end
$var wire 1 a inst|15~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1100 "
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
0&
1%
1$
1#
03
14
x5
16
17
18
19
1:
1;
0<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
0I
0J
1K
0L
0M
1N
0O
0P
1Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#100000
b100 "
b101 "
1M
0N
1\
0S
1<
0C
0-
1&
#200000
b1101 "
1N
0\
1R
0;
1C
1-
0%
#300000
b101 "
0N
1\
0R
1;
0C
0-
1%
#400000
b1 "
b11 "
b10 "
b1010 "
0M
1J
0K
1N
0\
1S
1T
0Q
0<
1C
1V
0S
1-
0&
1<
0>
0(
1&
#500000
1!
b10 "
1I
0N
0V
1>
1(
#600000
b110 "
b100 "
0J
1K
0T
1Q
#700000
b1100 "
b1110 "
1J
1N
0Q
1L
#800000
b1111 "
b1011 "
b11 "
1M
0K
0N
1T
0L
#900000
b1 "
b0 "
b100 "
b1100 "
0M
0J
1K
1N
0T
1Q
#1000000
