TRACE::2021-08-14.12:07:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:07:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:07:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:07:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:07:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:07:59::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:07:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-14.12:08:23::SCWPlatform::Opened new HwDB with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-14.12:08:23::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper"
		}]
}
TRACE::2021-08-14.12:08:23::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-08-14.12:08:23::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-14.12:08:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-14.12:08:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-14.12:08:23::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:08:23::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:08:23::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:08:23::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-14.12:08:23::SCWPlatform::Generating the sources  .
TRACE::2021-08-14.12:08:23::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-14.12:08:23::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:08:23::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:08:23::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:08:23::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:08:23::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-14.12:08:23::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:08:23::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-14.12:08:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:08:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:08:24::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-14.12:09:21::SCWPlatform::Generating sources Done.
TRACE::2021-08-14.12:09:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-14.12:09:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-14.12:09:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-14.12:09:21::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-14.12:09:21::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-14.12:09:21::SCWPlatform::Generating the sources  .
TRACE::2021-08-14.12:09:21::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-14.12:09:21::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-08-14.12:09:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:21::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:21::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:21::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-08-14.12:09:21::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:21::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-14.12:09:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:09:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:09:22::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-14.12:09:37::SCWPlatform::Generating sources Done.
TRACE::2021-08-14.12:09:37::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:37::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:37::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:37::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:37::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:37::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:37::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:37::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-08-14.12:09:37::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-08-14.12:09:37::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-08-14.12:09:37::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-08-14.12:09:37::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-08-14.12:09:37::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-08-14.12:09:37::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-14.12:09:37::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:37::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:37::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:37::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-14.12:09:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-14.12:09:38::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-14.12:09:38::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-14.12:09:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-14.12:09:38::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:38::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-14.12:09:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-14.12:09:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-14.12:09:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-14.12:09:39::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-14.12:09:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:39::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:39::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:39::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:39::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:39::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:39::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-14.12:09:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:09:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:40::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:40::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:40::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:40::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:40::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:40::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-14.12:09:40::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-08-14.12:09:50::SCWPlatform::Started generating the artifacts platform VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-14.12:09:50::SCWPlatform::Started generating the artifacts for system configuration VQFTAXIBUS_wrapper
LOG::2021-08-14.12:09:50::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-14.12:09:50::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-14.12:09:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:09:50::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-08-14.12:09:50::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-14.12:09:50::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-14.12:09:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:09:50::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-08-14.12:09:50::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-14.12:09:50::SCWSystem::Not a boot domain 
LOG::2021-08-14.12:09:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-14.12:09:50::SCWDomain::Generating domain artifcats
TRACE::2021-08-14.12:09:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-14.12:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:09:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:09:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-14.12:09:50::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:50::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:50::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:50::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:50::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:50::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:50::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:50::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:50::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-14.12:09:50::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-08-14.12:09:50::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-08-14.12:09:50::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-14.12:09:50::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:50::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:50::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:50::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-14.12:09:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-14.12:09:51::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-14.12:09:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-14.12:09:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-14.12:09:51::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-08-14.12:09:51::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-14.12:09:51::SCWMssOS::Copying to export directory.
TRACE::2021-08-14.12:09:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-14.12:09:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-14.12:09:51::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-14.12:09:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-14.12:09:51::SCWSystem::Completed Processing the sysconfig VQFTAXIBUS_wrapper
LOG::2021-08-14.12:09:51::SCWPlatform::Completed generating the artifacts for system configuration VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:51::SCWPlatform::Started preparing the platform 
TRACE::2021-08-14.12:09:51::SCWSystem::Writing the bif file for system config VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:51::SCWSystem::dir created 
TRACE::2021-08-14.12:09:51::SCWSystem::Writing the bif 
TRACE::2021-08-14.12:09:51::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-14.12:09:51::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-14.12:09:51::SCWPlatform::Completed generating the platform
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"eb04964777286bf2d583deeac3e54441",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-14.12:09:51::SCWPlatform::updated the xpfm file.
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"eb04964777286bf2d583deeac3e54441",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"eb04964777286bf2d583deeac3e54441",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-14.12:09:52::SCWPlatform::Started generating the artifacts platform VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-14.12:09:52::SCWPlatform::Started generating the artifacts for system configuration VQFTAXIBUS_wrapper
LOG::2021-08-14.12:09:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-14.12:09:52::SCWDomain::Generating domain artifcats
TRACE::2021-08-14.12:09:52::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-14.12:09:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:09:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:09:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:09:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:09:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-14.12:09:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-14.12:09:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-14.12:09:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-14.12:09:52::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-14.12:09:52::SCWMssOS::Copying to export directory.
TRACE::2021-08-14.12:09:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-14.12:09:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-14.12:09:52::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-14.12:09:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-14.12:09:52::SCWSystem::Completed Processing the sysconfig VQFTAXIBUS_wrapper
LOG::2021-08-14.12:09:52::SCWPlatform::Completed generating the artifacts for system configuration VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:52::SCWPlatform::Started preparing the platform 
TRACE::2021-08-14.12:09:52::SCWSystem::Writing the bif file for system config VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:09:52::SCWSystem::dir created 
TRACE::2021-08-14.12:09:52::SCWSystem::Writing the bif 
TRACE::2021-08-14.12:09:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-14.12:09:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-14.12:09:52::SCWPlatform::Completed generating the platform
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:09:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:09:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:09:52::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:09:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:09:52::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:09:52::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:09:52::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"eb04964777286bf2d583deeac3e54441",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-14.12:09:52::SCWPlatform::updated the xpfm file.
LOG::2021-08-14.12:52:41::SCWPlatform::Started generating the artifacts platform VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:52:41::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-14.12:52:41::SCWPlatform::Started generating the artifacts for system configuration VQFTAXIBUS_wrapper
LOG::2021-08-14.12:52:41::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-14.12:52:41::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-14.12:52:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:52:41::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-08-14.12:52:41::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:52:41::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:52:41::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:52:41::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:52:41::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:52:41::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:52:41::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:52:41::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:52:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:52:41::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:52:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:52:41::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:52:41::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-14.12:52:41::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-14.12:52:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:52:41::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl & make 
TRACE::2021-08-14.12:52:43::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-08-14.12:52:43::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:43::SCWBDomain::/zynqmp_fsbl_bsp'

TRACE::2021-08-14.12:52:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:52:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:52:43::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:52:43::SCWBDomain::cts"

TRACE::2021-08-14.12:52:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:43::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:52:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:44::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:52:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:52:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:44::SCWBDomain::jects"

TRACE::2021-08-14.12:52:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:44::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:52:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:44::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:52:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:52:45::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:52:45::SCWBDomain::cts"

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:45::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:45::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:52:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:45::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:45::SCWBDomain::jects"

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:45::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:45::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-14.12:52:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-14.12:52:45::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-08-14.12:52:45::SCWBDomain::t-lto-objects"

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:45::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:45::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-14.12:52:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-14.12:52:45::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-08-14.12:52:45::SCWBDomain::lto-objects"

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:45::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-14.12:52:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:45::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:52:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:46::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:46::SCWBDomain::ects"

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:46::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:52:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:46::SCWBDomain::jects"

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:46::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:52:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:52:46::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:52:46::SCWBDomain::cts"

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:46::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:52:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:46::SCWBDomain::jects"

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:46::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:52:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:52:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:46::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:46::SCWBDomain::ects"

TRACE::2021-08-14.12:52:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:47::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:52:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:47::SCWBDomain::ects"

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:47::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:47::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:52:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:47::SCWBDomain::ects"

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:47::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:47::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:52:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:47::SCWBDomain::jects"

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:47::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:47::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:52:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:52:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-14.12:52:47::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-08-14.12:52:47::SCWBDomain::bjects"

TRACE::2021-08-14.12:52:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:47::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:48::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:52:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:52:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:52:48::SCWBDomain::jects"

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:48::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:48::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:52:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:48::SCWBDomain::ects"

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:48::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:48::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-14.12:52:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:48::SCWBDomain::ects"

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:48::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:48::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-14.12:52:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:52:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:52:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:52:48::SCWBDomain::ts"

TRACE::2021-08-14.12:52:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:48::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:52:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:49::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:52:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:52:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:52:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-14.12:52:49::SCWBDomain::-objects"

TRACE::2021-08-14.12:52:49::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:49::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:52:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:49::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:52:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:52:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-14.12:52:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-14.12:52:49::SCWBDomain::objects"

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:50::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:50::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:52:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:50::SCWBDomain::ects"

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:50::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:50::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:52:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:50::SCWBDomain::ects"

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:50::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:50::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:52:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:52:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:50::SCWBDomain::ects"

TRACE::2021-08-14.12:52:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:50::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:51::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:52:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-14.12:52:51::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-14.12:52:51::SCWBDomain::to-objects"

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:51::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:51::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:52:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:52:51::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-14.12:52:51::SCWBDomain::-objects"

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:51::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:51::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:52:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:52:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:52:51::SCWBDomain::cts"

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:51::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:51::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:52:51::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-14.12:52:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:52:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:52:52::SCWBDomain::ects"

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:52::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:52::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-14.12:52:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:52:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:52:52::SCWBDomain::cts"

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:52::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:52::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-14.12:52:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-14.12:52:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-14.12:52:52::SCWBDomain::objects"

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:52::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:52::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:52:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:52:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:52:52::SCWBDomain::ts"

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:52::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:52:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:52:52::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:52:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:52:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:52:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-14.12:52:53::SCWBDomain::"

TRACE::2021-08-14.12:52:53::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:52:53::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:52:53::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-14.12:53:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:00::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:53:00::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:00::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:00::SCWBDomain::ts"

TRACE::2021-08-14.12:53:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:00::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:53:00::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-14.12:53:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:03::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:53:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:53:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:53:03::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-14.12:53:03::SCWBDomain::"

TRACE::2021-08-14.12:53:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:03::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:53:03::SCWBDomain::"Compiling canps"

TRACE::2021-08-14.12:53:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:06::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:53:06::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:53:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:06::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:06::SCWBDomain::ts"

TRACE::2021-08-14.12:53:06::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:06::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:53:07::SCWBDomain::"Compiling clockps"

TRACE::2021-08-14.12:53:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:11::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:53:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-14.12:53:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-14.12:53:11::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-14.12:53:11::SCWBDomain::to-objects"

TRACE::2021-08-14.12:53:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:11::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-14.12:53:11::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-08-14.12:53:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:12::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-14.12:53:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-14.12:53:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:53:12::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-14.12:53:12::SCWBDomain::-objects"

TRACE::2021-08-14.12:53:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:12::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-14.12:53:12::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2021-08-14.12:53:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:12::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-14.12:53:12::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:53:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:12::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:12::SCWBDomain::s"

TRACE::2021-08-14.12:53:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:12::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:53:12::SCWBDomain::"Compiling csudma"

TRACE::2021-08-14.12:53:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:15::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:53:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:53:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:15::SCWBDomain::ts"

TRACE::2021-08-14.12:53:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:15::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:53:15::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-14.12:53:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:15::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:53:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:53:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:53:15::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-14.12:53:15::SCWBDomain::"

TRACE::2021-08-14.12:53:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:15::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:53:15::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-14.12:53:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:17::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:53:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:53:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:17::SCWBDomain::ts"

TRACE::2021-08-14.12:53:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:17::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:53:17::SCWBDomain::"Compiling emacps"

TRACE::2021-08-14.12:53:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:21::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:53:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:53:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:21::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:21::SCWBDomain::s"

TRACE::2021-08-14.12:53:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:21::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:53:21::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-14.12:53:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:24::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:53:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:53:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:24::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:24::SCWBDomain::s"

TRACE::2021-08-14.12:53:25::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:25::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:53:25::SCWBDomain::"Compiling iicps"

TRACE::2021-08-14.12:53:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:29::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:53:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:53:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:29::SCWBDomain::s"

TRACE::2021-08-14.12:53:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:29::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:53:29::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-14.12:53:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:30::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:53:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:30::SCWBDomain::ts"

TRACE::2021-08-14.12:53:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:30::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:53:30::SCWBDomain::"Compiling pciepsu"

TRACE::2021-08-14.12:53:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:33::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:53:33::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:53:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:53:33::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-14.12:53:33::SCWBDomain::cts"

TRACE::2021-08-14.12:53:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:33::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:53:33::SCWBDomain::"Compiling qspipsu"

TRACE::2021-08-14.12:53:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:36::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:53:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:53:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:53:36::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-14.12:53:36::SCWBDomain::ts"

TRACE::2021-08-14.12:53:36::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:36::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:53:36::SCWBDomain::"Compiling resetps"

TRACE::2021-08-14.12:53:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:37::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:53:37::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:53:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:37::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:37::SCWBDomain::s"

TRACE::2021-08-14.12:53:37::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:37::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:53:38::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-14.12:53:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:39::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:53:39::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-14.12:53:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:53:39::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:53:39::SCWBDomain::s"

TRACE::2021-08-14.12:53:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:40::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-14.12:53:40::SCWBDomain::"Compiling scugic"

TRACE::2021-08-14.12:53:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:42::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-14.12:53:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:53:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-14.12:53:42::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-14.12:53:42::SCWBDomain::

TRACE::2021-08-14.12:53:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:42::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:53:43::SCWBDomain::"Compiling sdps"

TRACE::2021-08-14.12:53:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:46::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:53:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:53:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:53:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:53:46::SCWBDomain::jects"

TRACE::2021-08-14.12:53:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:46::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:53:47::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-14.12:53:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:53:56::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:53:56::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:53:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:53:56::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:53:56::SCWBDomain::ects"

TRACE::2021-08-14.12:53:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:53:56::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:53:56::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-14.12:54:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:00::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:54:00::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:54:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:54:00::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:54:00::SCWBDomain::s"

TRACE::2021-08-14.12:54:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:00::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:54:00::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-14.12:54:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:02::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:54:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:54:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:54:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:54:02::SCWBDomain::s"

TRACE::2021-08-14.12:54:02::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:02::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:54:02::SCWBDomain::"Compiling uartps"

TRACE::2021-08-14.12:54:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:05::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:54:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:54:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:54:05::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:54:05::SCWBDomain::s"

TRACE::2021-08-14.12:54:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:05::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:54:05::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-14.12:54:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:11::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:54:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:54:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-14.12:54:11::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-14.12:54:11::SCWBDomain::objects"

TRACE::2021-08-14.12:54:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:11::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:54:11::SCWBDomain::"Compiling video_common"

TRACE::2021-08-14.12:54:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:14::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:54:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:54:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:54:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-14.12:54:14::SCWBDomain::jects"

TRACE::2021-08-14.12:54:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:14::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:54:14::SCWBDomain::"Compiling VQFTAXIBUS"

TRACE::2021-08-14.12:54:17::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:17::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:54:17::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:17::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:54:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:17::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:54:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:54:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:54:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-14.12:54:17::SCWBDomain::"

TRACE::2021-08-14.12:54:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:17::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:54:17::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-14.12:54:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:19::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:54:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-14.12:54:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:54:19::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:54:19::SCWBDomain::s"

TRACE::2021-08-14.12:54:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:19::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-14.12:54:19::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-08-14.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:22::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-14.12:54:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-14.12:54:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:54:22::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-14.12:54:22::SCWBDomain::"

TRACE::2021-08-14.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:22::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-14.12:54:22::SCWBDomain::"Compiling xilpm library"

TRACE::2021-08-14.12:54:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:25::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-14.12:54:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-14.12:54:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:54:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-14.12:54:25::SCWBDomain::ects"

TRACE::2021-08-14.12:54:25::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:25::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:54:25::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-14.12:54:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:30::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:54:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:54:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-14.12:54:30::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-14.12:54:30::SCWBDomain::

TRACE::2021-08-14.12:54:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl
TRACE::2021-08-14.12:54:30::SCWBDomain::/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:54:30::SCWBDomain::"Compiling zdma"

TRACE::2021-08-14.12:54:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:33::SCWBDomain::zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:54:33::SCWBDomain::'Finished building libraries'

TRACE::2021-08-14.12:54:33::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/
TRACE::2021-08-14.12:54:33::SCWBDomain::zynqmp_fsbl_bsp'

TRACE::2021-08-14.12:54:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2021-08-14.12:54:33::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2021-08-14.12:54:34::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2021-08-14.12:54:34::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2021-08-14.12:54:35::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2021-08-14.12:54:35::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2021-08-14.12:54:35::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2021-08-14.12:54:36::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2021-08-14.12:54:36::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2021-08-14.12:54:36::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:37::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2021-08-14.12:54:37::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:38::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2021-08-14.12:54:38::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2021-08-14.12:54:43::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2021-08-14.12:54:43::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2021-08-14.12:54:46::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2021-08-14.12:54:46::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2021-08-14.12:54:47::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2021-08-14.12:54:47::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2021-08-14.12:54:47::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2021-08-14.12:54:48::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2021-08-14.12:54:49::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:49::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2021-08-14.12:54:49::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2021-08-14.12:54:50::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:50::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2021-08-14.12:54:50::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-14.12:54:50::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2021-08-14.12:54:50::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2021-08-14.12:54:50::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2021-08-14.12:54:50::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2021-08-14.12:54:50::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2021-08-14.12:54:50::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2021-08-14.12:54:50::SCWBDomain::                                                                                         -n  -Wl,--gc-sections -Lzynqmp_fsbl_bs
TRACE::2021-08-14.12:54:50::SCWBDomain::p/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-08-14.12:55:13::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-14.12:55:13::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-14.12:55:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:55:13::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-08-14.12:55:13::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:55:13::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:55:13::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:55:13::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:55:13::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:55:13::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:55:13::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:55:13::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:55:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:55:13::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:55:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:55:13::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:55:13::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-14.12:55:13::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-14.12:55:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-14.12:55:13::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw & make 
TRACE::2021-08-14.12:55:13::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-08-14.12:55:14::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:14::SCWBDomain::w/zynqmp_pmufw_bsp'

TRACE::2021-08-14.12:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-14.12:55:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-14.12:55:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:14::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:14::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:14::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:14::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-14.12:55:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-14.12:55:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:14::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:14::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:14::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:14::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-14.12:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:15::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:15::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:15::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:15::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:15::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:15::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:15::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:15::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:15::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:15::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-14.12:55:15::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-14.12:55:15::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:15::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:15::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:15::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:16::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:55:16::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:16::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:16::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:16::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:16::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:55:16::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:16::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:16::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:16::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:16::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:55:16::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:16::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:16::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:16::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:16::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:55:16::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:16::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:16::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:16::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:55:16::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:16::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:55:17::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-08-14.12:55:17::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-08-14.12:55:17::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:17::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:17::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:55:17::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:17::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:17::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:17::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:17::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:55:17::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:17::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:17::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:17::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:17::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:55:17::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:55:17::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:17::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:17::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:17::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:55:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:18::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:55:18::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:55:18::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-08-14.12:55:18::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-08-14.12:55:18::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:18::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:18::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:55:18::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:18::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-14.12:55:18::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:18::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-14.12:55:18::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:18::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:55:18::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:55:18::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-14.12:55:18::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-14.12:55:18::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:19::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:19::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:55:19::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:19::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:19::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:19::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:19::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:55:19::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:19::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:19::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:19::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:19::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:55:19::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:55:19::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:55:19::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:19::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:19::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:55:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:55:19::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-08-14.12:55:19::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-08-14.12:55:19::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:19::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:55:20::SCWBDomain::make -C psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-08-14.12:55:20::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-08-14.12:55:20::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:20::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:55:20::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-14.12:55:20::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-14.12:55:20::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:20::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-14.12:55:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:20::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:20::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:20::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-14.12:55:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-14.12:55:20::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-14.12:55:20::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:20::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:55:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-14.12:55:21::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:55:21::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:55:21::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:21::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:21::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:55:21::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:21::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:21::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:21::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:21::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:55:21::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-14.12:55:21::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-14.12:55:21::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:21::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:55:21::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-14.12:55:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:29::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-14.12:55:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:55:29::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:29::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:55:29::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-14.12:55:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:32::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-14.12:55:32::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:55:32::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-14.12:55:32::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-14.12:55:32::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:32::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:55:32::SCWBDomain::"Compiling canps"

TRACE::2021-08-14.12:55:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:35::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_3/src'

TRACE::2021-08-14.12:55:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:55:35::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:35::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:35::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:55:35::SCWBDomain::"Compiling clockps"

TRACE::2021-08-14.12:55:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:40::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-14.12:55:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-14.12:55:40::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-14.12:55:40::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-14.12:55:40::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:40::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:40::SCWBDomain::"Compiling cpu"

TRACE::2021-08-14.12:55:41::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:41::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:41::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:41::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:41::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-14.12:55:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:55:41::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:55:41::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:55:41::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:41::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:41::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:55:41::SCWBDomain::"Compiling csudma"

TRACE::2021-08-14.12:55:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:44::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-14.12:55:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:55:44::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:44::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:44::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:44::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:55:44::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-14.12:55:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:44::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-14.12:55:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:55:44::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-14.12:55:44::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-14.12:55:44::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:44::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:55:44::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-14.12:55:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:46::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-14.12:55:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:55:46::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:55:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:55:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:46::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:55:46::SCWBDomain::"Compiling emacps"

TRACE::2021-08-14.12:55:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:50::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_10/src'

TRACE::2021-08-14.12:55:50::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:55:50::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:55:50::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:55:50::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:50::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:50::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:55:50::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-14.12:55:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:53::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-14.12:55:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:55:53::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:55:53::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:55:53::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:54::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:54::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:55:54::SCWBDomain::"Compiling iicps"

TRACE::2021-08-14.12:55:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:55:58::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-14.12:55:58::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:55:58::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:55:58::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:55:58::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:55:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:55:58::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:55:58::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-14.12:56:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:00::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-14.12:56:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:56:00::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:56:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:56:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:00::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:56:00::SCWBDomain::"Compiling pciepsu"

TRACE::2021-08-14.12:56:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:02::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_0/src'

TRACE::2021-08-14.12:56:03::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:56:03::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-14.12:56:03::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-14.12:56:03::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:03::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:56:03::SCWBDomain::"Compiling qspipsu"

TRACE::2021-08-14.12:56:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:05::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_10/src'

TRACE::2021-08-14.12:56:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:56:05::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:56:05::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:56:05::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:05::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:56:05::SCWBDomain::"Compiling resetps"

TRACE::2021-08-14.12:56:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:07::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-14.12:56:07::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:56:07::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:56:07::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:56:07::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:07::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:56:07::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-14.12:56:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:09::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-14.12:56:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:56:09::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-14.12:56:09::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-14.12:56:09::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:09::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:56:09::SCWBDomain::"Compiling sdps"

TRACE::2021-08-14.12:56:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:13::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-14.12:56:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:56:13::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:56:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:56:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:13::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:56:13::SCWBDomain::"Compiling standalone";

TRACE::2021-08-14.12:56:20::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:20::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-14.12:56:20::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:56:20::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:56:20::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:56:20::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:20::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:20::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:56:20::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-14.12:56:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:23::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-14.12:56:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:56:23::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:56:23::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:56:23::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:23::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:23::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:56:23::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-14.12:56:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:26::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-14.12:56:26::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:56:26::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:56:26::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:56:26::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:26::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:26::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:56:26::SCWBDomain::"Compiling uartps"

TRACE::2021-08-14.12:56:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:29::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-14.12:56:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:56:29::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-14.12:56:29::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-14.12:56:29::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:29::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:29::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:56:29::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-14.12:56:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:34::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-14.12:56:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:56:34::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-14.12:56:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-14.12:56:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:35::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:35::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:56:35::SCWBDomain::"Compiling video_common"

TRACE::2021-08-14.12:56:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:38::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-14.12:56:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:56:38::SCWBDomain::make -C psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-14.12:56:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-14.12:56:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:38::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:38::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:56:38::SCWBDomain::"Compiling VQFTAXIBUS"

TRACE::2021-08-14.12:56:40::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:40::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:56:40::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:40::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:56:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:40::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/VQFTAXIBUS_v1_0/src'

TRACE::2021-08-14.12:56:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:56:40::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-14.12:56:40::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-14.12:56:40::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:40::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:40::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:56:40::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-14.12:56:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:42::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-14.12:56:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-14.12:56:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:56:42::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:56:42::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:42::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-14.12:56:42::SCWBDomain::"Compiling xilfpga Library"

TRACE::2021-08-14.12:56:44::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:44::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-14.12:56:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-14.12:56:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-14.12:56:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-14.12:56:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:44::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:56:44::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-14.12:56:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:48::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-14.12:56:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-14.12:56:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-14.12:56:48::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-14.12:56:48::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:48::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:48::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-14.12:56:49::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-08-14.12:56:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:52::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-14.12:56:52::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:56:52::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-14.12:56:52::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-14.12:56:52::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-14.12:56:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmuf
TRACE::2021-08-14.12:56:52::SCWBDomain::w/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:56:52::SCWBDomain::"Compiling zdma"

TRACE::2021-08-14.12:56:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:55::SCWBDomain::/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-14.12:56:55::SCWBDomain::'Finished building libraries'

TRACE::2021-08-14.12:56:55::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw
TRACE::2021-08-14.12:56:55::SCWBDomain::/zynqmp_pmufw_bsp'

TRACE::2021-08-14.12:56:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:55::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:56::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:57::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:57::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:57::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:58::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:59::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:56:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:56:59::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:00::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:00::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:01::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:01::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:02::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:02::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:02::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:03::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:03::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:04::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:04::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:05::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:05::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:05::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:06::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:06::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:07::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:07::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:07::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:08::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:09::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:09::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:09::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:10::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:10::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:11::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:11::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:12::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:12::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:13::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:14::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:14::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:15::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:15::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:16::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:16::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:16::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:17::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:18::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:19::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:19::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:19::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:20::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:20::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:21::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:21::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:21::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:22::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-14.12:57:23::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-14.12:57:23::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  pm_gpp.o  pm_hooks.o  xpf
TRACE::2021-08-14.12:57:23::SCWBDomain::w_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  pm_usb.o 
TRACE::2021-08-14.12:57:23::SCWBDomain:: xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mod_stl.o  pm
TRACE::2021-08-14.12:57:23::SCWBDomain::_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi.o  pm_ddr.
TRACE::2021-08-14.12:57:23::SCWBDomain::o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib.o  pm_noti
TRACE::2021-08-14.12:57:23::SCWBDomain::fier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requirement.o  x
TRACE::2021-08-14.12:57:23::SCWBDomain::pfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlittle-endian 
TRACE::2021-08-14.12:57:23::SCWBDomain::-mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-l
TRACE::2021-08-14.12:57:23::SCWBDomain::c,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-08-14.12:57:23::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-08-14.12:57:23::SCWBDomain::                                                        -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_p
TRACE::2021-08-14.12:57:23::SCWBDomain::mu_0/lib -Tlscript.ld

LOG::2021-08-14.12:57:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-14.12:57:38::SCWSystem::Not a boot domain 
LOG::2021-08-14.12:57:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-14.12:57:38::SCWDomain::Generating domain artifcats
TRACE::2021-08-14.12:57:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-14.12:57:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:57:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/qemu/
TRACE::2021-08-14.12:57:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:57:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/standalone_domain/qemu/
TRACE::2021-08-14.12:57:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-14.12:57:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:57:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:57:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:57:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:57:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:57:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:57:38::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:57:38::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:57:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:57:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:57:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:57:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:57:38::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-14.12:57:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:57:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-14.12:57:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-14.12:57:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-14.12:57:38::SCWMssOS::doing bsp build ... 
TRACE::2021-08-14.12:57:38::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-08-14.12:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:57:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:38::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:57:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-14.12:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-14.12:57:39::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-14.12:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-14.12:57:39::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:57:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:57:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:57:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:40::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:57:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:57:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-08-14.12:57:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:57:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-14.12:57:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:57:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:57:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:57:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:57:42::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:57:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-14.12:57:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:57:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:57:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:57:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-14.12:57:44::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:57:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:57:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:57:44::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:57:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-14.12:57:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:57:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:45::SCWMssOS::"Compiling avbuf"

TRACE::2021-08-14.12:57:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-14.12:57:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:57:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:48::SCWMssOS::"Compiling axipmon"

TRACE::2021-08-14.12:57:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_3/src"

TRACE::2021-08-14.12:57:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:57:51::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:51::SCWMssOS::"Compiling canps"

TRACE::2021-08-14.12:57:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-14.12:57:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:57:54::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:54::SCWMssOS::"Compiling clockps"

TRACE::2021-08-14.12:57:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-14.12:57:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-14.12:57:59::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:57:59::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-08-14.12:57:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-14.12:57:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-14.12:57:59::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:00::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-08-14.12:58:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-14.12:58:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:00::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:00::SCWMssOS::"Compiling csudma"

TRACE::2021-08-14.12:58:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-14.12:58:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:58:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:02::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-08-14.12:58:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-14.12:58:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:58:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:02::SCWMssOS::"Compiling dpdma"

TRACE::2021-08-14.12:58:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_10/src"

TRACE::2021-08-14.12:58:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:58:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:04::SCWMssOS::"Compiling emacps"

TRACE::2021-08-14.12:58:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-14.12:58:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:08::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:08::SCWMssOS::"Compiling gpiops"

TRACE::2021-08-14.12:58:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-14.12:58:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:11::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:12::SCWMssOS::"Compiling iicps"

TRACE::2021-08-14.12:58:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-14.12:58:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:16::SCWMssOS::"Compiling ipipsu"

TRACE::2021-08-14.12:58:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_0/src"

TRACE::2021-08-14.12:58:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:58:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:17::SCWMssOS::"Compiling pciepsu"

TRACE::2021-08-14.12:58:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_10/src"

TRACE::2021-08-14.12:58:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-14.12:58:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:20::SCWMssOS::"Compiling qspipsu"

TRACE::2021-08-14.12:58:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-14.12:58:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-14.12:58:24::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:24::SCWMssOS::"Compiling resetps"

TRACE::2021-08-14.12:58:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-14.12:58:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:26::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:26::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-08-14.12:58:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-14.12:58:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:28::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:28::SCWMssOS::"Compiling scugic"

TRACE::2021-08-14.12:58:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-14.12:58:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-14.12:58:31::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:31::SCWMssOS::"Compiling sdps"

TRACE::2021-08-14.12:58:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-14.12:58:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:58:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:35::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-14.12:58:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-14.12:58:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-14.12:58:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:44::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-08-14.12:58:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-14.12:58:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:47::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:47::SCWMssOS::"Compiling ttcps"

TRACE::2021-08-14.12:58:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-14.12:58:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:49::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:49::SCWMssOS::"Compiling uartps"

TRACE::2021-08-14.12:58:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-14.12:58:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-14.12:58:53::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:53::SCWMssOS::"Compiling usbpsu"

TRACE::2021-08-14.12:58:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-14.12:58:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-14.12:58:58::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:58:58::SCWMssOS::"Compiling video_common"

TRACE::2021-08-14.12:59:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src"

TRACE::2021-08-14.12:59:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/VQFTAXIBUS_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-14.12:59:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:59:02::SCWMssOS::"Compiling VQFTAXIBUS"

TRACE::2021-08-14.12:59:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-14.12:59:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-14.12:59:04::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:59:04::SCWMssOS::"Compiling wdtps"

TRACE::2021-08-14.12:59:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-14.12:59:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-14.12:59:06::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-14.12:59:06::SCWMssOS::"Compiling zdma"

TRACE::2021-08-14.12:59:08::SCWMssOS::'Finished building libraries'

TRACE::2021-08-14.12:59:09::SCWMssOS::Copying to export directory.
TRACE::2021-08-14.12:59:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-14.12:59:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-14.12:59:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-14.12:59:09::SCWSystem::Completed Processing the sysconfig VQFTAXIBUS_wrapper
LOG::2021-08-14.12:59:09::SCWPlatform::Completed generating the artifacts for system configuration VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:59:09::SCWPlatform::Started preparing the platform 
TRACE::2021-08-14.12:59:09::SCWSystem::Writing the bif file for system config VQFTAXIBUS_wrapper
TRACE::2021-08-14.12:59:09::SCWSystem::dir created 
TRACE::2021-08-14.12:59:09::SCWSystem::Writing the bif 
TRACE::2021-08-14.12:59:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-14.12:59:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-14.12:59:09::SCWPlatform::Completed generating the platform
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWWriter::formatted JSON is {
	"platformName":	"VQFTAXIBUS_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"VQFTAXIBUS_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/VQFTAXIBUS_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"VQFTAXIBUS_wrapper",
	"systems":	[{
			"systemName":	"VQFTAXIBUS_wrapper",
			"systemDesc":	"VQFTAXIBUS_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"VQFTAXIBUS_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fd18918fc54ef346f7989e7165a99681",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e9a35138542b44f282c03c4634ed097b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"eb04964777286bf2d583deeac3e54441",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-14.12:59:09::SCWPlatform::updated the xpfm file.
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw
TRACE::2021-08-14.12:59:09::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa
TRACE::2021-08-14.12:59:09::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-08-14.12:59:09::SCWPlatform::Trying to set the existing hwdb with name VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Opened existing hwdb VQFTAXIBUS_wrapper_0
TRACE::2021-08-14.12:59:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-14.12:59:09::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-14.12:59:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-14.12:59:09::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
