
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/server_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 4040833 heartbeat IPC: 2.47474 cumulative IPC: 2.47474 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8195354 heartbeat IPC: 2.40702 cumulative IPC: 2.44041 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 10229342 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16793471 heartbeat IPC: 1.16305 cumulative IPC: 0.761716 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 31606921 heartbeat IPC: 0.675062 cumulative IPC: 0.70167 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 45898896 heartbeat IPC: 0.699693 cumulative IPC: 0.700878 (Simulation time: 0 hr 1 min 6 sec) 
Finished CPU 0 instructions: 25000001 cycles: 35669555 cumulative IPC: 0.700878 (Simulation time: 0 hr 1 min 6 sec) 

CPU 0 Branch Prediction Accuracy: 95.5368% MPKI: 7.61544

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.700878 instructions: 25000001 cycles: 35669555
L1D TOTAL     ACCESS:    6410901  HIT:    6200821  MISS:     210080
L1D LOAD      ACCESS:    3781762  HIT:    3623924  MISS:     157838
L1D RFO       ACCESS:    2629139  HIT:    2576897  MISS:      52242
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5470587  HIT:    5369705  MISS:     100882
L1I LOAD      ACCESS:    5470587  HIT:    5369705  MISS:     100882
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     415128  HIT:     296847  MISS:     118281
LLC LOAD      ACCESS:     258719  HIT:     181005  MISS:      77714
LLC RFO       ACCESS:      52240  HIT:      11673  MISS:      40567
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     104169  HIT:     104169  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
Major fault: 0 Minor fault: 10188

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 258719
* CPU 0 Total Misses: 77714
* CPU 0 Total Prefetches: 0
* CPU 0 Total Prefetch Hits: 0
* CPU 0 Total Non-useful Prefetches: 0
* CPU 0 Total Undecided Prefetches: 0

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 258719
* CPU 0 ROI Misses: 77714
* CPU 0 ROI Prefetches: 0
* CPU 0 ROI Prefetch Hits: 0
* CPU 0 ROI Non-useful Prefetches: 0
* CPU 0 ROI Undecided Prefetches: 0

