Design Name: user_project_wrapper
Run Directory: /home/hosni/OpenFPGA/clear_erc/clear/openlane/user_project_wrapper/runs/23_04_02_10_43
----------------------------------------

Magic DRC Summary:
Source: /home/hosni/OpenFPGA/clear_erc/clear/openlane/user_project_wrapper/runs/23_04_02_10_43/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/hosni/OpenFPGA/clear_erc/clear/openlane/user_project_wrapper/runs/23_04_02_10_43/logs/signoff/33-user_project_wrapper.lef.lvs.log
Number of nets: 1290                       |Number of nets: 1290                       
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/hosni/OpenFPGA/clear_erc/clear/openlane/user_project_wrapper/runs/23_04_02_10_43/logs/signoff/35-antenna.log
Pin violations: 0
Net violations: 0
