
mazecrase-car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccc8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800ce68  0800ce68  0000de68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d27c  0800d27c  0000f2cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d27c  0800d27c  0000e27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d284  0800d284  0000f2cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d284  0800d284  0000e284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d288  0800d288  0000e288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  0800d28c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ed8  200002cc  0800d558  0000f2cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021a4  0800d558  000101a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f2cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017698  00000000  00000000  0000f2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cda  00000000  00000000  00026994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  0002a670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001058  00000000  00000000  0002bbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005df2  00000000  00000000  0002cc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a14f  00000000  00000000  00032a0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000954fc  00000000  00000000  0004cb59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2055  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a94  00000000  00000000  000e2098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e8b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ce50 	.word	0x0800ce50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800ce50 	.word	0x0800ce50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <my_printf>:
#define BUFFER_LEN 128
//uint8_t tx_buffer[BUFFER_LEN];
//uint16_t usbTxLength;

static inline void my_printf(const char *format, ...)
{
 8000ee4:	b40f      	push	{r0, r1, r2, r3}
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b0a2      	sub	sp, #136	@ 0x88
 8000eea:	af00      	add	r7, sp, #0
    char tx_buffer[BUFFER_LEN];
    va_list args;
    va_start(args, format);
 8000eec:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000ef0:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8000ef2:	1d38      	adds	r0, r7, #4
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000efa:	2180      	movs	r1, #128	@ 0x80
 8000efc:	f009 fece 	bl	800ac9c <vsniprintf>
 8000f00:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(args);

    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8000f04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dd0b      	ble.n	8000f24 <my_printf+0x40>
 8000f0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f10:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f12:	dc07      	bgt.n	8000f24 <my_printf+0x40>
    {
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8000f14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f008 fce0 	bl	80098e4 <CDC_Transmit_FS>
    }
}
 8000f24:	bf00      	nop
 8000f26:	3788      	adds	r7, #136	@ 0x88
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f2e:	b004      	add	sp, #16
 8000f30:	4770      	bx	lr
	...

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3a:	f000 ffb5 	bl	8001ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3e:	f000 f881 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f42:	f000 fa97 	bl	8001474 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f46:	f000 f8e5 	bl	8001114 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f4a:	f000 f911 	bl	8001170 <MX_I2C2_Init>
  MX_TIM1_Init();
 8000f4e:	f000 f93d 	bl	80011cc <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f52:	f000 f9e7 	bl	8001324 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000f56:	f000 fa39 	bl	80013cc <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8000f5a:	f008 fbb5 	bl	80096c8 <MX_USB_DEVICE_Init>
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // PB13 HIGH
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // PB12 LOW
//  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver


  selectTCAChannel(0);
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f000 fe78 	bl	8001c54 <selectTCAChannel>
  TCS34725_t tcs34725_sensor;
  tcs32725_begin(&tcs34725_sensor, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	2200      	movs	r2, #0
 8000f6a:	21f6      	movs	r1, #246	@ 0xf6
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 ff0d 	bl	8001d8c <tcs32725_begin>
  selectTCAChannel(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f000 fe6e 	bl	8001c54 <selectTCAChannel>
  TCS34725_t tcs34725_sensor1;
  tcs32725_begin(&tcs34725_sensor1, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	21f6      	movs	r1, #246	@ 0xf6
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 ff03 	bl	8001d8c <tcs32725_begin>
  selectTCAChannel(2);
 8000f86:	2002      	movs	r0, #2
 8000f88:	f000 fe64 	bl	8001c54 <selectTCAChannel>
  TCS34725_t tcs34725_sensor2;
  tcs32725_begin(&tcs34725_sensor2, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	21f6      	movs	r1, #246	@ 0xf6
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fefa 	bl	8001d8c <tcs32725_begin>
  float r, g, b;
  uint32_t count = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	613b      	str	r3, [r7, #16]


  uint8_t dev_id = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	70fb      	strb	r3, [r7, #3]
  uint8_t whoami = 0x0F;
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	70bb      	strb	r3, [r7, #2]
  HAL_I2C_Master_Transmit(&hi2c2, 0x6B << 1, &whoami, 1, 100);
 8000fa4:	1cba      	adds	r2, r7, #2
 8000fa6:	2364      	movs	r3, #100	@ 0x64
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	21d6      	movs	r1, #214	@ 0xd6
 8000fae:	4823      	ldr	r0, [pc, #140]	@ (800103c <main+0x108>)
 8000fb0:	f001 fc04 	bl	80027bc <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c2, 0x6B << 1, &dev_id, 1, 100);
 8000fb4:	1cfa      	adds	r2, r7, #3
 8000fb6:	2364      	movs	r3, #100	@ 0x64
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2301      	movs	r3, #1
 8000fbc:	21d6      	movs	r1, #214	@ 0xd6
 8000fbe:	481f      	ldr	r0, [pc, #124]	@ (800103c <main+0x108>)
 8000fc0:	f001 fcfa 	bl	80029b8 <HAL_I2C_Master_Receive>
  my_printf("my id: %d", dev_id);
 8000fc4:	78fb      	ldrb	r3, [r7, #3]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	481d      	ldr	r0, [pc, #116]	@ (8001040 <main+0x10c>)
 8000fca:	f7ff ff8b 	bl	8000ee4 <my_printf>

  motor_init();
 8000fce:	f000 fac1 	bl	8001554 <motor_init>
  uint8_t speed = 25;
 8000fd2:	2319      	movs	r3, #25
 8000fd4:	75fb      	strb	r3, [r7, #23]
  motor_direction_t dir_A = REVERSE;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	75bb      	strb	r3, [r7, #22]
  motor_direction_t dir_B = FORWARD;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	757b      	strb	r3, [r7, #21]
//	  getRGB(&r, &g, &b);
//	  my_printf("RGB Values from %d: R = %d, G = %d, B = %d\r\n", count%3, (int)(r), (int)(g), (int)(b));
//	  my_printf("hello world\r\n");
//	  count++;
//	  HAL_Delay(1000);
      motor_set_speed(MOTOR_A, speed);
 8000fde:	7dfb      	ldrb	r3, [r7, #23]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 fb70 	bl	80016c8 <motor_set_speed>
      motor_set_speed(MOTOR_B, speed);
 8000fe8:	7dfb      	ldrb	r3, [r7, #23]
 8000fea:	4619      	mov	r1, r3
 8000fec:	2001      	movs	r0, #1
 8000fee:	f000 fb6b 	bl	80016c8 <motor_set_speed>

      motor_control(MOTOR_A, dir_A);
 8000ff2:	7dbb      	ldrb	r3, [r7, #22]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 faca 	bl	8001590 <motor_control>
      motor_control(MOTOR_B, dir_B);
 8000ffc:	7d7b      	ldrb	r3, [r7, #21]
 8000ffe:	4619      	mov	r1, r3
 8001000:	2001      	movs	r0, #1
 8001002:	f000 fac5 	bl	8001590 <motor_control>

      HAL_Delay(1000);
 8001006:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800100a:	f000 ffbf 	bl	8001f8c <HAL_Delay>

      // Toggle direction
      dir_A = (dir_A == FORWARD) ? REVERSE : FORWARD;
 800100e:	7dbb      	ldrb	r3, [r7, #22]
 8001010:	2b00      	cmp	r3, #0
 8001012:	bf0c      	ite	eq
 8001014:	2301      	moveq	r3, #1
 8001016:	2300      	movne	r3, #0
 8001018:	b2db      	uxtb	r3, r3
 800101a:	75bb      	strb	r3, [r7, #22]
      dir_B = (dir_B == FORWARD) ? REVERSE : FORWARD;
 800101c:	7d7b      	ldrb	r3, [r7, #21]
 800101e:	2b00      	cmp	r3, #0
 8001020:	bf0c      	ite	eq
 8001022:	2301      	moveq	r3, #1
 8001024:	2300      	movne	r3, #0
 8001026:	b2db      	uxtb	r3, r3
 8001028:	757b      	strb	r3, [r7, #21]

      // Toggle speed between 25 and 50
      speed = (speed == 25) ? 40 : 25;
 800102a:	7dfb      	ldrb	r3, [r7, #23]
 800102c:	2b19      	cmp	r3, #25
 800102e:	d101      	bne.n	8001034 <main+0x100>
 8001030:	2328      	movs	r3, #40	@ 0x28
 8001032:	e000      	b.n	8001036 <main+0x102>
 8001034:	2319      	movs	r3, #25
 8001036:	75fb      	strb	r3, [r7, #23]
      motor_set_speed(MOTOR_A, speed);
 8001038:	e7d1      	b.n	8000fde <main+0xaa>
 800103a:	bf00      	nop
 800103c:	2000033c 	.word	0x2000033c
 8001040:	0800ce68 	.word	0x0800ce68

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b094      	sub	sp, #80	@ 0x50
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	2230      	movs	r2, #48	@ 0x30
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f009 fe30 	bl	800acb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	4b27      	ldr	r3, [pc, #156]	@ (800110c <SystemClock_Config+0xc8>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001070:	4a26      	ldr	r2, [pc, #152]	@ (800110c <SystemClock_Config+0xc8>)
 8001072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001076:	6413      	str	r3, [r2, #64]	@ 0x40
 8001078:	4b24      	ldr	r3, [pc, #144]	@ (800110c <SystemClock_Config+0xc8>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	4b21      	ldr	r3, [pc, #132]	@ (8001110 <SystemClock_Config+0xcc>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a20      	ldr	r2, [pc, #128]	@ (8001110 <SystemClock_Config+0xcc>)
 800108e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b1e      	ldr	r3, [pc, #120]	@ (8001110 <SystemClock_Config+0xcc>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010a0:	2301      	movs	r3, #1
 80010a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010aa:	2302      	movs	r3, #2
 80010ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80010b4:	2319      	movs	r3, #25
 80010b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80010b8:	23c0      	movs	r3, #192	@ 0xc0
 80010ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010bc:	2302      	movs	r3, #2
 80010be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010c0:	2304      	movs	r3, #4
 80010c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c4:	f107 0320 	add.w	r3, r7, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f003 fc7f 	bl	80049cc <HAL_RCC_OscConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010d4:	f000 fa38 	bl	8001548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d8:	230f      	movs	r3, #15
 80010da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010dc:	2302      	movs	r3, #2
 80010de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2103      	movs	r1, #3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f003 fee1 	bl	8004ebc <HAL_RCC_ClockConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001100:	f000 fa22 	bl	8001548 <Error_Handler>
  }
}
 8001104:	bf00      	nop
 8001106:	3750      	adds	r7, #80	@ 0x50
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40023800 	.word	0x40023800
 8001110:	40007000 	.word	0x40007000

08001114 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <MX_I2C1_Init+0x50>)
 800111a:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <MX_I2C1_Init+0x54>)
 800111c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001120:	4a12      	ldr	r2, [pc, #72]	@ (800116c <MX_I2C1_Init+0x58>)
 8001122:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001124:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_I2C1_Init+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001132:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001136:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <MX_I2C1_Init+0x50>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800113e:	4b09      	ldr	r3, [pc, #36]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001144:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <MX_I2C1_Init+0x50>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001150:	4804      	ldr	r0, [pc, #16]	@ (8001164 <MX_I2C1_Init+0x50>)
 8001152:	f001 f9ef 	bl	8002534 <HAL_I2C_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800115c:	f000 f9f4 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200002e8 	.word	0x200002e8
 8001168:	40005400 	.word	0x40005400
 800116c:	000186a0 	.word	0x000186a0

08001170 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <MX_I2C2_Init+0x50>)
 8001176:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <MX_I2C2_Init+0x54>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <MX_I2C2_Init+0x50>)
 800117c:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <MX_I2C2_Init+0x58>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001180:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <MX_I2C2_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <MX_I2C2_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <MX_I2C2_Init+0x50>)
 800118e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001192:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001194:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <MX_I2C2_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800119a:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <MX_I2C2_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a0:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <MX_I2C2_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a6:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <MX_I2C2_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011ac:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <MX_I2C2_Init+0x50>)
 80011ae:	f001 f9c1 	bl	8002534 <HAL_I2C_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011b8:	f000 f9c6 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	2000033c 	.word	0x2000033c
 80011c4:	40005800 	.word	0x40005800
 80011c8:	000186a0 	.word	0x000186a0

080011cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b096      	sub	sp, #88	@ 0x58
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]
 80011fa:	615a      	str	r2, [r3, #20]
 80011fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2220      	movs	r2, #32
 8001202:	2100      	movs	r1, #0
 8001204:	4618      	mov	r0, r3
 8001206:	f009 fd57 	bl	800acb8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800120a:	4b44      	ldr	r3, [pc, #272]	@ (800131c <MX_TIM1_Init+0x150>)
 800120c:	4a44      	ldr	r2, [pc, #272]	@ (8001320 <MX_TIM1_Init+0x154>)
 800120e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 8001210:	4b42      	ldr	r3, [pc, #264]	@ (800131c <MX_TIM1_Init+0x150>)
 8001212:	225f      	movs	r2, #95	@ 0x5f
 8001214:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001216:	4b41      	ldr	r3, [pc, #260]	@ (800131c <MX_TIM1_Init+0x150>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 800121c:	4b3f      	ldr	r3, [pc, #252]	@ (800131c <MX_TIM1_Init+0x150>)
 800121e:	2231      	movs	r2, #49	@ 0x31
 8001220:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001222:	4b3e      	ldr	r3, [pc, #248]	@ (800131c <MX_TIM1_Init+0x150>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001228:	4b3c      	ldr	r3, [pc, #240]	@ (800131c <MX_TIM1_Init+0x150>)
 800122a:	2200      	movs	r2, #0
 800122c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800122e:	4b3b      	ldr	r3, [pc, #236]	@ (800131c <MX_TIM1_Init+0x150>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001234:	4839      	ldr	r0, [pc, #228]	@ (800131c <MX_TIM1_Init+0x150>)
 8001236:	f004 f80d 	bl	8005254 <HAL_TIM_Base_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001240:	f000 f982 	bl	8001548 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001244:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001248:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800124a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800124e:	4619      	mov	r1, r3
 8001250:	4832      	ldr	r0, [pc, #200]	@ (800131c <MX_TIM1_Init+0x150>)
 8001252:	f004 fabf 	bl	80057d4 <HAL_TIM_ConfigClockSource>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800125c:	f000 f974 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001260:	482e      	ldr	r0, [pc, #184]	@ (800131c <MX_TIM1_Init+0x150>)
 8001262:	f004 f846 	bl	80052f2 <HAL_TIM_PWM_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800126c:	f000 f96c 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001278:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800127c:	4619      	mov	r1, r3
 800127e:	4827      	ldr	r0, [pc, #156]	@ (800131c <MX_TIM1_Init+0x150>)
 8001280:	f004 fe48 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800128a:	f000 f95d 	bl	8001548 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800128e:	2360      	movs	r3, #96	@ 0x60
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012a2:	2300      	movs	r3, #0
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	481a      	ldr	r0, [pc, #104]	@ (800131c <MX_TIM1_Init+0x150>)
 80012b4:	f004 f9cc 	bl	8005650 <HAL_TIM_PWM_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80012be:	f000 f943 	bl	8001548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	2204      	movs	r2, #4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4814      	ldr	r0, [pc, #80]	@ (800131c <MX_TIM1_Init+0x150>)
 80012cc:	f004 f9c0 	bl	8005650 <HAL_TIM_PWM_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80012d6:	f000 f937 	bl	8001548 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	4619      	mov	r1, r3
 80012fc:	4807      	ldr	r0, [pc, #28]	@ (800131c <MX_TIM1_Init+0x150>)
 80012fe:	f004 fe77 	bl	8005ff0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001308:	f000 f91e 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800130c:	4803      	ldr	r0, [pc, #12]	@ (800131c <MX_TIM1_Init+0x150>)
 800130e:	f000 fb55 	bl	80019bc <HAL_TIM_MspPostInit>

}
 8001312:	bf00      	nop
 8001314:	3758      	adds	r7, #88	@ 0x58
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000390 	.word	0x20000390
 8001320:	40010000 	.word	0x40010000

08001324 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08c      	sub	sp, #48	@ 0x30
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	2224      	movs	r2, #36	@ 0x24
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f009 fcc0 	bl	800acb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001340:	4b20      	ldr	r3, [pc, #128]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 8001342:	4a21      	ldr	r2, [pc, #132]	@ (80013c8 <MX_TIM4_Init+0xa4>)
 8001344:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001346:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 8001348:	2200      	movs	r2, #0
 800134a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134c:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001352:	4b1c      	ldr	r3, [pc, #112]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 8001354:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001358:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001366:	2301      	movs	r3, #1
 8001368:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800136e:	2301      	movs	r3, #1
 8001370:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800137a:	2300      	movs	r3, #0
 800137c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800137e:	2301      	movs	r3, #1
 8001380:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001382:	2300      	movs	r3, #0
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	4619      	mov	r1, r3
 8001390:	480c      	ldr	r0, [pc, #48]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 8001392:	f004 f8b7 	bl	8005504 <HAL_TIM_Encoder_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800139c:	f000 f8d4 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_TIM4_Init+0xa0>)
 80013ae:	f004 fdb1 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80013b8:	f000 f8c6 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3730      	adds	r7, #48	@ 0x30
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200003d8 	.word	0x200003d8
 80013c8:	40000800 	.word	0x40000800

080013cc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	@ 0x30
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	2224      	movs	r2, #36	@ 0x24
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f009 fc6c 	bl	800acb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013e8:	4b20      	ldr	r3, [pc, #128]	@ (800146c <MX_TIM5_Init+0xa0>)
 80013ea:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <MX_TIM5_Init+0xa4>)
 80013ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013ee:	4b1f      	ldr	r3, [pc, #124]	@ (800146c <MX_TIM5_Init+0xa0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b1d      	ldr	r3, [pc, #116]	@ (800146c <MX_TIM5_Init+0xa0>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013fa:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <MX_TIM5_Init+0xa0>)
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001400:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001402:	4b1a      	ldr	r3, [pc, #104]	@ (800146c <MX_TIM5_Init+0xa0>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001408:	4b18      	ldr	r3, [pc, #96]	@ (800146c <MX_TIM5_Init+0xa0>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800140e:	2301      	movs	r3, #1
 8001410:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001416:	2301      	movs	r3, #1
 8001418:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800141a:	2300      	movs	r3, #0
 800141c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001426:	2301      	movs	r3, #1
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	4619      	mov	r1, r3
 8001438:	480c      	ldr	r0, [pc, #48]	@ (800146c <MX_TIM5_Init+0xa0>)
 800143a:	f004 f863 	bl	8005504 <HAL_TIM_Encoder_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001444:	f000 f880 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001448:	2300      	movs	r3, #0
 800144a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	@ (800146c <MX_TIM5_Init+0xa0>)
 8001456:	f004 fd5d 	bl	8005f14 <HAL_TIMEx_MasterConfigSynchronization>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001460:	f000 f872 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	3730      	adds	r7, #48	@ 0x30
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000420 	.word	0x20000420
 8001470:	40000c00 	.word	0x40000c00

08001474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	f107 030c 	add.w	r3, r7, #12
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	4b2b      	ldr	r3, [pc, #172]	@ (800153c <MX_GPIO_Init+0xc8>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a2a      	ldr	r2, [pc, #168]	@ (800153c <MX_GPIO_Init+0xc8>)
 8001494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b28      	ldr	r3, [pc, #160]	@ (800153c <MX_GPIO_Init+0xc8>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	4b24      	ldr	r3, [pc, #144]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a23      	ldr	r2, [pc, #140]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b21      	ldr	r3, [pc, #132]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a1c      	ldr	r2, [pc, #112]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <MX_GPIO_Init+0xc8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014e4:	4816      	ldr	r0, [pc, #88]	@ (8001540 <MX_GPIO_Init+0xcc>)
 80014e6:	f001 f80b 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(motor_stdby_GPIO_Port, motor_stdby_Pin, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014f0:	4814      	ldr	r0, [pc, #80]	@ (8001544 <MX_GPIO_Init+0xd0>)
 80014f2:	f001 f805 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : a_h2_Pin a_h1_Pin b_h2_Pin b_h1_Pin */
  GPIO_InitStruct.Pin = a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin;
 80014f6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80014fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	2301      	movs	r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	4619      	mov	r1, r3
 800150e:	480c      	ldr	r0, [pc, #48]	@ (8001540 <MX_GPIO_Init+0xcc>)
 8001510:	f000 fe72 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : motor_stdby_Pin */
  GPIO_InitStruct.Pin = motor_stdby_Pin;
 8001514:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151a:	2301      	movs	r3, #1
 800151c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	2300      	movs	r3, #0
 8001524:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(motor_stdby_GPIO_Port, &GPIO_InitStruct);
 8001526:	f107 030c 	add.w	r3, r7, #12
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <MX_GPIO_Init+0xd0>)
 800152e:	f000 fe63 	bl	80021f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001532:	bf00      	nop
 8001534:	3720      	adds	r7, #32
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40023800 	.word	0x40023800
 8001540:	40020400 	.word	0x40020400
 8001544:	40020000 	.word	0x40020000

08001548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <Error_Handler+0x8>

08001554 <motor_init>:
#include "main.h"
#include "stm32f4xx_hal.h"
#include "motor_ll.h"

void motor_init()
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001558:	2100      	movs	r1, #0
 800155a:	480b      	ldr	r0, [pc, #44]	@ (8001588 <motor_init+0x34>)
 800155c:	f003 ff22 	bl	80053a4 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001560:	2104      	movs	r1, #4
 8001562:	4809      	ldr	r0, [pc, #36]	@ (8001588 <motor_init+0x34>)
 8001564:	f003 ff1e 	bl	80053a4 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001568:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <motor_init+0x34>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2200      	movs	r2, #0
 800156e:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // make it stop
 8001570:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <motor_init+0x34>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2200      	movs	r2, #0
 8001576:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver
 8001578:	2201      	movs	r2, #1
 800157a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800157e:	4803      	ldr	r0, [pc, #12]	@ (800158c <motor_init+0x38>)
 8001580:	f000 ffbe 	bl	8002500 <HAL_GPIO_WritePin>
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000390 	.word	0x20000390
 800158c:	40020000 	.word	0x40020000

08001590 <motor_control>:

void motor_control(motor_id_t motor_id, motor_direction_t motor_direction)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	460a      	mov	r2, r1
 800159a:	71fb      	strb	r3, [r7, #7]
 800159c:	4613      	mov	r3, r2
 800159e:	71bb      	strb	r3, [r7, #6]
    switch (motor_id)
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d002      	beq.n	80015ac <motor_control+0x1c>
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d044      	beq.n	8001634 <motor_control+0xa4>
			default:
				break;
        }
        break;
    default:
        break;
 80015aa:	e087      	b.n	80016bc <motor_control+0x12c>
        switch (motor_direction)
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d83e      	bhi.n	8001630 <motor_control+0xa0>
 80015b2:	a201      	add	r2, pc, #4	@ (adr r2, 80015b8 <motor_control+0x28>)
 80015b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b8:	080015c9 	.word	0x080015c9
 80015bc:	080015e3 	.word	0x080015e3
 80015c0:	08001617 	.word	0x08001617
 80015c4:	080015fd 	.word	0x080015fd
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);  // PB13 HIGH
 80015c8:	2201      	movs	r2, #1
 80015ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ce:	483d      	ldr	r0, [pc, #244]	@ (80016c4 <motor_control+0x134>)
 80015d0:	f000 ff96 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // PB12 LOW
 80015d4:	2200      	movs	r2, #0
 80015d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015da:	483a      	ldr	r0, [pc, #232]	@ (80016c4 <motor_control+0x134>)
 80015dc:	f000 ff90 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 80015e0:	e027      	b.n	8001632 <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);  // PB13 LOW
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015e8:	4836      	ldr	r0, [pc, #216]	@ (80016c4 <motor_control+0x134>)
 80015ea:	f000 ff89 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // PB12 HIGH
 80015ee:	2201      	movs	r2, #1
 80015f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015f4:	4833      	ldr	r0, [pc, #204]	@ (80016c4 <motor_control+0x134>)
 80015f6:	f000 ff83 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 80015fa:	e01a      	b.n	8001632 <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);  // PB13 HIGH
 80015fc:	2201      	movs	r2, #1
 80015fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001602:	4830      	ldr	r0, [pc, #192]	@ (80016c4 <motor_control+0x134>)
 8001604:	f000 ff7c 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // PB12 HIGH
 8001608:	2201      	movs	r2, #1
 800160a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800160e:	482d      	ldr	r0, [pc, #180]	@ (80016c4 <motor_control+0x134>)
 8001610:	f000 ff76 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 8001614:	e00d      	b.n	8001632 <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);  // PB13 LOW
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800161c:	4829      	ldr	r0, [pc, #164]	@ (80016c4 <motor_control+0x134>)
 800161e:	f000 ff6f 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // PB12 LOW
 8001622:	2200      	movs	r2, #0
 8001624:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001628:	4826      	ldr	r0, [pc, #152]	@ (80016c4 <motor_control+0x134>)
 800162a:	f000 ff69 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 800162e:	e000      	b.n	8001632 <motor_control+0xa2>
				break;
 8001630:	bf00      	nop
        break;
 8001632:	e043      	b.n	80016bc <motor_control+0x12c>
        switch (motor_direction)
 8001634:	79bb      	ldrb	r3, [r7, #6]
 8001636:	2b03      	cmp	r3, #3
 8001638:	d83e      	bhi.n	80016b8 <motor_control+0x128>
 800163a:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <motor_control+0xb0>)
 800163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001640:	08001651 	.word	0x08001651
 8001644:	0800166b 	.word	0x0800166b
 8001648:	0800169f 	.word	0x0800169f
 800164c:	08001685 	.word	0x08001685
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);  // PB13 HIGH
 8001650:	2201      	movs	r2, #1
 8001652:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001656:	481b      	ldr	r0, [pc, #108]	@ (80016c4 <motor_control+0x134>)
 8001658:	f000 ff52 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // PB12 LOW
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001662:	4818      	ldr	r0, [pc, #96]	@ (80016c4 <motor_control+0x134>)
 8001664:	f000 ff4c 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 8001668:	e027      	b.n	80016ba <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // PB13 LOW
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001670:	4814      	ldr	r0, [pc, #80]	@ (80016c4 <motor_control+0x134>)
 8001672:	f000 ff45 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // PB12 HIGH
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800167c:	4811      	ldr	r0, [pc, #68]	@ (80016c4 <motor_control+0x134>)
 800167e:	f000 ff3f 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 8001682:	e01a      	b.n	80016ba <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);  // PB13 HIGH
 8001684:	2201      	movs	r2, #1
 8001686:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800168a:	480e      	ldr	r0, [pc, #56]	@ (80016c4 <motor_control+0x134>)
 800168c:	f000 ff38 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // PB12 HIGH
 8001690:	2201      	movs	r2, #1
 8001692:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001696:	480b      	ldr	r0, [pc, #44]	@ (80016c4 <motor_control+0x134>)
 8001698:	f000 ff32 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 800169c:	e00d      	b.n	80016ba <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // PB13 LOW
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016a4:	4807      	ldr	r0, [pc, #28]	@ (80016c4 <motor_control+0x134>)
 80016a6:	f000 ff2b 	bl	8002500 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // PB12 LOW
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016b0:	4804      	ldr	r0, [pc, #16]	@ (80016c4 <motor_control+0x134>)
 80016b2:	f000 ff25 	bl	8002500 <HAL_GPIO_WritePin>
				break;
 80016b6:	e000      	b.n	80016ba <motor_control+0x12a>
				break;
 80016b8:	bf00      	nop
        break;
 80016ba:	bf00      	nop
    }
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40020400 	.word	0x40020400

080016c8 <motor_set_speed>:
/*
 *  pls set speed from 0 to 49 only
 */

void motor_set_speed(motor_id_t motor_id, uint8_t speed)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	460a      	mov	r2, r1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	4613      	mov	r3, r2
 80016d6:	71bb      	strb	r3, [r7, #6]
	if (speed > 49) return;
 80016d8:	79bb      	ldrb	r3, [r7, #6]
 80016da:	2b31      	cmp	r3, #49	@ 0x31
 80016dc:	d80f      	bhi.n	80016fe <motor_set_speed+0x36>

	switch(motor_id) {
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <motor_set_speed+0x22>
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d005      	beq.n	80016f4 <motor_set_speed+0x2c>
		break;
	case MOTOR_B:
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
		break;
	default:
		break;
 80016e8:	e00a      	b.n	8001700 <motor_set_speed+0x38>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 80016ea:	4b08      	ldr	r3, [pc, #32]	@ (800170c <motor_set_speed+0x44>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	79ba      	ldrb	r2, [r7, #6]
 80016f0:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 80016f2:	e005      	b.n	8001700 <motor_set_speed+0x38>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
 80016f4:	4b05      	ldr	r3, [pc, #20]	@ (800170c <motor_set_speed+0x44>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	79ba      	ldrb	r2, [r7, #6]
 80016fa:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 80016fc:	e000      	b.n	8001700 <motor_set_speed+0x38>
	if (speed > 49) return;
 80016fe:	bf00      	nop
	}
}
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000390 	.word	0x20000390

08001710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	607b      	str	r3, [r7, #4]
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <HAL_MspInit+0x4c>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	4a0f      	ldr	r2, [pc, #60]	@ (800175c <HAL_MspInit+0x4c>)
 8001720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001724:	6453      	str	r3, [r2, #68]	@ 0x44
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <HAL_MspInit+0x4c>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	603b      	str	r3, [r7, #0]
 8001736:	4b09      	ldr	r3, [pc, #36]	@ (800175c <HAL_MspInit+0x4c>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	4a08      	ldr	r2, [pc, #32]	@ (800175c <HAL_MspInit+0x4c>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001740:	6413      	str	r3, [r2, #64]	@ 0x40
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_MspInit+0x4c>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40023800 	.word	0x40023800

08001760 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08c      	sub	sp, #48	@ 0x30
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a3b      	ldr	r2, [pc, #236]	@ (800186c <HAL_I2C_MspInit+0x10c>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d12d      	bne.n	80017de <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	4b3a      	ldr	r3, [pc, #232]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	4a39      	ldr	r2, [pc, #228]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	6313      	str	r3, [r2, #48]	@ 0x30
 8001792:	4b37      	ldr	r3, [pc, #220]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800179e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a4:	2312      	movs	r3, #18
 80017a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ac:	2303      	movs	r3, #3
 80017ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017b0:	2304      	movs	r3, #4
 80017b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	4619      	mov	r1, r3
 80017ba:	482e      	ldr	r0, [pc, #184]	@ (8001874 <HAL_I2C_MspInit+0x114>)
 80017bc:	f000 fd1c 	bl	80021f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c8:	4a29      	ldr	r2, [pc, #164]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d0:	4b27      	ldr	r3, [pc, #156]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017dc:	e041      	b.n	8001862 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a25      	ldr	r2, [pc, #148]	@ (8001878 <HAL_I2C_MspInit+0x118>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d13c      	bne.n	8001862 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e8:	2300      	movs	r3, #0
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017f2:	f043 0302 	orr.w	r3, r3, #2
 80017f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 80017fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001804:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800180a:	2312      	movs	r3, #18
 800180c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800180e:	2301      	movs	r3, #1
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001812:	2303      	movs	r3, #3
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001816:	2304      	movs	r3, #4
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 031c 	add.w	r3, r7, #28
 800181e:	4619      	mov	r1, r3
 8001820:	4814      	ldr	r0, [pc, #80]	@ (8001874 <HAL_I2C_MspInit+0x114>)
 8001822:	f000 fce9 	bl	80021f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001826:	2308      	movs	r3, #8
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182a:	2312      	movs	r3, #18
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800182e:	2301      	movs	r3, #1
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001832:	2303      	movs	r3, #3
 8001834:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001836:	2309      	movs	r3, #9
 8001838:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	4619      	mov	r1, r3
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <HAL_I2C_MspInit+0x114>)
 8001842:	f000 fcd9 	bl	80021f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184e:	4a08      	ldr	r2, [pc, #32]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 8001850:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001854:	6413      	str	r3, [r2, #64]	@ 0x40
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <HAL_I2C_MspInit+0x110>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
}
 8001862:	bf00      	nop
 8001864:	3730      	adds	r7, #48	@ 0x30
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40005400 	.word	0x40005400
 8001870:	40023800 	.word	0x40023800
 8001874:	40020400 	.word	0x40020400
 8001878:	40005800 	.word	0x40005800

0800187c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a0b      	ldr	r2, [pc, #44]	@ (80018b8 <HAL_TIM_Base_MspInit+0x3c>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d10d      	bne.n	80018aa <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_TIM_Base_MspInit+0x40>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001896:	4a09      	ldr	r2, [pc, #36]	@ (80018bc <HAL_TIM_Base_MspInit+0x40>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6453      	str	r3, [r2, #68]	@ 0x44
 800189e:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <HAL_TIM_Base_MspInit+0x40>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40010000 	.word	0x40010000
 80018bc:	40023800 	.word	0x40023800

080018c0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	@ 0x30
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 031c 	add.w	r3, r7, #28
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a32      	ldr	r2, [pc, #200]	@ (80019a8 <HAL_TIM_Encoder_MspInit+0xe8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d12c      	bne.n	800193c <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
 80018e6:	4b31      	ldr	r3, [pc, #196]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	4a30      	ldr	r2, [pc, #192]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018f2:	4b2e      	ldr	r3, [pc, #184]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	61bb      	str	r3, [r7, #24]
 80018fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a29      	ldr	r2, [pc, #164]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800191a:	23c0      	movs	r3, #192	@ 0xc0
 800191c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800192a:	2302      	movs	r3, #2
 800192c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	4619      	mov	r1, r3
 8001934:	481e      	ldr	r0, [pc, #120]	@ (80019b0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001936:	f000 fc5f 	bl	80021f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 800193a:	e030      	b.n	800199e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a1c      	ldr	r2, [pc, #112]	@ (80019b4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d12b      	bne.n	800199e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	4a17      	ldr	r2, [pc, #92]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001950:	f043 0308 	orr.w	r3, r3, #8
 8001954:	6413      	str	r3, [r2, #64]	@ 0x40
 8001956:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a10      	ldr	r2, [pc, #64]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <HAL_TIM_Encoder_MspInit+0xec>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800197e:	2303      	movs	r3, #3
 8001980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800198e:	2302      	movs	r3, #2
 8001990:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	4807      	ldr	r0, [pc, #28]	@ (80019b8 <HAL_TIM_Encoder_MspInit+0xf8>)
 800199a:	f000 fc2d 	bl	80021f8 <HAL_GPIO_Init>
}
 800199e:	bf00      	nop
 80019a0:	3730      	adds	r7, #48	@ 0x30
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40000800 	.word	0x40000800
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40020400 	.word	0x40020400
 80019b4:	40000c00 	.word	0x40000c00
 80019b8:	40020000 	.word	0x40020000

080019bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 030c 	add.w	r3, r7, #12
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <HAL_TIM_MspPostInit+0x68>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d11e      	bne.n	8001a1c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <HAL_TIM_MspPostInit+0x6c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a10      	ldr	r2, [pc, #64]	@ (8001a28 <HAL_TIM_MspPostInit+0x6c>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <HAL_TIM_MspPostInit+0x6c>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	2302      	movs	r3, #2
 8001a02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	4619      	mov	r1, r3
 8001a16:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <HAL_TIM_MspPostInit+0x70>)
 8001a18:	f000 fbee 	bl	80021f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40010000 	.word	0x40010000
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020000 	.word	0x40020000

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <NMI_Handler+0x4>

08001a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <MemManage_Handler+0x4>

08001a48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <BusFault_Handler+0x4>

08001a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <UsageFault_Handler+0x4>

08001a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a86:	f000 fa61 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a94:	4802      	ldr	r0, [pc, #8]	@ (8001aa0 <OTG_FS_IRQHandler+0x10>)
 8001a96:	f001 fe8b 	bl	80037b0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20001954 	.word	0x20001954

08001aa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  return 1;
 8001aa8:	2301      	movs	r3, #1
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <_kill>:

int _kill(int pid, int sig)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001abe:	f009 f94d 	bl	800ad5c <__errno>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2216      	movs	r2, #22
 8001ac6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_exit>:

void _exit (int status)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001adc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f7ff ffe7 	bl	8001ab4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ae6:	bf00      	nop
 8001ae8:	e7fd      	b.n	8001ae6 <_exit+0x12>

08001aea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	e00a      	b.n	8001b12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001afc:	f3af 8000 	nop.w
 8001b00:	4601      	mov	r1, r0
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	60ba      	str	r2, [r7, #8]
 8001b08:	b2ca      	uxtb	r2, r1
 8001b0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	dbf0      	blt.n	8001afc <_read+0x12>
  }

  return len;
 8001b1a:	687b      	ldr	r3, [r7, #4]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e009      	b.n	8001b4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1c5a      	adds	r2, r3, #1
 8001b3a:	60ba      	str	r2, [r7, #8]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	3301      	adds	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	dbf1      	blt.n	8001b36 <_write+0x12>
  }
  return len;
 8001b52:	687b      	ldr	r3, [r7, #4]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_close>:

int _close(int file)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b84:	605a      	str	r2, [r3, #4]
  return 0;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <_isatty>:

int _isatty(int file)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b9c:	2301      	movs	r3, #1
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b085      	sub	sp, #20
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bcc:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <_sbrk+0x5c>)
 8001bce:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <_sbrk+0x60>)
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd8:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <_sbrk+0x64>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d102      	bne.n	8001be6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be0:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <_sbrk+0x64>)
 8001be2:	4a12      	ldr	r2, [pc, #72]	@ (8001c2c <_sbrk+0x68>)
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001be6:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d207      	bcs.n	8001c04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf4:	f009 f8b2 	bl	800ad5c <__errno>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c02:	e009      	b.n	8001c18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c04:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <_sbrk+0x64>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0a:	4b07      	ldr	r3, [pc, #28]	@ (8001c28 <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	4a05      	ldr	r2, [pc, #20]	@ (8001c28 <_sbrk+0x64>)
 8001c14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20020000 	.word	0x20020000
 8001c24:	00000400 	.word	0x00000400
 8001c28:	20000468 	.word	0x20000468
 8001c2c:	200021a8 	.word	0x200021a8

08001c30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c34:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <SystemInit+0x20>)
 8001c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c3a:	4a05      	ldr	r2, [pc, #20]	@ (8001c50 <SystemInit+0x20>)
 8001c3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <selectTCAChannel>:
 */
#include "stm32f4xx_hal.h"
#include "main.h"
#include "tca9548.h"

void selectTCAChannel(uint8_t channel) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af02      	add	r7, sp, #8
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = (1 << channel);  // Enable only the selected channel
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2201      	movs	r2, #1
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, 0x77 << 1, &cmd, 1, HAL_MAX_DELAY);
 8001c6a:	f107 020f 	add.w	r2, r7, #15
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	2301      	movs	r3, #1
 8001c76:	21ee      	movs	r1, #238	@ 0xee
 8001c78:	4803      	ldr	r0, [pc, #12]	@ (8001c88 <selectTCAChannel+0x34>)
 8001c7a:	f000 fd9f 	bl	80027bc <HAL_I2C_Master_Transmit>
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200002e8 	.word	0x200002e8

08001c8c <my_printf>:
{
 8001c8c:	b40f      	push	{r0, r1, r2, r3}
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b0a2      	sub	sp, #136	@ 0x88
 8001c92:	af00      	add	r7, sp, #0
    va_start(args, format);
 8001c94:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001c98:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8001c9a:	1d38      	adds	r0, r7, #4
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001ca2:	2180      	movs	r1, #128	@ 0x80
 8001ca4:	f008 fffa 	bl	800ac9c <vsniprintf>
 8001ca8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8001cac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	dd0b      	ble.n	8001ccc <my_printf+0x40>
 8001cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001cba:	dc07      	bgt.n	8001ccc <my_printf+0x40>
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8001cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f007 fe0c 	bl	80098e4 <CDC_Transmit_FS>
}
 8001ccc:	bf00      	nop
 8001cce:	3788      	adds	r7, #136	@ 0x88
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001cd6:	b004      	add	sp, #16
 8001cd8:	4770      	bx	lr
	...

08001cdc <tcs34725_write8>:
/**************************************************************************/
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
void tcs34725_write8(uint8_t reg, uint8_t value) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	460a      	mov	r2, r1
 8001ce6:	71fb      	strb	r3, [r7, #7]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	71bb      	strb	r3, [r7, #6]
    Wire.send(TCS34725_COMMAND_BIT | reg);
    Wire.send(value & 0xFF);
    #endif
    Wire.endTransmission();
    */
    uint8_t buffer[2] = {TCS34725_COMMAND_BIT | reg, value};
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	733b      	strb	r3, [r7, #12]
 8001cf6:	79bb      	ldrb	r3, [r7, #6]
 8001cf8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 8001cfa:	f107 020c 	add.w	r2, r7, #12
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2302      	movs	r3, #2
 8001d06:	2152      	movs	r1, #82	@ 0x52
 8001d08:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <tcs34725_write8+0x3c>)
 8001d0a:	f000 fd57 	bl	80027bc <HAL_I2C_Master_Transmit>
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200002e8 	.word	0x200002e8

08001d1c <read8>:
/**************************************************************************/
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
uint8_t read8(uint8_t reg) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
    return Wire.read();
    #else
    return Wire.receive();
    #endif
    */
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8001d34:	f107 020f 	add.w	r2, r7, #15
 8001d38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2301      	movs	r3, #1
 8001d40:	2152      	movs	r1, #82	@ 0x52
 8001d42:	4809      	ldr	r0, [pc, #36]	@ (8001d68 <read8+0x4c>)
 8001d44:	f000 fd3a 	bl	80027bc <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS34725_ADDRESS, &value, 1, HAL_MAX_DELAY);
 8001d48:	f107 020e 	add.w	r2, r7, #14
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	2152      	movs	r1, #82	@ 0x52
 8001d56:	4804      	ldr	r0, [pc, #16]	@ (8001d68 <read8+0x4c>)
 8001d58:	f000 fe2e 	bl	80029b8 <HAL_I2C_Master_Receive>
    return value;
 8001d5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200002e8 	.word	0x200002e8

08001d6c <enable>:
/**************************************************************************/
/*!
    Enables the device
*/
/**************************************************************************/
void enable(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8001d70:	2101      	movs	r1, #1
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7ff ffb2 	bl	8001cdc <tcs34725_write8>
    HAL_Delay(3);
 8001d78:	2003      	movs	r0, #3
 8001d7a:	f000 f907 	bl	8001f8c <HAL_Delay>
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8001d7e:	2103      	movs	r1, #3
 8001d80:	2000      	movs	r0, #0
 8001d82:	f7ff ffab 	bl	8001cdc <tcs34725_write8>
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <tcs32725_begin>:
    doing anything else)
*/
/**************************************************************************/


bool tcs32725_begin(TCS34725_t *sensor, tcs34725IntegrationTime_t it, tcs34725Gain_t gain) {
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	70fb      	strb	r3, [r7, #3]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	70bb      	strb	r3, [r7, #2]
    //Wire.begin();

    /* Make sure we're actually connected */
    uint8_t x = read8(TCS34725_ID);
 8001d9c:	2012      	movs	r0, #18
 8001d9e:	f7ff ffbd 	bl	8001d1c <read8>
 8001da2:	4603      	mov	r3, r0
 8001da4:	73fb      	strb	r3, [r7, #15]
    my_printf("device id: %d", x);
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	4619      	mov	r1, r3
 8001daa:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <tcs32725_begin+0x54>)
 8001dac:	f7ff ff6e 	bl	8001c8c <my_printf>
    if (x != 0x4D) {
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b4d      	cmp	r3, #77	@ 0x4d
 8001db4:	d001      	beq.n	8001dba <tcs32725_begin+0x2e>
        return false;
 8001db6:	2300      	movs	r3, #0
 8001db8:	e00d      	b.n	8001dd6 <tcs32725_begin+0x4a>
    }
    _tcs34725Initialised = true;
 8001dba:	4b0a      	ldr	r3, [pc, #40]	@ (8001de4 <tcs32725_begin+0x58>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]

    /* Set default integration time and gain */
    setIntegrationTime(it);
 8001dc0:	78fb      	ldrb	r3, [r7, #3]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f000 f810 	bl	8001de8 <setIntegrationTime>
    setGain(gain);
 8001dc8:	78bb      	ldrb	r3, [r7, #2]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f82e 	bl	8001e2c <setGain>

    /* Note: by default, the device is in power down mode on bootup */
    enable();
 8001dd0:	f7ff ffcc 	bl	8001d6c <enable>

    return true;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	0800ce74 	.word	0x0800ce74
 8001de4:	2000046c 	.word	0x2000046c

08001de8 <setIntegrationTime>:
/**************************************************************************/
/*!
    Sets the integration time for the TC34725
*/
/**************************************************************************/
void setIntegrationTime(tcs34725IntegrationTime_t it) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
    if (!_tcs34725Initialised) {
 8001df2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <setIntegrationTime+0x38>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	f083 0301 	eor.w	r3, r3, #1
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <setIntegrationTime+0x1e>
        //begin();
    	my_printf("set integration time go wrong\r\n");
 8001e00:	4808      	ldr	r0, [pc, #32]	@ (8001e24 <setIntegrationTime+0x3c>)
 8001e02:	f7ff ff43 	bl	8001c8c <my_printf>
    }

    /* Update the timing register */
    tcs34725_write8(TCS34725_ATIME, it);
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	f7ff ff66 	bl	8001cdc <tcs34725_write8>

    /* Update value placeholder */
    _tcs34725IntegrationTime = it;
 8001e10:	4a05      	ldr	r2, [pc, #20]	@ (8001e28 <setIntegrationTime+0x40>)
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	7013      	strb	r3, [r2, #0]
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	2000046c 	.word	0x2000046c
 8001e24:	0800ce84 	.word	0x0800ce84
 8001e28:	2000046e 	.word	0x2000046e

08001e2c <setGain>:
/**************************************************************************/
/*!
    Adjusts the gain on the TCS34725 (adjusts the sensitivity to light)
*/
/**************************************************************************/
void setGain(tcs34725Gain_t gain) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
        begin();
    }
    */

    /* Update the timing register */
    tcs34725_write8(TCS34725_CONTROL, gain);
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	200f      	movs	r0, #15
 8001e3c:	f7ff ff4e 	bl	8001cdc <tcs34725_write8>

    /* Update value placeholders */
    _tcs34725Gain = gain;
 8001e40:	4a03      	ldr	r2, [pc, #12]	@ (8001e50 <setGain+0x24>)
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	7013      	strb	r3, [r2, #0]
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	2000046d 	.word	0x2000046d

08001e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e58:	f7ff feea 	bl	8001c30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e5c:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5e:	490d      	ldr	r1, [pc, #52]	@ (8001e94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e60:	4a0d      	ldr	r2, [pc, #52]	@ (8001e98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e64:	e002      	b.n	8001e6c <LoopCopyDataInit>

08001e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6a:	3304      	adds	r3, #4

08001e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e70:	d3f9      	bcc.n	8001e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e72:	4a0a      	ldr	r2, [pc, #40]	@ (8001e9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ea0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e78:	e001      	b.n	8001e7e <LoopFillZerobss>

08001e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e7c:	3204      	adds	r2, #4

08001e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e80:	d3fb      	bcc.n	8001e7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e82:	f008 ff71 	bl	800ad68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e86:	f7ff f855 	bl	8000f34 <main>
  bx  lr    
 8001e8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e94:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8001e98:	0800d28c 	.word	0x0800d28c
  ldr r2, =_sbss
 8001e9c:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8001ea0:	200021a4 	.word	0x200021a4

08001ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea4:	e7fe      	b.n	8001ea4 <ADC_IRQHandler>
	...

08001ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee8 <HAL_Init+0x40>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <HAL_Init+0x40>)
 8001eb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <HAL_Init+0x40>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <HAL_Init+0x40>)
 8001ebe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <HAL_Init+0x40>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_Init+0x40>)
 8001eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f000 f94f 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	200f      	movs	r0, #15
 8001ed8:	f000 f808 	bl	8001eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fc18 	bl	8001710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40023c00 	.word	0x40023c00

08001eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <HAL_InitTick+0x54>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <HAL_InitTick+0x58>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f967 	bl	80021de <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f28:	f000 f92f 	bl	800218a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	@ (8001f48 <HAL_InitTick+0x5c>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000000 	.word	0x20000000
 8001f44:	20000008 	.word	0x20000008
 8001f48:	20000004 	.word	0x20000004

08001f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_IncTick+0x20>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <HAL_IncTick+0x24>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <HAL_IncTick+0x24>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	20000008 	.word	0x20000008
 8001f70:	20000470 	.word	0x20000470

08001f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return uwTick;
 8001f78:	4b03      	ldr	r3, [pc, #12]	@ (8001f88 <HAL_GetTick+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000470 	.word	0x20000470

08001f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f94:	f7ff ffee 	bl	8001f74 <HAL_GetTick>
 8001f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fa4:	d005      	beq.n	8001fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <HAL_Delay+0x44>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fb2:	bf00      	nop
 8001fb4:	f7ff ffde 	bl	8001f74 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d8f7      	bhi.n	8001fb4 <HAL_Delay+0x28>
  {
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000008 	.word	0x20000008

08001fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ffc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002006:	4a04      	ldr	r2, [pc, #16]	@ (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	60d3      	str	r3, [r2, #12]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002020:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <__NVIC_GetPriorityGrouping+0x18>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0307 	and.w	r3, r3, #7
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	2b00      	cmp	r3, #0
 8002048:	db0b      	blt.n	8002062 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	4907      	ldr	r1, [pc, #28]	@ (8002070 <__NVIC_EnableIRQ+0x38>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	2001      	movs	r0, #1
 800205a:	fa00 f202 	lsl.w	r2, r0, r2
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100

08002074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	6039      	str	r1, [r7, #0]
 800207e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	db0a      	blt.n	800209e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	490c      	ldr	r1, [pc, #48]	@ (80020c0 <__NVIC_SetPriority+0x4c>)
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	0112      	lsls	r2, r2, #4
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	440b      	add	r3, r1
 8002098:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800209c:	e00a      	b.n	80020b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4908      	ldr	r1, [pc, #32]	@ (80020c4 <__NVIC_SetPriority+0x50>)
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	3b04      	subs	r3, #4
 80020ac:	0112      	lsls	r2, r2, #4
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	440b      	add	r3, r1
 80020b2:	761a      	strb	r2, [r3, #24]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b089      	sub	sp, #36	@ 0x24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f1c3 0307 	rsb	r3, r3, #7
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	bf28      	it	cs
 80020e6:	2304      	movcs	r3, #4
 80020e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3304      	adds	r3, #4
 80020ee:	2b06      	cmp	r3, #6
 80020f0:	d902      	bls.n	80020f8 <NVIC_EncodePriority+0x30>
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3b03      	subs	r3, #3
 80020f6:	e000      	b.n	80020fa <NVIC_EncodePriority+0x32>
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43da      	mvns	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	401a      	ands	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002110:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	fa01 f303 	lsl.w	r3, r1, r3
 800211a:	43d9      	mvns	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	4313      	orrs	r3, r2
         );
}
 8002122:	4618      	mov	r0, r3
 8002124:	3724      	adds	r7, #36	@ 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
	...

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	@ (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002154:	f7ff ff8e 	bl	8002074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	@ (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	@ (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff29 	bl	8001fd4 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff3e 	bl	800201c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff8e 	bl	80020c8 <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5d 	bl	8002074 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff31 	bl	8002038 <__NVIC_EnableIRQ>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff ffa2 	bl	8002130 <SysTick_Config>
 80021ec:	4603      	mov	r3, r0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b089      	sub	sp, #36	@ 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
 8002212:	e159      	b.n	80024c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	429a      	cmp	r2, r3
 800222e:	f040 8148 	bne.w	80024c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b01      	cmp	r3, #1
 800223c:	d005      	beq.n	800224a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002246:	2b02      	cmp	r3, #2
 8002248:	d130      	bne.n	80022ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	2203      	movs	r2, #3
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4013      	ands	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	68da      	ldr	r2, [r3, #12]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4313      	orrs	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002280:	2201      	movs	r2, #1
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	091b      	lsrs	r3, r3, #4
 8002296:	f003 0201 	and.w	r2, r3, #1
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 0303 	and.w	r3, r3, #3
 80022b4:	2b03      	cmp	r3, #3
 80022b6:	d017      	beq.n	80022e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	2203      	movs	r2, #3
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d123      	bne.n	800233c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	08da      	lsrs	r2, r3, #3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3208      	adds	r2, #8
 80022fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002300:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	220f      	movs	r2, #15
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4013      	ands	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	08da      	lsrs	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3208      	adds	r2, #8
 8002336:	69b9      	ldr	r1, [r7, #24]
 8002338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	2203      	movs	r2, #3
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0203 	and.w	r2, r3, #3
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80a2 	beq.w	80024c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	4b57      	ldr	r3, [pc, #348]	@ (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	4a56      	ldr	r2, [pc, #344]	@ (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800238c:	6453      	str	r3, [r2, #68]	@ 0x44
 800238e:	4b54      	ldr	r3, [pc, #336]	@ (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002392:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800239a:	4a52      	ldr	r2, [pc, #328]	@ (80024e4 <HAL_GPIO_Init+0x2ec>)
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	089b      	lsrs	r3, r3, #2
 80023a0:	3302      	adds	r3, #2
 80023a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	220f      	movs	r2, #15
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a49      	ldr	r2, [pc, #292]	@ (80024e8 <HAL_GPIO_Init+0x2f0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d019      	beq.n	80023fa <HAL_GPIO_Init+0x202>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a48      	ldr	r2, [pc, #288]	@ (80024ec <HAL_GPIO_Init+0x2f4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0x1fe>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a47      	ldr	r2, [pc, #284]	@ (80024f0 <HAL_GPIO_Init+0x2f8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00d      	beq.n	80023f2 <HAL_GPIO_Init+0x1fa>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a46      	ldr	r2, [pc, #280]	@ (80024f4 <HAL_GPIO_Init+0x2fc>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d007      	beq.n	80023ee <HAL_GPIO_Init+0x1f6>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a45      	ldr	r2, [pc, #276]	@ (80024f8 <HAL_GPIO_Init+0x300>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d101      	bne.n	80023ea <HAL_GPIO_Init+0x1f2>
 80023e6:	2304      	movs	r3, #4
 80023e8:	e008      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023ea:	2307      	movs	r3, #7
 80023ec:	e006      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023ee:	2303      	movs	r3, #3
 80023f0:	e004      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023f2:	2302      	movs	r3, #2
 80023f4:	e002      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023fa:	2300      	movs	r3, #0
 80023fc:	69fa      	ldr	r2, [r7, #28]
 80023fe:	f002 0203 	and.w	r2, r2, #3
 8002402:	0092      	lsls	r2, r2, #2
 8002404:	4093      	lsls	r3, r2
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4313      	orrs	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800240c:	4935      	ldr	r1, [pc, #212]	@ (80024e4 <HAL_GPIO_Init+0x2ec>)
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	089b      	lsrs	r3, r3, #2
 8002412:	3302      	adds	r3, #2
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800241a:	4b38      	ldr	r3, [pc, #224]	@ (80024fc <HAL_GPIO_Init+0x304>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800243e:	4a2f      	ldr	r2, [pc, #188]	@ (80024fc <HAL_GPIO_Init+0x304>)
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002444:	4b2d      	ldr	r3, [pc, #180]	@ (80024fc <HAL_GPIO_Init+0x304>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	43db      	mvns	r3, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4013      	ands	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002468:	4a24      	ldr	r2, [pc, #144]	@ (80024fc <HAL_GPIO_Init+0x304>)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800246e:	4b23      	ldr	r3, [pc, #140]	@ (80024fc <HAL_GPIO_Init+0x304>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002492:	4a1a      	ldr	r2, [pc, #104]	@ (80024fc <HAL_GPIO_Init+0x304>)
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002498:	4b18      	ldr	r3, [pc, #96]	@ (80024fc <HAL_GPIO_Init+0x304>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024bc:	4a0f      	ldr	r2, [pc, #60]	@ (80024fc <HAL_GPIO_Init+0x304>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3301      	adds	r3, #1
 80024c6:	61fb      	str	r3, [r7, #28]
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	2b0f      	cmp	r3, #15
 80024cc:	f67f aea2 	bls.w	8002214 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3724      	adds	r7, #36	@ 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40013800 	.word	0x40013800
 80024e8:	40020000 	.word	0x40020000
 80024ec:	40020400 	.word	0x40020400
 80024f0:	40020800 	.word	0x40020800
 80024f4:	40020c00 	.word	0x40020c00
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40013c00 	.word	0x40013c00

08002500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	807b      	strh	r3, [r7, #2]
 800250c:	4613      	mov	r3, r2
 800250e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002510:	787b      	ldrb	r3, [r7, #1]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002516:	887a      	ldrh	r2, [r7, #2]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800251c:	e003      	b.n	8002526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800251e:	887b      	ldrh	r3, [r7, #2]
 8002520:	041a      	lsls	r2, r3, #16
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	619a      	str	r2, [r3, #24]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e12b      	b.n	800279e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7ff f900 	bl	8001760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2224      	movs	r2, #36	@ 0x24
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0201 	bic.w	r2, r2, #1
 8002576:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002586:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002596:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002598:	f002 fe48 	bl	800522c <HAL_RCC_GetPCLK1Freq>
 800259c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	4a81      	ldr	r2, [pc, #516]	@ (80027a8 <HAL_I2C_Init+0x274>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d807      	bhi.n	80025b8 <HAL_I2C_Init+0x84>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4a80      	ldr	r2, [pc, #512]	@ (80027ac <HAL_I2C_Init+0x278>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	bf94      	ite	ls
 80025b0:	2301      	movls	r3, #1
 80025b2:	2300      	movhi	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	e006      	b.n	80025c6 <HAL_I2C_Init+0x92>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4a7d      	ldr	r2, [pc, #500]	@ (80027b0 <HAL_I2C_Init+0x27c>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	bf94      	ite	ls
 80025c0:	2301      	movls	r3, #1
 80025c2:	2300      	movhi	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e0e7      	b.n	800279e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4a78      	ldr	r2, [pc, #480]	@ (80027b4 <HAL_I2C_Init+0x280>)
 80025d2:	fba2 2303 	umull	r2, r3, r2, r3
 80025d6:	0c9b      	lsrs	r3, r3, #18
 80025d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	4a6a      	ldr	r2, [pc, #424]	@ (80027a8 <HAL_I2C_Init+0x274>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d802      	bhi.n	8002608 <HAL_I2C_Init+0xd4>
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	3301      	adds	r3, #1
 8002606:	e009      	b.n	800261c <HAL_I2C_Init+0xe8>
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800260e:	fb02 f303 	mul.w	r3, r2, r3
 8002612:	4a69      	ldr	r2, [pc, #420]	@ (80027b8 <HAL_I2C_Init+0x284>)
 8002614:	fba2 2303 	umull	r2, r3, r2, r3
 8002618:	099b      	lsrs	r3, r3, #6
 800261a:	3301      	adds	r3, #1
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	430b      	orrs	r3, r1
 8002622:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800262e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	495c      	ldr	r1, [pc, #368]	@ (80027a8 <HAL_I2C_Init+0x274>)
 8002638:	428b      	cmp	r3, r1
 800263a:	d819      	bhi.n	8002670 <HAL_I2C_Init+0x13c>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	1e59      	subs	r1, r3, #1
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	fbb1 f3f3 	udiv	r3, r1, r3
 800264a:	1c59      	adds	r1, r3, #1
 800264c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002650:	400b      	ands	r3, r1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HAL_I2C_Init+0x138>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	1e59      	subs	r1, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	fbb1 f3f3 	udiv	r3, r1, r3
 8002664:	3301      	adds	r3, #1
 8002666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266a:	e051      	b.n	8002710 <HAL_I2C_Init+0x1dc>
 800266c:	2304      	movs	r3, #4
 800266e:	e04f      	b.n	8002710 <HAL_I2C_Init+0x1dc>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d111      	bne.n	800269c <HAL_I2C_Init+0x168>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1e58      	subs	r0, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6859      	ldr	r1, [r3, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	440b      	add	r3, r1
 8002686:	fbb0 f3f3 	udiv	r3, r0, r3
 800268a:	3301      	adds	r3, #1
 800268c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002690:	2b00      	cmp	r3, #0
 8002692:	bf0c      	ite	eq
 8002694:	2301      	moveq	r3, #1
 8002696:	2300      	movne	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	e012      	b.n	80026c2 <HAL_I2C_Init+0x18e>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1e58      	subs	r0, r3, #1
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	460b      	mov	r3, r1
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	0099      	lsls	r1, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80026b2:	3301      	adds	r3, #1
 80026b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_I2C_Init+0x196>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e022      	b.n	8002710 <HAL_I2C_Init+0x1dc>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10e      	bne.n	80026f0 <HAL_I2C_Init+0x1bc>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	1e58      	subs	r0, r3, #1
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6859      	ldr	r1, [r3, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	440b      	add	r3, r1
 80026e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e4:	3301      	adds	r3, #1
 80026e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026ee:	e00f      	b.n	8002710 <HAL_I2C_Init+0x1dc>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	1e58      	subs	r0, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6859      	ldr	r1, [r3, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	0099      	lsls	r1, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	fbb0 f3f3 	udiv	r3, r0, r3
 8002706:	3301      	adds	r3, #1
 8002708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800270c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	6809      	ldr	r1, [r1, #0]
 8002714:	4313      	orrs	r3, r2
 8002716:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69da      	ldr	r2, [r3, #28]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800273e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6911      	ldr	r1, [r2, #16]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68d2      	ldr	r2, [r2, #12]
 800274a:	4311      	orrs	r1, r2
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	430b      	orrs	r3, r1
 8002752:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695a      	ldr	r2, [r3, #20]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f042 0201 	orr.w	r2, r2, #1
 800277e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	000186a0 	.word	0x000186a0
 80027ac:	001e847f 	.word	0x001e847f
 80027b0:	003d08ff 	.word	0x003d08ff
 80027b4:	431bde83 	.word	0x431bde83
 80027b8:	10624dd3 	.word	0x10624dd3

080027bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af02      	add	r7, sp, #8
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	607a      	str	r2, [r7, #4]
 80027c6:	461a      	mov	r2, r3
 80027c8:	460b      	mov	r3, r1
 80027ca:	817b      	strh	r3, [r7, #10]
 80027cc:	4613      	mov	r3, r2
 80027ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027d0:	f7ff fbd0 	bl	8001f74 <HAL_GetTick>
 80027d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b20      	cmp	r3, #32
 80027e0:	f040 80e0 	bne.w	80029a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	2319      	movs	r3, #25
 80027ea:	2201      	movs	r2, #1
 80027ec:	4970      	ldr	r1, [pc, #448]	@ (80029b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 fc64 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027fa:	2302      	movs	r3, #2
 80027fc:	e0d3      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_I2C_Master_Transmit+0x50>
 8002808:	2302      	movs	r3, #2
 800280a:	e0cc      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b01      	cmp	r3, #1
 8002820:	d007      	beq.n	8002832 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f042 0201 	orr.w	r2, r2, #1
 8002830:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002840:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2221      	movs	r2, #33	@ 0x21
 8002846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2210      	movs	r2, #16
 800284e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	893a      	ldrh	r2, [r7, #8]
 8002862:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002868:	b29a      	uxth	r2, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4a50      	ldr	r2, [pc, #320]	@ (80029b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002872:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002874:	8979      	ldrh	r1, [r7, #10]
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	6a3a      	ldr	r2, [r7, #32]
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 face 	bl	8002e1c <I2C_MasterRequestWrite>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e08d      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028a0:	e066      	b.n	8002970 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	6a39      	ldr	r1, [r7, #32]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 fd22 	bl	80032f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00d      	beq.n	80028ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	d107      	bne.n	80028ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e06b      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	781a      	ldrb	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f6:	3b01      	subs	r3, #1
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b04      	cmp	r3, #4
 800290a:	d11b      	bne.n	8002944 <HAL_I2C_Master_Transmit+0x188>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002910:	2b00      	cmp	r3, #0
 8002912:	d017      	beq.n	8002944 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	781a      	ldrb	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	6a39      	ldr	r1, [r7, #32]
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 fd19 	bl	8003380 <I2C_WaitOnBTFFlagUntilTimeout>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00d      	beq.n	8002970 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002958:	2b04      	cmp	r3, #4
 800295a:	d107      	bne.n	800296c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800296a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e01a      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002974:	2b00      	cmp	r3, #0
 8002976:	d194      	bne.n	80028a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002986:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029a0:	2300      	movs	r3, #0
 80029a2:	e000      	b.n	80029a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029a4:	2302      	movs	r3, #2
  }
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3718      	adds	r7, #24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	00100002 	.word	0x00100002
 80029b4:	ffff0000 	.word	0xffff0000

080029b8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08c      	sub	sp, #48	@ 0x30
 80029bc:	af02      	add	r7, sp, #8
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	607a      	str	r2, [r7, #4]
 80029c2:	461a      	mov	r2, r3
 80029c4:	460b      	mov	r3, r1
 80029c6:	817b      	strh	r3, [r7, #10]
 80029c8:	4613      	mov	r3, r2
 80029ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029cc:	f7ff fad2 	bl	8001f74 <HAL_GetTick>
 80029d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b20      	cmp	r3, #32
 80029dc:	f040 8217 	bne.w	8002e0e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2319      	movs	r3, #25
 80029e6:	2201      	movs	r2, #1
 80029e8:	497c      	ldr	r1, [pc, #496]	@ (8002bdc <HAL_I2C_Master_Receive+0x224>)
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 fb66 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
 80029f8:	e20a      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d101      	bne.n	8002a08 <HAL_I2C_Master_Receive+0x50>
 8002a04:	2302      	movs	r3, #2
 8002a06:	e203      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d007      	beq.n	8002a2e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0201 	orr.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2222      	movs	r2, #34	@ 0x22
 8002a42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2210      	movs	r2, #16
 8002a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	893a      	ldrh	r2, [r7, #8]
 8002a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4a5c      	ldr	r2, [pc, #368]	@ (8002be0 <HAL_I2C_Master_Receive+0x228>)
 8002a6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a70:	8979      	ldrh	r1, [r7, #10]
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 fa52 	bl	8002f20 <I2C_MasterRequestRead>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e1c4      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d113      	bne.n	8002ab6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8e:	2300      	movs	r3, #0
 8002a90:	623b      	str	r3, [r7, #32]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	623b      	str	r3, [r7, #32]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	623b      	str	r3, [r7, #32]
 8002aa2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e198      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d11b      	bne.n	8002af6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	61fb      	str	r3, [r7, #28]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	e178      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d11b      	bne.n	8002b36 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b0c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	61bb      	str	r3, [r7, #24]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	61bb      	str	r3, [r7, #24]
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	e158      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b5c:	e144      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b62:	2b03      	cmp	r3, #3
 8002b64:	f200 80f1 	bhi.w	8002d4a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d123      	bne.n	8002bb8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b72:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 fc4b 	bl	8003410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e145      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bb6:	e117      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d14e      	bne.n	8002c5e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	4906      	ldr	r1, [pc, #24]	@ (8002be4 <HAL_I2C_Master_Receive+0x22c>)
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 fa76 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d008      	beq.n	8002be8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e11a      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
 8002bda:	bf00      	nop
 8002bdc:	00100002 	.word	0x00100002
 8002be0:	ffff0000 	.word	0xffff0000
 8002be4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bf6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691a      	ldr	r2, [r3, #16]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c5c:	e0c4      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c64:	2200      	movs	r2, #0
 8002c66:	496c      	ldr	r1, [pc, #432]	@ (8002e18 <HAL_I2C_Master_Receive+0x460>)
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fa27 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0cb      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691a      	ldr	r2, [r3, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c92:	b2d2      	uxtb	r2, r2
 8002c94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	1c5a      	adds	r2, r3, #1
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	4955      	ldr	r1, [pc, #340]	@ (8002e18 <HAL_I2C_Master_Receive+0x460>)
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f000 f9f9 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e09d      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ce2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	691a      	ldr	r2, [r3, #16]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691a      	ldr	r2, [r3, #16]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d28:	1c5a      	adds	r2, r3, #1
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d48:	e04e      	b.n	8002de8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d4c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fb5e 	bl	8003410 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e058      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d124      	bne.n	8002de8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d107      	bne.n	8002db6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002db4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f47f aeb6 	bne.w	8002b5e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2220      	movs	r2, #32
 8002df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e000      	b.n	8002e10 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
  }
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3728      	adds	r7, #40	@ 0x28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	00010004 	.word	0x00010004

08002e1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d006      	beq.n	8002e46 <I2C_MasterRequestWrite+0x2a>
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d003      	beq.n	8002e46 <I2C_MasterRequestWrite+0x2a>
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e44:	d108      	bne.n	8002e58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	e00b      	b.n	8002e70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5c:	2b12      	cmp	r3, #18
 8002e5e:	d107      	bne.n	8002e70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 f91d 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00d      	beq.n	8002ea4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e96:	d103      	bne.n	8002ea0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e035      	b.n	8002f10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002eac:	d108      	bne.n	8002ec0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002eae:	897b      	ldrh	r3, [r7, #10]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ebc:	611a      	str	r2, [r3, #16]
 8002ebe:	e01b      	b.n	8002ef8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ec0:	897b      	ldrh	r3, [r7, #10]
 8002ec2:	11db      	asrs	r3, r3, #7
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	f003 0306 	and.w	r3, r3, #6
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	f063 030f 	orn	r3, r3, #15
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	490e      	ldr	r1, [pc, #56]	@ (8002f18 <I2C_MasterRequestWrite+0xfc>)
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f966 	bl	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e010      	b.n	8002f10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002eee:	897b      	ldrh	r3, [r7, #10]
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	4907      	ldr	r1, [pc, #28]	@ (8002f1c <I2C_MasterRequestWrite+0x100>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 f956 	bl	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	00010008 	.word	0x00010008
 8002f1c:	00010002 	.word	0x00010002

08002f20 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	607a      	str	r2, [r7, #4]
 8002f2a:	603b      	str	r3, [r7, #0]
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f34:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f44:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d006      	beq.n	8002f5a <I2C_MasterRequestRead+0x3a>
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d003      	beq.n	8002f5a <I2C_MasterRequestRead+0x3a>
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f58:	d108      	bne.n	8002f6c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	e00b      	b.n	8002f84 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f70:	2b11      	cmp	r3, #17
 8002f72:	d107      	bne.n	8002f84 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f000 f893 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00d      	beq.n	8002fb8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002faa:	d103      	bne.n	8002fb4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fb2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e079      	b.n	80030ac <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fc0:	d108      	bne.n	8002fd4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fc2:	897b      	ldrh	r3, [r7, #10]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	611a      	str	r2, [r3, #16]
 8002fd2:	e05f      	b.n	8003094 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fd4:	897b      	ldrh	r3, [r7, #10]
 8002fd6:	11db      	asrs	r3, r3, #7
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	f003 0306 	and.w	r3, r3, #6
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	f063 030f 	orn	r3, r3, #15
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	4930      	ldr	r1, [pc, #192]	@ (80030b4 <I2C_MasterRequestRead+0x194>)
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 f8dc 	bl	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e054      	b.n	80030ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003002:	897b      	ldrh	r3, [r7, #10]
 8003004:	b2da      	uxtb	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4929      	ldr	r1, [pc, #164]	@ (80030b8 <I2C_MasterRequestRead+0x198>)
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f8cc 	bl	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e044      	b.n	80030ac <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003046:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 f831 	bl	80030bc <I2C_WaitOnFlagUntilTimeout>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00d      	beq.n	800307c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306e:	d103      	bne.n	8003078 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e017      	b.n	80030ac <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800307c:	897b      	ldrh	r3, [r7, #10]
 800307e:	11db      	asrs	r3, r3, #7
 8003080:	b2db      	uxtb	r3, r3
 8003082:	f003 0306 	and.w	r3, r3, #6
 8003086:	b2db      	uxtb	r3, r3
 8003088:	f063 030e 	orn	r3, r3, #14
 800308c:	b2da      	uxtb	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	4907      	ldr	r1, [pc, #28]	@ (80030b8 <I2C_MasterRequestRead+0x198>)
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 f888 	bl	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	00010008 	.word	0x00010008
 80030b8:	00010002 	.word	0x00010002

080030bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	4613      	mov	r3, r2
 80030ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030cc:	e048      	b.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030d4:	d044      	beq.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d6:	f7fe ff4d 	bl	8001f74 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d302      	bcc.n	80030ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d139      	bne.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	0c1b      	lsrs	r3, r3, #16
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d10d      	bne.n	8003112 <I2C_WaitOnFlagUntilTimeout+0x56>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	43da      	mvns	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	4013      	ands	r3, r2
 8003102:	b29b      	uxth	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	461a      	mov	r2, r3
 8003110:	e00c      	b.n	800312c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	43da      	mvns	r2, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	4013      	ands	r3, r2
 800311e:	b29b      	uxth	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	bf0c      	ite	eq
 8003124:	2301      	moveq	r3, #1
 8003126:	2300      	movne	r3, #0
 8003128:	b2db      	uxtb	r3, r3
 800312a:	461a      	mov	r2, r3
 800312c:	79fb      	ldrb	r3, [r7, #7]
 800312e:	429a      	cmp	r2, r3
 8003130:	d116      	bne.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	f043 0220 	orr.w	r2, r3, #32
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e023      	b.n	80031a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	0c1b      	lsrs	r3, r3, #16
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b01      	cmp	r3, #1
 8003168:	d10d      	bne.n	8003186 <I2C_WaitOnFlagUntilTimeout+0xca>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	43da      	mvns	r2, r3
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	4013      	ands	r3, r2
 8003176:	b29b      	uxth	r3, r3
 8003178:	2b00      	cmp	r3, #0
 800317a:	bf0c      	ite	eq
 800317c:	2301      	moveq	r3, #1
 800317e:	2300      	movne	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	461a      	mov	r2, r3
 8003184:	e00c      	b.n	80031a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	43da      	mvns	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	4013      	ands	r3, r2
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	bf0c      	ite	eq
 8003198:	2301      	moveq	r3, #1
 800319a:	2300      	movne	r3, #0
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d093      	beq.n	80030ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031be:	e071      	b.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ce:	d123      	bne.n	8003218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2220      	movs	r2, #32
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003204:	f043 0204 	orr.w	r2, r3, #4
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e067      	b.n	80032e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800321e:	d041      	beq.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003220:	f7fe fea8 	bl	8001f74 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	429a      	cmp	r2, r3
 800322e:	d302      	bcc.n	8003236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d136      	bne.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	0c1b      	lsrs	r3, r3, #16
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b01      	cmp	r3, #1
 800323e:	d10c      	bne.n	800325a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	43da      	mvns	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4013      	ands	r3, r2
 800324c:	b29b      	uxth	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	bf14      	ite	ne
 8003252:	2301      	movne	r3, #1
 8003254:	2300      	moveq	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	e00b      	b.n	8003272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	43da      	mvns	r2, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	4013      	ands	r3, r2
 8003266:	b29b      	uxth	r3, r3
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf14      	ite	ne
 800326c:	2301      	movne	r3, #1
 800326e:	2300      	moveq	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d016      	beq.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e021      	b.n	80032e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	0c1b      	lsrs	r3, r3, #16
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d10c      	bne.n	80032c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	43da      	mvns	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4013      	ands	r3, r2
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf14      	ite	ne
 80032c0:	2301      	movne	r3, #1
 80032c2:	2300      	moveq	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	e00b      	b.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	43da      	mvns	r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	4013      	ands	r3, r2
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	bf14      	ite	ne
 80032da:	2301      	movne	r3, #1
 80032dc:	2300      	moveq	r3, #0
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f47f af6d 	bne.w	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032fc:	e034      	b.n	8003368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f000 f8e3 	bl	80034ca <I2C_IsAcknowledgeFailed>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e034      	b.n	8003378 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003314:	d028      	beq.n	8003368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003316:	f7fe fe2d 	bl	8001f74 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	429a      	cmp	r2, r3
 8003324:	d302      	bcc.n	800332c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d11d      	bne.n	8003368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003336:	2b80      	cmp	r3, #128	@ 0x80
 8003338:	d016      	beq.n	8003368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	f043 0220 	orr.w	r2, r3, #32
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e007      	b.n	8003378 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003372:	2b80      	cmp	r3, #128	@ 0x80
 8003374:	d1c3      	bne.n	80032fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800338c:	e034      	b.n	80033f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 f89b 	bl	80034ca <I2C_IsAcknowledgeFailed>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e034      	b.n	8003408 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033a4:	d028      	beq.n	80033f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033a6:	f7fe fde5 	bl	8001f74 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d302      	bcc.n	80033bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d11d      	bne.n	80033f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d016      	beq.n	80033f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	f043 0220 	orr.w	r2, r3, #32
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e007      	b.n	8003408 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b04      	cmp	r3, #4
 8003404:	d1c3      	bne.n	800338e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800341c:	e049      	b.n	80034b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	f003 0310 	and.w	r3, r3, #16
 8003428:	2b10      	cmp	r3, #16
 800342a:	d119      	bne.n	8003460 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f06f 0210 	mvn.w	r2, #16
 8003434:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e030      	b.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003460:	f7fe fd88 	bl	8001f74 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	429a      	cmp	r2, r3
 800346e:	d302      	bcc.n	8003476 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d11d      	bne.n	80034b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003480:	2b40      	cmp	r3, #64	@ 0x40
 8003482:	d016      	beq.n	80034b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2220      	movs	r2, #32
 800348e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	f043 0220 	orr.w	r2, r3, #32
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e007      	b.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034bc:	2b40      	cmp	r3, #64	@ 0x40
 80034be:	d1ae      	bne.n	800341e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	695b      	ldr	r3, [r3, #20]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e0:	d11b      	bne.n	800351a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f043 0204 	orr.w	r2, r3, #4
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af02      	add	r7, sp, #8
 800352e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e101      	b.n	800373e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d106      	bne.n	800355a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f006 fb0d 	bl	8009b74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2203      	movs	r2, #3
 800355e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003568:	d102      	bne.n	8003570 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f002 fea4 	bl	80062c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6818      	ldr	r0, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	7c1a      	ldrb	r2, [r3, #16]
 8003582:	f88d 2000 	strb.w	r2, [sp]
 8003586:	3304      	adds	r3, #4
 8003588:	cb0e      	ldmia	r3, {r1, r2, r3}
 800358a:	f002 fd83 	bl	8006094 <USB_CoreInit>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e0ce      	b.n	800373e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2100      	movs	r1, #0
 80035a6:	4618      	mov	r0, r3
 80035a8:	f002 fe9c 	bl	80062e4 <USB_SetCurrentMode>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2202      	movs	r2, #2
 80035b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e0bf      	b.n	800373e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035be:	2300      	movs	r3, #0
 80035c0:	73fb      	strb	r3, [r7, #15]
 80035c2:	e04a      	b.n	800365a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80035c4:	7bfa      	ldrb	r2, [r7, #15]
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	4413      	add	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	3315      	adds	r3, #21
 80035d4:	2201      	movs	r2, #1
 80035d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035d8:	7bfa      	ldrb	r2, [r7, #15]
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	4413      	add	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	3314      	adds	r3, #20
 80035e8:	7bfa      	ldrb	r2, [r7, #15]
 80035ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035ec:	7bfa      	ldrb	r2, [r7, #15]
 80035ee:	7bfb      	ldrb	r3, [r7, #15]
 80035f0:	b298      	uxth	r0, r3
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	332e      	adds	r3, #46	@ 0x2e
 8003600:	4602      	mov	r2, r0
 8003602:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003604:	7bfa      	ldrb	r2, [r7, #15]
 8003606:	6879      	ldr	r1, [r7, #4]
 8003608:	4613      	mov	r3, r2
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	440b      	add	r3, r1
 8003612:	3318      	adds	r3, #24
 8003614:	2200      	movs	r2, #0
 8003616:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003618:	7bfa      	ldrb	r2, [r7, #15]
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	4613      	mov	r3, r2
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	4413      	add	r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	331c      	adds	r3, #28
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800362c:	7bfa      	ldrb	r2, [r7, #15]
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3320      	adds	r3, #32
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	4413      	add	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	3324      	adds	r3, #36	@ 0x24
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003654:	7bfb      	ldrb	r3, [r7, #15]
 8003656:	3301      	adds	r3, #1
 8003658:	73fb      	strb	r3, [r7, #15]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	791b      	ldrb	r3, [r3, #4]
 800365e:	7bfa      	ldrb	r2, [r7, #15]
 8003660:	429a      	cmp	r2, r3
 8003662:	d3af      	bcc.n	80035c4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003664:	2300      	movs	r3, #0
 8003666:	73fb      	strb	r3, [r7, #15]
 8003668:	e044      	b.n	80036f4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800366a:	7bfa      	ldrb	r2, [r7, #15]
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	4613      	mov	r3, r2
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	4413      	add	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	440b      	add	r3, r1
 8003678:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003680:	7bfa      	ldrb	r2, [r7, #15]
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003692:	7bfa      	ldrb	r2, [r7, #15]
 8003694:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003696:	7bfa      	ldrb	r2, [r7, #15]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	4413      	add	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80036a8:	2200      	movs	r2, #0
 80036aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80036be:	2200      	movs	r2, #0
 80036c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036c2:	7bfa      	ldrb	r2, [r7, #15]
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	440b      	add	r3, r1
 80036d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036d8:	7bfa      	ldrb	r2, [r7, #15]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	3301      	adds	r3, #1
 80036f2:	73fb      	strb	r3, [r7, #15]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	791b      	ldrb	r3, [r3, #4]
 80036f8:	7bfa      	ldrb	r2, [r7, #15]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d3b5      	bcc.n	800366a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6818      	ldr	r0, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	7c1a      	ldrb	r2, [r3, #16]
 8003706:	f88d 2000 	strb.w	r2, [sp]
 800370a:	3304      	adds	r3, #4
 800370c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800370e:	f002 fe35 	bl	800637c <USB_DevInit>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e00c      	b.n	800373e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f003 fe7f 	bl	800743a <USB_DevDisconnect>

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b084      	sub	sp, #16
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800375a:	2b01      	cmp	r3, #1
 800375c:	d101      	bne.n	8003762 <HAL_PCD_Start+0x1c>
 800375e:	2302      	movs	r3, #2
 8003760:	e022      	b.n	80037a8 <HAL_PCD_Start+0x62>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800377a:	2b01      	cmp	r3, #1
 800377c:	d105      	bne.n	800378a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003782:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f002 fd86 	bl	80062a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f003 fe2d 	bl	80073f8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80037b0:	b590      	push	{r4, r7, lr}
 80037b2:	b08d      	sub	sp, #52	@ 0x34
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f003 feeb 	bl	80075a2 <USB_GetMode>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f040 848c 	bne.w	80040ec <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4618      	mov	r0, r3
 80037da:	f003 fe4f 	bl	800747c <USB_ReadInterrupts>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 8482 	beq.w	80040ea <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	0a1b      	lsrs	r3, r3, #8
 80037f0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f003 fe3c 	bl	800747c <USB_ReadInterrupts>
 8003804:	4603      	mov	r3, r0
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b02      	cmp	r3, #2
 800380c:	d107      	bne.n	800381e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695a      	ldr	r2, [r3, #20]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f002 0202 	and.w	r2, r2, #2
 800381c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f003 fe2a 	bl	800747c <USB_ReadInterrupts>
 8003828:	4603      	mov	r3, r0
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	2b10      	cmp	r3, #16
 8003830:	d161      	bne.n	80038f6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699a      	ldr	r2, [r3, #24]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0210 	bic.w	r2, r2, #16
 8003840:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f003 020f 	and.w	r2, r3, #15
 800384e:	4613      	mov	r3, r2
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	4413      	add	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	4413      	add	r3, r2
 800385e:	3304      	adds	r3, #4
 8003860:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003868:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800386c:	d124      	bne.n	80038b8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003874:	4013      	ands	r3, r2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d035      	beq.n	80038e6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003884:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003888:	b29b      	uxth	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	6a38      	ldr	r0, [r7, #32]
 800388e:	f003 fc61 	bl	8007154 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	091b      	lsrs	r3, r3, #4
 800389a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800389e:	441a      	add	r2, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	695a      	ldr	r2, [r3, #20]
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	091b      	lsrs	r3, r3, #4
 80038ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038b0:	441a      	add	r2, r3
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	615a      	str	r2, [r3, #20]
 80038b6:	e016      	b.n	80038e6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80038be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80038c2:	d110      	bne.n	80038e6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038ca:	2208      	movs	r2, #8
 80038cc:	4619      	mov	r1, r3
 80038ce:	6a38      	ldr	r0, [r7, #32]
 80038d0:	f003 fc40 	bl	8007154 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	695a      	ldr	r2, [r3, #20]
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	091b      	lsrs	r3, r3, #4
 80038dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038e0:	441a      	add	r2, r3
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699a      	ldr	r2, [r3, #24]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0210 	orr.w	r2, r2, #16
 80038f4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f003 fdbe 	bl	800747c <USB_ReadInterrupts>
 8003900:	4603      	mov	r3, r0
 8003902:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003906:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800390a:	f040 80a7 	bne.w	8003a5c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f003 fdc3 	bl	80074a2 <USB_ReadDevAllOutEpInterrupt>
 800391c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800391e:	e099      	b.n	8003a54 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 808e 	beq.w	8003a48 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	4611      	mov	r1, r2
 8003936:	4618      	mov	r0, r3
 8003938:	f003 fde7 	bl	800750a <USB_ReadDevOutEPInterrupt>
 800393c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00c      	beq.n	8003962 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394a:	015a      	lsls	r2, r3, #5
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	4413      	add	r3, r2
 8003950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003954:	461a      	mov	r2, r3
 8003956:	2301      	movs	r3, #1
 8003958:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800395a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 fea3 	bl	80046a8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	f003 0308 	and.w	r3, r3, #8
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00c      	beq.n	8003986 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800396c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	4413      	add	r3, r2
 8003974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003978:	461a      	mov	r2, r3
 800397a:	2308      	movs	r3, #8
 800397c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800397e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 ff79 	bl	8004878 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	d008      	beq.n	80039a2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	4413      	add	r3, r2
 8003998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800399c:	461a      	mov	r2, r3
 800399e:	2310      	movs	r3, #16
 80039a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d030      	beq.n	8003a0e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b4:	2b80      	cmp	r3, #128	@ 0x80
 80039b6:	d109      	bne.n	80039cc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	69fa      	ldr	r2, [r7, #28]
 80039c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039ca:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80039cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ce:	4613      	mov	r3, r2
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	4413      	add	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	4413      	add	r3, r2
 80039de:	3304      	adds	r3, #4
 80039e0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	78db      	ldrb	r3, [r3, #3]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d108      	bne.n	80039fc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2200      	movs	r2, #0
 80039ee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	4619      	mov	r1, r3
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f006 f9b8 	bl	8009d6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80039fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a08:	461a      	mov	r2, r3
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1a:	015a      	lsls	r2, r3, #5
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	4413      	add	r3, r2
 8003a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a24:	461a      	mov	r2, r3
 8003a26:	2320      	movs	r3, #32
 8003a28:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d009      	beq.n	8003a48 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a36:	015a      	lsls	r2, r3, #5
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a40:	461a      	mov	r2, r3
 8003a42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a46:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a50:	085b      	lsrs	r3, r3, #1
 8003a52:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f47f af62 	bne.w	8003920 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f003 fd0b 	bl	800747c <USB_ReadInterrupts>
 8003a66:	4603      	mov	r3, r0
 8003a68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a70:	f040 80db 	bne.w	8003c2a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f003 fd2c 	bl	80074d6 <USB_ReadDevAllInEpInterrupt>
 8003a7e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003a84:	e0cd      	b.n	8003c22 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 80c2 	beq.w	8003c16 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f003 fd52 	bl	8007546 <USB_ReadDevInEPInterrupt>
 8003aa2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d057      	beq.n	8003b5e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	f003 030f 	and.w	r3, r3, #15
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ac2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69f9      	ldr	r1, [r7, #28]
 8003aca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003ace:	4013      	ands	r3, r2
 8003ad0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	015a      	lsls	r2, r3, #5
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	4413      	add	r3, r2
 8003ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ade:	461a      	mov	r2, r3
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	799b      	ldrb	r3, [r3, #6]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d132      	bne.n	8003b52 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af0:	4613      	mov	r3, r2
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4413      	add	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	3320      	adds	r3, #32
 8003afc:	6819      	ldr	r1, [r3, #0]
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4403      	add	r3, r0
 8003b0c:	331c      	adds	r3, #28
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4419      	add	r1, r3
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	4613      	mov	r3, r2
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4403      	add	r3, r0
 8003b20:	3320      	adds	r3, #32
 8003b22:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d113      	bne.n	8003b52 <HAL_PCD_IRQHandler+0x3a2>
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2e:	4613      	mov	r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	4413      	add	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	440b      	add	r3, r1
 8003b38:	3324      	adds	r3, #36	@ 0x24
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d108      	bne.n	8003b52 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6818      	ldr	r0, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	f003 fd59 	bl	8007604 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	4619      	mov	r1, r3
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f006 f88c 	bl	8009c76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f003 0308 	and.w	r3, r3, #8
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	015a      	lsls	r2, r3, #5
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	4413      	add	r3, r2
 8003b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b74:	461a      	mov	r2, r3
 8003b76:	2308      	movs	r3, #8
 8003b78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f003 0310 	and.w	r3, r3, #16
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b90:	461a      	mov	r2, r3
 8003b92:	2310      	movs	r3, #16
 8003b94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bac:	461a      	mov	r2, r3
 8003bae:	2340      	movs	r3, #64	@ 0x40
 8003bb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d023      	beq.n	8003c04 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003bbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bbe:	6a38      	ldr	r0, [r7, #32]
 8003bc0:	f002 fd40 	bl	8006644 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	3310      	adds	r3, #16
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	78db      	ldrb	r3, [r3, #3]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d108      	bne.n	8003bf2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	2200      	movs	r2, #0
 8003be4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	4619      	mov	r1, r3
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f006 f8cf 	bl	8009d90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf4:	015a      	lsls	r2, r3, #5
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bfe:	461a      	mov	r2, r3
 8003c00:	2302      	movs	r3, #2
 8003c02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003c0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fcbd 	bl	8004590 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	3301      	adds	r3, #1
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	085b      	lsrs	r3, r3, #1
 8003c20:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f47f af2e 	bne.w	8003a86 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f003 fc24 	bl	800747c <USB_ReadInterrupts>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c3e:	d122      	bne.n	8003c86 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	69fa      	ldr	r2, [r7, #28]
 8003c4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c4e:	f023 0301 	bic.w	r3, r3, #1
 8003c52:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d108      	bne.n	8003c70 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003c66:	2100      	movs	r1, #0
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 fea3 	bl	80049b4 <HAL_PCDEx_LPM_Callback>
 8003c6e:	e002      	b.n	8003c76 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f006 f86d 	bl	8009d50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695a      	ldr	r2, [r3, #20]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003c84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f003 fbf6 	bl	800747c <USB_ReadInterrupts>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c9a:	d112      	bne.n	8003cc2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d102      	bne.n	8003cb2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f006 f829 	bl	8009d04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003cc0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f003 fbd8 	bl	800747c <USB_ReadInterrupts>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cd6:	f040 80b7 	bne.w	8003e48 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	69fa      	ldr	r2, [r7, #28]
 8003ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ce8:	f023 0301 	bic.w	r3, r3, #1
 8003cec:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2110      	movs	r1, #16
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f002 fca5 	bl	8006644 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cfe:	e046      	b.n	8003d8e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d12:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d16:	015a      	lsls	r2, r3, #5
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d24:	0151      	lsls	r1, r2, #5
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	440a      	add	r2, r1
 8003d2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003d2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d32:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d40:	461a      	mov	r2, r3
 8003d42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d46:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d58:	0151      	lsls	r1, r2, #5
 8003d5a:	69fa      	ldr	r2, [r7, #28]
 8003d5c:	440a      	add	r2, r1
 8003d5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d66:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d6a:	015a      	lsls	r2, r3, #5
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	4413      	add	r3, r2
 8003d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d78:	0151      	lsls	r1, r2, #5
 8003d7a:	69fa      	ldr	r2, [r7, #28]
 8003d7c:	440a      	add	r2, r1
 8003d7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d82:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d86:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	791b      	ldrb	r3, [r3, #4]
 8003d92:	461a      	mov	r2, r3
 8003d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d3b2      	bcc.n	8003d00 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003da8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003dac:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	7bdb      	ldrb	r3, [r3, #15]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d016      	beq.n	8003de4 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dc0:	69fa      	ldr	r2, [r7, #28]
 8003dc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dc6:	f043 030b 	orr.w	r3, r3, #11
 8003dca:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ddc:	f043 030b 	orr.w	r3, r3, #11
 8003de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003de2:	e015      	b.n	8003e10 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	69fa      	ldr	r2, [r7, #28]
 8003dee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003df2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003df6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003dfa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	69fa      	ldr	r2, [r7, #28]
 8003e06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e0a:	f043 030b 	orr.w	r3, r3, #11
 8003e0e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	69fa      	ldr	r2, [r7, #28]
 8003e1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e1e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003e22:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6818      	ldr	r0, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e32:	461a      	mov	r2, r3
 8003e34:	f003 fbe6 	bl	8007604 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003e46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f003 fb15 	bl	800747c <USB_ReadInterrupts>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e5c:	d123      	bne.n	8003ea6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f003 fbab 	bl	80075be <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f002 fc62 	bl	8006736 <USB_GetDevSpeed>
 8003e72:	4603      	mov	r3, r0
 8003e74:	461a      	mov	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681c      	ldr	r4, [r3, #0]
 8003e7e:	f001 f9c9 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 8003e82:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e88:	461a      	mov	r2, r3
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	f002 f966 	bl	800615c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f005 ff18 	bl	8009cc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695a      	ldr	r2, [r3, #20]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003ea4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f003 fae6 	bl	800747c <USB_ReadInterrupts>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d10a      	bne.n	8003ed0 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f005 fef5 	bl	8009caa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f002 0208 	and.w	r2, r2, #8
 8003ece:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 fad1 	bl	800747c <USB_ReadInterrupts>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee0:	2b80      	cmp	r3, #128	@ 0x80
 8003ee2:	d123      	bne.n	8003f2c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef4:	e014      	b.n	8003f20 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efa:	4613      	mov	r3, r2
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4413      	add	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d105      	bne.n	8003f1a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	4619      	mov	r1, r3
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fb0a 	bl	800452e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	791b      	ldrb	r3, [r3, #4]
 8003f24:	461a      	mov	r2, r3
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d3e4      	bcc.n	8003ef6 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f003 faa3 	bl	800747c <USB_ReadInterrupts>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f40:	d13c      	bne.n	8003fbc <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f42:	2301      	movs	r3, #1
 8003f44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f46:	e02b      	b.n	8003fa0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	015a      	lsls	r2, r3, #5
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	4413      	add	r3, r2
 8003f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	440b      	add	r3, r1
 8003f66:	3318      	adds	r3, #24
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d115      	bne.n	8003f9a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003f6e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	da12      	bge.n	8003f9a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f78:	4613      	mov	r3, r2
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	4413      	add	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	3317      	adds	r3, #23
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 faca 	bl	800452e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	791b      	ldrb	r3, [r3, #4]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d3cd      	bcc.n	8003f48 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695a      	ldr	r2, [r3, #20]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003fba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f003 fa5b 	bl	800747c <USB_ReadInterrupts>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fd0:	d156      	bne.n	8004080 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd6:	e045      	b.n	8004064 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fec:	4613      	mov	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d12e      	bne.n	800405e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004000:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004002:	2b00      	cmp	r3, #0
 8004004:	da2b      	bge.n	800405e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004012:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004016:	429a      	cmp	r2, r3
 8004018:	d121      	bne.n	800405e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800401e:	4613      	mov	r3, r2
 8004020:	00db      	lsls	r3, r3, #3
 8004022:	4413      	add	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	440b      	add	r3, r1
 8004028:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800402c:	2201      	movs	r2, #1
 800402e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004038:	6a3b      	ldr	r3, [r7, #32]
 800403a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10a      	bne.n	800405e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	69fa      	ldr	r2, [r7, #28]
 8004052:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004056:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800405a:	6053      	str	r3, [r2, #4]
            break;
 800405c:	e008      	b.n	8004070 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	3301      	adds	r3, #1
 8004062:	627b      	str	r3, [r7, #36]	@ 0x24
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	791b      	ldrb	r3, [r3, #4]
 8004068:	461a      	mov	r2, r3
 800406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406c:	4293      	cmp	r3, r2
 800406e:	d3b3      	bcc.n	8003fd8 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695a      	ldr	r2, [r3, #20]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800407e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f003 f9f9 	bl	800747c <USB_ReadInterrupts>
 800408a:	4603      	mov	r3, r0
 800408c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004094:	d10a      	bne.n	80040ac <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f005 fe8c 	bl	8009db4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695a      	ldr	r2, [r3, #20]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80040aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f003 f9e3 	bl	800747c <USB_ReadInterrupts>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d115      	bne.n	80040ec <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f005 fe7c 	bl	8009dd0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6859      	ldr	r1, [r3, #4]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	605a      	str	r2, [r3, #4]
 80040e8:	e000      	b.n	80040ec <HAL_PCD_IRQHandler+0x93c>
      return;
 80040ea:	bf00      	nop
    }
  }
}
 80040ec:	3734      	adds	r7, #52	@ 0x34
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd90      	pop	{r4, r7, pc}

080040f2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b082      	sub	sp, #8
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
 80040fa:	460b      	mov	r3, r1
 80040fc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004104:	2b01      	cmp	r3, #1
 8004106:	d101      	bne.n	800410c <HAL_PCD_SetAddress+0x1a>
 8004108:	2302      	movs	r3, #2
 800410a:	e012      	b.n	8004132 <HAL_PCD_SetAddress+0x40>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f003 f942 	bl	80073ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b084      	sub	sp, #16
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
 8004142:	4608      	mov	r0, r1
 8004144:	4611      	mov	r1, r2
 8004146:	461a      	mov	r2, r3
 8004148:	4603      	mov	r3, r0
 800414a:	70fb      	strb	r3, [r7, #3]
 800414c:	460b      	mov	r3, r1
 800414e:	803b      	strh	r3, [r7, #0]
 8004150:	4613      	mov	r3, r2
 8004152:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004154:	2300      	movs	r3, #0
 8004156:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800415c:	2b00      	cmp	r3, #0
 800415e:	da0f      	bge.n	8004180 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004160:	78fb      	ldrb	r3, [r7, #3]
 8004162:	f003 020f 	and.w	r2, r3, #15
 8004166:	4613      	mov	r3, r2
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	4413      	add	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	3310      	adds	r3, #16
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	4413      	add	r3, r2
 8004174:	3304      	adds	r3, #4
 8004176:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	705a      	strb	r2, [r3, #1]
 800417e:	e00f      	b.n	80041a0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	f003 020f 	and.w	r2, r3, #15
 8004186:	4613      	mov	r3, r2
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4413      	add	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	4413      	add	r3, r2
 8004196:	3304      	adds	r3, #4
 8004198:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80041a0:	78fb      	ldrb	r3, [r7, #3]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80041ac:	883b      	ldrh	r3, [r7, #0]
 80041ae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	78ba      	ldrb	r2, [r7, #2]
 80041ba:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	785b      	ldrb	r3, [r3, #1]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d004      	beq.n	80041ce <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80041ce:	78bb      	ldrb	r3, [r7, #2]
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d102      	bne.n	80041da <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_PCD_EP_Open+0xae>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e00e      	b.n	8004206 <HAL_PCD_EP_Open+0xcc>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68f9      	ldr	r1, [r7, #12]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f002 fac2 	bl	8006780 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004204:	7afb      	ldrb	r3, [r7, #11]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b084      	sub	sp, #16
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	460b      	mov	r3, r1
 8004218:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800421a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800421e:	2b00      	cmp	r3, #0
 8004220:	da0f      	bge.n	8004242 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004222:	78fb      	ldrb	r3, [r7, #3]
 8004224:	f003 020f 	and.w	r2, r3, #15
 8004228:	4613      	mov	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	4413      	add	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	3310      	adds	r3, #16
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	4413      	add	r3, r2
 8004236:	3304      	adds	r3, #4
 8004238:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	705a      	strb	r2, [r3, #1]
 8004240:	e00f      	b.n	8004262 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	f003 020f 	and.w	r2, r3, #15
 8004248:	4613      	mov	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	4413      	add	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4413      	add	r3, r2
 8004258:	3304      	adds	r3, #4
 800425a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	f003 030f 	and.w	r3, r3, #15
 8004268:	b2da      	uxtb	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_PCD_EP_Close+0x6e>
 8004278:	2302      	movs	r3, #2
 800427a:	e00e      	b.n	800429a <HAL_PCD_EP_Close+0x8c>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68f9      	ldr	r1, [r7, #12]
 800428a:	4618      	mov	r0, r3
 800428c:	f002 fb00 	bl	8006890 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b086      	sub	sp, #24
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	60f8      	str	r0, [r7, #12]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	603b      	str	r3, [r7, #0]
 80042ae:	460b      	mov	r3, r1
 80042b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042b2:	7afb      	ldrb	r3, [r7, #11]
 80042b4:	f003 020f 	and.w	r2, r3, #15
 80042b8:	4613      	mov	r3, r2
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	4413      	add	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4413      	add	r3, r2
 80042c8:	3304      	adds	r3, #4
 80042ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	2200      	movs	r2, #0
 80042dc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2200      	movs	r2, #0
 80042e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042e4:	7afb      	ldrb	r3, [r7, #11]
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	799b      	ldrb	r3, [r3, #6]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d102      	bne.n	80042fe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6818      	ldr	r0, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	799b      	ldrb	r3, [r3, #6]
 8004306:	461a      	mov	r2, r3
 8004308:	6979      	ldr	r1, [r7, #20]
 800430a:	f002 fb9d 	bl	8006a48 <USB_EPStartXfer>

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004324:	78fb      	ldrb	r3, [r7, #3]
 8004326:	f003 020f 	and.w	r2, r3, #15
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	4413      	add	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800433a:	681b      	ldr	r3, [r3, #0]
}
 800433c:	4618      	mov	r0, r3
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	607a      	str	r2, [r7, #4]
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	460b      	mov	r3, r1
 8004356:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	f003 020f 	and.w	r2, r3, #15
 800435e:	4613      	mov	r3, r2
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4413      	add	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	3310      	adds	r3, #16
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	4413      	add	r3, r2
 800436c:	3304      	adds	r3, #4
 800436e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2200      	movs	r2, #0
 8004380:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2201      	movs	r2, #1
 8004386:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004388:	7afb      	ldrb	r3, [r7, #11]
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	b2da      	uxtb	r2, r3
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	799b      	ldrb	r3, [r3, #6]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d102      	bne.n	80043a2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	799b      	ldrb	r3, [r3, #6]
 80043aa:	461a      	mov	r2, r3
 80043ac:	6979      	ldr	r1, [r7, #20]
 80043ae:	f002 fb4b 	bl	8006a48 <USB_EPStartXfer>

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	7912      	ldrb	r2, [r2, #4]
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d901      	bls.n	80043da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e04f      	b.n	800447a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80043da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	da0f      	bge.n	8004402 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	f003 020f 	and.w	r2, r3, #15
 80043e8:	4613      	mov	r3, r2
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	4413      	add	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	3310      	adds	r3, #16
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	4413      	add	r3, r2
 80043f6:	3304      	adds	r3, #4
 80043f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	705a      	strb	r2, [r3, #1]
 8004400:	e00d      	b.n	800441e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	4613      	mov	r3, r2
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	4413      	add	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	4413      	add	r3, r2
 8004414:	3304      	adds	r3, #4
 8004416:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	b2da      	uxtb	r2, r3
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004436:	2b01      	cmp	r3, #1
 8004438:	d101      	bne.n	800443e <HAL_PCD_EP_SetStall+0x82>
 800443a:	2302      	movs	r3, #2
 800443c:	e01d      	b.n	800447a <HAL_PCD_EP_SetStall+0xbe>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68f9      	ldr	r1, [r7, #12]
 800444c:	4618      	mov	r0, r3
 800444e:	f002 fed9 	bl	8007204 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	f003 030f 	and.w	r3, r3, #15
 8004458:	2b00      	cmp	r3, #0
 800445a:	d109      	bne.n	8004470 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	7999      	ldrb	r1, [r3, #6]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800446a:	461a      	mov	r2, r3
 800446c:	f003 f8ca 	bl	8007604 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b084      	sub	sp, #16
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
 800448a:	460b      	mov	r3, r1
 800448c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	f003 030f 	and.w	r3, r3, #15
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	7912      	ldrb	r2, [r2, #4]
 8004498:	4293      	cmp	r3, r2
 800449a:	d901      	bls.n	80044a0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e042      	b.n	8004526 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	da0f      	bge.n	80044c8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044a8:	78fb      	ldrb	r3, [r7, #3]
 80044aa:	f003 020f 	and.w	r2, r3, #15
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	3310      	adds	r3, #16
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	4413      	add	r3, r2
 80044bc:	3304      	adds	r3, #4
 80044be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	705a      	strb	r2, [r3, #1]
 80044c6:	e00f      	b.n	80044e8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	f003 020f 	and.w	r2, r3, #15
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	4413      	add	r3, r2
 80044de:	3304      	adds	r3, #4
 80044e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044ee:	78fb      	ldrb	r3, [r7, #3]
 80044f0:	f003 030f 	and.w	r3, r3, #15
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_PCD_EP_ClrStall+0x86>
 8004504:	2302      	movs	r3, #2
 8004506:	e00e      	b.n	8004526 <HAL_PCD_EP_ClrStall+0xa4>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68f9      	ldr	r1, [r7, #12]
 8004516:	4618      	mov	r0, r3
 8004518:	f002 fee2 	bl	80072e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	460b      	mov	r3, r1
 8004538:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800453a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800453e:	2b00      	cmp	r3, #0
 8004540:	da0c      	bge.n	800455c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004542:	78fb      	ldrb	r3, [r7, #3]
 8004544:	f003 020f 	and.w	r2, r3, #15
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	4413      	add	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	3310      	adds	r3, #16
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	4413      	add	r3, r2
 8004556:	3304      	adds	r3, #4
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	e00c      	b.n	8004576 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800455c:	78fb      	ldrb	r3, [r7, #3]
 800455e:	f003 020f 	and.w	r2, r3, #15
 8004562:	4613      	mov	r3, r2
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	4413      	add	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	4413      	add	r3, r2
 8004572:	3304      	adds	r3, #4
 8004574:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68f9      	ldr	r1, [r7, #12]
 800457c:	4618      	mov	r0, r3
 800457e:	f002 fd01 	bl	8006f84 <USB_EPStopXfer>
 8004582:	4603      	mov	r3, r0
 8004584:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004586:	7afb      	ldrb	r3, [r7, #11]
}
 8004588:	4618      	mov	r0, r3
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b08a      	sub	sp, #40	@ 0x28
 8004594:	af02      	add	r7, sp, #8
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	4613      	mov	r3, r2
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	4413      	add	r3, r2
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	3310      	adds	r3, #16
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	4413      	add	r3, r2
 80045b4:	3304      	adds	r3, #4
 80045b6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	695a      	ldr	r2, [r3, #20]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d901      	bls.n	80045c8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e06b      	b.n	80046a0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d902      	bls.n	80045e4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	3303      	adds	r3, #3
 80045e8:	089b      	lsrs	r3, r3, #2
 80045ea:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045ec:	e02a      	b.n	8004644 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	691a      	ldr	r2, [r3, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	69fa      	ldr	r2, [r7, #28]
 8004600:	429a      	cmp	r2, r3
 8004602:	d902      	bls.n	800460a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3303      	adds	r3, #3
 800460e:	089b      	lsrs	r3, r3, #2
 8004610:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	68d9      	ldr	r1, [r3, #12]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	4603      	mov	r3, r0
 8004626:	6978      	ldr	r0, [r7, #20]
 8004628:	f002 fd56 	bl	80070d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	68da      	ldr	r2, [r3, #12]
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	441a      	add	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	441a      	add	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	4413      	add	r3, r2
 800464c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	429a      	cmp	r2, r3
 8004658:	d809      	bhi.n	800466e <PCD_WriteEmptyTxFifo+0xde>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004662:	429a      	cmp	r2, r3
 8004664:	d203      	bcs.n	800466e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1bf      	bne.n	80045ee <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	691a      	ldr	r2, [r3, #16]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	429a      	cmp	r2, r3
 8004678:	d811      	bhi.n	800469e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f003 030f 	and.w	r3, r3, #15
 8004680:	2201      	movs	r2, #1
 8004682:	fa02 f303 	lsl.w	r3, r2, r3
 8004686:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800468e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	43db      	mvns	r3, r3
 8004694:	6939      	ldr	r1, [r7, #16]
 8004696:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800469a:	4013      	ands	r3, r2
 800469c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3720      	adds	r7, #32
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	333c      	adds	r3, #60	@ 0x3c
 80046c0:	3304      	adds	r3, #4
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	015a      	lsls	r2, r3, #5
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	799b      	ldrb	r3, [r3, #6]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d17b      	bne.n	80047d6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d015      	beq.n	8004714 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	4a61      	ldr	r2, [pc, #388]	@ (8004870 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	f240 80b9 	bls.w	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80b3 	beq.w	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	015a      	lsls	r2, r3, #5
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	4413      	add	r3, r2
 8004706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800470a:	461a      	mov	r2, r3
 800470c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004710:	6093      	str	r3, [r2, #8]
 8004712:	e0a7      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f003 0320 	and.w	r3, r3, #32
 800471a:	2b00      	cmp	r3, #0
 800471c:	d009      	beq.n	8004732 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	015a      	lsls	r2, r3, #5
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	4413      	add	r3, r2
 8004726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800472a:	461a      	mov	r2, r3
 800472c:	2320      	movs	r3, #32
 800472e:	6093      	str	r3, [r2, #8]
 8004730:	e098      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004738:	2b00      	cmp	r3, #0
 800473a:	f040 8093 	bne.w	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	4a4b      	ldr	r2, [pc, #300]	@ (8004870 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d90f      	bls.n	8004766 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	015a      	lsls	r2, r3, #5
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	4413      	add	r3, r2
 8004758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800475c:	461a      	mov	r2, r3
 800475e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004762:	6093      	str	r3, [r2, #8]
 8004764:	e07e      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	4613      	mov	r3, r2
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	4413      	add	r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4413      	add	r3, r2
 8004778:	3304      	adds	r3, #4
 800477a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a1a      	ldr	r2, [r3, #32]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	0159      	lsls	r1, r3, #5
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	440b      	add	r3, r1
 8004788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004792:	1ad2      	subs	r2, r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d114      	bne.n	80047c8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047b0:	461a      	mov	r2, r3
 80047b2:	2101      	movs	r1, #1
 80047b4:	f002 ff26 	bl	8007604 <USB_EP0_OutStart>
 80047b8:	e006      	b.n	80047c8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	441a      	add	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f005 fa36 	bl	8009c40 <HAL_PCD_DataOutStageCallback>
 80047d4:	e046      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	4a26      	ldr	r2, [pc, #152]	@ (8004874 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d124      	bne.n	8004828 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047f4:	461a      	mov	r2, r3
 80047f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047fa:	6093      	str	r3, [r2, #8]
 80047fc:	e032      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f003 0320 	and.w	r3, r3, #32
 8004804:	2b00      	cmp	r3, #0
 8004806:	d008      	beq.n	800481a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	4413      	add	r3, r2
 8004810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004814:	461a      	mov	r2, r3
 8004816:	2320      	movs	r3, #32
 8004818:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f005 fa0d 	bl	8009c40 <HAL_PCD_DataOutStageCallback>
 8004826:	e01d      	b.n	8004864 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d114      	bne.n	8004858 <PCD_EP_OutXfrComplete_int+0x1b0>
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	4613      	mov	r3, r2
 8004834:	00db      	lsls	r3, r3, #3
 8004836:	4413      	add	r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	440b      	add	r3, r1
 800483c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d108      	bne.n	8004858 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004850:	461a      	mov	r2, r3
 8004852:	2100      	movs	r1, #0
 8004854:	f002 fed6 	bl	8007604 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	b2db      	uxtb	r3, r3
 800485c:	4619      	mov	r1, r3
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f005 f9ee 	bl	8009c40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3720      	adds	r7, #32
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	4f54300a 	.word	0x4f54300a
 8004874:	4f54310a 	.word	0x4f54310a

08004878 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	333c      	adds	r3, #60	@ 0x3c
 8004890:	3304      	adds	r3, #4
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	015a      	lsls	r2, r3, #5
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4413      	add	r3, r2
 800489e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4a15      	ldr	r2, [pc, #84]	@ (8004900 <PCD_EP_OutSetupPacket_int+0x88>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d90e      	bls.n	80048cc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d009      	beq.n	80048cc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c4:	461a      	mov	r2, r3
 80048c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f005 f9a5 	bl	8009c1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004900 <PCD_EP_OutSetupPacket_int+0x88>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d90c      	bls.n	80048f4 <PCD_EP_OutSetupPacket_int+0x7c>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	799b      	ldrb	r3, [r3, #6]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d108      	bne.n	80048f4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6818      	ldr	r0, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048ec:	461a      	mov	r2, r3
 80048ee:	2101      	movs	r1, #1
 80048f0:	f002 fe88 	bl	8007604 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3718      	adds	r7, #24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	4f54300a 	.word	0x4f54300a

08004904 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	70fb      	strb	r3, [r7, #3]
 8004910:	4613      	mov	r3, r2
 8004912:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800491c:	78fb      	ldrb	r3, [r7, #3]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d107      	bne.n	8004932 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004922:	883b      	ldrh	r3, [r7, #0]
 8004924:	0419      	lsls	r1, r3, #16
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	430a      	orrs	r2, r1
 800492e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004930:	e028      	b.n	8004984 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004938:	0c1b      	lsrs	r3, r3, #16
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4413      	add	r3, r2
 800493e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004940:	2300      	movs	r3, #0
 8004942:	73fb      	strb	r3, [r7, #15]
 8004944:	e00d      	b.n	8004962 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	3340      	adds	r3, #64	@ 0x40
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	0c1b      	lsrs	r3, r3, #16
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	4413      	add	r3, r2
 800495a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	3301      	adds	r3, #1
 8004960:	73fb      	strb	r3, [r7, #15]
 8004962:	7bfa      	ldrb	r2, [r7, #15]
 8004964:	78fb      	ldrb	r3, [r7, #3]
 8004966:	3b01      	subs	r3, #1
 8004968:	429a      	cmp	r2, r3
 800496a:	d3ec      	bcc.n	8004946 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800496c:	883b      	ldrh	r3, [r7, #0]
 800496e:	0418      	lsls	r0, r3, #16
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6819      	ldr	r1, [r3, #0]
 8004974:	78fb      	ldrb	r3, [r7, #3]
 8004976:	3b01      	subs	r3, #1
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	4302      	orrs	r2, r0
 800497c:	3340      	adds	r3, #64	@ 0x40
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004992:	b480      	push	{r7}
 8004994:	b083      	sub	sp, #12
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
 800499a:	460b      	mov	r3, r1
 800499c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	887a      	ldrh	r2, [r7, #2]
 80049a4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e267      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d075      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049ea:	4b88      	ldr	r3, [pc, #544]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d00c      	beq.n	8004a10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049f6:	4b85      	ldr	r3, [pc, #532]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d112      	bne.n	8004a28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a02:	4b82      	ldr	r3, [pc, #520]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a0e:	d10b      	bne.n	8004a28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a10:	4b7e      	ldr	r3, [pc, #504]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d05b      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x108>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d157      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e242      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a30:	d106      	bne.n	8004a40 <HAL_RCC_OscConfig+0x74>
 8004a32:	4b76      	ldr	r3, [pc, #472]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a75      	ldr	r2, [pc, #468]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	e01d      	b.n	8004a7c <HAL_RCC_OscConfig+0xb0>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a48:	d10c      	bne.n	8004a64 <HAL_RCC_OscConfig+0x98>
 8004a4a:	4b70      	ldr	r3, [pc, #448]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a6f      	ldr	r2, [pc, #444]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	4b6d      	ldr	r3, [pc, #436]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a6c      	ldr	r2, [pc, #432]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	e00b      	b.n	8004a7c <HAL_RCC_OscConfig+0xb0>
 8004a64:	4b69      	ldr	r3, [pc, #420]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a68      	ldr	r2, [pc, #416]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b66      	ldr	r3, [pc, #408]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a65      	ldr	r2, [pc, #404]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004a76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d013      	beq.n	8004aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a84:	f7fd fa76 	bl	8001f74 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a8c:	f7fd fa72 	bl	8001f74 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b64      	cmp	r3, #100	@ 0x64
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e207      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9e:	4b5b      	ldr	r3, [pc, #364]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0f0      	beq.n	8004a8c <HAL_RCC_OscConfig+0xc0>
 8004aaa:	e014      	b.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aac:	f7fd fa62 	bl	8001f74 <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab2:	e008      	b.n	8004ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ab4:	f7fd fa5e 	bl	8001f74 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b64      	cmp	r3, #100	@ 0x64
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e1f3      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac6:	4b51      	ldr	r3, [pc, #324]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1f0      	bne.n	8004ab4 <HAL_RCC_OscConfig+0xe8>
 8004ad2:	e000      	b.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d063      	beq.n	8004baa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f003 030c 	and.w	r3, r3, #12
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00b      	beq.n	8004b06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aee:	4b47      	ldr	r3, [pc, #284]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004af6:	2b08      	cmp	r3, #8
 8004af8:	d11c      	bne.n	8004b34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afa:	4b44      	ldr	r3, [pc, #272]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d116      	bne.n	8004b34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b06:	4b41      	ldr	r3, [pc, #260]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <HAL_RCC_OscConfig+0x152>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d001      	beq.n	8004b1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e1c7      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4937      	ldr	r1, [pc, #220]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b32:	e03a      	b.n	8004baa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d020      	beq.n	8004b7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b3c:	4b34      	ldr	r3, [pc, #208]	@ (8004c10 <HAL_RCC_OscConfig+0x244>)
 8004b3e:	2201      	movs	r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b42:	f7fd fa17 	bl	8001f74 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b48:	e008      	b.n	8004b5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b4a:	f7fd fa13 	bl	8001f74 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d901      	bls.n	8004b5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e1a8      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f0      	beq.n	8004b4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b68:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	4925      	ldr	r1, [pc, #148]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	600b      	str	r3, [r1, #0]
 8004b7c:	e015      	b.n	8004baa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b7e:	4b24      	ldr	r3, [pc, #144]	@ (8004c10 <HAL_RCC_OscConfig+0x244>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b84:	f7fd f9f6 	bl	8001f74 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b8c:	f7fd f9f2 	bl	8001f74 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e187      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d036      	beq.n	8004c24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d016      	beq.n	8004bec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bbe:	4b15      	ldr	r3, [pc, #84]	@ (8004c14 <HAL_RCC_OscConfig+0x248>)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc4:	f7fd f9d6 	bl	8001f74 <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bcc:	f7fd f9d2 	bl	8001f74 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e167      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bde:	4b0b      	ldr	r3, [pc, #44]	@ (8004c0c <HAL_RCC_OscConfig+0x240>)
 8004be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0f0      	beq.n	8004bcc <HAL_RCC_OscConfig+0x200>
 8004bea:	e01b      	b.n	8004c24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bec:	4b09      	ldr	r3, [pc, #36]	@ (8004c14 <HAL_RCC_OscConfig+0x248>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf2:	f7fd f9bf 	bl	8001f74 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf8:	e00e      	b.n	8004c18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bfa:	f7fd f9bb 	bl	8001f74 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d907      	bls.n	8004c18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e150      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	42470000 	.word	0x42470000
 8004c14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c18:	4b88      	ldr	r3, [pc, #544]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1ea      	bne.n	8004bfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8097 	beq.w	8004d60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c32:	2300      	movs	r3, #0
 8004c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c36:	4b81      	ldr	r3, [pc, #516]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10f      	bne.n	8004c62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c42:	2300      	movs	r3, #0
 8004c44:	60bb      	str	r3, [r7, #8]
 8004c46:	4b7d      	ldr	r3, [pc, #500]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c52:	4b7a      	ldr	r3, [pc, #488]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c5a:	60bb      	str	r3, [r7, #8]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c62:	4b77      	ldr	r3, [pc, #476]	@ (8004e40 <HAL_RCC_OscConfig+0x474>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d118      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c6e:	4b74      	ldr	r3, [pc, #464]	@ (8004e40 <HAL_RCC_OscConfig+0x474>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a73      	ldr	r2, [pc, #460]	@ (8004e40 <HAL_RCC_OscConfig+0x474>)
 8004c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c7a:	f7fd f97b 	bl	8001f74 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c80:	e008      	b.n	8004c94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c82:	f7fd f977 	bl	8001f74 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e10c      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c94:	4b6a      	ldr	r3, [pc, #424]	@ (8004e40 <HAL_RCC_OscConfig+0x474>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0f0      	beq.n	8004c82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d106      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x2ea>
 8004ca8:	4b64      	ldr	r3, [pc, #400]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cac:	4a63      	ldr	r2, [pc, #396]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cae:	f043 0301 	orr.w	r3, r3, #1
 8004cb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cb4:	e01c      	b.n	8004cf0 <HAL_RCC_OscConfig+0x324>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	2b05      	cmp	r3, #5
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x30c>
 8004cbe:	4b5f      	ldr	r3, [pc, #380]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc2:	4a5e      	ldr	r2, [pc, #376]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cc4:	f043 0304 	orr.w	r3, r3, #4
 8004cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cca:	4b5c      	ldr	r3, [pc, #368]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cce:	4a5b      	ldr	r2, [pc, #364]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cd0:	f043 0301 	orr.w	r3, r3, #1
 8004cd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cd6:	e00b      	b.n	8004cf0 <HAL_RCC_OscConfig+0x324>
 8004cd8:	4b58      	ldr	r3, [pc, #352]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cdc:	4a57      	ldr	r2, [pc, #348]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cde:	f023 0301 	bic.w	r3, r3, #1
 8004ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ce4:	4b55      	ldr	r3, [pc, #340]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce8:	4a54      	ldr	r2, [pc, #336]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004cea:	f023 0304 	bic.w	r3, r3, #4
 8004cee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d015      	beq.n	8004d24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf8:	f7fd f93c 	bl	8001f74 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cfe:	e00a      	b.n	8004d16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d00:	f7fd f938 	bl	8001f74 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e0cb      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d16:	4b49      	ldr	r3, [pc, #292]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0ee      	beq.n	8004d00 <HAL_RCC_OscConfig+0x334>
 8004d22:	e014      	b.n	8004d4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d24:	f7fd f926 	bl	8001f74 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d2a:	e00a      	b.n	8004d42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2c:	f7fd f922 	bl	8001f74 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d901      	bls.n	8004d42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e0b5      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d42:	4b3e      	ldr	r3, [pc, #248]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1ee      	bne.n	8004d2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d4e:	7dfb      	ldrb	r3, [r7, #23]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d105      	bne.n	8004d60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d54:	4b39      	ldr	r3, [pc, #228]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d58:	4a38      	ldr	r2, [pc, #224]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80a1 	beq.w	8004eac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d6a:	4b34      	ldr	r3, [pc, #208]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 030c 	and.w	r3, r3, #12
 8004d72:	2b08      	cmp	r3, #8
 8004d74:	d05c      	beq.n	8004e30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d141      	bne.n	8004e02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7e:	4b31      	ldr	r3, [pc, #196]	@ (8004e44 <HAL_RCC_OscConfig+0x478>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d84:	f7fd f8f6 	bl	8001f74 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8c:	f7fd f8f2 	bl	8001f74 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e087      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d9e:	4b27      	ldr	r3, [pc, #156]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69da      	ldr	r2, [r3, #28]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db8:	019b      	lsls	r3, r3, #6
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc0:	085b      	lsrs	r3, r3, #1
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	041b      	lsls	r3, r3, #16
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dcc:	061b      	lsls	r3, r3, #24
 8004dce:	491b      	ldr	r1, [pc, #108]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8004e44 <HAL_RCC_OscConfig+0x478>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dda:	f7fd f8cb 	bl	8001f74 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de0:	e008      	b.n	8004df4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de2:	f7fd f8c7 	bl	8001f74 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d901      	bls.n	8004df4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e05c      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004df4:	4b11      	ldr	r3, [pc, #68]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0f0      	beq.n	8004de2 <HAL_RCC_OscConfig+0x416>
 8004e00:	e054      	b.n	8004eac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e02:	4b10      	ldr	r3, [pc, #64]	@ (8004e44 <HAL_RCC_OscConfig+0x478>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e08:	f7fd f8b4 	bl	8001f74 <HAL_GetTick>
 8004e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e10:	f7fd f8b0 	bl	8001f74 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e045      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e22:	4b06      	ldr	r3, [pc, #24]	@ (8004e3c <HAL_RCC_OscConfig+0x470>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f0      	bne.n	8004e10 <HAL_RCC_OscConfig+0x444>
 8004e2e:	e03d      	b.n	8004eac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d107      	bne.n	8004e48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e038      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
 8004e3c:	40023800 	.word	0x40023800
 8004e40:	40007000 	.word	0x40007000
 8004e44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e48:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb8 <HAL_RCC_OscConfig+0x4ec>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d028      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d121      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d11a      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e78:	4013      	ands	r3, r2
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d111      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8e:	085b      	lsrs	r3, r3, #1
 8004e90:	3b01      	subs	r3, #1
 8004e92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d107      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d001      	beq.n	8004eac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e000      	b.n	8004eae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3718      	adds	r7, #24
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	40023800 	.word	0x40023800

08004ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0cc      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ed0:	4b68      	ldr	r3, [pc, #416]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d90c      	bls.n	8004ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ede:	4b65      	ldr	r3, [pc, #404]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	b2d2      	uxtb	r2, r2
 8004ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee6:	4b63      	ldr	r3, [pc, #396]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d001      	beq.n	8004ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0b8      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d020      	beq.n	8004f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0304 	and.w	r3, r3, #4
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f10:	4b59      	ldr	r3, [pc, #356]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	4a58      	ldr	r2, [pc, #352]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d005      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f28:	4b53      	ldr	r3, [pc, #332]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	4a52      	ldr	r2, [pc, #328]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f34:	4b50      	ldr	r3, [pc, #320]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	494d      	ldr	r1, [pc, #308]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d044      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d107      	bne.n	8004f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5a:	4b47      	ldr	r3, [pc, #284]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d119      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e07f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d003      	beq.n	8004f7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	d107      	bne.n	8004f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e06f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e067      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f9a:	4b37      	ldr	r3, [pc, #220]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f023 0203 	bic.w	r2, r3, #3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	4934      	ldr	r1, [pc, #208]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fac:	f7fc ffe2 	bl	8001f74 <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb2:	e00a      	b.n	8004fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb4:	f7fc ffde 	bl	8001f74 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e04f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fca:	4b2b      	ldr	r3, [pc, #172]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 020c 	and.w	r2, r3, #12
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d1eb      	bne.n	8004fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fdc:	4b25      	ldr	r3, [pc, #148]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d20c      	bcs.n	8005004 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fea:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b20      	ldr	r3, [pc, #128]	@ (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d001      	beq.n	8005004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e032      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005010:	4b19      	ldr	r3, [pc, #100]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	4916      	ldr	r1, [pc, #88]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	4313      	orrs	r3, r2
 8005020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0308 	and.w	r3, r3, #8
 800502a:	2b00      	cmp	r3, #0
 800502c:	d009      	beq.n	8005042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800502e:	4b12      	ldr	r3, [pc, #72]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	490e      	ldr	r1, [pc, #56]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005042:	f000 f821 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8005046:	4602      	mov	r2, r0
 8005048:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	091b      	lsrs	r3, r3, #4
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	490a      	ldr	r1, [pc, #40]	@ (800507c <HAL_RCC_ClockConfig+0x1c0>)
 8005054:	5ccb      	ldrb	r3, [r1, r3]
 8005056:	fa22 f303 	lsr.w	r3, r2, r3
 800505a:	4a09      	ldr	r2, [pc, #36]	@ (8005080 <HAL_RCC_ClockConfig+0x1c4>)
 800505c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800505e:	4b09      	ldr	r3, [pc, #36]	@ (8005084 <HAL_RCC_ClockConfig+0x1c8>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f7fc ff42 	bl	8001eec <HAL_InitTick>

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40023c00 	.word	0x40023c00
 8005078:	40023800 	.word	0x40023800
 800507c:	0800ceec 	.word	0x0800ceec
 8005080:	20000000 	.word	0x20000000
 8005084:	20000004 	.word	0x20000004

08005088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800508c:	b090      	sub	sp, #64	@ 0x40
 800508e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050a0:	4b59      	ldr	r3, [pc, #356]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 030c 	and.w	r3, r3, #12
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	d00d      	beq.n	80050c8 <HAL_RCC_GetSysClockFreq+0x40>
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	f200 80a1 	bhi.w	80051f4 <HAL_RCC_GetSysClockFreq+0x16c>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <HAL_RCC_GetSysClockFreq+0x34>
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d003      	beq.n	80050c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80050ba:	e09b      	b.n	80051f4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050bc:	4b53      	ldr	r3, [pc, #332]	@ (800520c <HAL_RCC_GetSysClockFreq+0x184>)
 80050be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050c0:	e09b      	b.n	80051fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050c2:	4b53      	ldr	r3, [pc, #332]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x188>)
 80050c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050c6:	e098      	b.n	80051fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050c8:	4b4f      	ldr	r3, [pc, #316]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050d2:	4b4d      	ldr	r3, [pc, #308]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d028      	beq.n	8005130 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050de:	4b4a      	ldr	r3, [pc, #296]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	099b      	lsrs	r3, r3, #6
 80050e4:	2200      	movs	r2, #0
 80050e6:	623b      	str	r3, [r7, #32]
 80050e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80050f0:	2100      	movs	r1, #0
 80050f2:	4b47      	ldr	r3, [pc, #284]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x188>)
 80050f4:	fb03 f201 	mul.w	r2, r3, r1
 80050f8:	2300      	movs	r3, #0
 80050fa:	fb00 f303 	mul.w	r3, r0, r3
 80050fe:	4413      	add	r3, r2
 8005100:	4a43      	ldr	r2, [pc, #268]	@ (8005210 <HAL_RCC_GetSysClockFreq+0x188>)
 8005102:	fba0 1202 	umull	r1, r2, r0, r2
 8005106:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005108:	460a      	mov	r2, r1
 800510a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800510c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800510e:	4413      	add	r3, r2
 8005110:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005114:	2200      	movs	r2, #0
 8005116:	61bb      	str	r3, [r7, #24]
 8005118:	61fa      	str	r2, [r7, #28]
 800511a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800511e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005122:	f7fb fd49 	bl	8000bb8 <__aeabi_uldivmod>
 8005126:	4602      	mov	r2, r0
 8005128:	460b      	mov	r3, r1
 800512a:	4613      	mov	r3, r2
 800512c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800512e:	e053      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005130:	4b35      	ldr	r3, [pc, #212]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	099b      	lsrs	r3, r3, #6
 8005136:	2200      	movs	r2, #0
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	617a      	str	r2, [r7, #20]
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005142:	f04f 0b00 	mov.w	fp, #0
 8005146:	4652      	mov	r2, sl
 8005148:	465b      	mov	r3, fp
 800514a:	f04f 0000 	mov.w	r0, #0
 800514e:	f04f 0100 	mov.w	r1, #0
 8005152:	0159      	lsls	r1, r3, #5
 8005154:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005158:	0150      	lsls	r0, r2, #5
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	ebb2 080a 	subs.w	r8, r2, sl
 8005162:	eb63 090b 	sbc.w	r9, r3, fp
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005172:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005176:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800517a:	ebb2 0408 	subs.w	r4, r2, r8
 800517e:	eb63 0509 	sbc.w	r5, r3, r9
 8005182:	f04f 0200 	mov.w	r2, #0
 8005186:	f04f 0300 	mov.w	r3, #0
 800518a:	00eb      	lsls	r3, r5, #3
 800518c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005190:	00e2      	lsls	r2, r4, #3
 8005192:	4614      	mov	r4, r2
 8005194:	461d      	mov	r5, r3
 8005196:	eb14 030a 	adds.w	r3, r4, sl
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	eb45 030b 	adc.w	r3, r5, fp
 80051a0:	607b      	str	r3, [r7, #4]
 80051a2:	f04f 0200 	mov.w	r2, #0
 80051a6:	f04f 0300 	mov.w	r3, #0
 80051aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051ae:	4629      	mov	r1, r5
 80051b0:	028b      	lsls	r3, r1, #10
 80051b2:	4621      	mov	r1, r4
 80051b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051b8:	4621      	mov	r1, r4
 80051ba:	028a      	lsls	r2, r1, #10
 80051bc:	4610      	mov	r0, r2
 80051be:	4619      	mov	r1, r3
 80051c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051c2:	2200      	movs	r2, #0
 80051c4:	60bb      	str	r3, [r7, #8]
 80051c6:	60fa      	str	r2, [r7, #12]
 80051c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051cc:	f7fb fcf4 	bl	8000bb8 <__aeabi_uldivmod>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4613      	mov	r3, r2
 80051d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80051d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x180>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	0c1b      	lsrs	r3, r3, #16
 80051de:	f003 0303 	and.w	r3, r3, #3
 80051e2:	3301      	adds	r3, #1
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80051e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051f2:	e002      	b.n	80051fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051f4:	4b05      	ldr	r3, [pc, #20]	@ (800520c <HAL_RCC_GetSysClockFreq+0x184>)
 80051f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3740      	adds	r7, #64	@ 0x40
 8005200:	46bd      	mov	sp, r7
 8005202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005206:	bf00      	nop
 8005208:	40023800 	.word	0x40023800
 800520c:	00f42400 	.word	0x00f42400
 8005210:	017d7840 	.word	0x017d7840

08005214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005218:	4b03      	ldr	r3, [pc, #12]	@ (8005228 <HAL_RCC_GetHCLKFreq+0x14>)
 800521a:	681b      	ldr	r3, [r3, #0]
}
 800521c:	4618      	mov	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	20000000 	.word	0x20000000

0800522c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005230:	f7ff fff0 	bl	8005214 <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b05      	ldr	r3, [pc, #20]	@ (800524c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	0a9b      	lsrs	r3, r3, #10
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4903      	ldr	r1, [pc, #12]	@ (8005250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40023800 	.word	0x40023800
 8005250:	0800cefc 	.word	0x0800cefc

08005254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e041      	b.n	80052ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fc fafe 	bl	800187c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3304      	adds	r3, #4
 8005290:	4619      	mov	r1, r3
 8005292:	4610      	mov	r0, r2
 8005294:	f000 fb66 	bl	8005964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b082      	sub	sp, #8
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d101      	bne.n	8005304 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e041      	b.n	8005388 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d106      	bne.n	800531e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 f839 	bl	8005390 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2202      	movs	r2, #2
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	3304      	adds	r3, #4
 800532e:	4619      	mov	r1, r3
 8005330:	4610      	mov	r0, r2
 8005332:	f000 fb17 	bl	8005964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}

08005390 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d109      	bne.n	80053c8 <HAL_TIM_PWM_Start+0x24>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b01      	cmp	r3, #1
 80053be:	bf14      	ite	ne
 80053c0:	2301      	movne	r3, #1
 80053c2:	2300      	moveq	r3, #0
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	e022      	b.n	800540e <HAL_TIM_PWM_Start+0x6a>
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d109      	bne.n	80053e2 <HAL_TIM_PWM_Start+0x3e>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	bf14      	ite	ne
 80053da:	2301      	movne	r3, #1
 80053dc:	2300      	moveq	r3, #0
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	e015      	b.n	800540e <HAL_TIM_PWM_Start+0x6a>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d109      	bne.n	80053fc <HAL_TIM_PWM_Start+0x58>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	bf14      	ite	ne
 80053f4:	2301      	movne	r3, #1
 80053f6:	2300      	moveq	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	e008      	b.n	800540e <HAL_TIM_PWM_Start+0x6a>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b01      	cmp	r3, #1
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e068      	b.n	80054e8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d104      	bne.n	8005426 <HAL_TIM_PWM_Start+0x82>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2202      	movs	r2, #2
 8005420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005424:	e013      	b.n	800544e <HAL_TIM_PWM_Start+0xaa>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b04      	cmp	r3, #4
 800542a:	d104      	bne.n	8005436 <HAL_TIM_PWM_Start+0x92>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005434:	e00b      	b.n	800544e <HAL_TIM_PWM_Start+0xaa>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b08      	cmp	r3, #8
 800543a:	d104      	bne.n	8005446 <HAL_TIM_PWM_Start+0xa2>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2202      	movs	r2, #2
 8005440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005444:	e003      	b.n	800544e <HAL_TIM_PWM_Start+0xaa>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2202      	movs	r2, #2
 800544a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2201      	movs	r2, #1
 8005454:	6839      	ldr	r1, [r7, #0]
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fd36 	bl	8005ec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a23      	ldr	r2, [pc, #140]	@ (80054f0 <HAL_TIM_PWM_Start+0x14c>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d107      	bne.n	8005476 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a1d      	ldr	r2, [pc, #116]	@ (80054f0 <HAL_TIM_PWM_Start+0x14c>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d018      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x10e>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005488:	d013      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x10e>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a19      	ldr	r2, [pc, #100]	@ (80054f4 <HAL_TIM_PWM_Start+0x150>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00e      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x10e>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a17      	ldr	r2, [pc, #92]	@ (80054f8 <HAL_TIM_PWM_Start+0x154>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d009      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x10e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a16      	ldr	r2, [pc, #88]	@ (80054fc <HAL_TIM_PWM_Start+0x158>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d004      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x10e>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a14      	ldr	r2, [pc, #80]	@ (8005500 <HAL_TIM_PWM_Start+0x15c>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d111      	bne.n	80054d6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b06      	cmp	r3, #6
 80054c2:	d010      	beq.n	80054e6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0201 	orr.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d4:	e007      	b.n	80054e6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0201 	orr.w	r2, r2, #1
 80054e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40010000 	.word	0x40010000
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800
 80054fc:	40000c00 	.word	0x40000c00
 8005500:	40014000 	.word	0x40014000

08005504 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e097      	b.n	8005648 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d106      	bne.n	8005532 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7fc f9c7 	bl	80018c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2202      	movs	r2, #2
 8005536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6812      	ldr	r2, [r2, #0]
 8005544:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005548:	f023 0307 	bic.w	r3, r3, #7
 800554c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3304      	adds	r3, #4
 8005556:	4619      	mov	r1, r3
 8005558:	4610      	mov	r0, r2
 800555a:	f000 fa03 	bl	8005964 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005586:	f023 0303 	bic.w	r3, r3, #3
 800558a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	021b      	lsls	r3, r3, #8
 8005596:	4313      	orrs	r3, r2
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	4313      	orrs	r3, r2
 800559c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80055a4:	f023 030c 	bic.w	r3, r3, #12
 80055a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68da      	ldr	r2, [r3, #12]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	021b      	lsls	r3, r3, #8
 80055c0:	4313      	orrs	r3, r2
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	011a      	lsls	r2, r3, #4
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	031b      	lsls	r3, r3, #12
 80055d4:	4313      	orrs	r3, r2
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80055e2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	4313      	orrs	r3, r2
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800565c:	2300      	movs	r3, #0
 800565e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800566a:	2302      	movs	r3, #2
 800566c:	e0ae      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b0c      	cmp	r3, #12
 800567a:	f200 809f 	bhi.w	80057bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800567e:	a201      	add	r2, pc, #4	@ (adr r2, 8005684 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005684:	080056b9 	.word	0x080056b9
 8005688:	080057bd 	.word	0x080057bd
 800568c:	080057bd 	.word	0x080057bd
 8005690:	080057bd 	.word	0x080057bd
 8005694:	080056f9 	.word	0x080056f9
 8005698:	080057bd 	.word	0x080057bd
 800569c:	080057bd 	.word	0x080057bd
 80056a0:	080057bd 	.word	0x080057bd
 80056a4:	0800573b 	.word	0x0800573b
 80056a8:	080057bd 	.word	0x080057bd
 80056ac:	080057bd 	.word	0x080057bd
 80056b0:	080057bd 	.word	0x080057bd
 80056b4:	0800577b 	.word	0x0800577b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68b9      	ldr	r1, [r7, #8]
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 f9dc 	bl	8005a7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f042 0208 	orr.w	r2, r2, #8
 80056d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0204 	bic.w	r2, r2, #4
 80056e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6999      	ldr	r1, [r3, #24]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	691a      	ldr	r2, [r3, #16]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	619a      	str	r2, [r3, #24]
      break;
 80056f6:	e064      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68b9      	ldr	r1, [r7, #8]
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 fa22 	bl	8005b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	699a      	ldr	r2, [r3, #24]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	699a      	ldr	r2, [r3, #24]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6999      	ldr	r1, [r3, #24]
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	021a      	lsls	r2, r3, #8
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	619a      	str	r2, [r3, #24]
      break;
 8005738:	e043      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68b9      	ldr	r1, [r7, #8]
 8005740:	4618      	mov	r0, r3
 8005742:	f000 fa6d 	bl	8005c20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	69da      	ldr	r2, [r3, #28]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f042 0208 	orr.w	r2, r2, #8
 8005754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69da      	ldr	r2, [r3, #28]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 0204 	bic.w	r2, r2, #4
 8005764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	69d9      	ldr	r1, [r3, #28]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	61da      	str	r2, [r3, #28]
      break;
 8005778:	e023      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68b9      	ldr	r1, [r7, #8]
 8005780:	4618      	mov	r0, r3
 8005782:	f000 fab7 	bl	8005cf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69da      	ldr	r2, [r3, #28]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69da      	ldr	r2, [r3, #28]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69d9      	ldr	r1, [r3, #28]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	021a      	lsls	r2, r3, #8
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	61da      	str	r2, [r3, #28]
      break;
 80057ba:	e002      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	75fb      	strb	r3, [r7, #23]
      break;
 80057c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d101      	bne.n	80057f0 <HAL_TIM_ConfigClockSource+0x1c>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e0b4      	b.n	800595a <HAL_TIM_ConfigClockSource+0x186>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800580e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005816:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005828:	d03e      	beq.n	80058a8 <HAL_TIM_ConfigClockSource+0xd4>
 800582a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800582e:	f200 8087 	bhi.w	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005836:	f000 8086 	beq.w	8005946 <HAL_TIM_ConfigClockSource+0x172>
 800583a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800583e:	d87f      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005840:	2b70      	cmp	r3, #112	@ 0x70
 8005842:	d01a      	beq.n	800587a <HAL_TIM_ConfigClockSource+0xa6>
 8005844:	2b70      	cmp	r3, #112	@ 0x70
 8005846:	d87b      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005848:	2b60      	cmp	r3, #96	@ 0x60
 800584a:	d050      	beq.n	80058ee <HAL_TIM_ConfigClockSource+0x11a>
 800584c:	2b60      	cmp	r3, #96	@ 0x60
 800584e:	d877      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005850:	2b50      	cmp	r3, #80	@ 0x50
 8005852:	d03c      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0xfa>
 8005854:	2b50      	cmp	r3, #80	@ 0x50
 8005856:	d873      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005858:	2b40      	cmp	r3, #64	@ 0x40
 800585a:	d058      	beq.n	800590e <HAL_TIM_ConfigClockSource+0x13a>
 800585c:	2b40      	cmp	r3, #64	@ 0x40
 800585e:	d86f      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005860:	2b30      	cmp	r3, #48	@ 0x30
 8005862:	d064      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x15a>
 8005864:	2b30      	cmp	r3, #48	@ 0x30
 8005866:	d86b      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b20      	cmp	r3, #32
 800586a:	d060      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x15a>
 800586c:	2b20      	cmp	r3, #32
 800586e:	d867      	bhi.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
 8005870:	2b00      	cmp	r3, #0
 8005872:	d05c      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x15a>
 8005874:	2b10      	cmp	r3, #16
 8005876:	d05a      	beq.n	800592e <HAL_TIM_ConfigClockSource+0x15a>
 8005878:	e062      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800588a:	f000 fafd 	bl	8005e88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800589c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	609a      	str	r2, [r3, #8]
      break;
 80058a6:	e04f      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058b8:	f000 fae6 	bl	8005e88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058ca:	609a      	str	r2, [r3, #8]
      break;
 80058cc:	e03c      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058da:	461a      	mov	r2, r3
 80058dc:	f000 fa5a 	bl	8005d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2150      	movs	r1, #80	@ 0x50
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 fab3 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 80058ec:	e02c      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058fa:	461a      	mov	r2, r3
 80058fc:	f000 fa79 	bl	8005df2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2160      	movs	r1, #96	@ 0x60
 8005906:	4618      	mov	r0, r3
 8005908:	f000 faa3 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800590c:	e01c      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800591a:	461a      	mov	r2, r3
 800591c:	f000 fa3a 	bl	8005d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2140      	movs	r1, #64	@ 0x40
 8005926:	4618      	mov	r0, r3
 8005928:	f000 fa93 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800592c:	e00c      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4619      	mov	r1, r3
 8005938:	4610      	mov	r0, r2
 800593a:	f000 fa8a 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 800593e:	e003      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	73fb      	strb	r3, [r7, #15]
      break;
 8005944:	e000      	b.n	8005948 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005958:	7bfb      	ldrb	r3, [r7, #15]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a3a      	ldr	r2, [pc, #232]	@ (8005a60 <TIM_Base_SetConfig+0xfc>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00f      	beq.n	800599c <TIM_Base_SetConfig+0x38>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005982:	d00b      	beq.n	800599c <TIM_Base_SetConfig+0x38>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a37      	ldr	r2, [pc, #220]	@ (8005a64 <TIM_Base_SetConfig+0x100>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d007      	beq.n	800599c <TIM_Base_SetConfig+0x38>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a36      	ldr	r2, [pc, #216]	@ (8005a68 <TIM_Base_SetConfig+0x104>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d003      	beq.n	800599c <TIM_Base_SetConfig+0x38>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a35      	ldr	r2, [pc, #212]	@ (8005a6c <TIM_Base_SetConfig+0x108>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d108      	bne.n	80059ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a60 <TIM_Base_SetConfig+0xfc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d01b      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059bc:	d017      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a28      	ldr	r2, [pc, #160]	@ (8005a64 <TIM_Base_SetConfig+0x100>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d013      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a27      	ldr	r2, [pc, #156]	@ (8005a68 <TIM_Base_SetConfig+0x104>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d00f      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a26      	ldr	r2, [pc, #152]	@ (8005a6c <TIM_Base_SetConfig+0x108>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d00b      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a25      	ldr	r2, [pc, #148]	@ (8005a70 <TIM_Base_SetConfig+0x10c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d007      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a24      	ldr	r2, [pc, #144]	@ (8005a74 <TIM_Base_SetConfig+0x110>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d003      	beq.n	80059ee <TIM_Base_SetConfig+0x8a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a23      	ldr	r2, [pc, #140]	@ (8005a78 <TIM_Base_SetConfig+0x114>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d108      	bne.n	8005a00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a0e      	ldr	r2, [pc, #56]	@ (8005a60 <TIM_Base_SetConfig+0xfc>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d103      	bne.n	8005a34 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d105      	bne.n	8005a52 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f023 0201 	bic.w	r2, r3, #1
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	611a      	str	r2, [r3, #16]
  }
}
 8005a52:	bf00      	nop
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	40010000 	.word	0x40010000
 8005a64:	40000400 	.word	0x40000400
 8005a68:	40000800 	.word	0x40000800
 8005a6c:	40000c00 	.word	0x40000c00
 8005a70:	40014000 	.word	0x40014000
 8005a74:	40014400 	.word	0x40014400
 8005a78:	40014800 	.word	0x40014800

08005a7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	f023 0201 	bic.w	r2, r3, #1
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f023 0303 	bic.w	r3, r3, #3
 8005ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f023 0302 	bic.w	r3, r3, #2
 8005ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8005b44 <TIM_OC1_SetConfig+0xc8>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d10c      	bne.n	8005af2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f023 0308 	bic.w	r3, r3, #8
 8005ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f023 0304 	bic.w	r3, r3, #4
 8005af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a13      	ldr	r2, [pc, #76]	@ (8005b44 <TIM_OC1_SetConfig+0xc8>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d111      	bne.n	8005b1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685a      	ldr	r2, [r3, #4]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	621a      	str	r2, [r3, #32]
}
 8005b38:	bf00      	nop
 8005b3a:	371c      	adds	r7, #28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr
 8005b44:	40010000 	.word	0x40010000

08005b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	f023 0210 	bic.w	r2, r3, #16
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	021b      	lsls	r3, r3, #8
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f023 0320 	bic.w	r3, r3, #32
 8005b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	011b      	lsls	r3, r3, #4
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c1c <TIM_OC2_SetConfig+0xd4>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10d      	bne.n	8005bc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a15      	ldr	r2, [pc, #84]	@ (8005c1c <TIM_OC2_SetConfig+0xd4>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d113      	bne.n	8005bf4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	621a      	str	r2, [r3, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	40010000 	.word	0x40010000

08005c20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0303 	bic.w	r3, r3, #3
 8005c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	021b      	lsls	r3, r3, #8
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf0 <TIM_OC3_SetConfig+0xd0>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d10d      	bne.n	8005c9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	021b      	lsls	r3, r3, #8
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a14      	ldr	r2, [pc, #80]	@ (8005cf0 <TIM_OC3_SetConfig+0xd0>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d113      	bne.n	8005cca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	693a      	ldr	r2, [r7, #16]
 8005cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685a      	ldr	r2, [r3, #4]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	621a      	str	r2, [r3, #32]
}
 8005ce4:	bf00      	nop
 8005ce6:	371c      	adds	r7, #28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	40010000 	.word	0x40010000

08005cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a1b      	ldr	r3, [r3, #32]
 8005d08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	021b      	lsls	r3, r3, #8
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	031b      	lsls	r3, r3, #12
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a10      	ldr	r2, [pc, #64]	@ (8005d90 <TIM_OC4_SetConfig+0x9c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d109      	bne.n	8005d68 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	019b      	lsls	r3, r3, #6
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685a      	ldr	r2, [r3, #4]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	40010000 	.word	0x40010000

08005d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	f023 0201 	bic.w	r2, r3, #1
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	f023 030a 	bic.w	r3, r3, #10
 8005dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	621a      	str	r2, [r3, #32]
}
 8005de6:	bf00      	nop
 8005de8:	371c      	adds	r7, #28
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b087      	sub	sp, #28
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	f023 0210 	bic.w	r2, r3, #16
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	031b      	lsls	r3, r3, #12
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	621a      	str	r2, [r3, #32]
}
 8005e46:	bf00      	nop
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f043 0307 	orr.w	r3, r3, #7
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	609a      	str	r2, [r3, #8]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
 8005e94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	021a      	lsls	r2, r3, #8
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	609a      	str	r2, [r3, #8]
}
 8005ebc:	bf00      	nop
 8005ebe:	371c      	adds	r7, #28
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b087      	sub	sp, #28
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f003 031f 	and.w	r3, r3, #31
 8005eda:	2201      	movs	r2, #1
 8005edc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a1a      	ldr	r2, [r3, #32]
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	43db      	mvns	r3, r3
 8005eea:	401a      	ands	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a1a      	ldr	r2, [r3, #32]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 031f 	and.w	r3, r3, #31
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	fa01 f303 	lsl.w	r3, r1, r3
 8005f00:	431a      	orrs	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	621a      	str	r2, [r3, #32]
}
 8005f06:	bf00      	nop
 8005f08:	371c      	adds	r7, #28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d101      	bne.n	8005f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f28:	2302      	movs	r3, #2
 8005f2a:	e050      	b.n	8005fce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d018      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f78:	d013      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a18      	ldr	r2, [pc, #96]	@ (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d00e      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a16      	ldr	r2, [pc, #88]	@ (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d009      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a15      	ldr	r2, [pc, #84]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d004      	beq.n	8005fa2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a13      	ldr	r2, [pc, #76]	@ (8005fec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d10c      	bne.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fa8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40010000 	.word	0x40010000
 8005fe0:	40000400 	.word	0x40000400
 8005fe4:	40000800 	.word	0x40000800
 8005fe8:	40000c00 	.word	0x40000c00
 8005fec:	40014000 	.word	0x40014000

08005ff0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006008:	2302      	movs	r3, #2
 800600a:	e03d      	b.n	8006088 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	4313      	orrs	r3, r2
 800603c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4313      	orrs	r3, r2
 800604a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	4313      	orrs	r3, r2
 8006066:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	69db      	ldr	r3, [r3, #28]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006094:	b084      	sub	sp, #16
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
 800609e:	f107 001c 	add.w	r0, r7, #28
 80060a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d123      	bne.n	80060f6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80060c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060d6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d105      	bne.n	80060ea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 fae8 	bl	80076c0 <USB_CoreReset>
 80060f0:	4603      	mov	r3, r0
 80060f2:	73fb      	strb	r3, [r7, #15]
 80060f4:	e01b      	b.n	800612e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f001 fadc 	bl	80076c0 <USB_CoreReset>
 8006108:	4603      	mov	r3, r0
 800610a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800610c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006110:	2b00      	cmp	r3, #0
 8006112:	d106      	bne.n	8006122 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006118:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006120:	e005      	b.n	800612e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006126:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800612e:	7fbb      	ldrb	r3, [r7, #30]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d10b      	bne.n	800614c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f043 0206 	orr.w	r2, r3, #6
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f043 0220 	orr.w	r2, r3, #32
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800614c:	7bfb      	ldrb	r3, [r7, #15]
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006158:	b004      	add	sp, #16
 800615a:	4770      	bx	lr

0800615c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800615c:	b480      	push	{r7}
 800615e:	b087      	sub	sp, #28
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	4613      	mov	r3, r2
 8006168:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800616a:	79fb      	ldrb	r3, [r7, #7]
 800616c:	2b02      	cmp	r3, #2
 800616e:	d165      	bne.n	800623c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	4a41      	ldr	r2, [pc, #260]	@ (8006278 <USB_SetTurnaroundTime+0x11c>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d906      	bls.n	8006186 <USB_SetTurnaroundTime+0x2a>
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	4a40      	ldr	r2, [pc, #256]	@ (800627c <USB_SetTurnaroundTime+0x120>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d202      	bcs.n	8006186 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006180:	230f      	movs	r3, #15
 8006182:	617b      	str	r3, [r7, #20]
 8006184:	e062      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	4a3c      	ldr	r2, [pc, #240]	@ (800627c <USB_SetTurnaroundTime+0x120>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d306      	bcc.n	800619c <USB_SetTurnaroundTime+0x40>
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	4a3b      	ldr	r2, [pc, #236]	@ (8006280 <USB_SetTurnaroundTime+0x124>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d202      	bcs.n	800619c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006196:	230e      	movs	r3, #14
 8006198:	617b      	str	r3, [r7, #20]
 800619a:	e057      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4a38      	ldr	r2, [pc, #224]	@ (8006280 <USB_SetTurnaroundTime+0x124>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d306      	bcc.n	80061b2 <USB_SetTurnaroundTime+0x56>
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4a37      	ldr	r2, [pc, #220]	@ (8006284 <USB_SetTurnaroundTime+0x128>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d202      	bcs.n	80061b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80061ac:	230d      	movs	r3, #13
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	e04c      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	4a33      	ldr	r2, [pc, #204]	@ (8006284 <USB_SetTurnaroundTime+0x128>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d306      	bcc.n	80061c8 <USB_SetTurnaroundTime+0x6c>
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	4a32      	ldr	r2, [pc, #200]	@ (8006288 <USB_SetTurnaroundTime+0x12c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d802      	bhi.n	80061c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80061c2:	230c      	movs	r3, #12
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	e041      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006288 <USB_SetTurnaroundTime+0x12c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d906      	bls.n	80061de <USB_SetTurnaroundTime+0x82>
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4a2e      	ldr	r2, [pc, #184]	@ (800628c <USB_SetTurnaroundTime+0x130>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d802      	bhi.n	80061de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80061d8:	230b      	movs	r3, #11
 80061da:	617b      	str	r3, [r7, #20]
 80061dc:	e036      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	4a2a      	ldr	r2, [pc, #168]	@ (800628c <USB_SetTurnaroundTime+0x130>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d906      	bls.n	80061f4 <USB_SetTurnaroundTime+0x98>
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	4a29      	ldr	r2, [pc, #164]	@ (8006290 <USB_SetTurnaroundTime+0x134>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d802      	bhi.n	80061f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80061ee:	230a      	movs	r3, #10
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	e02b      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4a26      	ldr	r2, [pc, #152]	@ (8006290 <USB_SetTurnaroundTime+0x134>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d906      	bls.n	800620a <USB_SetTurnaroundTime+0xae>
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	4a25      	ldr	r2, [pc, #148]	@ (8006294 <USB_SetTurnaroundTime+0x138>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d202      	bcs.n	800620a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006204:	2309      	movs	r3, #9
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	e020      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	4a21      	ldr	r2, [pc, #132]	@ (8006294 <USB_SetTurnaroundTime+0x138>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d306      	bcc.n	8006220 <USB_SetTurnaroundTime+0xc4>
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	4a20      	ldr	r2, [pc, #128]	@ (8006298 <USB_SetTurnaroundTime+0x13c>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d802      	bhi.n	8006220 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800621a:	2308      	movs	r3, #8
 800621c:	617b      	str	r3, [r7, #20]
 800621e:	e015      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	4a1d      	ldr	r2, [pc, #116]	@ (8006298 <USB_SetTurnaroundTime+0x13c>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d906      	bls.n	8006236 <USB_SetTurnaroundTime+0xda>
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	4a1c      	ldr	r2, [pc, #112]	@ (800629c <USB_SetTurnaroundTime+0x140>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d202      	bcs.n	8006236 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006230:	2307      	movs	r3, #7
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	e00a      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006236:	2306      	movs	r3, #6
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	e007      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800623c:	79fb      	ldrb	r3, [r7, #7]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d102      	bne.n	8006248 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006242:	2309      	movs	r3, #9
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	e001      	b.n	800624c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006248:	2309      	movs	r3, #9
 800624a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	029b      	lsls	r3, r3, #10
 8006260:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006264:	431a      	orrs	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	371c      	adds	r7, #28
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr
 8006278:	00d8acbf 	.word	0x00d8acbf
 800627c:	00e4e1c0 	.word	0x00e4e1c0
 8006280:	00f42400 	.word	0x00f42400
 8006284:	01067380 	.word	0x01067380
 8006288:	011a499f 	.word	0x011a499f
 800628c:	01312cff 	.word	0x01312cff
 8006290:	014ca43f 	.word	0x014ca43f
 8006294:	016e3600 	.word	0x016e3600
 8006298:	01a6ab1f 	.word	0x01a6ab1f
 800629c:	01e84800 	.word	0x01e84800

080062a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f043 0201 	orr.w	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b083      	sub	sp, #12
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f023 0201 	bic.w	r2, r3, #1
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006300:	78fb      	ldrb	r3, [r7, #3]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d115      	bne.n	8006332 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006312:	200a      	movs	r0, #10
 8006314:	f7fb fe3a 	bl	8001f8c <HAL_Delay>
      ms += 10U;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	330a      	adds	r3, #10
 800631c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f001 f93f 	bl	80075a2 <USB_GetMode>
 8006324:	4603      	mov	r3, r0
 8006326:	2b01      	cmp	r3, #1
 8006328:	d01e      	beq.n	8006368 <USB_SetCurrentMode+0x84>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2bc7      	cmp	r3, #199	@ 0xc7
 800632e:	d9f0      	bls.n	8006312 <USB_SetCurrentMode+0x2e>
 8006330:	e01a      	b.n	8006368 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006332:	78fb      	ldrb	r3, [r7, #3]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d115      	bne.n	8006364 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006344:	200a      	movs	r0, #10
 8006346:	f7fb fe21 	bl	8001f8c <HAL_Delay>
      ms += 10U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	330a      	adds	r3, #10
 800634e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f001 f926 	bl	80075a2 <USB_GetMode>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d005      	beq.n	8006368 <USB_SetCurrentMode+0x84>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006360:	d9f0      	bls.n	8006344 <USB_SetCurrentMode+0x60>
 8006362:	e001      	b.n	8006368 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e005      	b.n	8006374 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2bc8      	cmp	r3, #200	@ 0xc8
 800636c:	d101      	bne.n	8006372 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800637c:	b084      	sub	sp, #16
 800637e:	b580      	push	{r7, lr}
 8006380:	b086      	sub	sp, #24
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
 8006386:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800638a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006396:	2300      	movs	r3, #0
 8006398:	613b      	str	r3, [r7, #16]
 800639a:	e009      	b.n	80063b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	3340      	adds	r3, #64	@ 0x40
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	2200      	movs	r2, #0
 80063a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	3301      	adds	r3, #1
 80063ae:	613b      	str	r3, [r7, #16]
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	2b0e      	cmp	r3, #14
 80063b4:	d9f2      	bls.n	800639c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80063b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d11c      	bne.n	80063f8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063cc:	f043 0302 	orr.w	r3, r3, #2
 80063d0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80063f6:	e00b      	b.n	8006410 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006408:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006416:	461a      	mov	r2, r3
 8006418:	2300      	movs	r3, #0
 800641a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800641c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006420:	2b01      	cmp	r3, #1
 8006422:	d10d      	bne.n	8006440 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006424:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006428:	2b00      	cmp	r3, #0
 800642a:	d104      	bne.n	8006436 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800642c:	2100      	movs	r1, #0
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f968 	bl	8006704 <USB_SetDevSpeed>
 8006434:	e008      	b.n	8006448 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006436:	2101      	movs	r1, #1
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 f963 	bl	8006704 <USB_SetDevSpeed>
 800643e:	e003      	b.n	8006448 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006440:	2103      	movs	r1, #3
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f95e 	bl	8006704 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006448:	2110      	movs	r1, #16
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 f8fa 	bl	8006644 <USB_FlushTxFifo>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f924 	bl	80066a8 <USB_FlushRxFifo>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006470:	461a      	mov	r2, r3
 8006472:	2300      	movs	r3, #0
 8006474:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800647c:	461a      	mov	r2, r3
 800647e:	2300      	movs	r3, #0
 8006480:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006488:	461a      	mov	r2, r3
 800648a:	2300      	movs	r3, #0
 800648c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800648e:	2300      	movs	r3, #0
 8006490:	613b      	str	r3, [r7, #16]
 8006492:	e043      	b.n	800651c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064aa:	d118      	bne.n	80064de <USB_DevInit+0x162>
    {
      if (i == 0U)
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10a      	bne.n	80064c8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064be:	461a      	mov	r2, r3
 80064c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	e013      	b.n	80064f0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d4:	461a      	mov	r2, r3
 80064d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80064da:	6013      	str	r3, [r2, #0]
 80064dc:	e008      	b.n	80064f0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	015a      	lsls	r2, r3, #5
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4413      	add	r3, r2
 80064e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ea:	461a      	mov	r2, r3
 80064ec:	2300      	movs	r3, #0
 80064ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fc:	461a      	mov	r2, r3
 80064fe:	2300      	movs	r3, #0
 8006500:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4413      	add	r3, r2
 800650a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800650e:	461a      	mov	r2, r3
 8006510:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006514:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	3301      	adds	r3, #1
 800651a:	613b      	str	r3, [r7, #16]
 800651c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006520:	461a      	mov	r2, r3
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	4293      	cmp	r3, r2
 8006526:	d3b5      	bcc.n	8006494 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006528:	2300      	movs	r3, #0
 800652a:	613b      	str	r3, [r7, #16]
 800652c:	e043      	b.n	80065b6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	4413      	add	r3, r2
 8006536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006540:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006544:	d118      	bne.n	8006578 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006558:	461a      	mov	r2, r3
 800655a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	e013      	b.n	800658a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	4413      	add	r3, r2
 800656a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656e:	461a      	mov	r2, r3
 8006570:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	e008      	b.n	800658a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	015a      	lsls	r2, r3, #5
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	4413      	add	r3, r2
 8006580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006584:	461a      	mov	r2, r3
 8006586:	2300      	movs	r3, #0
 8006588:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	461a      	mov	r2, r3
 8006598:	2300      	movs	r3, #0
 800659a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a8:	461a      	mov	r2, r3
 80065aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80065ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	3301      	adds	r3, #1
 80065b4:	613b      	str	r3, [r7, #16]
 80065b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80065ba:	461a      	mov	r2, r3
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	4293      	cmp	r3, r2
 80065c0:	d3b5      	bcc.n	800652e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065d4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80065e2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80065e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d105      	bne.n	80065f8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	f043 0210 	orr.w	r2, r3, #16
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	699a      	ldr	r2, [r3, #24]
 80065fc:	4b10      	ldr	r3, [pc, #64]	@ (8006640 <USB_DevInit+0x2c4>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006604:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006608:	2b00      	cmp	r3, #0
 800660a:	d005      	beq.n	8006618 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	f043 0208 	orr.w	r2, r3, #8
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006618:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800661c:	2b01      	cmp	r3, #1
 800661e:	d107      	bne.n	8006630 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006628:	f043 0304 	orr.w	r3, r3, #4
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006630:	7dfb      	ldrb	r3, [r7, #23]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3718      	adds	r7, #24
 8006636:	46bd      	mov	sp, r7
 8006638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800663c:	b004      	add	sp, #16
 800663e:	4770      	bx	lr
 8006640:	803c3800 	.word	0x803c3800

08006644 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	3301      	adds	r3, #1
 8006656:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800665e:	d901      	bls.n	8006664 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e01b      	b.n	800669c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	daf2      	bge.n	8006652 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	019b      	lsls	r3, r3, #6
 8006674:	f043 0220 	orr.w	r2, r3, #32
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	3301      	adds	r3, #1
 8006680:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006688:	d901      	bls.n	800668e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e006      	b.n	800669c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0320 	and.w	r3, r3, #32
 8006696:	2b20      	cmp	r3, #32
 8006698:	d0f0      	beq.n	800667c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3714      	adds	r7, #20
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066b0:	2300      	movs	r3, #0
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3301      	adds	r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066c0:	d901      	bls.n	80066c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e018      	b.n	80066f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	daf2      	bge.n	80066b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2210      	movs	r2, #16
 80066d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	3301      	adds	r3, #1
 80066dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066e4:	d901      	bls.n	80066ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e006      	b.n	80066f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0310 	and.w	r3, r3, #16
 80066f2:	2b10      	cmp	r3, #16
 80066f4:	d0f0      	beq.n	80066d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3714      	adds	r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	78fb      	ldrb	r3, [r7, #3]
 800671e:	68f9      	ldr	r1, [r7, #12]
 8006720:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006724:	4313      	orrs	r3, r2
 8006726:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr

08006736 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006736:	b480      	push	{r7}
 8006738:	b087      	sub	sp, #28
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0306 	and.w	r3, r3, #6
 800674e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006756:	2300      	movs	r3, #0
 8006758:	75fb      	strb	r3, [r7, #23]
 800675a:	e00a      	b.n	8006772 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d002      	beq.n	8006768 <USB_GetDevSpeed+0x32>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2b06      	cmp	r3, #6
 8006766:	d102      	bne.n	800676e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006768:	2302      	movs	r3, #2
 800676a:	75fb      	strb	r3, [r7, #23]
 800676c:	e001      	b.n	8006772 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800676e:	230f      	movs	r3, #15
 8006770:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006772:	7dfb      	ldrb	r3, [r7, #23]
}
 8006774:	4618      	mov	r0, r3
 8006776:	371c      	adds	r7, #28
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	785b      	ldrb	r3, [r3, #1]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d13a      	bne.n	8006812 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	f003 030f 	and.w	r3, r3, #15
 80067ac:	2101      	movs	r1, #1
 80067ae:	fa01 f303 	lsl.w	r3, r1, r3
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	68f9      	ldr	r1, [r7, #12]
 80067b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067ba:	4313      	orrs	r3, r2
 80067bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	015a      	lsls	r2, r3, #5
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	4413      	add	r3, r2
 80067c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d155      	bne.n	8006880 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	791b      	ldrb	r3, [r3, #4]
 80067ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	059b      	lsls	r3, r3, #22
 80067f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067f8:	4313      	orrs	r3, r2
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	0151      	lsls	r1, r2, #5
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	440a      	add	r2, r1
 8006802:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800680a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800680e:	6013      	str	r3, [r2, #0]
 8006810:	e036      	b.n	8006880 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006818:	69da      	ldr	r2, [r3, #28]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	2101      	movs	r1, #1
 8006824:	fa01 f303 	lsl.w	r3, r1, r3
 8006828:	041b      	lsls	r3, r3, #16
 800682a:	68f9      	ldr	r1, [r7, #12]
 800682c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006830:	4313      	orrs	r3, r2
 8006832:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	4413      	add	r3, r2
 800683c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d11a      	bne.n	8006880 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	791b      	ldrb	r3, [r3, #4]
 8006864:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006866:	430b      	orrs	r3, r1
 8006868:	4313      	orrs	r3, r2
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	0151      	lsls	r1, r2, #5
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	440a      	add	r2, r1
 8006872:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800687a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800687e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
	...

08006890 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006890:	b480      	push	{r7}
 8006892:	b085      	sub	sp, #20
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	785b      	ldrb	r3, [r3, #1]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d161      	bne.n	8006970 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	015a      	lsls	r2, r3, #5
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	4413      	add	r3, r2
 80068b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068c2:	d11f      	bne.n	8006904 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	015a      	lsls	r2, r3, #5
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	4413      	add	r3, r2
 80068cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68ba      	ldr	r2, [r7, #8]
 80068d4:	0151      	lsls	r1, r2, #5
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	440a      	add	r2, r1
 80068da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80068e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	0151      	lsls	r1, r2, #5
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	440a      	add	r2, r1
 80068fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006902:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800690a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	f003 030f 	and.w	r3, r3, #15
 8006914:	2101      	movs	r1, #1
 8006916:	fa01 f303 	lsl.w	r3, r1, r3
 800691a:	b29b      	uxth	r3, r3
 800691c:	43db      	mvns	r3, r3
 800691e:	68f9      	ldr	r1, [r7, #12]
 8006920:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006924:	4013      	ands	r3, r2
 8006926:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800692e:	69da      	ldr	r2, [r3, #28]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	f003 030f 	and.w	r3, r3, #15
 8006938:	2101      	movs	r1, #1
 800693a:	fa01 f303 	lsl.w	r3, r1, r3
 800693e:	b29b      	uxth	r3, r3
 8006940:	43db      	mvns	r3, r3
 8006942:	68f9      	ldr	r1, [r7, #12]
 8006944:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006948:	4013      	ands	r3, r2
 800694a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	015a      	lsls	r2, r3, #5
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	4413      	add	r3, r2
 8006954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	0159      	lsls	r1, r3, #5
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	440b      	add	r3, r1
 8006962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006966:	4619      	mov	r1, r3
 8006968:	4b35      	ldr	r3, [pc, #212]	@ (8006a40 <USB_DeactivateEndpoint+0x1b0>)
 800696a:	4013      	ands	r3, r2
 800696c:	600b      	str	r3, [r1, #0]
 800696e:	e060      	b.n	8006a32 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	015a      	lsls	r2, r3, #5
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	4413      	add	r3, r2
 8006978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006982:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006986:	d11f      	bne.n	80069c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	015a      	lsls	r2, r3, #5
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4413      	add	r3, r2
 8006990:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	0151      	lsls	r1, r2, #5
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	440a      	add	r2, r1
 800699e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	015a      	lsls	r2, r3, #5
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	4413      	add	r3, r2
 80069b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	0151      	lsls	r1, r2, #5
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	440a      	add	r2, r1
 80069be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	f003 030f 	and.w	r3, r3, #15
 80069d8:	2101      	movs	r1, #1
 80069da:	fa01 f303 	lsl.w	r3, r1, r3
 80069de:	041b      	lsls	r3, r3, #16
 80069e0:	43db      	mvns	r3, r3
 80069e2:	68f9      	ldr	r1, [r7, #12]
 80069e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069e8:	4013      	ands	r3, r2
 80069ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069f2:	69da      	ldr	r2, [r3, #28]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	f003 030f 	and.w	r3, r3, #15
 80069fc:	2101      	movs	r1, #1
 80069fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006a02:	041b      	lsls	r3, r3, #16
 8006a04:	43db      	mvns	r3, r3
 8006a06:	68f9      	ldr	r1, [r7, #12]
 8006a08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	015a      	lsls	r2, r3, #5
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	0159      	lsls	r1, r3, #5
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	440b      	add	r3, r1
 8006a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	4b05      	ldr	r3, [pc, #20]	@ (8006a44 <USB_DeactivateEndpoint+0x1b4>)
 8006a2e:	4013      	ands	r3, r2
 8006a30:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr
 8006a40:	ec337800 	.word	0xec337800
 8006a44:	eff37800 	.word	0xeff37800

08006a48 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b08a      	sub	sp, #40	@ 0x28
 8006a4c:	af02      	add	r7, sp, #8
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	4613      	mov	r3, r2
 8006a54:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	785b      	ldrb	r3, [r3, #1]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	f040 817f 	bne.w	8006d68 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d132      	bne.n	8006ad8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	015a      	lsls	r2, r3, #5
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	4413      	add	r3, r2
 8006a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	0151      	lsls	r1, r2, #5
 8006a84:	69fa      	ldr	r2, [r7, #28]
 8006a86:	440a      	add	r2, r1
 8006a88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a8c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006a90:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006a94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	015a      	lsls	r2, r3, #5
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	69ba      	ldr	r2, [r7, #24]
 8006aa6:	0151      	lsls	r1, r2, #5
 8006aa8:	69fa      	ldr	r2, [r7, #28]
 8006aaa:	440a      	add	r2, r1
 8006aac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ab0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ab4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	0151      	lsls	r1, r2, #5
 8006ac8:	69fa      	ldr	r2, [r7, #28]
 8006aca:	440a      	add	r2, r1
 8006acc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ad0:	0cdb      	lsrs	r3, r3, #19
 8006ad2:	04db      	lsls	r3, r3, #19
 8006ad4:	6113      	str	r3, [r2, #16]
 8006ad6:	e097      	b.n	8006c08 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	69ba      	ldr	r2, [r7, #24]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	69fa      	ldr	r2, [r7, #28]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006af2:	0cdb      	lsrs	r3, r3, #19
 8006af4:	04db      	lsls	r3, r3, #19
 8006af6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	69ba      	ldr	r2, [r7, #24]
 8006b08:	0151      	lsls	r1, r2, #5
 8006b0a:	69fa      	ldr	r2, [r7, #28]
 8006b0c:	440a      	add	r2, r1
 8006b0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b12:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006b16:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006b1a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d11a      	bne.n	8006b58 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	691a      	ldr	r2, [r3, #16]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d903      	bls.n	8006b36 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	689a      	ldr	r2, [r3, #8]
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	015a      	lsls	r2, r3, #5
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	0151      	lsls	r1, r2, #5
 8006b48:	69fa      	ldr	r2, [r7, #28]
 8006b4a:	440a      	add	r2, r1
 8006b4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b54:	6113      	str	r3, [r2, #16]
 8006b56:	e044      	b.n	8006be2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	691a      	ldr	r2, [r3, #16]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	4413      	add	r3, r2
 8006b62:	1e5a      	subs	r2, r3, #1
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b6c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	015a      	lsls	r2, r3, #5
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	4413      	add	r3, r2
 8006b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b7a:	691a      	ldr	r2, [r3, #16]
 8006b7c:	8afb      	ldrh	r3, [r7, #22]
 8006b7e:	04d9      	lsls	r1, r3, #19
 8006b80:	4ba4      	ldr	r3, [pc, #656]	@ (8006e14 <USB_EPStartXfer+0x3cc>)
 8006b82:	400b      	ands	r3, r1
 8006b84:	69b9      	ldr	r1, [r7, #24]
 8006b86:	0148      	lsls	r0, r1, #5
 8006b88:	69f9      	ldr	r1, [r7, #28]
 8006b8a:	4401      	add	r1, r0
 8006b8c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b90:	4313      	orrs	r3, r2
 8006b92:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	791b      	ldrb	r3, [r3, #4]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d122      	bne.n	8006be2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	69ba      	ldr	r2, [r7, #24]
 8006bac:	0151      	lsls	r1, r2, #5
 8006bae:	69fa      	ldr	r2, [r7, #28]
 8006bb0:	440a      	add	r2, r1
 8006bb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bb6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006bba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	015a      	lsls	r2, r3, #5
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc8:	691a      	ldr	r2, [r3, #16]
 8006bca:	8afb      	ldrh	r3, [r7, #22]
 8006bcc:	075b      	lsls	r3, r3, #29
 8006bce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006bd2:	69b9      	ldr	r1, [r7, #24]
 8006bd4:	0148      	lsls	r0, r1, #5
 8006bd6:	69f9      	ldr	r1, [r7, #28]
 8006bd8:	4401      	add	r1, r0
 8006bda:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006bde:	4313      	orrs	r3, r2
 8006be0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bee:	691a      	ldr	r2, [r3, #16]
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bf8:	69b9      	ldr	r1, [r7, #24]
 8006bfa:	0148      	lsls	r0, r1, #5
 8006bfc:	69f9      	ldr	r1, [r7, #28]
 8006bfe:	4401      	add	r1, r0
 8006c00:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006c04:	4313      	orrs	r3, r2
 8006c06:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c08:	79fb      	ldrb	r3, [r7, #7]
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d14b      	bne.n	8006ca6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d009      	beq.n	8006c2a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	015a      	lsls	r2, r3, #5
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c22:	461a      	mov	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	791b      	ldrb	r3, [r3, #4]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d128      	bne.n	8006c84 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d110      	bne.n	8006c64 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	015a      	lsls	r2, r3, #5
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	4413      	add	r3, r2
 8006c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	69ba      	ldr	r2, [r7, #24]
 8006c52:	0151      	lsls	r1, r2, #5
 8006c54:	69fa      	ldr	r2, [r7, #28]
 8006c56:	440a      	add	r2, r1
 8006c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	e00f      	b.n	8006c84 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	69ba      	ldr	r2, [r7, #24]
 8006c74:	0151      	lsls	r1, r2, #5
 8006c76:	69fa      	ldr	r2, [r7, #28]
 8006c78:	440a      	add	r2, r1
 8006c7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c82:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	015a      	lsls	r2, r3, #5
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	0151      	lsls	r1, r2, #5
 8006c96:	69fa      	ldr	r2, [r7, #28]
 8006c98:	440a      	add	r2, r1
 8006c9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c9e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	e166      	b.n	8006f74 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	69ba      	ldr	r2, [r7, #24]
 8006cb6:	0151      	lsls	r1, r2, #5
 8006cb8:	69fa      	ldr	r2, [r7, #28]
 8006cba:	440a      	add	r2, r1
 8006cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cc0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006cc4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	791b      	ldrb	r3, [r3, #4]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d015      	beq.n	8006cfa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 814e 	beq.w	8006f74 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	f003 030f 	and.w	r3, r3, #15
 8006ce8:	2101      	movs	r1, #1
 8006cea:	fa01 f303 	lsl.w	r3, r1, r3
 8006cee:	69f9      	ldr	r1, [r7, #28]
 8006cf0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	634b      	str	r3, [r1, #52]	@ 0x34
 8006cf8:	e13c      	b.n	8006f74 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d110      	bne.n	8006d2c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	015a      	lsls	r2, r3, #5
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	4413      	add	r3, r2
 8006d12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	69ba      	ldr	r2, [r7, #24]
 8006d1a:	0151      	lsls	r1, r2, #5
 8006d1c:	69fa      	ldr	r2, [r7, #28]
 8006d1e:	440a      	add	r2, r1
 8006d20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d24:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	e00f      	b.n	8006d4c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	015a      	lsls	r2, r3, #5
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	4413      	add	r3, r2
 8006d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	69ba      	ldr	r2, [r7, #24]
 8006d3c:	0151      	lsls	r1, r2, #5
 8006d3e:	69fa      	ldr	r2, [r7, #28]
 8006d40:	440a      	add	r2, r1
 8006d42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d4a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	68d9      	ldr	r1, [r3, #12]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	781a      	ldrb	r2, [r3, #0]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	b298      	uxth	r0, r3
 8006d5a:	79fb      	ldrb	r3, [r7, #7]
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	4603      	mov	r3, r0
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 f9b9 	bl	80070d8 <USB_WritePacket>
 8006d66:	e105      	b.n	8006f74 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	015a      	lsls	r2, r3, #5
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	4413      	add	r3, r2
 8006d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	0151      	lsls	r1, r2, #5
 8006d7a:	69fa      	ldr	r2, [r7, #28]
 8006d7c:	440a      	add	r2, r1
 8006d7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d82:	0cdb      	lsrs	r3, r3, #19
 8006d84:	04db      	lsls	r3, r3, #19
 8006d86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	69ba      	ldr	r2, [r7, #24]
 8006d98:	0151      	lsls	r1, r2, #5
 8006d9a:	69fa      	ldr	r2, [r7, #28]
 8006d9c:	440a      	add	r2, r1
 8006d9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006da6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006daa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d132      	bne.n	8006e18 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d003      	beq.n	8006dc2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	689a      	ldr	r2, [r3, #8]
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006dca:	69bb      	ldr	r3, [r7, #24]
 8006dcc:	015a      	lsls	r2, r3, #5
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dd6:	691a      	ldr	r2, [r3, #16]
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006de0:	69b9      	ldr	r1, [r7, #24]
 8006de2:	0148      	lsls	r0, r1, #5
 8006de4:	69f9      	ldr	r1, [r7, #28]
 8006de6:	4401      	add	r1, r0
 8006de8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006dec:	4313      	orrs	r3, r2
 8006dee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	0151      	lsls	r1, r2, #5
 8006e02:	69fa      	ldr	r2, [r7, #28]
 8006e04:	440a      	add	r2, r1
 8006e06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e0e:	6113      	str	r3, [r2, #16]
 8006e10:	e062      	b.n	8006ed8 <USB_EPStartXfer+0x490>
 8006e12:	bf00      	nop
 8006e14:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	691b      	ldr	r3, [r3, #16]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d123      	bne.n	8006e68 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e36:	69b9      	ldr	r1, [r7, #24]
 8006e38:	0148      	lsls	r0, r1, #5
 8006e3a:	69f9      	ldr	r1, [r7, #28]
 8006e3c:	4401      	add	r1, r0
 8006e3e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e42:	4313      	orrs	r3, r2
 8006e44:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	015a      	lsls	r2, r3, #5
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	69ba      	ldr	r2, [r7, #24]
 8006e56:	0151      	lsls	r1, r2, #5
 8006e58:	69fa      	ldr	r2, [r7, #28]
 8006e5a:	440a      	add	r2, r1
 8006e5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e64:	6113      	str	r3, [r2, #16]
 8006e66:	e037      	b.n	8006ed8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	691a      	ldr	r2, [r3, #16]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	4413      	add	r3, r2
 8006e72:	1e5a      	subs	r2, r3, #1
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	8afa      	ldrh	r2, [r7, #22]
 8006e84:	fb03 f202 	mul.w	r2, r3, r2
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e98:	691a      	ldr	r2, [r3, #16]
 8006e9a:	8afb      	ldrh	r3, [r7, #22]
 8006e9c:	04d9      	lsls	r1, r3, #19
 8006e9e:	4b38      	ldr	r3, [pc, #224]	@ (8006f80 <USB_EPStartXfer+0x538>)
 8006ea0:	400b      	ands	r3, r1
 8006ea2:	69b9      	ldr	r1, [r7, #24]
 8006ea4:	0148      	lsls	r0, r1, #5
 8006ea6:	69f9      	ldr	r1, [r7, #28]
 8006ea8:	4401      	add	r1, r0
 8006eaa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ebe:	691a      	ldr	r2, [r3, #16]
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ec8:	69b9      	ldr	r1, [r7, #24]
 8006eca:	0148      	lsls	r0, r1, #5
 8006ecc:	69f9      	ldr	r1, [r7, #28]
 8006ece:	4401      	add	r1, r0
 8006ed0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006ed8:	79fb      	ldrb	r3, [r7, #7]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d10d      	bne.n	8006efa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d009      	beq.n	8006efa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	68d9      	ldr	r1, [r3, #12]
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	015a      	lsls	r2, r3, #5
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef6:	460a      	mov	r2, r1
 8006ef8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	791b      	ldrb	r3, [r3, #4]
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d128      	bne.n	8006f54 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d110      	bne.n	8006f34 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	015a      	lsls	r2, r3, #5
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	4413      	add	r3, r2
 8006f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	69ba      	ldr	r2, [r7, #24]
 8006f22:	0151      	lsls	r1, r2, #5
 8006f24:	69fa      	ldr	r2, [r7, #28]
 8006f26:	440a      	add	r2, r1
 8006f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f30:	6013      	str	r3, [r2, #0]
 8006f32:	e00f      	b.n	8006f54 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	015a      	lsls	r2, r3, #5
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	69ba      	ldr	r2, [r7, #24]
 8006f44:	0151      	lsls	r1, r2, #5
 8006f46:	69fa      	ldr	r2, [r7, #28]
 8006f48:	440a      	add	r2, r1
 8006f4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f52:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	015a      	lsls	r2, r3, #5
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	4413      	add	r3, r2
 8006f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	0151      	lsls	r1, r2, #5
 8006f66:	69fa      	ldr	r2, [r7, #28]
 8006f68:	440a      	add	r2, r1
 8006f6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f6e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3720      	adds	r7, #32
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	1ff80000 	.word	0x1ff80000

08006f84 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	785b      	ldrb	r3, [r3, #1]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d14a      	bne.n	8007038 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fba:	f040 8086 	bne.w	80070ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	7812      	ldrb	r2, [r2, #0]
 8006fd2:	0151      	lsls	r1, r2, #5
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	440a      	add	r2, r1
 8006fd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fdc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006fe0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	7812      	ldrb	r2, [r2, #0]
 8006ff6:	0151      	lsls	r1, r2, #5
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	440a      	add	r2, r1
 8006ffc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007000:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007004:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	3301      	adds	r3, #1
 800700a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007012:	4293      	cmp	r3, r2
 8007014:	d902      	bls.n	800701c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	75fb      	strb	r3, [r7, #23]
          break;
 800701a:	e056      	b.n	80070ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007030:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007034:	d0e7      	beq.n	8007006 <USB_EPStopXfer+0x82>
 8007036:	e048      	b.n	80070ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	015a      	lsls	r2, r3, #5
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	4413      	add	r3, r2
 8007042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800704c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007050:	d13b      	bne.n	80070ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	4413      	add	r3, r2
 800705c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	7812      	ldrb	r2, [r2, #0]
 8007066:	0151      	lsls	r1, r2, #5
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	440a      	add	r2, r1
 800706c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007070:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007074:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	015a      	lsls	r2, r3, #5
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	4413      	add	r3, r2
 8007080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	7812      	ldrb	r2, [r2, #0]
 800708a:	0151      	lsls	r1, r2, #5
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	440a      	add	r2, r1
 8007090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007094:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007098:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	3301      	adds	r3, #1
 800709e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d902      	bls.n	80070b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	75fb      	strb	r3, [r7, #23]
          break;
 80070ae:	e00c      	b.n	80070ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070c8:	d0e7      	beq.n	800709a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80070ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	371c      	adds	r7, #28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80070d8:	b480      	push	{r7}
 80070da:	b089      	sub	sp, #36	@ 0x24
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	4611      	mov	r1, r2
 80070e4:	461a      	mov	r2, r3
 80070e6:	460b      	mov	r3, r1
 80070e8:	71fb      	strb	r3, [r7, #7]
 80070ea:	4613      	mov	r3, r2
 80070ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80070f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d123      	bne.n	8007146 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070fe:	88bb      	ldrh	r3, [r7, #4]
 8007100:	3303      	adds	r3, #3
 8007102:	089b      	lsrs	r3, r3, #2
 8007104:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007106:	2300      	movs	r3, #0
 8007108:	61bb      	str	r3, [r7, #24]
 800710a:	e018      	b.n	800713e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800710c:	79fb      	ldrb	r3, [r7, #7]
 800710e:	031a      	lsls	r2, r3, #12
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	4413      	add	r3, r2
 8007114:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007118:	461a      	mov	r2, r3
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	3301      	adds	r3, #1
 8007124:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	3301      	adds	r3, #1
 800712a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3301      	adds	r3, #1
 8007130:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	3301      	adds	r3, #1
 8007136:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	3301      	adds	r3, #1
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	429a      	cmp	r2, r3
 8007144:	d3e2      	bcc.n	800710c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3724      	adds	r7, #36	@ 0x24
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007154:	b480      	push	{r7}
 8007156:	b08b      	sub	sp, #44	@ 0x2c
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	4613      	mov	r3, r2
 8007160:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800716a:	88fb      	ldrh	r3, [r7, #6]
 800716c:	089b      	lsrs	r3, r3, #2
 800716e:	b29b      	uxth	r3, r3
 8007170:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007172:	88fb      	ldrh	r3, [r7, #6]
 8007174:	f003 0303 	and.w	r3, r3, #3
 8007178:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800717a:	2300      	movs	r3, #0
 800717c:	623b      	str	r3, [r7, #32]
 800717e:	e014      	b.n	80071aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	601a      	str	r2, [r3, #0]
    pDest++;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	3301      	adds	r3, #1
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	3301      	adds	r3, #1
 8007196:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719a:	3301      	adds	r3, #1
 800719c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	3301      	adds	r3, #1
 80071a2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	3301      	adds	r3, #1
 80071a8:	623b      	str	r3, [r7, #32]
 80071aa:	6a3a      	ldr	r2, [r7, #32]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d3e6      	bcc.n	8007180 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80071b2:	8bfb      	ldrh	r3, [r7, #30]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d01e      	beq.n	80071f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80071b8:	2300      	movs	r3, #0
 80071ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071c2:	461a      	mov	r2, r3
 80071c4:	f107 0310 	add.w	r3, r7, #16
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	00db      	lsls	r3, r3, #3
 80071d4:	fa22 f303 	lsr.w	r3, r2, r3
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	701a      	strb	r2, [r3, #0]
      i++;
 80071de:	6a3b      	ldr	r3, [r7, #32]
 80071e0:	3301      	adds	r3, #1
 80071e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80071e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e6:	3301      	adds	r3, #1
 80071e8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80071ea:	8bfb      	ldrh	r3, [r7, #30]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80071f0:	8bfb      	ldrh	r3, [r7, #30]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1ea      	bne.n	80071cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80071f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	372c      	adds	r7, #44	@ 0x2c
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	785b      	ldrb	r3, [r3, #1]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d12c      	bne.n	800727a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	4413      	add	r3, r2
 8007228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	db12      	blt.n	8007258 <USB_EPSetStall+0x54>
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00f      	beq.n	8007258 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	0151      	lsls	r1, r2, #5
 800724a:	68fa      	ldr	r2, [r7, #12]
 800724c:	440a      	add	r2, r1
 800724e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007252:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007256:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	0151      	lsls	r1, r2, #5
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	440a      	add	r2, r1
 800726e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007272:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007276:	6013      	str	r3, [r2, #0]
 8007278:	e02b      	b.n	80072d2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4413      	add	r3, r2
 8007282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	db12      	blt.n	80072b2 <USB_EPSetStall+0xae>
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00f      	beq.n	80072b2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4413      	add	r3, r2
 800729a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	0151      	lsls	r1, r2, #5
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	440a      	add	r2, r1
 80072a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80072b0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	015a      	lsls	r2, r3, #5
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4413      	add	r3, r2
 80072ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	0151      	lsls	r1, r2, #5
 80072c4:	68fa      	ldr	r2, [r7, #12]
 80072c6:	440a      	add	r2, r1
 80072c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80072d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	785b      	ldrb	r3, [r3, #1]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d128      	bne.n	800734e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68ba      	ldr	r2, [r7, #8]
 800730c:	0151      	lsls	r1, r2, #5
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	440a      	add	r2, r1
 8007312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007316:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800731a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	791b      	ldrb	r3, [r3, #4]
 8007320:	2b03      	cmp	r3, #3
 8007322:	d003      	beq.n	800732c <USB_EPClearStall+0x4c>
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	791b      	ldrb	r3, [r3, #4]
 8007328:	2b02      	cmp	r3, #2
 800732a:	d138      	bne.n	800739e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	0151      	lsls	r1, r2, #5
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	440a      	add	r2, r1
 8007342:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	e027      	b.n	800739e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	015a      	lsls	r2, r3, #5
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	4413      	add	r3, r2
 8007356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	0151      	lsls	r1, r2, #5
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	440a      	add	r2, r1
 8007364:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007368:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800736c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	791b      	ldrb	r3, [r3, #4]
 8007372:	2b03      	cmp	r3, #3
 8007374:	d003      	beq.n	800737e <USB_EPClearStall+0x9e>
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	791b      	ldrb	r3, [r3, #4]
 800737a:	2b02      	cmp	r3, #2
 800737c:	d10f      	bne.n	800739e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	015a      	lsls	r2, r3, #5
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	4413      	add	r3, r2
 8007386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	0151      	lsls	r1, r2, #5
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	440a      	add	r2, r1
 8007394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800739c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073ca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80073ce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	011b      	lsls	r3, r3, #4
 80073dc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80073e0:	68f9      	ldr	r1, [r7, #12]
 80073e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073e6:	4313      	orrs	r3, r2
 80073e8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007412:	f023 0303 	bic.w	r3, r3, #3
 8007416:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007426:	f023 0302 	bic.w	r3, r3, #2
 800742a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3714      	adds	r7, #20
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800743a:	b480      	push	{r7}
 800743c:	b085      	sub	sp, #20
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007454:	f023 0303 	bic.w	r3, r3, #3
 8007458:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007468:	f043 0302 	orr.w	r3, r3, #2
 800746c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3714      	adds	r7, #20
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	68fa      	ldr	r2, [r7, #12]
 8007490:	4013      	ands	r3, r2
 8007492:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007494:	68fb      	ldr	r3, [r7, #12]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	4013      	ands	r3, r2
 80074c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	0c1b      	lsrs	r3, r3, #16
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3714      	adds	r7, #20
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b085      	sub	sp, #20
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074f2:	69db      	ldr	r3, [r3, #28]
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	4013      	ands	r3, r2
 80074f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	b29b      	uxth	r3, r3
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr

0800750a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800750a:	b480      	push	{r7}
 800750c:	b085      	sub	sp, #20
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	460b      	mov	r3, r1
 8007514:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800751a:	78fb      	ldrb	r3, [r7, #3]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	4413      	add	r3, r2
 8007522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	4013      	ands	r3, r2
 8007536:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007538:	68bb      	ldr	r3, [r7, #8]
}
 800753a:	4618      	mov	r0, r3
 800753c:	3714      	adds	r7, #20
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr

08007546 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007546:	b480      	push	{r7}
 8007548:	b087      	sub	sp, #28
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	460b      	mov	r3, r1
 8007550:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007568:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800756a:	78fb      	ldrb	r3, [r7, #3]
 800756c:	f003 030f 	and.w	r3, r3, #15
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	fa22 f303 	lsr.w	r3, r2, r3
 8007576:	01db      	lsls	r3, r3, #7
 8007578:	b2db      	uxtb	r3, r3
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	4313      	orrs	r3, r2
 800757e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	015a      	lsls	r2, r3, #5
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	4413      	add	r3, r2
 8007588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	4013      	ands	r3, r2
 8007592:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007594:	68bb      	ldr	r3, [r7, #8]
}
 8007596:	4618      	mov	r0, r3
 8007598:	371c      	adds	r7, #28
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80075a2:	b480      	push	{r7}
 80075a4:	b083      	sub	sp, #12
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	f003 0301 	and.w	r3, r3, #1
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	370c      	adds	r7, #12
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr

080075be <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80075be:	b480      	push	{r7}
 80075c0:	b085      	sub	sp, #20
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075d8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80075dc:	f023 0307 	bic.w	r3, r3, #7
 80075e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	460b      	mov	r3, r1
 800760e:	607a      	str	r2, [r7, #4]
 8007610:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	333c      	adds	r3, #60	@ 0x3c
 800761a:	3304      	adds	r3, #4
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	4a26      	ldr	r2, [pc, #152]	@ (80076bc <USB_EP0_OutStart+0xb8>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d90a      	bls.n	800763e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007634:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007638:	d101      	bne.n	800763e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	e037      	b.n	80076ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007644:	461a      	mov	r2, r3
 8007646:	2300      	movs	r3, #0
 8007648:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007658:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800765c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800766c:	f043 0318 	orr.w	r3, r3, #24
 8007670:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007680:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007684:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007686:	7afb      	ldrb	r3, [r7, #11]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d10f      	bne.n	80076ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007692:	461a      	mov	r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076a6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80076aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	4f54300a 	.word	0x4f54300a

080076c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076c8:	2300      	movs	r3, #0
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	3301      	adds	r3, #1
 80076d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076d8:	d901      	bls.n	80076de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e01b      	b.n	8007716 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	daf2      	bge.n	80076cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	f043 0201 	orr.w	r2, r3, #1
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	3301      	adds	r3, #1
 80076fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007702:	d901      	bls.n	8007708 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e006      	b.n	8007716 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	691b      	ldr	r3, [r3, #16]
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	2b01      	cmp	r3, #1
 8007712:	d0f0      	beq.n	80076f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
	...

08007724 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007730:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007734:	f002 fce4 	bl	800a100 <USBD_static_malloc>
 8007738:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d109      	bne.n	8007754 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	32b0      	adds	r2, #176	@ 0xb0
 800774a:	2100      	movs	r1, #0
 800774c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007750:	2302      	movs	r3, #2
 8007752:	e0d4      	b.n	80078fe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007754:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007758:	2100      	movs	r1, #0
 800775a:	68f8      	ldr	r0, [r7, #12]
 800775c:	f003 faac 	bl	800acb8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	32b0      	adds	r2, #176	@ 0xb0
 800776a:	68f9      	ldr	r1, [r7, #12]
 800776c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	32b0      	adds	r2, #176	@ 0xb0
 800777a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	7c1b      	ldrb	r3, [r3, #16]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d138      	bne.n	80077fe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800778c:	4b5e      	ldr	r3, [pc, #376]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800778e:	7819      	ldrb	r1, [r3, #0]
 8007790:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007794:	2202      	movs	r2, #2
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f002 fb8f 	bl	8009eba <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800779c:	4b5a      	ldr	r3, [pc, #360]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	f003 020f 	and.w	r2, r3, #15
 80077a4:	6879      	ldr	r1, [r7, #4]
 80077a6:	4613      	mov	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4413      	add	r3, r2
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	440b      	add	r3, r1
 80077b0:	3324      	adds	r3, #36	@ 0x24
 80077b2:	2201      	movs	r2, #1
 80077b4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80077b6:	4b55      	ldr	r3, [pc, #340]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80077b8:	7819      	ldrb	r1, [r3, #0]
 80077ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077be:	2202      	movs	r2, #2
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f002 fb7a 	bl	8009eba <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80077c6:	4b51      	ldr	r3, [pc, #324]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	f003 020f 	and.w	r2, r3, #15
 80077ce:	6879      	ldr	r1, [r7, #4]
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	440b      	add	r3, r1
 80077da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80077de:	2201      	movs	r2, #1
 80077e0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80077e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	f003 020f 	and.w	r2, r3, #15
 80077ea:	6879      	ldr	r1, [r7, #4]
 80077ec:	4613      	mov	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4413      	add	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	440b      	add	r3, r1
 80077f6:	3326      	adds	r3, #38	@ 0x26
 80077f8:	2210      	movs	r2, #16
 80077fa:	801a      	strh	r2, [r3, #0]
 80077fc:	e035      	b.n	800786a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077fe:	4b42      	ldr	r3, [pc, #264]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 8007800:	7819      	ldrb	r1, [r3, #0]
 8007802:	2340      	movs	r3, #64	@ 0x40
 8007804:	2202      	movs	r2, #2
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f002 fb57 	bl	8009eba <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800780c:	4b3e      	ldr	r3, [pc, #248]	@ (8007908 <USBD_CDC_Init+0x1e4>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	3324      	adds	r3, #36	@ 0x24
 8007822:	2201      	movs	r2, #1
 8007824:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007826:	4b39      	ldr	r3, [pc, #228]	@ (800790c <USBD_CDC_Init+0x1e8>)
 8007828:	7819      	ldrb	r1, [r3, #0]
 800782a:	2340      	movs	r3, #64	@ 0x40
 800782c:	2202      	movs	r2, #2
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f002 fb43 	bl	8009eba <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007834:	4b35      	ldr	r3, [pc, #212]	@ (800790c <USBD_CDC_Init+0x1e8>)
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	f003 020f 	and.w	r2, r3, #15
 800783c:	6879      	ldr	r1, [r7, #4]
 800783e:	4613      	mov	r3, r2
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	4413      	add	r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	440b      	add	r3, r1
 8007848:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800784c:	2201      	movs	r2, #1
 800784e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007850:	4b2f      	ldr	r3, [pc, #188]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	3326      	adds	r3, #38	@ 0x26
 8007866:	2210      	movs	r2, #16
 8007868:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800786a:	4b29      	ldr	r3, [pc, #164]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 800786c:	7819      	ldrb	r1, [r3, #0]
 800786e:	2308      	movs	r3, #8
 8007870:	2203      	movs	r2, #3
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f002 fb21 	bl	8009eba <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007878:	4b25      	ldr	r3, [pc, #148]	@ (8007910 <USBD_CDC_Init+0x1ec>)
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	f003 020f 	and.w	r2, r3, #15
 8007880:	6879      	ldr	r1, [r7, #4]
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	440b      	add	r3, r1
 800788c:	3324      	adds	r3, #36	@ 0x24
 800788e:	2201      	movs	r2, #1
 8007890:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	33b0      	adds	r3, #176	@ 0xb0
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4413      	add	r3, r2
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80078c8:	2302      	movs	r3, #2
 80078ca:	e018      	b.n	80078fe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	7c1b      	ldrb	r3, [r3, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10a      	bne.n	80078ea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078d4:	4b0d      	ldr	r3, [pc, #52]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80078d6:	7819      	ldrb	r1, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f002 fbd8 	bl	800a098 <USBD_LL_PrepareReceive>
 80078e8:	e008      	b.n	80078fc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078ea:	4b08      	ldr	r3, [pc, #32]	@ (800790c <USBD_CDC_Init+0x1e8>)
 80078ec:	7819      	ldrb	r1, [r3, #0]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078f4:	2340      	movs	r3, #64	@ 0x40
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f002 fbce 	bl	800a098 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	20000093 	.word	0x20000093
 800790c:	20000094 	.word	0x20000094
 8007910:	20000095 	.word	0x20000095

08007914 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007920:	4b3a      	ldr	r3, [pc, #232]	@ (8007a0c <USBD_CDC_DeInit+0xf8>)
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	4619      	mov	r1, r3
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f002 faed 	bl	8009f06 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800792c:	4b37      	ldr	r3, [pc, #220]	@ (8007a0c <USBD_CDC_DeInit+0xf8>)
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	f003 020f 	and.w	r2, r3, #15
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	4613      	mov	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4413      	add	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	440b      	add	r3, r1
 8007940:	3324      	adds	r3, #36	@ 0x24
 8007942:	2200      	movs	r2, #0
 8007944:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007946:	4b32      	ldr	r3, [pc, #200]	@ (8007a10 <USBD_CDC_DeInit+0xfc>)
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	4619      	mov	r1, r3
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f002 fada 	bl	8009f06 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007952:	4b2f      	ldr	r3, [pc, #188]	@ (8007a10 <USBD_CDC_DeInit+0xfc>)
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	f003 020f 	and.w	r2, r3, #15
 800795a:	6879      	ldr	r1, [r7, #4]
 800795c:	4613      	mov	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	440b      	add	r3, r1
 8007966:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800796a:	2200      	movs	r2, #0
 800796c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800796e:	4b29      	ldr	r3, [pc, #164]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	4619      	mov	r1, r3
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f002 fac6 	bl	8009f06 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800797a:	4b26      	ldr	r3, [pc, #152]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	f003 020f 	and.w	r2, r3, #15
 8007982:	6879      	ldr	r1, [r7, #4]
 8007984:	4613      	mov	r3, r2
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	009b      	lsls	r3, r3, #2
 800798c:	440b      	add	r3, r1
 800798e:	3324      	adds	r3, #36	@ 0x24
 8007990:	2200      	movs	r2, #0
 8007992:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007994:	4b1f      	ldr	r3, [pc, #124]	@ (8007a14 <USBD_CDC_DeInit+0x100>)
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	f003 020f 	and.w	r2, r3, #15
 800799c:	6879      	ldr	r1, [r7, #4]
 800799e:	4613      	mov	r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	4413      	add	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	440b      	add	r3, r1
 80079a8:	3326      	adds	r3, #38	@ 0x26
 80079aa:	2200      	movs	r2, #0
 80079ac:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	32b0      	adds	r2, #176	@ 0xb0
 80079b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d01f      	beq.n	8007a00 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	33b0      	adds	r3, #176	@ 0xb0
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	4413      	add	r3, r2
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	32b0      	adds	r2, #176	@ 0xb0
 80079de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f002 fb9a 	bl	800a11c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	32b0      	adds	r2, #176	@ 0xb0
 80079f2:	2100      	movs	r1, #0
 80079f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000093 	.word	0x20000093
 8007a10:	20000094 	.word	0x20000094
 8007a14:	20000095 	.word	0x20000095

08007a18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	32b0      	adds	r2, #176	@ 0xb0
 8007a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007a32:	2300      	movs	r3, #0
 8007a34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d101      	bne.n	8007a48 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007a44:	2303      	movs	r3, #3
 8007a46:	e0bf      	b.n	8007bc8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d050      	beq.n	8007af6 <USBD_CDC_Setup+0xde>
 8007a54:	2b20      	cmp	r3, #32
 8007a56:	f040 80af 	bne.w	8007bb8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	88db      	ldrh	r3, [r3, #6]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d03a      	beq.n	8007ad8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	b25b      	sxtb	r3, r3
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	da1b      	bge.n	8007aa4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	33b0      	adds	r3, #176	@ 0xb0
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007a82:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	88d2      	ldrh	r2, [r2, #6]
 8007a88:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	88db      	ldrh	r3, [r3, #6]
 8007a8e:	2b07      	cmp	r3, #7
 8007a90:	bf28      	it	cs
 8007a92:	2307      	movcs	r3, #7
 8007a94:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	89fa      	ldrh	r2, [r7, #14]
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f001 fd93 	bl	80095c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007aa2:	e090      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	785a      	ldrb	r2, [r3, #1]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	88db      	ldrh	r3, [r3, #6]
 8007ab2:	2b3f      	cmp	r3, #63	@ 0x3f
 8007ab4:	d803      	bhi.n	8007abe <USBD_CDC_Setup+0xa6>
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	88db      	ldrh	r3, [r3, #6]
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	e000      	b.n	8007ac0 <USBD_CDC_Setup+0xa8>
 8007abe:	2240      	movs	r2, #64	@ 0x40
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007ac6:	6939      	ldr	r1, [r7, #16]
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007ace:	461a      	mov	r2, r3
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f001 fda5 	bl	8009620 <USBD_CtlPrepareRx>
      break;
 8007ad6:	e076      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	33b0      	adds	r3, #176	@ 0xb0
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4413      	add	r3, r2
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	7850      	ldrb	r0, [r2, #1]
 8007aee:	2200      	movs	r2, #0
 8007af0:	6839      	ldr	r1, [r7, #0]
 8007af2:	4798      	blx	r3
      break;
 8007af4:	e067      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	785b      	ldrb	r3, [r3, #1]
 8007afa:	2b0b      	cmp	r3, #11
 8007afc:	d851      	bhi.n	8007ba2 <USBD_CDC_Setup+0x18a>
 8007afe:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <USBD_CDC_Setup+0xec>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b35 	.word	0x08007b35
 8007b08:	08007bb1 	.word	0x08007bb1
 8007b0c:	08007ba3 	.word	0x08007ba3
 8007b10:	08007ba3 	.word	0x08007ba3
 8007b14:	08007ba3 	.word	0x08007ba3
 8007b18:	08007ba3 	.word	0x08007ba3
 8007b1c:	08007ba3 	.word	0x08007ba3
 8007b20:	08007ba3 	.word	0x08007ba3
 8007b24:	08007ba3 	.word	0x08007ba3
 8007b28:	08007ba3 	.word	0x08007ba3
 8007b2c:	08007b5f 	.word	0x08007b5f
 8007b30:	08007b89 	.word	0x08007b89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b03      	cmp	r3, #3
 8007b3e:	d107      	bne.n	8007b50 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b40:	f107 030a 	add.w	r3, r7, #10
 8007b44:	2202      	movs	r2, #2
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 fd3d 	bl	80095c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b4e:	e032      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b50:	6839      	ldr	r1, [r7, #0]
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fcbb 	bl	80094ce <USBD_CtlError>
            ret = USBD_FAIL;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	75fb      	strb	r3, [r7, #23]
          break;
 8007b5c:	e02b      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	d107      	bne.n	8007b7a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b6a:	f107 030d 	add.w	r3, r7, #13
 8007b6e:	2201      	movs	r2, #1
 8007b70:	4619      	mov	r1, r3
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f001 fd28 	bl	80095c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b78:	e01d      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f001 fca6 	bl	80094ce <USBD_CtlError>
            ret = USBD_FAIL;
 8007b82:	2303      	movs	r3, #3
 8007b84:	75fb      	strb	r3, [r7, #23]
          break;
 8007b86:	e016      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d00f      	beq.n	8007bb4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 fc99 	bl	80094ce <USBD_CtlError>
            ret = USBD_FAIL;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007ba0:	e008      	b.n	8007bb4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f001 fc92 	bl	80094ce <USBD_CtlError>
          ret = USBD_FAIL;
 8007baa:	2303      	movs	r3, #3
 8007bac:	75fb      	strb	r3, [r7, #23]
          break;
 8007bae:	e002      	b.n	8007bb6 <USBD_CDC_Setup+0x19e>
          break;
 8007bb0:	bf00      	nop
 8007bb2:	e008      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>
          break;
 8007bb4:	bf00      	nop
      }
      break;
 8007bb6:	e006      	b.n	8007bc6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007bb8:	6839      	ldr	r1, [r7, #0]
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f001 fc87 	bl	80094ce <USBD_CtlError>
      ret = USBD_FAIL;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8007bc4:	bf00      	nop
  }

  return (uint8_t)ret;
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007be2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	32b0      	adds	r2, #176	@ 0xb0
 8007bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e065      	b.n	8007cc6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	32b0      	adds	r2, #176	@ 0xb0
 8007c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c08:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c0a:	78fb      	ldrb	r3, [r7, #3]
 8007c0c:	f003 020f 	and.w	r2, r3, #15
 8007c10:	6879      	ldr	r1, [r7, #4]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	440b      	add	r3, r1
 8007c1c:	3318      	adds	r3, #24
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d02f      	beq.n	8007c84 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c24:	78fb      	ldrb	r3, [r7, #3]
 8007c26:	f003 020f 	and.w	r2, r3, #15
 8007c2a:	6879      	ldr	r1, [r7, #4]
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	4413      	add	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	440b      	add	r3, r1
 8007c36:	3318      	adds	r3, #24
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	78fb      	ldrb	r3, [r7, #3]
 8007c3c:	f003 010f 	and.w	r1, r3, #15
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	460b      	mov	r3, r1
 8007c44:	00db      	lsls	r3, r3, #3
 8007c46:	440b      	add	r3, r1
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4403      	add	r3, r0
 8007c4c:	331c      	adds	r3, #28
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c54:	fb01 f303 	mul.w	r3, r1, r3
 8007c58:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d112      	bne.n	8007c84 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007c5e:	78fb      	ldrb	r3, [r7, #3]
 8007c60:	f003 020f 	and.w	r2, r3, #15
 8007c64:	6879      	ldr	r1, [r7, #4]
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	440b      	add	r3, r1
 8007c70:	3318      	adds	r3, #24
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c76:	78f9      	ldrb	r1, [r7, #3]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f002 f9ea 	bl	800a056 <USBD_LL_Transmit>
 8007c82:	e01f      	b.n	8007cc4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	33b0      	adds	r3, #176	@ 0xb0
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d010      	beq.n	8007cc4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	33b0      	adds	r3, #176	@ 0xb0
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007cc0:	78fa      	ldrb	r2, [r7, #3]
 8007cc2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	32b0      	adds	r2, #176	@ 0xb0
 8007ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	32b0      	adds	r2, #176	@ 0xb0
 8007cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e01a      	b.n	8007d36 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d00:	78fb      	ldrb	r3, [r7, #3]
 8007d02:	4619      	mov	r1, r3
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f002 f9e8 	bl	800a0da <USBD_LL_GetRxDataSize>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	33b0      	adds	r3, #176	@ 0xb0
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d30:	4611      	mov	r1, r2
 8007d32:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	32b0      	adds	r2, #176	@ 0xb0
 8007d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d54:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e024      	b.n	8007daa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	33b0      	adds	r3, #176	@ 0xb0
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4413      	add	r3, r2
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d019      	beq.n	8007da8 <USBD_CDC_EP0_RxReady+0x6a>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d7a:	2bff      	cmp	r3, #255	@ 0xff
 8007d7c:	d014      	beq.n	8007da8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	33b0      	adds	r3, #176	@ 0xb0
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4413      	add	r3, r2
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007d96:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d9e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	22ff      	movs	r2, #255	@ 0xff
 8007da4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
	...

08007db4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007dbc:	2182      	movs	r1, #130	@ 0x82
 8007dbe:	4818      	ldr	r0, [pc, #96]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dc0:	f000 fd4f 	bl	8008862 <USBD_GetEpDesc>
 8007dc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	4815      	ldr	r0, [pc, #84]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dca:	f000 fd4a 	bl	8008862 <USBD_GetEpDesc>
 8007dce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007dd0:	2181      	movs	r1, #129	@ 0x81
 8007dd2:	4813      	ldr	r0, [pc, #76]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dd4:	f000 fd45 	bl	8008862 <USBD_GetEpDesc>
 8007dd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d002      	beq.n	8007de6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	2210      	movs	r2, #16
 8007de4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d006      	beq.n	8007dfa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007df4:	711a      	strb	r2, [r3, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d006      	beq.n	8007e0e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e08:	711a      	strb	r2, [r3, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2243      	movs	r2, #67	@ 0x43
 8007e12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e14:	4b02      	ldr	r3, [pc, #8]	@ (8007e20 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	20000050 	.word	0x20000050

08007e24 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e2c:	2182      	movs	r1, #130	@ 0x82
 8007e2e:	4818      	ldr	r0, [pc, #96]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e30:	f000 fd17 	bl	8008862 <USBD_GetEpDesc>
 8007e34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e36:	2101      	movs	r1, #1
 8007e38:	4815      	ldr	r0, [pc, #84]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e3a:	f000 fd12 	bl	8008862 <USBD_GetEpDesc>
 8007e3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e40:	2181      	movs	r1, #129	@ 0x81
 8007e42:	4813      	ldr	r0, [pc, #76]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e44:	f000 fd0d 	bl	8008862 <USBD_GetEpDesc>
 8007e48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	2210      	movs	r2, #16
 8007e54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d006      	beq.n	8007e6a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	711a      	strb	r2, [r3, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f042 0202 	orr.w	r2, r2, #2
 8007e68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d006      	beq.n	8007e7e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	711a      	strb	r2, [r3, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f042 0202 	orr.w	r2, r2, #2
 8007e7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2243      	movs	r2, #67	@ 0x43
 8007e82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e84:	4b02      	ldr	r3, [pc, #8]	@ (8007e90 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3718      	adds	r7, #24
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000050 	.word	0x20000050

08007e94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b086      	sub	sp, #24
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e9c:	2182      	movs	r1, #130	@ 0x82
 8007e9e:	4818      	ldr	r0, [pc, #96]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ea0:	f000 fcdf 	bl	8008862 <USBD_GetEpDesc>
 8007ea4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	4815      	ldr	r0, [pc, #84]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007eaa:	f000 fcda 	bl	8008862 <USBD_GetEpDesc>
 8007eae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007eb0:	2181      	movs	r1, #129	@ 0x81
 8007eb2:	4813      	ldr	r0, [pc, #76]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007eb4:	f000 fcd5 	bl	8008862 <USBD_GetEpDesc>
 8007eb8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2210      	movs	r2, #16
 8007ec4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d006      	beq.n	8007eda <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ed4:	711a      	strb	r2, [r3, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d006      	beq.n	8007eee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ee8:	711a      	strb	r2, [r3, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2243      	movs	r2, #67	@ 0x43
 8007ef2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ef4:	4b02      	ldr	r3, [pc, #8]	@ (8007f00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3718      	adds	r7, #24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20000050 	.word	0x20000050

08007f04 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	220a      	movs	r2, #10
 8007f10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f12:	4b03      	ldr	r3, [pc, #12]	@ (8007f20 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	2000000c 	.word	0x2000000c

08007f24 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d101      	bne.n	8007f38 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e009      	b.n	8007f4c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	33b0      	adds	r3, #176	@ 0xb0
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	32b0      	adds	r2, #176	@ 0xb0
 8007f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f72:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e008      	b.n	8007f90 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	371c      	adds	r7, #28
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	32b0      	adds	r2, #176	@ 0xb0
 8007fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e004      	b.n	8007fca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
	...

08007fd8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	32b0      	adds	r2, #176	@ 0xb0
 8007fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fee:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d101      	bne.n	8007ffe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e025      	b.n	800804a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008004:	2b00      	cmp	r3, #0
 8008006:	d11f      	bne.n	8008048 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2201      	movs	r2, #1
 800800c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008010:	4b10      	ldr	r3, [pc, #64]	@ (8008054 <USBD_CDC_TransmitPacket+0x7c>)
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	f003 020f 	and.w	r2, r3, #15
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4403      	add	r3, r0
 800802a:	3318      	adds	r3, #24
 800802c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800802e:	4b09      	ldr	r3, [pc, #36]	@ (8008054 <USBD_CDC_TransmitPacket+0x7c>)
 8008030:	7819      	ldrb	r1, [r3, #0]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f002 f809 	bl	800a056 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008044:	2300      	movs	r3, #0
 8008046:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008048:	7bfb      	ldrb	r3, [r7, #15]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20000093 	.word	0x20000093

08008058 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	32b0      	adds	r2, #176	@ 0xb0
 800806a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	32b0      	adds	r2, #176	@ 0xb0
 800807a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008082:	2303      	movs	r3, #3
 8008084:	e018      	b.n	80080b8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	7c1b      	ldrb	r3, [r3, #16]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800808e:	4b0c      	ldr	r3, [pc, #48]	@ (80080c0 <USBD_CDC_ReceivePacket+0x68>)
 8008090:	7819      	ldrb	r1, [r3, #0]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008098:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f001 fffb 	bl	800a098 <USBD_LL_PrepareReceive>
 80080a2:	e008      	b.n	80080b6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080a4:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <USBD_CDC_ReceivePacket+0x68>)
 80080a6:	7819      	ldrb	r1, [r3, #0]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080ae:	2340      	movs	r3, #64	@ 0x40
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 fff1 	bl	800a098 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20000094 	.word	0x20000094

080080c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	4613      	mov	r3, r2
 80080d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80080d8:	2303      	movs	r3, #3
 80080da:	e01f      	b.n	800811c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	79fa      	ldrb	r2, [r7, #7]
 800810e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f001 fe6b 	bl	8009dec <USBD_LL_Init>
 8008116:	4603      	mov	r3, r0
 8008118:	75fb      	strb	r3, [r7, #23]

  return ret;
 800811a:	7dfb      	ldrb	r3, [r7, #23]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800812e:	2300      	movs	r3, #0
 8008130:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008138:	2303      	movs	r3, #3
 800813a:	e025      	b.n	8008188 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	683a      	ldr	r2, [r7, #0]
 8008140:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	32ae      	adds	r2, #174	@ 0xae
 800814e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00f      	beq.n	8008178 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	32ae      	adds	r2, #174	@ 0xae
 8008162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008168:	f107 020e 	add.w	r2, r7, #14
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	4602      	mov	r2, r0
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 fe73 	bl	8009e84 <USBD_LL_Start>
 800819e:	4603      	mov	r3, r0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3708      	adds	r7, #8
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80081b0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	370c      	adds	r7, #12
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b084      	sub	sp, #16
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
 80081c6:	460b      	mov	r3, r1
 80081c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d009      	beq.n	80081ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	78fa      	ldrb	r2, [r7, #3]
 80081e2:	4611      	mov	r1, r2
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	4798      	blx	r3
 80081e8:	4603      	mov	r3, r0
 80081ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	460b      	mov	r3, r1
 8008200:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	78fa      	ldrb	r2, [r7, #3]
 8008210:	4611      	mov	r1, r2
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	4798      	blx	r3
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d001      	beq.n	8008220 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800821c:	2303      	movs	r3, #3
 800821e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008220:	7bfb      	ldrb	r3, [r7, #15]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}

0800822a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800822a:	b580      	push	{r7, lr}
 800822c:	b084      	sub	sp, #16
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
 8008232:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800823a:	6839      	ldr	r1, [r7, #0]
 800823c:	4618      	mov	r0, r3
 800823e:	f001 f90c 	bl	800945a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008250:	461a      	mov	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800825e:	f003 031f 	and.w	r3, r3, #31
 8008262:	2b02      	cmp	r3, #2
 8008264:	d01a      	beq.n	800829c <USBD_LL_SetupStage+0x72>
 8008266:	2b02      	cmp	r3, #2
 8008268:	d822      	bhi.n	80082b0 <USBD_LL_SetupStage+0x86>
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <USBD_LL_SetupStage+0x4a>
 800826e:	2b01      	cmp	r3, #1
 8008270:	d00a      	beq.n	8008288 <USBD_LL_SetupStage+0x5e>
 8008272:	e01d      	b.n	80082b0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fb63 	bl	8008948 <USBD_StdDevReq>
 8008282:	4603      	mov	r3, r0
 8008284:	73fb      	strb	r3, [r7, #15]
      break;
 8008286:	e020      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800828e:	4619      	mov	r1, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 fbcb 	bl	8008a2c <USBD_StdItfReq>
 8008296:	4603      	mov	r3, r0
 8008298:	73fb      	strb	r3, [r7, #15]
      break;
 800829a:	e016      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 fc2d 	bl	8008b04 <USBD_StdEPReq>
 80082aa:	4603      	mov	r3, r0
 80082ac:	73fb      	strb	r3, [r7, #15]
      break;
 80082ae:	e00c      	b.n	80082ca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082b6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	4619      	mov	r1, r3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f001 fe40 	bl	8009f44 <USBD_LL_StallEP>
 80082c4:	4603      	mov	r3, r0
 80082c6:	73fb      	strb	r3, [r7, #15]
      break;
 80082c8:	bf00      	nop
  }

  return ret;
 80082ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	460b      	mov	r3, r1
 80082de:	607a      	str	r2, [r7, #4]
 80082e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80082e6:	7afb      	ldrb	r3, [r7, #11]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d16e      	bne.n	80083ca <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80082f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082fa:	2b03      	cmp	r3, #3
 80082fc:	f040 8098 	bne.w	8008430 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	429a      	cmp	r2, r3
 800830a:	d913      	bls.n	8008334 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	1ad2      	subs	r2, r2, r3
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	68da      	ldr	r2, [r3, #12]
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	4293      	cmp	r3, r2
 8008324:	bf28      	it	cs
 8008326:	4613      	movcs	r3, r2
 8008328:	461a      	mov	r2, r3
 800832a:	6879      	ldr	r1, [r7, #4]
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f001 f994 	bl	800965a <USBD_CtlContinueRx>
 8008332:	e07d      	b.n	8008430 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800833a:	f003 031f 	and.w	r3, r3, #31
 800833e:	2b02      	cmp	r3, #2
 8008340:	d014      	beq.n	800836c <USBD_LL_DataOutStage+0x98>
 8008342:	2b02      	cmp	r3, #2
 8008344:	d81d      	bhi.n	8008382 <USBD_LL_DataOutStage+0xae>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <USBD_LL_DataOutStage+0x7c>
 800834a:	2b01      	cmp	r3, #1
 800834c:	d003      	beq.n	8008356 <USBD_LL_DataOutStage+0x82>
 800834e:	e018      	b.n	8008382 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	75bb      	strb	r3, [r7, #22]
            break;
 8008354:	e018      	b.n	8008388 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800835c:	b2db      	uxtb	r3, r3
 800835e:	4619      	mov	r1, r3
 8008360:	68f8      	ldr	r0, [r7, #12]
 8008362:	f000 fa64 	bl	800882e <USBD_CoreFindIF>
 8008366:	4603      	mov	r3, r0
 8008368:	75bb      	strb	r3, [r7, #22]
            break;
 800836a:	e00d      	b.n	8008388 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008372:	b2db      	uxtb	r3, r3
 8008374:	4619      	mov	r1, r3
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	f000 fa66 	bl	8008848 <USBD_CoreFindEP>
 800837c:	4603      	mov	r3, r0
 800837e:	75bb      	strb	r3, [r7, #22]
            break;
 8008380:	e002      	b.n	8008388 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008382:	2300      	movs	r3, #0
 8008384:	75bb      	strb	r3, [r7, #22]
            break;
 8008386:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008388:	7dbb      	ldrb	r3, [r7, #22]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d119      	bne.n	80083c2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b03      	cmp	r3, #3
 8008398:	d113      	bne.n	80083c2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800839a:	7dba      	ldrb	r2, [r7, #22]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	32ae      	adds	r2, #174	@ 0xae
 80083a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00b      	beq.n	80083c2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80083aa:	7dba      	ldrb	r2, [r7, #22]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80083b2:	7dba      	ldrb	r2, [r7, #22]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	32ae      	adds	r2, #174	@ 0xae
 80083b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80083c2:	68f8      	ldr	r0, [r7, #12]
 80083c4:	f001 f95a 	bl	800967c <USBD_CtlSendStatus>
 80083c8:	e032      	b.n	8008430 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80083ca:	7afb      	ldrb	r3, [r7, #11]
 80083cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	4619      	mov	r1, r3
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 fa37 	bl	8008848 <USBD_CoreFindEP>
 80083da:	4603      	mov	r3, r0
 80083dc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083de:	7dbb      	ldrb	r3, [r7, #22]
 80083e0:	2bff      	cmp	r3, #255	@ 0xff
 80083e2:	d025      	beq.n	8008430 <USBD_LL_DataOutStage+0x15c>
 80083e4:	7dbb      	ldrb	r3, [r7, #22]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d122      	bne.n	8008430 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	2b03      	cmp	r3, #3
 80083f4:	d117      	bne.n	8008426 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80083f6:	7dba      	ldrb	r2, [r7, #22]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	32ae      	adds	r2, #174	@ 0xae
 80083fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008400:	699b      	ldr	r3, [r3, #24]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00f      	beq.n	8008426 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008406:	7dba      	ldrb	r2, [r7, #22]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800840e:	7dba      	ldrb	r2, [r7, #22]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	32ae      	adds	r2, #174	@ 0xae
 8008414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008418:	699b      	ldr	r3, [r3, #24]
 800841a:	7afa      	ldrb	r2, [r7, #11]
 800841c:	4611      	mov	r1, r2
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	4798      	blx	r3
 8008422:	4603      	mov	r3, r0
 8008424:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008426:	7dfb      	ldrb	r3, [r7, #23]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800842c:	7dfb      	ldrb	r3, [r7, #23]
 800842e:	e000      	b.n	8008432 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3718      	adds	r7, #24
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b086      	sub	sp, #24
 800843e:	af00      	add	r7, sp, #0
 8008440:	60f8      	str	r0, [r7, #12]
 8008442:	460b      	mov	r3, r1
 8008444:	607a      	str	r2, [r7, #4]
 8008446:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008448:	7afb      	ldrb	r3, [r7, #11]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d16f      	bne.n	800852e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	3314      	adds	r3, #20
 8008452:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800845a:	2b02      	cmp	r3, #2
 800845c:	d15a      	bne.n	8008514 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	689a      	ldr	r2, [r3, #8]
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	429a      	cmp	r2, r3
 8008468:	d914      	bls.n	8008494 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	689a      	ldr	r2, [r3, #8]
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	1ad2      	subs	r2, r2, r3
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	461a      	mov	r2, r3
 800847e:	6879      	ldr	r1, [r7, #4]
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f001 f8bc 	bl	80095fe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008486:	2300      	movs	r3, #0
 8008488:	2200      	movs	r2, #0
 800848a:	2100      	movs	r1, #0
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f001 fe03 	bl	800a098 <USBD_LL_PrepareReceive>
 8008492:	e03f      	b.n	8008514 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	68da      	ldr	r2, [r3, #12]
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	429a      	cmp	r2, r3
 800849e:	d11c      	bne.n	80084da <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	685a      	ldr	r2, [r3, #4]
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d316      	bcc.n	80084da <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d20f      	bcs.n	80084da <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80084ba:	2200      	movs	r2, #0
 80084bc:	2100      	movs	r1, #0
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f001 f89d 	bl	80095fe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084cc:	2300      	movs	r3, #0
 80084ce:	2200      	movs	r2, #0
 80084d0:	2100      	movs	r1, #0
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f001 fde0 	bl	800a098 <USBD_LL_PrepareReceive>
 80084d8:	e01c      	b.n	8008514 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b03      	cmp	r3, #3
 80084e4:	d10f      	bne.n	8008506 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d009      	beq.n	8008506 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008506:	2180      	movs	r1, #128	@ 0x80
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f001 fd1b 	bl	8009f44 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f001 f8c7 	bl	80096a2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d03a      	beq.n	8008594 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f7ff fe42 	bl	80081a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800852c:	e032      	b.n	8008594 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800852e:	7afb      	ldrb	r3, [r7, #11]
 8008530:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008534:	b2db      	uxtb	r3, r3
 8008536:	4619      	mov	r1, r3
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f000 f985 	bl	8008848 <USBD_CoreFindEP>
 800853e:	4603      	mov	r3, r0
 8008540:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008542:	7dfb      	ldrb	r3, [r7, #23]
 8008544:	2bff      	cmp	r3, #255	@ 0xff
 8008546:	d025      	beq.n	8008594 <USBD_LL_DataInStage+0x15a>
 8008548:	7dfb      	ldrb	r3, [r7, #23]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d122      	bne.n	8008594 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008554:	b2db      	uxtb	r3, r3
 8008556:	2b03      	cmp	r3, #3
 8008558:	d11c      	bne.n	8008594 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800855a:	7dfa      	ldrb	r2, [r7, #23]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	32ae      	adds	r2, #174	@ 0xae
 8008560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d014      	beq.n	8008594 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800856a:	7dfa      	ldrb	r2, [r7, #23]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008572:	7dfa      	ldrb	r2, [r7, #23]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	32ae      	adds	r2, #174	@ 0xae
 8008578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	7afa      	ldrb	r2, [r7, #11]
 8008580:	4611      	mov	r1, r2
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	4798      	blx	r3
 8008586:	4603      	mov	r3, r0
 8008588:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800858a:	7dbb      	ldrb	r3, [r7, #22]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d001      	beq.n	8008594 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008590:	7dbb      	ldrb	r3, [r7, #22]
 8008592:	e000      	b.n	8008596 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008594:	2300      	movs	r3, #0
}
 8008596:	4618      	mov	r0, r3
 8008598:	3718      	adds	r7, #24
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}

0800859e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800859e:	b580      	push	{r7, lr}
 80085a0:	b084      	sub	sp, #16
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80085a6:	2300      	movs	r3, #0
 80085a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00e      	beq.n	8008604 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	6852      	ldr	r2, [r2, #4]
 80085f2:	b2d2      	uxtb	r2, r2
 80085f4:	4611      	mov	r1, r2
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	4798      	blx	r3
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008600:	2303      	movs	r3, #3
 8008602:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008604:	2340      	movs	r3, #64	@ 0x40
 8008606:	2200      	movs	r2, #0
 8008608:	2100      	movs	r1, #0
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f001 fc55 	bl	8009eba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2240      	movs	r2, #64	@ 0x40
 800861c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008620:	2340      	movs	r3, #64	@ 0x40
 8008622:	2200      	movs	r2, #0
 8008624:	2180      	movs	r1, #128	@ 0x80
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 fc47 	bl	8009eba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2240      	movs	r2, #64	@ 0x40
 8008636:	621a      	str	r2, [r3, #32]

  return ret;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008642:	b480      	push	{r7}
 8008644:	b083      	sub	sp, #12
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	460b      	mov	r3, r1
 800864c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	78fa      	ldrb	r2, [r7, #3]
 8008652:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	370c      	adds	r7, #12
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008662:	b480      	push	{r7}
 8008664:	b083      	sub	sp, #12
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008670:	b2db      	uxtb	r3, r3
 8008672:	2b04      	cmp	r3, #4
 8008674:	d006      	beq.n	8008684 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800867c:	b2da      	uxtb	r2, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2204      	movs	r2, #4
 8008688:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800869a:	b480      	push	{r7}
 800869c:	b083      	sub	sp, #12
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	d106      	bne.n	80086bc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80086b4:	b2da      	uxtb	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	370c      	adds	r7, #12
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b082      	sub	sp, #8
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	2b03      	cmp	r3, #3
 80086dc:	d110      	bne.n	8008700 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00b      	beq.n	8008700 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086ee:	69db      	ldr	r3, [r3, #28]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d005      	beq.n	8008700 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b082      	sub	sp, #8
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	460b      	mov	r3, r1
 8008714:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	32ae      	adds	r2, #174	@ 0xae
 8008720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d101      	bne.n	800872c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008728:	2303      	movs	r3, #3
 800872a:	e01c      	b.n	8008766 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b03      	cmp	r3, #3
 8008736:	d115      	bne.n	8008764 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	32ae      	adds	r2, #174	@ 0xae
 8008742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008746:	6a1b      	ldr	r3, [r3, #32]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00b      	beq.n	8008764 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	32ae      	adds	r2, #174	@ 0xae
 8008756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800875a:	6a1b      	ldr	r3, [r3, #32]
 800875c:	78fa      	ldrb	r2, [r7, #3]
 800875e:	4611      	mov	r1, r2
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3708      	adds	r7, #8
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b082      	sub	sp, #8
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	460b      	mov	r3, r1
 8008778:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	32ae      	adds	r2, #174	@ 0xae
 8008784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d101      	bne.n	8008790 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800878c:	2303      	movs	r3, #3
 800878e:	e01c      	b.n	80087ca <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b03      	cmp	r3, #3
 800879a:	d115      	bne.n	80087c8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	32ae      	adds	r2, #174	@ 0xae
 80087a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00b      	beq.n	80087c8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	32ae      	adds	r2, #174	@ 0xae
 80087ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c0:	78fa      	ldrb	r2, [r7, #3]
 80087c2:	4611      	mov	r1, r2
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3708      	adds	r7, #8
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80087d2:	b480      	push	{r7}
 80087d4:	b083      	sub	sp, #12
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80087f0:	2300      	movs	r3, #0
 80087f2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00e      	beq.n	8008824 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	6852      	ldr	r2, [r2, #4]
 8008812:	b2d2      	uxtb	r2, r2
 8008814:	4611      	mov	r1, r2
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	4798      	blx	r3
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d001      	beq.n	8008824 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008820:	2303      	movs	r3, #3
 8008822:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008824:	7bfb      	ldrb	r3, [r7, #15]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800882e:	b480      	push	{r7}
 8008830:	b083      	sub	sp, #12
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
 8008836:	460b      	mov	r3, r1
 8008838:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800883a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800883c:	4618      	mov	r0, r3
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	460b      	mov	r3, r1
 8008852:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008854:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008856:	4618      	mov	r0, r3
 8008858:	370c      	adds	r7, #12
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr

08008862 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b086      	sub	sp, #24
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
 800886a:	460b      	mov	r3, r1
 800886c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008876:	2300      	movs	r3, #0
 8008878:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	885b      	ldrh	r3, [r3, #2]
 800887e:	b29b      	uxth	r3, r3
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	7812      	ldrb	r2, [r2, #0]
 8008884:	4293      	cmp	r3, r2
 8008886:	d91f      	bls.n	80088c8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800888e:	e013      	b.n	80088b8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008890:	f107 030a 	add.w	r3, r7, #10
 8008894:	4619      	mov	r1, r3
 8008896:	6978      	ldr	r0, [r7, #20]
 8008898:	f000 f81b 	bl	80088d2 <USBD_GetNextDesc>
 800889c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	785b      	ldrb	r3, [r3, #1]
 80088a2:	2b05      	cmp	r3, #5
 80088a4:	d108      	bne.n	80088b8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	789b      	ldrb	r3, [r3, #2]
 80088ae:	78fa      	ldrb	r2, [r7, #3]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d008      	beq.n	80088c6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80088b4:	2300      	movs	r3, #0
 80088b6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	885b      	ldrh	r3, [r3, #2]
 80088bc:	b29a      	uxth	r2, r3
 80088be:	897b      	ldrh	r3, [r7, #10]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d8e5      	bhi.n	8008890 <USBD_GetEpDesc+0x2e>
 80088c4:	e000      	b.n	80088c8 <USBD_GetEpDesc+0x66>
          break;
 80088c6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80088c8:	693b      	ldr	r3, [r7, #16]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80088d2:	b480      	push	{r7}
 80088d4:	b085      	sub	sp, #20
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
 80088da:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	7812      	ldrb	r2, [r2, #0]
 80088e8:	4413      	add	r3, r2
 80088ea:	b29a      	uxth	r2, r3
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	461a      	mov	r2, r3
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4413      	add	r3, r2
 80088fa:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80088fc:	68fb      	ldr	r3, [r7, #12]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800890a:	b480      	push	{r7}
 800890c:	b087      	sub	sp, #28
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	3301      	adds	r3, #1
 8008920:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008928:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800892c:	021b      	lsls	r3, r3, #8
 800892e:	b21a      	sxth	r2, r3
 8008930:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008934:	4313      	orrs	r3, r2
 8008936:	b21b      	sxth	r3, r3
 8008938:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800893a:	89fb      	ldrh	r3, [r7, #14]
}
 800893c:	4618      	mov	r0, r3
 800893e:	371c      	adds	r7, #28
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008952:	2300      	movs	r3, #0
 8008954:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800895e:	2b40      	cmp	r3, #64	@ 0x40
 8008960:	d005      	beq.n	800896e <USBD_StdDevReq+0x26>
 8008962:	2b40      	cmp	r3, #64	@ 0x40
 8008964:	d857      	bhi.n	8008a16 <USBD_StdDevReq+0xce>
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00f      	beq.n	800898a <USBD_StdDevReq+0x42>
 800896a:	2b20      	cmp	r3, #32
 800896c:	d153      	bne.n	8008a16 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	32ae      	adds	r2, #174	@ 0xae
 8008978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	6839      	ldr	r1, [r7, #0]
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	4798      	blx	r3
 8008984:	4603      	mov	r3, r0
 8008986:	73fb      	strb	r3, [r7, #15]
      break;
 8008988:	e04a      	b.n	8008a20 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	785b      	ldrb	r3, [r3, #1]
 800898e:	2b09      	cmp	r3, #9
 8008990:	d83b      	bhi.n	8008a0a <USBD_StdDevReq+0xc2>
 8008992:	a201      	add	r2, pc, #4	@ (adr r2, 8008998 <USBD_StdDevReq+0x50>)
 8008994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008998:	080089ed 	.word	0x080089ed
 800899c:	08008a01 	.word	0x08008a01
 80089a0:	08008a0b 	.word	0x08008a0b
 80089a4:	080089f7 	.word	0x080089f7
 80089a8:	08008a0b 	.word	0x08008a0b
 80089ac:	080089cb 	.word	0x080089cb
 80089b0:	080089c1 	.word	0x080089c1
 80089b4:	08008a0b 	.word	0x08008a0b
 80089b8:	080089e3 	.word	0x080089e3
 80089bc:	080089d5 	.word	0x080089d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fa3c 	bl	8008e40 <USBD_GetDescriptor>
          break;
 80089c8:	e024      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80089ca:	6839      	ldr	r1, [r7, #0]
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fba1 	bl	8009114 <USBD_SetAddress>
          break;
 80089d2:	e01f      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80089d4:	6839      	ldr	r1, [r7, #0]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fbe0 	bl	800919c <USBD_SetConfig>
 80089dc:	4603      	mov	r3, r0
 80089de:	73fb      	strb	r3, [r7, #15]
          break;
 80089e0:	e018      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80089e2:	6839      	ldr	r1, [r7, #0]
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 fc83 	bl	80092f0 <USBD_GetConfig>
          break;
 80089ea:	e013      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80089ec:	6839      	ldr	r1, [r7, #0]
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 fcb4 	bl	800935c <USBD_GetStatus>
          break;
 80089f4:	e00e      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80089f6:	6839      	ldr	r1, [r7, #0]
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 fce3 	bl	80093c4 <USBD_SetFeature>
          break;
 80089fe:	e009      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a00:	6839      	ldr	r1, [r7, #0]
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fd07 	bl	8009416 <USBD_ClrFeature>
          break;
 8008a08:	e004      	b.n	8008a14 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a0a:	6839      	ldr	r1, [r7, #0]
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fd5e 	bl	80094ce <USBD_CtlError>
          break;
 8008a12:	bf00      	nop
      }
      break;
 8008a14:	e004      	b.n	8008a20 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 fd58 	bl	80094ce <USBD_CtlError>
      break;
 8008a1e:	bf00      	nop
  }

  return ret;
 8008a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop

08008a2c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a42:	2b40      	cmp	r3, #64	@ 0x40
 8008a44:	d005      	beq.n	8008a52 <USBD_StdItfReq+0x26>
 8008a46:	2b40      	cmp	r3, #64	@ 0x40
 8008a48:	d852      	bhi.n	8008af0 <USBD_StdItfReq+0xc4>
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <USBD_StdItfReq+0x26>
 8008a4e:	2b20      	cmp	r3, #32
 8008a50:	d14e      	bne.n	8008af0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d840      	bhi.n	8008ae2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	889b      	ldrh	r3, [r3, #4]
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d836      	bhi.n	8008ad8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	889b      	ldrh	r3, [r3, #4]
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	4619      	mov	r1, r3
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f7ff fedb 	bl	800882e <USBD_CoreFindIF>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a7c:	7bbb      	ldrb	r3, [r7, #14]
 8008a7e:	2bff      	cmp	r3, #255	@ 0xff
 8008a80:	d01d      	beq.n	8008abe <USBD_StdItfReq+0x92>
 8008a82:	7bbb      	ldrb	r3, [r7, #14]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d11a      	bne.n	8008abe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008a88:	7bba      	ldrb	r2, [r7, #14]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	32ae      	adds	r2, #174	@ 0xae
 8008a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00f      	beq.n	8008ab8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008a98:	7bba      	ldrb	r2, [r7, #14]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008aa0:	7bba      	ldrb	r2, [r7, #14]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	32ae      	adds	r2, #174	@ 0xae
 8008aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	4798      	blx	r3
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008ab6:	e004      	b.n	8008ac2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008abc:	e001      	b.n	8008ac2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008abe:	2303      	movs	r3, #3
 8008ac0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	88db      	ldrh	r3, [r3, #6]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d110      	bne.n	8008aec <USBD_StdItfReq+0xc0>
 8008aca:	7bfb      	ldrb	r3, [r7, #15]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10d      	bne.n	8008aec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fdd3 	bl	800967c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008ad6:	e009      	b.n	8008aec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008ad8:	6839      	ldr	r1, [r7, #0]
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fcf7 	bl	80094ce <USBD_CtlError>
          break;
 8008ae0:	e004      	b.n	8008aec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 fcf2 	bl	80094ce <USBD_CtlError>
          break;
 8008aea:	e000      	b.n	8008aee <USBD_StdItfReq+0xc2>
          break;
 8008aec:	bf00      	nop
      }
      break;
 8008aee:	e004      	b.n	8008afa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008af0:	6839      	ldr	r1, [r7, #0]
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fceb 	bl	80094ce <USBD_CtlError>
      break;
 8008af8:	bf00      	nop
  }

  return ret;
 8008afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	889b      	ldrh	r3, [r3, #4]
 8008b16:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008b20:	2b40      	cmp	r3, #64	@ 0x40
 8008b22:	d007      	beq.n	8008b34 <USBD_StdEPReq+0x30>
 8008b24:	2b40      	cmp	r3, #64	@ 0x40
 8008b26:	f200 817f 	bhi.w	8008e28 <USBD_StdEPReq+0x324>
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d02a      	beq.n	8008b84 <USBD_StdEPReq+0x80>
 8008b2e:	2b20      	cmp	r3, #32
 8008b30:	f040 817a 	bne.w	8008e28 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b34:	7bbb      	ldrb	r3, [r7, #14]
 8008b36:	4619      	mov	r1, r3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f7ff fe85 	bl	8008848 <USBD_CoreFindEP>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b42:	7b7b      	ldrb	r3, [r7, #13]
 8008b44:	2bff      	cmp	r3, #255	@ 0xff
 8008b46:	f000 8174 	beq.w	8008e32 <USBD_StdEPReq+0x32e>
 8008b4a:	7b7b      	ldrb	r3, [r7, #13]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f040 8170 	bne.w	8008e32 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008b52:	7b7a      	ldrb	r2, [r7, #13]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008b5a:	7b7a      	ldrb	r2, [r7, #13]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	32ae      	adds	r2, #174	@ 0xae
 8008b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 8163 	beq.w	8008e32 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008b6c:	7b7a      	ldrb	r2, [r7, #13]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	32ae      	adds	r2, #174	@ 0xae
 8008b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	6839      	ldr	r1, [r7, #0]
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	4798      	blx	r3
 8008b7e:	4603      	mov	r3, r0
 8008b80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b82:	e156      	b.n	8008e32 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	785b      	ldrb	r3, [r3, #1]
 8008b88:	2b03      	cmp	r3, #3
 8008b8a:	d008      	beq.n	8008b9e <USBD_StdEPReq+0x9a>
 8008b8c:	2b03      	cmp	r3, #3
 8008b8e:	f300 8145 	bgt.w	8008e1c <USBD_StdEPReq+0x318>
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 809b 	beq.w	8008cce <USBD_StdEPReq+0x1ca>
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d03c      	beq.n	8008c16 <USBD_StdEPReq+0x112>
 8008b9c:	e13e      	b.n	8008e1c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d002      	beq.n	8008bb0 <USBD_StdEPReq+0xac>
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d016      	beq.n	8008bdc <USBD_StdEPReq+0xd8>
 8008bae:	e02c      	b.n	8008c0a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bb0:	7bbb      	ldrb	r3, [r7, #14]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d00d      	beq.n	8008bd2 <USBD_StdEPReq+0xce>
 8008bb6:	7bbb      	ldrb	r3, [r7, #14]
 8008bb8:	2b80      	cmp	r3, #128	@ 0x80
 8008bba:	d00a      	beq.n	8008bd2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bbc:	7bbb      	ldrb	r3, [r7, #14]
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f001 f9bf 	bl	8009f44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bc6:	2180      	movs	r1, #128	@ 0x80
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f001 f9bb 	bl	8009f44 <USBD_LL_StallEP>
 8008bce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bd0:	e020      	b.n	8008c14 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008bd2:	6839      	ldr	r1, [r7, #0]
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 fc7a 	bl	80094ce <USBD_CtlError>
              break;
 8008bda:	e01b      	b.n	8008c14 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	885b      	ldrh	r3, [r3, #2]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d10e      	bne.n	8008c02 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008be4:	7bbb      	ldrb	r3, [r7, #14]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00b      	beq.n	8008c02 <USBD_StdEPReq+0xfe>
 8008bea:	7bbb      	ldrb	r3, [r7, #14]
 8008bec:	2b80      	cmp	r3, #128	@ 0x80
 8008bee:	d008      	beq.n	8008c02 <USBD_StdEPReq+0xfe>
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	88db      	ldrh	r3, [r3, #6]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d104      	bne.n	8008c02 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 f9a1 	bl	8009f44 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 fd3a 	bl	800967c <USBD_CtlSendStatus>

              break;
 8008c08:	e004      	b.n	8008c14 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c0a:	6839      	ldr	r1, [r7, #0]
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fc5e 	bl	80094ce <USBD_CtlError>
              break;
 8008c12:	bf00      	nop
          }
          break;
 8008c14:	e107      	b.n	8008e26 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d002      	beq.n	8008c28 <USBD_StdEPReq+0x124>
 8008c22:	2b03      	cmp	r3, #3
 8008c24:	d016      	beq.n	8008c54 <USBD_StdEPReq+0x150>
 8008c26:	e04b      	b.n	8008cc0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c28:	7bbb      	ldrb	r3, [r7, #14]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00d      	beq.n	8008c4a <USBD_StdEPReq+0x146>
 8008c2e:	7bbb      	ldrb	r3, [r7, #14]
 8008c30:	2b80      	cmp	r3, #128	@ 0x80
 8008c32:	d00a      	beq.n	8008c4a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c34:	7bbb      	ldrb	r3, [r7, #14]
 8008c36:	4619      	mov	r1, r3
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 f983 	bl	8009f44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c3e:	2180      	movs	r1, #128	@ 0x80
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f001 f97f 	bl	8009f44 <USBD_LL_StallEP>
 8008c46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c48:	e040      	b.n	8008ccc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 fc3e 	bl	80094ce <USBD_CtlError>
              break;
 8008c52:	e03b      	b.n	8008ccc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	885b      	ldrh	r3, [r3, #2]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d136      	bne.n	8008cca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c5c:	7bbb      	ldrb	r3, [r7, #14]
 8008c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d004      	beq.n	8008c70 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
 8008c68:	4619      	mov	r1, r3
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f001 f989 	bl	8009f82 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fd03 	bl	800967c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008c76:	7bbb      	ldrb	r3, [r7, #14]
 8008c78:	4619      	mov	r1, r3
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f7ff fde4 	bl	8008848 <USBD_CoreFindEP>
 8008c80:	4603      	mov	r3, r0
 8008c82:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c84:	7b7b      	ldrb	r3, [r7, #13]
 8008c86:	2bff      	cmp	r3, #255	@ 0xff
 8008c88:	d01f      	beq.n	8008cca <USBD_StdEPReq+0x1c6>
 8008c8a:	7b7b      	ldrb	r3, [r7, #13]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d11c      	bne.n	8008cca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008c90:	7b7a      	ldrb	r2, [r7, #13]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008c98:	7b7a      	ldrb	r2, [r7, #13]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	32ae      	adds	r2, #174	@ 0xae
 8008c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d010      	beq.n	8008cca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ca8:	7b7a      	ldrb	r2, [r7, #13]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	32ae      	adds	r2, #174	@ 0xae
 8008cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	4798      	blx	r3
 8008cba:	4603      	mov	r3, r0
 8008cbc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008cbe:	e004      	b.n	8008cca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fc03 	bl	80094ce <USBD_CtlError>
              break;
 8008cc8:	e000      	b.n	8008ccc <USBD_StdEPReq+0x1c8>
              break;
 8008cca:	bf00      	nop
          }
          break;
 8008ccc:	e0ab      	b.n	8008e26 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d002      	beq.n	8008ce0 <USBD_StdEPReq+0x1dc>
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d032      	beq.n	8008d44 <USBD_StdEPReq+0x240>
 8008cde:	e097      	b.n	8008e10 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ce0:	7bbb      	ldrb	r3, [r7, #14]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d007      	beq.n	8008cf6 <USBD_StdEPReq+0x1f2>
 8008ce6:	7bbb      	ldrb	r3, [r7, #14]
 8008ce8:	2b80      	cmp	r3, #128	@ 0x80
 8008cea:	d004      	beq.n	8008cf6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008cec:	6839      	ldr	r1, [r7, #0]
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fbed 	bl	80094ce <USBD_CtlError>
                break;
 8008cf4:	e091      	b.n	8008e1a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	da0b      	bge.n	8008d16 <USBD_StdEPReq+0x212>
 8008cfe:	7bbb      	ldrb	r3, [r7, #14]
 8008d00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d04:	4613      	mov	r3, r2
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	3310      	adds	r3, #16
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	4413      	add	r3, r2
 8008d12:	3304      	adds	r3, #4
 8008d14:	e00b      	b.n	8008d2e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d16:	7bbb      	ldrb	r3, [r7, #14]
 8008d18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	4413      	add	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	3304      	adds	r3, #4
 8008d2e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	2200      	movs	r2, #0
 8008d34:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	2202      	movs	r2, #2
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fc43 	bl	80095c8 <USBD_CtlSendData>
              break;
 8008d42:	e06a      	b.n	8008e1a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	da11      	bge.n	8008d70 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d4c:	7bbb      	ldrb	r3, [r7, #14]
 8008d4e:	f003 020f 	and.w	r2, r3, #15
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	3324      	adds	r3, #36	@ 0x24
 8008d60:	881b      	ldrh	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d117      	bne.n	8008d96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fbb0 	bl	80094ce <USBD_CtlError>
                  break;
 8008d6e:	e054      	b.n	8008e1a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d70:	7bbb      	ldrb	r3, [r7, #14]
 8008d72:	f003 020f 	and.w	r2, r3, #15
 8008d76:	6879      	ldr	r1, [r7, #4]
 8008d78:	4613      	mov	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4413      	add	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	440b      	add	r3, r1
 8008d82:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d86:	881b      	ldrh	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d104      	bne.n	8008d96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d8c:	6839      	ldr	r1, [r7, #0]
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 fb9d 	bl	80094ce <USBD_CtlError>
                  break;
 8008d94:	e041      	b.n	8008e1a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	da0b      	bge.n	8008db6 <USBD_StdEPReq+0x2b2>
 8008d9e:	7bbb      	ldrb	r3, [r7, #14]
 8008da0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	3310      	adds	r3, #16
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	4413      	add	r3, r2
 8008db2:	3304      	adds	r3, #4
 8008db4:	e00b      	b.n	8008dce <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008db6:	7bbb      	ldrb	r3, [r7, #14]
 8008db8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	4413      	add	r3, r2
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	4413      	add	r3, r2
 8008dcc:	3304      	adds	r3, #4
 8008dce:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008dd0:	7bbb      	ldrb	r3, [r7, #14]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d002      	beq.n	8008ddc <USBD_StdEPReq+0x2d8>
 8008dd6:	7bbb      	ldrb	r3, [r7, #14]
 8008dd8:	2b80      	cmp	r3, #128	@ 0x80
 8008dda:	d103      	bne.n	8008de4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	2200      	movs	r2, #0
 8008de0:	601a      	str	r2, [r3, #0]
 8008de2:	e00e      	b.n	8008e02 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008de4:	7bbb      	ldrb	r3, [r7, #14]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f001 f8e9 	bl	8009fc0 <USBD_LL_IsStallEP>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d003      	beq.n	8008dfc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	2201      	movs	r2, #1
 8008df8:	601a      	str	r2, [r3, #0]
 8008dfa:	e002      	b.n	8008e02 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	2202      	movs	r2, #2
 8008e06:	4619      	mov	r1, r3
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fbdd 	bl	80095c8 <USBD_CtlSendData>
              break;
 8008e0e:	e004      	b.n	8008e1a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008e10:	6839      	ldr	r1, [r7, #0]
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fb5b 	bl	80094ce <USBD_CtlError>
              break;
 8008e18:	bf00      	nop
          }
          break;
 8008e1a:	e004      	b.n	8008e26 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008e1c:	6839      	ldr	r1, [r7, #0]
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fb55 	bl	80094ce <USBD_CtlError>
          break;
 8008e24:	bf00      	nop
      }
      break;
 8008e26:	e005      	b.n	8008e34 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 fb4f 	bl	80094ce <USBD_CtlError>
      break;
 8008e30:	e000      	b.n	8008e34 <USBD_StdEPReq+0x330>
      break;
 8008e32:	bf00      	nop
  }

  return ret;
 8008e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e52:	2300      	movs	r3, #0
 8008e54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	885b      	ldrh	r3, [r3, #2]
 8008e5a:	0a1b      	lsrs	r3, r3, #8
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	2b06      	cmp	r3, #6
 8008e62:	f200 8128 	bhi.w	80090b6 <USBD_GetDescriptor+0x276>
 8008e66:	a201      	add	r2, pc, #4	@ (adr r2, 8008e6c <USBD_GetDescriptor+0x2c>)
 8008e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6c:	08008e89 	.word	0x08008e89
 8008e70:	08008ea1 	.word	0x08008ea1
 8008e74:	08008ee1 	.word	0x08008ee1
 8008e78:	080090b7 	.word	0x080090b7
 8008e7c:	080090b7 	.word	0x080090b7
 8008e80:	08009057 	.word	0x08009057
 8008e84:	08009083 	.word	0x08009083
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	7c12      	ldrb	r2, [r2, #16]
 8008e94:	f107 0108 	add.w	r1, r7, #8
 8008e98:	4610      	mov	r0, r2
 8008e9a:	4798      	blx	r3
 8008e9c:	60f8      	str	r0, [r7, #12]
      break;
 8008e9e:	e112      	b.n	80090c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	7c1b      	ldrb	r3, [r3, #16]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d10d      	bne.n	8008ec4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	f107 0208 	add.w	r2, r7, #8
 8008eb4:	4610      	mov	r0, r2
 8008eb6:	4798      	blx	r3
 8008eb8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008ec2:	e100      	b.n	80090c6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ecc:	f107 0208 	add.w	r2, r7, #8
 8008ed0:	4610      	mov	r0, r2
 8008ed2:	4798      	blx	r3
 8008ed4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	3301      	adds	r3, #1
 8008eda:	2202      	movs	r2, #2
 8008edc:	701a      	strb	r2, [r3, #0]
      break;
 8008ede:	e0f2      	b.n	80090c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	885b      	ldrh	r3, [r3, #2]
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b05      	cmp	r3, #5
 8008ee8:	f200 80ac 	bhi.w	8009044 <USBD_GetDescriptor+0x204>
 8008eec:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef4 <USBD_GetDescriptor+0xb4>)
 8008eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef2:	bf00      	nop
 8008ef4:	08008f0d 	.word	0x08008f0d
 8008ef8:	08008f41 	.word	0x08008f41
 8008efc:	08008f75 	.word	0x08008f75
 8008f00:	08008fa9 	.word	0x08008fa9
 8008f04:	08008fdd 	.word	0x08008fdd
 8008f08:	08009011 	.word	0x08009011
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d00b      	beq.n	8008f30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	7c12      	ldrb	r2, [r2, #16]
 8008f24:	f107 0108 	add.w	r1, r7, #8
 8008f28:	4610      	mov	r0, r2
 8008f2a:	4798      	blx	r3
 8008f2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f2e:	e091      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f30:	6839      	ldr	r1, [r7, #0]
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 facb 	bl	80094ce <USBD_CtlError>
            err++;
 8008f38:	7afb      	ldrb	r3, [r7, #11]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f3e:	e089      	b.n	8009054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00b      	beq.n	8008f64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	7c12      	ldrb	r2, [r2, #16]
 8008f58:	f107 0108 	add.w	r1, r7, #8
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	4798      	blx	r3
 8008f60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f62:	e077      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f64:	6839      	ldr	r1, [r7, #0]
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fab1 	bl	80094ce <USBD_CtlError>
            err++;
 8008f6c:	7afb      	ldrb	r3, [r7, #11]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	72fb      	strb	r3, [r7, #11]
          break;
 8008f72:	e06f      	b.n	8009054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d00b      	beq.n	8008f98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	687a      	ldr	r2, [r7, #4]
 8008f8a:	7c12      	ldrb	r2, [r2, #16]
 8008f8c:	f107 0108 	add.w	r1, r7, #8
 8008f90:	4610      	mov	r0, r2
 8008f92:	4798      	blx	r3
 8008f94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f96:	e05d      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f98:	6839      	ldr	r1, [r7, #0]
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fa97 	bl	80094ce <USBD_CtlError>
            err++;
 8008fa0:	7afb      	ldrb	r3, [r7, #11]
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	72fb      	strb	r3, [r7, #11]
          break;
 8008fa6:	e055      	b.n	8009054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d00b      	beq.n	8008fcc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fba:	691b      	ldr	r3, [r3, #16]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	7c12      	ldrb	r2, [r2, #16]
 8008fc0:	f107 0108 	add.w	r1, r7, #8
 8008fc4:	4610      	mov	r0, r2
 8008fc6:	4798      	blx	r3
 8008fc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fca:	e043      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fcc:	6839      	ldr	r1, [r7, #0]
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 fa7d 	bl	80094ce <USBD_CtlError>
            err++;
 8008fd4:	7afb      	ldrb	r3, [r7, #11]
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	72fb      	strb	r3, [r7, #11]
          break;
 8008fda:	e03b      	b.n	8009054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fe2:	695b      	ldr	r3, [r3, #20]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00b      	beq.n	8009000 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	7c12      	ldrb	r2, [r2, #16]
 8008ff4:	f107 0108 	add.w	r1, r7, #8
 8008ff8:	4610      	mov	r0, r2
 8008ffa:	4798      	blx	r3
 8008ffc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ffe:	e029      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009000:	6839      	ldr	r1, [r7, #0]
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 fa63 	bl	80094ce <USBD_CtlError>
            err++;
 8009008:	7afb      	ldrb	r3, [r7, #11]
 800900a:	3301      	adds	r3, #1
 800900c:	72fb      	strb	r3, [r7, #11]
          break;
 800900e:	e021      	b.n	8009054 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00b      	beq.n	8009034 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	7c12      	ldrb	r2, [r2, #16]
 8009028:	f107 0108 	add.w	r1, r7, #8
 800902c:	4610      	mov	r0, r2
 800902e:	4798      	blx	r3
 8009030:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009032:	e00f      	b.n	8009054 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009034:	6839      	ldr	r1, [r7, #0]
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fa49 	bl	80094ce <USBD_CtlError>
            err++;
 800903c:	7afb      	ldrb	r3, [r7, #11]
 800903e:	3301      	adds	r3, #1
 8009040:	72fb      	strb	r3, [r7, #11]
          break;
 8009042:	e007      	b.n	8009054 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009044:	6839      	ldr	r1, [r7, #0]
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 fa41 	bl	80094ce <USBD_CtlError>
          err++;
 800904c:	7afb      	ldrb	r3, [r7, #11]
 800904e:	3301      	adds	r3, #1
 8009050:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009052:	bf00      	nop
      }
      break;
 8009054:	e037      	b.n	80090c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	7c1b      	ldrb	r3, [r3, #16]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d109      	bne.n	8009072 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009066:	f107 0208 	add.w	r2, r7, #8
 800906a:	4610      	mov	r0, r2
 800906c:	4798      	blx	r3
 800906e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009070:	e029      	b.n	80090c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009072:	6839      	ldr	r1, [r7, #0]
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fa2a 	bl	80094ce <USBD_CtlError>
        err++;
 800907a:	7afb      	ldrb	r3, [r7, #11]
 800907c:	3301      	adds	r3, #1
 800907e:	72fb      	strb	r3, [r7, #11]
      break;
 8009080:	e021      	b.n	80090c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	7c1b      	ldrb	r3, [r3, #16]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10d      	bne.n	80090a6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009092:	f107 0208 	add.w	r2, r7, #8
 8009096:	4610      	mov	r0, r2
 8009098:	4798      	blx	r3
 800909a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	3301      	adds	r3, #1
 80090a0:	2207      	movs	r2, #7
 80090a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090a4:	e00f      	b.n	80090c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090a6:	6839      	ldr	r1, [r7, #0]
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f000 fa10 	bl	80094ce <USBD_CtlError>
        err++;
 80090ae:	7afb      	ldrb	r3, [r7, #11]
 80090b0:	3301      	adds	r3, #1
 80090b2:	72fb      	strb	r3, [r7, #11]
      break;
 80090b4:	e007      	b.n	80090c6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80090b6:	6839      	ldr	r1, [r7, #0]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 fa08 	bl	80094ce <USBD_CtlError>
      err++;
 80090be:	7afb      	ldrb	r3, [r7, #11]
 80090c0:	3301      	adds	r3, #1
 80090c2:	72fb      	strb	r3, [r7, #11]
      break;
 80090c4:	bf00      	nop
  }

  if (err != 0U)
 80090c6:	7afb      	ldrb	r3, [r7, #11]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d11e      	bne.n	800910a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	88db      	ldrh	r3, [r3, #6]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d016      	beq.n	8009102 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80090d4:	893b      	ldrh	r3, [r7, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00e      	beq.n	80090f8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	88da      	ldrh	r2, [r3, #6]
 80090de:	893b      	ldrh	r3, [r7, #8]
 80090e0:	4293      	cmp	r3, r2
 80090e2:	bf28      	it	cs
 80090e4:	4613      	movcs	r3, r2
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80090ea:	893b      	ldrh	r3, [r7, #8]
 80090ec:	461a      	mov	r2, r3
 80090ee:	68f9      	ldr	r1, [r7, #12]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fa69 	bl	80095c8 <USBD_CtlSendData>
 80090f6:	e009      	b.n	800910c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80090f8:	6839      	ldr	r1, [r7, #0]
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 f9e7 	bl	80094ce <USBD_CtlError>
 8009100:	e004      	b.n	800910c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 faba 	bl	800967c <USBD_CtlSendStatus>
 8009108:	e000      	b.n	800910c <USBD_GetDescriptor+0x2cc>
    return;
 800910a:	bf00      	nop
  }
}
 800910c:	3710      	adds	r7, #16
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop

08009114 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	889b      	ldrh	r3, [r3, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d131      	bne.n	800918a <USBD_SetAddress+0x76>
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	88db      	ldrh	r3, [r3, #6]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d12d      	bne.n	800918a <USBD_SetAddress+0x76>
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	885b      	ldrh	r3, [r3, #2]
 8009132:	2b7f      	cmp	r3, #127	@ 0x7f
 8009134:	d829      	bhi.n	800918a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	885b      	ldrh	r3, [r3, #2]
 800913a:	b2db      	uxtb	r3, r3
 800913c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009140:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009148:	b2db      	uxtb	r3, r3
 800914a:	2b03      	cmp	r3, #3
 800914c:	d104      	bne.n	8009158 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800914e:	6839      	ldr	r1, [r7, #0]
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f9bc 	bl	80094ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009156:	e01d      	b.n	8009194 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	7bfa      	ldrb	r2, [r7, #15]
 800915c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009160:	7bfb      	ldrb	r3, [r7, #15]
 8009162:	4619      	mov	r1, r3
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 ff57 	bl	800a018 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f000 fa86 	bl	800967c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009170:	7bfb      	ldrb	r3, [r7, #15]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d004      	beq.n	8009180 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2202      	movs	r2, #2
 800917a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917e:	e009      	b.n	8009194 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009188:	e004      	b.n	8009194 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 f99e 	bl	80094ce <USBD_CtlError>
  }
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	3710      	adds	r7, #16
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091a6:	2300      	movs	r3, #0
 80091a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	885b      	ldrh	r3, [r3, #2]
 80091ae:	b2da      	uxtb	r2, r3
 80091b0:	4b4e      	ldr	r3, [pc, #312]	@ (80092ec <USBD_SetConfig+0x150>)
 80091b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091b4:	4b4d      	ldr	r3, [pc, #308]	@ (80092ec <USBD_SetConfig+0x150>)
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d905      	bls.n	80091c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091bc:	6839      	ldr	r1, [r7, #0]
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f985 	bl	80094ce <USBD_CtlError>
    return USBD_FAIL;
 80091c4:	2303      	movs	r3, #3
 80091c6:	e08c      	b.n	80092e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b02      	cmp	r3, #2
 80091d2:	d002      	beq.n	80091da <USBD_SetConfig+0x3e>
 80091d4:	2b03      	cmp	r3, #3
 80091d6:	d029      	beq.n	800922c <USBD_SetConfig+0x90>
 80091d8:	e075      	b.n	80092c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80091da:	4b44      	ldr	r3, [pc, #272]	@ (80092ec <USBD_SetConfig+0x150>)
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d020      	beq.n	8009224 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80091e2:	4b42      	ldr	r3, [pc, #264]	@ (80092ec <USBD_SetConfig+0x150>)
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	461a      	mov	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80091ec:	4b3f      	ldr	r3, [pc, #252]	@ (80092ec <USBD_SetConfig+0x150>)
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	4619      	mov	r1, r3
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f7fe ffe3 	bl	80081be <USBD_SetClassConfig>
 80091f8:	4603      	mov	r3, r0
 80091fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d008      	beq.n	8009214 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 f962 	bl	80094ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2202      	movs	r2, #2
 800920e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009212:	e065      	b.n	80092e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 fa31 	bl	800967c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2203      	movs	r2, #3
 800921e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009222:	e05d      	b.n	80092e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 fa29 	bl	800967c <USBD_CtlSendStatus>
      break;
 800922a:	e059      	b.n	80092e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800922c:	4b2f      	ldr	r3, [pc, #188]	@ (80092ec <USBD_SetConfig+0x150>)
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d112      	bne.n	800925a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2202      	movs	r2, #2
 8009238:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800923c:	4b2b      	ldr	r3, [pc, #172]	@ (80092ec <USBD_SetConfig+0x150>)
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	461a      	mov	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009246:	4b29      	ldr	r3, [pc, #164]	@ (80092ec <USBD_SetConfig+0x150>)
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	4619      	mov	r1, r3
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7fe ffd2 	bl	80081f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 fa12 	bl	800967c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009258:	e042      	b.n	80092e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800925a:	4b24      	ldr	r3, [pc, #144]	@ (80092ec <USBD_SetConfig+0x150>)
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	429a      	cmp	r2, r3
 8009266:	d02a      	beq.n	80092be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	b2db      	uxtb	r3, r3
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7fe ffc0 	bl	80081f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009276:	4b1d      	ldr	r3, [pc, #116]	@ (80092ec <USBD_SetConfig+0x150>)
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	461a      	mov	r2, r3
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009280:	4b1a      	ldr	r3, [pc, #104]	@ (80092ec <USBD_SetConfig+0x150>)
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	4619      	mov	r1, r3
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f7fe ff99 	bl	80081be <USBD_SetClassConfig>
 800928c:	4603      	mov	r3, r0
 800928e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00f      	beq.n	80092b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009296:	6839      	ldr	r1, [r7, #0]
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 f918 	bl	80094ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	4619      	mov	r1, r3
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f7fe ffa5 	bl	80081f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2202      	movs	r2, #2
 80092b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80092b4:	e014      	b.n	80092e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f9e0 	bl	800967c <USBD_CtlSendStatus>
      break;
 80092bc:	e010      	b.n	80092e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f9dc 	bl	800967c <USBD_CtlSendStatus>
      break;
 80092c4:	e00c      	b.n	80092e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80092c6:	6839      	ldr	r1, [r7, #0]
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 f900 	bl	80094ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092ce:	4b07      	ldr	r3, [pc, #28]	@ (80092ec <USBD_SetConfig+0x150>)
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	4619      	mov	r1, r3
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f7fe ff8e 	bl	80081f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80092da:	2303      	movs	r3, #3
 80092dc:	73fb      	strb	r3, [r7, #15]
      break;
 80092de:	bf00      	nop
  }

  return ret;
 80092e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	20000474 	.word	0x20000474

080092f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	88db      	ldrh	r3, [r3, #6]
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d004      	beq.n	800930c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009302:	6839      	ldr	r1, [r7, #0]
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f8e2 	bl	80094ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800930a:	e023      	b.n	8009354 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009312:	b2db      	uxtb	r3, r3
 8009314:	2b02      	cmp	r3, #2
 8009316:	dc02      	bgt.n	800931e <USBD_GetConfig+0x2e>
 8009318:	2b00      	cmp	r3, #0
 800931a:	dc03      	bgt.n	8009324 <USBD_GetConfig+0x34>
 800931c:	e015      	b.n	800934a <USBD_GetConfig+0x5a>
 800931e:	2b03      	cmp	r3, #3
 8009320:	d00b      	beq.n	800933a <USBD_GetConfig+0x4a>
 8009322:	e012      	b.n	800934a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3308      	adds	r3, #8
 800932e:	2201      	movs	r2, #1
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f948 	bl	80095c8 <USBD_CtlSendData>
        break;
 8009338:	e00c      	b.n	8009354 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	3304      	adds	r3, #4
 800933e:	2201      	movs	r2, #1
 8009340:	4619      	mov	r1, r3
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f940 	bl	80095c8 <USBD_CtlSendData>
        break;
 8009348:	e004      	b.n	8009354 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800934a:	6839      	ldr	r1, [r7, #0]
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 f8be 	bl	80094ce <USBD_CtlError>
        break;
 8009352:	bf00      	nop
}
 8009354:	bf00      	nop
 8009356:	3708      	adds	r7, #8
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800936c:	b2db      	uxtb	r3, r3
 800936e:	3b01      	subs	r3, #1
 8009370:	2b02      	cmp	r3, #2
 8009372:	d81e      	bhi.n	80093b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	88db      	ldrh	r3, [r3, #6]
 8009378:	2b02      	cmp	r3, #2
 800937a:	d004      	beq.n	8009386 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800937c:	6839      	ldr	r1, [r7, #0]
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f8a5 	bl	80094ce <USBD_CtlError>
        break;
 8009384:	e01a      	b.n	80093bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2201      	movs	r2, #1
 800938a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009392:	2b00      	cmp	r3, #0
 8009394:	d005      	beq.n	80093a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	f043 0202 	orr.w	r2, r3, #2
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	330c      	adds	r3, #12
 80093a6:	2202      	movs	r2, #2
 80093a8:	4619      	mov	r1, r3
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f90c 	bl	80095c8 <USBD_CtlSendData>
      break;
 80093b0:	e004      	b.n	80093bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80093b2:	6839      	ldr	r1, [r7, #0]
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 f88a 	bl	80094ce <USBD_CtlError>
      break;
 80093ba:	bf00      	nop
  }
}
 80093bc:	bf00      	nop
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	885b      	ldrh	r3, [r3, #2]
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d107      	bne.n	80093e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2201      	movs	r2, #1
 80093da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f94c 	bl	800967c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80093e4:	e013      	b.n	800940e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	885b      	ldrh	r3, [r3, #2]
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d10b      	bne.n	8009406 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	889b      	ldrh	r3, [r3, #4]
 80093f2:	0a1b      	lsrs	r3, r3, #8
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 f93c 	bl	800967c <USBD_CtlSendStatus>
}
 8009404:	e003      	b.n	800940e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 f860 	bl	80094ce <USBD_CtlError>
}
 800940e:	bf00      	nop
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b082      	sub	sp, #8
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
 800941e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009426:	b2db      	uxtb	r3, r3
 8009428:	3b01      	subs	r3, #1
 800942a:	2b02      	cmp	r3, #2
 800942c:	d80b      	bhi.n	8009446 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	885b      	ldrh	r3, [r3, #2]
 8009432:	2b01      	cmp	r3, #1
 8009434:	d10c      	bne.n	8009450 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f91c 	bl	800967c <USBD_CtlSendStatus>
      }
      break;
 8009444:	e004      	b.n	8009450 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 f840 	bl	80094ce <USBD_CtlError>
      break;
 800944e:	e000      	b.n	8009452 <USBD_ClrFeature+0x3c>
      break;
 8009450:	bf00      	nop
  }
}
 8009452:	bf00      	nop
 8009454:	3708      	adds	r7, #8
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b084      	sub	sp, #16
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	781a      	ldrb	r2, [r3, #0]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	3301      	adds	r3, #1
 8009474:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	781a      	ldrb	r2, [r3, #0]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	3301      	adds	r3, #1
 8009482:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f7ff fa40 	bl	800890a <SWAPBYTE>
 800948a:	4603      	mov	r3, r0
 800948c:	461a      	mov	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	3301      	adds	r3, #1
 8009496:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	3301      	adds	r3, #1
 800949c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f7ff fa33 	bl	800890a <SWAPBYTE>
 80094a4:	4603      	mov	r3, r0
 80094a6:	461a      	mov	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3301      	adds	r3, #1
 80094b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	3301      	adds	r3, #1
 80094b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f7ff fa26 	bl	800890a <SWAPBYTE>
 80094be:	4603      	mov	r3, r0
 80094c0:	461a      	mov	r2, r3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	80da      	strh	r2, [r3, #6]
}
 80094c6:	bf00      	nop
 80094c8:	3710      	adds	r7, #16
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}

080094ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094ce:	b580      	push	{r7, lr}
 80094d0:	b082      	sub	sp, #8
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
 80094d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80094d8:	2180      	movs	r1, #128	@ 0x80
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 fd32 	bl	8009f44 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80094e0:	2100      	movs	r1, #0
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 fd2e 	bl	8009f44 <USBD_LL_StallEP>
}
 80094e8:	bf00      	nop
 80094ea:	3708      	adds	r7, #8
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b086      	sub	sp, #24
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80094fc:	2300      	movs	r3, #0
 80094fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d042      	beq.n	800958c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800950a:	6938      	ldr	r0, [r7, #16]
 800950c:	f000 f842 	bl	8009594 <USBD_GetLen>
 8009510:	4603      	mov	r3, r0
 8009512:	3301      	adds	r3, #1
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800951a:	d808      	bhi.n	800952e <USBD_GetString+0x3e>
 800951c:	6938      	ldr	r0, [r7, #16]
 800951e:	f000 f839 	bl	8009594 <USBD_GetLen>
 8009522:	4603      	mov	r3, r0
 8009524:	3301      	adds	r3, #1
 8009526:	b29b      	uxth	r3, r3
 8009528:	005b      	lsls	r3, r3, #1
 800952a:	b29a      	uxth	r2, r3
 800952c:	e001      	b.n	8009532 <USBD_GetString+0x42>
 800952e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009536:	7dfb      	ldrb	r3, [r7, #23]
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	4413      	add	r3, r2
 800953c:	687a      	ldr	r2, [r7, #4]
 800953e:	7812      	ldrb	r2, [r2, #0]
 8009540:	701a      	strb	r2, [r3, #0]
  idx++;
 8009542:	7dfb      	ldrb	r3, [r7, #23]
 8009544:	3301      	adds	r3, #1
 8009546:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009548:	7dfb      	ldrb	r3, [r7, #23]
 800954a:	68ba      	ldr	r2, [r7, #8]
 800954c:	4413      	add	r3, r2
 800954e:	2203      	movs	r2, #3
 8009550:	701a      	strb	r2, [r3, #0]
  idx++;
 8009552:	7dfb      	ldrb	r3, [r7, #23]
 8009554:	3301      	adds	r3, #1
 8009556:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009558:	e013      	b.n	8009582 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800955a:	7dfb      	ldrb	r3, [r7, #23]
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	4413      	add	r3, r2
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	7812      	ldrb	r2, [r2, #0]
 8009564:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	3301      	adds	r3, #1
 800956a:	613b      	str	r3, [r7, #16]
    idx++;
 800956c:	7dfb      	ldrb	r3, [r7, #23]
 800956e:	3301      	adds	r3, #1
 8009570:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009572:	7dfb      	ldrb	r3, [r7, #23]
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	4413      	add	r3, r2
 8009578:	2200      	movs	r2, #0
 800957a:	701a      	strb	r2, [r3, #0]
    idx++;
 800957c:	7dfb      	ldrb	r3, [r7, #23]
 800957e:	3301      	adds	r3, #1
 8009580:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e7      	bne.n	800955a <USBD_GetString+0x6a>
 800958a:	e000      	b.n	800958e <USBD_GetString+0x9e>
    return;
 800958c:	bf00      	nop
  }
}
 800958e:	3718      	adds	r7, #24
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800959c:	2300      	movs	r3, #0
 800959e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095a4:	e005      	b.n	80095b2 <USBD_GetLen+0x1e>
  {
    len++;
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	3301      	adds	r3, #1
 80095aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	3301      	adds	r3, #1
 80095b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1f5      	bne.n	80095a6 <USBD_GetLen+0x12>
  }

  return len;
 80095ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3714      	adds	r7, #20
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2202      	movs	r2, #2
 80095d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	2100      	movs	r1, #0
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f000 fd31 	bl	800a056 <USBD_LL_Transmit>

  return USBD_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80095fe:	b580      	push	{r7, lr}
 8009600:	b084      	sub	sp, #16
 8009602:	af00      	add	r7, sp, #0
 8009604:	60f8      	str	r0, [r7, #12]
 8009606:	60b9      	str	r1, [r7, #8]
 8009608:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	2100      	movs	r1, #0
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 fd20 	bl	800a056 <USBD_LL_Transmit>

  return USBD_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2203      	movs	r2, #3
 8009630:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68ba      	ldr	r2, [r7, #8]
 8009648:	2100      	movs	r1, #0
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f000 fd24 	bl	800a098 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}

0800965a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800965a:	b580      	push	{r7, lr}
 800965c:	b084      	sub	sp, #16
 800965e:	af00      	add	r7, sp, #0
 8009660:	60f8      	str	r0, [r7, #12]
 8009662:	60b9      	str	r1, [r7, #8]
 8009664:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	2100      	movs	r1, #0
 800966c:	68f8      	ldr	r0, [r7, #12]
 800966e:	f000 fd13 	bl	800a098 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2204      	movs	r2, #4
 8009688:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800968c:	2300      	movs	r3, #0
 800968e:	2200      	movs	r2, #0
 8009690:	2100      	movs	r1, #0
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fcdf 	bl	800a056 <USBD_LL_Transmit>

  return USBD_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b082      	sub	sp, #8
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2205      	movs	r2, #5
 80096ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096b2:	2300      	movs	r3, #0
 80096b4:	2200      	movs	r2, #0
 80096b6:	2100      	movs	r1, #0
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fced 	bl	800a098 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80096cc:	2200      	movs	r2, #0
 80096ce:	4912      	ldr	r1, [pc, #72]	@ (8009718 <MX_USB_DEVICE_Init+0x50>)
 80096d0:	4812      	ldr	r0, [pc, #72]	@ (800971c <MX_USB_DEVICE_Init+0x54>)
 80096d2:	f7fe fcf7 	bl	80080c4 <USBD_Init>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80096dc:	f7f7 ff34 	bl	8001548 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80096e0:	490f      	ldr	r1, [pc, #60]	@ (8009720 <MX_USB_DEVICE_Init+0x58>)
 80096e2:	480e      	ldr	r0, [pc, #56]	@ (800971c <MX_USB_DEVICE_Init+0x54>)
 80096e4:	f7fe fd1e 	bl	8008124 <USBD_RegisterClass>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d001      	beq.n	80096f2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80096ee:	f7f7 ff2b 	bl	8001548 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80096f2:	490c      	ldr	r1, [pc, #48]	@ (8009724 <MX_USB_DEVICE_Init+0x5c>)
 80096f4:	4809      	ldr	r0, [pc, #36]	@ (800971c <MX_USB_DEVICE_Init+0x54>)
 80096f6:	f7fe fc15 	bl	8007f24 <USBD_CDC_RegisterInterface>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009700:	f7f7 ff22 	bl	8001548 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009704:	4805      	ldr	r0, [pc, #20]	@ (800971c <MX_USB_DEVICE_Init+0x54>)
 8009706:	f7fe fd43 	bl	8008190 <USBD_Start>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d001      	beq.n	8009714 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009710:	f7f7 ff1a 	bl	8001548 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009714:	bf00      	nop
 8009716:	bd80      	pop	{r7, pc}
 8009718:	200000b4 	.word	0x200000b4
 800971c:	20000478 	.word	0x20000478
 8009720:	20000018 	.word	0x20000018
 8009724:	200000a0 	.word	0x200000a0

08009728 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800972c:	2200      	movs	r2, #0
 800972e:	4905      	ldr	r1, [pc, #20]	@ (8009744 <CDC_Init_FS+0x1c>)
 8009730:	4805      	ldr	r0, [pc, #20]	@ (8009748 <CDC_Init_FS+0x20>)
 8009732:	f7fe fc11 	bl	8007f58 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009736:	4905      	ldr	r1, [pc, #20]	@ (800974c <CDC_Init_FS+0x24>)
 8009738:	4803      	ldr	r0, [pc, #12]	@ (8009748 <CDC_Init_FS+0x20>)
 800973a:	f7fe fc2f 	bl	8007f9c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800973e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009740:	4618      	mov	r0, r3
 8009742:	bd80      	pop	{r7, pc}
 8009744:	20000f54 	.word	0x20000f54
 8009748:	20000478 	.word	0x20000478
 800974c:	20000754 	.word	0x20000754

08009750 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009750:	b480      	push	{r7}
 8009752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009754:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009756:	4618      	mov	r0, r3
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	4603      	mov	r3, r0
 8009768:	6039      	str	r1, [r7, #0]
 800976a:	71fb      	strb	r3, [r7, #7]
 800976c:	4613      	mov	r3, r2
 800976e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009770:	79fb      	ldrb	r3, [r7, #7]
 8009772:	2b23      	cmp	r3, #35	@ 0x23
 8009774:	f200 8098 	bhi.w	80098a8 <CDC_Control_FS+0x148>
 8009778:	a201      	add	r2, pc, #4	@ (adr r2, 8009780 <CDC_Control_FS+0x20>)
 800977a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977e:	bf00      	nop
 8009780:	080098a9 	.word	0x080098a9
 8009784:	080098a9 	.word	0x080098a9
 8009788:	080098a9 	.word	0x080098a9
 800978c:	080098a9 	.word	0x080098a9
 8009790:	080098a9 	.word	0x080098a9
 8009794:	080098a9 	.word	0x080098a9
 8009798:	080098a9 	.word	0x080098a9
 800979c:	080098a9 	.word	0x080098a9
 80097a0:	080098a9 	.word	0x080098a9
 80097a4:	080098a9 	.word	0x080098a9
 80097a8:	080098a9 	.word	0x080098a9
 80097ac:	080098a9 	.word	0x080098a9
 80097b0:	080098a9 	.word	0x080098a9
 80097b4:	080098a9 	.word	0x080098a9
 80097b8:	080098a9 	.word	0x080098a9
 80097bc:	080098a9 	.word	0x080098a9
 80097c0:	080098a9 	.word	0x080098a9
 80097c4:	080098a9 	.word	0x080098a9
 80097c8:	080098a9 	.word	0x080098a9
 80097cc:	080098a9 	.word	0x080098a9
 80097d0:	080098a9 	.word	0x080098a9
 80097d4:	080098a9 	.word	0x080098a9
 80097d8:	080098a9 	.word	0x080098a9
 80097dc:	080098a9 	.word	0x080098a9
 80097e0:	080098a9 	.word	0x080098a9
 80097e4:	080098a9 	.word	0x080098a9
 80097e8:	080098a9 	.word	0x080098a9
 80097ec:	080098a9 	.word	0x080098a9
 80097f0:	080098a9 	.word	0x080098a9
 80097f4:	080098a9 	.word	0x080098a9
 80097f8:	080098a9 	.word	0x080098a9
 80097fc:	080098a9 	.word	0x080098a9
 8009800:	08009811 	.word	0x08009811
 8009804:	08009855 	.word	0x08009855
 8009808:	080098a9 	.word	0x080098a9
 800980c:	080098a9 	.word	0x080098a9
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	461a      	mov	r2, r3
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	3301      	adds	r3, #1
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	021b      	lsls	r3, r3, #8
 800981e:	431a      	orrs	r2, r3
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	3302      	adds	r3, #2
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	041b      	lsls	r3, r3, #16
 8009828:	431a      	orrs	r2, r3
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	3303      	adds	r3, #3
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	061b      	lsls	r3, r3, #24
 8009832:	4313      	orrs	r3, r2
 8009834:	461a      	mov	r2, r3
 8009836:	4b20      	ldr	r3, [pc, #128]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009838:	601a      	str	r2, [r3, #0]
      LineCoding.format = pbuf[4];
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	791a      	ldrb	r2, [r3, #4]
 800983e:	4b1e      	ldr	r3, [pc, #120]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009840:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	795a      	ldrb	r2, [r3, #5]
 8009846:	4b1c      	ldr	r3, [pc, #112]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009848:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype = pbuf[6];
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	799a      	ldrb	r2, [r3, #6]
 800984e:	4b1a      	ldr	r3, [pc, #104]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009850:	719a      	strb	r2, [r3, #6]
      break;
 8009852:	e02a      	b.n	80098aa <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t) (LineCoding.bitrate);
 8009854:	4b18      	ldr	r3, [pc, #96]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	b2da      	uxtb	r2, r3
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t) (LineCoding.bitrate >> 8);
 800985e:	4b16      	ldr	r3, [pc, #88]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	0a1a      	lsrs	r2, r3, #8
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	3301      	adds	r3, #1
 8009868:	b2d2      	uxtb	r2, r2
 800986a:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t) (LineCoding.bitrate >> 16);
 800986c:	4b12      	ldr	r3, [pc, #72]	@ (80098b8 <CDC_Control_FS+0x158>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	0c1a      	lsrs	r2, r3, #16
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	3302      	adds	r3, #2
 8009876:	b2d2      	uxtb	r2, r2
 8009878:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t) (LineCoding.bitrate >> 24);
 800987a:	4b0f      	ldr	r3, [pc, #60]	@ (80098b8 <CDC_Control_FS+0x158>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	0e1a      	lsrs	r2, r3, #24
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	3303      	adds	r3, #3
 8009884:	b2d2      	uxtb	r2, r2
 8009886:	701a      	strb	r2, [r3, #0]
      pbuf[4] = LineCoding.format;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	3304      	adds	r3, #4
 800988c:	4a0a      	ldr	r2, [pc, #40]	@ (80098b8 <CDC_Control_FS+0x158>)
 800988e:	7912      	ldrb	r2, [r2, #4]
 8009890:	701a      	strb	r2, [r3, #0]
      pbuf[5] = LineCoding.paritytype;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	3305      	adds	r3, #5
 8009896:	4a08      	ldr	r2, [pc, #32]	@ (80098b8 <CDC_Control_FS+0x158>)
 8009898:	7952      	ldrb	r2, [r2, #5]
 800989a:	701a      	strb	r2, [r3, #0]
      pbuf[6] = LineCoding.datatype;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	3306      	adds	r3, #6
 80098a0:	4a05      	ldr	r2, [pc, #20]	@ (80098b8 <CDC_Control_FS+0x158>)
 80098a2:	7992      	ldrb	r2, [r2, #6]
 80098a4:	701a      	strb	r2, [r3, #0]
      break;
 80098a6:	e000      	b.n	80098aa <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80098a8:	bf00      	nop
  }

  return (USBD_OK);
 80098aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr
 80098b8:	20000098 	.word	0x20000098

080098bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80098c6:	6879      	ldr	r1, [r7, #4]
 80098c8:	4805      	ldr	r0, [pc, #20]	@ (80098e0 <CDC_Receive_FS+0x24>)
 80098ca:	f7fe fb67 	bl	8007f9c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80098ce:	4804      	ldr	r0, [pc, #16]	@ (80098e0 <CDC_Receive_FS+0x24>)
 80098d0:	f7fe fbc2 	bl	8008058 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80098d4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3708      	adds	r7, #8
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
 80098de:	bf00      	nop
 80098e0:	20000478 	.word	0x20000478

080098e4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	460b      	mov	r3, r1
 80098ee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80098f0:	2300      	movs	r3, #0
 80098f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80098f4:	4b0d      	ldr	r3, [pc, #52]	@ (800992c <CDC_Transmit_FS+0x48>)
 80098f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098fa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009902:	2b00      	cmp	r3, #0
 8009904:	d001      	beq.n	800990a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009906:	2301      	movs	r3, #1
 8009908:	e00b      	b.n	8009922 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800990a:	887b      	ldrh	r3, [r7, #2]
 800990c:	461a      	mov	r2, r3
 800990e:	6879      	ldr	r1, [r7, #4]
 8009910:	4806      	ldr	r0, [pc, #24]	@ (800992c <CDC_Transmit_FS+0x48>)
 8009912:	f7fe fb21 	bl	8007f58 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009916:	4805      	ldr	r0, [pc, #20]	@ (800992c <CDC_Transmit_FS+0x48>)
 8009918:	f7fe fb5e 	bl	8007fd8 <USBD_CDC_TransmitPacket>
 800991c:	4603      	mov	r3, r0
 800991e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009920:	7bfb      	ldrb	r3, [r7, #15]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20000478 	.word	0x20000478

08009930 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009930:	b480      	push	{r7}
 8009932:	b087      	sub	sp, #28
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	4613      	mov	r3, r2
 800993c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800993e:	2300      	movs	r3, #0
 8009940:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009942:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009946:	4618      	mov	r0, r3
 8009948:	371c      	adds	r7, #28
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
	...

08009954 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	4603      	mov	r3, r0
 800995c:	6039      	str	r1, [r7, #0]
 800995e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	2212      	movs	r2, #18
 8009964:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009966:	4b03      	ldr	r3, [pc, #12]	@ (8009974 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009968:	4618      	mov	r0, r3
 800996a:	370c      	adds	r7, #12
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr
 8009974:	200000d0 	.word	0x200000d0

08009978 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
 800997e:	4603      	mov	r3, r0
 8009980:	6039      	str	r1, [r7, #0]
 8009982:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	2204      	movs	r2, #4
 8009988:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800998a:	4b03      	ldr	r3, [pc, #12]	@ (8009998 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800998c:	4618      	mov	r0, r3
 800998e:	370c      	adds	r7, #12
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	200000e4 	.word	0x200000e4

0800999c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	4603      	mov	r3, r0
 80099a4:	6039      	str	r1, [r7, #0]
 80099a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80099a8:	79fb      	ldrb	r3, [r7, #7]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d105      	bne.n	80099ba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80099ae:	683a      	ldr	r2, [r7, #0]
 80099b0:	4907      	ldr	r1, [pc, #28]	@ (80099d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80099b2:	4808      	ldr	r0, [pc, #32]	@ (80099d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80099b4:	f7ff fd9c 	bl	80094f0 <USBD_GetString>
 80099b8:	e004      	b.n	80099c4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	4904      	ldr	r1, [pc, #16]	@ (80099d0 <USBD_FS_ProductStrDescriptor+0x34>)
 80099be:	4805      	ldr	r0, [pc, #20]	@ (80099d4 <USBD_FS_ProductStrDescriptor+0x38>)
 80099c0:	f7ff fd96 	bl	80094f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099c4:	4b02      	ldr	r3, [pc, #8]	@ (80099d0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	20001754 	.word	0x20001754
 80099d4:	0800cea4 	.word	0x0800cea4

080099d8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	4603      	mov	r3, r0
 80099e0:	6039      	str	r1, [r7, #0]
 80099e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80099e4:	683a      	ldr	r2, [r7, #0]
 80099e6:	4904      	ldr	r1, [pc, #16]	@ (80099f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80099e8:	4804      	ldr	r0, [pc, #16]	@ (80099fc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80099ea:	f7ff fd81 	bl	80094f0 <USBD_GetString>
  return USBD_StrDesc;
 80099ee:	4b02      	ldr	r3, [pc, #8]	@ (80099f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3708      	adds	r7, #8
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	20001754 	.word	0x20001754
 80099fc:	0800cebc 	.word	0x0800cebc

08009a00 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	4603      	mov	r3, r0
 8009a08:	6039      	str	r1, [r7, #0]
 8009a0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	221a      	movs	r2, #26
 8009a10:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009a12:	f000 f843 	bl	8009a9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009a16:	4b02      	ldr	r3, [pc, #8]	@ (8009a20 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3708      	adds	r7, #8
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	200000e8 	.word	0x200000e8

08009a24 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	6039      	str	r1, [r7, #0]
 8009a2e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009a30:	79fb      	ldrb	r3, [r7, #7]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d105      	bne.n	8009a42 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a36:	683a      	ldr	r2, [r7, #0]
 8009a38:	4907      	ldr	r1, [pc, #28]	@ (8009a58 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a3a:	4808      	ldr	r0, [pc, #32]	@ (8009a5c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a3c:	f7ff fd58 	bl	80094f0 <USBD_GetString>
 8009a40:	e004      	b.n	8009a4c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	4904      	ldr	r1, [pc, #16]	@ (8009a58 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009a46:	4805      	ldr	r0, [pc, #20]	@ (8009a5c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009a48:	f7ff fd52 	bl	80094f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a4c:	4b02      	ldr	r3, [pc, #8]	@ (8009a58 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3708      	adds	r7, #8
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	20001754 	.word	0x20001754
 8009a5c:	0800ced0 	.word	0x0800ced0

08009a60 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	4603      	mov	r3, r0
 8009a68:	6039      	str	r1, [r7, #0]
 8009a6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009a6c:	79fb      	ldrb	r3, [r7, #7]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d105      	bne.n	8009a7e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	4907      	ldr	r1, [pc, #28]	@ (8009a94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a76:	4808      	ldr	r0, [pc, #32]	@ (8009a98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a78:	f7ff fd3a 	bl	80094f0 <USBD_GetString>
 8009a7c:	e004      	b.n	8009a88 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009a7e:	683a      	ldr	r2, [r7, #0]
 8009a80:	4904      	ldr	r1, [pc, #16]	@ (8009a94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009a82:	4805      	ldr	r0, [pc, #20]	@ (8009a98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009a84:	f7ff fd34 	bl	80094f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009a88:	4b02      	ldr	r3, [pc, #8]	@ (8009a94 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3708      	adds	r7, #8
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20001754 	.word	0x20001754
 8009a98:	0800cedc 	.word	0x0800cedc

08009a9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8009ae0 <Get_SerialNum+0x44>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae4 <Get_SerialNum+0x48>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009aae:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae8 <Get_SerialNum+0x4c>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	4413      	add	r3, r2
 8009aba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d009      	beq.n	8009ad6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009ac2:	2208      	movs	r2, #8
 8009ac4:	4909      	ldr	r1, [pc, #36]	@ (8009aec <Get_SerialNum+0x50>)
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f000 f814 	bl	8009af4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009acc:	2204      	movs	r2, #4
 8009ace:	4908      	ldr	r1, [pc, #32]	@ (8009af0 <Get_SerialNum+0x54>)
 8009ad0:	68b8      	ldr	r0, [r7, #8]
 8009ad2:	f000 f80f 	bl	8009af4 <IntToUnicode>
  }
}
 8009ad6:	bf00      	nop
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	1fff7a10 	.word	0x1fff7a10
 8009ae4:	1fff7a14 	.word	0x1fff7a14
 8009ae8:	1fff7a18 	.word	0x1fff7a18
 8009aec:	200000ea 	.word	0x200000ea
 8009af0:	200000fa 	.word	0x200000fa

08009af4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	4613      	mov	r3, r2
 8009b00:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009b02:	2300      	movs	r3, #0
 8009b04:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009b06:	2300      	movs	r3, #0
 8009b08:	75fb      	strb	r3, [r7, #23]
 8009b0a:	e027      	b.n	8009b5c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	0f1b      	lsrs	r3, r3, #28
 8009b10:	2b09      	cmp	r3, #9
 8009b12:	d80b      	bhi.n	8009b2c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	0f1b      	lsrs	r3, r3, #28
 8009b18:	b2da      	uxtb	r2, r3
 8009b1a:	7dfb      	ldrb	r3, [r7, #23]
 8009b1c:	005b      	lsls	r3, r3, #1
 8009b1e:	4619      	mov	r1, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	440b      	add	r3, r1
 8009b24:	3230      	adds	r2, #48	@ 0x30
 8009b26:	b2d2      	uxtb	r2, r2
 8009b28:	701a      	strb	r2, [r3, #0]
 8009b2a:	e00a      	b.n	8009b42 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	0f1b      	lsrs	r3, r3, #28
 8009b30:	b2da      	uxtb	r2, r3
 8009b32:	7dfb      	ldrb	r3, [r7, #23]
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	4619      	mov	r1, r3
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	440b      	add	r3, r1
 8009b3c:	3237      	adds	r2, #55	@ 0x37
 8009b3e:	b2d2      	uxtb	r2, r2
 8009b40:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	011b      	lsls	r3, r3, #4
 8009b46:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009b48:	7dfb      	ldrb	r3, [r7, #23]
 8009b4a:	005b      	lsls	r3, r3, #1
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	4413      	add	r3, r2
 8009b52:	2200      	movs	r2, #0
 8009b54:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009b56:	7dfb      	ldrb	r3, [r7, #23]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	75fb      	strb	r3, [r7, #23]
 8009b5c:	7dfa      	ldrb	r2, [r7, #23]
 8009b5e:	79fb      	ldrb	r3, [r7, #7]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d3d3      	bcc.n	8009b0c <IntToUnicode+0x18>
  }
}
 8009b64:	bf00      	nop
 8009b66:	bf00      	nop
 8009b68:	371c      	adds	r7, #28
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
	...

08009b74 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b08a      	sub	sp, #40	@ 0x28
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b7c:	f107 0314 	add.w	r3, r7, #20
 8009b80:	2200      	movs	r2, #0
 8009b82:	601a      	str	r2, [r3, #0]
 8009b84:	605a      	str	r2, [r3, #4]
 8009b86:	609a      	str	r2, [r3, #8]
 8009b88:	60da      	str	r2, [r3, #12]
 8009b8a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b94:	d13a      	bne.n	8009c0c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b96:	2300      	movs	r3, #0
 8009b98:	613b      	str	r3, [r7, #16]
 8009b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b9e:	4a1d      	ldr	r2, [pc, #116]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009ba0:	f043 0301 	orr.w	r3, r3, #1
 8009ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009baa:	f003 0301 	and.w	r3, r3, #1
 8009bae:	613b      	str	r3, [r7, #16]
 8009bb0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009bb2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bb8:	2302      	movs	r3, #2
 8009bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009bc4:	230a      	movs	r3, #10
 8009bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009bc8:	f107 0314 	add.w	r3, r7, #20
 8009bcc:	4619      	mov	r1, r3
 8009bce:	4812      	ldr	r0, [pc, #72]	@ (8009c18 <HAL_PCD_MspInit+0xa4>)
 8009bd0:	f7f8 fb12 	bl	80021f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009bd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009bda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bde:	6353      	str	r3, [r2, #52]	@ 0x34
 8009be0:	2300      	movs	r3, #0
 8009be2:	60fb      	str	r3, [r7, #12]
 8009be4:	4b0b      	ldr	r3, [pc, #44]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009be8:	4a0a      	ldr	r2, [pc, #40]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009bea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009bee:	6453      	str	r3, [r2, #68]	@ 0x44
 8009bf0:	4b08      	ldr	r3, [pc, #32]	@ (8009c14 <HAL_PCD_MspInit+0xa0>)
 8009bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009bf8:	60fb      	str	r3, [r7, #12]
 8009bfa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	2100      	movs	r1, #0
 8009c00:	2043      	movs	r0, #67	@ 0x43
 8009c02:	f7f8 fac2 	bl	800218a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009c06:	2043      	movs	r0, #67	@ 0x43
 8009c08:	f7f8 fadb 	bl	80021c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009c0c:	bf00      	nop
 8009c0e:	3728      	adds	r7, #40	@ 0x28
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	40023800 	.word	0x40023800
 8009c18:	40020000 	.word	0x40020000

08009c1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009c30:	4619      	mov	r1, r3
 8009c32:	4610      	mov	r0, r2
 8009c34:	f7fe faf9 	bl	800822a <USBD_LL_SetupStage>
}
 8009c38:	bf00      	nop
 8009c3a:	3708      	adds	r7, #8
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	460b      	mov	r3, r1
 8009c4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c52:	78fa      	ldrb	r2, [r7, #3]
 8009c54:	6879      	ldr	r1, [r7, #4]
 8009c56:	4613      	mov	r3, r2
 8009c58:	00db      	lsls	r3, r3, #3
 8009c5a:	4413      	add	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	440b      	add	r3, r1
 8009c60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	78fb      	ldrb	r3, [r7, #3]
 8009c68:	4619      	mov	r1, r3
 8009c6a:	f7fe fb33 	bl	80082d4 <USBD_LL_DataOutStage>
}
 8009c6e:	bf00      	nop
 8009c70:	3708      	adds	r7, #8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}

08009c76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c76:	b580      	push	{r7, lr}
 8009c78:	b082      	sub	sp, #8
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	6078      	str	r0, [r7, #4]
 8009c7e:	460b      	mov	r3, r1
 8009c80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c88:	78fa      	ldrb	r2, [r7, #3]
 8009c8a:	6879      	ldr	r1, [r7, #4]
 8009c8c:	4613      	mov	r3, r2
 8009c8e:	00db      	lsls	r3, r3, #3
 8009c90:	4413      	add	r3, r2
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	440b      	add	r3, r1
 8009c96:	3320      	adds	r3, #32
 8009c98:	681a      	ldr	r2, [r3, #0]
 8009c9a:	78fb      	ldrb	r3, [r7, #3]
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	f7fe fbcc 	bl	800843a <USBD_LL_DataInStage>
}
 8009ca2:	bf00      	nop
 8009ca4:	3708      	adds	r7, #8
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b082      	sub	sp, #8
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f7fe fd06 	bl	80086ca <USBD_LL_SOF>
}
 8009cbe:	bf00      	nop
 8009cc0:	3708      	adds	r7, #8
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b084      	sub	sp, #16
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	79db      	ldrb	r3, [r3, #7]
 8009cd6:	2b02      	cmp	r3, #2
 8009cd8:	d001      	beq.n	8009cde <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009cda:	f7f7 fc35 	bl	8001548 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ce4:	7bfa      	ldrb	r2, [r7, #15]
 8009ce6:	4611      	mov	r1, r2
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7fe fcaa 	bl	8008642 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f7fe fc52 	bl	800859e <USBD_LL_Reset>
}
 8009cfa:	bf00      	nop
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
	...

08009d04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d12:	4618      	mov	r0, r3
 8009d14:	f7fe fca5 	bl	8008662 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	6812      	ldr	r2, [r2, #0]
 8009d26:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d2a:	f043 0301 	orr.w	r3, r3, #1
 8009d2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	7adb      	ldrb	r3, [r3, #11]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d005      	beq.n	8009d44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009d38:	4b04      	ldr	r3, [pc, #16]	@ (8009d4c <HAL_PCD_SuspendCallback+0x48>)
 8009d3a:	691b      	ldr	r3, [r3, #16]
 8009d3c:	4a03      	ldr	r2, [pc, #12]	@ (8009d4c <HAL_PCD_SuspendCallback+0x48>)
 8009d3e:	f043 0306 	orr.w	r3, r3, #6
 8009d42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009d44:	bf00      	nop
 8009d46:	3708      	adds	r7, #8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	e000ed00 	.word	0xe000ed00

08009d50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f7fe fc9b 	bl	800869a <USBD_LL_Resume>
}
 8009d64:	bf00      	nop
 8009d66:	3708      	adds	r7, #8
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	460b      	mov	r3, r1
 8009d76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d7e:	78fa      	ldrb	r2, [r7, #3]
 8009d80:	4611      	mov	r1, r2
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7fe fcf3 	bl	800876e <USBD_LL_IsoOUTIncomplete>
}
 8009d88:	bf00      	nop
 8009d8a:	3708      	adds	r7, #8
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	460b      	mov	r3, r1
 8009d9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009da2:	78fa      	ldrb	r2, [r7, #3]
 8009da4:	4611      	mov	r1, r2
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7fe fcaf 	bl	800870a <USBD_LL_IsoINIncomplete>
}
 8009dac:	bf00      	nop
 8009dae:	3708      	adds	r7, #8
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b082      	sub	sp, #8
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f7fe fd05 	bl	80087d2 <USBD_LL_DevConnected>
}
 8009dc8:	bf00      	nop
 8009dca:	3708      	adds	r7, #8
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7fe fd02 	bl	80087e8 <USBD_LL_DevDisconnected>
}
 8009de4:	bf00      	nop
 8009de6:	3708      	adds	r7, #8
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d13c      	bne.n	8009e76 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009dfc:	4a20      	ldr	r2, [pc, #128]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	4a1e      	ldr	r2, [pc, #120]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e08:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e0e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009e12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009e14:	4b1a      	ldr	r3, [pc, #104]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e16:	2204      	movs	r2, #4
 8009e18:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009e1a:	4b19      	ldr	r3, [pc, #100]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e1c:	2202      	movs	r2, #2
 8009e1e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009e20:	4b17      	ldr	r3, [pc, #92]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009e26:	4b16      	ldr	r3, [pc, #88]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e28:	2202      	movs	r2, #2
 8009e2a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009e2c:	4b14      	ldr	r3, [pc, #80]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009e32:	4b13      	ldr	r3, [pc, #76]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009e38:	4b11      	ldr	r3, [pc, #68]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009e3e:	4b10      	ldr	r3, [pc, #64]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e40:	2200      	movs	r2, #0
 8009e42:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009e44:	4b0e      	ldr	r3, [pc, #56]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009e4a:	480d      	ldr	r0, [pc, #52]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e4c:	f7f9 fb6c 	bl	8003528 <HAL_PCD_Init>
 8009e50:	4603      	mov	r3, r0
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d001      	beq.n	8009e5a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009e56:	f7f7 fb77 	bl	8001548 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009e5a:	2180      	movs	r1, #128	@ 0x80
 8009e5c:	4808      	ldr	r0, [pc, #32]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e5e:	f7fa fd98 	bl	8004992 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009e62:	2240      	movs	r2, #64	@ 0x40
 8009e64:	2100      	movs	r1, #0
 8009e66:	4806      	ldr	r0, [pc, #24]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e68:	f7fa fd4c 	bl	8004904 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e6c:	2280      	movs	r2, #128	@ 0x80
 8009e6e:	2101      	movs	r1, #1
 8009e70:	4803      	ldr	r0, [pc, #12]	@ (8009e80 <USBD_LL_Init+0x94>)
 8009e72:	f7fa fd47 	bl	8004904 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	20001954 	.word	0x20001954

08009e84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e90:	2300      	movs	r3, #0
 8009e92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7f9 fc53 	bl	8003746 <HAL_PCD_Start>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ea4:	7bfb      	ldrb	r3, [r7, #15]
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f000 f942 	bl	800a130 <USBD_Get_USB_Status>
 8009eac:	4603      	mov	r3, r0
 8009eae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009eb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}

08009eba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b084      	sub	sp, #16
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
 8009ec2:	4608      	mov	r0, r1
 8009ec4:	4611      	mov	r1, r2
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	4603      	mov	r3, r0
 8009eca:	70fb      	strb	r3, [r7, #3]
 8009ecc:	460b      	mov	r3, r1
 8009ece:	70bb      	strb	r3, [r7, #2]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ee2:	78bb      	ldrb	r3, [r7, #2]
 8009ee4:	883a      	ldrh	r2, [r7, #0]
 8009ee6:	78f9      	ldrb	r1, [r7, #3]
 8009ee8:	f7fa f927 	bl	800413a <HAL_PCD_EP_Open>
 8009eec:	4603      	mov	r3, r0
 8009eee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ef0:	7bfb      	ldrb	r3, [r7, #15]
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f000 f91c 	bl	800a130 <USBD_Get_USB_Status>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009efc:	7bbb      	ldrb	r3, [r7, #14]
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3710      	adds	r7, #16
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	460b      	mov	r3, r1
 8009f10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f12:	2300      	movs	r3, #0
 8009f14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f16:	2300      	movs	r3, #0
 8009f18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f20:	78fa      	ldrb	r2, [r7, #3]
 8009f22:	4611      	mov	r1, r2
 8009f24:	4618      	mov	r0, r3
 8009f26:	f7fa f972 	bl	800420e <HAL_PCD_EP_Close>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f000 f8fd 	bl	800a130 <USBD_Get_USB_Status>
 8009f36:	4603      	mov	r3, r0
 8009f38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	460b      	mov	r3, r1
 8009f4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f50:	2300      	movs	r3, #0
 8009f52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f54:	2300      	movs	r3, #0
 8009f56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f5e:	78fa      	ldrb	r2, [r7, #3]
 8009f60:	4611      	mov	r1, r2
 8009f62:	4618      	mov	r0, r3
 8009f64:	f7fa fa2a 	bl	80043bc <HAL_PCD_EP_SetStall>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f6c:	7bfb      	ldrb	r3, [r7, #15]
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f000 f8de 	bl	800a130 <USBD_Get_USB_Status>
 8009f74:	4603      	mov	r3, r0
 8009f76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f78:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3710      	adds	r7, #16
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}

08009f82 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f82:	b580      	push	{r7, lr}
 8009f84:	b084      	sub	sp, #16
 8009f86:	af00      	add	r7, sp, #0
 8009f88:	6078      	str	r0, [r7, #4]
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f92:	2300      	movs	r3, #0
 8009f94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f9c:	78fa      	ldrb	r2, [r7, #3]
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fa fa6e 	bl	8004482 <HAL_PCD_EP_ClrStall>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009faa:	7bfb      	ldrb	r3, [r7, #15]
 8009fac:	4618      	mov	r0, r3
 8009fae:	f000 f8bf 	bl	800a130 <USBD_Get_USB_Status>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3710      	adds	r7, #16
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	460b      	mov	r3, r1
 8009fca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009fd2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009fd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	da0b      	bge.n	8009ff4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009fdc:	78fb      	ldrb	r3, [r7, #3]
 8009fde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fe2:	68f9      	ldr	r1, [r7, #12]
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	00db      	lsls	r3, r3, #3
 8009fe8:	4413      	add	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	440b      	add	r3, r1
 8009fee:	3316      	adds	r3, #22
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	e00b      	b.n	800a00c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009ff4:	78fb      	ldrb	r3, [r7, #3]
 8009ff6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ffa:	68f9      	ldr	r1, [r7, #12]
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	00db      	lsls	r3, r3, #3
 800a000:	4413      	add	r3, r2
 800a002:	009b      	lsls	r3, r3, #2
 800a004:	440b      	add	r3, r1
 800a006:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a00a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	460b      	mov	r3, r1
 800a022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a028:	2300      	movs	r3, #0
 800a02a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a032:	78fa      	ldrb	r2, [r7, #3]
 800a034:	4611      	mov	r1, r2
 800a036:	4618      	mov	r0, r3
 800a038:	f7fa f85b 	bl	80040f2 <HAL_PCD_SetAddress>
 800a03c:	4603      	mov	r3, r0
 800a03e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a040:	7bfb      	ldrb	r3, [r7, #15]
 800a042:	4618      	mov	r0, r3
 800a044:	f000 f874 	bl	800a130 <USBD_Get_USB_Status>
 800a048:	4603      	mov	r3, r0
 800a04a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a056:	b580      	push	{r7, lr}
 800a058:	b086      	sub	sp, #24
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	60f8      	str	r0, [r7, #12]
 800a05e:	607a      	str	r2, [r7, #4]
 800a060:	603b      	str	r3, [r7, #0]
 800a062:	460b      	mov	r3, r1
 800a064:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a06a:	2300      	movs	r3, #0
 800a06c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a074:	7af9      	ldrb	r1, [r7, #11]
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	f7fa f965 	bl	8004348 <HAL_PCD_EP_Transmit>
 800a07e:	4603      	mov	r3, r0
 800a080:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a082:	7dfb      	ldrb	r3, [r7, #23]
 800a084:	4618      	mov	r0, r3
 800a086:	f000 f853 	bl	800a130 <USBD_Get_USB_Status>
 800a08a:	4603      	mov	r3, r0
 800a08c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a08e:	7dbb      	ldrb	r3, [r7, #22]
}
 800a090:	4618      	mov	r0, r3
 800a092:	3718      	adds	r7, #24
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b086      	sub	sp, #24
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	60f8      	str	r0, [r7, #12]
 800a0a0:	607a      	str	r2, [r7, #4]
 800a0a2:	603b      	str	r3, [r7, #0]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a0b6:	7af9      	ldrb	r1, [r7, #11]
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	f7fa f8f1 	bl	80042a2 <HAL_PCD_EP_Receive>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0c4:	7dfb      	ldrb	r3, [r7, #23]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f000 f832 	bl	800a130 <USBD_Get_USB_Status>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a0d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3718      	adds	r7, #24
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}

0800a0da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0da:	b580      	push	{r7, lr}
 800a0dc:	b082      	sub	sp, #8
 800a0de:	af00      	add	r7, sp, #0
 800a0e0:	6078      	str	r0, [r7, #4]
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a0ec:	78fa      	ldrb	r2, [r7, #3]
 800a0ee:	4611      	mov	r1, r2
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f7fa f911 	bl	8004318 <HAL_PCD_EP_GetRxCount>
 800a0f6:	4603      	mov	r3, r0
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a108:	4b03      	ldr	r3, [pc, #12]	@ (800a118 <USBD_static_malloc+0x18>)
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	370c      	adds	r7, #12
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr
 800a116:	bf00      	nop
 800a118:	20001e38 	.word	0x20001e38

0800a11c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a11c:	b480      	push	{r7}
 800a11e:	b083      	sub	sp, #12
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]

}
 800a124:	bf00      	nop
 800a126:	370c      	adds	r7, #12
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr

0800a130 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	4603      	mov	r3, r0
 800a138:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a13e:	79fb      	ldrb	r3, [r7, #7]
 800a140:	2b03      	cmp	r3, #3
 800a142:	d817      	bhi.n	800a174 <USBD_Get_USB_Status+0x44>
 800a144:	a201      	add	r2, pc, #4	@ (adr r2, 800a14c <USBD_Get_USB_Status+0x1c>)
 800a146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a14a:	bf00      	nop
 800a14c:	0800a15d 	.word	0x0800a15d
 800a150:	0800a163 	.word	0x0800a163
 800a154:	0800a169 	.word	0x0800a169
 800a158:	0800a16f 	.word	0x0800a16f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	73fb      	strb	r3, [r7, #15]
    break;
 800a160:	e00b      	b.n	800a17a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a162:	2303      	movs	r3, #3
 800a164:	73fb      	strb	r3, [r7, #15]
    break;
 800a166:	e008      	b.n	800a17a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a168:	2301      	movs	r3, #1
 800a16a:	73fb      	strb	r3, [r7, #15]
    break;
 800a16c:	e005      	b.n	800a17a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a16e:	2303      	movs	r3, #3
 800a170:	73fb      	strb	r3, [r7, #15]
    break;
 800a172:	e002      	b.n	800a17a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a174:	2303      	movs	r3, #3
 800a176:	73fb      	strb	r3, [r7, #15]
    break;
 800a178:	bf00      	nop
  }
  return usb_status;
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <__cvt>:
 800a188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a18c:	ec57 6b10 	vmov	r6, r7, d0
 800a190:	2f00      	cmp	r7, #0
 800a192:	460c      	mov	r4, r1
 800a194:	4619      	mov	r1, r3
 800a196:	463b      	mov	r3, r7
 800a198:	bfbb      	ittet	lt
 800a19a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a19e:	461f      	movlt	r7, r3
 800a1a0:	2300      	movge	r3, #0
 800a1a2:	232d      	movlt	r3, #45	@ 0x2d
 800a1a4:	700b      	strb	r3, [r1, #0]
 800a1a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a1ac:	4691      	mov	r9, r2
 800a1ae:	f023 0820 	bic.w	r8, r3, #32
 800a1b2:	bfbc      	itt	lt
 800a1b4:	4632      	movlt	r2, r6
 800a1b6:	4616      	movlt	r6, r2
 800a1b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a1bc:	d005      	beq.n	800a1ca <__cvt+0x42>
 800a1be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a1c2:	d100      	bne.n	800a1c6 <__cvt+0x3e>
 800a1c4:	3401      	adds	r4, #1
 800a1c6:	2102      	movs	r1, #2
 800a1c8:	e000      	b.n	800a1cc <__cvt+0x44>
 800a1ca:	2103      	movs	r1, #3
 800a1cc:	ab03      	add	r3, sp, #12
 800a1ce:	9301      	str	r3, [sp, #4]
 800a1d0:	ab02      	add	r3, sp, #8
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	ec47 6b10 	vmov	d0, r6, r7
 800a1d8:	4653      	mov	r3, sl
 800a1da:	4622      	mov	r2, r4
 800a1dc:	f000 fe74 	bl	800aec8 <_dtoa_r>
 800a1e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a1e4:	4605      	mov	r5, r0
 800a1e6:	d119      	bne.n	800a21c <__cvt+0x94>
 800a1e8:	f019 0f01 	tst.w	r9, #1
 800a1ec:	d00e      	beq.n	800a20c <__cvt+0x84>
 800a1ee:	eb00 0904 	add.w	r9, r0, r4
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	4639      	mov	r1, r7
 800a1fa:	f7f6 fc6d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1fe:	b108      	cbz	r0, 800a204 <__cvt+0x7c>
 800a200:	f8cd 900c 	str.w	r9, [sp, #12]
 800a204:	2230      	movs	r2, #48	@ 0x30
 800a206:	9b03      	ldr	r3, [sp, #12]
 800a208:	454b      	cmp	r3, r9
 800a20a:	d31e      	bcc.n	800a24a <__cvt+0xc2>
 800a20c:	9b03      	ldr	r3, [sp, #12]
 800a20e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a210:	1b5b      	subs	r3, r3, r5
 800a212:	4628      	mov	r0, r5
 800a214:	6013      	str	r3, [r2, #0]
 800a216:	b004      	add	sp, #16
 800a218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a21c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a220:	eb00 0904 	add.w	r9, r0, r4
 800a224:	d1e5      	bne.n	800a1f2 <__cvt+0x6a>
 800a226:	7803      	ldrb	r3, [r0, #0]
 800a228:	2b30      	cmp	r3, #48	@ 0x30
 800a22a:	d10a      	bne.n	800a242 <__cvt+0xba>
 800a22c:	2200      	movs	r2, #0
 800a22e:	2300      	movs	r3, #0
 800a230:	4630      	mov	r0, r6
 800a232:	4639      	mov	r1, r7
 800a234:	f7f6 fc50 	bl	8000ad8 <__aeabi_dcmpeq>
 800a238:	b918      	cbnz	r0, 800a242 <__cvt+0xba>
 800a23a:	f1c4 0401 	rsb	r4, r4, #1
 800a23e:	f8ca 4000 	str.w	r4, [sl]
 800a242:	f8da 3000 	ldr.w	r3, [sl]
 800a246:	4499      	add	r9, r3
 800a248:	e7d3      	b.n	800a1f2 <__cvt+0x6a>
 800a24a:	1c59      	adds	r1, r3, #1
 800a24c:	9103      	str	r1, [sp, #12]
 800a24e:	701a      	strb	r2, [r3, #0]
 800a250:	e7d9      	b.n	800a206 <__cvt+0x7e>

0800a252 <__exponent>:
 800a252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a254:	2900      	cmp	r1, #0
 800a256:	bfba      	itte	lt
 800a258:	4249      	neglt	r1, r1
 800a25a:	232d      	movlt	r3, #45	@ 0x2d
 800a25c:	232b      	movge	r3, #43	@ 0x2b
 800a25e:	2909      	cmp	r1, #9
 800a260:	7002      	strb	r2, [r0, #0]
 800a262:	7043      	strb	r3, [r0, #1]
 800a264:	dd29      	ble.n	800a2ba <__exponent+0x68>
 800a266:	f10d 0307 	add.w	r3, sp, #7
 800a26a:	461d      	mov	r5, r3
 800a26c:	270a      	movs	r7, #10
 800a26e:	461a      	mov	r2, r3
 800a270:	fbb1 f6f7 	udiv	r6, r1, r7
 800a274:	fb07 1416 	mls	r4, r7, r6, r1
 800a278:	3430      	adds	r4, #48	@ 0x30
 800a27a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a27e:	460c      	mov	r4, r1
 800a280:	2c63      	cmp	r4, #99	@ 0x63
 800a282:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a286:	4631      	mov	r1, r6
 800a288:	dcf1      	bgt.n	800a26e <__exponent+0x1c>
 800a28a:	3130      	adds	r1, #48	@ 0x30
 800a28c:	1e94      	subs	r4, r2, #2
 800a28e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a292:	1c41      	adds	r1, r0, #1
 800a294:	4623      	mov	r3, r4
 800a296:	42ab      	cmp	r3, r5
 800a298:	d30a      	bcc.n	800a2b0 <__exponent+0x5e>
 800a29a:	f10d 0309 	add.w	r3, sp, #9
 800a29e:	1a9b      	subs	r3, r3, r2
 800a2a0:	42ac      	cmp	r4, r5
 800a2a2:	bf88      	it	hi
 800a2a4:	2300      	movhi	r3, #0
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	4403      	add	r3, r0
 800a2aa:	1a18      	subs	r0, r3, r0
 800a2ac:	b003      	add	sp, #12
 800a2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a2b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a2b8:	e7ed      	b.n	800a296 <__exponent+0x44>
 800a2ba:	2330      	movs	r3, #48	@ 0x30
 800a2bc:	3130      	adds	r1, #48	@ 0x30
 800a2be:	7083      	strb	r3, [r0, #2]
 800a2c0:	70c1      	strb	r1, [r0, #3]
 800a2c2:	1d03      	adds	r3, r0, #4
 800a2c4:	e7f1      	b.n	800a2aa <__exponent+0x58>
	...

0800a2c8 <_printf_float>:
 800a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	b08d      	sub	sp, #52	@ 0x34
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a2d4:	4616      	mov	r6, r2
 800a2d6:	461f      	mov	r7, r3
 800a2d8:	4605      	mov	r5, r0
 800a2da:	f000 fcf5 	bl	800acc8 <_localeconv_r>
 800a2de:	6803      	ldr	r3, [r0, #0]
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7f5 ffcc 	bl	8000280 <strlen>
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2ec:	f8d8 3000 	ldr.w	r3, [r8]
 800a2f0:	9005      	str	r0, [sp, #20]
 800a2f2:	3307      	adds	r3, #7
 800a2f4:	f023 0307 	bic.w	r3, r3, #7
 800a2f8:	f103 0208 	add.w	r2, r3, #8
 800a2fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a300:	f8d4 b000 	ldr.w	fp, [r4]
 800a304:	f8c8 2000 	str.w	r2, [r8]
 800a308:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a30c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a310:	9307      	str	r3, [sp, #28]
 800a312:	f8cd 8018 	str.w	r8, [sp, #24]
 800a316:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a31a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a31e:	4b9c      	ldr	r3, [pc, #624]	@ (800a590 <_printf_float+0x2c8>)
 800a320:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a324:	f7f6 fc0a 	bl	8000b3c <__aeabi_dcmpun>
 800a328:	bb70      	cbnz	r0, 800a388 <_printf_float+0xc0>
 800a32a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a32e:	4b98      	ldr	r3, [pc, #608]	@ (800a590 <_printf_float+0x2c8>)
 800a330:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a334:	f7f6 fbe4 	bl	8000b00 <__aeabi_dcmple>
 800a338:	bb30      	cbnz	r0, 800a388 <_printf_float+0xc0>
 800a33a:	2200      	movs	r2, #0
 800a33c:	2300      	movs	r3, #0
 800a33e:	4640      	mov	r0, r8
 800a340:	4649      	mov	r1, r9
 800a342:	f7f6 fbd3 	bl	8000aec <__aeabi_dcmplt>
 800a346:	b110      	cbz	r0, 800a34e <_printf_float+0x86>
 800a348:	232d      	movs	r3, #45	@ 0x2d
 800a34a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a34e:	4a91      	ldr	r2, [pc, #580]	@ (800a594 <_printf_float+0x2cc>)
 800a350:	4b91      	ldr	r3, [pc, #580]	@ (800a598 <_printf_float+0x2d0>)
 800a352:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a356:	bf8c      	ite	hi
 800a358:	4690      	movhi	r8, r2
 800a35a:	4698      	movls	r8, r3
 800a35c:	2303      	movs	r3, #3
 800a35e:	6123      	str	r3, [r4, #16]
 800a360:	f02b 0304 	bic.w	r3, fp, #4
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	f04f 0900 	mov.w	r9, #0
 800a36a:	9700      	str	r7, [sp, #0]
 800a36c:	4633      	mov	r3, r6
 800a36e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a370:	4621      	mov	r1, r4
 800a372:	4628      	mov	r0, r5
 800a374:	f000 f9d2 	bl	800a71c <_printf_common>
 800a378:	3001      	adds	r0, #1
 800a37a:	f040 808d 	bne.w	800a498 <_printf_float+0x1d0>
 800a37e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a382:	b00d      	add	sp, #52	@ 0x34
 800a384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a388:	4642      	mov	r2, r8
 800a38a:	464b      	mov	r3, r9
 800a38c:	4640      	mov	r0, r8
 800a38e:	4649      	mov	r1, r9
 800a390:	f7f6 fbd4 	bl	8000b3c <__aeabi_dcmpun>
 800a394:	b140      	cbz	r0, 800a3a8 <_printf_float+0xe0>
 800a396:	464b      	mov	r3, r9
 800a398:	2b00      	cmp	r3, #0
 800a39a:	bfbc      	itt	lt
 800a39c:	232d      	movlt	r3, #45	@ 0x2d
 800a39e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a3a2:	4a7e      	ldr	r2, [pc, #504]	@ (800a59c <_printf_float+0x2d4>)
 800a3a4:	4b7e      	ldr	r3, [pc, #504]	@ (800a5a0 <_printf_float+0x2d8>)
 800a3a6:	e7d4      	b.n	800a352 <_printf_float+0x8a>
 800a3a8:	6863      	ldr	r3, [r4, #4]
 800a3aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a3ae:	9206      	str	r2, [sp, #24]
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	d13b      	bne.n	800a42c <_printf_float+0x164>
 800a3b4:	2306      	movs	r3, #6
 800a3b6:	6063      	str	r3, [r4, #4]
 800a3b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a3bc:	2300      	movs	r3, #0
 800a3be:	6022      	str	r2, [r4, #0]
 800a3c0:	9303      	str	r3, [sp, #12]
 800a3c2:	ab0a      	add	r3, sp, #40	@ 0x28
 800a3c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a3c8:	ab09      	add	r3, sp, #36	@ 0x24
 800a3ca:	9300      	str	r3, [sp, #0]
 800a3cc:	6861      	ldr	r1, [r4, #4]
 800a3ce:	ec49 8b10 	vmov	d0, r8, r9
 800a3d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	f7ff fed6 	bl	800a188 <__cvt>
 800a3dc:	9b06      	ldr	r3, [sp, #24]
 800a3de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a3e0:	2b47      	cmp	r3, #71	@ 0x47
 800a3e2:	4680      	mov	r8, r0
 800a3e4:	d129      	bne.n	800a43a <_printf_float+0x172>
 800a3e6:	1cc8      	adds	r0, r1, #3
 800a3e8:	db02      	blt.n	800a3f0 <_printf_float+0x128>
 800a3ea:	6863      	ldr	r3, [r4, #4]
 800a3ec:	4299      	cmp	r1, r3
 800a3ee:	dd41      	ble.n	800a474 <_printf_float+0x1ac>
 800a3f0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a3f4:	fa5f fa8a 	uxtb.w	sl, sl
 800a3f8:	3901      	subs	r1, #1
 800a3fa:	4652      	mov	r2, sl
 800a3fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a400:	9109      	str	r1, [sp, #36]	@ 0x24
 800a402:	f7ff ff26 	bl	800a252 <__exponent>
 800a406:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a408:	1813      	adds	r3, r2, r0
 800a40a:	2a01      	cmp	r2, #1
 800a40c:	4681      	mov	r9, r0
 800a40e:	6123      	str	r3, [r4, #16]
 800a410:	dc02      	bgt.n	800a418 <_printf_float+0x150>
 800a412:	6822      	ldr	r2, [r4, #0]
 800a414:	07d2      	lsls	r2, r2, #31
 800a416:	d501      	bpl.n	800a41c <_printf_float+0x154>
 800a418:	3301      	adds	r3, #1
 800a41a:	6123      	str	r3, [r4, #16]
 800a41c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a420:	2b00      	cmp	r3, #0
 800a422:	d0a2      	beq.n	800a36a <_printf_float+0xa2>
 800a424:	232d      	movs	r3, #45	@ 0x2d
 800a426:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a42a:	e79e      	b.n	800a36a <_printf_float+0xa2>
 800a42c:	9a06      	ldr	r2, [sp, #24]
 800a42e:	2a47      	cmp	r2, #71	@ 0x47
 800a430:	d1c2      	bne.n	800a3b8 <_printf_float+0xf0>
 800a432:	2b00      	cmp	r3, #0
 800a434:	d1c0      	bne.n	800a3b8 <_printf_float+0xf0>
 800a436:	2301      	movs	r3, #1
 800a438:	e7bd      	b.n	800a3b6 <_printf_float+0xee>
 800a43a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a43e:	d9db      	bls.n	800a3f8 <_printf_float+0x130>
 800a440:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a444:	d118      	bne.n	800a478 <_printf_float+0x1b0>
 800a446:	2900      	cmp	r1, #0
 800a448:	6863      	ldr	r3, [r4, #4]
 800a44a:	dd0b      	ble.n	800a464 <_printf_float+0x19c>
 800a44c:	6121      	str	r1, [r4, #16]
 800a44e:	b913      	cbnz	r3, 800a456 <_printf_float+0x18e>
 800a450:	6822      	ldr	r2, [r4, #0]
 800a452:	07d0      	lsls	r0, r2, #31
 800a454:	d502      	bpl.n	800a45c <_printf_float+0x194>
 800a456:	3301      	adds	r3, #1
 800a458:	440b      	add	r3, r1
 800a45a:	6123      	str	r3, [r4, #16]
 800a45c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a45e:	f04f 0900 	mov.w	r9, #0
 800a462:	e7db      	b.n	800a41c <_printf_float+0x154>
 800a464:	b913      	cbnz	r3, 800a46c <_printf_float+0x1a4>
 800a466:	6822      	ldr	r2, [r4, #0]
 800a468:	07d2      	lsls	r2, r2, #31
 800a46a:	d501      	bpl.n	800a470 <_printf_float+0x1a8>
 800a46c:	3302      	adds	r3, #2
 800a46e:	e7f4      	b.n	800a45a <_printf_float+0x192>
 800a470:	2301      	movs	r3, #1
 800a472:	e7f2      	b.n	800a45a <_printf_float+0x192>
 800a474:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a478:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a47a:	4299      	cmp	r1, r3
 800a47c:	db05      	blt.n	800a48a <_printf_float+0x1c2>
 800a47e:	6823      	ldr	r3, [r4, #0]
 800a480:	6121      	str	r1, [r4, #16]
 800a482:	07d8      	lsls	r0, r3, #31
 800a484:	d5ea      	bpl.n	800a45c <_printf_float+0x194>
 800a486:	1c4b      	adds	r3, r1, #1
 800a488:	e7e7      	b.n	800a45a <_printf_float+0x192>
 800a48a:	2900      	cmp	r1, #0
 800a48c:	bfd4      	ite	le
 800a48e:	f1c1 0202 	rsble	r2, r1, #2
 800a492:	2201      	movgt	r2, #1
 800a494:	4413      	add	r3, r2
 800a496:	e7e0      	b.n	800a45a <_printf_float+0x192>
 800a498:	6823      	ldr	r3, [r4, #0]
 800a49a:	055a      	lsls	r2, r3, #21
 800a49c:	d407      	bmi.n	800a4ae <_printf_float+0x1e6>
 800a49e:	6923      	ldr	r3, [r4, #16]
 800a4a0:	4642      	mov	r2, r8
 800a4a2:	4631      	mov	r1, r6
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	47b8      	blx	r7
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d12b      	bne.n	800a504 <_printf_float+0x23c>
 800a4ac:	e767      	b.n	800a37e <_printf_float+0xb6>
 800a4ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a4b2:	f240 80dd 	bls.w	800a670 <_printf_float+0x3a8>
 800a4b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f7f6 fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	d033      	beq.n	800a52e <_printf_float+0x266>
 800a4c6:	4a37      	ldr	r2, [pc, #220]	@ (800a5a4 <_printf_float+0x2dc>)
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	4631      	mov	r1, r6
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	47b8      	blx	r7
 800a4d0:	3001      	adds	r0, #1
 800a4d2:	f43f af54 	beq.w	800a37e <_printf_float+0xb6>
 800a4d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a4da:	4543      	cmp	r3, r8
 800a4dc:	db02      	blt.n	800a4e4 <_printf_float+0x21c>
 800a4de:	6823      	ldr	r3, [r4, #0]
 800a4e0:	07d8      	lsls	r0, r3, #31
 800a4e2:	d50f      	bpl.n	800a504 <_printf_float+0x23c>
 800a4e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4e8:	4631      	mov	r1, r6
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	47b8      	blx	r7
 800a4ee:	3001      	adds	r0, #1
 800a4f0:	f43f af45 	beq.w	800a37e <_printf_float+0xb6>
 800a4f4:	f04f 0900 	mov.w	r9, #0
 800a4f8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a4fc:	f104 0a1a 	add.w	sl, r4, #26
 800a500:	45c8      	cmp	r8, r9
 800a502:	dc09      	bgt.n	800a518 <_printf_float+0x250>
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	079b      	lsls	r3, r3, #30
 800a508:	f100 8103 	bmi.w	800a712 <_printf_float+0x44a>
 800a50c:	68e0      	ldr	r0, [r4, #12]
 800a50e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a510:	4298      	cmp	r0, r3
 800a512:	bfb8      	it	lt
 800a514:	4618      	movlt	r0, r3
 800a516:	e734      	b.n	800a382 <_printf_float+0xba>
 800a518:	2301      	movs	r3, #1
 800a51a:	4652      	mov	r2, sl
 800a51c:	4631      	mov	r1, r6
 800a51e:	4628      	mov	r0, r5
 800a520:	47b8      	blx	r7
 800a522:	3001      	adds	r0, #1
 800a524:	f43f af2b 	beq.w	800a37e <_printf_float+0xb6>
 800a528:	f109 0901 	add.w	r9, r9, #1
 800a52c:	e7e8      	b.n	800a500 <_printf_float+0x238>
 800a52e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a530:	2b00      	cmp	r3, #0
 800a532:	dc39      	bgt.n	800a5a8 <_printf_float+0x2e0>
 800a534:	4a1b      	ldr	r2, [pc, #108]	@ (800a5a4 <_printf_float+0x2dc>)
 800a536:	2301      	movs	r3, #1
 800a538:	4631      	mov	r1, r6
 800a53a:	4628      	mov	r0, r5
 800a53c:	47b8      	blx	r7
 800a53e:	3001      	adds	r0, #1
 800a540:	f43f af1d 	beq.w	800a37e <_printf_float+0xb6>
 800a544:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a548:	ea59 0303 	orrs.w	r3, r9, r3
 800a54c:	d102      	bne.n	800a554 <_printf_float+0x28c>
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	07d9      	lsls	r1, r3, #31
 800a552:	d5d7      	bpl.n	800a504 <_printf_float+0x23c>
 800a554:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a558:	4631      	mov	r1, r6
 800a55a:	4628      	mov	r0, r5
 800a55c:	47b8      	blx	r7
 800a55e:	3001      	adds	r0, #1
 800a560:	f43f af0d 	beq.w	800a37e <_printf_float+0xb6>
 800a564:	f04f 0a00 	mov.w	sl, #0
 800a568:	f104 0b1a 	add.w	fp, r4, #26
 800a56c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a56e:	425b      	negs	r3, r3
 800a570:	4553      	cmp	r3, sl
 800a572:	dc01      	bgt.n	800a578 <_printf_float+0x2b0>
 800a574:	464b      	mov	r3, r9
 800a576:	e793      	b.n	800a4a0 <_printf_float+0x1d8>
 800a578:	2301      	movs	r3, #1
 800a57a:	465a      	mov	r2, fp
 800a57c:	4631      	mov	r1, r6
 800a57e:	4628      	mov	r0, r5
 800a580:	47b8      	blx	r7
 800a582:	3001      	adds	r0, #1
 800a584:	f43f aefb 	beq.w	800a37e <_printf_float+0xb6>
 800a588:	f10a 0a01 	add.w	sl, sl, #1
 800a58c:	e7ee      	b.n	800a56c <_printf_float+0x2a4>
 800a58e:	bf00      	nop
 800a590:	7fefffff 	.word	0x7fefffff
 800a594:	0800cf08 	.word	0x0800cf08
 800a598:	0800cf04 	.word	0x0800cf04
 800a59c:	0800cf10 	.word	0x0800cf10
 800a5a0:	0800cf0c 	.word	0x0800cf0c
 800a5a4:	0800cf14 	.word	0x0800cf14
 800a5a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5ae:	4553      	cmp	r3, sl
 800a5b0:	bfa8      	it	ge
 800a5b2:	4653      	movge	r3, sl
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	4699      	mov	r9, r3
 800a5b8:	dc36      	bgt.n	800a628 <_printf_float+0x360>
 800a5ba:	f04f 0b00 	mov.w	fp, #0
 800a5be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5c2:	f104 021a 	add.w	r2, r4, #26
 800a5c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a5c8:	9306      	str	r3, [sp, #24]
 800a5ca:	eba3 0309 	sub.w	r3, r3, r9
 800a5ce:	455b      	cmp	r3, fp
 800a5d0:	dc31      	bgt.n	800a636 <_printf_float+0x36e>
 800a5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d4:	459a      	cmp	sl, r3
 800a5d6:	dc3a      	bgt.n	800a64e <_printf_float+0x386>
 800a5d8:	6823      	ldr	r3, [r4, #0]
 800a5da:	07da      	lsls	r2, r3, #31
 800a5dc:	d437      	bmi.n	800a64e <_printf_float+0x386>
 800a5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5e0:	ebaa 0903 	sub.w	r9, sl, r3
 800a5e4:	9b06      	ldr	r3, [sp, #24]
 800a5e6:	ebaa 0303 	sub.w	r3, sl, r3
 800a5ea:	4599      	cmp	r9, r3
 800a5ec:	bfa8      	it	ge
 800a5ee:	4699      	movge	r9, r3
 800a5f0:	f1b9 0f00 	cmp.w	r9, #0
 800a5f4:	dc33      	bgt.n	800a65e <_printf_float+0x396>
 800a5f6:	f04f 0800 	mov.w	r8, #0
 800a5fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5fe:	f104 0b1a 	add.w	fp, r4, #26
 800a602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a604:	ebaa 0303 	sub.w	r3, sl, r3
 800a608:	eba3 0309 	sub.w	r3, r3, r9
 800a60c:	4543      	cmp	r3, r8
 800a60e:	f77f af79 	ble.w	800a504 <_printf_float+0x23c>
 800a612:	2301      	movs	r3, #1
 800a614:	465a      	mov	r2, fp
 800a616:	4631      	mov	r1, r6
 800a618:	4628      	mov	r0, r5
 800a61a:	47b8      	blx	r7
 800a61c:	3001      	adds	r0, #1
 800a61e:	f43f aeae 	beq.w	800a37e <_printf_float+0xb6>
 800a622:	f108 0801 	add.w	r8, r8, #1
 800a626:	e7ec      	b.n	800a602 <_printf_float+0x33a>
 800a628:	4642      	mov	r2, r8
 800a62a:	4631      	mov	r1, r6
 800a62c:	4628      	mov	r0, r5
 800a62e:	47b8      	blx	r7
 800a630:	3001      	adds	r0, #1
 800a632:	d1c2      	bne.n	800a5ba <_printf_float+0x2f2>
 800a634:	e6a3      	b.n	800a37e <_printf_float+0xb6>
 800a636:	2301      	movs	r3, #1
 800a638:	4631      	mov	r1, r6
 800a63a:	4628      	mov	r0, r5
 800a63c:	9206      	str	r2, [sp, #24]
 800a63e:	47b8      	blx	r7
 800a640:	3001      	adds	r0, #1
 800a642:	f43f ae9c 	beq.w	800a37e <_printf_float+0xb6>
 800a646:	9a06      	ldr	r2, [sp, #24]
 800a648:	f10b 0b01 	add.w	fp, fp, #1
 800a64c:	e7bb      	b.n	800a5c6 <_printf_float+0x2fe>
 800a64e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a652:	4631      	mov	r1, r6
 800a654:	4628      	mov	r0, r5
 800a656:	47b8      	blx	r7
 800a658:	3001      	adds	r0, #1
 800a65a:	d1c0      	bne.n	800a5de <_printf_float+0x316>
 800a65c:	e68f      	b.n	800a37e <_printf_float+0xb6>
 800a65e:	9a06      	ldr	r2, [sp, #24]
 800a660:	464b      	mov	r3, r9
 800a662:	4442      	add	r2, r8
 800a664:	4631      	mov	r1, r6
 800a666:	4628      	mov	r0, r5
 800a668:	47b8      	blx	r7
 800a66a:	3001      	adds	r0, #1
 800a66c:	d1c3      	bne.n	800a5f6 <_printf_float+0x32e>
 800a66e:	e686      	b.n	800a37e <_printf_float+0xb6>
 800a670:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a674:	f1ba 0f01 	cmp.w	sl, #1
 800a678:	dc01      	bgt.n	800a67e <_printf_float+0x3b6>
 800a67a:	07db      	lsls	r3, r3, #31
 800a67c:	d536      	bpl.n	800a6ec <_printf_float+0x424>
 800a67e:	2301      	movs	r3, #1
 800a680:	4642      	mov	r2, r8
 800a682:	4631      	mov	r1, r6
 800a684:	4628      	mov	r0, r5
 800a686:	47b8      	blx	r7
 800a688:	3001      	adds	r0, #1
 800a68a:	f43f ae78 	beq.w	800a37e <_printf_float+0xb6>
 800a68e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a692:	4631      	mov	r1, r6
 800a694:	4628      	mov	r0, r5
 800a696:	47b8      	blx	r7
 800a698:	3001      	adds	r0, #1
 800a69a:	f43f ae70 	beq.w	800a37e <_printf_float+0xb6>
 800a69e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a6aa:	f7f6 fa15 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6ae:	b9c0      	cbnz	r0, 800a6e2 <_printf_float+0x41a>
 800a6b0:	4653      	mov	r3, sl
 800a6b2:	f108 0201 	add.w	r2, r8, #1
 800a6b6:	4631      	mov	r1, r6
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	47b8      	blx	r7
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d10c      	bne.n	800a6da <_printf_float+0x412>
 800a6c0:	e65d      	b.n	800a37e <_printf_float+0xb6>
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	465a      	mov	r2, fp
 800a6c6:	4631      	mov	r1, r6
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	47b8      	blx	r7
 800a6cc:	3001      	adds	r0, #1
 800a6ce:	f43f ae56 	beq.w	800a37e <_printf_float+0xb6>
 800a6d2:	f108 0801 	add.w	r8, r8, #1
 800a6d6:	45d0      	cmp	r8, sl
 800a6d8:	dbf3      	blt.n	800a6c2 <_printf_float+0x3fa>
 800a6da:	464b      	mov	r3, r9
 800a6dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a6e0:	e6df      	b.n	800a4a2 <_printf_float+0x1da>
 800a6e2:	f04f 0800 	mov.w	r8, #0
 800a6e6:	f104 0b1a 	add.w	fp, r4, #26
 800a6ea:	e7f4      	b.n	800a6d6 <_printf_float+0x40e>
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	4642      	mov	r2, r8
 800a6f0:	e7e1      	b.n	800a6b6 <_printf_float+0x3ee>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	464a      	mov	r2, r9
 800a6f6:	4631      	mov	r1, r6
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	47b8      	blx	r7
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	f43f ae3e 	beq.w	800a37e <_printf_float+0xb6>
 800a702:	f108 0801 	add.w	r8, r8, #1
 800a706:	68e3      	ldr	r3, [r4, #12]
 800a708:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a70a:	1a5b      	subs	r3, r3, r1
 800a70c:	4543      	cmp	r3, r8
 800a70e:	dcf0      	bgt.n	800a6f2 <_printf_float+0x42a>
 800a710:	e6fc      	b.n	800a50c <_printf_float+0x244>
 800a712:	f04f 0800 	mov.w	r8, #0
 800a716:	f104 0919 	add.w	r9, r4, #25
 800a71a:	e7f4      	b.n	800a706 <_printf_float+0x43e>

0800a71c <_printf_common>:
 800a71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a720:	4616      	mov	r6, r2
 800a722:	4698      	mov	r8, r3
 800a724:	688a      	ldr	r2, [r1, #8]
 800a726:	690b      	ldr	r3, [r1, #16]
 800a728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a72c:	4293      	cmp	r3, r2
 800a72e:	bfb8      	it	lt
 800a730:	4613      	movlt	r3, r2
 800a732:	6033      	str	r3, [r6, #0]
 800a734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a738:	4607      	mov	r7, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	b10a      	cbz	r2, 800a742 <_printf_common+0x26>
 800a73e:	3301      	adds	r3, #1
 800a740:	6033      	str	r3, [r6, #0]
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	0699      	lsls	r1, r3, #26
 800a746:	bf42      	ittt	mi
 800a748:	6833      	ldrmi	r3, [r6, #0]
 800a74a:	3302      	addmi	r3, #2
 800a74c:	6033      	strmi	r3, [r6, #0]
 800a74e:	6825      	ldr	r5, [r4, #0]
 800a750:	f015 0506 	ands.w	r5, r5, #6
 800a754:	d106      	bne.n	800a764 <_printf_common+0x48>
 800a756:	f104 0a19 	add.w	sl, r4, #25
 800a75a:	68e3      	ldr	r3, [r4, #12]
 800a75c:	6832      	ldr	r2, [r6, #0]
 800a75e:	1a9b      	subs	r3, r3, r2
 800a760:	42ab      	cmp	r3, r5
 800a762:	dc26      	bgt.n	800a7b2 <_printf_common+0x96>
 800a764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a768:	6822      	ldr	r2, [r4, #0]
 800a76a:	3b00      	subs	r3, #0
 800a76c:	bf18      	it	ne
 800a76e:	2301      	movne	r3, #1
 800a770:	0692      	lsls	r2, r2, #26
 800a772:	d42b      	bmi.n	800a7cc <_printf_common+0xb0>
 800a774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a778:	4641      	mov	r1, r8
 800a77a:	4638      	mov	r0, r7
 800a77c:	47c8      	blx	r9
 800a77e:	3001      	adds	r0, #1
 800a780:	d01e      	beq.n	800a7c0 <_printf_common+0xa4>
 800a782:	6823      	ldr	r3, [r4, #0]
 800a784:	6922      	ldr	r2, [r4, #16]
 800a786:	f003 0306 	and.w	r3, r3, #6
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	bf02      	ittt	eq
 800a78e:	68e5      	ldreq	r5, [r4, #12]
 800a790:	6833      	ldreq	r3, [r6, #0]
 800a792:	1aed      	subeq	r5, r5, r3
 800a794:	68a3      	ldr	r3, [r4, #8]
 800a796:	bf0c      	ite	eq
 800a798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a79c:	2500      	movne	r5, #0
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	bfc4      	itt	gt
 800a7a2:	1a9b      	subgt	r3, r3, r2
 800a7a4:	18ed      	addgt	r5, r5, r3
 800a7a6:	2600      	movs	r6, #0
 800a7a8:	341a      	adds	r4, #26
 800a7aa:	42b5      	cmp	r5, r6
 800a7ac:	d11a      	bne.n	800a7e4 <_printf_common+0xc8>
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	e008      	b.n	800a7c4 <_printf_common+0xa8>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	4652      	mov	r2, sl
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	47c8      	blx	r9
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d103      	bne.n	800a7c8 <_printf_common+0xac>
 800a7c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c8:	3501      	adds	r5, #1
 800a7ca:	e7c6      	b.n	800a75a <_printf_common+0x3e>
 800a7cc:	18e1      	adds	r1, r4, r3
 800a7ce:	1c5a      	adds	r2, r3, #1
 800a7d0:	2030      	movs	r0, #48	@ 0x30
 800a7d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7d6:	4422      	add	r2, r4
 800a7d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7e0:	3302      	adds	r3, #2
 800a7e2:	e7c7      	b.n	800a774 <_printf_common+0x58>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	4641      	mov	r1, r8
 800a7ea:	4638      	mov	r0, r7
 800a7ec:	47c8      	blx	r9
 800a7ee:	3001      	adds	r0, #1
 800a7f0:	d0e6      	beq.n	800a7c0 <_printf_common+0xa4>
 800a7f2:	3601      	adds	r6, #1
 800a7f4:	e7d9      	b.n	800a7aa <_printf_common+0x8e>
	...

0800a7f8 <_printf_i>:
 800a7f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7fc:	7e0f      	ldrb	r7, [r1, #24]
 800a7fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a800:	2f78      	cmp	r7, #120	@ 0x78
 800a802:	4691      	mov	r9, r2
 800a804:	4680      	mov	r8, r0
 800a806:	460c      	mov	r4, r1
 800a808:	469a      	mov	sl, r3
 800a80a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a80e:	d807      	bhi.n	800a820 <_printf_i+0x28>
 800a810:	2f62      	cmp	r7, #98	@ 0x62
 800a812:	d80a      	bhi.n	800a82a <_printf_i+0x32>
 800a814:	2f00      	cmp	r7, #0
 800a816:	f000 80d1 	beq.w	800a9bc <_printf_i+0x1c4>
 800a81a:	2f58      	cmp	r7, #88	@ 0x58
 800a81c:	f000 80b8 	beq.w	800a990 <_printf_i+0x198>
 800a820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a828:	e03a      	b.n	800a8a0 <_printf_i+0xa8>
 800a82a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a82e:	2b15      	cmp	r3, #21
 800a830:	d8f6      	bhi.n	800a820 <_printf_i+0x28>
 800a832:	a101      	add	r1, pc, #4	@ (adr r1, 800a838 <_printf_i+0x40>)
 800a834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a838:	0800a891 	.word	0x0800a891
 800a83c:	0800a8a5 	.word	0x0800a8a5
 800a840:	0800a821 	.word	0x0800a821
 800a844:	0800a821 	.word	0x0800a821
 800a848:	0800a821 	.word	0x0800a821
 800a84c:	0800a821 	.word	0x0800a821
 800a850:	0800a8a5 	.word	0x0800a8a5
 800a854:	0800a821 	.word	0x0800a821
 800a858:	0800a821 	.word	0x0800a821
 800a85c:	0800a821 	.word	0x0800a821
 800a860:	0800a821 	.word	0x0800a821
 800a864:	0800a9a3 	.word	0x0800a9a3
 800a868:	0800a8cf 	.word	0x0800a8cf
 800a86c:	0800a95d 	.word	0x0800a95d
 800a870:	0800a821 	.word	0x0800a821
 800a874:	0800a821 	.word	0x0800a821
 800a878:	0800a9c5 	.word	0x0800a9c5
 800a87c:	0800a821 	.word	0x0800a821
 800a880:	0800a8cf 	.word	0x0800a8cf
 800a884:	0800a821 	.word	0x0800a821
 800a888:	0800a821 	.word	0x0800a821
 800a88c:	0800a965 	.word	0x0800a965
 800a890:	6833      	ldr	r3, [r6, #0]
 800a892:	1d1a      	adds	r2, r3, #4
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	6032      	str	r2, [r6, #0]
 800a898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a89c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e09c      	b.n	800a9de <_printf_i+0x1e6>
 800a8a4:	6833      	ldr	r3, [r6, #0]
 800a8a6:	6820      	ldr	r0, [r4, #0]
 800a8a8:	1d19      	adds	r1, r3, #4
 800a8aa:	6031      	str	r1, [r6, #0]
 800a8ac:	0606      	lsls	r6, r0, #24
 800a8ae:	d501      	bpl.n	800a8b4 <_printf_i+0xbc>
 800a8b0:	681d      	ldr	r5, [r3, #0]
 800a8b2:	e003      	b.n	800a8bc <_printf_i+0xc4>
 800a8b4:	0645      	lsls	r5, r0, #25
 800a8b6:	d5fb      	bpl.n	800a8b0 <_printf_i+0xb8>
 800a8b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	da03      	bge.n	800a8c8 <_printf_i+0xd0>
 800a8c0:	232d      	movs	r3, #45	@ 0x2d
 800a8c2:	426d      	negs	r5, r5
 800a8c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8c8:	4858      	ldr	r0, [pc, #352]	@ (800aa2c <_printf_i+0x234>)
 800a8ca:	230a      	movs	r3, #10
 800a8cc:	e011      	b.n	800a8f2 <_printf_i+0xfa>
 800a8ce:	6821      	ldr	r1, [r4, #0]
 800a8d0:	6833      	ldr	r3, [r6, #0]
 800a8d2:	0608      	lsls	r0, r1, #24
 800a8d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8d8:	d402      	bmi.n	800a8e0 <_printf_i+0xe8>
 800a8da:	0649      	lsls	r1, r1, #25
 800a8dc:	bf48      	it	mi
 800a8de:	b2ad      	uxthmi	r5, r5
 800a8e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8e2:	4852      	ldr	r0, [pc, #328]	@ (800aa2c <_printf_i+0x234>)
 800a8e4:	6033      	str	r3, [r6, #0]
 800a8e6:	bf14      	ite	ne
 800a8e8:	230a      	movne	r3, #10
 800a8ea:	2308      	moveq	r3, #8
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8f2:	6866      	ldr	r6, [r4, #4]
 800a8f4:	60a6      	str	r6, [r4, #8]
 800a8f6:	2e00      	cmp	r6, #0
 800a8f8:	db05      	blt.n	800a906 <_printf_i+0x10e>
 800a8fa:	6821      	ldr	r1, [r4, #0]
 800a8fc:	432e      	orrs	r6, r5
 800a8fe:	f021 0104 	bic.w	r1, r1, #4
 800a902:	6021      	str	r1, [r4, #0]
 800a904:	d04b      	beq.n	800a99e <_printf_i+0x1a6>
 800a906:	4616      	mov	r6, r2
 800a908:	fbb5 f1f3 	udiv	r1, r5, r3
 800a90c:	fb03 5711 	mls	r7, r3, r1, r5
 800a910:	5dc7      	ldrb	r7, [r0, r7]
 800a912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a916:	462f      	mov	r7, r5
 800a918:	42bb      	cmp	r3, r7
 800a91a:	460d      	mov	r5, r1
 800a91c:	d9f4      	bls.n	800a908 <_printf_i+0x110>
 800a91e:	2b08      	cmp	r3, #8
 800a920:	d10b      	bne.n	800a93a <_printf_i+0x142>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	07df      	lsls	r7, r3, #31
 800a926:	d508      	bpl.n	800a93a <_printf_i+0x142>
 800a928:	6923      	ldr	r3, [r4, #16]
 800a92a:	6861      	ldr	r1, [r4, #4]
 800a92c:	4299      	cmp	r1, r3
 800a92e:	bfde      	ittt	le
 800a930:	2330      	movle	r3, #48	@ 0x30
 800a932:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a936:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a93a:	1b92      	subs	r2, r2, r6
 800a93c:	6122      	str	r2, [r4, #16]
 800a93e:	f8cd a000 	str.w	sl, [sp]
 800a942:	464b      	mov	r3, r9
 800a944:	aa03      	add	r2, sp, #12
 800a946:	4621      	mov	r1, r4
 800a948:	4640      	mov	r0, r8
 800a94a:	f7ff fee7 	bl	800a71c <_printf_common>
 800a94e:	3001      	adds	r0, #1
 800a950:	d14a      	bne.n	800a9e8 <_printf_i+0x1f0>
 800a952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a956:	b004      	add	sp, #16
 800a958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a95c:	6823      	ldr	r3, [r4, #0]
 800a95e:	f043 0320 	orr.w	r3, r3, #32
 800a962:	6023      	str	r3, [r4, #0]
 800a964:	4832      	ldr	r0, [pc, #200]	@ (800aa30 <_printf_i+0x238>)
 800a966:	2778      	movs	r7, #120	@ 0x78
 800a968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	6831      	ldr	r1, [r6, #0]
 800a970:	061f      	lsls	r7, r3, #24
 800a972:	f851 5b04 	ldr.w	r5, [r1], #4
 800a976:	d402      	bmi.n	800a97e <_printf_i+0x186>
 800a978:	065f      	lsls	r7, r3, #25
 800a97a:	bf48      	it	mi
 800a97c:	b2ad      	uxthmi	r5, r5
 800a97e:	6031      	str	r1, [r6, #0]
 800a980:	07d9      	lsls	r1, r3, #31
 800a982:	bf44      	itt	mi
 800a984:	f043 0320 	orrmi.w	r3, r3, #32
 800a988:	6023      	strmi	r3, [r4, #0]
 800a98a:	b11d      	cbz	r5, 800a994 <_printf_i+0x19c>
 800a98c:	2310      	movs	r3, #16
 800a98e:	e7ad      	b.n	800a8ec <_printf_i+0xf4>
 800a990:	4826      	ldr	r0, [pc, #152]	@ (800aa2c <_printf_i+0x234>)
 800a992:	e7e9      	b.n	800a968 <_printf_i+0x170>
 800a994:	6823      	ldr	r3, [r4, #0]
 800a996:	f023 0320 	bic.w	r3, r3, #32
 800a99a:	6023      	str	r3, [r4, #0]
 800a99c:	e7f6      	b.n	800a98c <_printf_i+0x194>
 800a99e:	4616      	mov	r6, r2
 800a9a0:	e7bd      	b.n	800a91e <_printf_i+0x126>
 800a9a2:	6833      	ldr	r3, [r6, #0]
 800a9a4:	6825      	ldr	r5, [r4, #0]
 800a9a6:	6961      	ldr	r1, [r4, #20]
 800a9a8:	1d18      	adds	r0, r3, #4
 800a9aa:	6030      	str	r0, [r6, #0]
 800a9ac:	062e      	lsls	r6, r5, #24
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	d501      	bpl.n	800a9b6 <_printf_i+0x1be>
 800a9b2:	6019      	str	r1, [r3, #0]
 800a9b4:	e002      	b.n	800a9bc <_printf_i+0x1c4>
 800a9b6:	0668      	lsls	r0, r5, #25
 800a9b8:	d5fb      	bpl.n	800a9b2 <_printf_i+0x1ba>
 800a9ba:	8019      	strh	r1, [r3, #0]
 800a9bc:	2300      	movs	r3, #0
 800a9be:	6123      	str	r3, [r4, #16]
 800a9c0:	4616      	mov	r6, r2
 800a9c2:	e7bc      	b.n	800a93e <_printf_i+0x146>
 800a9c4:	6833      	ldr	r3, [r6, #0]
 800a9c6:	1d1a      	adds	r2, r3, #4
 800a9c8:	6032      	str	r2, [r6, #0]
 800a9ca:	681e      	ldr	r6, [r3, #0]
 800a9cc:	6862      	ldr	r2, [r4, #4]
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7f5 fc05 	bl	80001e0 <memchr>
 800a9d6:	b108      	cbz	r0, 800a9dc <_printf_i+0x1e4>
 800a9d8:	1b80      	subs	r0, r0, r6
 800a9da:	6060      	str	r0, [r4, #4]
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	6123      	str	r3, [r4, #16]
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9e6:	e7aa      	b.n	800a93e <_printf_i+0x146>
 800a9e8:	6923      	ldr	r3, [r4, #16]
 800a9ea:	4632      	mov	r2, r6
 800a9ec:	4649      	mov	r1, r9
 800a9ee:	4640      	mov	r0, r8
 800a9f0:	47d0      	blx	sl
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d0ad      	beq.n	800a952 <_printf_i+0x15a>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	079b      	lsls	r3, r3, #30
 800a9fa:	d413      	bmi.n	800aa24 <_printf_i+0x22c>
 800a9fc:	68e0      	ldr	r0, [r4, #12]
 800a9fe:	9b03      	ldr	r3, [sp, #12]
 800aa00:	4298      	cmp	r0, r3
 800aa02:	bfb8      	it	lt
 800aa04:	4618      	movlt	r0, r3
 800aa06:	e7a6      	b.n	800a956 <_printf_i+0x15e>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	4632      	mov	r2, r6
 800aa0c:	4649      	mov	r1, r9
 800aa0e:	4640      	mov	r0, r8
 800aa10:	47d0      	blx	sl
 800aa12:	3001      	adds	r0, #1
 800aa14:	d09d      	beq.n	800a952 <_printf_i+0x15a>
 800aa16:	3501      	adds	r5, #1
 800aa18:	68e3      	ldr	r3, [r4, #12]
 800aa1a:	9903      	ldr	r1, [sp, #12]
 800aa1c:	1a5b      	subs	r3, r3, r1
 800aa1e:	42ab      	cmp	r3, r5
 800aa20:	dcf2      	bgt.n	800aa08 <_printf_i+0x210>
 800aa22:	e7eb      	b.n	800a9fc <_printf_i+0x204>
 800aa24:	2500      	movs	r5, #0
 800aa26:	f104 0619 	add.w	r6, r4, #25
 800aa2a:	e7f5      	b.n	800aa18 <_printf_i+0x220>
 800aa2c:	0800cf16 	.word	0x0800cf16
 800aa30:	0800cf27 	.word	0x0800cf27

0800aa34 <std>:
 800aa34:	2300      	movs	r3, #0
 800aa36:	b510      	push	{r4, lr}
 800aa38:	4604      	mov	r4, r0
 800aa3a:	e9c0 3300 	strd	r3, r3, [r0]
 800aa3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa42:	6083      	str	r3, [r0, #8]
 800aa44:	8181      	strh	r1, [r0, #12]
 800aa46:	6643      	str	r3, [r0, #100]	@ 0x64
 800aa48:	81c2      	strh	r2, [r0, #14]
 800aa4a:	6183      	str	r3, [r0, #24]
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	2208      	movs	r2, #8
 800aa50:	305c      	adds	r0, #92	@ 0x5c
 800aa52:	f000 f931 	bl	800acb8 <memset>
 800aa56:	4b0d      	ldr	r3, [pc, #52]	@ (800aa8c <std+0x58>)
 800aa58:	6263      	str	r3, [r4, #36]	@ 0x24
 800aa5a:	4b0d      	ldr	r3, [pc, #52]	@ (800aa90 <std+0x5c>)
 800aa5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aa5e:	4b0d      	ldr	r3, [pc, #52]	@ (800aa94 <std+0x60>)
 800aa60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aa62:	4b0d      	ldr	r3, [pc, #52]	@ (800aa98 <std+0x64>)
 800aa64:	6323      	str	r3, [r4, #48]	@ 0x30
 800aa66:	4b0d      	ldr	r3, [pc, #52]	@ (800aa9c <std+0x68>)
 800aa68:	6224      	str	r4, [r4, #32]
 800aa6a:	429c      	cmp	r4, r3
 800aa6c:	d006      	beq.n	800aa7c <std+0x48>
 800aa6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aa72:	4294      	cmp	r4, r2
 800aa74:	d002      	beq.n	800aa7c <std+0x48>
 800aa76:	33d0      	adds	r3, #208	@ 0xd0
 800aa78:	429c      	cmp	r4, r3
 800aa7a:	d105      	bne.n	800aa88 <std+0x54>
 800aa7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aa80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa84:	f000 b994 	b.w	800adb0 <__retarget_lock_init_recursive>
 800aa88:	bd10      	pop	{r4, pc}
 800aa8a:	bf00      	nop
 800aa8c:	0800abb9 	.word	0x0800abb9
 800aa90:	0800abdb 	.word	0x0800abdb
 800aa94:	0800ac13 	.word	0x0800ac13
 800aa98:	0800ac37 	.word	0x0800ac37
 800aa9c:	20002058 	.word	0x20002058

0800aaa0 <stdio_exit_handler>:
 800aaa0:	4a02      	ldr	r2, [pc, #8]	@ (800aaac <stdio_exit_handler+0xc>)
 800aaa2:	4903      	ldr	r1, [pc, #12]	@ (800aab0 <stdio_exit_handler+0x10>)
 800aaa4:	4803      	ldr	r0, [pc, #12]	@ (800aab4 <stdio_exit_handler+0x14>)
 800aaa6:	f000 b869 	b.w	800ab7c <_fwalk_sglue>
 800aaaa:	bf00      	nop
 800aaac:	20000104 	.word	0x20000104
 800aab0:	0800c715 	.word	0x0800c715
 800aab4:	20000114 	.word	0x20000114

0800aab8 <cleanup_stdio>:
 800aab8:	6841      	ldr	r1, [r0, #4]
 800aaba:	4b0c      	ldr	r3, [pc, #48]	@ (800aaec <cleanup_stdio+0x34>)
 800aabc:	4299      	cmp	r1, r3
 800aabe:	b510      	push	{r4, lr}
 800aac0:	4604      	mov	r4, r0
 800aac2:	d001      	beq.n	800aac8 <cleanup_stdio+0x10>
 800aac4:	f001 fe26 	bl	800c714 <_fflush_r>
 800aac8:	68a1      	ldr	r1, [r4, #8]
 800aaca:	4b09      	ldr	r3, [pc, #36]	@ (800aaf0 <cleanup_stdio+0x38>)
 800aacc:	4299      	cmp	r1, r3
 800aace:	d002      	beq.n	800aad6 <cleanup_stdio+0x1e>
 800aad0:	4620      	mov	r0, r4
 800aad2:	f001 fe1f 	bl	800c714 <_fflush_r>
 800aad6:	68e1      	ldr	r1, [r4, #12]
 800aad8:	4b06      	ldr	r3, [pc, #24]	@ (800aaf4 <cleanup_stdio+0x3c>)
 800aada:	4299      	cmp	r1, r3
 800aadc:	d004      	beq.n	800aae8 <cleanup_stdio+0x30>
 800aade:	4620      	mov	r0, r4
 800aae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aae4:	f001 be16 	b.w	800c714 <_fflush_r>
 800aae8:	bd10      	pop	{r4, pc}
 800aaea:	bf00      	nop
 800aaec:	20002058 	.word	0x20002058
 800aaf0:	200020c0 	.word	0x200020c0
 800aaf4:	20002128 	.word	0x20002128

0800aaf8 <global_stdio_init.part.0>:
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	4b0b      	ldr	r3, [pc, #44]	@ (800ab28 <global_stdio_init.part.0+0x30>)
 800aafc:	4c0b      	ldr	r4, [pc, #44]	@ (800ab2c <global_stdio_init.part.0+0x34>)
 800aafe:	4a0c      	ldr	r2, [pc, #48]	@ (800ab30 <global_stdio_init.part.0+0x38>)
 800ab00:	601a      	str	r2, [r3, #0]
 800ab02:	4620      	mov	r0, r4
 800ab04:	2200      	movs	r2, #0
 800ab06:	2104      	movs	r1, #4
 800ab08:	f7ff ff94 	bl	800aa34 <std>
 800ab0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ab10:	2201      	movs	r2, #1
 800ab12:	2109      	movs	r1, #9
 800ab14:	f7ff ff8e 	bl	800aa34 <std>
 800ab18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ab1c:	2202      	movs	r2, #2
 800ab1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab22:	2112      	movs	r1, #18
 800ab24:	f7ff bf86 	b.w	800aa34 <std>
 800ab28:	20002190 	.word	0x20002190
 800ab2c:	20002058 	.word	0x20002058
 800ab30:	0800aaa1 	.word	0x0800aaa1

0800ab34 <__sfp_lock_acquire>:
 800ab34:	4801      	ldr	r0, [pc, #4]	@ (800ab3c <__sfp_lock_acquire+0x8>)
 800ab36:	f000 b93c 	b.w	800adb2 <__retarget_lock_acquire_recursive>
 800ab3a:	bf00      	nop
 800ab3c:	20002199 	.word	0x20002199

0800ab40 <__sfp_lock_release>:
 800ab40:	4801      	ldr	r0, [pc, #4]	@ (800ab48 <__sfp_lock_release+0x8>)
 800ab42:	f000 b937 	b.w	800adb4 <__retarget_lock_release_recursive>
 800ab46:	bf00      	nop
 800ab48:	20002199 	.word	0x20002199

0800ab4c <__sinit>:
 800ab4c:	b510      	push	{r4, lr}
 800ab4e:	4604      	mov	r4, r0
 800ab50:	f7ff fff0 	bl	800ab34 <__sfp_lock_acquire>
 800ab54:	6a23      	ldr	r3, [r4, #32]
 800ab56:	b11b      	cbz	r3, 800ab60 <__sinit+0x14>
 800ab58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab5c:	f7ff bff0 	b.w	800ab40 <__sfp_lock_release>
 800ab60:	4b04      	ldr	r3, [pc, #16]	@ (800ab74 <__sinit+0x28>)
 800ab62:	6223      	str	r3, [r4, #32]
 800ab64:	4b04      	ldr	r3, [pc, #16]	@ (800ab78 <__sinit+0x2c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1f5      	bne.n	800ab58 <__sinit+0xc>
 800ab6c:	f7ff ffc4 	bl	800aaf8 <global_stdio_init.part.0>
 800ab70:	e7f2      	b.n	800ab58 <__sinit+0xc>
 800ab72:	bf00      	nop
 800ab74:	0800aab9 	.word	0x0800aab9
 800ab78:	20002190 	.word	0x20002190

0800ab7c <_fwalk_sglue>:
 800ab7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab80:	4607      	mov	r7, r0
 800ab82:	4688      	mov	r8, r1
 800ab84:	4614      	mov	r4, r2
 800ab86:	2600      	movs	r6, #0
 800ab88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab8c:	f1b9 0901 	subs.w	r9, r9, #1
 800ab90:	d505      	bpl.n	800ab9e <_fwalk_sglue+0x22>
 800ab92:	6824      	ldr	r4, [r4, #0]
 800ab94:	2c00      	cmp	r4, #0
 800ab96:	d1f7      	bne.n	800ab88 <_fwalk_sglue+0xc>
 800ab98:	4630      	mov	r0, r6
 800ab9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab9e:	89ab      	ldrh	r3, [r5, #12]
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d907      	bls.n	800abb4 <_fwalk_sglue+0x38>
 800aba4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aba8:	3301      	adds	r3, #1
 800abaa:	d003      	beq.n	800abb4 <_fwalk_sglue+0x38>
 800abac:	4629      	mov	r1, r5
 800abae:	4638      	mov	r0, r7
 800abb0:	47c0      	blx	r8
 800abb2:	4306      	orrs	r6, r0
 800abb4:	3568      	adds	r5, #104	@ 0x68
 800abb6:	e7e9      	b.n	800ab8c <_fwalk_sglue+0x10>

0800abb8 <__sread>:
 800abb8:	b510      	push	{r4, lr}
 800abba:	460c      	mov	r4, r1
 800abbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abc0:	f000 f8a8 	bl	800ad14 <_read_r>
 800abc4:	2800      	cmp	r0, #0
 800abc6:	bfab      	itete	ge
 800abc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800abca:	89a3      	ldrhlt	r3, [r4, #12]
 800abcc:	181b      	addge	r3, r3, r0
 800abce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800abd2:	bfac      	ite	ge
 800abd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800abd6:	81a3      	strhlt	r3, [r4, #12]
 800abd8:	bd10      	pop	{r4, pc}

0800abda <__swrite>:
 800abda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abde:	461f      	mov	r7, r3
 800abe0:	898b      	ldrh	r3, [r1, #12]
 800abe2:	05db      	lsls	r3, r3, #23
 800abe4:	4605      	mov	r5, r0
 800abe6:	460c      	mov	r4, r1
 800abe8:	4616      	mov	r6, r2
 800abea:	d505      	bpl.n	800abf8 <__swrite+0x1e>
 800abec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abf0:	2302      	movs	r3, #2
 800abf2:	2200      	movs	r2, #0
 800abf4:	f000 f87c 	bl	800acf0 <_lseek_r>
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac02:	81a3      	strh	r3, [r4, #12]
 800ac04:	4632      	mov	r2, r6
 800ac06:	463b      	mov	r3, r7
 800ac08:	4628      	mov	r0, r5
 800ac0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac0e:	f000 b893 	b.w	800ad38 <_write_r>

0800ac12 <__sseek>:
 800ac12:	b510      	push	{r4, lr}
 800ac14:	460c      	mov	r4, r1
 800ac16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac1a:	f000 f869 	bl	800acf0 <_lseek_r>
 800ac1e:	1c43      	adds	r3, r0, #1
 800ac20:	89a3      	ldrh	r3, [r4, #12]
 800ac22:	bf15      	itete	ne
 800ac24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac2e:	81a3      	strheq	r3, [r4, #12]
 800ac30:	bf18      	it	ne
 800ac32:	81a3      	strhne	r3, [r4, #12]
 800ac34:	bd10      	pop	{r4, pc}

0800ac36 <__sclose>:
 800ac36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac3a:	f000 b849 	b.w	800acd0 <_close_r>

0800ac3e <_vsniprintf_r>:
 800ac3e:	b530      	push	{r4, r5, lr}
 800ac40:	4614      	mov	r4, r2
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	b09b      	sub	sp, #108	@ 0x6c
 800ac46:	4605      	mov	r5, r0
 800ac48:	461a      	mov	r2, r3
 800ac4a:	da05      	bge.n	800ac58 <_vsniprintf_r+0x1a>
 800ac4c:	238b      	movs	r3, #139	@ 0x8b
 800ac4e:	6003      	str	r3, [r0, #0]
 800ac50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac54:	b01b      	add	sp, #108	@ 0x6c
 800ac56:	bd30      	pop	{r4, r5, pc}
 800ac58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac5c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ac60:	f04f 0300 	mov.w	r3, #0
 800ac64:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac66:	bf14      	ite	ne
 800ac68:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ac6c:	4623      	moveq	r3, r4
 800ac6e:	9302      	str	r3, [sp, #8]
 800ac70:	9305      	str	r3, [sp, #20]
 800ac72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac76:	9100      	str	r1, [sp, #0]
 800ac78:	9104      	str	r1, [sp, #16]
 800ac7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ac7e:	4669      	mov	r1, sp
 800ac80:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ac82:	f001 fbc7 	bl	800c414 <_svfiprintf_r>
 800ac86:	1c43      	adds	r3, r0, #1
 800ac88:	bfbc      	itt	lt
 800ac8a:	238b      	movlt	r3, #139	@ 0x8b
 800ac8c:	602b      	strlt	r3, [r5, #0]
 800ac8e:	2c00      	cmp	r4, #0
 800ac90:	d0e0      	beq.n	800ac54 <_vsniprintf_r+0x16>
 800ac92:	9b00      	ldr	r3, [sp, #0]
 800ac94:	2200      	movs	r2, #0
 800ac96:	701a      	strb	r2, [r3, #0]
 800ac98:	e7dc      	b.n	800ac54 <_vsniprintf_r+0x16>
	...

0800ac9c <vsniprintf>:
 800ac9c:	b507      	push	{r0, r1, r2, lr}
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	4613      	mov	r3, r2
 800aca2:	460a      	mov	r2, r1
 800aca4:	4601      	mov	r1, r0
 800aca6:	4803      	ldr	r0, [pc, #12]	@ (800acb4 <vsniprintf+0x18>)
 800aca8:	6800      	ldr	r0, [r0, #0]
 800acaa:	f7ff ffc8 	bl	800ac3e <_vsniprintf_r>
 800acae:	b003      	add	sp, #12
 800acb0:	f85d fb04 	ldr.w	pc, [sp], #4
 800acb4:	20000110 	.word	0x20000110

0800acb8 <memset>:
 800acb8:	4402      	add	r2, r0
 800acba:	4603      	mov	r3, r0
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d100      	bne.n	800acc2 <memset+0xa>
 800acc0:	4770      	bx	lr
 800acc2:	f803 1b01 	strb.w	r1, [r3], #1
 800acc6:	e7f9      	b.n	800acbc <memset+0x4>

0800acc8 <_localeconv_r>:
 800acc8:	4800      	ldr	r0, [pc, #0]	@ (800accc <_localeconv_r+0x4>)
 800acca:	4770      	bx	lr
 800accc:	20000250 	.word	0x20000250

0800acd0 <_close_r>:
 800acd0:	b538      	push	{r3, r4, r5, lr}
 800acd2:	4d06      	ldr	r5, [pc, #24]	@ (800acec <_close_r+0x1c>)
 800acd4:	2300      	movs	r3, #0
 800acd6:	4604      	mov	r4, r0
 800acd8:	4608      	mov	r0, r1
 800acda:	602b      	str	r3, [r5, #0]
 800acdc:	f7f6 ff3e 	bl	8001b5c <_close>
 800ace0:	1c43      	adds	r3, r0, #1
 800ace2:	d102      	bne.n	800acea <_close_r+0x1a>
 800ace4:	682b      	ldr	r3, [r5, #0]
 800ace6:	b103      	cbz	r3, 800acea <_close_r+0x1a>
 800ace8:	6023      	str	r3, [r4, #0]
 800acea:	bd38      	pop	{r3, r4, r5, pc}
 800acec:	20002194 	.word	0x20002194

0800acf0 <_lseek_r>:
 800acf0:	b538      	push	{r3, r4, r5, lr}
 800acf2:	4d07      	ldr	r5, [pc, #28]	@ (800ad10 <_lseek_r+0x20>)
 800acf4:	4604      	mov	r4, r0
 800acf6:	4608      	mov	r0, r1
 800acf8:	4611      	mov	r1, r2
 800acfa:	2200      	movs	r2, #0
 800acfc:	602a      	str	r2, [r5, #0]
 800acfe:	461a      	mov	r2, r3
 800ad00:	f7f6 ff53 	bl	8001baa <_lseek>
 800ad04:	1c43      	adds	r3, r0, #1
 800ad06:	d102      	bne.n	800ad0e <_lseek_r+0x1e>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	b103      	cbz	r3, 800ad0e <_lseek_r+0x1e>
 800ad0c:	6023      	str	r3, [r4, #0]
 800ad0e:	bd38      	pop	{r3, r4, r5, pc}
 800ad10:	20002194 	.word	0x20002194

0800ad14 <_read_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4d07      	ldr	r5, [pc, #28]	@ (800ad34 <_read_r+0x20>)
 800ad18:	4604      	mov	r4, r0
 800ad1a:	4608      	mov	r0, r1
 800ad1c:	4611      	mov	r1, r2
 800ad1e:	2200      	movs	r2, #0
 800ad20:	602a      	str	r2, [r5, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	f7f6 fee1 	bl	8001aea <_read>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d102      	bne.n	800ad32 <_read_r+0x1e>
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	b103      	cbz	r3, 800ad32 <_read_r+0x1e>
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	20002194 	.word	0x20002194

0800ad38 <_write_r>:
 800ad38:	b538      	push	{r3, r4, r5, lr}
 800ad3a:	4d07      	ldr	r5, [pc, #28]	@ (800ad58 <_write_r+0x20>)
 800ad3c:	4604      	mov	r4, r0
 800ad3e:	4608      	mov	r0, r1
 800ad40:	4611      	mov	r1, r2
 800ad42:	2200      	movs	r2, #0
 800ad44:	602a      	str	r2, [r5, #0]
 800ad46:	461a      	mov	r2, r3
 800ad48:	f7f6 feec 	bl	8001b24 <_write>
 800ad4c:	1c43      	adds	r3, r0, #1
 800ad4e:	d102      	bne.n	800ad56 <_write_r+0x1e>
 800ad50:	682b      	ldr	r3, [r5, #0]
 800ad52:	b103      	cbz	r3, 800ad56 <_write_r+0x1e>
 800ad54:	6023      	str	r3, [r4, #0]
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
 800ad58:	20002194 	.word	0x20002194

0800ad5c <__errno>:
 800ad5c:	4b01      	ldr	r3, [pc, #4]	@ (800ad64 <__errno+0x8>)
 800ad5e:	6818      	ldr	r0, [r3, #0]
 800ad60:	4770      	bx	lr
 800ad62:	bf00      	nop
 800ad64:	20000110 	.word	0x20000110

0800ad68 <__libc_init_array>:
 800ad68:	b570      	push	{r4, r5, r6, lr}
 800ad6a:	4d0d      	ldr	r5, [pc, #52]	@ (800ada0 <__libc_init_array+0x38>)
 800ad6c:	4c0d      	ldr	r4, [pc, #52]	@ (800ada4 <__libc_init_array+0x3c>)
 800ad6e:	1b64      	subs	r4, r4, r5
 800ad70:	10a4      	asrs	r4, r4, #2
 800ad72:	2600      	movs	r6, #0
 800ad74:	42a6      	cmp	r6, r4
 800ad76:	d109      	bne.n	800ad8c <__libc_init_array+0x24>
 800ad78:	4d0b      	ldr	r5, [pc, #44]	@ (800ada8 <__libc_init_array+0x40>)
 800ad7a:	4c0c      	ldr	r4, [pc, #48]	@ (800adac <__libc_init_array+0x44>)
 800ad7c:	f002 f868 	bl	800ce50 <_init>
 800ad80:	1b64      	subs	r4, r4, r5
 800ad82:	10a4      	asrs	r4, r4, #2
 800ad84:	2600      	movs	r6, #0
 800ad86:	42a6      	cmp	r6, r4
 800ad88:	d105      	bne.n	800ad96 <__libc_init_array+0x2e>
 800ad8a:	bd70      	pop	{r4, r5, r6, pc}
 800ad8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad90:	4798      	blx	r3
 800ad92:	3601      	adds	r6, #1
 800ad94:	e7ee      	b.n	800ad74 <__libc_init_array+0xc>
 800ad96:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad9a:	4798      	blx	r3
 800ad9c:	3601      	adds	r6, #1
 800ad9e:	e7f2      	b.n	800ad86 <__libc_init_array+0x1e>
 800ada0:	0800d284 	.word	0x0800d284
 800ada4:	0800d284 	.word	0x0800d284
 800ada8:	0800d284 	.word	0x0800d284
 800adac:	0800d288 	.word	0x0800d288

0800adb0 <__retarget_lock_init_recursive>:
 800adb0:	4770      	bx	lr

0800adb2 <__retarget_lock_acquire_recursive>:
 800adb2:	4770      	bx	lr

0800adb4 <__retarget_lock_release_recursive>:
 800adb4:	4770      	bx	lr

0800adb6 <quorem>:
 800adb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adba:	6903      	ldr	r3, [r0, #16]
 800adbc:	690c      	ldr	r4, [r1, #16]
 800adbe:	42a3      	cmp	r3, r4
 800adc0:	4607      	mov	r7, r0
 800adc2:	db7e      	blt.n	800aec2 <quorem+0x10c>
 800adc4:	3c01      	subs	r4, #1
 800adc6:	f101 0814 	add.w	r8, r1, #20
 800adca:	00a3      	lsls	r3, r4, #2
 800adcc:	f100 0514 	add.w	r5, r0, #20
 800add0:	9300      	str	r3, [sp, #0]
 800add2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800add6:	9301      	str	r3, [sp, #4]
 800add8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800addc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ade0:	3301      	adds	r3, #1
 800ade2:	429a      	cmp	r2, r3
 800ade4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ade8:	fbb2 f6f3 	udiv	r6, r2, r3
 800adec:	d32e      	bcc.n	800ae4c <quorem+0x96>
 800adee:	f04f 0a00 	mov.w	sl, #0
 800adf2:	46c4      	mov	ip, r8
 800adf4:	46ae      	mov	lr, r5
 800adf6:	46d3      	mov	fp, sl
 800adf8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adfc:	b298      	uxth	r0, r3
 800adfe:	fb06 a000 	mla	r0, r6, r0, sl
 800ae02:	0c02      	lsrs	r2, r0, #16
 800ae04:	0c1b      	lsrs	r3, r3, #16
 800ae06:	fb06 2303 	mla	r3, r6, r3, r2
 800ae0a:	f8de 2000 	ldr.w	r2, [lr]
 800ae0e:	b280      	uxth	r0, r0
 800ae10:	b292      	uxth	r2, r2
 800ae12:	1a12      	subs	r2, r2, r0
 800ae14:	445a      	add	r2, fp
 800ae16:	f8de 0000 	ldr.w	r0, [lr]
 800ae1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae1e:	b29b      	uxth	r3, r3
 800ae20:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae24:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae28:	b292      	uxth	r2, r2
 800ae2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae2e:	45e1      	cmp	r9, ip
 800ae30:	f84e 2b04 	str.w	r2, [lr], #4
 800ae34:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae38:	d2de      	bcs.n	800adf8 <quorem+0x42>
 800ae3a:	9b00      	ldr	r3, [sp, #0]
 800ae3c:	58eb      	ldr	r3, [r5, r3]
 800ae3e:	b92b      	cbnz	r3, 800ae4c <quorem+0x96>
 800ae40:	9b01      	ldr	r3, [sp, #4]
 800ae42:	3b04      	subs	r3, #4
 800ae44:	429d      	cmp	r5, r3
 800ae46:	461a      	mov	r2, r3
 800ae48:	d32f      	bcc.n	800aeaa <quorem+0xf4>
 800ae4a:	613c      	str	r4, [r7, #16]
 800ae4c:	4638      	mov	r0, r7
 800ae4e:	f001 f97d 	bl	800c14c <__mcmp>
 800ae52:	2800      	cmp	r0, #0
 800ae54:	db25      	blt.n	800aea2 <quorem+0xec>
 800ae56:	4629      	mov	r1, r5
 800ae58:	2000      	movs	r0, #0
 800ae5a:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae5e:	f8d1 c000 	ldr.w	ip, [r1]
 800ae62:	fa1f fe82 	uxth.w	lr, r2
 800ae66:	fa1f f38c 	uxth.w	r3, ip
 800ae6a:	eba3 030e 	sub.w	r3, r3, lr
 800ae6e:	4403      	add	r3, r0
 800ae70:	0c12      	lsrs	r2, r2, #16
 800ae72:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae76:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae7a:	b29b      	uxth	r3, r3
 800ae7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae80:	45c1      	cmp	r9, r8
 800ae82:	f841 3b04 	str.w	r3, [r1], #4
 800ae86:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae8a:	d2e6      	bcs.n	800ae5a <quorem+0xa4>
 800ae8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae94:	b922      	cbnz	r2, 800aea0 <quorem+0xea>
 800ae96:	3b04      	subs	r3, #4
 800ae98:	429d      	cmp	r5, r3
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	d30b      	bcc.n	800aeb6 <quorem+0x100>
 800ae9e:	613c      	str	r4, [r7, #16]
 800aea0:	3601      	adds	r6, #1
 800aea2:	4630      	mov	r0, r6
 800aea4:	b003      	add	sp, #12
 800aea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeaa:	6812      	ldr	r2, [r2, #0]
 800aeac:	3b04      	subs	r3, #4
 800aeae:	2a00      	cmp	r2, #0
 800aeb0:	d1cb      	bne.n	800ae4a <quorem+0x94>
 800aeb2:	3c01      	subs	r4, #1
 800aeb4:	e7c6      	b.n	800ae44 <quorem+0x8e>
 800aeb6:	6812      	ldr	r2, [r2, #0]
 800aeb8:	3b04      	subs	r3, #4
 800aeba:	2a00      	cmp	r2, #0
 800aebc:	d1ef      	bne.n	800ae9e <quorem+0xe8>
 800aebe:	3c01      	subs	r4, #1
 800aec0:	e7ea      	b.n	800ae98 <quorem+0xe2>
 800aec2:	2000      	movs	r0, #0
 800aec4:	e7ee      	b.n	800aea4 <quorem+0xee>
	...

0800aec8 <_dtoa_r>:
 800aec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aecc:	69c7      	ldr	r7, [r0, #28]
 800aece:	b097      	sub	sp, #92	@ 0x5c
 800aed0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800aed4:	ec55 4b10 	vmov	r4, r5, d0
 800aed8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800aeda:	9107      	str	r1, [sp, #28]
 800aedc:	4681      	mov	r9, r0
 800aede:	920c      	str	r2, [sp, #48]	@ 0x30
 800aee0:	9311      	str	r3, [sp, #68]	@ 0x44
 800aee2:	b97f      	cbnz	r7, 800af04 <_dtoa_r+0x3c>
 800aee4:	2010      	movs	r0, #16
 800aee6:	f000 fe09 	bl	800bafc <malloc>
 800aeea:	4602      	mov	r2, r0
 800aeec:	f8c9 001c 	str.w	r0, [r9, #28]
 800aef0:	b920      	cbnz	r0, 800aefc <_dtoa_r+0x34>
 800aef2:	4ba9      	ldr	r3, [pc, #676]	@ (800b198 <_dtoa_r+0x2d0>)
 800aef4:	21ef      	movs	r1, #239	@ 0xef
 800aef6:	48a9      	ldr	r0, [pc, #676]	@ (800b19c <_dtoa_r+0x2d4>)
 800aef8:	f001 fc6c 	bl	800c7d4 <__assert_func>
 800aefc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af00:	6007      	str	r7, [r0, #0]
 800af02:	60c7      	str	r7, [r0, #12]
 800af04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800af08:	6819      	ldr	r1, [r3, #0]
 800af0a:	b159      	cbz	r1, 800af24 <_dtoa_r+0x5c>
 800af0c:	685a      	ldr	r2, [r3, #4]
 800af0e:	604a      	str	r2, [r1, #4]
 800af10:	2301      	movs	r3, #1
 800af12:	4093      	lsls	r3, r2
 800af14:	608b      	str	r3, [r1, #8]
 800af16:	4648      	mov	r0, r9
 800af18:	f000 fee6 	bl	800bce8 <_Bfree>
 800af1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800af20:	2200      	movs	r2, #0
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	1e2b      	subs	r3, r5, #0
 800af26:	bfb9      	ittee	lt
 800af28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af2c:	9305      	strlt	r3, [sp, #20]
 800af2e:	2300      	movge	r3, #0
 800af30:	6033      	strge	r3, [r6, #0]
 800af32:	9f05      	ldr	r7, [sp, #20]
 800af34:	4b9a      	ldr	r3, [pc, #616]	@ (800b1a0 <_dtoa_r+0x2d8>)
 800af36:	bfbc      	itt	lt
 800af38:	2201      	movlt	r2, #1
 800af3a:	6032      	strlt	r2, [r6, #0]
 800af3c:	43bb      	bics	r3, r7
 800af3e:	d112      	bne.n	800af66 <_dtoa_r+0x9e>
 800af40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af42:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af46:	6013      	str	r3, [r2, #0]
 800af48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af4c:	4323      	orrs	r3, r4
 800af4e:	f000 855a 	beq.w	800ba06 <_dtoa_r+0xb3e>
 800af52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b1b4 <_dtoa_r+0x2ec>
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 855c 	beq.w	800ba16 <_dtoa_r+0xb4e>
 800af5e:	f10a 0303 	add.w	r3, sl, #3
 800af62:	f000 bd56 	b.w	800ba12 <_dtoa_r+0xb4a>
 800af66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800af6a:	2200      	movs	r2, #0
 800af6c:	ec51 0b17 	vmov	r0, r1, d7
 800af70:	2300      	movs	r3, #0
 800af72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800af76:	f7f5 fdaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800af7a:	4680      	mov	r8, r0
 800af7c:	b158      	cbz	r0, 800af96 <_dtoa_r+0xce>
 800af7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800af80:	2301      	movs	r3, #1
 800af82:	6013      	str	r3, [r2, #0]
 800af84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af86:	b113      	cbz	r3, 800af8e <_dtoa_r+0xc6>
 800af88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800af8a:	4b86      	ldr	r3, [pc, #536]	@ (800b1a4 <_dtoa_r+0x2dc>)
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b1b8 <_dtoa_r+0x2f0>
 800af92:	f000 bd40 	b.w	800ba16 <_dtoa_r+0xb4e>
 800af96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800af9a:	aa14      	add	r2, sp, #80	@ 0x50
 800af9c:	a915      	add	r1, sp, #84	@ 0x54
 800af9e:	4648      	mov	r0, r9
 800afa0:	f001 f984 	bl	800c2ac <__d2b>
 800afa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800afa8:	9002      	str	r0, [sp, #8]
 800afaa:	2e00      	cmp	r6, #0
 800afac:	d078      	beq.n	800b0a0 <_dtoa_r+0x1d8>
 800afae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afb0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800afb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800afbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800afc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800afc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800afc8:	4619      	mov	r1, r3
 800afca:	2200      	movs	r2, #0
 800afcc:	4b76      	ldr	r3, [pc, #472]	@ (800b1a8 <_dtoa_r+0x2e0>)
 800afce:	f7f5 f963 	bl	8000298 <__aeabi_dsub>
 800afd2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b180 <_dtoa_r+0x2b8>)
 800afd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd8:	f7f5 fb16 	bl	8000608 <__aeabi_dmul>
 800afdc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b188 <_dtoa_r+0x2c0>)
 800afde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe2:	f7f5 f95b 	bl	800029c <__adddf3>
 800afe6:	4604      	mov	r4, r0
 800afe8:	4630      	mov	r0, r6
 800afea:	460d      	mov	r5, r1
 800afec:	f7f5 faa2 	bl	8000534 <__aeabi_i2d>
 800aff0:	a367      	add	r3, pc, #412	@ (adr r3, 800b190 <_dtoa_r+0x2c8>)
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	f7f5 fb07 	bl	8000608 <__aeabi_dmul>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	f7f5 f94b 	bl	800029c <__adddf3>
 800b006:	4604      	mov	r4, r0
 800b008:	460d      	mov	r5, r1
 800b00a:	f7f5 fdad 	bl	8000b68 <__aeabi_d2iz>
 800b00e:	2200      	movs	r2, #0
 800b010:	4607      	mov	r7, r0
 800b012:	2300      	movs	r3, #0
 800b014:	4620      	mov	r0, r4
 800b016:	4629      	mov	r1, r5
 800b018:	f7f5 fd68 	bl	8000aec <__aeabi_dcmplt>
 800b01c:	b140      	cbz	r0, 800b030 <_dtoa_r+0x168>
 800b01e:	4638      	mov	r0, r7
 800b020:	f7f5 fa88 	bl	8000534 <__aeabi_i2d>
 800b024:	4622      	mov	r2, r4
 800b026:	462b      	mov	r3, r5
 800b028:	f7f5 fd56 	bl	8000ad8 <__aeabi_dcmpeq>
 800b02c:	b900      	cbnz	r0, 800b030 <_dtoa_r+0x168>
 800b02e:	3f01      	subs	r7, #1
 800b030:	2f16      	cmp	r7, #22
 800b032:	d852      	bhi.n	800b0da <_dtoa_r+0x212>
 800b034:	4b5d      	ldr	r3, [pc, #372]	@ (800b1ac <_dtoa_r+0x2e4>)
 800b036:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b042:	f7f5 fd53 	bl	8000aec <__aeabi_dcmplt>
 800b046:	2800      	cmp	r0, #0
 800b048:	d049      	beq.n	800b0de <_dtoa_r+0x216>
 800b04a:	3f01      	subs	r7, #1
 800b04c:	2300      	movs	r3, #0
 800b04e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b050:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b052:	1b9b      	subs	r3, r3, r6
 800b054:	1e5a      	subs	r2, r3, #1
 800b056:	bf45      	ittet	mi
 800b058:	f1c3 0301 	rsbmi	r3, r3, #1
 800b05c:	9300      	strmi	r3, [sp, #0]
 800b05e:	2300      	movpl	r3, #0
 800b060:	2300      	movmi	r3, #0
 800b062:	9206      	str	r2, [sp, #24]
 800b064:	bf54      	ite	pl
 800b066:	9300      	strpl	r3, [sp, #0]
 800b068:	9306      	strmi	r3, [sp, #24]
 800b06a:	2f00      	cmp	r7, #0
 800b06c:	db39      	blt.n	800b0e2 <_dtoa_r+0x21a>
 800b06e:	9b06      	ldr	r3, [sp, #24]
 800b070:	970d      	str	r7, [sp, #52]	@ 0x34
 800b072:	443b      	add	r3, r7
 800b074:	9306      	str	r3, [sp, #24]
 800b076:	2300      	movs	r3, #0
 800b078:	9308      	str	r3, [sp, #32]
 800b07a:	9b07      	ldr	r3, [sp, #28]
 800b07c:	2b09      	cmp	r3, #9
 800b07e:	d863      	bhi.n	800b148 <_dtoa_r+0x280>
 800b080:	2b05      	cmp	r3, #5
 800b082:	bfc4      	itt	gt
 800b084:	3b04      	subgt	r3, #4
 800b086:	9307      	strgt	r3, [sp, #28]
 800b088:	9b07      	ldr	r3, [sp, #28]
 800b08a:	f1a3 0302 	sub.w	r3, r3, #2
 800b08e:	bfcc      	ite	gt
 800b090:	2400      	movgt	r4, #0
 800b092:	2401      	movle	r4, #1
 800b094:	2b03      	cmp	r3, #3
 800b096:	d863      	bhi.n	800b160 <_dtoa_r+0x298>
 800b098:	e8df f003 	tbb	[pc, r3]
 800b09c:	2b375452 	.word	0x2b375452
 800b0a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b0a4:	441e      	add	r6, r3
 800b0a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0aa:	2b20      	cmp	r3, #32
 800b0ac:	bfc1      	itttt	gt
 800b0ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0b2:	409f      	lslgt	r7, r3
 800b0b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0bc:	bfd6      	itet	le
 800b0be:	f1c3 0320 	rsble	r3, r3, #32
 800b0c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0c6:	fa04 f003 	lslle.w	r0, r4, r3
 800b0ca:	f7f5 fa23 	bl	8000514 <__aeabi_ui2d>
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b0d4:	3e01      	subs	r6, #1
 800b0d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b0d8:	e776      	b.n	800afc8 <_dtoa_r+0x100>
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e7b7      	b.n	800b04e <_dtoa_r+0x186>
 800b0de:	9010      	str	r0, [sp, #64]	@ 0x40
 800b0e0:	e7b6      	b.n	800b050 <_dtoa_r+0x188>
 800b0e2:	9b00      	ldr	r3, [sp, #0]
 800b0e4:	1bdb      	subs	r3, r3, r7
 800b0e6:	9300      	str	r3, [sp, #0]
 800b0e8:	427b      	negs	r3, r7
 800b0ea:	9308      	str	r3, [sp, #32]
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800b0f0:	e7c3      	b.n	800b07a <_dtoa_r+0x1b2>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b0f8:	eb07 0b03 	add.w	fp, r7, r3
 800b0fc:	f10b 0301 	add.w	r3, fp, #1
 800b100:	2b01      	cmp	r3, #1
 800b102:	9303      	str	r3, [sp, #12]
 800b104:	bfb8      	it	lt
 800b106:	2301      	movlt	r3, #1
 800b108:	e006      	b.n	800b118 <_dtoa_r+0x250>
 800b10a:	2301      	movs	r3, #1
 800b10c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b10e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b110:	2b00      	cmp	r3, #0
 800b112:	dd28      	ble.n	800b166 <_dtoa_r+0x29e>
 800b114:	469b      	mov	fp, r3
 800b116:	9303      	str	r3, [sp, #12]
 800b118:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b11c:	2100      	movs	r1, #0
 800b11e:	2204      	movs	r2, #4
 800b120:	f102 0514 	add.w	r5, r2, #20
 800b124:	429d      	cmp	r5, r3
 800b126:	d926      	bls.n	800b176 <_dtoa_r+0x2ae>
 800b128:	6041      	str	r1, [r0, #4]
 800b12a:	4648      	mov	r0, r9
 800b12c:	f000 fd9c 	bl	800bc68 <_Balloc>
 800b130:	4682      	mov	sl, r0
 800b132:	2800      	cmp	r0, #0
 800b134:	d142      	bne.n	800b1bc <_dtoa_r+0x2f4>
 800b136:	4b1e      	ldr	r3, [pc, #120]	@ (800b1b0 <_dtoa_r+0x2e8>)
 800b138:	4602      	mov	r2, r0
 800b13a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b13e:	e6da      	b.n	800aef6 <_dtoa_r+0x2e>
 800b140:	2300      	movs	r3, #0
 800b142:	e7e3      	b.n	800b10c <_dtoa_r+0x244>
 800b144:	2300      	movs	r3, #0
 800b146:	e7d5      	b.n	800b0f4 <_dtoa_r+0x22c>
 800b148:	2401      	movs	r4, #1
 800b14a:	2300      	movs	r3, #0
 800b14c:	9307      	str	r3, [sp, #28]
 800b14e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b150:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b154:	2200      	movs	r2, #0
 800b156:	f8cd b00c 	str.w	fp, [sp, #12]
 800b15a:	2312      	movs	r3, #18
 800b15c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b15e:	e7db      	b.n	800b118 <_dtoa_r+0x250>
 800b160:	2301      	movs	r3, #1
 800b162:	9309      	str	r3, [sp, #36]	@ 0x24
 800b164:	e7f4      	b.n	800b150 <_dtoa_r+0x288>
 800b166:	f04f 0b01 	mov.w	fp, #1
 800b16a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b16e:	465b      	mov	r3, fp
 800b170:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b174:	e7d0      	b.n	800b118 <_dtoa_r+0x250>
 800b176:	3101      	adds	r1, #1
 800b178:	0052      	lsls	r2, r2, #1
 800b17a:	e7d1      	b.n	800b120 <_dtoa_r+0x258>
 800b17c:	f3af 8000 	nop.w
 800b180:	636f4361 	.word	0x636f4361
 800b184:	3fd287a7 	.word	0x3fd287a7
 800b188:	8b60c8b3 	.word	0x8b60c8b3
 800b18c:	3fc68a28 	.word	0x3fc68a28
 800b190:	509f79fb 	.word	0x509f79fb
 800b194:	3fd34413 	.word	0x3fd34413
 800b198:	0800cf45 	.word	0x0800cf45
 800b19c:	0800cf5c 	.word	0x0800cf5c
 800b1a0:	7ff00000 	.word	0x7ff00000
 800b1a4:	0800cf15 	.word	0x0800cf15
 800b1a8:	3ff80000 	.word	0x3ff80000
 800b1ac:	0800d0b0 	.word	0x0800d0b0
 800b1b0:	0800cfb4 	.word	0x0800cfb4
 800b1b4:	0800cf41 	.word	0x0800cf41
 800b1b8:	0800cf14 	.word	0x0800cf14
 800b1bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1c0:	6018      	str	r0, [r3, #0]
 800b1c2:	9b03      	ldr	r3, [sp, #12]
 800b1c4:	2b0e      	cmp	r3, #14
 800b1c6:	f200 80a1 	bhi.w	800b30c <_dtoa_r+0x444>
 800b1ca:	2c00      	cmp	r4, #0
 800b1cc:	f000 809e 	beq.w	800b30c <_dtoa_r+0x444>
 800b1d0:	2f00      	cmp	r7, #0
 800b1d2:	dd33      	ble.n	800b23c <_dtoa_r+0x374>
 800b1d4:	4b9c      	ldr	r3, [pc, #624]	@ (800b448 <_dtoa_r+0x580>)
 800b1d6:	f007 020f 	and.w	r2, r7, #15
 800b1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1de:	ed93 7b00 	vldr	d7, [r3]
 800b1e2:	05f8      	lsls	r0, r7, #23
 800b1e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b1e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1ec:	d516      	bpl.n	800b21c <_dtoa_r+0x354>
 800b1ee:	4b97      	ldr	r3, [pc, #604]	@ (800b44c <_dtoa_r+0x584>)
 800b1f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b1f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1f8:	f7f5 fb30 	bl	800085c <__aeabi_ddiv>
 800b1fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b200:	f004 040f 	and.w	r4, r4, #15
 800b204:	2603      	movs	r6, #3
 800b206:	4d91      	ldr	r5, [pc, #580]	@ (800b44c <_dtoa_r+0x584>)
 800b208:	b954      	cbnz	r4, 800b220 <_dtoa_r+0x358>
 800b20a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b20e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b212:	f7f5 fb23 	bl	800085c <__aeabi_ddiv>
 800b216:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b21a:	e028      	b.n	800b26e <_dtoa_r+0x3a6>
 800b21c:	2602      	movs	r6, #2
 800b21e:	e7f2      	b.n	800b206 <_dtoa_r+0x33e>
 800b220:	07e1      	lsls	r1, r4, #31
 800b222:	d508      	bpl.n	800b236 <_dtoa_r+0x36e>
 800b224:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b228:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b22c:	f7f5 f9ec 	bl	8000608 <__aeabi_dmul>
 800b230:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b234:	3601      	adds	r6, #1
 800b236:	1064      	asrs	r4, r4, #1
 800b238:	3508      	adds	r5, #8
 800b23a:	e7e5      	b.n	800b208 <_dtoa_r+0x340>
 800b23c:	f000 80af 	beq.w	800b39e <_dtoa_r+0x4d6>
 800b240:	427c      	negs	r4, r7
 800b242:	4b81      	ldr	r3, [pc, #516]	@ (800b448 <_dtoa_r+0x580>)
 800b244:	4d81      	ldr	r5, [pc, #516]	@ (800b44c <_dtoa_r+0x584>)
 800b246:	f004 020f 	and.w	r2, r4, #15
 800b24a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b256:	f7f5 f9d7 	bl	8000608 <__aeabi_dmul>
 800b25a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b25e:	1124      	asrs	r4, r4, #4
 800b260:	2300      	movs	r3, #0
 800b262:	2602      	movs	r6, #2
 800b264:	2c00      	cmp	r4, #0
 800b266:	f040 808f 	bne.w	800b388 <_dtoa_r+0x4c0>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1d3      	bne.n	800b216 <_dtoa_r+0x34e>
 800b26e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b270:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 8094 	beq.w	800b3a2 <_dtoa_r+0x4da>
 800b27a:	4b75      	ldr	r3, [pc, #468]	@ (800b450 <_dtoa_r+0x588>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	4620      	mov	r0, r4
 800b280:	4629      	mov	r1, r5
 800b282:	f7f5 fc33 	bl	8000aec <__aeabi_dcmplt>
 800b286:	2800      	cmp	r0, #0
 800b288:	f000 808b 	beq.w	800b3a2 <_dtoa_r+0x4da>
 800b28c:	9b03      	ldr	r3, [sp, #12]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f000 8087 	beq.w	800b3a2 <_dtoa_r+0x4da>
 800b294:	f1bb 0f00 	cmp.w	fp, #0
 800b298:	dd34      	ble.n	800b304 <_dtoa_r+0x43c>
 800b29a:	4620      	mov	r0, r4
 800b29c:	4b6d      	ldr	r3, [pc, #436]	@ (800b454 <_dtoa_r+0x58c>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	4629      	mov	r1, r5
 800b2a2:	f7f5 f9b1 	bl	8000608 <__aeabi_dmul>
 800b2a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2aa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b2ae:	3601      	adds	r6, #1
 800b2b0:	465c      	mov	r4, fp
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	f7f5 f93e 	bl	8000534 <__aeabi_i2d>
 800b2b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2bc:	f7f5 f9a4 	bl	8000608 <__aeabi_dmul>
 800b2c0:	4b65      	ldr	r3, [pc, #404]	@ (800b458 <_dtoa_r+0x590>)
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f7f4 ffea 	bl	800029c <__adddf3>
 800b2c8:	4605      	mov	r5, r0
 800b2ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2ce:	2c00      	cmp	r4, #0
 800b2d0:	d16a      	bne.n	800b3a8 <_dtoa_r+0x4e0>
 800b2d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2d6:	4b61      	ldr	r3, [pc, #388]	@ (800b45c <_dtoa_r+0x594>)
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f7f4 ffdd 	bl	8000298 <__aeabi_dsub>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b2e6:	462a      	mov	r2, r5
 800b2e8:	4633      	mov	r3, r6
 800b2ea:	f7f5 fc1d 	bl	8000b28 <__aeabi_dcmpgt>
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	f040 8298 	bne.w	800b824 <_dtoa_r+0x95c>
 800b2f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2f8:	462a      	mov	r2, r5
 800b2fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b2fe:	f7f5 fbf5 	bl	8000aec <__aeabi_dcmplt>
 800b302:	bb38      	cbnz	r0, 800b354 <_dtoa_r+0x48c>
 800b304:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b308:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b30c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f2c0 8157 	blt.w	800b5c2 <_dtoa_r+0x6fa>
 800b314:	2f0e      	cmp	r7, #14
 800b316:	f300 8154 	bgt.w	800b5c2 <_dtoa_r+0x6fa>
 800b31a:	4b4b      	ldr	r3, [pc, #300]	@ (800b448 <_dtoa_r+0x580>)
 800b31c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b320:	ed93 7b00 	vldr	d7, [r3]
 800b324:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b326:	2b00      	cmp	r3, #0
 800b328:	ed8d 7b00 	vstr	d7, [sp]
 800b32c:	f280 80e5 	bge.w	800b4fa <_dtoa_r+0x632>
 800b330:	9b03      	ldr	r3, [sp, #12]
 800b332:	2b00      	cmp	r3, #0
 800b334:	f300 80e1 	bgt.w	800b4fa <_dtoa_r+0x632>
 800b338:	d10c      	bne.n	800b354 <_dtoa_r+0x48c>
 800b33a:	4b48      	ldr	r3, [pc, #288]	@ (800b45c <_dtoa_r+0x594>)
 800b33c:	2200      	movs	r2, #0
 800b33e:	ec51 0b17 	vmov	r0, r1, d7
 800b342:	f7f5 f961 	bl	8000608 <__aeabi_dmul>
 800b346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b34a:	f7f5 fbe3 	bl	8000b14 <__aeabi_dcmpge>
 800b34e:	2800      	cmp	r0, #0
 800b350:	f000 8266 	beq.w	800b820 <_dtoa_r+0x958>
 800b354:	2400      	movs	r4, #0
 800b356:	4625      	mov	r5, r4
 800b358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b35a:	4656      	mov	r6, sl
 800b35c:	ea6f 0803 	mvn.w	r8, r3
 800b360:	2700      	movs	r7, #0
 800b362:	4621      	mov	r1, r4
 800b364:	4648      	mov	r0, r9
 800b366:	f000 fcbf 	bl	800bce8 <_Bfree>
 800b36a:	2d00      	cmp	r5, #0
 800b36c:	f000 80bd 	beq.w	800b4ea <_dtoa_r+0x622>
 800b370:	b12f      	cbz	r7, 800b37e <_dtoa_r+0x4b6>
 800b372:	42af      	cmp	r7, r5
 800b374:	d003      	beq.n	800b37e <_dtoa_r+0x4b6>
 800b376:	4639      	mov	r1, r7
 800b378:	4648      	mov	r0, r9
 800b37a:	f000 fcb5 	bl	800bce8 <_Bfree>
 800b37e:	4629      	mov	r1, r5
 800b380:	4648      	mov	r0, r9
 800b382:	f000 fcb1 	bl	800bce8 <_Bfree>
 800b386:	e0b0      	b.n	800b4ea <_dtoa_r+0x622>
 800b388:	07e2      	lsls	r2, r4, #31
 800b38a:	d505      	bpl.n	800b398 <_dtoa_r+0x4d0>
 800b38c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b390:	f7f5 f93a 	bl	8000608 <__aeabi_dmul>
 800b394:	3601      	adds	r6, #1
 800b396:	2301      	movs	r3, #1
 800b398:	1064      	asrs	r4, r4, #1
 800b39a:	3508      	adds	r5, #8
 800b39c:	e762      	b.n	800b264 <_dtoa_r+0x39c>
 800b39e:	2602      	movs	r6, #2
 800b3a0:	e765      	b.n	800b26e <_dtoa_r+0x3a6>
 800b3a2:	9c03      	ldr	r4, [sp, #12]
 800b3a4:	46b8      	mov	r8, r7
 800b3a6:	e784      	b.n	800b2b2 <_dtoa_r+0x3ea>
 800b3a8:	4b27      	ldr	r3, [pc, #156]	@ (800b448 <_dtoa_r+0x580>)
 800b3aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3b4:	4454      	add	r4, sl
 800b3b6:	2900      	cmp	r1, #0
 800b3b8:	d054      	beq.n	800b464 <_dtoa_r+0x59c>
 800b3ba:	4929      	ldr	r1, [pc, #164]	@ (800b460 <_dtoa_r+0x598>)
 800b3bc:	2000      	movs	r0, #0
 800b3be:	f7f5 fa4d 	bl	800085c <__aeabi_ddiv>
 800b3c2:	4633      	mov	r3, r6
 800b3c4:	462a      	mov	r2, r5
 800b3c6:	f7f4 ff67 	bl	8000298 <__aeabi_dsub>
 800b3ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b3ce:	4656      	mov	r6, sl
 800b3d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3d4:	f7f5 fbc8 	bl	8000b68 <__aeabi_d2iz>
 800b3d8:	4605      	mov	r5, r0
 800b3da:	f7f5 f8ab 	bl	8000534 <__aeabi_i2d>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3e6:	f7f4 ff57 	bl	8000298 <__aeabi_dsub>
 800b3ea:	3530      	adds	r5, #48	@ 0x30
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	460b      	mov	r3, r1
 800b3f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3f4:	f806 5b01 	strb.w	r5, [r6], #1
 800b3f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3fc:	f7f5 fb76 	bl	8000aec <__aeabi_dcmplt>
 800b400:	2800      	cmp	r0, #0
 800b402:	d172      	bne.n	800b4ea <_dtoa_r+0x622>
 800b404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b408:	4911      	ldr	r1, [pc, #68]	@ (800b450 <_dtoa_r+0x588>)
 800b40a:	2000      	movs	r0, #0
 800b40c:	f7f4 ff44 	bl	8000298 <__aeabi_dsub>
 800b410:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b414:	f7f5 fb6a 	bl	8000aec <__aeabi_dcmplt>
 800b418:	2800      	cmp	r0, #0
 800b41a:	f040 80b4 	bne.w	800b586 <_dtoa_r+0x6be>
 800b41e:	42a6      	cmp	r6, r4
 800b420:	f43f af70 	beq.w	800b304 <_dtoa_r+0x43c>
 800b424:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b428:	4b0a      	ldr	r3, [pc, #40]	@ (800b454 <_dtoa_r+0x58c>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	f7f5 f8ec 	bl	8000608 <__aeabi_dmul>
 800b430:	4b08      	ldr	r3, [pc, #32]	@ (800b454 <_dtoa_r+0x58c>)
 800b432:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b436:	2200      	movs	r2, #0
 800b438:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b43c:	f7f5 f8e4 	bl	8000608 <__aeabi_dmul>
 800b440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b444:	e7c4      	b.n	800b3d0 <_dtoa_r+0x508>
 800b446:	bf00      	nop
 800b448:	0800d0b0 	.word	0x0800d0b0
 800b44c:	0800d088 	.word	0x0800d088
 800b450:	3ff00000 	.word	0x3ff00000
 800b454:	40240000 	.word	0x40240000
 800b458:	401c0000 	.word	0x401c0000
 800b45c:	40140000 	.word	0x40140000
 800b460:	3fe00000 	.word	0x3fe00000
 800b464:	4631      	mov	r1, r6
 800b466:	4628      	mov	r0, r5
 800b468:	f7f5 f8ce 	bl	8000608 <__aeabi_dmul>
 800b46c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b470:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b472:	4656      	mov	r6, sl
 800b474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b478:	f7f5 fb76 	bl	8000b68 <__aeabi_d2iz>
 800b47c:	4605      	mov	r5, r0
 800b47e:	f7f5 f859 	bl	8000534 <__aeabi_i2d>
 800b482:	4602      	mov	r2, r0
 800b484:	460b      	mov	r3, r1
 800b486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b48a:	f7f4 ff05 	bl	8000298 <__aeabi_dsub>
 800b48e:	3530      	adds	r5, #48	@ 0x30
 800b490:	f806 5b01 	strb.w	r5, [r6], #1
 800b494:	4602      	mov	r2, r0
 800b496:	460b      	mov	r3, r1
 800b498:	42a6      	cmp	r6, r4
 800b49a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b49e:	f04f 0200 	mov.w	r2, #0
 800b4a2:	d124      	bne.n	800b4ee <_dtoa_r+0x626>
 800b4a4:	4baf      	ldr	r3, [pc, #700]	@ (800b764 <_dtoa_r+0x89c>)
 800b4a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b4aa:	f7f4 fef7 	bl	800029c <__adddf3>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4b6:	f7f5 fb37 	bl	8000b28 <__aeabi_dcmpgt>
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	d163      	bne.n	800b586 <_dtoa_r+0x6be>
 800b4be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4c2:	49a8      	ldr	r1, [pc, #672]	@ (800b764 <_dtoa_r+0x89c>)
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	f7f4 fee7 	bl	8000298 <__aeabi_dsub>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4d2:	f7f5 fb0b 	bl	8000aec <__aeabi_dcmplt>
 800b4d6:	2800      	cmp	r0, #0
 800b4d8:	f43f af14 	beq.w	800b304 <_dtoa_r+0x43c>
 800b4dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b4de:	1e73      	subs	r3, r6, #1
 800b4e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b4e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b4e6:	2b30      	cmp	r3, #48	@ 0x30
 800b4e8:	d0f8      	beq.n	800b4dc <_dtoa_r+0x614>
 800b4ea:	4647      	mov	r7, r8
 800b4ec:	e03b      	b.n	800b566 <_dtoa_r+0x69e>
 800b4ee:	4b9e      	ldr	r3, [pc, #632]	@ (800b768 <_dtoa_r+0x8a0>)
 800b4f0:	f7f5 f88a 	bl	8000608 <__aeabi_dmul>
 800b4f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4f8:	e7bc      	b.n	800b474 <_dtoa_r+0x5ac>
 800b4fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b4fe:	4656      	mov	r6, sl
 800b500:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b504:	4620      	mov	r0, r4
 800b506:	4629      	mov	r1, r5
 800b508:	f7f5 f9a8 	bl	800085c <__aeabi_ddiv>
 800b50c:	f7f5 fb2c 	bl	8000b68 <__aeabi_d2iz>
 800b510:	4680      	mov	r8, r0
 800b512:	f7f5 f80f 	bl	8000534 <__aeabi_i2d>
 800b516:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b51a:	f7f5 f875 	bl	8000608 <__aeabi_dmul>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	4620      	mov	r0, r4
 800b524:	4629      	mov	r1, r5
 800b526:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b52a:	f7f4 feb5 	bl	8000298 <__aeabi_dsub>
 800b52e:	f806 4b01 	strb.w	r4, [r6], #1
 800b532:	9d03      	ldr	r5, [sp, #12]
 800b534:	eba6 040a 	sub.w	r4, r6, sl
 800b538:	42a5      	cmp	r5, r4
 800b53a:	4602      	mov	r2, r0
 800b53c:	460b      	mov	r3, r1
 800b53e:	d133      	bne.n	800b5a8 <_dtoa_r+0x6e0>
 800b540:	f7f4 feac 	bl	800029c <__adddf3>
 800b544:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b548:	4604      	mov	r4, r0
 800b54a:	460d      	mov	r5, r1
 800b54c:	f7f5 faec 	bl	8000b28 <__aeabi_dcmpgt>
 800b550:	b9c0      	cbnz	r0, 800b584 <_dtoa_r+0x6bc>
 800b552:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b556:	4620      	mov	r0, r4
 800b558:	4629      	mov	r1, r5
 800b55a:	f7f5 fabd 	bl	8000ad8 <__aeabi_dcmpeq>
 800b55e:	b110      	cbz	r0, 800b566 <_dtoa_r+0x69e>
 800b560:	f018 0f01 	tst.w	r8, #1
 800b564:	d10e      	bne.n	800b584 <_dtoa_r+0x6bc>
 800b566:	9902      	ldr	r1, [sp, #8]
 800b568:	4648      	mov	r0, r9
 800b56a:	f000 fbbd 	bl	800bce8 <_Bfree>
 800b56e:	2300      	movs	r3, #0
 800b570:	7033      	strb	r3, [r6, #0]
 800b572:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b574:	3701      	adds	r7, #1
 800b576:	601f      	str	r7, [r3, #0]
 800b578:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	f000 824b 	beq.w	800ba16 <_dtoa_r+0xb4e>
 800b580:	601e      	str	r6, [r3, #0]
 800b582:	e248      	b.n	800ba16 <_dtoa_r+0xb4e>
 800b584:	46b8      	mov	r8, r7
 800b586:	4633      	mov	r3, r6
 800b588:	461e      	mov	r6, r3
 800b58a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b58e:	2a39      	cmp	r2, #57	@ 0x39
 800b590:	d106      	bne.n	800b5a0 <_dtoa_r+0x6d8>
 800b592:	459a      	cmp	sl, r3
 800b594:	d1f8      	bne.n	800b588 <_dtoa_r+0x6c0>
 800b596:	2230      	movs	r2, #48	@ 0x30
 800b598:	f108 0801 	add.w	r8, r8, #1
 800b59c:	f88a 2000 	strb.w	r2, [sl]
 800b5a0:	781a      	ldrb	r2, [r3, #0]
 800b5a2:	3201      	adds	r2, #1
 800b5a4:	701a      	strb	r2, [r3, #0]
 800b5a6:	e7a0      	b.n	800b4ea <_dtoa_r+0x622>
 800b5a8:	4b6f      	ldr	r3, [pc, #444]	@ (800b768 <_dtoa_r+0x8a0>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	f7f5 f82c 	bl	8000608 <__aeabi_dmul>
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	4604      	mov	r4, r0
 800b5b6:	460d      	mov	r5, r1
 800b5b8:	f7f5 fa8e 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d09f      	beq.n	800b500 <_dtoa_r+0x638>
 800b5c0:	e7d1      	b.n	800b566 <_dtoa_r+0x69e>
 800b5c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5c4:	2a00      	cmp	r2, #0
 800b5c6:	f000 80ea 	beq.w	800b79e <_dtoa_r+0x8d6>
 800b5ca:	9a07      	ldr	r2, [sp, #28]
 800b5cc:	2a01      	cmp	r2, #1
 800b5ce:	f300 80cd 	bgt.w	800b76c <_dtoa_r+0x8a4>
 800b5d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b5d4:	2a00      	cmp	r2, #0
 800b5d6:	f000 80c1 	beq.w	800b75c <_dtoa_r+0x894>
 800b5da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b5de:	9c08      	ldr	r4, [sp, #32]
 800b5e0:	9e00      	ldr	r6, [sp, #0]
 800b5e2:	9a00      	ldr	r2, [sp, #0]
 800b5e4:	441a      	add	r2, r3
 800b5e6:	9200      	str	r2, [sp, #0]
 800b5e8:	9a06      	ldr	r2, [sp, #24]
 800b5ea:	2101      	movs	r1, #1
 800b5ec:	441a      	add	r2, r3
 800b5ee:	4648      	mov	r0, r9
 800b5f0:	9206      	str	r2, [sp, #24]
 800b5f2:	f000 fc2d 	bl	800be50 <__i2b>
 800b5f6:	4605      	mov	r5, r0
 800b5f8:	b166      	cbz	r6, 800b614 <_dtoa_r+0x74c>
 800b5fa:	9b06      	ldr	r3, [sp, #24]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd09      	ble.n	800b614 <_dtoa_r+0x74c>
 800b600:	42b3      	cmp	r3, r6
 800b602:	9a00      	ldr	r2, [sp, #0]
 800b604:	bfa8      	it	ge
 800b606:	4633      	movge	r3, r6
 800b608:	1ad2      	subs	r2, r2, r3
 800b60a:	9200      	str	r2, [sp, #0]
 800b60c:	9a06      	ldr	r2, [sp, #24]
 800b60e:	1af6      	subs	r6, r6, r3
 800b610:	1ad3      	subs	r3, r2, r3
 800b612:	9306      	str	r3, [sp, #24]
 800b614:	9b08      	ldr	r3, [sp, #32]
 800b616:	b30b      	cbz	r3, 800b65c <_dtoa_r+0x794>
 800b618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f000 80c6 	beq.w	800b7ac <_dtoa_r+0x8e4>
 800b620:	2c00      	cmp	r4, #0
 800b622:	f000 80c0 	beq.w	800b7a6 <_dtoa_r+0x8de>
 800b626:	4629      	mov	r1, r5
 800b628:	4622      	mov	r2, r4
 800b62a:	4648      	mov	r0, r9
 800b62c:	f000 fcc8 	bl	800bfc0 <__pow5mult>
 800b630:	9a02      	ldr	r2, [sp, #8]
 800b632:	4601      	mov	r1, r0
 800b634:	4605      	mov	r5, r0
 800b636:	4648      	mov	r0, r9
 800b638:	f000 fc20 	bl	800be7c <__multiply>
 800b63c:	9902      	ldr	r1, [sp, #8]
 800b63e:	4680      	mov	r8, r0
 800b640:	4648      	mov	r0, r9
 800b642:	f000 fb51 	bl	800bce8 <_Bfree>
 800b646:	9b08      	ldr	r3, [sp, #32]
 800b648:	1b1b      	subs	r3, r3, r4
 800b64a:	9308      	str	r3, [sp, #32]
 800b64c:	f000 80b1 	beq.w	800b7b2 <_dtoa_r+0x8ea>
 800b650:	9a08      	ldr	r2, [sp, #32]
 800b652:	4641      	mov	r1, r8
 800b654:	4648      	mov	r0, r9
 800b656:	f000 fcb3 	bl	800bfc0 <__pow5mult>
 800b65a:	9002      	str	r0, [sp, #8]
 800b65c:	2101      	movs	r1, #1
 800b65e:	4648      	mov	r0, r9
 800b660:	f000 fbf6 	bl	800be50 <__i2b>
 800b664:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b666:	4604      	mov	r4, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	f000 81d8 	beq.w	800ba1e <_dtoa_r+0xb56>
 800b66e:	461a      	mov	r2, r3
 800b670:	4601      	mov	r1, r0
 800b672:	4648      	mov	r0, r9
 800b674:	f000 fca4 	bl	800bfc0 <__pow5mult>
 800b678:	9b07      	ldr	r3, [sp, #28]
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	4604      	mov	r4, r0
 800b67e:	f300 809f 	bgt.w	800b7c0 <_dtoa_r+0x8f8>
 800b682:	9b04      	ldr	r3, [sp, #16]
 800b684:	2b00      	cmp	r3, #0
 800b686:	f040 8097 	bne.w	800b7b8 <_dtoa_r+0x8f0>
 800b68a:	9b05      	ldr	r3, [sp, #20]
 800b68c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b690:	2b00      	cmp	r3, #0
 800b692:	f040 8093 	bne.w	800b7bc <_dtoa_r+0x8f4>
 800b696:	9b05      	ldr	r3, [sp, #20]
 800b698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b69c:	0d1b      	lsrs	r3, r3, #20
 800b69e:	051b      	lsls	r3, r3, #20
 800b6a0:	b133      	cbz	r3, 800b6b0 <_dtoa_r+0x7e8>
 800b6a2:	9b00      	ldr	r3, [sp, #0]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	9b06      	ldr	r3, [sp, #24]
 800b6aa:	3301      	adds	r3, #1
 800b6ac:	9306      	str	r3, [sp, #24]
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	9308      	str	r3, [sp, #32]
 800b6b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	f000 81b8 	beq.w	800ba2a <_dtoa_r+0xb62>
 800b6ba:	6923      	ldr	r3, [r4, #16]
 800b6bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6c0:	6918      	ldr	r0, [r3, #16]
 800b6c2:	f000 fb79 	bl	800bdb8 <__hi0bits>
 800b6c6:	f1c0 0020 	rsb	r0, r0, #32
 800b6ca:	9b06      	ldr	r3, [sp, #24]
 800b6cc:	4418      	add	r0, r3
 800b6ce:	f010 001f 	ands.w	r0, r0, #31
 800b6d2:	f000 8082 	beq.w	800b7da <_dtoa_r+0x912>
 800b6d6:	f1c0 0320 	rsb	r3, r0, #32
 800b6da:	2b04      	cmp	r3, #4
 800b6dc:	dd73      	ble.n	800b7c6 <_dtoa_r+0x8fe>
 800b6de:	9b00      	ldr	r3, [sp, #0]
 800b6e0:	f1c0 001c 	rsb	r0, r0, #28
 800b6e4:	4403      	add	r3, r0
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	9b06      	ldr	r3, [sp, #24]
 800b6ea:	4403      	add	r3, r0
 800b6ec:	4406      	add	r6, r0
 800b6ee:	9306      	str	r3, [sp, #24]
 800b6f0:	9b00      	ldr	r3, [sp, #0]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	dd05      	ble.n	800b702 <_dtoa_r+0x83a>
 800b6f6:	9902      	ldr	r1, [sp, #8]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4648      	mov	r0, r9
 800b6fc:	f000 fcba 	bl	800c074 <__lshift>
 800b700:	9002      	str	r0, [sp, #8]
 800b702:	9b06      	ldr	r3, [sp, #24]
 800b704:	2b00      	cmp	r3, #0
 800b706:	dd05      	ble.n	800b714 <_dtoa_r+0x84c>
 800b708:	4621      	mov	r1, r4
 800b70a:	461a      	mov	r2, r3
 800b70c:	4648      	mov	r0, r9
 800b70e:	f000 fcb1 	bl	800c074 <__lshift>
 800b712:	4604      	mov	r4, r0
 800b714:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b716:	2b00      	cmp	r3, #0
 800b718:	d061      	beq.n	800b7de <_dtoa_r+0x916>
 800b71a:	9802      	ldr	r0, [sp, #8]
 800b71c:	4621      	mov	r1, r4
 800b71e:	f000 fd15 	bl	800c14c <__mcmp>
 800b722:	2800      	cmp	r0, #0
 800b724:	da5b      	bge.n	800b7de <_dtoa_r+0x916>
 800b726:	2300      	movs	r3, #0
 800b728:	9902      	ldr	r1, [sp, #8]
 800b72a:	220a      	movs	r2, #10
 800b72c:	4648      	mov	r0, r9
 800b72e:	f000 fafd 	bl	800bd2c <__multadd>
 800b732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b734:	9002      	str	r0, [sp, #8]
 800b736:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	f000 8177 	beq.w	800ba2e <_dtoa_r+0xb66>
 800b740:	4629      	mov	r1, r5
 800b742:	2300      	movs	r3, #0
 800b744:	220a      	movs	r2, #10
 800b746:	4648      	mov	r0, r9
 800b748:	f000 faf0 	bl	800bd2c <__multadd>
 800b74c:	f1bb 0f00 	cmp.w	fp, #0
 800b750:	4605      	mov	r5, r0
 800b752:	dc6f      	bgt.n	800b834 <_dtoa_r+0x96c>
 800b754:	9b07      	ldr	r3, [sp, #28]
 800b756:	2b02      	cmp	r3, #2
 800b758:	dc49      	bgt.n	800b7ee <_dtoa_r+0x926>
 800b75a:	e06b      	b.n	800b834 <_dtoa_r+0x96c>
 800b75c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b75e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b762:	e73c      	b.n	800b5de <_dtoa_r+0x716>
 800b764:	3fe00000 	.word	0x3fe00000
 800b768:	40240000 	.word	0x40240000
 800b76c:	9b03      	ldr	r3, [sp, #12]
 800b76e:	1e5c      	subs	r4, r3, #1
 800b770:	9b08      	ldr	r3, [sp, #32]
 800b772:	42a3      	cmp	r3, r4
 800b774:	db09      	blt.n	800b78a <_dtoa_r+0x8c2>
 800b776:	1b1c      	subs	r4, r3, r4
 800b778:	9b03      	ldr	r3, [sp, #12]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	f6bf af30 	bge.w	800b5e0 <_dtoa_r+0x718>
 800b780:	9b00      	ldr	r3, [sp, #0]
 800b782:	9a03      	ldr	r2, [sp, #12]
 800b784:	1a9e      	subs	r6, r3, r2
 800b786:	2300      	movs	r3, #0
 800b788:	e72b      	b.n	800b5e2 <_dtoa_r+0x71a>
 800b78a:	9b08      	ldr	r3, [sp, #32]
 800b78c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b78e:	9408      	str	r4, [sp, #32]
 800b790:	1ae3      	subs	r3, r4, r3
 800b792:	441a      	add	r2, r3
 800b794:	9e00      	ldr	r6, [sp, #0]
 800b796:	9b03      	ldr	r3, [sp, #12]
 800b798:	920d      	str	r2, [sp, #52]	@ 0x34
 800b79a:	2400      	movs	r4, #0
 800b79c:	e721      	b.n	800b5e2 <_dtoa_r+0x71a>
 800b79e:	9c08      	ldr	r4, [sp, #32]
 800b7a0:	9e00      	ldr	r6, [sp, #0]
 800b7a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b7a4:	e728      	b.n	800b5f8 <_dtoa_r+0x730>
 800b7a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b7aa:	e751      	b.n	800b650 <_dtoa_r+0x788>
 800b7ac:	9a08      	ldr	r2, [sp, #32]
 800b7ae:	9902      	ldr	r1, [sp, #8]
 800b7b0:	e750      	b.n	800b654 <_dtoa_r+0x78c>
 800b7b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b7b6:	e751      	b.n	800b65c <_dtoa_r+0x794>
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	e779      	b.n	800b6b0 <_dtoa_r+0x7e8>
 800b7bc:	9b04      	ldr	r3, [sp, #16]
 800b7be:	e777      	b.n	800b6b0 <_dtoa_r+0x7e8>
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	9308      	str	r3, [sp, #32]
 800b7c4:	e779      	b.n	800b6ba <_dtoa_r+0x7f2>
 800b7c6:	d093      	beq.n	800b6f0 <_dtoa_r+0x828>
 800b7c8:	9a00      	ldr	r2, [sp, #0]
 800b7ca:	331c      	adds	r3, #28
 800b7cc:	441a      	add	r2, r3
 800b7ce:	9200      	str	r2, [sp, #0]
 800b7d0:	9a06      	ldr	r2, [sp, #24]
 800b7d2:	441a      	add	r2, r3
 800b7d4:	441e      	add	r6, r3
 800b7d6:	9206      	str	r2, [sp, #24]
 800b7d8:	e78a      	b.n	800b6f0 <_dtoa_r+0x828>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	e7f4      	b.n	800b7c8 <_dtoa_r+0x900>
 800b7de:	9b03      	ldr	r3, [sp, #12]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	46b8      	mov	r8, r7
 800b7e4:	dc20      	bgt.n	800b828 <_dtoa_r+0x960>
 800b7e6:	469b      	mov	fp, r3
 800b7e8:	9b07      	ldr	r3, [sp, #28]
 800b7ea:	2b02      	cmp	r3, #2
 800b7ec:	dd1e      	ble.n	800b82c <_dtoa_r+0x964>
 800b7ee:	f1bb 0f00 	cmp.w	fp, #0
 800b7f2:	f47f adb1 	bne.w	800b358 <_dtoa_r+0x490>
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	465b      	mov	r3, fp
 800b7fa:	2205      	movs	r2, #5
 800b7fc:	4648      	mov	r0, r9
 800b7fe:	f000 fa95 	bl	800bd2c <__multadd>
 800b802:	4601      	mov	r1, r0
 800b804:	4604      	mov	r4, r0
 800b806:	9802      	ldr	r0, [sp, #8]
 800b808:	f000 fca0 	bl	800c14c <__mcmp>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	f77f ada3 	ble.w	800b358 <_dtoa_r+0x490>
 800b812:	4656      	mov	r6, sl
 800b814:	2331      	movs	r3, #49	@ 0x31
 800b816:	f806 3b01 	strb.w	r3, [r6], #1
 800b81a:	f108 0801 	add.w	r8, r8, #1
 800b81e:	e59f      	b.n	800b360 <_dtoa_r+0x498>
 800b820:	9c03      	ldr	r4, [sp, #12]
 800b822:	46b8      	mov	r8, r7
 800b824:	4625      	mov	r5, r4
 800b826:	e7f4      	b.n	800b812 <_dtoa_r+0x94a>
 800b828:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b82c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b82e:	2b00      	cmp	r3, #0
 800b830:	f000 8101 	beq.w	800ba36 <_dtoa_r+0xb6e>
 800b834:	2e00      	cmp	r6, #0
 800b836:	dd05      	ble.n	800b844 <_dtoa_r+0x97c>
 800b838:	4629      	mov	r1, r5
 800b83a:	4632      	mov	r2, r6
 800b83c:	4648      	mov	r0, r9
 800b83e:	f000 fc19 	bl	800c074 <__lshift>
 800b842:	4605      	mov	r5, r0
 800b844:	9b08      	ldr	r3, [sp, #32]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d05c      	beq.n	800b904 <_dtoa_r+0xa3c>
 800b84a:	6869      	ldr	r1, [r5, #4]
 800b84c:	4648      	mov	r0, r9
 800b84e:	f000 fa0b 	bl	800bc68 <_Balloc>
 800b852:	4606      	mov	r6, r0
 800b854:	b928      	cbnz	r0, 800b862 <_dtoa_r+0x99a>
 800b856:	4b82      	ldr	r3, [pc, #520]	@ (800ba60 <_dtoa_r+0xb98>)
 800b858:	4602      	mov	r2, r0
 800b85a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b85e:	f7ff bb4a 	b.w	800aef6 <_dtoa_r+0x2e>
 800b862:	692a      	ldr	r2, [r5, #16]
 800b864:	3202      	adds	r2, #2
 800b866:	0092      	lsls	r2, r2, #2
 800b868:	f105 010c 	add.w	r1, r5, #12
 800b86c:	300c      	adds	r0, #12
 800b86e:	f000 ffa3 	bl	800c7b8 <memcpy>
 800b872:	2201      	movs	r2, #1
 800b874:	4631      	mov	r1, r6
 800b876:	4648      	mov	r0, r9
 800b878:	f000 fbfc 	bl	800c074 <__lshift>
 800b87c:	f10a 0301 	add.w	r3, sl, #1
 800b880:	9300      	str	r3, [sp, #0]
 800b882:	eb0a 030b 	add.w	r3, sl, fp
 800b886:	9308      	str	r3, [sp, #32]
 800b888:	9b04      	ldr	r3, [sp, #16]
 800b88a:	f003 0301 	and.w	r3, r3, #1
 800b88e:	462f      	mov	r7, r5
 800b890:	9306      	str	r3, [sp, #24]
 800b892:	4605      	mov	r5, r0
 800b894:	9b00      	ldr	r3, [sp, #0]
 800b896:	9802      	ldr	r0, [sp, #8]
 800b898:	4621      	mov	r1, r4
 800b89a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b89e:	f7ff fa8a 	bl	800adb6 <quorem>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	3330      	adds	r3, #48	@ 0x30
 800b8a6:	9003      	str	r0, [sp, #12]
 800b8a8:	4639      	mov	r1, r7
 800b8aa:	9802      	ldr	r0, [sp, #8]
 800b8ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8ae:	f000 fc4d 	bl	800c14c <__mcmp>
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	9004      	str	r0, [sp, #16]
 800b8b6:	4621      	mov	r1, r4
 800b8b8:	4648      	mov	r0, r9
 800b8ba:	f000 fc63 	bl	800c184 <__mdiff>
 800b8be:	68c2      	ldr	r2, [r0, #12]
 800b8c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8c2:	4606      	mov	r6, r0
 800b8c4:	bb02      	cbnz	r2, 800b908 <_dtoa_r+0xa40>
 800b8c6:	4601      	mov	r1, r0
 800b8c8:	9802      	ldr	r0, [sp, #8]
 800b8ca:	f000 fc3f 	bl	800c14c <__mcmp>
 800b8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4648      	mov	r0, r9
 800b8d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b8d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8da:	f000 fa05 	bl	800bce8 <_Bfree>
 800b8de:	9b07      	ldr	r3, [sp, #28]
 800b8e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b8e2:	9e00      	ldr	r6, [sp, #0]
 800b8e4:	ea42 0103 	orr.w	r1, r2, r3
 800b8e8:	9b06      	ldr	r3, [sp, #24]
 800b8ea:	4319      	orrs	r1, r3
 800b8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8ee:	d10d      	bne.n	800b90c <_dtoa_r+0xa44>
 800b8f0:	2b39      	cmp	r3, #57	@ 0x39
 800b8f2:	d027      	beq.n	800b944 <_dtoa_r+0xa7c>
 800b8f4:	9a04      	ldr	r2, [sp, #16]
 800b8f6:	2a00      	cmp	r2, #0
 800b8f8:	dd01      	ble.n	800b8fe <_dtoa_r+0xa36>
 800b8fa:	9b03      	ldr	r3, [sp, #12]
 800b8fc:	3331      	adds	r3, #49	@ 0x31
 800b8fe:	f88b 3000 	strb.w	r3, [fp]
 800b902:	e52e      	b.n	800b362 <_dtoa_r+0x49a>
 800b904:	4628      	mov	r0, r5
 800b906:	e7b9      	b.n	800b87c <_dtoa_r+0x9b4>
 800b908:	2201      	movs	r2, #1
 800b90a:	e7e2      	b.n	800b8d2 <_dtoa_r+0xa0a>
 800b90c:	9904      	ldr	r1, [sp, #16]
 800b90e:	2900      	cmp	r1, #0
 800b910:	db04      	blt.n	800b91c <_dtoa_r+0xa54>
 800b912:	9807      	ldr	r0, [sp, #28]
 800b914:	4301      	orrs	r1, r0
 800b916:	9806      	ldr	r0, [sp, #24]
 800b918:	4301      	orrs	r1, r0
 800b91a:	d120      	bne.n	800b95e <_dtoa_r+0xa96>
 800b91c:	2a00      	cmp	r2, #0
 800b91e:	ddee      	ble.n	800b8fe <_dtoa_r+0xa36>
 800b920:	9902      	ldr	r1, [sp, #8]
 800b922:	9300      	str	r3, [sp, #0]
 800b924:	2201      	movs	r2, #1
 800b926:	4648      	mov	r0, r9
 800b928:	f000 fba4 	bl	800c074 <__lshift>
 800b92c:	4621      	mov	r1, r4
 800b92e:	9002      	str	r0, [sp, #8]
 800b930:	f000 fc0c 	bl	800c14c <__mcmp>
 800b934:	2800      	cmp	r0, #0
 800b936:	9b00      	ldr	r3, [sp, #0]
 800b938:	dc02      	bgt.n	800b940 <_dtoa_r+0xa78>
 800b93a:	d1e0      	bne.n	800b8fe <_dtoa_r+0xa36>
 800b93c:	07da      	lsls	r2, r3, #31
 800b93e:	d5de      	bpl.n	800b8fe <_dtoa_r+0xa36>
 800b940:	2b39      	cmp	r3, #57	@ 0x39
 800b942:	d1da      	bne.n	800b8fa <_dtoa_r+0xa32>
 800b944:	2339      	movs	r3, #57	@ 0x39
 800b946:	f88b 3000 	strb.w	r3, [fp]
 800b94a:	4633      	mov	r3, r6
 800b94c:	461e      	mov	r6, r3
 800b94e:	3b01      	subs	r3, #1
 800b950:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b954:	2a39      	cmp	r2, #57	@ 0x39
 800b956:	d04e      	beq.n	800b9f6 <_dtoa_r+0xb2e>
 800b958:	3201      	adds	r2, #1
 800b95a:	701a      	strb	r2, [r3, #0]
 800b95c:	e501      	b.n	800b362 <_dtoa_r+0x49a>
 800b95e:	2a00      	cmp	r2, #0
 800b960:	dd03      	ble.n	800b96a <_dtoa_r+0xaa2>
 800b962:	2b39      	cmp	r3, #57	@ 0x39
 800b964:	d0ee      	beq.n	800b944 <_dtoa_r+0xa7c>
 800b966:	3301      	adds	r3, #1
 800b968:	e7c9      	b.n	800b8fe <_dtoa_r+0xa36>
 800b96a:	9a00      	ldr	r2, [sp, #0]
 800b96c:	9908      	ldr	r1, [sp, #32]
 800b96e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b972:	428a      	cmp	r2, r1
 800b974:	d028      	beq.n	800b9c8 <_dtoa_r+0xb00>
 800b976:	9902      	ldr	r1, [sp, #8]
 800b978:	2300      	movs	r3, #0
 800b97a:	220a      	movs	r2, #10
 800b97c:	4648      	mov	r0, r9
 800b97e:	f000 f9d5 	bl	800bd2c <__multadd>
 800b982:	42af      	cmp	r7, r5
 800b984:	9002      	str	r0, [sp, #8]
 800b986:	f04f 0300 	mov.w	r3, #0
 800b98a:	f04f 020a 	mov.w	r2, #10
 800b98e:	4639      	mov	r1, r7
 800b990:	4648      	mov	r0, r9
 800b992:	d107      	bne.n	800b9a4 <_dtoa_r+0xadc>
 800b994:	f000 f9ca 	bl	800bd2c <__multadd>
 800b998:	4607      	mov	r7, r0
 800b99a:	4605      	mov	r5, r0
 800b99c:	9b00      	ldr	r3, [sp, #0]
 800b99e:	3301      	adds	r3, #1
 800b9a0:	9300      	str	r3, [sp, #0]
 800b9a2:	e777      	b.n	800b894 <_dtoa_r+0x9cc>
 800b9a4:	f000 f9c2 	bl	800bd2c <__multadd>
 800b9a8:	4629      	mov	r1, r5
 800b9aa:	4607      	mov	r7, r0
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	220a      	movs	r2, #10
 800b9b0:	4648      	mov	r0, r9
 800b9b2:	f000 f9bb 	bl	800bd2c <__multadd>
 800b9b6:	4605      	mov	r5, r0
 800b9b8:	e7f0      	b.n	800b99c <_dtoa_r+0xad4>
 800b9ba:	f1bb 0f00 	cmp.w	fp, #0
 800b9be:	bfcc      	ite	gt
 800b9c0:	465e      	movgt	r6, fp
 800b9c2:	2601      	movle	r6, #1
 800b9c4:	4456      	add	r6, sl
 800b9c6:	2700      	movs	r7, #0
 800b9c8:	9902      	ldr	r1, [sp, #8]
 800b9ca:	9300      	str	r3, [sp, #0]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	4648      	mov	r0, r9
 800b9d0:	f000 fb50 	bl	800c074 <__lshift>
 800b9d4:	4621      	mov	r1, r4
 800b9d6:	9002      	str	r0, [sp, #8]
 800b9d8:	f000 fbb8 	bl	800c14c <__mcmp>
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	dcb4      	bgt.n	800b94a <_dtoa_r+0xa82>
 800b9e0:	d102      	bne.n	800b9e8 <_dtoa_r+0xb20>
 800b9e2:	9b00      	ldr	r3, [sp, #0]
 800b9e4:	07db      	lsls	r3, r3, #31
 800b9e6:	d4b0      	bmi.n	800b94a <_dtoa_r+0xa82>
 800b9e8:	4633      	mov	r3, r6
 800b9ea:	461e      	mov	r6, r3
 800b9ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9f0:	2a30      	cmp	r2, #48	@ 0x30
 800b9f2:	d0fa      	beq.n	800b9ea <_dtoa_r+0xb22>
 800b9f4:	e4b5      	b.n	800b362 <_dtoa_r+0x49a>
 800b9f6:	459a      	cmp	sl, r3
 800b9f8:	d1a8      	bne.n	800b94c <_dtoa_r+0xa84>
 800b9fa:	2331      	movs	r3, #49	@ 0x31
 800b9fc:	f108 0801 	add.w	r8, r8, #1
 800ba00:	f88a 3000 	strb.w	r3, [sl]
 800ba04:	e4ad      	b.n	800b362 <_dtoa_r+0x49a>
 800ba06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ba64 <_dtoa_r+0xb9c>
 800ba0c:	b11b      	cbz	r3, 800ba16 <_dtoa_r+0xb4e>
 800ba0e:	f10a 0308 	add.w	r3, sl, #8
 800ba12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ba14:	6013      	str	r3, [r2, #0]
 800ba16:	4650      	mov	r0, sl
 800ba18:	b017      	add	sp, #92	@ 0x5c
 800ba1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	f77f ae2e 	ble.w	800b682 <_dtoa_r+0x7ba>
 800ba26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba28:	9308      	str	r3, [sp, #32]
 800ba2a:	2001      	movs	r0, #1
 800ba2c:	e64d      	b.n	800b6ca <_dtoa_r+0x802>
 800ba2e:	f1bb 0f00 	cmp.w	fp, #0
 800ba32:	f77f aed9 	ble.w	800b7e8 <_dtoa_r+0x920>
 800ba36:	4656      	mov	r6, sl
 800ba38:	9802      	ldr	r0, [sp, #8]
 800ba3a:	4621      	mov	r1, r4
 800ba3c:	f7ff f9bb 	bl	800adb6 <quorem>
 800ba40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ba44:	f806 3b01 	strb.w	r3, [r6], #1
 800ba48:	eba6 020a 	sub.w	r2, r6, sl
 800ba4c:	4593      	cmp	fp, r2
 800ba4e:	ddb4      	ble.n	800b9ba <_dtoa_r+0xaf2>
 800ba50:	9902      	ldr	r1, [sp, #8]
 800ba52:	2300      	movs	r3, #0
 800ba54:	220a      	movs	r2, #10
 800ba56:	4648      	mov	r0, r9
 800ba58:	f000 f968 	bl	800bd2c <__multadd>
 800ba5c:	9002      	str	r0, [sp, #8]
 800ba5e:	e7eb      	b.n	800ba38 <_dtoa_r+0xb70>
 800ba60:	0800cfb4 	.word	0x0800cfb4
 800ba64:	0800cf38 	.word	0x0800cf38

0800ba68 <_free_r>:
 800ba68:	b538      	push	{r3, r4, r5, lr}
 800ba6a:	4605      	mov	r5, r0
 800ba6c:	2900      	cmp	r1, #0
 800ba6e:	d041      	beq.n	800baf4 <_free_r+0x8c>
 800ba70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba74:	1f0c      	subs	r4, r1, #4
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	bfb8      	it	lt
 800ba7a:	18e4      	addlt	r4, r4, r3
 800ba7c:	f000 f8e8 	bl	800bc50 <__malloc_lock>
 800ba80:	4a1d      	ldr	r2, [pc, #116]	@ (800baf8 <_free_r+0x90>)
 800ba82:	6813      	ldr	r3, [r2, #0]
 800ba84:	b933      	cbnz	r3, 800ba94 <_free_r+0x2c>
 800ba86:	6063      	str	r3, [r4, #4]
 800ba88:	6014      	str	r4, [r2, #0]
 800ba8a:	4628      	mov	r0, r5
 800ba8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba90:	f000 b8e4 	b.w	800bc5c <__malloc_unlock>
 800ba94:	42a3      	cmp	r3, r4
 800ba96:	d908      	bls.n	800baaa <_free_r+0x42>
 800ba98:	6820      	ldr	r0, [r4, #0]
 800ba9a:	1821      	adds	r1, r4, r0
 800ba9c:	428b      	cmp	r3, r1
 800ba9e:	bf01      	itttt	eq
 800baa0:	6819      	ldreq	r1, [r3, #0]
 800baa2:	685b      	ldreq	r3, [r3, #4]
 800baa4:	1809      	addeq	r1, r1, r0
 800baa6:	6021      	streq	r1, [r4, #0]
 800baa8:	e7ed      	b.n	800ba86 <_free_r+0x1e>
 800baaa:	461a      	mov	r2, r3
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	b10b      	cbz	r3, 800bab4 <_free_r+0x4c>
 800bab0:	42a3      	cmp	r3, r4
 800bab2:	d9fa      	bls.n	800baaa <_free_r+0x42>
 800bab4:	6811      	ldr	r1, [r2, #0]
 800bab6:	1850      	adds	r0, r2, r1
 800bab8:	42a0      	cmp	r0, r4
 800baba:	d10b      	bne.n	800bad4 <_free_r+0x6c>
 800babc:	6820      	ldr	r0, [r4, #0]
 800babe:	4401      	add	r1, r0
 800bac0:	1850      	adds	r0, r2, r1
 800bac2:	4283      	cmp	r3, r0
 800bac4:	6011      	str	r1, [r2, #0]
 800bac6:	d1e0      	bne.n	800ba8a <_free_r+0x22>
 800bac8:	6818      	ldr	r0, [r3, #0]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	6053      	str	r3, [r2, #4]
 800bace:	4408      	add	r0, r1
 800bad0:	6010      	str	r0, [r2, #0]
 800bad2:	e7da      	b.n	800ba8a <_free_r+0x22>
 800bad4:	d902      	bls.n	800badc <_free_r+0x74>
 800bad6:	230c      	movs	r3, #12
 800bad8:	602b      	str	r3, [r5, #0]
 800bada:	e7d6      	b.n	800ba8a <_free_r+0x22>
 800badc:	6820      	ldr	r0, [r4, #0]
 800bade:	1821      	adds	r1, r4, r0
 800bae0:	428b      	cmp	r3, r1
 800bae2:	bf04      	itt	eq
 800bae4:	6819      	ldreq	r1, [r3, #0]
 800bae6:	685b      	ldreq	r3, [r3, #4]
 800bae8:	6063      	str	r3, [r4, #4]
 800baea:	bf04      	itt	eq
 800baec:	1809      	addeq	r1, r1, r0
 800baee:	6021      	streq	r1, [r4, #0]
 800baf0:	6054      	str	r4, [r2, #4]
 800baf2:	e7ca      	b.n	800ba8a <_free_r+0x22>
 800baf4:	bd38      	pop	{r3, r4, r5, pc}
 800baf6:	bf00      	nop
 800baf8:	200021a0 	.word	0x200021a0

0800bafc <malloc>:
 800bafc:	4b02      	ldr	r3, [pc, #8]	@ (800bb08 <malloc+0xc>)
 800bafe:	4601      	mov	r1, r0
 800bb00:	6818      	ldr	r0, [r3, #0]
 800bb02:	f000 b825 	b.w	800bb50 <_malloc_r>
 800bb06:	bf00      	nop
 800bb08:	20000110 	.word	0x20000110

0800bb0c <sbrk_aligned>:
 800bb0c:	b570      	push	{r4, r5, r6, lr}
 800bb0e:	4e0f      	ldr	r6, [pc, #60]	@ (800bb4c <sbrk_aligned+0x40>)
 800bb10:	460c      	mov	r4, r1
 800bb12:	6831      	ldr	r1, [r6, #0]
 800bb14:	4605      	mov	r5, r0
 800bb16:	b911      	cbnz	r1, 800bb1e <sbrk_aligned+0x12>
 800bb18:	f000 fe3e 	bl	800c798 <_sbrk_r>
 800bb1c:	6030      	str	r0, [r6, #0]
 800bb1e:	4621      	mov	r1, r4
 800bb20:	4628      	mov	r0, r5
 800bb22:	f000 fe39 	bl	800c798 <_sbrk_r>
 800bb26:	1c43      	adds	r3, r0, #1
 800bb28:	d103      	bne.n	800bb32 <sbrk_aligned+0x26>
 800bb2a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bb2e:	4620      	mov	r0, r4
 800bb30:	bd70      	pop	{r4, r5, r6, pc}
 800bb32:	1cc4      	adds	r4, r0, #3
 800bb34:	f024 0403 	bic.w	r4, r4, #3
 800bb38:	42a0      	cmp	r0, r4
 800bb3a:	d0f8      	beq.n	800bb2e <sbrk_aligned+0x22>
 800bb3c:	1a21      	subs	r1, r4, r0
 800bb3e:	4628      	mov	r0, r5
 800bb40:	f000 fe2a 	bl	800c798 <_sbrk_r>
 800bb44:	3001      	adds	r0, #1
 800bb46:	d1f2      	bne.n	800bb2e <sbrk_aligned+0x22>
 800bb48:	e7ef      	b.n	800bb2a <sbrk_aligned+0x1e>
 800bb4a:	bf00      	nop
 800bb4c:	2000219c 	.word	0x2000219c

0800bb50 <_malloc_r>:
 800bb50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb54:	1ccd      	adds	r5, r1, #3
 800bb56:	f025 0503 	bic.w	r5, r5, #3
 800bb5a:	3508      	adds	r5, #8
 800bb5c:	2d0c      	cmp	r5, #12
 800bb5e:	bf38      	it	cc
 800bb60:	250c      	movcc	r5, #12
 800bb62:	2d00      	cmp	r5, #0
 800bb64:	4606      	mov	r6, r0
 800bb66:	db01      	blt.n	800bb6c <_malloc_r+0x1c>
 800bb68:	42a9      	cmp	r1, r5
 800bb6a:	d904      	bls.n	800bb76 <_malloc_r+0x26>
 800bb6c:	230c      	movs	r3, #12
 800bb6e:	6033      	str	r3, [r6, #0]
 800bb70:	2000      	movs	r0, #0
 800bb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc4c <_malloc_r+0xfc>
 800bb7a:	f000 f869 	bl	800bc50 <__malloc_lock>
 800bb7e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb82:	461c      	mov	r4, r3
 800bb84:	bb44      	cbnz	r4, 800bbd8 <_malloc_r+0x88>
 800bb86:	4629      	mov	r1, r5
 800bb88:	4630      	mov	r0, r6
 800bb8a:	f7ff ffbf 	bl	800bb0c <sbrk_aligned>
 800bb8e:	1c43      	adds	r3, r0, #1
 800bb90:	4604      	mov	r4, r0
 800bb92:	d158      	bne.n	800bc46 <_malloc_r+0xf6>
 800bb94:	f8d8 4000 	ldr.w	r4, [r8]
 800bb98:	4627      	mov	r7, r4
 800bb9a:	2f00      	cmp	r7, #0
 800bb9c:	d143      	bne.n	800bc26 <_malloc_r+0xd6>
 800bb9e:	2c00      	cmp	r4, #0
 800bba0:	d04b      	beq.n	800bc3a <_malloc_r+0xea>
 800bba2:	6823      	ldr	r3, [r4, #0]
 800bba4:	4639      	mov	r1, r7
 800bba6:	4630      	mov	r0, r6
 800bba8:	eb04 0903 	add.w	r9, r4, r3
 800bbac:	f000 fdf4 	bl	800c798 <_sbrk_r>
 800bbb0:	4581      	cmp	r9, r0
 800bbb2:	d142      	bne.n	800bc3a <_malloc_r+0xea>
 800bbb4:	6821      	ldr	r1, [r4, #0]
 800bbb6:	1a6d      	subs	r5, r5, r1
 800bbb8:	4629      	mov	r1, r5
 800bbba:	4630      	mov	r0, r6
 800bbbc:	f7ff ffa6 	bl	800bb0c <sbrk_aligned>
 800bbc0:	3001      	adds	r0, #1
 800bbc2:	d03a      	beq.n	800bc3a <_malloc_r+0xea>
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	442b      	add	r3, r5
 800bbc8:	6023      	str	r3, [r4, #0]
 800bbca:	f8d8 3000 	ldr.w	r3, [r8]
 800bbce:	685a      	ldr	r2, [r3, #4]
 800bbd0:	bb62      	cbnz	r2, 800bc2c <_malloc_r+0xdc>
 800bbd2:	f8c8 7000 	str.w	r7, [r8]
 800bbd6:	e00f      	b.n	800bbf8 <_malloc_r+0xa8>
 800bbd8:	6822      	ldr	r2, [r4, #0]
 800bbda:	1b52      	subs	r2, r2, r5
 800bbdc:	d420      	bmi.n	800bc20 <_malloc_r+0xd0>
 800bbde:	2a0b      	cmp	r2, #11
 800bbe0:	d917      	bls.n	800bc12 <_malloc_r+0xc2>
 800bbe2:	1961      	adds	r1, r4, r5
 800bbe4:	42a3      	cmp	r3, r4
 800bbe6:	6025      	str	r5, [r4, #0]
 800bbe8:	bf18      	it	ne
 800bbea:	6059      	strne	r1, [r3, #4]
 800bbec:	6863      	ldr	r3, [r4, #4]
 800bbee:	bf08      	it	eq
 800bbf0:	f8c8 1000 	streq.w	r1, [r8]
 800bbf4:	5162      	str	r2, [r4, r5]
 800bbf6:	604b      	str	r3, [r1, #4]
 800bbf8:	4630      	mov	r0, r6
 800bbfa:	f000 f82f 	bl	800bc5c <__malloc_unlock>
 800bbfe:	f104 000b 	add.w	r0, r4, #11
 800bc02:	1d23      	adds	r3, r4, #4
 800bc04:	f020 0007 	bic.w	r0, r0, #7
 800bc08:	1ac2      	subs	r2, r0, r3
 800bc0a:	bf1c      	itt	ne
 800bc0c:	1a1b      	subne	r3, r3, r0
 800bc0e:	50a3      	strne	r3, [r4, r2]
 800bc10:	e7af      	b.n	800bb72 <_malloc_r+0x22>
 800bc12:	6862      	ldr	r2, [r4, #4]
 800bc14:	42a3      	cmp	r3, r4
 800bc16:	bf0c      	ite	eq
 800bc18:	f8c8 2000 	streq.w	r2, [r8]
 800bc1c:	605a      	strne	r2, [r3, #4]
 800bc1e:	e7eb      	b.n	800bbf8 <_malloc_r+0xa8>
 800bc20:	4623      	mov	r3, r4
 800bc22:	6864      	ldr	r4, [r4, #4]
 800bc24:	e7ae      	b.n	800bb84 <_malloc_r+0x34>
 800bc26:	463c      	mov	r4, r7
 800bc28:	687f      	ldr	r7, [r7, #4]
 800bc2a:	e7b6      	b.n	800bb9a <_malloc_r+0x4a>
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	42a3      	cmp	r3, r4
 800bc32:	d1fb      	bne.n	800bc2c <_malloc_r+0xdc>
 800bc34:	2300      	movs	r3, #0
 800bc36:	6053      	str	r3, [r2, #4]
 800bc38:	e7de      	b.n	800bbf8 <_malloc_r+0xa8>
 800bc3a:	230c      	movs	r3, #12
 800bc3c:	6033      	str	r3, [r6, #0]
 800bc3e:	4630      	mov	r0, r6
 800bc40:	f000 f80c 	bl	800bc5c <__malloc_unlock>
 800bc44:	e794      	b.n	800bb70 <_malloc_r+0x20>
 800bc46:	6005      	str	r5, [r0, #0]
 800bc48:	e7d6      	b.n	800bbf8 <_malloc_r+0xa8>
 800bc4a:	bf00      	nop
 800bc4c:	200021a0 	.word	0x200021a0

0800bc50 <__malloc_lock>:
 800bc50:	4801      	ldr	r0, [pc, #4]	@ (800bc58 <__malloc_lock+0x8>)
 800bc52:	f7ff b8ae 	b.w	800adb2 <__retarget_lock_acquire_recursive>
 800bc56:	bf00      	nop
 800bc58:	20002198 	.word	0x20002198

0800bc5c <__malloc_unlock>:
 800bc5c:	4801      	ldr	r0, [pc, #4]	@ (800bc64 <__malloc_unlock+0x8>)
 800bc5e:	f7ff b8a9 	b.w	800adb4 <__retarget_lock_release_recursive>
 800bc62:	bf00      	nop
 800bc64:	20002198 	.word	0x20002198

0800bc68 <_Balloc>:
 800bc68:	b570      	push	{r4, r5, r6, lr}
 800bc6a:	69c6      	ldr	r6, [r0, #28]
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	460d      	mov	r5, r1
 800bc70:	b976      	cbnz	r6, 800bc90 <_Balloc+0x28>
 800bc72:	2010      	movs	r0, #16
 800bc74:	f7ff ff42 	bl	800bafc <malloc>
 800bc78:	4602      	mov	r2, r0
 800bc7a:	61e0      	str	r0, [r4, #28]
 800bc7c:	b920      	cbnz	r0, 800bc88 <_Balloc+0x20>
 800bc7e:	4b18      	ldr	r3, [pc, #96]	@ (800bce0 <_Balloc+0x78>)
 800bc80:	4818      	ldr	r0, [pc, #96]	@ (800bce4 <_Balloc+0x7c>)
 800bc82:	216b      	movs	r1, #107	@ 0x6b
 800bc84:	f000 fda6 	bl	800c7d4 <__assert_func>
 800bc88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc8c:	6006      	str	r6, [r0, #0]
 800bc8e:	60c6      	str	r6, [r0, #12]
 800bc90:	69e6      	ldr	r6, [r4, #28]
 800bc92:	68f3      	ldr	r3, [r6, #12]
 800bc94:	b183      	cbz	r3, 800bcb8 <_Balloc+0x50>
 800bc96:	69e3      	ldr	r3, [r4, #28]
 800bc98:	68db      	ldr	r3, [r3, #12]
 800bc9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc9e:	b9b8      	cbnz	r0, 800bcd0 <_Balloc+0x68>
 800bca0:	2101      	movs	r1, #1
 800bca2:	fa01 f605 	lsl.w	r6, r1, r5
 800bca6:	1d72      	adds	r2, r6, #5
 800bca8:	0092      	lsls	r2, r2, #2
 800bcaa:	4620      	mov	r0, r4
 800bcac:	f000 fdb0 	bl	800c810 <_calloc_r>
 800bcb0:	b160      	cbz	r0, 800bccc <_Balloc+0x64>
 800bcb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bcb6:	e00e      	b.n	800bcd6 <_Balloc+0x6e>
 800bcb8:	2221      	movs	r2, #33	@ 0x21
 800bcba:	2104      	movs	r1, #4
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f000 fda7 	bl	800c810 <_calloc_r>
 800bcc2:	69e3      	ldr	r3, [r4, #28]
 800bcc4:	60f0      	str	r0, [r6, #12]
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d1e4      	bne.n	800bc96 <_Balloc+0x2e>
 800bccc:	2000      	movs	r0, #0
 800bcce:	bd70      	pop	{r4, r5, r6, pc}
 800bcd0:	6802      	ldr	r2, [r0, #0]
 800bcd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bcdc:	e7f7      	b.n	800bcce <_Balloc+0x66>
 800bcde:	bf00      	nop
 800bce0:	0800cf45 	.word	0x0800cf45
 800bce4:	0800cfc5 	.word	0x0800cfc5

0800bce8 <_Bfree>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	69c6      	ldr	r6, [r0, #28]
 800bcec:	4605      	mov	r5, r0
 800bcee:	460c      	mov	r4, r1
 800bcf0:	b976      	cbnz	r6, 800bd10 <_Bfree+0x28>
 800bcf2:	2010      	movs	r0, #16
 800bcf4:	f7ff ff02 	bl	800bafc <malloc>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	61e8      	str	r0, [r5, #28]
 800bcfc:	b920      	cbnz	r0, 800bd08 <_Bfree+0x20>
 800bcfe:	4b09      	ldr	r3, [pc, #36]	@ (800bd24 <_Bfree+0x3c>)
 800bd00:	4809      	ldr	r0, [pc, #36]	@ (800bd28 <_Bfree+0x40>)
 800bd02:	218f      	movs	r1, #143	@ 0x8f
 800bd04:	f000 fd66 	bl	800c7d4 <__assert_func>
 800bd08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd0c:	6006      	str	r6, [r0, #0]
 800bd0e:	60c6      	str	r6, [r0, #12]
 800bd10:	b13c      	cbz	r4, 800bd22 <_Bfree+0x3a>
 800bd12:	69eb      	ldr	r3, [r5, #28]
 800bd14:	6862      	ldr	r2, [r4, #4]
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd1c:	6021      	str	r1, [r4, #0]
 800bd1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd22:	bd70      	pop	{r4, r5, r6, pc}
 800bd24:	0800cf45 	.word	0x0800cf45
 800bd28:	0800cfc5 	.word	0x0800cfc5

0800bd2c <__multadd>:
 800bd2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd30:	690d      	ldr	r5, [r1, #16]
 800bd32:	4607      	mov	r7, r0
 800bd34:	460c      	mov	r4, r1
 800bd36:	461e      	mov	r6, r3
 800bd38:	f101 0c14 	add.w	ip, r1, #20
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	f8dc 3000 	ldr.w	r3, [ip]
 800bd42:	b299      	uxth	r1, r3
 800bd44:	fb02 6101 	mla	r1, r2, r1, r6
 800bd48:	0c1e      	lsrs	r6, r3, #16
 800bd4a:	0c0b      	lsrs	r3, r1, #16
 800bd4c:	fb02 3306 	mla	r3, r2, r6, r3
 800bd50:	b289      	uxth	r1, r1
 800bd52:	3001      	adds	r0, #1
 800bd54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd58:	4285      	cmp	r5, r0
 800bd5a:	f84c 1b04 	str.w	r1, [ip], #4
 800bd5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd62:	dcec      	bgt.n	800bd3e <__multadd+0x12>
 800bd64:	b30e      	cbz	r6, 800bdaa <__multadd+0x7e>
 800bd66:	68a3      	ldr	r3, [r4, #8]
 800bd68:	42ab      	cmp	r3, r5
 800bd6a:	dc19      	bgt.n	800bda0 <__multadd+0x74>
 800bd6c:	6861      	ldr	r1, [r4, #4]
 800bd6e:	4638      	mov	r0, r7
 800bd70:	3101      	adds	r1, #1
 800bd72:	f7ff ff79 	bl	800bc68 <_Balloc>
 800bd76:	4680      	mov	r8, r0
 800bd78:	b928      	cbnz	r0, 800bd86 <__multadd+0x5a>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	4b0c      	ldr	r3, [pc, #48]	@ (800bdb0 <__multadd+0x84>)
 800bd7e:	480d      	ldr	r0, [pc, #52]	@ (800bdb4 <__multadd+0x88>)
 800bd80:	21ba      	movs	r1, #186	@ 0xba
 800bd82:	f000 fd27 	bl	800c7d4 <__assert_func>
 800bd86:	6922      	ldr	r2, [r4, #16]
 800bd88:	3202      	adds	r2, #2
 800bd8a:	f104 010c 	add.w	r1, r4, #12
 800bd8e:	0092      	lsls	r2, r2, #2
 800bd90:	300c      	adds	r0, #12
 800bd92:	f000 fd11 	bl	800c7b8 <memcpy>
 800bd96:	4621      	mov	r1, r4
 800bd98:	4638      	mov	r0, r7
 800bd9a:	f7ff ffa5 	bl	800bce8 <_Bfree>
 800bd9e:	4644      	mov	r4, r8
 800bda0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bda4:	3501      	adds	r5, #1
 800bda6:	615e      	str	r6, [r3, #20]
 800bda8:	6125      	str	r5, [r4, #16]
 800bdaa:	4620      	mov	r0, r4
 800bdac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdb0:	0800cfb4 	.word	0x0800cfb4
 800bdb4:	0800cfc5 	.word	0x0800cfc5

0800bdb8 <__hi0bits>:
 800bdb8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	bf36      	itet	cc
 800bdc0:	0403      	lslcc	r3, r0, #16
 800bdc2:	2000      	movcs	r0, #0
 800bdc4:	2010      	movcc	r0, #16
 800bdc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bdca:	bf3c      	itt	cc
 800bdcc:	021b      	lslcc	r3, r3, #8
 800bdce:	3008      	addcc	r0, #8
 800bdd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdd4:	bf3c      	itt	cc
 800bdd6:	011b      	lslcc	r3, r3, #4
 800bdd8:	3004      	addcc	r0, #4
 800bdda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdde:	bf3c      	itt	cc
 800bde0:	009b      	lslcc	r3, r3, #2
 800bde2:	3002      	addcc	r0, #2
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	db05      	blt.n	800bdf4 <__hi0bits+0x3c>
 800bde8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bdec:	f100 0001 	add.w	r0, r0, #1
 800bdf0:	bf08      	it	eq
 800bdf2:	2020      	moveq	r0, #32
 800bdf4:	4770      	bx	lr

0800bdf6 <__lo0bits>:
 800bdf6:	6803      	ldr	r3, [r0, #0]
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	f013 0007 	ands.w	r0, r3, #7
 800bdfe:	d00b      	beq.n	800be18 <__lo0bits+0x22>
 800be00:	07d9      	lsls	r1, r3, #31
 800be02:	d421      	bmi.n	800be48 <__lo0bits+0x52>
 800be04:	0798      	lsls	r0, r3, #30
 800be06:	bf49      	itett	mi
 800be08:	085b      	lsrmi	r3, r3, #1
 800be0a:	089b      	lsrpl	r3, r3, #2
 800be0c:	2001      	movmi	r0, #1
 800be0e:	6013      	strmi	r3, [r2, #0]
 800be10:	bf5c      	itt	pl
 800be12:	6013      	strpl	r3, [r2, #0]
 800be14:	2002      	movpl	r0, #2
 800be16:	4770      	bx	lr
 800be18:	b299      	uxth	r1, r3
 800be1a:	b909      	cbnz	r1, 800be20 <__lo0bits+0x2a>
 800be1c:	0c1b      	lsrs	r3, r3, #16
 800be1e:	2010      	movs	r0, #16
 800be20:	b2d9      	uxtb	r1, r3
 800be22:	b909      	cbnz	r1, 800be28 <__lo0bits+0x32>
 800be24:	3008      	adds	r0, #8
 800be26:	0a1b      	lsrs	r3, r3, #8
 800be28:	0719      	lsls	r1, r3, #28
 800be2a:	bf04      	itt	eq
 800be2c:	091b      	lsreq	r3, r3, #4
 800be2e:	3004      	addeq	r0, #4
 800be30:	0799      	lsls	r1, r3, #30
 800be32:	bf04      	itt	eq
 800be34:	089b      	lsreq	r3, r3, #2
 800be36:	3002      	addeq	r0, #2
 800be38:	07d9      	lsls	r1, r3, #31
 800be3a:	d403      	bmi.n	800be44 <__lo0bits+0x4e>
 800be3c:	085b      	lsrs	r3, r3, #1
 800be3e:	f100 0001 	add.w	r0, r0, #1
 800be42:	d003      	beq.n	800be4c <__lo0bits+0x56>
 800be44:	6013      	str	r3, [r2, #0]
 800be46:	4770      	bx	lr
 800be48:	2000      	movs	r0, #0
 800be4a:	4770      	bx	lr
 800be4c:	2020      	movs	r0, #32
 800be4e:	4770      	bx	lr

0800be50 <__i2b>:
 800be50:	b510      	push	{r4, lr}
 800be52:	460c      	mov	r4, r1
 800be54:	2101      	movs	r1, #1
 800be56:	f7ff ff07 	bl	800bc68 <_Balloc>
 800be5a:	4602      	mov	r2, r0
 800be5c:	b928      	cbnz	r0, 800be6a <__i2b+0x1a>
 800be5e:	4b05      	ldr	r3, [pc, #20]	@ (800be74 <__i2b+0x24>)
 800be60:	4805      	ldr	r0, [pc, #20]	@ (800be78 <__i2b+0x28>)
 800be62:	f240 1145 	movw	r1, #325	@ 0x145
 800be66:	f000 fcb5 	bl	800c7d4 <__assert_func>
 800be6a:	2301      	movs	r3, #1
 800be6c:	6144      	str	r4, [r0, #20]
 800be6e:	6103      	str	r3, [r0, #16]
 800be70:	bd10      	pop	{r4, pc}
 800be72:	bf00      	nop
 800be74:	0800cfb4 	.word	0x0800cfb4
 800be78:	0800cfc5 	.word	0x0800cfc5

0800be7c <__multiply>:
 800be7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be80:	4617      	mov	r7, r2
 800be82:	690a      	ldr	r2, [r1, #16]
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	429a      	cmp	r2, r3
 800be88:	bfa8      	it	ge
 800be8a:	463b      	movge	r3, r7
 800be8c:	4689      	mov	r9, r1
 800be8e:	bfa4      	itt	ge
 800be90:	460f      	movge	r7, r1
 800be92:	4699      	movge	r9, r3
 800be94:	693d      	ldr	r5, [r7, #16]
 800be96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	6879      	ldr	r1, [r7, #4]
 800be9e:	eb05 060a 	add.w	r6, r5, sl
 800bea2:	42b3      	cmp	r3, r6
 800bea4:	b085      	sub	sp, #20
 800bea6:	bfb8      	it	lt
 800bea8:	3101      	addlt	r1, #1
 800beaa:	f7ff fedd 	bl	800bc68 <_Balloc>
 800beae:	b930      	cbnz	r0, 800bebe <__multiply+0x42>
 800beb0:	4602      	mov	r2, r0
 800beb2:	4b41      	ldr	r3, [pc, #260]	@ (800bfb8 <__multiply+0x13c>)
 800beb4:	4841      	ldr	r0, [pc, #260]	@ (800bfbc <__multiply+0x140>)
 800beb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800beba:	f000 fc8b 	bl	800c7d4 <__assert_func>
 800bebe:	f100 0414 	add.w	r4, r0, #20
 800bec2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bec6:	4623      	mov	r3, r4
 800bec8:	2200      	movs	r2, #0
 800beca:	4573      	cmp	r3, lr
 800becc:	d320      	bcc.n	800bf10 <__multiply+0x94>
 800bece:	f107 0814 	add.w	r8, r7, #20
 800bed2:	f109 0114 	add.w	r1, r9, #20
 800bed6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800beda:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bede:	9302      	str	r3, [sp, #8]
 800bee0:	1beb      	subs	r3, r5, r7
 800bee2:	3b15      	subs	r3, #21
 800bee4:	f023 0303 	bic.w	r3, r3, #3
 800bee8:	3304      	adds	r3, #4
 800beea:	3715      	adds	r7, #21
 800beec:	42bd      	cmp	r5, r7
 800beee:	bf38      	it	cc
 800bef0:	2304      	movcc	r3, #4
 800bef2:	9301      	str	r3, [sp, #4]
 800bef4:	9b02      	ldr	r3, [sp, #8]
 800bef6:	9103      	str	r1, [sp, #12]
 800bef8:	428b      	cmp	r3, r1
 800befa:	d80c      	bhi.n	800bf16 <__multiply+0x9a>
 800befc:	2e00      	cmp	r6, #0
 800befe:	dd03      	ble.n	800bf08 <__multiply+0x8c>
 800bf00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d055      	beq.n	800bfb4 <__multiply+0x138>
 800bf08:	6106      	str	r6, [r0, #16]
 800bf0a:	b005      	add	sp, #20
 800bf0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf10:	f843 2b04 	str.w	r2, [r3], #4
 800bf14:	e7d9      	b.n	800beca <__multiply+0x4e>
 800bf16:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf1a:	f1ba 0f00 	cmp.w	sl, #0
 800bf1e:	d01f      	beq.n	800bf60 <__multiply+0xe4>
 800bf20:	46c4      	mov	ip, r8
 800bf22:	46a1      	mov	r9, r4
 800bf24:	2700      	movs	r7, #0
 800bf26:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bf2a:	f8d9 3000 	ldr.w	r3, [r9]
 800bf2e:	fa1f fb82 	uxth.w	fp, r2
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf38:	443b      	add	r3, r7
 800bf3a:	f8d9 7000 	ldr.w	r7, [r9]
 800bf3e:	0c12      	lsrs	r2, r2, #16
 800bf40:	0c3f      	lsrs	r7, r7, #16
 800bf42:	fb0a 7202 	mla	r2, sl, r2, r7
 800bf46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf50:	4565      	cmp	r5, ip
 800bf52:	f849 3b04 	str.w	r3, [r9], #4
 800bf56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bf5a:	d8e4      	bhi.n	800bf26 <__multiply+0xaa>
 800bf5c:	9b01      	ldr	r3, [sp, #4]
 800bf5e:	50e7      	str	r7, [r4, r3]
 800bf60:	9b03      	ldr	r3, [sp, #12]
 800bf62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf66:	3104      	adds	r1, #4
 800bf68:	f1b9 0f00 	cmp.w	r9, #0
 800bf6c:	d020      	beq.n	800bfb0 <__multiply+0x134>
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	4647      	mov	r7, r8
 800bf72:	46a4      	mov	ip, r4
 800bf74:	f04f 0a00 	mov.w	sl, #0
 800bf78:	f8b7 b000 	ldrh.w	fp, [r7]
 800bf7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bf80:	fb09 220b 	mla	r2, r9, fp, r2
 800bf84:	4452      	add	r2, sl
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf8c:	f84c 3b04 	str.w	r3, [ip], #4
 800bf90:	f857 3b04 	ldr.w	r3, [r7], #4
 800bf94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf98:	f8bc 3000 	ldrh.w	r3, [ip]
 800bf9c:	fb09 330a 	mla	r3, r9, sl, r3
 800bfa0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bfa4:	42bd      	cmp	r5, r7
 800bfa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfaa:	d8e5      	bhi.n	800bf78 <__multiply+0xfc>
 800bfac:	9a01      	ldr	r2, [sp, #4]
 800bfae:	50a3      	str	r3, [r4, r2]
 800bfb0:	3404      	adds	r4, #4
 800bfb2:	e79f      	b.n	800bef4 <__multiply+0x78>
 800bfb4:	3e01      	subs	r6, #1
 800bfb6:	e7a1      	b.n	800befc <__multiply+0x80>
 800bfb8:	0800cfb4 	.word	0x0800cfb4
 800bfbc:	0800cfc5 	.word	0x0800cfc5

0800bfc0 <__pow5mult>:
 800bfc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfc4:	4615      	mov	r5, r2
 800bfc6:	f012 0203 	ands.w	r2, r2, #3
 800bfca:	4607      	mov	r7, r0
 800bfcc:	460e      	mov	r6, r1
 800bfce:	d007      	beq.n	800bfe0 <__pow5mult+0x20>
 800bfd0:	4c25      	ldr	r4, [pc, #148]	@ (800c068 <__pow5mult+0xa8>)
 800bfd2:	3a01      	subs	r2, #1
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfda:	f7ff fea7 	bl	800bd2c <__multadd>
 800bfde:	4606      	mov	r6, r0
 800bfe0:	10ad      	asrs	r5, r5, #2
 800bfe2:	d03d      	beq.n	800c060 <__pow5mult+0xa0>
 800bfe4:	69fc      	ldr	r4, [r7, #28]
 800bfe6:	b97c      	cbnz	r4, 800c008 <__pow5mult+0x48>
 800bfe8:	2010      	movs	r0, #16
 800bfea:	f7ff fd87 	bl	800bafc <malloc>
 800bfee:	4602      	mov	r2, r0
 800bff0:	61f8      	str	r0, [r7, #28]
 800bff2:	b928      	cbnz	r0, 800c000 <__pow5mult+0x40>
 800bff4:	4b1d      	ldr	r3, [pc, #116]	@ (800c06c <__pow5mult+0xac>)
 800bff6:	481e      	ldr	r0, [pc, #120]	@ (800c070 <__pow5mult+0xb0>)
 800bff8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bffc:	f000 fbea 	bl	800c7d4 <__assert_func>
 800c000:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c004:	6004      	str	r4, [r0, #0]
 800c006:	60c4      	str	r4, [r0, #12]
 800c008:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c00c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c010:	b94c      	cbnz	r4, 800c026 <__pow5mult+0x66>
 800c012:	f240 2171 	movw	r1, #625	@ 0x271
 800c016:	4638      	mov	r0, r7
 800c018:	f7ff ff1a 	bl	800be50 <__i2b>
 800c01c:	2300      	movs	r3, #0
 800c01e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c022:	4604      	mov	r4, r0
 800c024:	6003      	str	r3, [r0, #0]
 800c026:	f04f 0900 	mov.w	r9, #0
 800c02a:	07eb      	lsls	r3, r5, #31
 800c02c:	d50a      	bpl.n	800c044 <__pow5mult+0x84>
 800c02e:	4631      	mov	r1, r6
 800c030:	4622      	mov	r2, r4
 800c032:	4638      	mov	r0, r7
 800c034:	f7ff ff22 	bl	800be7c <__multiply>
 800c038:	4631      	mov	r1, r6
 800c03a:	4680      	mov	r8, r0
 800c03c:	4638      	mov	r0, r7
 800c03e:	f7ff fe53 	bl	800bce8 <_Bfree>
 800c042:	4646      	mov	r6, r8
 800c044:	106d      	asrs	r5, r5, #1
 800c046:	d00b      	beq.n	800c060 <__pow5mult+0xa0>
 800c048:	6820      	ldr	r0, [r4, #0]
 800c04a:	b938      	cbnz	r0, 800c05c <__pow5mult+0x9c>
 800c04c:	4622      	mov	r2, r4
 800c04e:	4621      	mov	r1, r4
 800c050:	4638      	mov	r0, r7
 800c052:	f7ff ff13 	bl	800be7c <__multiply>
 800c056:	6020      	str	r0, [r4, #0]
 800c058:	f8c0 9000 	str.w	r9, [r0]
 800c05c:	4604      	mov	r4, r0
 800c05e:	e7e4      	b.n	800c02a <__pow5mult+0x6a>
 800c060:	4630      	mov	r0, r6
 800c062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c066:	bf00      	nop
 800c068:	0800d078 	.word	0x0800d078
 800c06c:	0800cf45 	.word	0x0800cf45
 800c070:	0800cfc5 	.word	0x0800cfc5

0800c074 <__lshift>:
 800c074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c078:	460c      	mov	r4, r1
 800c07a:	6849      	ldr	r1, [r1, #4]
 800c07c:	6923      	ldr	r3, [r4, #16]
 800c07e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c082:	68a3      	ldr	r3, [r4, #8]
 800c084:	4607      	mov	r7, r0
 800c086:	4691      	mov	r9, r2
 800c088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c08c:	f108 0601 	add.w	r6, r8, #1
 800c090:	42b3      	cmp	r3, r6
 800c092:	db0b      	blt.n	800c0ac <__lshift+0x38>
 800c094:	4638      	mov	r0, r7
 800c096:	f7ff fde7 	bl	800bc68 <_Balloc>
 800c09a:	4605      	mov	r5, r0
 800c09c:	b948      	cbnz	r0, 800c0b2 <__lshift+0x3e>
 800c09e:	4602      	mov	r2, r0
 800c0a0:	4b28      	ldr	r3, [pc, #160]	@ (800c144 <__lshift+0xd0>)
 800c0a2:	4829      	ldr	r0, [pc, #164]	@ (800c148 <__lshift+0xd4>)
 800c0a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c0a8:	f000 fb94 	bl	800c7d4 <__assert_func>
 800c0ac:	3101      	adds	r1, #1
 800c0ae:	005b      	lsls	r3, r3, #1
 800c0b0:	e7ee      	b.n	800c090 <__lshift+0x1c>
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	f100 0114 	add.w	r1, r0, #20
 800c0b8:	f100 0210 	add.w	r2, r0, #16
 800c0bc:	4618      	mov	r0, r3
 800c0be:	4553      	cmp	r3, sl
 800c0c0:	db33      	blt.n	800c12a <__lshift+0xb6>
 800c0c2:	6920      	ldr	r0, [r4, #16]
 800c0c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0c8:	f104 0314 	add.w	r3, r4, #20
 800c0cc:	f019 091f 	ands.w	r9, r9, #31
 800c0d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0d8:	d02b      	beq.n	800c132 <__lshift+0xbe>
 800c0da:	f1c9 0e20 	rsb	lr, r9, #32
 800c0de:	468a      	mov	sl, r1
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	6818      	ldr	r0, [r3, #0]
 800c0e4:	fa00 f009 	lsl.w	r0, r0, r9
 800c0e8:	4310      	orrs	r0, r2
 800c0ea:	f84a 0b04 	str.w	r0, [sl], #4
 800c0ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0f2:	459c      	cmp	ip, r3
 800c0f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c0f8:	d8f3      	bhi.n	800c0e2 <__lshift+0x6e>
 800c0fa:	ebac 0304 	sub.w	r3, ip, r4
 800c0fe:	3b15      	subs	r3, #21
 800c100:	f023 0303 	bic.w	r3, r3, #3
 800c104:	3304      	adds	r3, #4
 800c106:	f104 0015 	add.w	r0, r4, #21
 800c10a:	4560      	cmp	r0, ip
 800c10c:	bf88      	it	hi
 800c10e:	2304      	movhi	r3, #4
 800c110:	50ca      	str	r2, [r1, r3]
 800c112:	b10a      	cbz	r2, 800c118 <__lshift+0xa4>
 800c114:	f108 0602 	add.w	r6, r8, #2
 800c118:	3e01      	subs	r6, #1
 800c11a:	4638      	mov	r0, r7
 800c11c:	612e      	str	r6, [r5, #16]
 800c11e:	4621      	mov	r1, r4
 800c120:	f7ff fde2 	bl	800bce8 <_Bfree>
 800c124:	4628      	mov	r0, r5
 800c126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c12a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c12e:	3301      	adds	r3, #1
 800c130:	e7c5      	b.n	800c0be <__lshift+0x4a>
 800c132:	3904      	subs	r1, #4
 800c134:	f853 2b04 	ldr.w	r2, [r3], #4
 800c138:	f841 2f04 	str.w	r2, [r1, #4]!
 800c13c:	459c      	cmp	ip, r3
 800c13e:	d8f9      	bhi.n	800c134 <__lshift+0xc0>
 800c140:	e7ea      	b.n	800c118 <__lshift+0xa4>
 800c142:	bf00      	nop
 800c144:	0800cfb4 	.word	0x0800cfb4
 800c148:	0800cfc5 	.word	0x0800cfc5

0800c14c <__mcmp>:
 800c14c:	690a      	ldr	r2, [r1, #16]
 800c14e:	4603      	mov	r3, r0
 800c150:	6900      	ldr	r0, [r0, #16]
 800c152:	1a80      	subs	r0, r0, r2
 800c154:	b530      	push	{r4, r5, lr}
 800c156:	d10e      	bne.n	800c176 <__mcmp+0x2a>
 800c158:	3314      	adds	r3, #20
 800c15a:	3114      	adds	r1, #20
 800c15c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c160:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c164:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c168:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c16c:	4295      	cmp	r5, r2
 800c16e:	d003      	beq.n	800c178 <__mcmp+0x2c>
 800c170:	d205      	bcs.n	800c17e <__mcmp+0x32>
 800c172:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c176:	bd30      	pop	{r4, r5, pc}
 800c178:	42a3      	cmp	r3, r4
 800c17a:	d3f3      	bcc.n	800c164 <__mcmp+0x18>
 800c17c:	e7fb      	b.n	800c176 <__mcmp+0x2a>
 800c17e:	2001      	movs	r0, #1
 800c180:	e7f9      	b.n	800c176 <__mcmp+0x2a>
	...

0800c184 <__mdiff>:
 800c184:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c188:	4689      	mov	r9, r1
 800c18a:	4606      	mov	r6, r0
 800c18c:	4611      	mov	r1, r2
 800c18e:	4648      	mov	r0, r9
 800c190:	4614      	mov	r4, r2
 800c192:	f7ff ffdb 	bl	800c14c <__mcmp>
 800c196:	1e05      	subs	r5, r0, #0
 800c198:	d112      	bne.n	800c1c0 <__mdiff+0x3c>
 800c19a:	4629      	mov	r1, r5
 800c19c:	4630      	mov	r0, r6
 800c19e:	f7ff fd63 	bl	800bc68 <_Balloc>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	b928      	cbnz	r0, 800c1b2 <__mdiff+0x2e>
 800c1a6:	4b3f      	ldr	r3, [pc, #252]	@ (800c2a4 <__mdiff+0x120>)
 800c1a8:	f240 2137 	movw	r1, #567	@ 0x237
 800c1ac:	483e      	ldr	r0, [pc, #248]	@ (800c2a8 <__mdiff+0x124>)
 800c1ae:	f000 fb11 	bl	800c7d4 <__assert_func>
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c1b8:	4610      	mov	r0, r2
 800c1ba:	b003      	add	sp, #12
 800c1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1c0:	bfbc      	itt	lt
 800c1c2:	464b      	movlt	r3, r9
 800c1c4:	46a1      	movlt	r9, r4
 800c1c6:	4630      	mov	r0, r6
 800c1c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c1cc:	bfba      	itte	lt
 800c1ce:	461c      	movlt	r4, r3
 800c1d0:	2501      	movlt	r5, #1
 800c1d2:	2500      	movge	r5, #0
 800c1d4:	f7ff fd48 	bl	800bc68 <_Balloc>
 800c1d8:	4602      	mov	r2, r0
 800c1da:	b918      	cbnz	r0, 800c1e4 <__mdiff+0x60>
 800c1dc:	4b31      	ldr	r3, [pc, #196]	@ (800c2a4 <__mdiff+0x120>)
 800c1de:	f240 2145 	movw	r1, #581	@ 0x245
 800c1e2:	e7e3      	b.n	800c1ac <__mdiff+0x28>
 800c1e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c1e8:	6926      	ldr	r6, [r4, #16]
 800c1ea:	60c5      	str	r5, [r0, #12]
 800c1ec:	f109 0310 	add.w	r3, r9, #16
 800c1f0:	f109 0514 	add.w	r5, r9, #20
 800c1f4:	f104 0e14 	add.w	lr, r4, #20
 800c1f8:	f100 0b14 	add.w	fp, r0, #20
 800c1fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c200:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c204:	9301      	str	r3, [sp, #4]
 800c206:	46d9      	mov	r9, fp
 800c208:	f04f 0c00 	mov.w	ip, #0
 800c20c:	9b01      	ldr	r3, [sp, #4]
 800c20e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c212:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c216:	9301      	str	r3, [sp, #4]
 800c218:	fa1f f38a 	uxth.w	r3, sl
 800c21c:	4619      	mov	r1, r3
 800c21e:	b283      	uxth	r3, r0
 800c220:	1acb      	subs	r3, r1, r3
 800c222:	0c00      	lsrs	r0, r0, #16
 800c224:	4463      	add	r3, ip
 800c226:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c22a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c22e:	b29b      	uxth	r3, r3
 800c230:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c234:	4576      	cmp	r6, lr
 800c236:	f849 3b04 	str.w	r3, [r9], #4
 800c23a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c23e:	d8e5      	bhi.n	800c20c <__mdiff+0x88>
 800c240:	1b33      	subs	r3, r6, r4
 800c242:	3b15      	subs	r3, #21
 800c244:	f023 0303 	bic.w	r3, r3, #3
 800c248:	3415      	adds	r4, #21
 800c24a:	3304      	adds	r3, #4
 800c24c:	42a6      	cmp	r6, r4
 800c24e:	bf38      	it	cc
 800c250:	2304      	movcc	r3, #4
 800c252:	441d      	add	r5, r3
 800c254:	445b      	add	r3, fp
 800c256:	461e      	mov	r6, r3
 800c258:	462c      	mov	r4, r5
 800c25a:	4544      	cmp	r4, r8
 800c25c:	d30e      	bcc.n	800c27c <__mdiff+0xf8>
 800c25e:	f108 0103 	add.w	r1, r8, #3
 800c262:	1b49      	subs	r1, r1, r5
 800c264:	f021 0103 	bic.w	r1, r1, #3
 800c268:	3d03      	subs	r5, #3
 800c26a:	45a8      	cmp	r8, r5
 800c26c:	bf38      	it	cc
 800c26e:	2100      	movcc	r1, #0
 800c270:	440b      	add	r3, r1
 800c272:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c276:	b191      	cbz	r1, 800c29e <__mdiff+0x11a>
 800c278:	6117      	str	r7, [r2, #16]
 800c27a:	e79d      	b.n	800c1b8 <__mdiff+0x34>
 800c27c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c280:	46e6      	mov	lr, ip
 800c282:	0c08      	lsrs	r0, r1, #16
 800c284:	fa1c fc81 	uxtah	ip, ip, r1
 800c288:	4471      	add	r1, lr
 800c28a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c28e:	b289      	uxth	r1, r1
 800c290:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c294:	f846 1b04 	str.w	r1, [r6], #4
 800c298:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c29c:	e7dd      	b.n	800c25a <__mdiff+0xd6>
 800c29e:	3f01      	subs	r7, #1
 800c2a0:	e7e7      	b.n	800c272 <__mdiff+0xee>
 800c2a2:	bf00      	nop
 800c2a4:	0800cfb4 	.word	0x0800cfb4
 800c2a8:	0800cfc5 	.word	0x0800cfc5

0800c2ac <__d2b>:
 800c2ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c2b0:	460f      	mov	r7, r1
 800c2b2:	2101      	movs	r1, #1
 800c2b4:	ec59 8b10 	vmov	r8, r9, d0
 800c2b8:	4616      	mov	r6, r2
 800c2ba:	f7ff fcd5 	bl	800bc68 <_Balloc>
 800c2be:	4604      	mov	r4, r0
 800c2c0:	b930      	cbnz	r0, 800c2d0 <__d2b+0x24>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	4b23      	ldr	r3, [pc, #140]	@ (800c354 <__d2b+0xa8>)
 800c2c6:	4824      	ldr	r0, [pc, #144]	@ (800c358 <__d2b+0xac>)
 800c2c8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c2cc:	f000 fa82 	bl	800c7d4 <__assert_func>
 800c2d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c2d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2d8:	b10d      	cbz	r5, 800c2de <__d2b+0x32>
 800c2da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2de:	9301      	str	r3, [sp, #4]
 800c2e0:	f1b8 0300 	subs.w	r3, r8, #0
 800c2e4:	d023      	beq.n	800c32e <__d2b+0x82>
 800c2e6:	4668      	mov	r0, sp
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	f7ff fd84 	bl	800bdf6 <__lo0bits>
 800c2ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c2f2:	b1d0      	cbz	r0, 800c32a <__d2b+0x7e>
 800c2f4:	f1c0 0320 	rsb	r3, r0, #32
 800c2f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c2fc:	430b      	orrs	r3, r1
 800c2fe:	40c2      	lsrs	r2, r0
 800c300:	6163      	str	r3, [r4, #20]
 800c302:	9201      	str	r2, [sp, #4]
 800c304:	9b01      	ldr	r3, [sp, #4]
 800c306:	61a3      	str	r3, [r4, #24]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	bf0c      	ite	eq
 800c30c:	2201      	moveq	r2, #1
 800c30e:	2202      	movne	r2, #2
 800c310:	6122      	str	r2, [r4, #16]
 800c312:	b1a5      	cbz	r5, 800c33e <__d2b+0x92>
 800c314:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c318:	4405      	add	r5, r0
 800c31a:	603d      	str	r5, [r7, #0]
 800c31c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c320:	6030      	str	r0, [r6, #0]
 800c322:	4620      	mov	r0, r4
 800c324:	b003      	add	sp, #12
 800c326:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c32a:	6161      	str	r1, [r4, #20]
 800c32c:	e7ea      	b.n	800c304 <__d2b+0x58>
 800c32e:	a801      	add	r0, sp, #4
 800c330:	f7ff fd61 	bl	800bdf6 <__lo0bits>
 800c334:	9b01      	ldr	r3, [sp, #4]
 800c336:	6163      	str	r3, [r4, #20]
 800c338:	3020      	adds	r0, #32
 800c33a:	2201      	movs	r2, #1
 800c33c:	e7e8      	b.n	800c310 <__d2b+0x64>
 800c33e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c342:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c346:	6038      	str	r0, [r7, #0]
 800c348:	6918      	ldr	r0, [r3, #16]
 800c34a:	f7ff fd35 	bl	800bdb8 <__hi0bits>
 800c34e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c352:	e7e5      	b.n	800c320 <__d2b+0x74>
 800c354:	0800cfb4 	.word	0x0800cfb4
 800c358:	0800cfc5 	.word	0x0800cfc5

0800c35c <__ssputs_r>:
 800c35c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c360:	688e      	ldr	r6, [r1, #8]
 800c362:	461f      	mov	r7, r3
 800c364:	42be      	cmp	r6, r7
 800c366:	680b      	ldr	r3, [r1, #0]
 800c368:	4682      	mov	sl, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	4690      	mov	r8, r2
 800c36e:	d82d      	bhi.n	800c3cc <__ssputs_r+0x70>
 800c370:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c374:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c378:	d026      	beq.n	800c3c8 <__ssputs_r+0x6c>
 800c37a:	6965      	ldr	r5, [r4, #20]
 800c37c:	6909      	ldr	r1, [r1, #16]
 800c37e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c382:	eba3 0901 	sub.w	r9, r3, r1
 800c386:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c38a:	1c7b      	adds	r3, r7, #1
 800c38c:	444b      	add	r3, r9
 800c38e:	106d      	asrs	r5, r5, #1
 800c390:	429d      	cmp	r5, r3
 800c392:	bf38      	it	cc
 800c394:	461d      	movcc	r5, r3
 800c396:	0553      	lsls	r3, r2, #21
 800c398:	d527      	bpl.n	800c3ea <__ssputs_r+0x8e>
 800c39a:	4629      	mov	r1, r5
 800c39c:	f7ff fbd8 	bl	800bb50 <_malloc_r>
 800c3a0:	4606      	mov	r6, r0
 800c3a2:	b360      	cbz	r0, 800c3fe <__ssputs_r+0xa2>
 800c3a4:	6921      	ldr	r1, [r4, #16]
 800c3a6:	464a      	mov	r2, r9
 800c3a8:	f000 fa06 	bl	800c7b8 <memcpy>
 800c3ac:	89a3      	ldrh	r3, [r4, #12]
 800c3ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c3b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3b6:	81a3      	strh	r3, [r4, #12]
 800c3b8:	6126      	str	r6, [r4, #16]
 800c3ba:	6165      	str	r5, [r4, #20]
 800c3bc:	444e      	add	r6, r9
 800c3be:	eba5 0509 	sub.w	r5, r5, r9
 800c3c2:	6026      	str	r6, [r4, #0]
 800c3c4:	60a5      	str	r5, [r4, #8]
 800c3c6:	463e      	mov	r6, r7
 800c3c8:	42be      	cmp	r6, r7
 800c3ca:	d900      	bls.n	800c3ce <__ssputs_r+0x72>
 800c3cc:	463e      	mov	r6, r7
 800c3ce:	6820      	ldr	r0, [r4, #0]
 800c3d0:	4632      	mov	r2, r6
 800c3d2:	4641      	mov	r1, r8
 800c3d4:	f000 f9c6 	bl	800c764 <memmove>
 800c3d8:	68a3      	ldr	r3, [r4, #8]
 800c3da:	1b9b      	subs	r3, r3, r6
 800c3dc:	60a3      	str	r3, [r4, #8]
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	4433      	add	r3, r6
 800c3e2:	6023      	str	r3, [r4, #0]
 800c3e4:	2000      	movs	r0, #0
 800c3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ea:	462a      	mov	r2, r5
 800c3ec:	f000 fa36 	bl	800c85c <_realloc_r>
 800c3f0:	4606      	mov	r6, r0
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	d1e0      	bne.n	800c3b8 <__ssputs_r+0x5c>
 800c3f6:	6921      	ldr	r1, [r4, #16]
 800c3f8:	4650      	mov	r0, sl
 800c3fa:	f7ff fb35 	bl	800ba68 <_free_r>
 800c3fe:	230c      	movs	r3, #12
 800c400:	f8ca 3000 	str.w	r3, [sl]
 800c404:	89a3      	ldrh	r3, [r4, #12]
 800c406:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c40a:	81a3      	strh	r3, [r4, #12]
 800c40c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c410:	e7e9      	b.n	800c3e6 <__ssputs_r+0x8a>
	...

0800c414 <_svfiprintf_r>:
 800c414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c418:	4698      	mov	r8, r3
 800c41a:	898b      	ldrh	r3, [r1, #12]
 800c41c:	061b      	lsls	r3, r3, #24
 800c41e:	b09d      	sub	sp, #116	@ 0x74
 800c420:	4607      	mov	r7, r0
 800c422:	460d      	mov	r5, r1
 800c424:	4614      	mov	r4, r2
 800c426:	d510      	bpl.n	800c44a <_svfiprintf_r+0x36>
 800c428:	690b      	ldr	r3, [r1, #16]
 800c42a:	b973      	cbnz	r3, 800c44a <_svfiprintf_r+0x36>
 800c42c:	2140      	movs	r1, #64	@ 0x40
 800c42e:	f7ff fb8f 	bl	800bb50 <_malloc_r>
 800c432:	6028      	str	r0, [r5, #0]
 800c434:	6128      	str	r0, [r5, #16]
 800c436:	b930      	cbnz	r0, 800c446 <_svfiprintf_r+0x32>
 800c438:	230c      	movs	r3, #12
 800c43a:	603b      	str	r3, [r7, #0]
 800c43c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c440:	b01d      	add	sp, #116	@ 0x74
 800c442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c446:	2340      	movs	r3, #64	@ 0x40
 800c448:	616b      	str	r3, [r5, #20]
 800c44a:	2300      	movs	r3, #0
 800c44c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c44e:	2320      	movs	r3, #32
 800c450:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c454:	f8cd 800c 	str.w	r8, [sp, #12]
 800c458:	2330      	movs	r3, #48	@ 0x30
 800c45a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c5f8 <_svfiprintf_r+0x1e4>
 800c45e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c462:	f04f 0901 	mov.w	r9, #1
 800c466:	4623      	mov	r3, r4
 800c468:	469a      	mov	sl, r3
 800c46a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c46e:	b10a      	cbz	r2, 800c474 <_svfiprintf_r+0x60>
 800c470:	2a25      	cmp	r2, #37	@ 0x25
 800c472:	d1f9      	bne.n	800c468 <_svfiprintf_r+0x54>
 800c474:	ebba 0b04 	subs.w	fp, sl, r4
 800c478:	d00b      	beq.n	800c492 <_svfiprintf_r+0x7e>
 800c47a:	465b      	mov	r3, fp
 800c47c:	4622      	mov	r2, r4
 800c47e:	4629      	mov	r1, r5
 800c480:	4638      	mov	r0, r7
 800c482:	f7ff ff6b 	bl	800c35c <__ssputs_r>
 800c486:	3001      	adds	r0, #1
 800c488:	f000 80a7 	beq.w	800c5da <_svfiprintf_r+0x1c6>
 800c48c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c48e:	445a      	add	r2, fp
 800c490:	9209      	str	r2, [sp, #36]	@ 0x24
 800c492:	f89a 3000 	ldrb.w	r3, [sl]
 800c496:	2b00      	cmp	r3, #0
 800c498:	f000 809f 	beq.w	800c5da <_svfiprintf_r+0x1c6>
 800c49c:	2300      	movs	r3, #0
 800c49e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4a6:	f10a 0a01 	add.w	sl, sl, #1
 800c4aa:	9304      	str	r3, [sp, #16]
 800c4ac:	9307      	str	r3, [sp, #28]
 800c4ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4b4:	4654      	mov	r4, sl
 800c4b6:	2205      	movs	r2, #5
 800c4b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4bc:	484e      	ldr	r0, [pc, #312]	@ (800c5f8 <_svfiprintf_r+0x1e4>)
 800c4be:	f7f3 fe8f 	bl	80001e0 <memchr>
 800c4c2:	9a04      	ldr	r2, [sp, #16]
 800c4c4:	b9d8      	cbnz	r0, 800c4fe <_svfiprintf_r+0xea>
 800c4c6:	06d0      	lsls	r0, r2, #27
 800c4c8:	bf44      	itt	mi
 800c4ca:	2320      	movmi	r3, #32
 800c4cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4d0:	0711      	lsls	r1, r2, #28
 800c4d2:	bf44      	itt	mi
 800c4d4:	232b      	movmi	r3, #43	@ 0x2b
 800c4d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4da:	f89a 3000 	ldrb.w	r3, [sl]
 800c4de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4e0:	d015      	beq.n	800c50e <_svfiprintf_r+0xfa>
 800c4e2:	9a07      	ldr	r2, [sp, #28]
 800c4e4:	4654      	mov	r4, sl
 800c4e6:	2000      	movs	r0, #0
 800c4e8:	f04f 0c0a 	mov.w	ip, #10
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4f2:	3b30      	subs	r3, #48	@ 0x30
 800c4f4:	2b09      	cmp	r3, #9
 800c4f6:	d94b      	bls.n	800c590 <_svfiprintf_r+0x17c>
 800c4f8:	b1b0      	cbz	r0, 800c528 <_svfiprintf_r+0x114>
 800c4fa:	9207      	str	r2, [sp, #28]
 800c4fc:	e014      	b.n	800c528 <_svfiprintf_r+0x114>
 800c4fe:	eba0 0308 	sub.w	r3, r0, r8
 800c502:	fa09 f303 	lsl.w	r3, r9, r3
 800c506:	4313      	orrs	r3, r2
 800c508:	9304      	str	r3, [sp, #16]
 800c50a:	46a2      	mov	sl, r4
 800c50c:	e7d2      	b.n	800c4b4 <_svfiprintf_r+0xa0>
 800c50e:	9b03      	ldr	r3, [sp, #12]
 800c510:	1d19      	adds	r1, r3, #4
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	9103      	str	r1, [sp, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	bfbb      	ittet	lt
 800c51a:	425b      	neglt	r3, r3
 800c51c:	f042 0202 	orrlt.w	r2, r2, #2
 800c520:	9307      	strge	r3, [sp, #28]
 800c522:	9307      	strlt	r3, [sp, #28]
 800c524:	bfb8      	it	lt
 800c526:	9204      	strlt	r2, [sp, #16]
 800c528:	7823      	ldrb	r3, [r4, #0]
 800c52a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c52c:	d10a      	bne.n	800c544 <_svfiprintf_r+0x130>
 800c52e:	7863      	ldrb	r3, [r4, #1]
 800c530:	2b2a      	cmp	r3, #42	@ 0x2a
 800c532:	d132      	bne.n	800c59a <_svfiprintf_r+0x186>
 800c534:	9b03      	ldr	r3, [sp, #12]
 800c536:	1d1a      	adds	r2, r3, #4
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	9203      	str	r2, [sp, #12]
 800c53c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c540:	3402      	adds	r4, #2
 800c542:	9305      	str	r3, [sp, #20]
 800c544:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c608 <_svfiprintf_r+0x1f4>
 800c548:	7821      	ldrb	r1, [r4, #0]
 800c54a:	2203      	movs	r2, #3
 800c54c:	4650      	mov	r0, sl
 800c54e:	f7f3 fe47 	bl	80001e0 <memchr>
 800c552:	b138      	cbz	r0, 800c564 <_svfiprintf_r+0x150>
 800c554:	9b04      	ldr	r3, [sp, #16]
 800c556:	eba0 000a 	sub.w	r0, r0, sl
 800c55a:	2240      	movs	r2, #64	@ 0x40
 800c55c:	4082      	lsls	r2, r0
 800c55e:	4313      	orrs	r3, r2
 800c560:	3401      	adds	r4, #1
 800c562:	9304      	str	r3, [sp, #16]
 800c564:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c568:	4824      	ldr	r0, [pc, #144]	@ (800c5fc <_svfiprintf_r+0x1e8>)
 800c56a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c56e:	2206      	movs	r2, #6
 800c570:	f7f3 fe36 	bl	80001e0 <memchr>
 800c574:	2800      	cmp	r0, #0
 800c576:	d036      	beq.n	800c5e6 <_svfiprintf_r+0x1d2>
 800c578:	4b21      	ldr	r3, [pc, #132]	@ (800c600 <_svfiprintf_r+0x1ec>)
 800c57a:	bb1b      	cbnz	r3, 800c5c4 <_svfiprintf_r+0x1b0>
 800c57c:	9b03      	ldr	r3, [sp, #12]
 800c57e:	3307      	adds	r3, #7
 800c580:	f023 0307 	bic.w	r3, r3, #7
 800c584:	3308      	adds	r3, #8
 800c586:	9303      	str	r3, [sp, #12]
 800c588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c58a:	4433      	add	r3, r6
 800c58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c58e:	e76a      	b.n	800c466 <_svfiprintf_r+0x52>
 800c590:	fb0c 3202 	mla	r2, ip, r2, r3
 800c594:	460c      	mov	r4, r1
 800c596:	2001      	movs	r0, #1
 800c598:	e7a8      	b.n	800c4ec <_svfiprintf_r+0xd8>
 800c59a:	2300      	movs	r3, #0
 800c59c:	3401      	adds	r4, #1
 800c59e:	9305      	str	r3, [sp, #20]
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	f04f 0c0a 	mov.w	ip, #10
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5ac:	3a30      	subs	r2, #48	@ 0x30
 800c5ae:	2a09      	cmp	r2, #9
 800c5b0:	d903      	bls.n	800c5ba <_svfiprintf_r+0x1a6>
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d0c6      	beq.n	800c544 <_svfiprintf_r+0x130>
 800c5b6:	9105      	str	r1, [sp, #20]
 800c5b8:	e7c4      	b.n	800c544 <_svfiprintf_r+0x130>
 800c5ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5be:	4604      	mov	r4, r0
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	e7f0      	b.n	800c5a6 <_svfiprintf_r+0x192>
 800c5c4:	ab03      	add	r3, sp, #12
 800c5c6:	9300      	str	r3, [sp, #0]
 800c5c8:	462a      	mov	r2, r5
 800c5ca:	4b0e      	ldr	r3, [pc, #56]	@ (800c604 <_svfiprintf_r+0x1f0>)
 800c5cc:	a904      	add	r1, sp, #16
 800c5ce:	4638      	mov	r0, r7
 800c5d0:	f7fd fe7a 	bl	800a2c8 <_printf_float>
 800c5d4:	1c42      	adds	r2, r0, #1
 800c5d6:	4606      	mov	r6, r0
 800c5d8:	d1d6      	bne.n	800c588 <_svfiprintf_r+0x174>
 800c5da:	89ab      	ldrh	r3, [r5, #12]
 800c5dc:	065b      	lsls	r3, r3, #25
 800c5de:	f53f af2d 	bmi.w	800c43c <_svfiprintf_r+0x28>
 800c5e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5e4:	e72c      	b.n	800c440 <_svfiprintf_r+0x2c>
 800c5e6:	ab03      	add	r3, sp, #12
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	462a      	mov	r2, r5
 800c5ec:	4b05      	ldr	r3, [pc, #20]	@ (800c604 <_svfiprintf_r+0x1f0>)
 800c5ee:	a904      	add	r1, sp, #16
 800c5f0:	4638      	mov	r0, r7
 800c5f2:	f7fe f901 	bl	800a7f8 <_printf_i>
 800c5f6:	e7ed      	b.n	800c5d4 <_svfiprintf_r+0x1c0>
 800c5f8:	0800d01e 	.word	0x0800d01e
 800c5fc:	0800d028 	.word	0x0800d028
 800c600:	0800a2c9 	.word	0x0800a2c9
 800c604:	0800c35d 	.word	0x0800c35d
 800c608:	0800d024 	.word	0x0800d024

0800c60c <__sflush_r>:
 800c60c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c614:	0716      	lsls	r6, r2, #28
 800c616:	4605      	mov	r5, r0
 800c618:	460c      	mov	r4, r1
 800c61a:	d454      	bmi.n	800c6c6 <__sflush_r+0xba>
 800c61c:	684b      	ldr	r3, [r1, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	dc02      	bgt.n	800c628 <__sflush_r+0x1c>
 800c622:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c624:	2b00      	cmp	r3, #0
 800c626:	dd48      	ble.n	800c6ba <__sflush_r+0xae>
 800c628:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c62a:	2e00      	cmp	r6, #0
 800c62c:	d045      	beq.n	800c6ba <__sflush_r+0xae>
 800c62e:	2300      	movs	r3, #0
 800c630:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c634:	682f      	ldr	r7, [r5, #0]
 800c636:	6a21      	ldr	r1, [r4, #32]
 800c638:	602b      	str	r3, [r5, #0]
 800c63a:	d030      	beq.n	800c69e <__sflush_r+0x92>
 800c63c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c63e:	89a3      	ldrh	r3, [r4, #12]
 800c640:	0759      	lsls	r1, r3, #29
 800c642:	d505      	bpl.n	800c650 <__sflush_r+0x44>
 800c644:	6863      	ldr	r3, [r4, #4]
 800c646:	1ad2      	subs	r2, r2, r3
 800c648:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c64a:	b10b      	cbz	r3, 800c650 <__sflush_r+0x44>
 800c64c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c64e:	1ad2      	subs	r2, r2, r3
 800c650:	2300      	movs	r3, #0
 800c652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c654:	6a21      	ldr	r1, [r4, #32]
 800c656:	4628      	mov	r0, r5
 800c658:	47b0      	blx	r6
 800c65a:	1c43      	adds	r3, r0, #1
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	d106      	bne.n	800c66e <__sflush_r+0x62>
 800c660:	6829      	ldr	r1, [r5, #0]
 800c662:	291d      	cmp	r1, #29
 800c664:	d82b      	bhi.n	800c6be <__sflush_r+0xb2>
 800c666:	4a2a      	ldr	r2, [pc, #168]	@ (800c710 <__sflush_r+0x104>)
 800c668:	40ca      	lsrs	r2, r1
 800c66a:	07d6      	lsls	r6, r2, #31
 800c66c:	d527      	bpl.n	800c6be <__sflush_r+0xb2>
 800c66e:	2200      	movs	r2, #0
 800c670:	6062      	str	r2, [r4, #4]
 800c672:	04d9      	lsls	r1, r3, #19
 800c674:	6922      	ldr	r2, [r4, #16]
 800c676:	6022      	str	r2, [r4, #0]
 800c678:	d504      	bpl.n	800c684 <__sflush_r+0x78>
 800c67a:	1c42      	adds	r2, r0, #1
 800c67c:	d101      	bne.n	800c682 <__sflush_r+0x76>
 800c67e:	682b      	ldr	r3, [r5, #0]
 800c680:	b903      	cbnz	r3, 800c684 <__sflush_r+0x78>
 800c682:	6560      	str	r0, [r4, #84]	@ 0x54
 800c684:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c686:	602f      	str	r7, [r5, #0]
 800c688:	b1b9      	cbz	r1, 800c6ba <__sflush_r+0xae>
 800c68a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c68e:	4299      	cmp	r1, r3
 800c690:	d002      	beq.n	800c698 <__sflush_r+0x8c>
 800c692:	4628      	mov	r0, r5
 800c694:	f7ff f9e8 	bl	800ba68 <_free_r>
 800c698:	2300      	movs	r3, #0
 800c69a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c69c:	e00d      	b.n	800c6ba <__sflush_r+0xae>
 800c69e:	2301      	movs	r3, #1
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	47b0      	blx	r6
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	1c50      	adds	r0, r2, #1
 800c6a8:	d1c9      	bne.n	800c63e <__sflush_r+0x32>
 800c6aa:	682b      	ldr	r3, [r5, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d0c6      	beq.n	800c63e <__sflush_r+0x32>
 800c6b0:	2b1d      	cmp	r3, #29
 800c6b2:	d001      	beq.n	800c6b8 <__sflush_r+0xac>
 800c6b4:	2b16      	cmp	r3, #22
 800c6b6:	d11e      	bne.n	800c6f6 <__sflush_r+0xea>
 800c6b8:	602f      	str	r7, [r5, #0]
 800c6ba:	2000      	movs	r0, #0
 800c6bc:	e022      	b.n	800c704 <__sflush_r+0xf8>
 800c6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6c2:	b21b      	sxth	r3, r3
 800c6c4:	e01b      	b.n	800c6fe <__sflush_r+0xf2>
 800c6c6:	690f      	ldr	r7, [r1, #16]
 800c6c8:	2f00      	cmp	r7, #0
 800c6ca:	d0f6      	beq.n	800c6ba <__sflush_r+0xae>
 800c6cc:	0793      	lsls	r3, r2, #30
 800c6ce:	680e      	ldr	r6, [r1, #0]
 800c6d0:	bf08      	it	eq
 800c6d2:	694b      	ldreq	r3, [r1, #20]
 800c6d4:	600f      	str	r7, [r1, #0]
 800c6d6:	bf18      	it	ne
 800c6d8:	2300      	movne	r3, #0
 800c6da:	eba6 0807 	sub.w	r8, r6, r7
 800c6de:	608b      	str	r3, [r1, #8]
 800c6e0:	f1b8 0f00 	cmp.w	r8, #0
 800c6e4:	dde9      	ble.n	800c6ba <__sflush_r+0xae>
 800c6e6:	6a21      	ldr	r1, [r4, #32]
 800c6e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c6ea:	4643      	mov	r3, r8
 800c6ec:	463a      	mov	r2, r7
 800c6ee:	4628      	mov	r0, r5
 800c6f0:	47b0      	blx	r6
 800c6f2:	2800      	cmp	r0, #0
 800c6f4:	dc08      	bgt.n	800c708 <__sflush_r+0xfc>
 800c6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6fe:	81a3      	strh	r3, [r4, #12]
 800c700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c708:	4407      	add	r7, r0
 800c70a:	eba8 0800 	sub.w	r8, r8, r0
 800c70e:	e7e7      	b.n	800c6e0 <__sflush_r+0xd4>
 800c710:	20400001 	.word	0x20400001

0800c714 <_fflush_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	690b      	ldr	r3, [r1, #16]
 800c718:	4605      	mov	r5, r0
 800c71a:	460c      	mov	r4, r1
 800c71c:	b913      	cbnz	r3, 800c724 <_fflush_r+0x10>
 800c71e:	2500      	movs	r5, #0
 800c720:	4628      	mov	r0, r5
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	b118      	cbz	r0, 800c72e <_fflush_r+0x1a>
 800c726:	6a03      	ldr	r3, [r0, #32]
 800c728:	b90b      	cbnz	r3, 800c72e <_fflush_r+0x1a>
 800c72a:	f7fe fa0f 	bl	800ab4c <__sinit>
 800c72e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d0f3      	beq.n	800c71e <_fflush_r+0xa>
 800c736:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c738:	07d0      	lsls	r0, r2, #31
 800c73a:	d404      	bmi.n	800c746 <_fflush_r+0x32>
 800c73c:	0599      	lsls	r1, r3, #22
 800c73e:	d402      	bmi.n	800c746 <_fflush_r+0x32>
 800c740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c742:	f7fe fb36 	bl	800adb2 <__retarget_lock_acquire_recursive>
 800c746:	4628      	mov	r0, r5
 800c748:	4621      	mov	r1, r4
 800c74a:	f7ff ff5f 	bl	800c60c <__sflush_r>
 800c74e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c750:	07da      	lsls	r2, r3, #31
 800c752:	4605      	mov	r5, r0
 800c754:	d4e4      	bmi.n	800c720 <_fflush_r+0xc>
 800c756:	89a3      	ldrh	r3, [r4, #12]
 800c758:	059b      	lsls	r3, r3, #22
 800c75a:	d4e1      	bmi.n	800c720 <_fflush_r+0xc>
 800c75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c75e:	f7fe fb29 	bl	800adb4 <__retarget_lock_release_recursive>
 800c762:	e7dd      	b.n	800c720 <_fflush_r+0xc>

0800c764 <memmove>:
 800c764:	4288      	cmp	r0, r1
 800c766:	b510      	push	{r4, lr}
 800c768:	eb01 0402 	add.w	r4, r1, r2
 800c76c:	d902      	bls.n	800c774 <memmove+0x10>
 800c76e:	4284      	cmp	r4, r0
 800c770:	4623      	mov	r3, r4
 800c772:	d807      	bhi.n	800c784 <memmove+0x20>
 800c774:	1e43      	subs	r3, r0, #1
 800c776:	42a1      	cmp	r1, r4
 800c778:	d008      	beq.n	800c78c <memmove+0x28>
 800c77a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c77e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c782:	e7f8      	b.n	800c776 <memmove+0x12>
 800c784:	4402      	add	r2, r0
 800c786:	4601      	mov	r1, r0
 800c788:	428a      	cmp	r2, r1
 800c78a:	d100      	bne.n	800c78e <memmove+0x2a>
 800c78c:	bd10      	pop	{r4, pc}
 800c78e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c792:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c796:	e7f7      	b.n	800c788 <memmove+0x24>

0800c798 <_sbrk_r>:
 800c798:	b538      	push	{r3, r4, r5, lr}
 800c79a:	4d06      	ldr	r5, [pc, #24]	@ (800c7b4 <_sbrk_r+0x1c>)
 800c79c:	2300      	movs	r3, #0
 800c79e:	4604      	mov	r4, r0
 800c7a0:	4608      	mov	r0, r1
 800c7a2:	602b      	str	r3, [r5, #0]
 800c7a4:	f7f5 fa0e 	bl	8001bc4 <_sbrk>
 800c7a8:	1c43      	adds	r3, r0, #1
 800c7aa:	d102      	bne.n	800c7b2 <_sbrk_r+0x1a>
 800c7ac:	682b      	ldr	r3, [r5, #0]
 800c7ae:	b103      	cbz	r3, 800c7b2 <_sbrk_r+0x1a>
 800c7b0:	6023      	str	r3, [r4, #0]
 800c7b2:	bd38      	pop	{r3, r4, r5, pc}
 800c7b4:	20002194 	.word	0x20002194

0800c7b8 <memcpy>:
 800c7b8:	440a      	add	r2, r1
 800c7ba:	4291      	cmp	r1, r2
 800c7bc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c7c0:	d100      	bne.n	800c7c4 <memcpy+0xc>
 800c7c2:	4770      	bx	lr
 800c7c4:	b510      	push	{r4, lr}
 800c7c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7ce:	4291      	cmp	r1, r2
 800c7d0:	d1f9      	bne.n	800c7c6 <memcpy+0xe>
 800c7d2:	bd10      	pop	{r4, pc}

0800c7d4 <__assert_func>:
 800c7d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7d6:	4614      	mov	r4, r2
 800c7d8:	461a      	mov	r2, r3
 800c7da:	4b09      	ldr	r3, [pc, #36]	@ (800c800 <__assert_func+0x2c>)
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	4605      	mov	r5, r0
 800c7e0:	68d8      	ldr	r0, [r3, #12]
 800c7e2:	b14c      	cbz	r4, 800c7f8 <__assert_func+0x24>
 800c7e4:	4b07      	ldr	r3, [pc, #28]	@ (800c804 <__assert_func+0x30>)
 800c7e6:	9100      	str	r1, [sp, #0]
 800c7e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7ec:	4906      	ldr	r1, [pc, #24]	@ (800c808 <__assert_func+0x34>)
 800c7ee:	462b      	mov	r3, r5
 800c7f0:	f000 f870 	bl	800c8d4 <fiprintf>
 800c7f4:	f000 f880 	bl	800c8f8 <abort>
 800c7f8:	4b04      	ldr	r3, [pc, #16]	@ (800c80c <__assert_func+0x38>)
 800c7fa:	461c      	mov	r4, r3
 800c7fc:	e7f3      	b.n	800c7e6 <__assert_func+0x12>
 800c7fe:	bf00      	nop
 800c800:	20000110 	.word	0x20000110
 800c804:	0800d039 	.word	0x0800d039
 800c808:	0800d046 	.word	0x0800d046
 800c80c:	0800d074 	.word	0x0800d074

0800c810 <_calloc_r>:
 800c810:	b570      	push	{r4, r5, r6, lr}
 800c812:	fba1 5402 	umull	r5, r4, r1, r2
 800c816:	b934      	cbnz	r4, 800c826 <_calloc_r+0x16>
 800c818:	4629      	mov	r1, r5
 800c81a:	f7ff f999 	bl	800bb50 <_malloc_r>
 800c81e:	4606      	mov	r6, r0
 800c820:	b928      	cbnz	r0, 800c82e <_calloc_r+0x1e>
 800c822:	4630      	mov	r0, r6
 800c824:	bd70      	pop	{r4, r5, r6, pc}
 800c826:	220c      	movs	r2, #12
 800c828:	6002      	str	r2, [r0, #0]
 800c82a:	2600      	movs	r6, #0
 800c82c:	e7f9      	b.n	800c822 <_calloc_r+0x12>
 800c82e:	462a      	mov	r2, r5
 800c830:	4621      	mov	r1, r4
 800c832:	f7fe fa41 	bl	800acb8 <memset>
 800c836:	e7f4      	b.n	800c822 <_calloc_r+0x12>

0800c838 <__ascii_mbtowc>:
 800c838:	b082      	sub	sp, #8
 800c83a:	b901      	cbnz	r1, 800c83e <__ascii_mbtowc+0x6>
 800c83c:	a901      	add	r1, sp, #4
 800c83e:	b142      	cbz	r2, 800c852 <__ascii_mbtowc+0x1a>
 800c840:	b14b      	cbz	r3, 800c856 <__ascii_mbtowc+0x1e>
 800c842:	7813      	ldrb	r3, [r2, #0]
 800c844:	600b      	str	r3, [r1, #0]
 800c846:	7812      	ldrb	r2, [r2, #0]
 800c848:	1e10      	subs	r0, r2, #0
 800c84a:	bf18      	it	ne
 800c84c:	2001      	movne	r0, #1
 800c84e:	b002      	add	sp, #8
 800c850:	4770      	bx	lr
 800c852:	4610      	mov	r0, r2
 800c854:	e7fb      	b.n	800c84e <__ascii_mbtowc+0x16>
 800c856:	f06f 0001 	mvn.w	r0, #1
 800c85a:	e7f8      	b.n	800c84e <__ascii_mbtowc+0x16>

0800c85c <_realloc_r>:
 800c85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c860:	4607      	mov	r7, r0
 800c862:	4614      	mov	r4, r2
 800c864:	460d      	mov	r5, r1
 800c866:	b921      	cbnz	r1, 800c872 <_realloc_r+0x16>
 800c868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c86c:	4611      	mov	r1, r2
 800c86e:	f7ff b96f 	b.w	800bb50 <_malloc_r>
 800c872:	b92a      	cbnz	r2, 800c880 <_realloc_r+0x24>
 800c874:	f7ff f8f8 	bl	800ba68 <_free_r>
 800c878:	4625      	mov	r5, r4
 800c87a:	4628      	mov	r0, r5
 800c87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c880:	f000 f841 	bl	800c906 <_malloc_usable_size_r>
 800c884:	4284      	cmp	r4, r0
 800c886:	4606      	mov	r6, r0
 800c888:	d802      	bhi.n	800c890 <_realloc_r+0x34>
 800c88a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c88e:	d8f4      	bhi.n	800c87a <_realloc_r+0x1e>
 800c890:	4621      	mov	r1, r4
 800c892:	4638      	mov	r0, r7
 800c894:	f7ff f95c 	bl	800bb50 <_malloc_r>
 800c898:	4680      	mov	r8, r0
 800c89a:	b908      	cbnz	r0, 800c8a0 <_realloc_r+0x44>
 800c89c:	4645      	mov	r5, r8
 800c89e:	e7ec      	b.n	800c87a <_realloc_r+0x1e>
 800c8a0:	42b4      	cmp	r4, r6
 800c8a2:	4622      	mov	r2, r4
 800c8a4:	4629      	mov	r1, r5
 800c8a6:	bf28      	it	cs
 800c8a8:	4632      	movcs	r2, r6
 800c8aa:	f7ff ff85 	bl	800c7b8 <memcpy>
 800c8ae:	4629      	mov	r1, r5
 800c8b0:	4638      	mov	r0, r7
 800c8b2:	f7ff f8d9 	bl	800ba68 <_free_r>
 800c8b6:	e7f1      	b.n	800c89c <_realloc_r+0x40>

0800c8b8 <__ascii_wctomb>:
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	4608      	mov	r0, r1
 800c8bc:	b141      	cbz	r1, 800c8d0 <__ascii_wctomb+0x18>
 800c8be:	2aff      	cmp	r2, #255	@ 0xff
 800c8c0:	d904      	bls.n	800c8cc <__ascii_wctomb+0x14>
 800c8c2:	228a      	movs	r2, #138	@ 0x8a
 800c8c4:	601a      	str	r2, [r3, #0]
 800c8c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c8ca:	4770      	bx	lr
 800c8cc:	700a      	strb	r2, [r1, #0]
 800c8ce:	2001      	movs	r0, #1
 800c8d0:	4770      	bx	lr
	...

0800c8d4 <fiprintf>:
 800c8d4:	b40e      	push	{r1, r2, r3}
 800c8d6:	b503      	push	{r0, r1, lr}
 800c8d8:	4601      	mov	r1, r0
 800c8da:	ab03      	add	r3, sp, #12
 800c8dc:	4805      	ldr	r0, [pc, #20]	@ (800c8f4 <fiprintf+0x20>)
 800c8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8e2:	6800      	ldr	r0, [r0, #0]
 800c8e4:	9301      	str	r3, [sp, #4]
 800c8e6:	f000 f83f 	bl	800c968 <_vfiprintf_r>
 800c8ea:	b002      	add	sp, #8
 800c8ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8f0:	b003      	add	sp, #12
 800c8f2:	4770      	bx	lr
 800c8f4:	20000110 	.word	0x20000110

0800c8f8 <abort>:
 800c8f8:	b508      	push	{r3, lr}
 800c8fa:	2006      	movs	r0, #6
 800c8fc:	f000 fa08 	bl	800cd10 <raise>
 800c900:	2001      	movs	r0, #1
 800c902:	f7f5 f8e7 	bl	8001ad4 <_exit>

0800c906 <_malloc_usable_size_r>:
 800c906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c90a:	1f18      	subs	r0, r3, #4
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	bfbc      	itt	lt
 800c910:	580b      	ldrlt	r3, [r1, r0]
 800c912:	18c0      	addlt	r0, r0, r3
 800c914:	4770      	bx	lr

0800c916 <__sfputc_r>:
 800c916:	6893      	ldr	r3, [r2, #8]
 800c918:	3b01      	subs	r3, #1
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	b410      	push	{r4}
 800c91e:	6093      	str	r3, [r2, #8]
 800c920:	da08      	bge.n	800c934 <__sfputc_r+0x1e>
 800c922:	6994      	ldr	r4, [r2, #24]
 800c924:	42a3      	cmp	r3, r4
 800c926:	db01      	blt.n	800c92c <__sfputc_r+0x16>
 800c928:	290a      	cmp	r1, #10
 800c92a:	d103      	bne.n	800c934 <__sfputc_r+0x1e>
 800c92c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c930:	f000 b932 	b.w	800cb98 <__swbuf_r>
 800c934:	6813      	ldr	r3, [r2, #0]
 800c936:	1c58      	adds	r0, r3, #1
 800c938:	6010      	str	r0, [r2, #0]
 800c93a:	7019      	strb	r1, [r3, #0]
 800c93c:	4608      	mov	r0, r1
 800c93e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c942:	4770      	bx	lr

0800c944 <__sfputs_r>:
 800c944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c946:	4606      	mov	r6, r0
 800c948:	460f      	mov	r7, r1
 800c94a:	4614      	mov	r4, r2
 800c94c:	18d5      	adds	r5, r2, r3
 800c94e:	42ac      	cmp	r4, r5
 800c950:	d101      	bne.n	800c956 <__sfputs_r+0x12>
 800c952:	2000      	movs	r0, #0
 800c954:	e007      	b.n	800c966 <__sfputs_r+0x22>
 800c956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c95a:	463a      	mov	r2, r7
 800c95c:	4630      	mov	r0, r6
 800c95e:	f7ff ffda 	bl	800c916 <__sfputc_r>
 800c962:	1c43      	adds	r3, r0, #1
 800c964:	d1f3      	bne.n	800c94e <__sfputs_r+0xa>
 800c966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c968 <_vfiprintf_r>:
 800c968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c96c:	460d      	mov	r5, r1
 800c96e:	b09d      	sub	sp, #116	@ 0x74
 800c970:	4614      	mov	r4, r2
 800c972:	4698      	mov	r8, r3
 800c974:	4606      	mov	r6, r0
 800c976:	b118      	cbz	r0, 800c980 <_vfiprintf_r+0x18>
 800c978:	6a03      	ldr	r3, [r0, #32]
 800c97a:	b90b      	cbnz	r3, 800c980 <_vfiprintf_r+0x18>
 800c97c:	f7fe f8e6 	bl	800ab4c <__sinit>
 800c980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c982:	07d9      	lsls	r1, r3, #31
 800c984:	d405      	bmi.n	800c992 <_vfiprintf_r+0x2a>
 800c986:	89ab      	ldrh	r3, [r5, #12]
 800c988:	059a      	lsls	r2, r3, #22
 800c98a:	d402      	bmi.n	800c992 <_vfiprintf_r+0x2a>
 800c98c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c98e:	f7fe fa10 	bl	800adb2 <__retarget_lock_acquire_recursive>
 800c992:	89ab      	ldrh	r3, [r5, #12]
 800c994:	071b      	lsls	r3, r3, #28
 800c996:	d501      	bpl.n	800c99c <_vfiprintf_r+0x34>
 800c998:	692b      	ldr	r3, [r5, #16]
 800c99a:	b99b      	cbnz	r3, 800c9c4 <_vfiprintf_r+0x5c>
 800c99c:	4629      	mov	r1, r5
 800c99e:	4630      	mov	r0, r6
 800c9a0:	f000 f938 	bl	800cc14 <__swsetup_r>
 800c9a4:	b170      	cbz	r0, 800c9c4 <_vfiprintf_r+0x5c>
 800c9a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9a8:	07dc      	lsls	r4, r3, #31
 800c9aa:	d504      	bpl.n	800c9b6 <_vfiprintf_r+0x4e>
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b0:	b01d      	add	sp, #116	@ 0x74
 800c9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9b6:	89ab      	ldrh	r3, [r5, #12]
 800c9b8:	0598      	lsls	r0, r3, #22
 800c9ba:	d4f7      	bmi.n	800c9ac <_vfiprintf_r+0x44>
 800c9bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9be:	f7fe f9f9 	bl	800adb4 <__retarget_lock_release_recursive>
 800c9c2:	e7f3      	b.n	800c9ac <_vfiprintf_r+0x44>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9c8:	2320      	movs	r3, #32
 800c9ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c9ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9d2:	2330      	movs	r3, #48	@ 0x30
 800c9d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb84 <_vfiprintf_r+0x21c>
 800c9d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c9dc:	f04f 0901 	mov.w	r9, #1
 800c9e0:	4623      	mov	r3, r4
 800c9e2:	469a      	mov	sl, r3
 800c9e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9e8:	b10a      	cbz	r2, 800c9ee <_vfiprintf_r+0x86>
 800c9ea:	2a25      	cmp	r2, #37	@ 0x25
 800c9ec:	d1f9      	bne.n	800c9e2 <_vfiprintf_r+0x7a>
 800c9ee:	ebba 0b04 	subs.w	fp, sl, r4
 800c9f2:	d00b      	beq.n	800ca0c <_vfiprintf_r+0xa4>
 800c9f4:	465b      	mov	r3, fp
 800c9f6:	4622      	mov	r2, r4
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	4630      	mov	r0, r6
 800c9fc:	f7ff ffa2 	bl	800c944 <__sfputs_r>
 800ca00:	3001      	adds	r0, #1
 800ca02:	f000 80a7 	beq.w	800cb54 <_vfiprintf_r+0x1ec>
 800ca06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca08:	445a      	add	r2, fp
 800ca0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca0c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f000 809f 	beq.w	800cb54 <_vfiprintf_r+0x1ec>
 800ca16:	2300      	movs	r3, #0
 800ca18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ca1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca20:	f10a 0a01 	add.w	sl, sl, #1
 800ca24:	9304      	str	r3, [sp, #16]
 800ca26:	9307      	str	r3, [sp, #28]
 800ca28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ca2c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca2e:	4654      	mov	r4, sl
 800ca30:	2205      	movs	r2, #5
 800ca32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca36:	4853      	ldr	r0, [pc, #332]	@ (800cb84 <_vfiprintf_r+0x21c>)
 800ca38:	f7f3 fbd2 	bl	80001e0 <memchr>
 800ca3c:	9a04      	ldr	r2, [sp, #16]
 800ca3e:	b9d8      	cbnz	r0, 800ca78 <_vfiprintf_r+0x110>
 800ca40:	06d1      	lsls	r1, r2, #27
 800ca42:	bf44      	itt	mi
 800ca44:	2320      	movmi	r3, #32
 800ca46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca4a:	0713      	lsls	r3, r2, #28
 800ca4c:	bf44      	itt	mi
 800ca4e:	232b      	movmi	r3, #43	@ 0x2b
 800ca50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ca54:	f89a 3000 	ldrb.w	r3, [sl]
 800ca58:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca5a:	d015      	beq.n	800ca88 <_vfiprintf_r+0x120>
 800ca5c:	9a07      	ldr	r2, [sp, #28]
 800ca5e:	4654      	mov	r4, sl
 800ca60:	2000      	movs	r0, #0
 800ca62:	f04f 0c0a 	mov.w	ip, #10
 800ca66:	4621      	mov	r1, r4
 800ca68:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca6c:	3b30      	subs	r3, #48	@ 0x30
 800ca6e:	2b09      	cmp	r3, #9
 800ca70:	d94b      	bls.n	800cb0a <_vfiprintf_r+0x1a2>
 800ca72:	b1b0      	cbz	r0, 800caa2 <_vfiprintf_r+0x13a>
 800ca74:	9207      	str	r2, [sp, #28]
 800ca76:	e014      	b.n	800caa2 <_vfiprintf_r+0x13a>
 800ca78:	eba0 0308 	sub.w	r3, r0, r8
 800ca7c:	fa09 f303 	lsl.w	r3, r9, r3
 800ca80:	4313      	orrs	r3, r2
 800ca82:	9304      	str	r3, [sp, #16]
 800ca84:	46a2      	mov	sl, r4
 800ca86:	e7d2      	b.n	800ca2e <_vfiprintf_r+0xc6>
 800ca88:	9b03      	ldr	r3, [sp, #12]
 800ca8a:	1d19      	adds	r1, r3, #4
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	9103      	str	r1, [sp, #12]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bfbb      	ittet	lt
 800ca94:	425b      	neglt	r3, r3
 800ca96:	f042 0202 	orrlt.w	r2, r2, #2
 800ca9a:	9307      	strge	r3, [sp, #28]
 800ca9c:	9307      	strlt	r3, [sp, #28]
 800ca9e:	bfb8      	it	lt
 800caa0:	9204      	strlt	r2, [sp, #16]
 800caa2:	7823      	ldrb	r3, [r4, #0]
 800caa4:	2b2e      	cmp	r3, #46	@ 0x2e
 800caa6:	d10a      	bne.n	800cabe <_vfiprintf_r+0x156>
 800caa8:	7863      	ldrb	r3, [r4, #1]
 800caaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800caac:	d132      	bne.n	800cb14 <_vfiprintf_r+0x1ac>
 800caae:	9b03      	ldr	r3, [sp, #12]
 800cab0:	1d1a      	adds	r2, r3, #4
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	9203      	str	r2, [sp, #12]
 800cab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800caba:	3402      	adds	r4, #2
 800cabc:	9305      	str	r3, [sp, #20]
 800cabe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb94 <_vfiprintf_r+0x22c>
 800cac2:	7821      	ldrb	r1, [r4, #0]
 800cac4:	2203      	movs	r2, #3
 800cac6:	4650      	mov	r0, sl
 800cac8:	f7f3 fb8a 	bl	80001e0 <memchr>
 800cacc:	b138      	cbz	r0, 800cade <_vfiprintf_r+0x176>
 800cace:	9b04      	ldr	r3, [sp, #16]
 800cad0:	eba0 000a 	sub.w	r0, r0, sl
 800cad4:	2240      	movs	r2, #64	@ 0x40
 800cad6:	4082      	lsls	r2, r0
 800cad8:	4313      	orrs	r3, r2
 800cada:	3401      	adds	r4, #1
 800cadc:	9304      	str	r3, [sp, #16]
 800cade:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cae2:	4829      	ldr	r0, [pc, #164]	@ (800cb88 <_vfiprintf_r+0x220>)
 800cae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cae8:	2206      	movs	r2, #6
 800caea:	f7f3 fb79 	bl	80001e0 <memchr>
 800caee:	2800      	cmp	r0, #0
 800caf0:	d03f      	beq.n	800cb72 <_vfiprintf_r+0x20a>
 800caf2:	4b26      	ldr	r3, [pc, #152]	@ (800cb8c <_vfiprintf_r+0x224>)
 800caf4:	bb1b      	cbnz	r3, 800cb3e <_vfiprintf_r+0x1d6>
 800caf6:	9b03      	ldr	r3, [sp, #12]
 800caf8:	3307      	adds	r3, #7
 800cafa:	f023 0307 	bic.w	r3, r3, #7
 800cafe:	3308      	adds	r3, #8
 800cb00:	9303      	str	r3, [sp, #12]
 800cb02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb04:	443b      	add	r3, r7
 800cb06:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb08:	e76a      	b.n	800c9e0 <_vfiprintf_r+0x78>
 800cb0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb0e:	460c      	mov	r4, r1
 800cb10:	2001      	movs	r0, #1
 800cb12:	e7a8      	b.n	800ca66 <_vfiprintf_r+0xfe>
 800cb14:	2300      	movs	r3, #0
 800cb16:	3401      	adds	r4, #1
 800cb18:	9305      	str	r3, [sp, #20]
 800cb1a:	4619      	mov	r1, r3
 800cb1c:	f04f 0c0a 	mov.w	ip, #10
 800cb20:	4620      	mov	r0, r4
 800cb22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb26:	3a30      	subs	r2, #48	@ 0x30
 800cb28:	2a09      	cmp	r2, #9
 800cb2a:	d903      	bls.n	800cb34 <_vfiprintf_r+0x1cc>
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d0c6      	beq.n	800cabe <_vfiprintf_r+0x156>
 800cb30:	9105      	str	r1, [sp, #20]
 800cb32:	e7c4      	b.n	800cabe <_vfiprintf_r+0x156>
 800cb34:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb38:	4604      	mov	r4, r0
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	e7f0      	b.n	800cb20 <_vfiprintf_r+0x1b8>
 800cb3e:	ab03      	add	r3, sp, #12
 800cb40:	9300      	str	r3, [sp, #0]
 800cb42:	462a      	mov	r2, r5
 800cb44:	4b12      	ldr	r3, [pc, #72]	@ (800cb90 <_vfiprintf_r+0x228>)
 800cb46:	a904      	add	r1, sp, #16
 800cb48:	4630      	mov	r0, r6
 800cb4a:	f7fd fbbd 	bl	800a2c8 <_printf_float>
 800cb4e:	4607      	mov	r7, r0
 800cb50:	1c78      	adds	r0, r7, #1
 800cb52:	d1d6      	bne.n	800cb02 <_vfiprintf_r+0x19a>
 800cb54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb56:	07d9      	lsls	r1, r3, #31
 800cb58:	d405      	bmi.n	800cb66 <_vfiprintf_r+0x1fe>
 800cb5a:	89ab      	ldrh	r3, [r5, #12]
 800cb5c:	059a      	lsls	r2, r3, #22
 800cb5e:	d402      	bmi.n	800cb66 <_vfiprintf_r+0x1fe>
 800cb60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb62:	f7fe f927 	bl	800adb4 <__retarget_lock_release_recursive>
 800cb66:	89ab      	ldrh	r3, [r5, #12]
 800cb68:	065b      	lsls	r3, r3, #25
 800cb6a:	f53f af1f 	bmi.w	800c9ac <_vfiprintf_r+0x44>
 800cb6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb70:	e71e      	b.n	800c9b0 <_vfiprintf_r+0x48>
 800cb72:	ab03      	add	r3, sp, #12
 800cb74:	9300      	str	r3, [sp, #0]
 800cb76:	462a      	mov	r2, r5
 800cb78:	4b05      	ldr	r3, [pc, #20]	@ (800cb90 <_vfiprintf_r+0x228>)
 800cb7a:	a904      	add	r1, sp, #16
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	f7fd fe3b 	bl	800a7f8 <_printf_i>
 800cb82:	e7e4      	b.n	800cb4e <_vfiprintf_r+0x1e6>
 800cb84:	0800d01e 	.word	0x0800d01e
 800cb88:	0800d028 	.word	0x0800d028
 800cb8c:	0800a2c9 	.word	0x0800a2c9
 800cb90:	0800c945 	.word	0x0800c945
 800cb94:	0800d024 	.word	0x0800d024

0800cb98 <__swbuf_r>:
 800cb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb9a:	460e      	mov	r6, r1
 800cb9c:	4614      	mov	r4, r2
 800cb9e:	4605      	mov	r5, r0
 800cba0:	b118      	cbz	r0, 800cbaa <__swbuf_r+0x12>
 800cba2:	6a03      	ldr	r3, [r0, #32]
 800cba4:	b90b      	cbnz	r3, 800cbaa <__swbuf_r+0x12>
 800cba6:	f7fd ffd1 	bl	800ab4c <__sinit>
 800cbaa:	69a3      	ldr	r3, [r4, #24]
 800cbac:	60a3      	str	r3, [r4, #8]
 800cbae:	89a3      	ldrh	r3, [r4, #12]
 800cbb0:	071a      	lsls	r2, r3, #28
 800cbb2:	d501      	bpl.n	800cbb8 <__swbuf_r+0x20>
 800cbb4:	6923      	ldr	r3, [r4, #16]
 800cbb6:	b943      	cbnz	r3, 800cbca <__swbuf_r+0x32>
 800cbb8:	4621      	mov	r1, r4
 800cbba:	4628      	mov	r0, r5
 800cbbc:	f000 f82a 	bl	800cc14 <__swsetup_r>
 800cbc0:	b118      	cbz	r0, 800cbca <__swbuf_r+0x32>
 800cbc2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cbc6:	4638      	mov	r0, r7
 800cbc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbca:	6823      	ldr	r3, [r4, #0]
 800cbcc:	6922      	ldr	r2, [r4, #16]
 800cbce:	1a98      	subs	r0, r3, r2
 800cbd0:	6963      	ldr	r3, [r4, #20]
 800cbd2:	b2f6      	uxtb	r6, r6
 800cbd4:	4283      	cmp	r3, r0
 800cbd6:	4637      	mov	r7, r6
 800cbd8:	dc05      	bgt.n	800cbe6 <__swbuf_r+0x4e>
 800cbda:	4621      	mov	r1, r4
 800cbdc:	4628      	mov	r0, r5
 800cbde:	f7ff fd99 	bl	800c714 <_fflush_r>
 800cbe2:	2800      	cmp	r0, #0
 800cbe4:	d1ed      	bne.n	800cbc2 <__swbuf_r+0x2a>
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	3b01      	subs	r3, #1
 800cbea:	60a3      	str	r3, [r4, #8]
 800cbec:	6823      	ldr	r3, [r4, #0]
 800cbee:	1c5a      	adds	r2, r3, #1
 800cbf0:	6022      	str	r2, [r4, #0]
 800cbf2:	701e      	strb	r6, [r3, #0]
 800cbf4:	6962      	ldr	r2, [r4, #20]
 800cbf6:	1c43      	adds	r3, r0, #1
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d004      	beq.n	800cc06 <__swbuf_r+0x6e>
 800cbfc:	89a3      	ldrh	r3, [r4, #12]
 800cbfe:	07db      	lsls	r3, r3, #31
 800cc00:	d5e1      	bpl.n	800cbc6 <__swbuf_r+0x2e>
 800cc02:	2e0a      	cmp	r6, #10
 800cc04:	d1df      	bne.n	800cbc6 <__swbuf_r+0x2e>
 800cc06:	4621      	mov	r1, r4
 800cc08:	4628      	mov	r0, r5
 800cc0a:	f7ff fd83 	bl	800c714 <_fflush_r>
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d0d9      	beq.n	800cbc6 <__swbuf_r+0x2e>
 800cc12:	e7d6      	b.n	800cbc2 <__swbuf_r+0x2a>

0800cc14 <__swsetup_r>:
 800cc14:	b538      	push	{r3, r4, r5, lr}
 800cc16:	4b29      	ldr	r3, [pc, #164]	@ (800ccbc <__swsetup_r+0xa8>)
 800cc18:	4605      	mov	r5, r0
 800cc1a:	6818      	ldr	r0, [r3, #0]
 800cc1c:	460c      	mov	r4, r1
 800cc1e:	b118      	cbz	r0, 800cc28 <__swsetup_r+0x14>
 800cc20:	6a03      	ldr	r3, [r0, #32]
 800cc22:	b90b      	cbnz	r3, 800cc28 <__swsetup_r+0x14>
 800cc24:	f7fd ff92 	bl	800ab4c <__sinit>
 800cc28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc2c:	0719      	lsls	r1, r3, #28
 800cc2e:	d422      	bmi.n	800cc76 <__swsetup_r+0x62>
 800cc30:	06da      	lsls	r2, r3, #27
 800cc32:	d407      	bmi.n	800cc44 <__swsetup_r+0x30>
 800cc34:	2209      	movs	r2, #9
 800cc36:	602a      	str	r2, [r5, #0]
 800cc38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc3c:	81a3      	strh	r3, [r4, #12]
 800cc3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc42:	e033      	b.n	800ccac <__swsetup_r+0x98>
 800cc44:	0758      	lsls	r0, r3, #29
 800cc46:	d512      	bpl.n	800cc6e <__swsetup_r+0x5a>
 800cc48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc4a:	b141      	cbz	r1, 800cc5e <__swsetup_r+0x4a>
 800cc4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc50:	4299      	cmp	r1, r3
 800cc52:	d002      	beq.n	800cc5a <__swsetup_r+0x46>
 800cc54:	4628      	mov	r0, r5
 800cc56:	f7fe ff07 	bl	800ba68 <_free_r>
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc5e:	89a3      	ldrh	r3, [r4, #12]
 800cc60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc64:	81a3      	strh	r3, [r4, #12]
 800cc66:	2300      	movs	r3, #0
 800cc68:	6063      	str	r3, [r4, #4]
 800cc6a:	6923      	ldr	r3, [r4, #16]
 800cc6c:	6023      	str	r3, [r4, #0]
 800cc6e:	89a3      	ldrh	r3, [r4, #12]
 800cc70:	f043 0308 	orr.w	r3, r3, #8
 800cc74:	81a3      	strh	r3, [r4, #12]
 800cc76:	6923      	ldr	r3, [r4, #16]
 800cc78:	b94b      	cbnz	r3, 800cc8e <__swsetup_r+0x7a>
 800cc7a:	89a3      	ldrh	r3, [r4, #12]
 800cc7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc84:	d003      	beq.n	800cc8e <__swsetup_r+0x7a>
 800cc86:	4621      	mov	r1, r4
 800cc88:	4628      	mov	r0, r5
 800cc8a:	f000 f883 	bl	800cd94 <__smakebuf_r>
 800cc8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc92:	f013 0201 	ands.w	r2, r3, #1
 800cc96:	d00a      	beq.n	800ccae <__swsetup_r+0x9a>
 800cc98:	2200      	movs	r2, #0
 800cc9a:	60a2      	str	r2, [r4, #8]
 800cc9c:	6962      	ldr	r2, [r4, #20]
 800cc9e:	4252      	negs	r2, r2
 800cca0:	61a2      	str	r2, [r4, #24]
 800cca2:	6922      	ldr	r2, [r4, #16]
 800cca4:	b942      	cbnz	r2, 800ccb8 <__swsetup_r+0xa4>
 800cca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ccaa:	d1c5      	bne.n	800cc38 <__swsetup_r+0x24>
 800ccac:	bd38      	pop	{r3, r4, r5, pc}
 800ccae:	0799      	lsls	r1, r3, #30
 800ccb0:	bf58      	it	pl
 800ccb2:	6962      	ldrpl	r2, [r4, #20]
 800ccb4:	60a2      	str	r2, [r4, #8]
 800ccb6:	e7f4      	b.n	800cca2 <__swsetup_r+0x8e>
 800ccb8:	2000      	movs	r0, #0
 800ccba:	e7f7      	b.n	800ccac <__swsetup_r+0x98>
 800ccbc:	20000110 	.word	0x20000110

0800ccc0 <_raise_r>:
 800ccc0:	291f      	cmp	r1, #31
 800ccc2:	b538      	push	{r3, r4, r5, lr}
 800ccc4:	4605      	mov	r5, r0
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	d904      	bls.n	800ccd4 <_raise_r+0x14>
 800ccca:	2316      	movs	r3, #22
 800cccc:	6003      	str	r3, [r0, #0]
 800ccce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccd2:	bd38      	pop	{r3, r4, r5, pc}
 800ccd4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ccd6:	b112      	cbz	r2, 800ccde <_raise_r+0x1e>
 800ccd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccdc:	b94b      	cbnz	r3, 800ccf2 <_raise_r+0x32>
 800ccde:	4628      	mov	r0, r5
 800cce0:	f000 f830 	bl	800cd44 <_getpid_r>
 800cce4:	4622      	mov	r2, r4
 800cce6:	4601      	mov	r1, r0
 800cce8:	4628      	mov	r0, r5
 800ccea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccee:	f000 b817 	b.w	800cd20 <_kill_r>
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d00a      	beq.n	800cd0c <_raise_r+0x4c>
 800ccf6:	1c59      	adds	r1, r3, #1
 800ccf8:	d103      	bne.n	800cd02 <_raise_r+0x42>
 800ccfa:	2316      	movs	r3, #22
 800ccfc:	6003      	str	r3, [r0, #0]
 800ccfe:	2001      	movs	r0, #1
 800cd00:	e7e7      	b.n	800ccd2 <_raise_r+0x12>
 800cd02:	2100      	movs	r1, #0
 800cd04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cd08:	4620      	mov	r0, r4
 800cd0a:	4798      	blx	r3
 800cd0c:	2000      	movs	r0, #0
 800cd0e:	e7e0      	b.n	800ccd2 <_raise_r+0x12>

0800cd10 <raise>:
 800cd10:	4b02      	ldr	r3, [pc, #8]	@ (800cd1c <raise+0xc>)
 800cd12:	4601      	mov	r1, r0
 800cd14:	6818      	ldr	r0, [r3, #0]
 800cd16:	f7ff bfd3 	b.w	800ccc0 <_raise_r>
 800cd1a:	bf00      	nop
 800cd1c:	20000110 	.word	0x20000110

0800cd20 <_kill_r>:
 800cd20:	b538      	push	{r3, r4, r5, lr}
 800cd22:	4d07      	ldr	r5, [pc, #28]	@ (800cd40 <_kill_r+0x20>)
 800cd24:	2300      	movs	r3, #0
 800cd26:	4604      	mov	r4, r0
 800cd28:	4608      	mov	r0, r1
 800cd2a:	4611      	mov	r1, r2
 800cd2c:	602b      	str	r3, [r5, #0]
 800cd2e:	f7f4 fec1 	bl	8001ab4 <_kill>
 800cd32:	1c43      	adds	r3, r0, #1
 800cd34:	d102      	bne.n	800cd3c <_kill_r+0x1c>
 800cd36:	682b      	ldr	r3, [r5, #0]
 800cd38:	b103      	cbz	r3, 800cd3c <_kill_r+0x1c>
 800cd3a:	6023      	str	r3, [r4, #0]
 800cd3c:	bd38      	pop	{r3, r4, r5, pc}
 800cd3e:	bf00      	nop
 800cd40:	20002194 	.word	0x20002194

0800cd44 <_getpid_r>:
 800cd44:	f7f4 beae 	b.w	8001aa4 <_getpid>

0800cd48 <__swhatbuf_r>:
 800cd48:	b570      	push	{r4, r5, r6, lr}
 800cd4a:	460c      	mov	r4, r1
 800cd4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd50:	2900      	cmp	r1, #0
 800cd52:	b096      	sub	sp, #88	@ 0x58
 800cd54:	4615      	mov	r5, r2
 800cd56:	461e      	mov	r6, r3
 800cd58:	da0d      	bge.n	800cd76 <__swhatbuf_r+0x2e>
 800cd5a:	89a3      	ldrh	r3, [r4, #12]
 800cd5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cd60:	f04f 0100 	mov.w	r1, #0
 800cd64:	bf14      	ite	ne
 800cd66:	2340      	movne	r3, #64	@ 0x40
 800cd68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	6031      	str	r1, [r6, #0]
 800cd70:	602b      	str	r3, [r5, #0]
 800cd72:	b016      	add	sp, #88	@ 0x58
 800cd74:	bd70      	pop	{r4, r5, r6, pc}
 800cd76:	466a      	mov	r2, sp
 800cd78:	f000 f848 	bl	800ce0c <_fstat_r>
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	dbec      	blt.n	800cd5a <__swhatbuf_r+0x12>
 800cd80:	9901      	ldr	r1, [sp, #4]
 800cd82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd8a:	4259      	negs	r1, r3
 800cd8c:	4159      	adcs	r1, r3
 800cd8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd92:	e7eb      	b.n	800cd6c <__swhatbuf_r+0x24>

0800cd94 <__smakebuf_r>:
 800cd94:	898b      	ldrh	r3, [r1, #12]
 800cd96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd98:	079d      	lsls	r5, r3, #30
 800cd9a:	4606      	mov	r6, r0
 800cd9c:	460c      	mov	r4, r1
 800cd9e:	d507      	bpl.n	800cdb0 <__smakebuf_r+0x1c>
 800cda0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cda4:	6023      	str	r3, [r4, #0]
 800cda6:	6123      	str	r3, [r4, #16]
 800cda8:	2301      	movs	r3, #1
 800cdaa:	6163      	str	r3, [r4, #20]
 800cdac:	b003      	add	sp, #12
 800cdae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdb0:	ab01      	add	r3, sp, #4
 800cdb2:	466a      	mov	r2, sp
 800cdb4:	f7ff ffc8 	bl	800cd48 <__swhatbuf_r>
 800cdb8:	9f00      	ldr	r7, [sp, #0]
 800cdba:	4605      	mov	r5, r0
 800cdbc:	4639      	mov	r1, r7
 800cdbe:	4630      	mov	r0, r6
 800cdc0:	f7fe fec6 	bl	800bb50 <_malloc_r>
 800cdc4:	b948      	cbnz	r0, 800cdda <__smakebuf_r+0x46>
 800cdc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdca:	059a      	lsls	r2, r3, #22
 800cdcc:	d4ee      	bmi.n	800cdac <__smakebuf_r+0x18>
 800cdce:	f023 0303 	bic.w	r3, r3, #3
 800cdd2:	f043 0302 	orr.w	r3, r3, #2
 800cdd6:	81a3      	strh	r3, [r4, #12]
 800cdd8:	e7e2      	b.n	800cda0 <__smakebuf_r+0xc>
 800cdda:	89a3      	ldrh	r3, [r4, #12]
 800cddc:	6020      	str	r0, [r4, #0]
 800cdde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde2:	81a3      	strh	r3, [r4, #12]
 800cde4:	9b01      	ldr	r3, [sp, #4]
 800cde6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cdea:	b15b      	cbz	r3, 800ce04 <__smakebuf_r+0x70>
 800cdec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdf0:	4630      	mov	r0, r6
 800cdf2:	f000 f81d 	bl	800ce30 <_isatty_r>
 800cdf6:	b128      	cbz	r0, 800ce04 <__smakebuf_r+0x70>
 800cdf8:	89a3      	ldrh	r3, [r4, #12]
 800cdfa:	f023 0303 	bic.w	r3, r3, #3
 800cdfe:	f043 0301 	orr.w	r3, r3, #1
 800ce02:	81a3      	strh	r3, [r4, #12]
 800ce04:	89a3      	ldrh	r3, [r4, #12]
 800ce06:	431d      	orrs	r5, r3
 800ce08:	81a5      	strh	r5, [r4, #12]
 800ce0a:	e7cf      	b.n	800cdac <__smakebuf_r+0x18>

0800ce0c <_fstat_r>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	4d07      	ldr	r5, [pc, #28]	@ (800ce2c <_fstat_r+0x20>)
 800ce10:	2300      	movs	r3, #0
 800ce12:	4604      	mov	r4, r0
 800ce14:	4608      	mov	r0, r1
 800ce16:	4611      	mov	r1, r2
 800ce18:	602b      	str	r3, [r5, #0]
 800ce1a:	f7f4 feab 	bl	8001b74 <_fstat>
 800ce1e:	1c43      	adds	r3, r0, #1
 800ce20:	d102      	bne.n	800ce28 <_fstat_r+0x1c>
 800ce22:	682b      	ldr	r3, [r5, #0]
 800ce24:	b103      	cbz	r3, 800ce28 <_fstat_r+0x1c>
 800ce26:	6023      	str	r3, [r4, #0]
 800ce28:	bd38      	pop	{r3, r4, r5, pc}
 800ce2a:	bf00      	nop
 800ce2c:	20002194 	.word	0x20002194

0800ce30 <_isatty_r>:
 800ce30:	b538      	push	{r3, r4, r5, lr}
 800ce32:	4d06      	ldr	r5, [pc, #24]	@ (800ce4c <_isatty_r+0x1c>)
 800ce34:	2300      	movs	r3, #0
 800ce36:	4604      	mov	r4, r0
 800ce38:	4608      	mov	r0, r1
 800ce3a:	602b      	str	r3, [r5, #0]
 800ce3c:	f7f4 feaa 	bl	8001b94 <_isatty>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <_isatty_r+0x1a>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	b103      	cbz	r3, 800ce4a <_isatty_r+0x1a>
 800ce48:	6023      	str	r3, [r4, #0]
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	20002194 	.word	0x20002194

0800ce50 <_init>:
 800ce50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce52:	bf00      	nop
 800ce54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce56:	bc08      	pop	{r3}
 800ce58:	469e      	mov	lr, r3
 800ce5a:	4770      	bx	lr

0800ce5c <_fini>:
 800ce5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce5e:	bf00      	nop
 800ce60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce62:	bc08      	pop	{r3}
 800ce64:	469e      	mov	lr, r3
 800ce66:	4770      	bx	lr
