-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pFFT_positCos is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_sign : IN STD_LOGIC_VECTOR (0 downto 0);
    x_isZero : IN STD_LOGIC_VECTOR (0 downto 0);
    x_regime : IN STD_LOGIC_VECTOR (5 downto 0);
    x_exponent : IN STD_LOGIC_VECTOR (0 downto 0);
    x_mantissa : IN STD_LOGIC_VECTOR (29 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (29 downto 0) );
end;


architecture behav of pFFT_positCos is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv30_20000000 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal x_mantissa_read_reg_885 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_exponent_read_reg_890 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_regime_read_reg_895 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_isZero_read_read_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_read_reg_900_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_sign_read_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_reg_909_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922 : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal negate_reg_922_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal regime_3_fu_370_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_3_reg_926 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln820_5_fu_378_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln820_5_reg_933 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln820_5_reg_933_pp0_iter27_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_16_fu_392_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_16_reg_939 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_16_reg_939_pp0_iter27_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln820_fu_417_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln820_reg_945 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_10_fu_429_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_10_reg_950 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln748_2_fu_437_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln748_2_reg_956 : STD_LOGIC_VECTOR (59 downto 0);
    signal mantissa_17_fu_562_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter28_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter29_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter30_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter31_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter32_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter33_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter34_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_17_reg_961_pp0_iter35_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal sf_in_fu_569_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sf_in_reg_967 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_fu_603_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter28_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_11_reg_972_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal mantissa_18_fu_736_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter29_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter30_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter31_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter32_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter33_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter34_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter35_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter36_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter37_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter38_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter39_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter40_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter41_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter42_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_18_reg_979_pp0_iter43_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal result_regime_fu_771_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_regime_reg_984_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal result_sign_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_isZero_reg_994 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_regime_12_reg_999 : STD_LOGIC_VECTOR (5 downto 0);
    signal result_exponent_reg_1004 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_mantissa_reg_1009 : STD_LOGIC_VECTOR (29 downto 0);
    signal x_sign_69_reg_1014 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_isZero_70_reg_1019 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_regime_71_reg_1024 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_exponent_72_reg_1029 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mantissa_73_reg_1034 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_pReduceAngle_fu_169_ap_start : STD_LOGIC;
    signal grp_pReduceAngle_fu_169_ap_done : STD_LOGIC;
    signal grp_pReduceAngle_fu_169_ap_idle : STD_LOGIC;
    signal grp_pReduceAngle_fu_169_ap_ready : STD_LOGIC;
    signal grp_pReduceAngle_fu_169_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pReduceAngle_fu_169_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_pReduceAngle_fu_169_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pReduceAngle_fu_169_ap_return_3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_pReduceAngle_fu_169_ap_return_4 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_177_ap_start : STD_LOGIC;
    signal grp_positAdd_fu_177_ap_done : STD_LOGIC;
    signal grp_positAdd_fu_177_ap_idle : STD_LOGIC;
    signal grp_positAdd_fu_177_ap_ready : STD_LOGIC;
    signal grp_positAdd_fu_177_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_177_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_177_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_positAdd_fu_177_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_177_ap_return_4 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_positAdd_fu_198_ap_start : STD_LOGIC;
    signal grp_positAdd_fu_198_ap_done : STD_LOGIC;
    signal grp_positAdd_fu_198_ap_idle : STD_LOGIC;
    signal grp_positAdd_fu_198_ap_ready : STD_LOGIC;
    signal grp_positAdd_fu_198_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_198_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_198_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_positAdd_fu_198_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_198_ap_return_4 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_positAdd_fu_214_ap_start : STD_LOGIC;
    signal grp_positAdd_fu_214_ap_done : STD_LOGIC;
    signal grp_positAdd_fu_214_ap_idle : STD_LOGIC;
    signal grp_positAdd_fu_214_ap_ready : STD_LOGIC;
    signal grp_positAdd_fu_214_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_214_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_214_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_positAdd_fu_214_ap_return_3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_positAdd_fu_214_ap_return_4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_agg_result_01_1_phi_fu_108_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104 : STD_LOGIC_VECTOR (0 downto 0);
    signal negated_posit_sign_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_agg_result_12_1_phi_fu_121_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_agg_result_3_1_phi_fu_134_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_agg_result_4_1_phi_fu_147_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_agg_result_5_1_phi_fu_160_p6 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_pReduceAngle_fu_169_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp59 : BOOLEAN;
    signal grp_positAdd_fu_177_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp171 : BOOLEAN;
    signal grp_positAdd_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp184 : BOOLEAN;
    signal grp_positAdd_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp197 : BOOLEAN;
    signal mant_fu_230_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln748_fu_262_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal mant_fu_230_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mant_1_fu_234_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal mant_1_fu_234_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mant_2_fu_238_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal mant_2_fu_238_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln757_3_fu_276_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln757_fu_284_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln_fu_268_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_r_fu_288_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_fu_298_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mant_fu_230_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_fu_320_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ovf_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_4_fu_330_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln734_fu_294_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mantissa_fu_338_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_5_fu_346_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln771_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_11_fu_354_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln820_2_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_6_fu_362_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln804_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln803_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln820_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln804_fu_410_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_i6_fu_452_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal mant_1_fu_234_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln734_1_fu_442_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ovf_1_fu_468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_6_fu_476_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln734_fu_446_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mantissa_8_fu_484_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_9_fu_492_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln771_1_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_12_fu_500_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_5_fu_516_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln804_1_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln803_1_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln820_3_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln804_1_fu_536_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln820_4_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_10_fu_508_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal regime_11_fu_549_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln629_fu_575_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_in_1_fu_579_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_585_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln631_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_regime_6_fu_599_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln755_1_fu_618_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln755_fu_611_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_r_8_fu_625_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i1_fu_631_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal mant_2_fu_238_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln755_fu_621_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ovf_2_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_9_fu_653_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mantissa_12_fu_659_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_13_fu_667_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln771_2_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_r_13_fu_675_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_8_fu_691_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln804_2_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln803_2_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln820_5_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln804_2_fu_711_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln820_6_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_14_fu_683_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal regime_fu_724_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln629_1_fu_743_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_in_2_fu_747_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_753_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln631_1_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_regime_7_fu_767_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to50 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mant_2_fu_238_p10 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_condition_499 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component pFFT_pReduceAngle IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_sign : IN STD_LOGIC_VECTOR (0 downto 0);
        x_regime : IN STD_LOGIC_VECTOR (5 downto 0);
        x_exponent : IN STD_LOGIC_VECTOR (0 downto 0);
        x_mantissa : IN STD_LOGIC_VECTOR (29 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (29 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component pFFT_positAdd IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x_sign : IN STD_LOGIC_VECTOR (0 downto 0);
        x_isZero : IN STD_LOGIC_VECTOR (0 downto 0);
        x_regime1 : IN STD_LOGIC_VECTOR (5 downto 0);
        x_exponent2 : IN STD_LOGIC_VECTOR (0 downto 0);
        x_mantissa3 : IN STD_LOGIC_VECTOR (29 downto 0);
        y_sign_val : IN STD_LOGIC_VECTOR (0 downto 0);
        y_isZero_val : IN STD_LOGIC_VECTOR (0 downto 0);
        y_regime1_val : IN STD_LOGIC_VECTOR (5 downto 0);
        y_exponent2_val : IN STD_LOGIC_VECTOR (0 downto 0);
        y_mantissa3_val : IN STD_LOGIC_VECTOR (29 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component pFFT_mul_30ns_30ns_60_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        dout : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;



begin
    grp_pReduceAngle_fu_169 : component pFFT_pReduceAngle
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pReduceAngle_fu_169_ap_start,
        ap_done => grp_pReduceAngle_fu_169_ap_done,
        ap_idle => grp_pReduceAngle_fu_169_ap_idle,
        ap_ready => grp_pReduceAngle_fu_169_ap_ready,
        x_sign => x_sign_read_reg_904,
        x_regime => x_regime_read_reg_895,
        x_exponent => x_exponent_read_reg_890,
        x_mantissa => x_mantissa_read_reg_885,
        ap_return_0 => grp_pReduceAngle_fu_169_ap_return_0,
        ap_return_1 => grp_pReduceAngle_fu_169_ap_return_1,
        ap_return_2 => grp_pReduceAngle_fu_169_ap_return_2,
        ap_return_3 => grp_pReduceAngle_fu_169_ap_return_3,
        ap_return_4 => grp_pReduceAngle_fu_169_ap_return_4);

    grp_positAdd_fu_177 : component pFFT_positAdd
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_positAdd_fu_177_ap_start,
        ap_done => grp_positAdd_fu_177_ap_done,
        ap_idle => grp_positAdd_fu_177_ap_idle,
        ap_ready => grp_positAdd_fu_177_ap_ready,
        ap_ce => ap_const_logic_1,
        x_sign => ap_const_lv1_0,
        x_isZero => ap_const_lv1_0,
        x_regime1 => ap_const_lv6_0,
        x_exponent2 => ap_const_lv1_0,
        x_mantissa3 => ap_const_lv30_20000000,
        y_sign_val => ap_const_lv1_1,
        y_isZero_val => y_isZero_reg_909_pp0_iter27_reg,
        y_regime1_val => sf_in_reg_967,
        y_exponent2_val => ap_const_lv1_0,
        y_mantissa3_val => mantissa_16_reg_939_pp0_iter27_reg,
        ap_return_0 => grp_positAdd_fu_177_ap_return_0,
        ap_return_1 => grp_positAdd_fu_177_ap_return_1,
        ap_return_2 => grp_positAdd_fu_177_ap_return_2,
        ap_return_3 => grp_positAdd_fu_177_ap_return_3,
        ap_return_4 => grp_positAdd_fu_177_ap_return_4);

    grp_positAdd_fu_198 : component pFFT_positAdd
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_positAdd_fu_198_ap_start,
        ap_done => grp_positAdd_fu_198_ap_done,
        ap_idle => grp_positAdd_fu_198_ap_idle,
        ap_ready => grp_positAdd_fu_198_ap_ready,
        ap_ce => ap_const_logic_1,
        x_sign => result_sign_reg_989,
        x_isZero => result_isZero_reg_994,
        x_regime1 => result_regime_12_reg_999,
        x_exponent2 => result_exponent_reg_1004,
        x_mantissa3 => result_mantissa_reg_1009,
        y_sign_val => ap_const_lv1_0,
        y_isZero_val => y_isZero_reg_909_pp0_iter35_reg,
        y_regime1_val => result_regime_11_reg_972_pp0_iter35_reg,
        y_exponent2_val => ap_const_lv1_0,
        y_mantissa3_val => mantissa_17_reg_961_pp0_iter35_reg,
        ap_return_0 => grp_positAdd_fu_198_ap_return_0,
        ap_return_1 => grp_positAdd_fu_198_ap_return_1,
        ap_return_2 => grp_positAdd_fu_198_ap_return_2,
        ap_return_3 => grp_positAdd_fu_198_ap_return_3,
        ap_return_4 => grp_positAdd_fu_198_ap_return_4);

    grp_positAdd_fu_214 : component pFFT_positAdd
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_positAdd_fu_214_ap_start,
        ap_done => grp_positAdd_fu_214_ap_done,
        ap_idle => grp_positAdd_fu_214_ap_idle,
        ap_ready => grp_positAdd_fu_214_ap_ready,
        ap_ce => ap_const_logic_1,
        x_sign => x_sign_69_reg_1014,
        x_isZero => x_isZero_70_reg_1019,
        x_regime1 => x_regime_71_reg_1024,
        x_exponent2 => x_exponent_72_reg_1029,
        x_mantissa3 => x_mantissa_73_reg_1034,
        y_sign_val => ap_const_lv1_1,
        y_isZero_val => y_isZero_reg_909_pp0_iter43_reg,
        y_regime1_val => result_regime_reg_984_pp0_iter43_reg,
        y_exponent2_val => ap_const_lv1_0,
        y_mantissa3_val => mantissa_18_reg_979_pp0_iter43_reg,
        ap_return_0 => grp_positAdd_fu_214_ap_return_0,
        ap_return_1 => grp_positAdd_fu_214_ap_return_1,
        ap_return_2 => grp_positAdd_fu_214_ap_return_2,
        ap_return_3 => grp_positAdd_fu_214_ap_return_3,
        ap_return_4 => grp_positAdd_fu_214_ap_return_4);

    mul_30ns_30ns_60_1_1_U90 : component pFFT_mul_30ns_30ns_60_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 60)
    port map (
        din0 => mant_fu_230_p0,
        din1 => mant_fu_230_p1,
        dout => mant_fu_230_p2);

    mul_30ns_30ns_60_1_1_U91 : component pFFT_mul_30ns_30ns_60_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 60)
    port map (
        din0 => mant_1_fu_234_p0,
        din1 => mant_1_fu_234_p1,
        dout => mant_1_fu_234_p2);

    mul_30ns_30ns_60_1_1_U92 : component pFFT_mul_30ns_30ns_60_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        dout_WIDTH => 60)
    port map (
        din0 => mant_2_fu_238_p0,
        din1 => mant_2_fu_238_p1,
        dout => mant_2_fu_238_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_pReduceAngle_fu_169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pReduceAngle_fu_169_ap_start_reg <= ap_const_logic_0;
            else
                if (((x_isZero_read_read_fu_92_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_pReduceAngle_fu_169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pReduceAngle_fu_169_ap_ready = ap_const_logic_1)) then 
                    grp_pReduceAngle_fu_169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_positAdd_fu_177_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_positAdd_fu_177_ap_start_reg <= ap_const_logic_0;
            else
                if (((x_isZero_read_reg_900_pp0_iter26_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
                    grp_positAdd_fu_177_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_positAdd_fu_177_ap_ready = ap_const_logic_1)) then 
                    grp_positAdd_fu_177_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_positAdd_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_positAdd_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if (((x_isZero_read_reg_900_pp0_iter34_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter35 = ap_const_logic_1))) then 
                    grp_positAdd_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_positAdd_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_positAdd_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_positAdd_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_positAdd_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if (((x_isZero_read_reg_900_pp0_iter42_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then 
                    grp_positAdd_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_positAdd_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_positAdd_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((x_isZero_read_read_fu_92_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((x_isZero_read_read_fu_92_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((x_isZero_read_read_fu_92_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130 <= ap_const_lv6_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((x_isZero_read_read_fu_92_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((x_isZero_read_read_fu_92_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156 <= ap_const_lv30_20000000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter32 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter35 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter42 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter46 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter47 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter48 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter50 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104;
                ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117;
                ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130;
                ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143;
                ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                mantissa_16_reg_939 <= mantissa_16_fu_392_p3;
                mantissa_16_reg_939_pp0_iter27_reg <= mantissa_16_reg_939;
                mantissa_17_reg_961 <= mantissa_17_fu_562_p3;
                mantissa_17_reg_961_pp0_iter28_reg <= mantissa_17_reg_961;
                mantissa_17_reg_961_pp0_iter29_reg <= mantissa_17_reg_961_pp0_iter28_reg;
                mantissa_17_reg_961_pp0_iter30_reg <= mantissa_17_reg_961_pp0_iter29_reg;
                mantissa_17_reg_961_pp0_iter31_reg <= mantissa_17_reg_961_pp0_iter30_reg;
                mantissa_17_reg_961_pp0_iter32_reg <= mantissa_17_reg_961_pp0_iter31_reg;
                mantissa_17_reg_961_pp0_iter33_reg <= mantissa_17_reg_961_pp0_iter32_reg;
                mantissa_17_reg_961_pp0_iter34_reg <= mantissa_17_reg_961_pp0_iter33_reg;
                mantissa_17_reg_961_pp0_iter35_reg <= mantissa_17_reg_961_pp0_iter34_reg;
                mantissa_18_reg_979 <= mantissa_18_fu_736_p3;
                mantissa_18_reg_979_pp0_iter29_reg <= mantissa_18_reg_979;
                mantissa_18_reg_979_pp0_iter30_reg <= mantissa_18_reg_979_pp0_iter29_reg;
                mantissa_18_reg_979_pp0_iter31_reg <= mantissa_18_reg_979_pp0_iter30_reg;
                mantissa_18_reg_979_pp0_iter32_reg <= mantissa_18_reg_979_pp0_iter31_reg;
                mantissa_18_reg_979_pp0_iter33_reg <= mantissa_18_reg_979_pp0_iter32_reg;
                mantissa_18_reg_979_pp0_iter34_reg <= mantissa_18_reg_979_pp0_iter33_reg;
                mantissa_18_reg_979_pp0_iter35_reg <= mantissa_18_reg_979_pp0_iter34_reg;
                mantissa_18_reg_979_pp0_iter36_reg <= mantissa_18_reg_979_pp0_iter35_reg;
                mantissa_18_reg_979_pp0_iter37_reg <= mantissa_18_reg_979_pp0_iter36_reg;
                mantissa_18_reg_979_pp0_iter38_reg <= mantissa_18_reg_979_pp0_iter37_reg;
                mantissa_18_reg_979_pp0_iter39_reg <= mantissa_18_reg_979_pp0_iter38_reg;
                mantissa_18_reg_979_pp0_iter40_reg <= mantissa_18_reg_979_pp0_iter39_reg;
                mantissa_18_reg_979_pp0_iter41_reg <= mantissa_18_reg_979_pp0_iter40_reg;
                mantissa_18_reg_979_pp0_iter42_reg <= mantissa_18_reg_979_pp0_iter41_reg;
                mantissa_18_reg_979_pp0_iter43_reg <= mantissa_18_reg_979_pp0_iter42_reg;
                negate_reg_922 <= grp_pReduceAngle_fu_169_ap_return_4;
                negate_reg_922_pp0_iter27_reg <= negate_reg_922;
                negate_reg_922_pp0_iter28_reg <= negate_reg_922_pp0_iter27_reg;
                negate_reg_922_pp0_iter29_reg <= negate_reg_922_pp0_iter28_reg;
                negate_reg_922_pp0_iter30_reg <= negate_reg_922_pp0_iter29_reg;
                negate_reg_922_pp0_iter31_reg <= negate_reg_922_pp0_iter30_reg;
                negate_reg_922_pp0_iter32_reg <= negate_reg_922_pp0_iter31_reg;
                negate_reg_922_pp0_iter33_reg <= negate_reg_922_pp0_iter32_reg;
                negate_reg_922_pp0_iter34_reg <= negate_reg_922_pp0_iter33_reg;
                negate_reg_922_pp0_iter35_reg <= negate_reg_922_pp0_iter34_reg;
                negate_reg_922_pp0_iter36_reg <= negate_reg_922_pp0_iter35_reg;
                negate_reg_922_pp0_iter37_reg <= negate_reg_922_pp0_iter36_reg;
                negate_reg_922_pp0_iter38_reg <= negate_reg_922_pp0_iter37_reg;
                negate_reg_922_pp0_iter39_reg <= negate_reg_922_pp0_iter38_reg;
                negate_reg_922_pp0_iter40_reg <= negate_reg_922_pp0_iter39_reg;
                negate_reg_922_pp0_iter41_reg <= negate_reg_922_pp0_iter40_reg;
                negate_reg_922_pp0_iter42_reg <= negate_reg_922_pp0_iter41_reg;
                negate_reg_922_pp0_iter43_reg <= negate_reg_922_pp0_iter42_reg;
                negate_reg_922_pp0_iter44_reg <= negate_reg_922_pp0_iter43_reg;
                negate_reg_922_pp0_iter45_reg <= negate_reg_922_pp0_iter44_reg;
                negate_reg_922_pp0_iter46_reg <= negate_reg_922_pp0_iter45_reg;
                negate_reg_922_pp0_iter47_reg <= negate_reg_922_pp0_iter46_reg;
                negate_reg_922_pp0_iter48_reg <= negate_reg_922_pp0_iter47_reg;
                negate_reg_922_pp0_iter49_reg <= negate_reg_922_pp0_iter48_reg;
                negate_reg_922_pp0_iter50_reg <= negate_reg_922_pp0_iter49_reg;
                regime_10_reg_950 <= regime_10_fu_429_p3;
                regime_3_reg_926 <= regime_3_fu_370_p3;
                result_exponent_reg_1004 <= grp_positAdd_fu_177_ap_return_3;
                result_isZero_reg_994 <= grp_positAdd_fu_177_ap_return_1;
                result_mantissa_reg_1009 <= grp_positAdd_fu_177_ap_return_4;
                result_regime_11_reg_972 <= result_regime_11_fu_603_p3;
                result_regime_11_reg_972_pp0_iter28_reg <= result_regime_11_reg_972;
                result_regime_11_reg_972_pp0_iter29_reg <= result_regime_11_reg_972_pp0_iter28_reg;
                result_regime_11_reg_972_pp0_iter30_reg <= result_regime_11_reg_972_pp0_iter29_reg;
                result_regime_11_reg_972_pp0_iter31_reg <= result_regime_11_reg_972_pp0_iter30_reg;
                result_regime_11_reg_972_pp0_iter32_reg <= result_regime_11_reg_972_pp0_iter31_reg;
                result_regime_11_reg_972_pp0_iter33_reg <= result_regime_11_reg_972_pp0_iter32_reg;
                result_regime_11_reg_972_pp0_iter34_reg <= result_regime_11_reg_972_pp0_iter33_reg;
                result_regime_11_reg_972_pp0_iter35_reg <= result_regime_11_reg_972_pp0_iter34_reg;
                result_regime_12_reg_999 <= grp_positAdd_fu_177_ap_return_2;
                result_regime_reg_984 <= result_regime_fu_771_p3;
                result_regime_reg_984_pp0_iter29_reg <= result_regime_reg_984;
                result_regime_reg_984_pp0_iter30_reg <= result_regime_reg_984_pp0_iter29_reg;
                result_regime_reg_984_pp0_iter31_reg <= result_regime_reg_984_pp0_iter30_reg;
                result_regime_reg_984_pp0_iter32_reg <= result_regime_reg_984_pp0_iter31_reg;
                result_regime_reg_984_pp0_iter33_reg <= result_regime_reg_984_pp0_iter32_reg;
                result_regime_reg_984_pp0_iter34_reg <= result_regime_reg_984_pp0_iter33_reg;
                result_regime_reg_984_pp0_iter35_reg <= result_regime_reg_984_pp0_iter34_reg;
                result_regime_reg_984_pp0_iter36_reg <= result_regime_reg_984_pp0_iter35_reg;
                result_regime_reg_984_pp0_iter37_reg <= result_regime_reg_984_pp0_iter36_reg;
                result_regime_reg_984_pp0_iter38_reg <= result_regime_reg_984_pp0_iter37_reg;
                result_regime_reg_984_pp0_iter39_reg <= result_regime_reg_984_pp0_iter38_reg;
                result_regime_reg_984_pp0_iter40_reg <= result_regime_reg_984_pp0_iter39_reg;
                result_regime_reg_984_pp0_iter41_reg <= result_regime_reg_984_pp0_iter40_reg;
                result_regime_reg_984_pp0_iter42_reg <= result_regime_reg_984_pp0_iter41_reg;
                result_regime_reg_984_pp0_iter43_reg <= result_regime_reg_984_pp0_iter42_reg;
                result_sign_reg_989 <= grp_positAdd_fu_177_ap_return_0;
                    select_ln820_5_reg_933(29) <= select_ln820_5_fu_378_p3(29);
                    select_ln820_5_reg_933_pp0_iter27_reg(29) <= select_ln820_5_reg_933(29);
                    select_ln820_reg_945(4 downto 1) <= select_ln820_fu_417_p3(4 downto 1);
                sf_in_reg_967 <= sf_in_fu_569_p2;
                x_exponent_72_reg_1029 <= grp_positAdd_fu_198_ap_return_3;
                x_isZero_70_reg_1019 <= grp_positAdd_fu_198_ap_return_1;
                x_isZero_read_reg_900_pp0_iter10_reg <= x_isZero_read_reg_900_pp0_iter9_reg;
                x_isZero_read_reg_900_pp0_iter11_reg <= x_isZero_read_reg_900_pp0_iter10_reg;
                x_isZero_read_reg_900_pp0_iter12_reg <= x_isZero_read_reg_900_pp0_iter11_reg;
                x_isZero_read_reg_900_pp0_iter13_reg <= x_isZero_read_reg_900_pp0_iter12_reg;
                x_isZero_read_reg_900_pp0_iter14_reg <= x_isZero_read_reg_900_pp0_iter13_reg;
                x_isZero_read_reg_900_pp0_iter15_reg <= x_isZero_read_reg_900_pp0_iter14_reg;
                x_isZero_read_reg_900_pp0_iter16_reg <= x_isZero_read_reg_900_pp0_iter15_reg;
                x_isZero_read_reg_900_pp0_iter17_reg <= x_isZero_read_reg_900_pp0_iter16_reg;
                x_isZero_read_reg_900_pp0_iter18_reg <= x_isZero_read_reg_900_pp0_iter17_reg;
                x_isZero_read_reg_900_pp0_iter19_reg <= x_isZero_read_reg_900_pp0_iter18_reg;
                x_isZero_read_reg_900_pp0_iter20_reg <= x_isZero_read_reg_900_pp0_iter19_reg;
                x_isZero_read_reg_900_pp0_iter21_reg <= x_isZero_read_reg_900_pp0_iter20_reg;
                x_isZero_read_reg_900_pp0_iter22_reg <= x_isZero_read_reg_900_pp0_iter21_reg;
                x_isZero_read_reg_900_pp0_iter23_reg <= x_isZero_read_reg_900_pp0_iter22_reg;
                x_isZero_read_reg_900_pp0_iter24_reg <= x_isZero_read_reg_900_pp0_iter23_reg;
                x_isZero_read_reg_900_pp0_iter25_reg <= x_isZero_read_reg_900_pp0_iter24_reg;
                x_isZero_read_reg_900_pp0_iter26_reg <= x_isZero_read_reg_900_pp0_iter25_reg;
                x_isZero_read_reg_900_pp0_iter27_reg <= x_isZero_read_reg_900_pp0_iter26_reg;
                x_isZero_read_reg_900_pp0_iter28_reg <= x_isZero_read_reg_900_pp0_iter27_reg;
                x_isZero_read_reg_900_pp0_iter29_reg <= x_isZero_read_reg_900_pp0_iter28_reg;
                x_isZero_read_reg_900_pp0_iter2_reg <= x_isZero_read_reg_900_pp0_iter1_reg;
                x_isZero_read_reg_900_pp0_iter30_reg <= x_isZero_read_reg_900_pp0_iter29_reg;
                x_isZero_read_reg_900_pp0_iter31_reg <= x_isZero_read_reg_900_pp0_iter30_reg;
                x_isZero_read_reg_900_pp0_iter32_reg <= x_isZero_read_reg_900_pp0_iter31_reg;
                x_isZero_read_reg_900_pp0_iter33_reg <= x_isZero_read_reg_900_pp0_iter32_reg;
                x_isZero_read_reg_900_pp0_iter34_reg <= x_isZero_read_reg_900_pp0_iter33_reg;
                x_isZero_read_reg_900_pp0_iter35_reg <= x_isZero_read_reg_900_pp0_iter34_reg;
                x_isZero_read_reg_900_pp0_iter36_reg <= x_isZero_read_reg_900_pp0_iter35_reg;
                x_isZero_read_reg_900_pp0_iter37_reg <= x_isZero_read_reg_900_pp0_iter36_reg;
                x_isZero_read_reg_900_pp0_iter38_reg <= x_isZero_read_reg_900_pp0_iter37_reg;
                x_isZero_read_reg_900_pp0_iter39_reg <= x_isZero_read_reg_900_pp0_iter38_reg;
                x_isZero_read_reg_900_pp0_iter3_reg <= x_isZero_read_reg_900_pp0_iter2_reg;
                x_isZero_read_reg_900_pp0_iter40_reg <= x_isZero_read_reg_900_pp0_iter39_reg;
                x_isZero_read_reg_900_pp0_iter41_reg <= x_isZero_read_reg_900_pp0_iter40_reg;
                x_isZero_read_reg_900_pp0_iter42_reg <= x_isZero_read_reg_900_pp0_iter41_reg;
                x_isZero_read_reg_900_pp0_iter43_reg <= x_isZero_read_reg_900_pp0_iter42_reg;
                x_isZero_read_reg_900_pp0_iter44_reg <= x_isZero_read_reg_900_pp0_iter43_reg;
                x_isZero_read_reg_900_pp0_iter45_reg <= x_isZero_read_reg_900_pp0_iter44_reg;
                x_isZero_read_reg_900_pp0_iter46_reg <= x_isZero_read_reg_900_pp0_iter45_reg;
                x_isZero_read_reg_900_pp0_iter47_reg <= x_isZero_read_reg_900_pp0_iter46_reg;
                x_isZero_read_reg_900_pp0_iter48_reg <= x_isZero_read_reg_900_pp0_iter47_reg;
                x_isZero_read_reg_900_pp0_iter49_reg <= x_isZero_read_reg_900_pp0_iter48_reg;
                x_isZero_read_reg_900_pp0_iter4_reg <= x_isZero_read_reg_900_pp0_iter3_reg;
                x_isZero_read_reg_900_pp0_iter50_reg <= x_isZero_read_reg_900_pp0_iter49_reg;
                x_isZero_read_reg_900_pp0_iter5_reg <= x_isZero_read_reg_900_pp0_iter4_reg;
                x_isZero_read_reg_900_pp0_iter6_reg <= x_isZero_read_reg_900_pp0_iter5_reg;
                x_isZero_read_reg_900_pp0_iter7_reg <= x_isZero_read_reg_900_pp0_iter6_reg;
                x_isZero_read_reg_900_pp0_iter8_reg <= x_isZero_read_reg_900_pp0_iter7_reg;
                x_isZero_read_reg_900_pp0_iter9_reg <= x_isZero_read_reg_900_pp0_iter8_reg;
                x_mantissa_73_reg_1034 <= grp_positAdd_fu_198_ap_return_4;
                x_regime_71_reg_1024 <= grp_positAdd_fu_198_ap_return_2;
                x_sign_69_reg_1014 <= grp_positAdd_fu_198_ap_return_0;
                y_isZero_reg_909 <= grp_pReduceAngle_fu_169_ap_return_0;
                y_isZero_reg_909_pp0_iter27_reg <= y_isZero_reg_909;
                y_isZero_reg_909_pp0_iter28_reg <= y_isZero_reg_909_pp0_iter27_reg;
                y_isZero_reg_909_pp0_iter29_reg <= y_isZero_reg_909_pp0_iter28_reg;
                y_isZero_reg_909_pp0_iter30_reg <= y_isZero_reg_909_pp0_iter29_reg;
                y_isZero_reg_909_pp0_iter31_reg <= y_isZero_reg_909_pp0_iter30_reg;
                y_isZero_reg_909_pp0_iter32_reg <= y_isZero_reg_909_pp0_iter31_reg;
                y_isZero_reg_909_pp0_iter33_reg <= y_isZero_reg_909_pp0_iter32_reg;
                y_isZero_reg_909_pp0_iter34_reg <= y_isZero_reg_909_pp0_iter33_reg;
                y_isZero_reg_909_pp0_iter35_reg <= y_isZero_reg_909_pp0_iter34_reg;
                y_isZero_reg_909_pp0_iter36_reg <= y_isZero_reg_909_pp0_iter35_reg;
                y_isZero_reg_909_pp0_iter37_reg <= y_isZero_reg_909_pp0_iter36_reg;
                y_isZero_reg_909_pp0_iter38_reg <= y_isZero_reg_909_pp0_iter37_reg;
                y_isZero_reg_909_pp0_iter39_reg <= y_isZero_reg_909_pp0_iter38_reg;
                y_isZero_reg_909_pp0_iter40_reg <= y_isZero_reg_909_pp0_iter39_reg;
                y_isZero_reg_909_pp0_iter41_reg <= y_isZero_reg_909_pp0_iter40_reg;
                y_isZero_reg_909_pp0_iter42_reg <= y_isZero_reg_909_pp0_iter41_reg;
                y_isZero_reg_909_pp0_iter43_reg <= y_isZero_reg_909_pp0_iter42_reg;
                    zext_ln748_2_reg_956(29 downto 0) <= zext_ln748_2_fu_437_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                x_exponent_read_reg_890 <= x_exponent;
                x_isZero_read_reg_900 <= x_isZero;
                x_isZero_read_reg_900_pp0_iter1_reg <= x_isZero_read_reg_900;
                x_mantissa_read_reg_885 <= x_mantissa;
                x_regime_read_reg_895 <= x_regime;
                x_sign_read_reg_904 <= x_sign;
            end if;
        end if;
    end process;
    select_ln820_5_reg_933(28 downto 0) <= "00000000000000000000000000000";
    select_ln820_5_reg_933_pp0_iter27_reg(28 downto 0) <= "00000000000000000000000000000";
    select_ln820_reg_945(0) <= '0';
    select_ln820_reg_945(5) <= '0';
    zext_ln748_2_reg_956(59 downto 30) <= "000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln755_fu_621_p2 <= std_logic_vector(signed(result_regime_11_reg_972) + signed(regime_10_reg_950));
    add_ln757_3_fu_276_p3 <= (grp_pReduceAngle_fu_169_ap_return_2 & ap_const_lv1_0);
    add_ln_fu_268_p3 <= (grp_pReduceAngle_fu_169_ap_return_1 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp171 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp197 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_499_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_499 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter51, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter51 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to50_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0_0to50 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to50 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_01_1_phi_fu_108_p6_assign_proc : process(x_isZero_read_reg_900_pp0_iter50_reg, negate_reg_922_pp0_iter50_reg, grp_positAdd_fu_214_ap_return_0, ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104, negated_posit_sign_fu_848_p2)
    begin
        if ((x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)) then
            if ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_0)) then 
                ap_phi_mux_agg_result_01_1_phi_fu_108_p6 <= grp_positAdd_fu_214_ap_return_0;
            elsif ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_1)) then 
                ap_phi_mux_agg_result_01_1_phi_fu_108_p6 <= negated_posit_sign_fu_848_p2;
            else 
                ap_phi_mux_agg_result_01_1_phi_fu_108_p6 <= ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104;
            end if;
        else 
            ap_phi_mux_agg_result_01_1_phi_fu_108_p6 <= ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104;
        end if; 
    end process;


    ap_phi_mux_agg_result_12_1_phi_fu_121_p6_assign_proc : process(x_isZero_read_reg_900_pp0_iter50_reg, negate_reg_922_pp0_iter50_reg, grp_positAdd_fu_214_ap_return_1, ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117)
    begin
        if ((((negate_reg_922_pp0_iter50_reg = ap_const_lv1_0) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)) or ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_1) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_12_1_phi_fu_121_p6 <= grp_positAdd_fu_214_ap_return_1;
        else 
            ap_phi_mux_agg_result_12_1_phi_fu_121_p6 <= ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117;
        end if; 
    end process;


    ap_phi_mux_agg_result_3_1_phi_fu_134_p6_assign_proc : process(x_isZero_read_reg_900_pp0_iter50_reg, negate_reg_922_pp0_iter50_reg, grp_positAdd_fu_214_ap_return_2, ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130)
    begin
        if ((((negate_reg_922_pp0_iter50_reg = ap_const_lv1_0) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)) or ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_1) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_3_1_phi_fu_134_p6 <= grp_positAdd_fu_214_ap_return_2;
        else 
            ap_phi_mux_agg_result_3_1_phi_fu_134_p6 <= ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130;
        end if; 
    end process;


    ap_phi_mux_agg_result_4_1_phi_fu_147_p6_assign_proc : process(x_isZero_read_reg_900_pp0_iter50_reg, negate_reg_922_pp0_iter50_reg, grp_positAdd_fu_214_ap_return_3, ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143)
    begin
        if ((((negate_reg_922_pp0_iter50_reg = ap_const_lv1_0) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)) or ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_1) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_4_1_phi_fu_147_p6 <= grp_positAdd_fu_214_ap_return_3;
        else 
            ap_phi_mux_agg_result_4_1_phi_fu_147_p6 <= ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143;
        end if; 
    end process;


    ap_phi_mux_agg_result_5_1_phi_fu_160_p6_assign_proc : process(x_isZero_read_reg_900_pp0_iter50_reg, negate_reg_922_pp0_iter50_reg, grp_positAdd_fu_214_ap_return_4, ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156)
    begin
        if ((((negate_reg_922_pp0_iter50_reg = ap_const_lv1_0) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)) or ((negate_reg_922_pp0_iter50_reg = ap_const_lv1_1) and (x_isZero_read_reg_900_pp0_iter50_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_agg_result_5_1_phi_fu_160_p6 <= grp_positAdd_fu_214_ap_return_4;
        else 
            ap_phi_mux_agg_result_5_1_phi_fu_160_p6 <= ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104 <= "X";
    ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117 <= "X";
    ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143 <= "X";
    ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to50)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to50 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_mux_agg_result_01_1_phi_fu_108_p6;
    ap_return_1 <= ap_phi_mux_agg_result_12_1_phi_fu_121_p6;
    ap_return_2 <= ap_phi_mux_agg_result_3_1_phi_fu_134_p6;
    ap_return_3 <= ap_phi_mux_agg_result_4_1_phi_fu_147_p6;
    ap_return_4 <= ap_phi_mux_agg_result_5_1_phi_fu_160_p6;
    grp_pReduceAngle_fu_169_ap_start <= grp_pReduceAngle_fu_169_ap_start_reg;
    grp_positAdd_fu_177_ap_start <= grp_positAdd_fu_177_ap_start_reg;
    grp_positAdd_fu_198_ap_start <= grp_positAdd_fu_198_ap_start_reg;
    grp_positAdd_fu_214_ap_start <= grp_positAdd_fu_214_ap_start_reg;
    icmp_ln631_1_fu_761_p2 <= "1" when (tmp_6_fu_753_p3 = ap_const_lv2_2) else "0";
    icmp_ln631_fu_593_p2 <= "1" when (tmp_s_fu_585_p3 = ap_const_lv2_2) else "0";
    icmp_ln771_1_fu_462_p2 <= "1" when (tmp_i6_fu_452_p4 = ap_const_lv2_2) else "0";
    icmp_ln771_2_fu_639_p2 <= "1" when (tmp_i1_fu_631_p3 = ap_const_lv2_2) else "0";
    icmp_ln771_fu_306_p2 <= "1" when (tmp_i_fu_298_p3 = ap_const_lv2_2) else "0";
    icmp_ln803_1_fu_524_p2 <= "1" when (signed(regime_5_fu_516_p3) > signed(ap_const_lv6_1D)) else "0";
    icmp_ln803_2_fu_699_p2 <= "1" when (signed(regime_8_fu_691_p3) > signed(ap_const_lv6_1D)) else "0";
    icmp_ln803_fu_400_p2 <= "1" when (signed(regime_3_reg_926) > signed(ap_const_lv6_1D)) else "0";
    icmp_ln804_1_fu_530_p2 <= "1" when (signed(regime_5_fu_516_p3) > signed(ap_const_lv6_22)) else "0";
    icmp_ln804_2_fu_705_p2 <= "1" when (signed(regime_8_fu_691_p3) > signed(ap_const_lv6_22)) else "0";
    icmp_ln804_fu_405_p2 <= "1" when (signed(regime_3_reg_926) > signed(ap_const_lv6_22)) else "0";
    mant_1_fu_234_p0 <= zext_ln748_2_fu_437_p1(30 - 1 downto 0);
    mant_1_fu_234_p1 <= zext_ln748_2_fu_437_p1(30 - 1 downto 0);
    mant_2_fu_238_p0 <= zext_ln748_2_reg_956(30 - 1 downto 0);
    mant_2_fu_238_p1 <= mant_2_fu_238_p10(30 - 1 downto 0);
    mant_2_fu_238_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_17_reg_961),60));
    mant_fu_230_p0 <= zext_ln748_fu_262_p1(30 - 1 downto 0);
    mant_fu_230_p1 <= zext_ln748_fu_262_p1(30 - 1 downto 0);
    mantissa_10_fu_508_p3 <= 
        mantissa_8_fu_484_p3 when (ovf_1_fu_468_p3(0) = '1') else 
        mantissa_9_fu_492_p3;
    mantissa_12_fu_659_p3 <= mant_2_fu_238_p2(59 downto 30);
    mantissa_13_fu_667_p3 <= mant_2_fu_238_p2(58 downto 29);
    mantissa_14_fu_683_p3 <= 
        mantissa_12_fu_659_p3 when (ovf_2_fu_645_p3(0) = '1') else 
        mantissa_13_fu_667_p3;
    mantissa_16_fu_392_p3 <= 
        select_ln820_5_fu_378_p3 when (or_ln820_2_fu_386_p2(0) = '1') else 
        mantissa_6_fu_362_p3;
    mantissa_17_fu_562_p3 <= 
        select_ln820_5_reg_933 when (or_ln820_4_fu_557_p2(0) = '1') else 
        mantissa_10_fu_508_p3;
    mantissa_18_fu_736_p3 <= 
        select_ln820_5_reg_933_pp0_iter27_reg when (or_ln820_6_fu_731_p2(0) = '1') else 
        mantissa_14_fu_683_p3;
    mantissa_5_fu_346_p3 <= mant_fu_230_p2(58 downto 29);
    mantissa_6_fu_362_p3 <= 
        mantissa_fu_338_p3 when (ovf_fu_312_p3(0) = '1') else 
        mantissa_5_fu_346_p3;
    mantissa_8_fu_484_p3 <= mant_1_fu_234_p2(59 downto 30);
    mantissa_9_fu_492_p3 <= mant_1_fu_234_p2(58 downto 29);
    mantissa_fu_338_p3 <= mant_fu_230_p2(59 downto 30);
    negated_posit_sign_fu_848_p2 <= (grp_positAdd_fu_214_ap_return_0 xor ap_const_lv1_1);
    or_ln820_2_fu_386_p2 <= (icmp_ln771_fu_306_p2 or grp_pReduceAngle_fu_169_ap_return_0);
    or_ln820_3_fu_544_p2 <= (y_isZero_reg_909 or icmp_ln803_1_fu_524_p2);
    or_ln820_4_fu_557_p2 <= (y_isZero_reg_909 or icmp_ln771_1_fu_462_p2);
    or_ln820_5_fu_719_p2 <= (y_isZero_reg_909_pp0_iter27_reg or icmp_ln803_2_fu_699_p2);
    or_ln820_6_fu_731_p2 <= (y_isZero_reg_909_pp0_iter27_reg or icmp_ln771_2_fu_639_p2);
    or_ln820_fu_424_p2 <= (y_isZero_reg_909 or icmp_ln803_fu_400_p2);
    ovf_1_fu_468_p3 <= mant_1_fu_234_p2(59 downto 59);
    ovf_2_fu_645_p3 <= mant_2_fu_238_p2(59 downto 59);
    ovf_fu_312_p3 <= mant_fu_230_p2(59 downto 59);
    regime_10_fu_429_p3 <= 
        select_ln820_fu_417_p3 when (or_ln820_fu_424_p2(0) = '1') else 
        select_ln804_fu_410_p3;
    regime_11_fu_549_p3 <= 
        select_ln820_fu_417_p3 when (or_ln820_3_fu_544_p2(0) = '1') else 
        select_ln804_1_fu_536_p3;
    regime_3_fu_370_p3 <= 
        ap_const_lv6_22 when (icmp_ln771_fu_306_p2(0) = '1') else 
        sf_r_11_fu_354_p3;
    regime_5_fu_516_p3 <= 
        ap_const_lv6_22 when (icmp_ln771_1_fu_462_p2(0) = '1') else 
        sf_r_12_fu_500_p3;
    regime_8_fu_691_p3 <= 
        ap_const_lv6_22 when (icmp_ln771_2_fu_639_p2(0) = '1') else 
        sf_r_13_fu_675_p3;
    regime_fu_724_p3 <= 
        select_ln820_reg_945 when (or_ln820_5_fu_719_p2(0) = '1') else 
        select_ln804_2_fu_711_p3;
    result_regime_11_fu_603_p3 <= 
        ap_const_lv6_22 when (icmp_ln631_fu_593_p2(0) = '1') else 
        result_regime_6_fu_599_p1;
    result_regime_6_fu_599_p1 <= sf_in_1_fu_579_p2(6 - 1 downto 0);
    result_regime_7_fu_767_p1 <= sf_in_2_fu_747_p2(6 - 1 downto 0);
    result_regime_fu_771_p3 <= 
        ap_const_lv6_22 when (icmp_ln631_1_fu_761_p2(0) = '1') else 
        result_regime_7_fu_767_p1;
    select_ln804_1_fu_536_p3 <= 
        regime_5_fu_516_p3 when (icmp_ln804_1_fu_530_p2(0) = '1') else 
        ap_const_lv6_22;
    select_ln804_2_fu_711_p3 <= 
        regime_8_fu_691_p3 when (icmp_ln804_2_fu_705_p2(0) = '1') else 
        ap_const_lv6_22;
    select_ln804_fu_410_p3 <= 
        regime_3_reg_926 when (icmp_ln804_fu_405_p2(0) = '1') else 
        ap_const_lv6_22;
    select_ln820_5_fu_378_p3 <= 
        ap_const_lv30_0 when (grp_pReduceAngle_fu_169_ap_return_0(0) = '1') else 
        ap_const_lv30_20000000;
    select_ln820_fu_417_p3 <= 
        ap_const_lv6_0 when (y_isZero_reg_909(0) = '1') else 
        ap_const_lv6_1E;
        sext_ln629_1_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(regime_fu_724_p3),7));

        sext_ln629_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(regime_11_fu_549_p3),7));

        sext_ln755_1_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(result_regime_11_reg_972),7));

        sext_ln755_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(regime_10_reg_950),7));

    sf_in_1_fu_579_p2 <= std_logic_vector(signed(sext_ln629_fu_575_p1) + signed(ap_const_lv7_7B));
    sf_in_2_fu_747_p2 <= std_logic_vector(signed(sext_ln629_1_fu_743_p1) + signed(ap_const_lv7_7B));
    sf_in_fu_569_p2 <= std_logic_vector(signed(regime_10_fu_429_p3) + signed(ap_const_lv6_3F));
    sf_r_11_fu_354_p3 <= 
        sf_r_4_fu_330_p3 when (ovf_fu_312_p3(0) = '1') else 
        trunc_ln734_fu_294_p1;
    sf_r_12_fu_500_p3 <= 
        sf_r_6_fu_476_p3 when (ovf_1_fu_468_p3(0) = '1') else 
        shl_ln734_fu_446_p2;
    sf_r_13_fu_675_p3 <= 
        sf_r_9_fu_653_p2 when (ovf_2_fu_645_p3(0) = '1') else 
        add_ln755_fu_621_p2;
    sf_r_4_fu_330_p3 <= (tmp_fu_320_p4 & ap_const_lv1_1);
    sf_r_6_fu_476_p3 <= (trunc_ln734_1_fu_442_p1 & ap_const_lv1_1);
    sf_r_8_fu_625_p2 <= std_logic_vector(signed(sext_ln755_1_fu_618_p1) + signed(sext_ln755_fu_611_p1));
    sf_r_9_fu_653_p2 <= std_logic_vector(unsigned(add_ln755_fu_621_p2) + unsigned(ap_const_lv6_1));
    sf_r_fu_288_p2 <= std_logic_vector(unsigned(zext_ln757_fu_284_p1) + unsigned(add_ln_fu_268_p3));
    shl_ln734_fu_446_p2 <= std_logic_vector(shift_left(unsigned(regime_10_fu_429_p3),to_integer(unsigned('0' & ap_const_lv6_1(6-1 downto 0)))));
    tmp_6_fu_753_p3 <= sf_in_2_fu_747_p2(6 downto 5);
    tmp_fu_320_p4 <= sf_r_fu_288_p2(5 downto 1);
    tmp_i1_fu_631_p3 <= sf_r_8_fu_625_p2(6 downto 5);
    tmp_i6_fu_452_p4 <= regime_10_fu_429_p3(5 downto 4);
    tmp_i_fu_298_p3 <= sf_r_fu_288_p2(6 downto 5);
    tmp_s_fu_585_p3 <= sf_in_1_fu_579_p2(6 downto 5);
    trunc_ln734_1_fu_442_p1 <= regime_10_fu_429_p3(5 - 1 downto 0);
    trunc_ln734_fu_294_p1 <= sf_r_fu_288_p2(6 - 1 downto 0);
    x_isZero_read_read_fu_92_p2 <= x_isZero;
    zext_ln748_2_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_16_reg_939),60));
    zext_ln748_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_pReduceAngle_fu_169_ap_return_3),60));
    zext_ln757_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln757_3_fu_276_p3),7));
end behav;
