Running: xsim.dir/test_right_rotate_verilog_behav/xsimk.exe -simmode gui -wdb test_right_rotate_verilog_behav.wdb -simrunnum 0 -socket 56477
Design successfully loaded
Design Loading Memory Usage: 7504 KB (Peak: 7504 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 8424 KB (Peak: 8424 KB)
Simulation CPU Usage: 15 ms
