Voltageboard settings: [1.1, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 206695858177, 'ColConfig1': 203703240, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)
0	0	 4	 0	Row	86	 6	121 	 1657 	 16.57 
0	0	 4	 1	Row	176	 6	240 	 1776 	 17.76 
0	0	 4	 2	Row	144	 5	235 	 1515 	 15.15 
0	0	 4	 3	Row	23	 1	170 	 426 	 4.26 
0	0	 4	 4	Row	235	 4	3 	 1027 	 10.27 
0	[0;31;40m2[0m	 [0;31;40m7[0m	 1	Row	170	 4	4 	 1028 	 10.28 
0	0	 [0;31;40m0[0m	 0	Row	6	 4	0 	 1024 	 10.24 
0	[0;31;40m2[0m	 [0;31;40m2[0m	 13	Row	47	 4	3 	 1027 	 10.27 
0	[0;31;40m7[0m	 [0;31;40m3[0m	 11	Row	128	 4	4 	 1028 	 10.28 
0	[0;31;40m6[0m	 [0;31;40m0[0m	 4	Row	3	 4	6 	 1030 	 10.3 
0	[0;31;40m18[0m	 [0;31;40m0[0m	 10	Row	145	 4	7 	 1031 	 10.31 
0	[0;31;40m9[0m	 [0;31;40m1[0m	 3	Row	136	 4	8 	 1032 	 10.32 
0	[0;31;40m9[0m	 [0;31;40m1[0m	 1	Row	106	 4	9 	 1033 	 10.33 
0	[0;31;40m4[0m	 4	 7	Row	86	 4	10 	 1034 	 10.34 
0	[0;31;40m22[0m	 4	 6	Row	9	 4	11 	 1035 	 10.35 
0	[0;31;40m1[0m	 [0;31;40m6[0m	 11	Row	36	 4	12 	 1036 	 10.36 
0	[0;31;40m12[0m	 [0;31;40m3[0m	 8	Row	134	 4	13 	 1037 	 10.37 
0	[0;31;40m9[0m	 [0;31;40m1[0m	 12	Row	182	 4	14 	 1038 	 10.38 
0	[0;31;40m13[0m	 [0;31;40m7[0m	 4	Row	64	 4	15 	 1039 	 10.39 
0	[0;31;40m23[0m	 [0;31;40m6[0m	 11	Row	206	 4	16 	 1040 	 10.4 
0	0	 [0;31;40m3[0m	 6	Row	243	 4	17 	 1041 	 10.41 
0	[0;31;40m18[0m	 [0;31;40m0[0m	 6	Row	151	 4	18 	 1042 	 10.42 
0	[0;31;40m17[0m	 [0;31;40m0[0m	 14	Row	154	 4	19 	 1043 	 10.43 
0	[0;31;40m26[0m	 [0;31;40m7[0m	 6	Row	55	 4	20 	 1044 	 10.44 
0	[0;31;40m9[0m	 [0;31;40m2[0m	 2	Row	194	 4	21 	 1045 	 10.45 
0	[0;31;40m14[0m	 [0;31;40m7[0m	 12	Row	31	 4	22 	 1046 	 10.46 
0	[0;31;40m7[0m	 [0;31;40m0[0m	 14	Row	195	 4	23 	 1047 	 10.47 
0	[0;31;40m31[0m	 [0;31;40m3[0m	 7	Row	230	 4	24 	 1048 	 10.48 
0	[0;31;40m18[0m	 4	 9	Row	168	 4	25 	 1049 	 10.49 
0	[0;31;40m9[0m	 [0;31;40m1[0m	 6	Row	114	 4	26 	 1050 	 10.5 
0	[0;31;40m2[0m	 [0;31;40m1[0m	 6	Row	119	 4	27 	 1051 	 10.51 
0	[0;31;40m15[0m	 [0;31;40m5[0m	 1	Row	231	 4	28 	 1052 	 10.52 
0	[0;31;40m3[0m	 [0;31;40m6[0m	 2	Row	253	 4	29 	 1053 	 10.53 
0	[0;31;40m24[0m	 [0;31;40m1[0m	 2	Row	23	 4	30 	 1054 	 10.54 
0	[0;31;40m17[0m	 [0;31;40m3[0m	 15	Row	149	 4	31 	 1055 	 10.55 
0	[0;31;40m19[0m	 [0;31;40m7[0m	 3	Row	162	 4	32 	 1056 	 10.56 
0	[0;31;40m27[0m	 [0;31;40m3[0m	 3	Row	111	 4	33 	 1057 	 10.57 
0	[0;31;40m22[0m	 [0;31;40m6[0m	 13	Row	212	 4	34 	 1058 	 10.58 
0	[0;31;40m18[0m	 [0;31;40m1[0m	 15	Row	146	 4	128 	 1152 	 11.52 
0	[0;31;40m3[0m	 [0;31;40m0[0m	 12	Row	128	 4	129 	 1153 	 11.53 
0	[0;31;40m4[0m	 4	 8	Row	127	 4	162 	 1186 	 11.86 
0	[0;31;40m18[0m	 [0;31;40m0[0m	 7	Row	227	 13	61 	 3389 	 33.89 

1	0	 4	 34	Row	42	 1	37 	 293 	 2.93 
1	0	 4	 1	Col	41	 1	50 	 306 	 3.06 

2	0	 4	 9	Row	179	 1	69 	 325 	 3.25 
2	0	 4	 1	Col	179	 1	61 	 317 	 3.17 

3	0	 4	 30	Row	171	 0	96 	 96 	 0.96 
3	0	 4	 0	Col	170	 0	142 	 142 	 1.42 

4	0	 4	 6	Row	45	 1	202 	 458 	 4.58 
4	0	 4	 0	Col	45	 1	196 	 452 	 4.52 

5	0	 4	 6	Row	8	 2	174 	 686 	 6.86 
5	0	 4	 0	Col	7	 2	173 	 685 	 6.85 

