Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/41-openroad-repairantennas/1-diodeinsertion/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 14 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pll_top
Die area:                 ( 0 0 ) ( 177635 188355 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2058
Number of terminals:      103
Number of snets:          2
Number of nets:           1610

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 261.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 46329.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5886.
[INFO DRT-0033] via shape region query size = 2232.
[INFO DRT-0033] met2 shape region query size = 790.
[INFO DRT-0033] via2 shape region query size = 1860.
[INFO DRT-0033] met3 shape region query size = 1171.
[INFO DRT-0033] via3 shape region query size = 1860.
[INFO DRT-0033] met4 shape region query size = 468.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 979 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 255 unique inst patterns.
[INFO DRT-0084]   Complete 931 groups.
#scanned instances     = 2058
#unique  instances     = 261
#stdCellGenAp          = 7160
#stdCellValidPlanarAp  = 29
#stdCellValidViaAp     = 5604
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5074
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:01, memory = 139.42 (MB), peak = 139.42 (MB)

[INFO DRT-0157] Number of guides:     9998

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3766.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2744.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1370.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 65.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5138 vertical wires in 1 frboxes and 2809 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 468 vertical wires in 1 frboxes and 832 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.11 (MB), peak = 161.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 153.14 (MB), peak = 161.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 285.41 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 286.91 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:01, memory = 328.80 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:01, memory = 330.97 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:01, memory = 330.97 (MB).
    Completing 60% with 211 violations.
    elapsed time = 00:00:02, memory = 333.16 (MB).
    Completing 70% with 211 violations.
    elapsed time = 00:00:02, memory = 333.22 (MB).
    Completing 80% with 276 violations.
    elapsed time = 00:00:02, memory = 336.39 (MB).
    Completing 90% with 276 violations.
    elapsed time = 00:00:02, memory = 338.69 (MB).
    Completing 100% with 355 violations.
    elapsed time = 00:00:02, memory = 337.95 (MB).
[INFO DRT-0199]   Number of violations = 401.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       13     90     11     23
Min Hole             0      1      0      0
Recheck              0     37      9      0
Short                0    198     19      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 377.94 (MB), peak = 616.19 (MB)
Total wire length = 28794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14589 um.
Total wire length on LAYER met2 = 13844 um.
Total wire length on LAYER met3 = 329 um.
Total wire length on LAYER met4 = 31 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9932.
Up-via summary (total 9932):

-----------------------
 FR_MASTERSLICE       0
            li1    5069
           met1    4790
           met2      71
           met3       2
           met4       0
-----------------------
                   9932


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 401 violations.
    elapsed time = 00:00:00, memory = 377.95 (MB).
    Completing 20% with 401 violations.
    elapsed time = 00:00:00, memory = 417.73 (MB).
    Completing 30% with 366 violations.
    elapsed time = 00:00:01, memory = 453.86 (MB).
    Completing 40% with 366 violations.
    elapsed time = 00:00:01, memory = 454.23 (MB).
    Completing 50% with 366 violations.
    elapsed time = 00:00:01, memory = 454.27 (MB).
    Completing 60% with 307 violations.
    elapsed time = 00:00:01, memory = 465.67 (MB).
    Completing 70% with 307 violations.
    elapsed time = 00:00:01, memory = 470.36 (MB).
    Completing 80% with 307 violations.
    elapsed time = 00:00:02, memory = 470.59 (MB).
    Completing 90% with 250 violations.
    elapsed time = 00:00:02, memory = 472.02 (MB).
    Completing 100% with 177 violations.
    elapsed time = 00:00:02, memory = 470.83 (MB).
[INFO DRT-0199]   Number of violations = 177.
Viol/Layer        met1   met2   met3
Metal Spacing       34      8     17
Short              102     16      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 496.80 (MB), peak = 735.80 (MB)
Total wire length = 28527 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14381 um.
Total wire length on LAYER met2 = 13769 um.
Total wire length on LAYER met3 = 345 um.
Total wire length on LAYER met4 = 31 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9902.
Up-via summary (total 9902):

-----------------------
 FR_MASTERSLICE       0
            li1    5064
           met1    4758
           met2      78
           met3       2
           met4       0
-----------------------
                   9902


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 177 violations.
    elapsed time = 00:00:00, memory = 496.80 (MB).
    Completing 20% with 177 violations.
    elapsed time = 00:00:00, memory = 496.80 (MB).
    Completing 30% with 177 violations.
    elapsed time = 00:00:00, memory = 512.02 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:00, memory = 512.16 (MB).
    Completing 50% with 170 violations.
    elapsed time = 00:00:00, memory = 513.47 (MB).
    Completing 60% with 170 violations.
    elapsed time = 00:00:00, memory = 515.30 (MB).
    Completing 70% with 162 violations.
    elapsed time = 00:00:01, memory = 514.53 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:01, memory = 514.73 (MB).
    Completing 90% with 155 violations.
    elapsed time = 00:00:02, memory = 551.72 (MB).
    Completing 100% with 171 violations.
    elapsed time = 00:00:02, memory = 548.34 (MB).
[INFO DRT-0199]   Number of violations = 171.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          2      0      0      0
Metal Spacing        0     38      4      9
Short                0    105     13      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 562.44 (MB), peak = 796.45 (MB)
Total wire length = 28525 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14338 um.
Total wire length on LAYER met2 = 13808 um.
Total wire length on LAYER met3 = 347 um.
Total wire length on LAYER met4 = 30 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9880.
Up-via summary (total 9880):

-----------------------
 FR_MASTERSLICE       0
            li1    5064
           met1    4734
           met2      80
           met3       2
           met4       0
-----------------------
                   9880


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 171 violations.
    elapsed time = 00:00:00, memory = 600.03 (MB).
    Completing 20% with 171 violations.
    elapsed time = 00:00:01, memory = 607.03 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:01, memory = 605.22 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:01, memory = 615.22 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:01, memory = 616.30 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:01, memory = 614.47 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:01, memory = 614.47 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 614.47 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 614.47 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 614.47 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        3
Short                3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 626.50 (MB), peak = 859.28 (MB)
Total wire length = 28547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14088 um.
Total wire length on LAYER met2 = 13818 um.
Total wire length on LAYER met3 = 591 um.
Total wire length on LAYER met4 = 48 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9980.
Up-via summary (total 9980):

-----------------------
 FR_MASTERSLICE       0
            li1    5064
           met1    4776
           met2     130
           met3      10
           met4       0
-----------------------
                   9980


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 626.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.19 (MB), peak = 864.58 (MB)
Total wire length = 28547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14087 um.
Total wire length on LAYER met2 = 13815 um.
Total wire length on LAYER met3 = 595 um.
Total wire length on LAYER met4 = 48 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9980.
Up-via summary (total 9980):

-----------------------
 FR_MASTERSLICE       0
            li1    5064
           met1    4776
           met2     130
           met3      10
           met4       0
-----------------------
                   9980


[INFO DRT-0198] Complete detail routing.
Total wire length = 28547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14087 um.
Total wire length on LAYER met2 = 13815 um.
Total wire length on LAYER met3 = 595 um.
Total wire length on LAYER met4 = 48 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9980.
Up-via summary (total 9980):

-----------------------
 FR_MASTERSLICE       0
            li1    5064
           met1    4776
           met2     130
           met3      10
           met4       0
-----------------------
                   9980


[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:10, memory = 627.19 (MB), peak = 864.58 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Buffer                                    1       3.75
  Clock buffer                             17     245.24
  Timing Repair Buffer                    340    2061.98
  Inverter                                 27     101.35
  Clock inverter                           15     212.70
  Sequential cell                         154    3116.74
  Multi-Input combinational cell         1004    7055.52
  Total                                  2058   13728.17
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/43-openroad-detailedrouting/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/43-openroad-detailedrouting/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/43-openroad-detailedrouting/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/43-openroad-detailedrouting/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-17_14-52-26/43-openroad-detailedrouting/pll_top.sdc'…
