
*** Running vivado
    with args -log design_1_e2e_system_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_e2e_system_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_e2e_system_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CSE237C/Project/end-to-end-system/demo_stream/hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_e2e_system_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27284
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_e2e_system_0_0' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_e2e_system_0_0/synth/design_1_e2e_system_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'e2e_system' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:12]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state17 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state20 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state24 bound to: 14'b10000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_output_data_keep_V' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_keep_V.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_output_data_keep_V_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_keep_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_output_data_keep_V_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_keep_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_output_data_keep_V_rom' (1#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_output_data_keep_V' (2#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_keep_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_output_data_last_V' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_last_V.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_output_data_last_V_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_last_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_output_data_last_V_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_last_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_output_data_last_V_rom' (3#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_last_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_output_data_last_V' (4#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_output_data_last_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_CTRL_s_axi' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_CTRL_s_axi.v:185]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_CTRL_s_axi' (5#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_temp_data' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_data.v:44]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 340 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_temp_data_ram' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_data.v:6]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 340 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter NUM_COL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_temp_data_ram' (6#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_temp_data' (7#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_data.v:44]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_temp_output' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_output.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_temp_output_ram' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_output.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_temp_output_ram' (8#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_output.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_temp_output' (9#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_temp_output.v:37]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_input_data' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_input_data.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 340 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_input_data_ram' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_input_data.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 340 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_input_data_ram' (10#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_input_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_input_data' (11#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_input_data.v:48]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlators_output_V' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlators_output_V.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlators_output_V_ram' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlators_output_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlators_output_V_ram' (12#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlators_output_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlators_output_V' (13#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlators_output_V.v:48]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_dataflow_parent_loop_proc' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_dataflow_parent_loop_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_dataflow_in_loop_PROCESSOR' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_dataflow_in_loop_PROCESSOR.v:10]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_Block_entry_proc_proc14' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_Block_entry_proc_proc14.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_Block_entry_proc_proc14' (14#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_Block_entry_proc_proc14.v:10]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_filter' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_fpext_32ns_64_2_no_dsp_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_fpext_32ns_64_2_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'e2e_system_ap_fpext_0_no_dsp_32' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/ip/e2e_system_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'd:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/ip/e2e_system_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'e2e_system_ap_fpext_0_no_dsp_32' (25#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/ip/e2e_system_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_fpext_32ns_64_2_no_dsp_1' (26#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_fpext_32ns_64_2_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_21ns_32s_52_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_21ns_32s_52_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_21ns_32s_52_2_1_Multiplier_0' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_21ns_32s_52_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_21ns_32s_52_2_1_Multiplier_0' (27#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_21ns_32s_52_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_21ns_32s_52_2_1' (28#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_21ns_32s_52_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_23ns_32s_54_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23ns_32s_54_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_23ns_32s_54_2_1_Multiplier_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23ns_32s_54_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_23ns_32s_54_2_1_Multiplier_1' (29#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23ns_32s_54_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_23ns_32s_54_2_1' (30#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23ns_32s_54_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_24s_32s_55_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_24s_32s_55_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_24s_32s_55_2_1_Multiplier_2' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_24s_32s_55_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_24s_32s_55_2_1_Multiplier_2' (31#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_24s_32s_55_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_24s_32s_55_2_1' (32#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_24s_32s_55_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_23s_32s_54_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23s_32s_54_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_23s_32s_54_2_1_Multiplier_3' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23s_32s_54_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_23s_32s_54_2_1_Multiplier_3' (33#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23s_32s_54_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_23s_32s_54_2_1' (34#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_23s_32s_54_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_25ns_32s_56_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_25ns_32s_56_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_25ns_32s_56_2_1_Multiplier_4' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_25ns_32s_56_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_25ns_32s_56_2_1_Multiplier_4' (35#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_25ns_32s_56_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_25ns_32s_56_2_1' (36#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_25ns_32s_56_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_26ns_32s_57_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_26ns_32s_57_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_26ns_32s_57_2_1_Multiplier_5' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_26ns_32s_57_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_26ns_32s_57_2_1_Multiplier_5' (37#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_26ns_32s_57_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_26ns_32s_57_2_1' (38#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_26ns_32s_57_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_27s_32s_58_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_27s_32s_58_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 58 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_27s_32s_58_2_1_Multiplier_6' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_27s_32s_58_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_27s_32s_58_2_1_Multiplier_6' (39#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_27s_32s_58_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_27s_32s_58_2_1' (40#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_27s_32s_58_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_28ns_32s_59_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_28ns_32s_59_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 59 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_28ns_32s_59_2_1_Multiplier_7' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_28ns_32s_59_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_28ns_32s_59_2_1_Multiplier_7' (41#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_28ns_32s_59_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_28ns_32s_59_2_1' (42#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_28ns_32s_59_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_29ns_32s_60_2_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_29ns_32s_60_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_mul_29ns_32s_60_2_1_Multiplier_8' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_29ns_32s_60_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_29ns_32s_60_2_1_Multiplier_8' (43#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_29ns_32s_60_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_29ns_32s_60_2_1' (44#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_29ns_32s_60_2_1.v:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:1555]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_filter' (45#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_filter.v:10]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state22 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_0' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_0.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_0_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_0.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_0_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_0_rom' (46#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_0' (47#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_1' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_1.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_1_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_1.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_1_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_1_rom' (48#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_1' (49#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_2' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_2.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_2_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_2.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_2_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_2_rom' (50#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_2' (51#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_3' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_3.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_3_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_3.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_3_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_3_rom' (52#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_3' (53#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_4' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_4.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_4_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_4.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_4_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_4_rom' (54#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_4' (55#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_5' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_5.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_5_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_5.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_5_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_5_rom' (56#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_5' (57#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_6' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_6.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_6_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_6.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_6_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_6_rom' (58#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_6' (59#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_6.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_7' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_7.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_7_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_7.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_7_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_7_rom' (60#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_7' (61#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_7.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_8' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_8.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_8_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_8.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_8_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_8_rom' (62#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_8' (63#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_8.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_9' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_9.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_9_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_9.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_9_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_9_rom' (64#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_9' (65#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_9.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_10' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_10.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_10_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_10.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_10_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_10_rom' (66#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_10' (67#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_10.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_11' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_11.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_11_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_11.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_11_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_11.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_11_rom' (68#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_11' (69#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_11.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_12' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_12.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_12_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_12.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_12_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_12.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_12_rom' (70#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_12' (71#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_12.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_13' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_13.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_13_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_13.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_13_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_13.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_13_rom' (72#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_13' (73#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_13.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_14' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_14.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_14_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_14.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_14_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_14.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_14_rom' (74#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_14' (75#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_14.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_15' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_15.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_15_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_15.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_15_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_15.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_15_rom' (76#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_15' (77#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_15.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_16' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_16.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_16_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_16.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_16_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_16.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_16_rom' (78#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_16' (79#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_16.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_17' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_17.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_17_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_17.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_17_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_17.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_17_rom' (80#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_17' (81#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_17.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_18' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_18.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_18_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_18.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_18_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_18_rom' (82#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_18' (83#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_18.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_19' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_19.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_19_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_19.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_19_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_19.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_19_rom' (84#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_19' (85#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_19.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_20' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_20.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_20_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_20.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_20_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_20.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_20_rom' (86#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_20' (87#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_20.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_21' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_21.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_21_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_21.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_21_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_21.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_21_rom' (88#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_21' (89#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_21.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_22' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_22.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_22_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_22.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_22_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_22.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_22_rom' (90#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_22' (91#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_22.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_23' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_23.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_23_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_23.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_23_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_23.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_23_rom' (92#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_23' (93#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_23.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_24' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_24.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_24_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_24.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_24_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_24.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_24_rom' (94#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_24' (95#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_24.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_25' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_25.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_25_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_25.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_25_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_25.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_25_rom' (96#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_25' (97#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_25.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_26' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_26.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_26_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_26.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_26_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_26.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_26_rom' (98#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_26' (99#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_26.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_27' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_27.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_27_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_27.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_27_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_27.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_27_rom' (100#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_27' (101#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_27.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_28' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_28.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_28_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_28.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_28_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_28_rom' (102#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_28' (103#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_28.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_29' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_29.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_29_rom' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_29.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_29_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_29_rom' (104#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_29' (105#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_29.v:39]
INFO: [Synth 8-6157] synthesizing module 'e2e_system_correlator_codebook_V_30' [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_30.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-3876] $readmem data file './e2e_system_correlator_codebook_V_30_rom.dat' is read successfully [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_30.v:21]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_30_rom' (106#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_30.v:6]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator_codebook_V_30' (107#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator_codebook_V_30.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_32s_2s_34_2_1_Multiplier_9' (108#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_32s_2s_34_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_mul_32s_2s_34_2_1' (109#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_mul_32s_2s_34_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_correlator' (110#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_correlator.v:10]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'e2e_system_fifo_w8_d2_S_shiftReg' (111#1) [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system_fifo_w8_d2_S.v:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1d05/hdl/verilog/e2e_system.v:1771]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1222.242 ; gain = 149.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.223 ; gain = 158.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.223 ; gain = 158.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1240.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_e2e_system_0_0/constraints/e2e_system_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_e2e_system_0_0/constraints/e2e_system_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.runs/design_1_e2e_system_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.runs/design_1_e2e_system_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1341.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1346.266 ; gain = 4.848
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.runs/design_1_e2e_system_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'e2e_system_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'e2e_system_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'e2e_system_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'e2e_system_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/output_data_keep_V_U' (e2e_system_output_data_keep_V) to 'inst/output_data_strb_V_U'
INFO: [Synth 8-223] decloning instance 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'e2e_system_fpext_32ns_64_2_no_dsp_1:/e2e_system_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_signal_V_keep_V_U' (regslice_both__parameterized0) to 'inst/regslice_both_output_signal_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1346.266 ; gain = 273.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1374.371 ; gain = 301.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/temp_data_U/e2e_system_temp_data_ram_U/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/temp_output_U/e2e_system_temp_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/temp_output_U/e2e_system_temp_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/correlators_output_V_U/e2e_system_correlators_output_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/output_data_data_V_U/e2e_system_temp_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/output_data_data_V_U/e2e_system_temp_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1435.012 ; gain = 362.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1112|
|2     |DSP48E1  |    68|
|8     |LUT1     |   172|
|9     |LUT2     |  2881|
|10    |LUT3     |   343|
|11    |LUT4     |  1380|
|12    |LUT5     |  1309|
|13    |LUT6     |   491|
|14    |MUXCY    |     8|
|15    |MUXF7    |     8|
|16    |RAMB18E1 |     2|
|17    |RAMB36E1 |     3|
|20    |SRL16E   |    39|
|21    |FDRE     |  8820|
|22    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 1441.805 ; gain = 253.770
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1441.805 ; gain = 368.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1441.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1453.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1453.875 ; gain = 380.883
INFO: [Common 17-1381] The checkpoint 'D:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.runs/design_1_e2e_system_0_0_synth_1/design_1_e2e_system_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_e2e_system_0_0, cache-ID = e48d02740f944eb8
INFO: [Coretcl 2-1174] Renamed 221 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/CSE237C/Project/end-to-end-system/vivado/project_1/project_1.runs/design_1_e2e_system_0_0_synth_1/design_1_e2e_system_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_e2e_system_0_0_utilization_synth.rpt -pb design_1_e2e_system_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 22:10:27 2021...
