<html><body><samp><pre>
<!@TC:1767445531>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.2.0.48.0

Sat Jan  3 22:02:00 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml

----------------------------------
Design:          top_sin_linear
Family:          LAV-AT
Device:          LAV-AT-E30
Package:         CBG484
Performance:     1
Package Status:                     Preliminary    Version 14
Performance Hardware Data Status :   Advanced Version 108.1
----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 1 Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 1 Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 
set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/D}]
set_false_path -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q]
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREADY] -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[2]/Q}] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
create_clock -name {clk50} -period 20 [get_ports clk50]
set_false_path -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q}]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 71.2222%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 1 Corner at 85 Degrees                          Timing Errors: 32 endpoints;  Total Negative Slack: 51.612 ns 
 Setup at Speed Grade 1 Corner at 0 Degrees                           Timing Errors: 32 endpoints;  Total Negative Slack: 50.940 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO1     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        34
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
phase_CR31_ram_6_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI2      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        33
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
phase_i[0]                              |                     input
phase_i[1]                              |                     input
phase_i[2]                              |                     input
phase_i[3]                              |                     input
phase_i[4]                              |                     input
phase_i[5]                              |                     input
phase_i[6]                              |                     input
phase_i[7]                              |                     input
phase_i[8]                              |                     input
phase_i[9]                              |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        66
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 1 Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

2.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           5.290 ns |        189.036 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
result_CR31_ram_0_cZ.dpram_inst/DI3      |   -1.958 ns 
result_CR31_ram_0_cZ.dpram_inst/DI0      |   -1.839 ns 
result_CR31_ram_4_cZ.dpram_inst/DI0      |   -1.746 ns 
result_CR31_ram_3_cZ.dpram_inst/DI1      |   -1.708 ns 
result_CR31_ram_2_cZ.dpram_inst/DI1      |   -1.697 ns 
result_CR31_ram_4_cZ.dpram_inst/DI3      |   -1.695 ns 
result_CR31_ram_5_cZ.dpram_inst/DI1      |   -1.691 ns 
result_CR31_ram_4_cZ.dpram_inst/DI2      |   -1.676 ns 
result_CR31_ram_5_cZ.dpram_inst/DI3      |   -1.661 ns 
result_CR31_ram_5_cZ.dpram_inst/DI0      |   -1.650 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_0_cZ.dpram_inst/DI3  (SLICEM_R68C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 31.5% (route), 68.5% (logic)
Clock Skew       : 0.053 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.957 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT23
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[23]
                                                                    NET DELAY             0.613                  9.466  1       
dut/sin_linear_i/result_o[7]/A->dut/sin_linear_i/result_o[7]/Z
                                          SLICE_R68C71B             CTOF_DEL              0.046                  9.512  1       
dut/sin_linear_i/result_0[7]                                        NET DELAY             0.487                  9.999  1       
result_CR31_ram_0_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.999  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.817                  7.765  40      
result_CR31_ram_0_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.765  1       
                                                                    Uncertainty        -(0.000)                  7.765  
                                                                    Common Path Skew      0.186                  7.951  
                                                                    Setup time        -(-0.090)                  8.041  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.041  
Arrival Time                                                                                                  -(9.999)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.957  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_0_cZ.dpram_inst/DI0  (SLICEM_R68C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 30.7% (route), 69.3% (logic)
Clock Skew       : 0.053 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.838 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.685                  9.538  1       
dut/sin_linear_i/result_o[4]/A->dut/sin_linear_i/result_o[4]/Z
                                          SLICE_R68C71A             CTOF_DEL              0.045                  9.583  1       
dut/sin_linear_i/result_0[4]                                        NET DELAY             0.349                  9.932  1       
result_CR31_ram_0_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.932  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.817                  7.765  40      
result_CR31_ram_0_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.765  1       
                                                                    Uncertainty        -(0.000)                  7.765  
                                                                    Common Path Skew      0.186                  7.951  
                                                                    Setup time        -(-0.142)                  8.093  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.093  
Arrival Time                                                                                                  -(9.932)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.838  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI0  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 29.6% (route), 70.4% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.745 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT36
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[36]
                                                                    NET DELAY             0.591                  9.444  1       
dut/sin_linear_i/result_o[20]/A->dut/sin_linear_i/result_o[20]/Z
                                          SLICE_R68C72B             CTOF_DEL              0.045                  9.489  1       
dut/sin_linear_i/result_0[20]                                       NET DELAY             0.358                  9.847  1       
result_CR31_ram_4_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.847  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  7.773  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.773  1       
                                                                    Uncertainty        -(0.000)                  7.773  
                                                                    Common Path Skew      0.186                  7.959  
                                                                    Setup time        -(-0.142)                  8.101  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.101  
Arrival Time                                                                                                  -(9.847)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.745  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_3_cZ.dpram_inst/DI1  (SLICEM_R68C70A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.8% (route), 71.2% (logic)
Clock Skew       : 0.053 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.707 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]
                                                                    NET DELAY             0.527                  9.380  1       
dut/sin_linear_i/result_o[17]/A->dut/sin_linear_i/result_o[17]/Z
                                          SLICE_R68C72B             CTOF_DEL              0.045                  9.425  1       
dut/sin_linear_i/result_0[17]                                       NET DELAY             0.361                  9.786  1       
result_CR31_ram_3_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.786  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.817                  7.765  40      
result_CR31_ram_3_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.765  1       
                                                                    Uncertainty        -(0.000)                  7.765  
                                                                    Common Path Skew      0.186                  7.951  
                                                                    Setup time        -(-0.127)                  8.078  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.078  
Arrival Time                                                                                                  -(9.786)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.707  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_2_cZ.dpram_inst/DI1  (SLICEM_R69C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.7% (route), 71.3% (logic)
Clock Skew       : 0.057 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.696 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT29
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[29]
                                                                    NET DELAY             0.443                  9.296  1       
dut/sin_linear_i/result_o[13]/A->dut/sin_linear_i/result_o[13]/Z
                                          SLICE_R69C71B             CTOF_DEL              0.045                  9.341  1       
dut/sin_linear_i/result_0[13]                                       NET DELAY             0.438                  9.779  1       
result_CR31_ram_2_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.779  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.821                  7.769  40      
result_CR31_ram_2_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.769  1       
                                                                    Uncertainty        -(0.000)                  7.769  
                                                                    Common Path Skew      0.186                  7.955  
                                                                    Setup time        -(-0.127)                  8.082  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.082  
Arrival Time                                                                                                  -(9.779)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.696  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI3  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.2% (route), 71.8% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.694 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.507                  9.360  1       
dut/sin_linear_i/result_o[23]/A->dut/sin_linear_i/result_o[23]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.046                  9.406  1       
dut/sin_linear_i/result_0[23]                                       NET DELAY             0.338                  9.744  1       
result_CR31_ram_4_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.744  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  7.773  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.773  1       
                                                                    Uncertainty        -(0.000)                  7.773  
                                                                    Common Path Skew      0.186                  7.959  
                                                                    Setup time        -(-0.090)                  8.049  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.049  
Arrival Time                                                                                                  -(9.744)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.694  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI1  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.6% (route), 71.4% (logic)
Clock Skew       : 0.052 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.690 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT41
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[41]
                                                                    NET DELAY             0.455                  9.308  1       
dut/sin_linear_i/result_o[25]/A->dut/sin_linear_i/result_o[25]/Z
                                          SLICE_R68C70D             CTOF_DEL              0.045                  9.353  1       
dut/sin_linear_i/result_0[25]                                       NET DELAY             0.415                  9.768  1       
result_CR31_ram_5_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.768  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.816                  7.764  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.764  1       
                                                                    Uncertainty        -(0.000)                  7.764  
                                                                    Common Path Skew      0.186                  7.950  
                                                                    Setup time        -(-0.127)                  8.077  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.077  
Arrival Time                                                                                                  -(9.768)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.690  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI2  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.3% (route), 71.7% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.675 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]
                                                                    NET DELAY             0.609                  9.462  1       
dut/sin_linear_i/result_o[22]/A->dut/sin_linear_i/result_o[22]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.045                  9.507  1       
dut/sin_linear_i/result_0[22]                                       NET DELAY             0.241                  9.748  1       
result_CR31_ram_4_cZ.dpram_inst/DI2                                 ENDPOINT              0.000                  9.748  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  7.773  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.773  1       
                                                                    Uncertainty        -(0.000)                  7.773  
                                                                    Common Path Skew      0.186                  7.959  
                                                                    Setup time        -(-0.113)                  8.072  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.072  
Arrival Time                                                                                                  -(9.748)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.675  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI3  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.7% (route), 72.3% (logic)
Clock Skew       : 0.052 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.660 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]
                                                                    NET DELAY             0.496                  9.349  1       
dut/sin_linear_i/result_o[27]/A->dut/sin_linear_i/result_o[27]/Z
                                          SLICE_R68C69E             CTOF_DEL              0.045                  9.394  1       
dut/sin_linear_i/result_0[27]                                       NET DELAY             0.308                  9.702  1       
result_CR31_ram_5_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.702  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.816                  7.764  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.764  1       
                                                                    Uncertainty        -(0.000)                  7.764  
                                                                    Common Path Skew      0.186                  7.950  
                                                                    Setup time        -(-0.091)                  8.041  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.041  
Arrival Time                                                                                                  -(9.702)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.660  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI0  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.2% (route), 71.8% (logic)
Clock Skew       : 0.052 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.186 ns 
Path Slack       : -1.649 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]
                                                                    NET DELAY             0.376                  9.229  1       
dut/sin_linear_i/result_o[24]/A->dut/sin_linear_i/result_o[24]/Z
                                          SLICE_R68C71B             CTOF_DEL              0.045                  9.274  1       
dut/sin_linear_i/result_0[24]                                       NET DELAY             0.468                  9.742  1       
result_CR31_ram_5_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.742  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  4.812  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  4.948  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.948  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.816                  7.764  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.764  1       
                                                                    Uncertainty        -(0.000)                  7.764  
                                                                    Common Path Skew      0.186                  7.950  
                                                                    Setup time        -(-0.142)                  8.092  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    8.092  
Arrival Time                                                                                                  -(9.742)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.649  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 1 Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 39 -divide_by 20 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.256 ns |         97.500 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

3.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 6 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           3.333 ns |        300.000 MHz 
                                        | Actual (all paths) |           5.259 ns |        190.150 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
result_CR31_ram_0_cZ.dpram_inst/DI3      |   -1.927 ns 
result_CR31_ram_0_cZ.dpram_inst/DI0      |   -1.809 ns 
result_CR31_ram_4_cZ.dpram_inst/DI0      |   -1.719 ns 
result_CR31_ram_3_cZ.dpram_inst/DI1      |   -1.683 ns 
result_CR31_ram_2_cZ.dpram_inst/DI1      |   -1.672 ns 
result_CR31_ram_4_cZ.dpram_inst/DI3      |   -1.672 ns 
result_CR31_ram_5_cZ.dpram_inst/DI1      |   -1.671 ns 
result_CR31_ram_4_cZ.dpram_inst/DI2      |   -1.654 ns 
result_CR31_ram_5_cZ.dpram_inst/DI3      |   -1.639 ns 
result_CR31_ram_5_cZ.dpram_inst/DI0      |   -1.622 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_0_cZ.dpram_inst/DI3  (SLICEM_R68C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 30.6% (route), 69.4% (logic)
Clock Skew       : 0.062 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.926 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT23
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[23]
                                                                    NET DELAY             0.593                  9.324  1       
dut/sin_linear_i/result_o[7]/A->dut/sin_linear_i/result_o[7]/Z
                                          SLICE_R68C71B             CTOF_DEL              0.046                  9.370  1       
dut/sin_linear_i/result_0[7]                                        NET DELAY             0.471                  9.841  1       
result_CR31_ram_0_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.841  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.707                  7.647  40      
result_CR31_ram_0_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.647  1       
                                                                    Uncertainty        -(0.000)                  7.647  
                                                                    Common Path Skew      0.176                  7.823  
                                                                    Setup time        -(-0.091)                  7.914  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.914  
Arrival Time                                                                                                  -(9.841)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.926  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_0_cZ.dpram_inst/DI0  (SLICEM_R68C69A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.062 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.808 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.664                  9.395  1       
dut/sin_linear_i/result_o[4]/A->dut/sin_linear_i/result_o[4]/Z
                                          SLICE_R68C71A             CTOF_DEL              0.045                  9.440  1       
dut/sin_linear_i/result_0[4]                                        NET DELAY             0.334                  9.774  1       
result_CR31_ram_0_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.774  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.707                  7.647  40      
result_CR31_ram_0_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.647  1       
                                                                    Uncertainty        -(0.000)                  7.647  
                                                                    Common Path Skew      0.176                  7.823  
                                                                    Setup time        -(-0.142)                  7.965  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.965  
Arrival Time                                                                                                  -(9.774)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.808  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI0  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.8% (route), 71.2% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.718 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT36
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[36]
                                                                    NET DELAY             0.574                  9.305  1       
dut/sin_linear_i/result_o[20]/A->dut/sin_linear_i/result_o[20]/Z
                                          SLICE_R68C72B             CTOF_DEL              0.045                  9.350  1       
dut/sin_linear_i/result_0[20]                                       NET DELAY             0.342                  9.692  1       
result_CR31_ram_4_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.692  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  7.655  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.655  1       
                                                                    Uncertainty        -(0.000)                  7.655  
                                                                    Common Path Skew      0.176                  7.831  
                                                                    Setup time        -(-0.142)                  7.973  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.973  
Arrival Time                                                                                                  -(9.692)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.718  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_3_cZ.dpram_inst/DI1  (SLICEM_R68C70A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 28.0% (route), 72.0% (logic)
Clock Skew       : 0.063 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.682 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT33
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[33]
                                                                    NET DELAY             0.510                  9.241  1       
dut/sin_linear_i/result_o[17]/A->dut/sin_linear_i/result_o[17]/Z
                                          SLICE_R68C72B             CTOF_DEL              0.046                  9.287  1       
dut/sin_linear_i/result_0[17]                                       NET DELAY             0.349                  9.636  1       
result_CR31_ram_3_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.636  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.708                  7.648  40      
result_CR31_ram_3_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.648  1       
                                                                    Uncertainty        -(0.000)                  7.648  
                                                                    Common Path Skew      0.176                  7.824  
                                                                    Setup time        -(-0.129)                  7.953  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.953  
Arrival Time                                                                                                  -(9.636)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.682  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_2_cZ.dpram_inst/DI1  (SLICEM_R69C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.9% (route), 72.1% (logic)
Clock Skew       : 0.067 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.671 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT29
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[29]
                                                                    NET DELAY             0.430                  9.161  1       
dut/sin_linear_i/result_o[13]/A->dut/sin_linear_i/result_o[13]/Z
                                          SLICE_R69C71B             CTOF_DEL              0.045                  9.206  1       
dut/sin_linear_i/result_0[13]                                       NET DELAY             0.422                  9.628  1       
result_CR31_ram_2_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.628  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.712                  7.652  40      
result_CR31_ram_2_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.652  1       
                                                                    Uncertainty        -(0.000)                  7.652  
                                                                    Common Path Skew      0.176                  7.828  
                                                                    Setup time        -(-0.128)                  7.956  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.956  
Arrival Time                                                                                                  -(9.628)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.671  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI3  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.4% (route), 72.6% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.671 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT39
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[39]
                                                                    NET DELAY             0.491                  9.222  1       
dut/sin_linear_i/result_o[23]/A->dut/sin_linear_i/result_o[23]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.046                  9.268  1       
dut/sin_linear_i/result_0[23]                                       NET DELAY             0.326                  9.594  1       
result_CR31_ram_4_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.594  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  7.655  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.655  1       
                                                                    Uncertainty        -(0.000)                  7.655  
                                                                    Common Path Skew      0.176                  7.831  
                                                                    Setup time        -(-0.091)                  7.922  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.922  
Arrival Time                                                                                                  -(9.594)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.671  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI1  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.8% (route), 72.2% (logic)
Clock Skew       : 0.062 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.670 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT41
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[41]
                                                                    NET DELAY             0.443                  9.174  1       
dut/sin_linear_i/result_o[25]/A->dut/sin_linear_i/result_o[25]/Z
                                          SLICE_R68C70D             CTOF_DEL              0.046                  9.220  1       
dut/sin_linear_i/result_0[25]                                       NET DELAY             0.403                  9.623  1       
result_CR31_ram_5_cZ.dpram_inst/DI1                                 ENDPOINT              0.000                  9.623  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.707                  7.647  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.647  1       
                                                                    Uncertainty        -(0.000)                  7.647  
                                                                    Common Path Skew      0.176                  7.823  
                                                                    Setup time        -(-0.129)                  7.952  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.952  
Arrival Time                                                                                                  -(9.623)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.670  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_4_cZ.dpram_inst/DI2  (SLICEM_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.5% (route), 72.5% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.653 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT38
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[38]
                                                                    NET DELAY             0.591                  9.322  1       
dut/sin_linear_i/result_o[22]/A->dut/sin_linear_i/result_o[22]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.045                  9.367  1       
dut/sin_linear_i/result_0[22]                                       NET DELAY             0.231                  9.598  1       
result_CR31_ram_4_cZ.dpram_inst/DI2                                 ENDPOINT              0.000                  9.598  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  7.655  40      
result_CR31_ram_4_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.655  1       
                                                                    Uncertainty        -(0.000)                  7.655  
                                                                    Common Path Skew      0.176                  7.831  
                                                                    Setup time        -(-0.113)                  7.944  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.944  
Arrival Time                                                                                                  -(9.598)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.653  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI3  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 26.9% (route), 73.1% (logic)
Clock Skew       : 0.062 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.638 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT43
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[43]
                                                                    NET DELAY             0.481                  9.212  1       
dut/sin_linear_i/result_o[27]/A->dut/sin_linear_i/result_o[27]/Z
                                          SLICE_R68C69E             CTOF_DEL              0.046                  9.258  1       
dut/sin_linear_i/result_0[27]                                       NET DELAY             0.295                  9.553  1       
result_CR31_ram_5_cZ.dpram_inst/DI3                                 ENDPOINT              0.000                  9.553  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.707                  7.647  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.647  1       
                                                                    Uncertainty        -(0.000)                  7.647  
                                                                    Common Path Skew      0.176                  7.823  
                                                                    Setup time        -(-0.091)                  7.914  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.914  
Arrival Time                                                                                                  -(9.553)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.638  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : result_CR31_ram_5_cZ.dpram_inst/DI0  (SLICEM_R68C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 27.4% (route), 72.6% (logic)
Clock Skew       : 0.062 ns 
Setup Constraint : 3.333 ns 
Common Path Skew : 0.176 ns 
Path Slack       : -1.621 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  40      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT40
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[40]
                                                                    NET DELAY             0.364                  9.095  1       
dut/sin_linear_i/result_o[24]/A->dut/sin_linear_i/result_o[24]/Z
                                          SLICE_R68C71B             CTOF_DEL              0.045                  9.140  1       
dut/sin_linear_i/result_0[24]                                       NET DELAY             0.447                  9.587  1       
result_CR31_ram_5_cZ.dpram_inst/DI0                                 ENDPOINT              0.000                  9.587  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  3.333  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  3.333  1       
clk50                                                               NET DELAY             0.000                  3.333  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  4.811  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  4.940  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  4.940  40      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.707                  7.647  40      
result_CR31_ram_5_cZ.dpram_inst/WCK                                 CLOCK PIN             0.000                  7.647  1       
                                                                    Uncertainty        -(0.000)                  7.647  
                                                                    Common Path Skew      0.176                  7.823  
                                                                    Setup time        -(-0.142)                  7.965  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    7.965  
Arrival Time                                                                                                  -(9.587)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                            -1.621  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
phase_CR31_ram_cZ.dpram_inst/WAD1        |    0.095 ns 
G_2_Z/D                                  |    0.104 ns 
valid_o_3[0]/D                           |    0.104 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D              
                                         |    0.133 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D              
                                         |    0.137 ns 
phase_CR31_ram_cZ.dpram_inst/WAD0        |    0.152 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D              
                                         |    0.155 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D              
                                         |    0.162 ns 
result_CF1[1]/D                          |    0.167 ns 
valid_o_1_Z[0]/D                         |    0.169 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : result_CF1[1]/Q  (SLICE_R79C73A)
Path End         : phase_CR31_ram_cZ.dpram_inst/WAD1  (SLICEM_R79C71A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 54.6% (route), 45.4% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.095 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.740                  2.842  40      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.842  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R79C73A   REG_DEL            0.119                  2.961  49      
tmp1[1]                                                   NET DELAY          0.143                  3.104  49      
phase_CR31_ram_cZ.dpram_inst/WAD1                         ENDPOINT           0.000                  3.104  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  40      
phase_CR31_ram_cZ.dpram_inst/WCK                          CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.158                  3.009  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.009  
Arrival Time                                                                                        3.104  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.095  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : G_1_Z/Q  (SLICE_R78C68B)
Path End         : G_2_Z/D  (SLICE_R78C68A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.107 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  40      
G_1_Z/CK                                                  CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
G_1_Z/CK->G_1_Z/Q                         SLICE_R78C68B   REG_DEL            0.119                  2.959  1       
G_1                                                       NET DELAY          0.062                  3.021  1       
G_2_Z/D                                                   ENDPOINT           0.000                  3.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  40      
{G_2_Z/CK   G_3_Z/CK}                                     CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.107                  2.841  
                                                          Hold time          0.076                  2.917  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.917  
Arrival Time                                                                                        3.021  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.104  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : valid_o_2_Z[0]/Q  (SLICE_R73C81B)
Path End         : valid_o_3[0]/D  (SLICE_R73C81A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.641                  2.743  40      
valid_o_2_Z[0]/CK                                         CLOCK PIN          0.000                  2.743  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
valid_o_2_Z[0]/CK->valid_o_2_Z[0]/Q       SLICE_R73C81B   REG_DEL            0.119                  2.862  1       
valid_o_2[0]                                              NET DELAY          0.062                  2.924  1       
valid_o_3[0]/D                                            ENDPOINT           0.000                  2.924  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.724                  2.850  40      
{valid_o_3[0]/CK   valid_i_0_Z[0]/CK}                     CLOCK PIN          0.000                  2.850  1       
                                                          Uncertainty        0.000                  2.850  
                                                          Common Path Skew  -0.106                  2.744  
                                                          Hold time          0.076                  2.820  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.820  
Arrival Time                                                                                        2.924  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.104  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/Q  (SLICE_R84C25F)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D  (SLICE_R84C25F)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 31.9% (route), 68.1% (logic)
Clock Skew       : 0.041 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.041 ns 
Path Slack       : 0.133 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/Q
                                          SLICE_R84C25F   REG_DEL            0.119                  1.431  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr[1]
                                                          NET DELAY          0.068                  1.499  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/Z
                                          SLICE_R84C25F   CTOF_DEL           0.026                  1.525  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr_4[1]
                                                          NET DELAY          0.000                  1.525  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D
                                                          ENDPOINT           0.000                  1.525  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.041                  1.312  
                                                          Hold time          0.080                  1.392  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.392  
Arrival Time                                                                                        1.525  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.133  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q  (SLICE_R84C26B)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D  (SLICE_R84C25E)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 51.5% (route), 48.5% (logic)
Clock Skew       : 0.117 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.029 ns 
Path Slack       : 0.137 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.134                  1.236  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[1]/CK}
                                                          CLOCK PIN          0.000                  1.236  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q
                                          SLICE_R84C26B   REG_DEL            0.119                  1.355  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/pll_lock_reg
                                                          NET DELAY          0.154                  1.509  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[3]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[3]/Z
                                          SLICE_R84C25E   CTOF_DEL           0.026                  1.535  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs_ns[3]
                                                          NET DELAY          0.000                  1.535  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D
                                                          ENDPOINT           0.000                  1.535  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/CK}
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.029                  1.324  
                                                          Hold time          0.074                  1.398  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.398  
Arrival Time                                                                                        1.535  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.137  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R79C73A)
Path End         : phase_CR31_ram_cZ.dpram_inst/WAD0  (SLICEM_R79C71A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.152 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.740                  2.842  40      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.842  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R79C73A   REG_DEL            0.119                  2.961  50      
CO0                                                       NET DELAY          0.214                  3.175  50      
phase_CR31_ram_cZ.dpram_inst/WAD0                         ENDPOINT           0.000                  3.175  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  40      
phase_CR31_ram_cZ.dpram_inst/WCK                          CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.098                  2.851  
                                                          Hold time          0.172                  3.023  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.023  
Arrival Time                                                                                        3.175  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.152  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q  (SLICE_R84C26B)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D  (SLICE_R84C25E)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 55.1% (route), 44.9% (logic)
Clock Skew       : 0.117 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.029 ns 
Path Slack       : 0.155 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.134                  1.236  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[1]/CK}
                                                          CLOCK PIN          0.000                  1.236  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q
                                          SLICE_R84C26B   REG_DEL            0.119                  1.355  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/pll_lock_reg
                                                          NET DELAY          0.178                  1.533  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/Z
                                          SLICE_R84C25E   CTOF_DEL           0.026                  1.559  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs_ns[2]
                                                          NET DELAY          0.000                  1.559  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D
                                                          ENDPOINT           0.000                  1.559  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/CK}
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.029                  1.324  
                                                          Hold time          0.080                  1.404  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.404  
Arrival Time                                                                                        1.559  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.155  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/Q  (SLICE_R84C25F)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D  (SLICE_R84C25A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 40.1% (route), 59.9% (logic)
Clock Skew       : 0.041 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.041 ns 
Path Slack       : 0.162 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/Q
                                          SLICE_R84C25F   REG_DEL            0.119                  1.431  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr[1]
                                                          NET DELAY          0.097                  1.528  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/init_request_0_o2/B->gpll_i/lscc_pll_inst/u_pll_init_bw/init_request_0_o2/Z
                                          SLICE_R84C25A   CTOF_DEL           0.026                  1.554  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/init_request
                                                          NET DELAY          0.000                  1.554  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D
                                                          ENDPOINT           0.000                  1.554  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/CK
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.041                  1.312  
                                                          Hold time          0.080                  1.392  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.392  
Arrival Time                                                                                        1.554  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.162  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R79C73A)
Path End         : result_CF1[1]/D  (SLICE_R79C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.107 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.107 ns 
Path Slack       : 0.167 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.740                  2.842  40      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.842  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R79C73A   REG_DEL            0.119                  2.961  50      
CO0                                                       NET DELAY          0.096                  3.057  50      
result_CF1_RNI1BV4B[1]/A->result_CF1_RNI1BV4B[1]/Z
                                          SLICE_R79C73A   CTOF_DEL           0.026                  3.083  33      
tmp2[1]                                                   NET DELAY          0.000                  3.083  33      
result_CF1[1]/D                                           ENDPOINT           0.000                  3.083  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.823                  2.949  40      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.949  1       
                                                          Uncertainty        0.000                  2.949  
                                                          Common Path Skew  -0.107                  2.842  
                                                          Hold time          0.074                  2.916  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.916  
Arrival Time                                                                                        3.083  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.167  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/s1_valid/Q  (SLICE_R71C81A)
Path End         : valid_o_1_Z[0]/D  (SLICE_R71C81B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 51.8% (route), 48.2% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.169 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.640                  2.742  40      
{dut/sin_linear_i/s1_valid/CK   valid_i_3[0]/CK}
                                                          CLOCK PIN          0.000                  2.742  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/s1_valid/CK->dut/sin_linear_i/s1_valid/Q
                                          SLICE_R71C81A   REG_DEL            0.119                  2.861  1       
dut/sin_linear_i/valid_o_0                                NET DELAY          0.128                  2.989  1       
valid_o_1_Z[0]/D                                          ENDPOINT           0.000                  2.989  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  40      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.722                  2.848  40      
valid_o_1_Z[0]/CK                                         CLOCK PIN          0.000                  2.848  1       
                                                          Uncertainty        0.000                  2.848  
                                                          Common Path Skew  -0.106                  2.742  
                                                          Hold time          0.078                  2.820  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.820  
Arrival Time                                                                                        2.989  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.169  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################




</pre></samp></body></html>
