arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
7series_BRAM_DSP_carry.xml	mcml.v	common	6028.93	vpr	4.29 GiB		-1	-1	112.39	1324532	26	1575.37	-1	-1	397412	-1	-1	-1	36	159	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	4493412	36	356	199703	166091	1	96432	14448	132	132	17424	CLB	auto	1373.1 MiB	1554.60	7.30767e+06	1510965	30795198	11005989	11799313	7989896	3575.2 MiB	2353.07	8.99	114.688	75.4926	-385876	-75.4926	75.4926	0.11	0.144559	0.12413	27.5533	22.7998	-1	-1	-1	-1	-1	1044733	17	1.04106e+09	8.39563e+08	3.37280e+08	19357.2	132.18	32.8963	27.1671	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	LU32PEEng.v	common	4021.40	vpr	3.52 GiB		-1	-1	89.23	1523944	97	420.80	-1	-1	364304	-1	-1	-1	114	153	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	3686084	114	102	123962	109723	1	78255	10604	114	114	12996	CLB	auto	1078.7 MiB	2226.89	7.50175e+06	1274738	15614502	6135197	9031079	448226	2727.3 MiB	917.29	6.53	143.442	109.472	-246691	-109.472	109.472	0.08	0.141279	0.121064	21.4205	17.832	-1	-1	-1	-1	-1	1465950	19	7.77041e+08	6.23088e+08	2.51453e+08	19348.5	154.91	27.165	22.4874	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	LU8PEEng.v	common	866.13	vpr	1.03 GiB		-1	-1	28.05	472768	98	39.42	-1	-1	117816	-1	-1	-1	114	45	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	1079760	114	102	36706	32285	1	22732	3211	62	62	3844	CLB	auto	336.8 MiB	618.57	1.07733e+06	293198	2726296	910892	1594196	221208	816.6 MiB	93.59	0.82	135.375	111.358	-52204.1	-111.358	111.358	0.02	0.0342582	0.0290691	4.52154	3.74248	-1	-1	-1	-1	-1	349285	16	2.21078e+08	1.79543e+08	7.33801e+07	19089.5	31.47	5.71966	4.71057	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	bgm.v	common	738.51	vpr	1.09 GiB		-1	-1	23.62	654168	14	38.57	-1	-1	124128	-1	-1	-1	257	0	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	1147576	257	32	37283	34221	1	23859	3594	66	66	4356	CLB	auto	369.5 MiB	486.01	1.42717e+06	292842	2727876	904302	1772661	50913	914.3 MiB	89.88	0.92	36.395	23.2057	-27798.9	-23.2057	23.2057	0.03	0.0420198	0.0365039	4.49405	3.75685	-1	-1	-1	-1	-1	405172	17	2.52497e+08	1.81881e+08	8.29171e+07	19035.1	37.75	5.87139	4.87957	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	stereovision0.v	common	305.97	vpr	477.68 MiB		-1	-1	4.47	103400	5	2.93	-1	-1	70128	-1	-1	-1	169	0	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	489148	169	197	23225	21365	1	9660	1645	42	42	1764	CLB	auto	182.7 MiB	257.68	191242	69741	865479	231951	560905	72623	401.9 MiB	11.92	0.12	6.0701	4.03928	-16398	-4.03928	4.03928	0.01	0.0109682	0.00913863	1.16208	0.959963	-1	-1	-1	-1	-1	65287	12	9.88618e+07	6.89317e+07	3.28179e+07	18604.2	7.69	1.47609	1.21957	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	stereovision1.v	common	329.87	vpr	834.59 MiB		-1	-1	3.84	114924	3	4.76	-1	-1	71964	-1	-1	-1	115	0	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	854616	115	145	22865	19302	1	10319	1528	66	66	4356	DSP	auto	177.7 MiB	240.81	312166	102042	872431	274471	588095	9865	776.7 MiB	10.52	0.10	5.768	4.76067	-21233.7	-4.76067	4.76067	0.03	0.0112499	0.00937755	1.28065	1.06586	-1	-1	-1	-1	-1	102221	14	2.52497e+08	9.57084e+07	8.29171e+07	19035.1	15.90	1.64146	1.36816	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
7series_BRAM_DSP_carry.xml	stereovision2.v	common	1075.22	vpr	2.05 GiB		-1	-1	5.50	172452	3	2.26	-1	-1	140992	-1	-1	-1	149	0	-1	success	v8.0.0-13067-gda604502c-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-5.15.0-119-generic x86_64	2025-06-16T13:26:41	goeders10	/home/chem3000/GitClones/vtr_pulls/vtr_ccl/vtr-verilog-to-routing/vtr_flow/tasks	2146896	149	182	55416	37075	1	33280	4031	106	106	11236	DSP	auto	331.5 MiB	770.59	1.74668e+06	450674	3595535	1133232	2334220	128083	1925.1 MiB	87.23	0.75	22.9595	15.3724	-48322.5	-15.3724	15.3724	0.07	0.0319348	0.027826	3.8538	3.21492	-1	-1	-1	-1	-1	436136	16	6.67318e+08	2.79446e+08	2.17352e+08	19344.2	53.10	4.97283	4.15748	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
