;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -207, @-120
	SUB 700, 12
	SUB 201, 0
	SUB 201, 0
	SPL 612, -19
	SLT -1, <-20
	SPL 0, <402
	SUB @126, @150
	ADD 0, 0
	SUB -10, <-0
	SUB #102, @0
	SUB 700, 12
	SUB #102, @0
	SUB 120, @100
	SUB @126, @150
	SLT -1, <-20
	SUB 900, 100
	SUB #0, 0
	SUB 700, 12
	SUB 6, 3
	ADD #0, -0
	ADD 3, 0
	SUB @-13, 5
	ADD #0, -0
	SUB 0, 4
	SUB 120, @100
	SUB #-16, <-20
	SUB @-13, 5
	SUB @-13, 5
	SUB 120, @100
	SUB 60, -36
	SUB 60, -36
	SUB 120, @100
	SUB 990, <609
	SUB 60, -36
	CMP -207, <-126
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 60, -36
	SPL 0, <402
	CMP -207, <-126
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
