>Dmel_RG2
TGGCCGGCACGCGGATTCTCT
>Dmel_RG3
TGGCCGGCACGCGGATTCTCT
>Dmel_RG5
TGGCCGGCACGCGGATTCTCT
>Dmel_RG9
TGGCCGGCACGCGGATTCTCT
>Dmel_RG18N
TGGCCGGCACGCGGATTCTCT
>Dmel_RG19
TGGCCGGCACGCGGATTCTCT
>Dmel_RG22
TGGCCGGCACGCGGATTCTCT
>Dmel_RG24
TGGCCGGCACGCGGATTCTCT
>Dmel_RG25
TGGCCGGCACGCGGATTCTCT
>Dmel_RG28
TGGCCGGCACGCGGATTCTCT
>Dmel_RG32N
TGGCCGGCACGCGGATTCTCT
>Dmel_RG34
TGGCCGGCACGCGGATTCTCT
>Dmel_RG36
TGGCCGGCACGCGGATTCTCT
>Dmel_RG38N
TGGCCGGCACGCGGATTCTCT
>Dsim_MD03
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD06
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD105
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD106
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD146
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD15
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD197
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD199
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD201
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD221
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD224
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD225
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD233
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD235
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD238
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD243
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD251
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD255
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD63
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD72
TGGCCGGCGCGCGGATTCTCT
>Dsim_MD73
TGGCCGGCGTGCGGATTCTCT
>Dyak_528_14758
TGGCCGGCGCGCGGATTCTCT
>Dere_528_14758
TGACCGGCGCGCGGATTCTCC
