`timescale 1ns / 1ps

module lab25 (
 input logic [5 : 0]  sw,
 output logic [6 : 0] seg,
 output logic [3 : 0] an
);
    assign an = 4'b1110;
    
    
endmodule

