// Seed: 3058915034
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire  id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd58
) (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout wire id_1;
  localparam id_3 = 1;
  localparam id_4 = -1;
  logic [7:0] _id_5, id_6, id_7;
  assign id_2[-1-(1)] = -1;
  reg id_8;
  assign id_7 = id_5;
  assign id_6[(1)/1 :-1<id_5][1'b0] = 1;
  logic id_9;
  always id_8 <= 1;
  assign id_9 = id_9;
endmodule
