srcscan starts
INFO: analyzing module ALU (VERI-9002)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v(40): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module ALUControl (VERI-9002)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALUControl.v(31): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module BranchAdder (VERI-9002)
INFO: analyzing module Control (VERI-9002)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Control.v(40): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module DataMemory (VERI-9002)
INFO: analyzing module IDEX (VERI-9002)
INFO: analyzing module IFID (VERI-9002)
INFO: analyzing module InstructionMemory (VERI-9002)
INFO: analyzing module MEMWB (VERI-9002)
INFO: analyzing module PCAdder (VERI-9002)
INFO: analyzing module ProgramCounter (VERI-9002)
INFO: analyzing module Registers (VERI-9002)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v(55): WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode (VERI-2050)
INFO: analyzing module SignExtender (VERI-9002)
INFO: analyzing module SignShift (VERI-9002)
INFO: analyzing module clkdiv (VERI-9002)
INFO: analyzing module exmem (VERI-9002)
INFO: analyzing module mux16 (VERI-9002)
INFO: analyzing module top (VERI-9002)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(65): WARNING: identifier if_instruction_out is used before its declaration (VERI-1875)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(66): WARNING: identifier id_rdata1_out is used before its declaration (VERI-1875)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(71): WARNING: identifier mem_wb_out is used before its declaration (VERI-1875)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(73): WARNING: identifier mem_wreg_out is used before its declaration (VERI-1875)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(74): WARNING: identifier ex_branchadd_out is used before its declaration (VERI-1875)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(76): WARNING: identifier id_pc_out is used before its declaration (VERI-1875)
Listing tops:
VeriTop library:xil_defaultlib mod:top
END of tops
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(23): INFO: compiling module top (VERI-1018)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(107): WARNING: concatenation with unsized literal; will interpret as 32 bits (VERI-1320)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(108): WARNING: concatenation with unsized literal; will interpret as 32 bits (VERI-1320)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(108): WARNING: concatenation with unsized literal; will interpret as 32 bits (VERI-1320)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(130): WARNING: concatenation with unsized literal; will interpret as 32 bits (VERI-1320)
C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v(130): WARNING: concatenation with unsized literal; will interpret as 32 bits (VERI-1320)
srcscan exits with return value 0
