Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 12 21:41:26 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 88 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.222        0.000                      0                 8201        0.042        0.000                      0                 8201        2.553        0.000                       0                  6956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.222        0.000                      0                 8201        0.042        0.000                      0                 8201        2.553        0.000                       0                  6956  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 0.322ns (4.950%)  route 6.182ns (95.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 11.643 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.182    11.728    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/out
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.053    11.781 r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/data_out[10]_i_1__4/O
                         net (fo=1, routed)           0.000    11.781    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4_n_17
    SLICE_X2Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.139    11.643    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[10]/C
                         clock pessimism              0.322    11.966    
                         clock uncertainty           -0.035    11.930    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.073    12.003    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.334ns (5.126%)  route 6.182ns (94.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 11.643 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.182    11.728    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/out
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.065    11.793 r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/data_out[11]_i_1__5/O
                         net (fo=1, routed)           0.000    11.793    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4_n_16
    SLICE_X2Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.139    11.643    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[11]/C
                         clock pessimism              0.322    11.966    
                         clock uncertainty           -0.035    11.930    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.092    12.022    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.322ns (4.996%)  route 6.123ns (95.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 11.649 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.123    11.668    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/out
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.053    11.721 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_in_1_reg[25]_i_1__5/O
                         net (fo=1, routed)           0.000    11.721    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[27]_1[25]
    SLICE_X15Y38         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.145    11.649    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[25]/C
                         clock pessimism              0.322    11.972    
                         clock uncertainty           -0.035    11.936    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.034    11.970    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.337ns (5.217%)  route 6.123ns (94.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 11.649 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.123    11.668    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/out
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.068    11.736 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_in_1_reg[26]_i_1__5/O
                         net (fo=1, routed)           0.000    11.736    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[27]_1[26]
    SLICE_X15Y38         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.145    11.649    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[26]/C
                         clock pessimism              0.322    11.972    
                         clock uncertainty           -0.035    11.936    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.063    11.999    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_in_1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.322ns (5.056%)  route 6.047ns (94.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 11.643 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.047    11.592    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5/out
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.053    11.645 r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5/data_out[8]_i_1__5/O
                         net (fo=1, routed)           0.000    11.645    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5_n_19
    SLICE_X3Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.139    11.643    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[8]/C
                         clock pessimism              0.322    11.966    
                         clock uncertainty           -0.035    11.930    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.035    11.965    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 0.333ns (5.220%)  route 6.047ns (94.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 11.643 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.047    11.592    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5/out
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.064    11.656 r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5/data_out[9]_i_1__4/O
                         net (fo=1, routed)           0.000    11.656    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/itw5_n_18
    SLICE_X3Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.139    11.643    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[9]/C
                         clock pessimism              0.322    11.966    
                         clock uncertainty           -0.035    11.930    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.063    11.993    NTT_MDC_WRAPPER/genblk2[5].TW_ROM/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.322ns (5.125%)  route 5.961ns (94.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.591 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         5.961    11.506    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/out
    SLICE_X43Y1          LUT3 (Prop_lut3_I2_O)        0.053    11.559 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/data_out[18]_i_1__0/O
                         net (fo=1, routed)           0.000    11.559    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8_n_9
    SLICE_X43Y1          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.087    11.591    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[18]/C
                         clock pessimism              0.322    11.914    
                         clock uncertainty           -0.035    11.878    
    SLICE_X43Y1          FDRE (Setup_fdre_C_D)        0.034    11.912    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.322ns (5.060%)  route 6.041ns (94.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 11.645 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.041    11.587    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/out
    SLICE_X2Y30          LUT3 (Prop_lut3_I2_O)        0.053    11.640 r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/data_out[22]_i_1__5/O
                         net (fo=1, routed)           0.000    11.640    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4_n_5
    SLICE_X2Y30          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.141    11.645    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[22]/C
                         clock pessimism              0.322    11.968    
                         clock uncertainty           -0.035    11.932    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.073    12.005    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.337ns (5.351%)  route 5.961ns (94.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.591 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         5.961    11.506    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/out
    SLICE_X43Y1          LUT3 (Prop_lut3_I2_O)        0.068    11.574 r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/data_out[19]_i_1__0/O
                         net (fo=1, routed)           0.000    11.574    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8_n_8
    SLICE_X43Y1          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.087    11.591    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[19]/C
                         clock pessimism              0.322    11.914    
                         clock uncertainty           -0.035    11.878    
    SLICE_X43Y1          FDRE (Setup_fdre_C_D)        0.063    11.941    NTT_MDC_WRAPPER/genblk2[8].TW_ROM/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.332ns (5.209%)  route 6.041ns (94.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 11.645 - 6.667 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.205     5.277    NTT_MDC_WRAPPER/clk_IBUF_BUFG
    SLICE_X25Y14         FDRE                                         r  NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.269     5.546 r  NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=857, routed)         6.041    11.587    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/out
    SLICE_X2Y30          LUT3 (Prop_lut3_I2_O)        0.063    11.650 r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4/data_out[23]_i_1__5/O
                         net (fo=1, routed)           0.000    11.650    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/itw4_n_4
    SLICE_X2Y30          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        2.141    11.645    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[23]/C
                         clock pessimism              0.322    11.968    
                         clock uncertainty           -0.035    11.932    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.092    12.024    NTT_MDC_WRAPPER/genblk2[4].TW_ROM/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.729     1.797    DELAY_START/clk_IBUF_BUFG
    SLICE_X47Y76         FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.100     1.897 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.055     1.952    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X46Y76         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.968     2.275    DELAY_START/clk_IBUF_BUFG
    SLICE_X46Y76         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.466     1.808    
    SLICE_X46Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.910    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.129ns (31.876%)  route 0.276ns (68.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.814     1.882    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.100     1.982 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/Q
                         net (fo=10, routed)          0.276     2.258    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]
    SLICE_X3Y49          LUT5 (Prop_lut5_I1_O)        0.029     2.287 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.287    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/p_0_in__0[9]
    SLICE_X3Y49          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.130     2.437    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[9]/C
                         clock pessimism             -0.286     2.150    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.075     2.225    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.707%)  route 0.276ns (68.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.814     1.882    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.100     1.982 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]/Q
                         net (fo=10, routed)          0.276     2.258    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[7]
    SLICE_X3Y49          LUT4 (Prop_lut4_I2_O)        0.028     2.286 r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.286    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/p_0_in__0[8]
    SLICE_X3Y49          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.130     2.437    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[8]/C
                         clock pessimism             -0.286     2.150    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.060     2.210    NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/stage_out_1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.822     1.890    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.100     1.990 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][10]/Q
                         net (fo=1, routed)           0.056     2.046    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg_n_0_[0][10]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.028     2.074 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/stage_out_1_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.000     2.074    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/STEP5[1]_42[10]
    SLICE_X34Y21         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/stage_out_1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.083     2.390    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/stage_out_1_reg_reg[10]/C
                         clock pessimism             -0.488     1.901    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.087     1.988    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/stage_out_1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[36].shift_array_reg[37][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.107ns (48.950%)  route 0.112ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.780     1.848    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/clk_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.107     1.955 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5][0]__0/Q
                         net (fo=2, routed)           0.112     2.067    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5]_0
    SLICE_X50Y8          SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[36].shift_array_reg[37][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.041     2.348    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/clk_IBUF_BUFG
    SLICE_X50Y8          SRLC32E                                      r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[36].shift_array_reg[37][0]_srl32/CLK
                         clock pessimism             -0.485     1.862    
    SLICE_X50Y8          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.978    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN/DELAY_BLOCK[36].shift_array_reg[37][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_out_1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.855     1.923    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.100     2.023 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][15]/Q
                         net (fo=3, routed)           0.067     2.090    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/Q[15]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.028     2.118 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_0/stage_out_1_reg[15]_i_1__6/O
                         net (fo=1, routed)           0.000     2.118    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/STEP5[1]_96[15]
    SLICE_X10Y20         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_out_1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.116     2.423    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_out_1_reg_reg[15]/C
                         clock pessimism             -0.488     1.934    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.087     2.021    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/stage_out_1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/stage_out_1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.832     1.900    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X19Y13         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.100     2.000 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][4]/Q
                         net (fo=1, routed)           0.081     2.081    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg_n_0_[0][4]
    SLICE_X18Y13         LUT3 (Prop_lut3_I0_O)        0.030     2.111 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/stage_out_1_reg[4]_i_1__8/O
                         net (fo=1, routed)           0.000     2.111    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/STEP5[1]_120[4]
    SLICE_X18Y13         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/stage_out_1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.094     2.401    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X18Y13         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/stage_out_1_reg_reg[4]/C
                         clock pessimism             -0.489     1.911    
    SLICE_X18Y13         FDRE (Hold_fdre_C_D)         0.096     2.007    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/stage_out_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.859     1.927    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.100     2.027 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.082    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg_n_0_[0][8]
    SLICE_X3Y17          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.121     2.428    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][8]/C
                         clock pessimism             -0.500     1.927    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.049     1.976    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.863     1.931    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.086    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg_n_0_[0][0]
    SLICE_X7Y11          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.126     2.433    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][0]/C
                         clock pessimism             -0.501     1.931    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.047     1.978    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        0.851     1.919    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg[0][23]/Q
                         net (fo=1, routed)           0.055     2.074    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/shift_array_reg_n_0_[0][23]
    SLICE_X13Y23         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=6955, routed)        1.111     2.418    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][23]/C
                         clock pessimism             -0.498     1.919    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.047     1.966    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/FIFO_1/DELAY_BLOCK[0].shift_array_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X4Y5   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X4Y5   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X4Y4   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X4Y4   NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y0   NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y0   NTT_MDC_WRAPPER/genblk2[8].TW_ROM/itw8/brom_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y1   NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y1   NTT_MDC_WRAPPER/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y0   NTT_MDC_WRAPPER/genblk2[9].TW_ROM/itw9/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y0   NTT_MDC_WRAPPER/genblk2[9].TW_ROM/itw9/brom_out_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X2Y18   NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X2Y18   NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X2Y18   NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y7   NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y9   NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y9   NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X20Y9   NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y32  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y32  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X12Y32  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X50Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X2Y8    NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/DELAY_FINISH_FNTT/DELAY_BLOCK[7].shift_array_reg[8][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y0   NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0]_srl5/CLK



