--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml slave_fifo_main.twx slave_fifo_main.ncd -o
slave_fifo_main.twr slave_fifo_main.pcf -ucf slave_fifo_pins_2flags.ucf

Design file:              slave_fifo_main.ncd
Physical constraint file: slave_fifo_main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock50
--------------------+------------+------------+------------------+--------+
                    |Max Setup to|Max Hold to |                  | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------------+--------+
data<0>             |    7.534(R)|   -3.243(R)|clock100_out_OBUF |   0.000|
data<1>             |    7.532(R)|   -3.241(R)|clock100_out_OBUF |   0.000|
data<2>             |    7.532(R)|   -3.241(R)|clock100_out_OBUF |   0.000|
data<3>             |    7.534(R)|   -3.243(R)|clock100_out_OBUF |   0.000|
data<4>             |    7.552(R)|   -3.264(R)|clock100_out_OBUF |   0.000|
data<5>             |    7.515(R)|   -3.221(R)|clock100_out_OBUF |   0.000|
data<6>             |    7.536(R)|   -3.246(R)|clock100_out_OBUF |   0.000|
data<7>             |    7.541(R)|   -3.251(R)|clock100_out_OBUF |   0.000|
data<8>             |    7.544(R)|   -3.255(R)|clock100_out_OBUF |   0.000|
data<9>             |    7.533(R)|   -3.242(R)|clock100_out_OBUF |   0.000|
data<10>            |    7.515(R)|   -3.221(R)|clock100_out_OBUF |   0.000|
data<11>            |    7.530(R)|   -3.239(R)|clock100_out_OBUF |   0.000|
data<12>            |    7.532(R)|   -3.241(R)|clock100_out_OBUF |   0.000|
data<13>            |    7.546(R)|   -3.258(R)|clock100_out_OBUF |   0.000|
data<14>            |    7.538(R)|   -3.248(R)|clock100_out_OBUF |   0.000|
data<15>            |    7.552(R)|   -3.264(R)|clock100_out_OBUF |   0.000|
flaga               |    7.544(R)|   -3.255(R)|clock100_out_OBUF |   0.000|
flagb               |    7.538(R)|   -3.248(R)|clock100_out_OBUF |   0.000|
slide_select_mode<0>|    7.541(R)|   -3.252(R)|clock100_out_OBUF |   0.000|
slide_select_mode<1>|    7.523(R)|   -3.230(R)|clock100_out_OBUF |   0.000|
slide_select_mode<2>|    7.531(R)|   -3.239(R)|clock100_out_OBUF |   0.000|
--------------------+------------+------------+------------------+--------+

Clock clock50 to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
address<0>           |    3.858(R)|clock100_out_OBUF |   0.000|
address<1>           |    3.848(R)|clock100_out_OBUF |   0.000|
data<0>              |    9.090(R)|clock100_out_OBUF |   0.000|
data<1>              |    9.670(R)|clock100_out_OBUF |   0.000|
data<2>              |   10.221(R)|clock100_out_OBUF |   0.000|
data<3>              |   10.495(R)|clock100_out_OBUF |   0.000|
data<4>              |    9.250(R)|clock100_out_OBUF |   0.000|
data<5>              |    9.979(R)|clock100_out_OBUF |   0.000|
data<6>              |   10.677(R)|clock100_out_OBUF |   0.000|
data<7>              |    9.542(R)|clock100_out_OBUF |   0.000|
data<8>              |    9.296(R)|clock100_out_OBUF |   0.000|
data<9>              |   10.680(R)|clock100_out_OBUF |   0.000|
data<10>             |    9.955(R)|clock100_out_OBUF |   0.000|
data<11>             |   10.120(R)|clock100_out_OBUF |   0.000|
data<12>             |   10.541(R)|clock100_out_OBUF |   0.000|
data<13>             |    9.536(R)|clock100_out_OBUF |   0.000|
data<14>             |    9.563(R)|clock100_out_OBUF |   0.000|
data<15>             |   10.530(R)|clock100_out_OBUF |   0.000|
lcd_data<0>          |    8.898(R)|lcd_clock50       |   0.000|
lcd_data<1>          |    9.055(R)|lcd_clock50       |   0.000|
lcd_data<2>          |    9.267(R)|lcd_clock50       |   0.000|
lcd_data<3>          |    9.435(R)|lcd_clock50       |   0.000|
lcd_e                |    8.872(R)|lcd_clock50       |   0.000|
lcd_rs               |    9.901(R)|lcd_clock50       |   0.000|
led_buffer_empty_show|    7.351(R)|clock100_out_OBUF |   0.000|
slcs                 |    3.890(R)|clock100_out_OBUF |   0.000|
sloe                 |    3.846(R)|clock100_out_OBUF |   0.000|
slrd                 |    3.890(R)|clock100_out_OBUF |   0.000|
slwr                 |    3.846(R)|clock100_out_OBUF |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock clock50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock50        |    9.284|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock50        |clock100_out   |    4.328|
---------------+---------------+---------+


Analysis completed Tue Jan 06 16:46:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



