var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[20.7467, 12.8864, 8.99665, 5.31367, 1.11111], "total":[213339, 311044, 598, 64, 69], "name":"Kernel System", "max_resources":[1666240, 3457330, 11254, 5760, 83312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[7490, 15614, 52, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 1 global store."}, {"type":"brief", "text":"For 1 global load and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"defualt_function", "compute_units":1, "type":"function", "total_percent":[1.00818, 0.433731, 0.584526, 0.684201, 1.11111], "total_kernel_resources":[5847, 20209, 77, 64, 69], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c2\' (kernel_3.cl:6)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":6}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"defualt_function.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[455, 4138, 19, 0, 62], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[455, 4138, 19, 0, 62]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"kernel_3.cl:6", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":6}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[197, 277, 5, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"kernel_3.cl:6", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":6}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"kernel_3.cl:12", "type":"resource", "data":[3101, 11993, 37, 64, 0], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":12}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 16", "type":"resource", "count":4, "data":[2176, 5120, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[925, 6873, 37, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"kernel_3.cl:20", "type":"resource", "data":[537, 2247, 16, 0, 0], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":20}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[147, 119, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1666240,3457330,11254,5760,83312],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[7490,15614,52,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"defualt_function","total_kernel_resources":[5847,20209,77,64,69],"debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"type":"function","total_percent":[1.00818,0.433731,0.584526,0.684201,1.11111],"children":[{"name":"Data control overhead","type":"resource","data":[233,286,5,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \\n - \'c2\' (kernel_3.cl:6)","type":"resource","data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[455,4138,19,0,62]}],"type":"resource","data":[455,4138,19,0,62]},{"replace_name":"true","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"name":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl:6","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"7-bit Integer Add","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"type":"resource","data":[7,0,0,0,0]},{"count":1,"name":"7-bit Integer Compare","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":6}]],"type":"resource","data":[2,0,0,0,0]}],"data":[42,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":12}]],"name":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl:12","children":[{"count":4,"name":"Hardened Floating-Point Dot Product of Size 16","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":12}]],"type":"resource","data":[2176,5120,0,64,0]},{"count":1,"name":"Load","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":12}]],"type":"resource","data":[925,6873,37,0,0]}],"data":[3101,11993,37,64,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":20}]],"name":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl:20","children":[{"count":1,"name":"Hardened Floating-point Multiply","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":20}]],"type":"resource","data":[147,119,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl","line":20}]],"type":"resource","data":[390,2128,16,0,0]}],"data":[537,2247,16,0,0],"type":"resource"}],"data":[5847,20209,77,64,69],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[13339,35894,131,64,69],"total_percent":[20.7467,12.8864,8.99665,5.31367,1.11111],"total":[213339,311044,598,64,69],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"defualt_function", "children":[{"type":"bb", "id":3, "name":"defualt_function.B0", "details":[{"type":"table", "Latency":"17"}]}, {"type":"bb", "id":4, "name":"defualt_function.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"defualt_function.B2", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":12}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"input_image", "Start Cycle":"41", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":20}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"666", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"loop", "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":6}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"9"}]}, {"type":"inst", "id":9, "name":"loop end", "details":[{"type":"table", "Start Cycle":"730", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"730", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":10, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":9, "to":4}, {"from":3, "to":8}, {"from":6, "to":9}, {"from":7, "to":9}, {"from":8, "to":6}, {"from":6, "to":7}, {"from":7, "to":10}, {"from":10, "to":6}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: defualt_function", "data":["", "", ""], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":2}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"defualt_function.B2", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":6}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":"12"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":"20"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":15}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":16}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"defualt_function", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":2}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"defualt_function", "data":[5847, 20209, 77, 64, 69], "debug":[[{"filename":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "line":2}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[7490, 15614, 52, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[213339, 311044, 598, 64, 69], "data_percent":[12.8036, 8.99665, 5.31367, 1.11111, 20.677]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1666240, 3457330, 11254, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["kernel_3"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"]},{"name":"AOC Version","data":["18.1.2 Build 277"]},{"name":"Quartus Version","data":["18.1.2 Build 277 Pro"]},{"name":"Command","data":["aoc -board=pac_s10_dc -time time.out -time-passes -regtest_mode -v -fpc -fp-relaxed -opt-arg -nocaching -report -profile=all -I /export/fpga/tools/quartus_pro/18.1.2_patches_202_203_206/hld/include/kernel_headers kernel_3.cl"]},{"name":"Reports Generated At","data":["Thu Oct 15 22:22:19 2020"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"/export/fpga/tools/quartus_pro/18.1.2_patches_202_203_206/hld/include/kernel_headers/ihc_apint.h", "name":"ihc_apint.h", "has_active_debug_locs":false, "absName":"/export/fpga/tools/quartus_pro/18.1.2_patches_202_203_206/hld/include/kernel_headers/ihc_apint.h", "content":"#ifndef _IHC_APINT_H_\012#define _IHC_APINT_H_\012\012typedef unsigned int __attribute__((__ap_int(1))) uint1_t;\012typedef int __attribute__((__ap_int(2)))   int2_t;\012typedef unsigned int __attribute__((__ap_int(2))) uint2_t;\012typedef int __attribute__((__ap_int(3)))   int3_t;\012typedef unsigned int __attribute__((__ap_int(3))) uint3_t;\012typedef int __attribute__((__ap_int(4)))   int4_t;\012typedef unsigned int __attribute__((__ap_int(4))) uint4_t;\012typedef int __attribute__((__ap_int(5)))   int5_t;\012typedef unsigned int __attribute__((__ap_int(5))) uint5_t;\012typedef int __attribute__((__ap_int(6)))   int6_t;\012typedef unsigned int __attribute__((__ap_int(6))) uint6_t;\012typedef int __attribute__((__ap_int(7)))   int7_t;\012typedef unsigned int __attribute__((__ap_int(7))) uint7_t;\012typedef int __attribute__((__ap_int(8)))   int8_t;\012typedef unsigned int __attribute__((__ap_int(8))) uint8_t;\012typedef int __attribute__((__ap_int(9)))   int9_t;\012typedef unsigned int __attribute__((__ap_int(9))) uint9_t;\012typedef int __attribute__((__ap_int(10)))   int10_t;\012typedef unsigned int __attribute__((__ap_int(10))) uint10_t;\012typedef int __attribute__((__ap_int(11)))   int11_t;\012typedef unsigned int __attribute__((__ap_int(11))) uint11_t;\012typedef int __attribute__((__ap_int(12)))   int12_t;\012typedef unsigned int __attribute__((__ap_int(12))) uint12_t;\012typedef int __attribute__((__ap_int(13)))   int13_t;\012typedef unsigned int __attribute__((__ap_int(13))) uint13_t;\012typedef int __attribute__((__ap_int(14)))   int14_t;\012typedef unsigned int __attribute__((__ap_int(14))) uint14_t;\012typedef int __attribute__((__ap_int(15)))   int15_t;\012typedef unsigned int __attribute__((__ap_int(15))) uint15_t;\012typedef int __attribute__((__ap_int(16)))   int16_t;\012typedef unsigned int __attribute__((__ap_int(16))) uint16_t;\012typedef int __attribute__((__ap_int(17)))   int17_t;\012typedef unsigned int __attribute__((__ap_int(17))) uint17_t;\012typedef int __attribute__((__ap_int(18)))   int18_t;\012typedef unsigned int __attribute__((__ap_int(18))) uint18_t;\012typedef int __attribute__((__ap_int(19)))   int19_t;\012typedef unsigned int __attribute__((__ap_int(19))) uint19_t;\012typedef int __attribute__((__ap_int(20)))   int20_t;\012typedef unsigned int __attribute__((__ap_int(20))) uint20_t;\012typedef int __attribute__((__ap_int(21)))   int21_t;\012typedef unsigned int __attribute__((__ap_int(21))) uint21_t;\012typedef int __attribute__((__ap_int(22)))   int22_t;\012typedef unsigned int __attribute__((__ap_int(22))) uint22_t;\012typedef int __attribute__((__ap_int(23)))   int23_t;\012typedef unsigned int __attribute__((__ap_int(23))) uint23_t;\012typedef int __attribute__((__ap_int(24)))   int24_t;\012typedef unsigned int __attribute__((__ap_int(24))) uint24_t;\012typedef int __attribute__((__ap_int(25)))   int25_t;\012typedef unsigned int __attribute__((__ap_int(25))) uint25_t;\012typedef int __attribute__((__ap_int(26)))   int26_t;\012typedef unsigned int __attribute__((__ap_int(26))) uint26_t;\012typedef int __attribute__((__ap_int(27)))   int27_t;\012typedef unsigned int __attribute__((__ap_int(27))) uint27_t;\012typedef int __attribute__((__ap_int(28)))   int28_t;\012typedef unsigned int __attribute__((__ap_int(28))) uint28_t;\012typedef int __attribute__((__ap_int(29)))   int29_t;\012typedef unsigned int __attribute__((__ap_int(29))) uint29_t;\012typedef int __attribute__((__ap_int(30)))   int30_t;\012typedef unsigned int __attribute__((__ap_int(30))) uint30_t;\012typedef int __attribute__((__ap_int(31)))   int31_t;\012typedef unsigned int __attribute__((__ap_int(31))) uint31_t;\012typedef int __attribute__((__ap_int(32)))   int32_t;\012typedef unsigned int __attribute__((__ap_int(32))) uint32_t;\012typedef int __attribute__((__ap_int(33)))   int33_t;\012typedef unsigned int __attribute__((__ap_int(33))) uint33_t;\012typedef int __attribute__((__ap_int(34)))   int34_t;\012typedef unsigned int __attribute__((__ap_int(34))) uint34_t;\012typedef int __attribute__((__ap_int(35)))   int35_t;\012typedef unsigned int __attribute__((__ap_int(35))) uint35_t;\012typedef int __attribute__((__ap_int(36)))   int36_t;\012typedef unsigned int __attribute__((__ap_int(36))) uint36_t;\012typedef int __attribute__((__ap_int(37)))   int37_t;\012typedef unsigned int __attribute__((__ap_int(37))) uint37_t;\012typedef int __attribute__((__ap_int(38)))   int38_t;\012typedef unsigned int __attribute__((__ap_int(38))) uint38_t;\012typedef int __attribute__((__ap_int(39)))   int39_t;\012typedef unsigned int __attribute__((__ap_int(39))) uint39_t;\012typedef int __attribute__((__ap_int(40)))   int40_t;\012typedef unsigned int __attribute__((__ap_int(40))) uint40_t;\012typedef int __attribute__((__ap_int(41)))   int41_t;\012typedef unsigned int __attribute__((__ap_int(41))) uint41_t;\012typedef int __attribute__((__ap_int(42)))   int42_t;\012typedef unsigned int __attribute__((__ap_int(42))) uint42_t;\012typedef int __attribute__((__ap_int(43)))   int43_t;\012typedef unsigned int __attribute__((__ap_int(43))) uint43_t;\012typedef int __attribute__((__ap_int(44)))   int44_t;\012typedef unsigned int __attribute__((__ap_int(44))) uint44_t;\012typedef int __attribute__((__ap_int(45)))   int45_t;\012typedef unsigned int __attribute__((__ap_int(45))) uint45_t;\012typedef int __attribute__((__ap_int(46)))   int46_t;\012typedef unsigned int __attribute__((__ap_int(46))) uint46_t;\012typedef int __attribute__((__ap_int(47)))   int47_t;\012typedef unsigned int __attribute__((__ap_int(47))) uint47_t;\012typedef int __attribute__((__ap_int(48)))   int48_t;\012typedef unsigned int __attribute__((__ap_int(48))) uint48_t;\012typedef int __attribute__((__ap_int(49)))   int49_t;\012typedef unsigned int __attribute__((__ap_int(49))) uint49_t;\012typedef int __attribute__((__ap_int(50)))   int50_t;\012typedef unsigned int __attribute__((__ap_int(50))) uint50_t;\012typedef int __attribute__((__ap_int(51)))   int51_t;\012typedef unsigned int __attribute__((__ap_int(51))) uint51_t;\012typedef int __attribute__((__ap_int(52)))   int52_t;\012typedef unsigned int __attribute__((__ap_int(52))) uint52_t;\012typedef int __attribute__((__ap_int(53)))   int53_t;\012typedef unsigned int __attribute__((__ap_int(53))) uint53_t;\012typedef int __attribute__((__ap_int(54)))   int54_t;\012typedef unsigned int __attribute__((__ap_int(54))) uint54_t;\012typedef int __attribute__((__ap_int(55)))   int55_t;\012typedef unsigned int __attribute__((__ap_int(55))) uint55_t;\012typedef int __attribute__((__ap_int(56)))   int56_t;\012typedef unsigned int __attribute__((__ap_int(56))) uint56_t;\012typedef int __attribute__((__ap_int(57)))   int57_t;\012typedef unsigned int __attribute__((__ap_int(57))) uint57_t;\012typedef int __attribute__((__ap_int(58)))   int58_t;\012typedef unsigned int __attribute__((__ap_int(58))) uint58_t;\012typedef int __attribute__((__ap_int(59)))   int59_t;\012typedef unsigned int __attribute__((__ap_int(59))) uint59_t;\012typedef int __attribute__((__ap_int(60)))   int60_t;\012typedef unsigned int __attribute__((__ap_int(60))) uint60_t;\012typedef int __attribute__((__ap_int(61)))   int61_t;\012typedef unsigned int __attribute__((__ap_int(61))) uint61_t;\012typedef int __attribute__((__ap_int(62)))   int62_t;\012typedef unsigned int __attribute__((__ap_int(62))) uint62_t;\012typedef int __attribute__((__ap_int(63)))   int63_t;\012typedef unsigned int __attribute__((__ap_int(63))) uint63_t;\012typedef int __attribute__((__ap_int(64)))   int64_t;\012typedef unsigned int __attribute__((__ap_int(64))) uint64_t;\012\012#endif // _IHC_APINT_H_\012"}, {"path":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "name":"kernel_3.cl", "has_active_debug_locs":false, "absName":"/homes/dp638/Work/S10_Test/kernel/BNN/device_kernel_3/kernel_3.cl", "content":"#include \"ihc_apint.h\"\012__kernel void defualt_function(__global float* restrict input_image, __global float* restrict fc){\012\012float avgpool_LB[64];\012for (int32_t i21 = 0; i21 < 1; ++i21) {\012  for (int32_t c2 = 0; c2 < 64; ++c2) {\012    for (int32_t h2 = 0; h2 < 1; ++h2) {\012      for (int32_t w2 = 0; w2 < 1; ++w2) {\012        float avgpool_val;\012        for (int32_t avgpool_LB_i = 0; avgpool_LB_i < 8; ++avgpool_LB_i) {\012          for (int32_t avgpool_LB_j = 0; avgpool_LB_j < 8; ++avgpool_LB_j) {\012            avgpool_LB[(avgpool_LB_j + (avgpool_LB_i * 8))] = input_image[(((avgpool_LB_j + (((h2 * 8) + avgpool_LB_i) * 8)) + (c2 * 64)) + (i21 * 4096))];\012          }\012        }\012        for (int32_t avgpool_rr = 0; avgpool_rr < 8; ++avgpool_rr) {\012          for (int32_t avgpool_cc = 0; avgpool_cc < 8; ++avgpool_cc) {\012            avgpool_val = ((float)(((float)avgpool_val) + ((float)avgpool_LB[(((w2 * 8) + avgpool_cc) + (avgpool_rr * 8))])));\012          }\012        }\012        fc[(((w2 + h2) + c2) + (i21 * 64))] = ((float)(((float)avgpool_val) / (float)64));\012      }\012    }\012  }\012}\012}\012"}];