
*** Running vivado
    with args -log CountDownTimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CountDownTimer.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CountDownTimer.tcl -notrace
Command: synth_design -top CountDownTimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1862.383 ; gain = 202.715 ; free physical = 9922 ; free virtual = 15933
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:65]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:71]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:76]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:90]
INFO: [Synth 8-638] synthesizing module 'CountDownTimer' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDownTimer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ResetModule' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/Part2/ResetModule.vhd:11]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ResetModule' (1#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/Part2/ResetModule.vhd:11]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/Part2/PulseGenerator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (2#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/Part2/PulseGenerator.vhd:14]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/DebouceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (3#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/DebouceUnit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/ControlUnit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/ControlUnit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'CountDatapath' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDatapath.vhd:33]
INFO: [Synth 8-638] synthesizing module 'CounterDown4' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDown4.vhd:17]
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterDown4' (5#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDown4.vhd:17]
INFO: [Synth 8-638] synthesizing module 'CounterDown4__parameterized0' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDown4.vhd:17]
	Parameter MAX_VAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterDown4__parameterized0' (5#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDown4.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CountDatapath' (6#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDatapath.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Nexys4DisplayDriver' [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DisplayDriver' (7#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/imports/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'CountDownTimer' (8#1) [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/sources_1/new/CountDownTimer.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.133 ; gain = 260.465 ; free physical = 9946 ; free virtual = 15960
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.070 ; gain = 266.402 ; free physical = 9941 ; free virtual = 15954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1926.070 ; gain = 266.402 ; free physical = 9941 ; free virtual = 15954
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.070 ; gain = 0.000 ; free physical = 9934 ; free virtual = 15948
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CountDownTimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CountDownTimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.852 ; gain = 0.000 ; free physical = 9871 ; free virtual = 15886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.852 ; gain = 0.000 ; free physical = 9871 ; free virtual = 15886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9945 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9945 ; free virtual = 15959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9945 ; free virtual = 15959
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_currentState_reg' in module 'ControlUnit'
INFO: [Synth 8-5544] ROM "s_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 cleared |                              000 |                              000
                  paused |                              001 |                              010
                 started |                              010 |                              001
              set_sec_ls |                              011 |                              011
              set_sec_ms |                              100 |                              100
              set_min_ls |                              101 |                              101
              set_min_ms |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_currentState_reg' using encoding 'sequential' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9936 ; free virtual = 15951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CountDownTimer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetModule 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module PulseGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module DebounceUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module CounterDown4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module CounterDown4__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Nexys4DisplayDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9929 ; free virtual = 15949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9815 ; free virtual = 15836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9813 ; free virtual = 15833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9812 ; free virtual = 15833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    55|
|4     |LUT2   |    25|
|5     |LUT3   |    18|
|6     |LUT4   |    24|
|7     |LUT5   |    33|
|8     |LUT6   |    39|
|9     |FDCE   |     5|
|10    |FDRE   |   104|
|11    |FDSE   |     8|
|12    |IBUF   |     6|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------+------+
|      |Instance              |Module                         |Cells |
+------+----------------------+-------------------------------+------+
|1     |top                   |                               |   355|
|2     |  control_unit        |ControlUnit                    |    20|
|3     |  count_datapath      |CountDatapath                  |    35|
|4     |    min_LS            |CounterDown4                   |     9|
|5     |    min_MS            |CounterDown4__parameterized0   |     8|
|6     |    sec_LS            |CounterDown4_1                 |     9|
|7     |    sec_MS            |CounterDown4__parameterized0_2 |     9|
|8     |  display_driver      |Nexys4DisplayDriver            |    36|
|9     |  pulse_generator     |PulseGenerator                 |    79|
|10    |  reset_module        |ResetModule                    |     7|
|11    |  set_but_debouncer   |DebounceUnit                   |    76|
|12    |  start_but_debouncer |DebounceUnit_0                 |    76|
+------+----------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9811 ; free virtual = 15832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2091.852 ; gain = 266.402 ; free physical = 9863 ; free virtual = 15884
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.852 ; gain = 432.184 ; free physical = 9863 ; free virtual = 15884
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.852 ; gain = 0.000 ; free physical = 9929 ; free virtual = 15949
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.852 ; gain = 0.000 ; free physical = 9874 ; free virtual = 15895
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2091.852 ; gain = 612.414 ; free physical = 10007 ; free virtual = 16028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.852 ; gain = 0.000 ; free physical = 10007 ; free virtual = 16028
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/UA/4Ano/CR/CountDownTimerHdw/CountDownTimerHdw.runs/synth_1/CountDownTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CountDownTimer_utilization_synth.rpt -pb CountDownTimer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 21 13:04:16 2020...
