{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654649744493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654649744494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 03:55:44 2022 " "Processing started: Wed Jun  8 03:55:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654649744494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654649744494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab04_01 -c lab04_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab04_01 -c lab04_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654649744494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654649745178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654649745179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab04_01.sv(304) " "Verilog HDL warning at lab04_01.sv(304): extended using \"x\" or \"z\"" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654649756057 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab04_01.sv(381) " "Verilog HDL warning at lab04_01.sv(381): extended using \"x\" or \"z\"" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 381 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654649756058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04_01.sv 16 16 " "Found 16 design units, including 16 entities, in source file lab04_01.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab04_01 " "Found entity 3: lab04_01" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "5 maindec " "Found entity 5: maindec" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "6 aludec " "Found entity 6: aludec" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile " "Found entity 8: regfile" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder " "Found entity 9: adder" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "10 extend " "Found entity 10: extend" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "11 flopr " "Found entity 11: flopr" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux2 " "Found entity 12: mux2" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux3 " "Found entity 13: mux3" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "14 imem " "Found entity 14: imem" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "15 dmem " "Found entity 15: dmem" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu " "Found entity 16: alu" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654649756064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654649756064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc lab04_01.sv(146) " "Verilog HDL Implicit Net warning at lab04_01.sv(146): created implicit net for \"PCSrc\"" {  } { { "lab04_01.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab04_01 " "Elaborating entity \"lab04_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654649756124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "lab04_01.sv" "c" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "lab04_01.sv" "md" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "lab04_01.sv" "ad" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "lab04_01.sv" "dp" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "lab04_01.sv" "pcreg" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd4\"" {  } { { "lab04_01.sv" "pcadd4" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "lab04_01.sv" "pcmux" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "lab04_01.sv" "rf" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "lab04_01.sv" "ext" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "lab04_01.sv" "alu" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:dp\|mux3:resultmux\"" {  } { { "lab04_01.sv" "resultmux" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649756287 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "lab04_01.sv" "rf" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/lab04_01.sv" 270 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654649756729 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654649756729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654649759445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/output_files/lab04_01.map.smsg " "Generated suppressed messages file C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_01/output_files/lab04_01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654649763110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654649763399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654649763399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2358 " "Implemented 2358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654649763682 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654649763682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2195 " "Implemented 2195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654649763682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654649763682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654649763710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  8 03:56:03 2022 " "Processing ended: Wed Jun  8 03:56:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654649763710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654649763710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654649763710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654649763710 ""}
