Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testAlu_behav xil_defaultlib.testAlu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 64 for port 'a' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sim_1/new/alutest.v:20]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'y' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:50]
WARNING: [VRFC 10-3186] cannot index into non-array type wire for 'true_sum' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:46]
WARNING: [VRFC 10-3186] cannot index into non-array type wire for 'true_sum' [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:47]
WARNING: [VRFC 10-3705] select index 63 into 'true_sum' is out of bounds [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:46]
WARNING: [VRFC 10-3705] select index 64 into 'true_sum' is out of bounds [/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v" Line 22. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v" Line 84. Module and_64_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v" Line 22. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prushton/vivado/projects/RISC-V/RISC-V.srcs/sources_1/new/alu.v" Line 84. Module and_64_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_64_bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testAlu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testAlu_behav
