{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668088819940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668088819941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 22:00:19 2022 " "Processing started: Thu Nov 10 22:00:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668088819941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668088819941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map seqdet -c seqdet --generate_functional_sim_netlist " "Command: quartus_map seqdet -c seqdet --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668088819941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668088820591 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seqdet.v(7) " "Verilog HDL information at seqdet.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668088820646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdet.v 1 1 " "Found 1 design units, including 1 entities, in source file seqdet.v" { { "Info" "ISGN_ENTITY_NAME" "1 seqdet " "Found entity 1: seqdet" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668088820648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668088820648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seqdet " "Elaborating entity \"seqdet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668088820673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(11) " "Verilog HDL assignment warning at seqdet.v(11): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(18) " "Verilog HDL assignment warning at seqdet.v(18): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(19) " "Verilog HDL assignment warning at seqdet.v(19): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(20) " "Verilog HDL assignment warning at seqdet.v(20): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(21) " "Verilog HDL assignment warning at seqdet.v(21): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seqdet.v(22) " "Verilog HDL assignment warning at seqdet.v(22): truncated value with size 32 to match size of target (3)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seqdet.v(17) " "Verilog HDL Case Statement warning at seqdet.v(17): incomplete case statement has no default case item" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state seqdet.v(15) " "Verilog HDL Always Construct warning at seqdet.v(15): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668088820674 "|seqdet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[0\] seqdet.v(15) " "Inferred latch for \"n_state\[0\]\" at seqdet.v(15)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668088820675 "|seqdet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[1\] seqdet.v(15) " "Inferred latch for \"n_state\[1\]\" at seqdet.v(15)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668088820675 "|seqdet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[2\] seqdet.v(15) " "Inferred latch for \"n_state\[2\]\" at seqdet.v(15)" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668088820675 "|seqdet"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "seqdet.v" "Mux0" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820711 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "seqdet.v" "Mux1" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820711 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "seqdet.v" "Mux2" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820711 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "seqdet.v" "Mux3" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668088820711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820781 ""}  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668088820781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668088820832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668088820832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820846 ""}  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668088820846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820856 ""}  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668088820856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668088820865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668088820865 ""}  } { { "seqdet.v" "" { Text "C:/altera/Experiment4/exp4_project2/seqdet/seqdet.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668088820865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668088820902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 22:00:20 2022 " "Processing ended: Thu Nov 10 22:00:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668088820902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668088820902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668088820902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668088820902 ""}
