[2021-09-09 10:03:24,581]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 10:03:24,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:25,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; ".

Peak memory: 14381056 bytes

[2021-09-09 10:03:25,086]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:25,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 10:03:25,216]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 10:03:25,216]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:25,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :121
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :121
score:100
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :91
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 8376320 bytes

[2021-09-09 10:03:25,262]mapper_test.py:220:[INFO]: area: 127 level: 4
[2021-09-09 12:03:21,908]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 12:03:21,908]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:03:22,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; ".

Peak memory: 14688256 bytes

[2021-09-09 12:03:22,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:03:22,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34963456 bytes

[2021-09-09 12:03:22,581]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 12:03:22,581]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:03:24,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :121
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :287
		klut.num_gates():191
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :143
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16982016 bytes

[2021-09-09 12:03:24,607]mapper_test.py:220:[INFO]: area: 191 level: 3
[2021-09-09 13:33:22,770]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 13:33:22,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:23,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; ".

Peak memory: 14561280 bytes

[2021-09-09 13:33:23,320]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:23,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 13:33:23,453]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 13:33:23,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:25,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :121
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :287
		klut.num_gates():191
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :143
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16830464 bytes

[2021-09-09 13:33:25,357]mapper_test.py:220:[INFO]: area: 191 level: 3
[2021-09-09 15:08:06,532]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 15:08:06,532]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:06,532]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:06,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34734080 bytes

[2021-09-09 15:08:06,674]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 15:08:06,674]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:08,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16883712 bytes

[2021-09-09 15:08:08,749]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-09 15:37:10,709]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 15:37:10,710]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:10,710]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:10,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34930688 bytes

[2021-09-09 15:37:10,887]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 15:37:10,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:12,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16846848 bytes

[2021-09-09 15:37:12,983]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-09 16:15:14,399]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 16:15:14,399]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:14,400]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:14,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34705408 bytes

[2021-09-09 16:15:14,539]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 16:15:14,539]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:16,616]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16883712 bytes

[2021-09-09 16:15:16,617]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-09 16:49:57,961]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 16:49:57,962]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:57,962]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:58,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34983936 bytes

[2021-09-09 16:49:58,144]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 16:49:58,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:00,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16908288 bytes

[2021-09-09 16:50:00,232]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-09 17:26:18,858]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-09 17:26:18,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:18,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:18,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34828288 bytes

[2021-09-09 17:26:18,999]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-09 17:26:18,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:21,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16949248 bytes

[2021-09-09 17:26:21,085]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-13 23:31:09,960]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-13 23:31:09,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:09,961]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:10,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34451456 bytes

[2021-09-13 23:31:10,102]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-13 23:31:10,102]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:11,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :208
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :208
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 13942784 bytes

[2021-09-13 23:31:11,950]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-13 23:42:33,185]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-13 23:42:33,185]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:33,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:33,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34398208 bytes

[2021-09-13 23:42:33,317]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-13 23:42:33,318]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:33,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 7790592 bytes

[2021-09-13 23:42:33,384]mapper_test.py:220:[INFO]: area: 168 level: 4
[2021-09-14 09:01:00,432]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-14 09:01:00,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:00,433]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:00,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34381824 bytes

[2021-09-14 09:01:00,608]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-14 09:01:00,608]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:02,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 16617472 bytes

[2021-09-14 09:01:02,415]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-14 09:21:31,882]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-14 09:21:31,882]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:31,883]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:32,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34471936 bytes

[2021-09-14 09:21:32,010]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-14 09:21:32,010]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:32,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 8331264 bytes

[2021-09-14 09:21:32,064]mapper_test.py:220:[INFO]: area: 168 level: 4
[2021-09-15 15:34:20,043]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-15 15:34:20,044]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:20,044]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:20,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34725888 bytes

[2021-09-15 15:34:20,206]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-15 15:34:20,206]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:21,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :208
score:100
	Report mapping result:
		klut_size()     :310
		klut.num_gates():214
		max delay       :3
		max area        :208
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 15581184 bytes

[2021-09-15 15:34:21,855]mapper_test.py:220:[INFO]: area: 214 level: 3
[2021-09-15 15:54:52,480]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-15 15:54:52,480]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:52,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:52,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34840576 bytes

[2021-09-15 15:54:52,598]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-15 15:54:52,598]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:52,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 7909376 bytes

[2021-09-15 15:54:52,637]mapper_test.py:220:[INFO]: area: 168 level: 4
[2021-09-18 14:04:49,645]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-18 14:04:49,646]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:49,646]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:49,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34791424 bytes

[2021-09-18 14:04:49,765]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-18 14:04:49,765]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:51,424]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 13479936 bytes

[2021-09-18 14:04:51,425]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-18 16:29:24,115]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-18 16:29:24,115]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:24,116]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:24,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34529280 bytes

[2021-09-18 16:29:24,236]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-18 16:29:24,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:25,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12349440 bytes

[2021-09-18 16:29:25,977]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-22 08:59:26,965]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-22 08:59:26,966]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:26,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:27,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34680832 bytes

[2021-09-22 08:59:27,135]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-22 08:59:27,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:27,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12029952 bytes

[2021-09-22 08:59:27,992]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-22 11:28:03,953]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-22 11:28:03,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:03,954]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:04,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34766848 bytes

[2021-09-22 11:28:04,125]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-22 11:28:04,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:05,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12521472 bytes

[2021-09-22 11:28:05,788]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-23 16:47:08,035]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-23 16:47:08,035]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:08,035]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:08,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34418688 bytes

[2021-09-23 16:47:08,151]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-23 16:47:08,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:09,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12894208 bytes

[2021-09-23 16:47:09,815]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-23 17:10:06,864]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-23 17:10:06,864]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:06,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:07,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34889728 bytes

[2021-09-23 17:10:07,042]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-23 17:10:07,042]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:08,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12369920 bytes

[2021-09-23 17:10:08,764]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-23 18:11:42,494]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-23 18:11:42,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:42,495]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:42,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34799616 bytes

[2021-09-23 18:11:42,611]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-23 18:11:42,611]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:44,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12746752 bytes

[2021-09-23 18:11:44,266]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-27 16:38:50,455]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-27 16:38:50,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:50,456]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:50,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34844672 bytes

[2021-09-27 16:38:50,577]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-27 16:38:50,578]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:52,245]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 13021184 bytes

[2021-09-27 16:38:52,245]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-27 17:45:34,336]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-27 17:45:34,337]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:34,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:34,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34660352 bytes

[2021-09-27 17:45:34,509]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-27 17:45:34,509]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:36,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
balancing!
	current map manager:
		current min nodes:400
		current min depth:6
rewriting!
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 13045760 bytes

[2021-09-27 17:45:36,173]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-28 02:11:47,924]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-28 02:11:47,924]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:47,924]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:48,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34435072 bytes

[2021-09-28 02:11:48,041]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-28 02:11:48,042]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:49,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 13029376 bytes

[2021-09-28 02:11:49,730]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-28 16:51:12,065]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-28 16:51:12,066]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:12,066]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:12,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34279424 bytes

[2021-09-28 16:51:12,185]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-28 16:51:12,185]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:13,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12603392 bytes

[2021-09-28 16:51:13,907]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-09-28 17:30:14,711]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-09-28 17:30:14,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:14,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:14,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34693120 bytes

[2021-09-28 17:30:14,832]mapper_test.py:156:[INFO]: area: 121 level: 4
[2021-09-28 17:30:14,832]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:16,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12984320 bytes

[2021-09-28 17:30:16,473]mapper_test.py:220:[INFO]: area: 213 level: 3
[2021-10-09 10:42:48,811]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-09 10:42:48,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:48,812]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:48,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34725888 bytes

[2021-10-09 10:42:48,931]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-09 10:42:48,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:49,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 8151040 bytes

[2021-10-09 10:42:49,025]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-09 11:25:21,540]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-09 11:25:21,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:21,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:21,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34582528 bytes

[2021-10-09 11:25:21,659]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-09 11:25:21,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:21,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 8126464 bytes

[2021-10-09 11:25:21,758]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-09 16:33:25,380]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-09 16:33:25,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:25,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:25,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34746368 bytes

[2021-10-09 16:33:25,522]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-09 16:33:25,522]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:26,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-10-09 16:33:26,359]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-09 16:50:28,848]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-09 16:50:28,848]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:28,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:28,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34467840 bytes

[2021-10-09 16:50:28,968]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-09 16:50:28,968]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:29,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11595776 bytes

[2021-10-09 16:50:29,808]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-12 11:01:35,709]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-12 11:01:35,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:35,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:35,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34488320 bytes

[2021-10-12 11:01:35,835]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-12 11:01:35,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:37,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12296192 bytes

[2021-10-12 11:01:37,667]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-12 11:19:37,915]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-12 11:19:37,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:37,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:38,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34840576 bytes

[2021-10-12 11:19:38,044]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-12 11:19:38,044]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:38,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 7856128 bytes

[2021-10-12 11:19:38,143]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-12 13:37:04,116]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-12 13:37:04,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:04,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:04,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34824192 bytes

[2021-10-12 13:37:04,245]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-12 13:37:04,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:06,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 12210176 bytes

[2021-10-12 13:37:06,077]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-12 15:07:43,248]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-12 15:07:43,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:43,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:43,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34480128 bytes

[2021-10-12 15:07:43,373]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-12 15:07:43,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:45,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11878400 bytes

[2021-10-12 15:07:45,121]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-12 18:52:41,079]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-12 18:52:41,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:41,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:41,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34402304 bytes

[2021-10-12 18:52:41,243]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-12 18:52:41,243]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:43,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11624448 bytes

[2021-10-12 18:52:43,002]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-18 11:46:12,923]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-18 11:46:12,924]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:12,924]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:13,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34844672 bytes

[2021-10-18 11:46:13,095]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-18 11:46:13,096]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:14,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11735040 bytes

[2021-10-18 11:46:14,841]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-18 12:04:24,412]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-18 12:04:24,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:24,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:24,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34447360 bytes

[2021-10-18 12:04:24,541]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-18 12:04:24,541]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:24,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6541312 bytes

[2021-10-18 12:04:24,576]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-19 14:12:20,701]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-19 14:12:20,701]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:20,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:20,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34697216 bytes

[2021-10-19 14:12:20,825]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-19 14:12:20,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:20,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6467584 bytes

[2021-10-19 14:12:20,859]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-22 13:34:41,906]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-22 13:34:41,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:41,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:42,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34557952 bytes

[2021-10-22 13:34:42,030]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-22 13:34:42,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:42,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 9404416 bytes

[2021-10-22 13:34:42,134]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-22 13:55:34,627]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-22 13:55:34,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:34,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:34,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34504704 bytes

[2021-10-22 13:55:34,796]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-22 13:55:34,797]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:34,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 9527296 bytes

[2021-10-22 13:55:34,906]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-22 14:02:41,778]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-22 14:02:41,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:41,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:41,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34631680 bytes

[2021-10-22 14:02:41,907]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-22 14:02:41,908]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:41,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6639616 bytes

[2021-10-22 14:02:41,947]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-22 14:06:02,709]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-22 14:06:02,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:02,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:02,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34680832 bytes

[2021-10-22 14:06:02,831]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-22 14:06:02,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:02,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6606848 bytes

[2021-10-22 14:06:02,864]mapper_test.py:224:[INFO]: area: 168 level: 4
[2021-10-23 13:35:39,307]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-23 13:35:39,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:39,307]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:39,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34709504 bytes

[2021-10-23 13:35:39,427]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-23 13:35:39,427]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:41,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :238
score:100
	Report mapping result:
		klut_size()     :340
		klut.num_gates():244
		max delay       :3
		max area        :238
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11603968 bytes

[2021-10-23 13:35:41,146]mapper_test.py:224:[INFO]: area: 244 level: 3
[2021-10-24 17:47:19,664]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-24 17:47:19,665]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:19,665]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:19,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34525184 bytes

[2021-10-24 17:47:19,786]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-24 17:47:19,787]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:21,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :238
score:100
	Report mapping result:
		klut_size()     :340
		klut.num_gates():244
		max delay       :3
		max area        :238
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-10-24 17:47:21,524]mapper_test.py:224:[INFO]: area: 244 level: 3
[2021-10-24 18:07:44,980]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-24 18:07:44,981]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:44,981]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:45,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34947072 bytes

[2021-10-24 18:07:45,103]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-24 18:07:45,104]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:46,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
	current map manager:
		current min nodes:400
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :207
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-10-24 18:07:46,828]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-26 10:25:55,801]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-26 10:25:55,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:55,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:55,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34607104 bytes

[2021-10-26 10:25:55,924]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-26 10:25:55,924]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:55,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	current map manager:
		current min nodes:400
		current min depth:10
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6492160 bytes

[2021-10-26 10:25:55,960]mapper_test.py:224:[INFO]: area: 127 level: 4
[2021-10-26 11:05:39,490]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-26 11:05:39,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:39,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:39,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34557952 bytes

[2021-10-26 11:05:39,615]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-26 11:05:39,615]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:41,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :271
		klut.num_gates():175
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :84
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-26 11:05:41,368]mapper_test.py:224:[INFO]: area: 175 level: 3
[2021-10-26 11:26:18,758]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-26 11:26:18,758]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:18,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:18,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34598912 bytes

[2021-10-26 11:26:18,933]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-26 11:26:18,933]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:20,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :295
		klut.num_gates():199
		max delay       :3
		max area        :238
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :101
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-26 11:26:20,714]mapper_test.py:224:[INFO]: area: 199 level: 3
[2021-10-26 12:24:24,688]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-26 12:24:24,688]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:24,688]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:24,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 12:24:24,858]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-26 12:24:24,858]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:26,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-10-26 12:24:26,604]mapper_test.py:224:[INFO]: area: 213 level: 3
[2021-10-26 14:13:23,720]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-26 14:13:23,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:23,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:23,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34643968 bytes

[2021-10-26 14:13:23,842]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-26 14:13:23,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:23,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6217728 bytes

[2021-10-26 14:13:23,875]mapper_test.py:224:[INFO]: area: 127 level: 4
[2021-10-29 16:10:28,870]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-10-29 16:10:28,870]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:28,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:28,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34439168 bytes

[2021-10-29 16:10:28,993]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-10-29 16:10:28,994]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:29,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():215
		max delay       :4
		max area        :209
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :88
		LUT fanins:4	 numbers :92
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
Peak memory: 6553600 bytes

[2021-10-29 16:10:29,029]mapper_test.py:224:[INFO]: area: 215 level: 4
[2021-11-03 09:52:22,651]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-03 09:52:22,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:22,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:22,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 09:52:22,775]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-03 09:52:22,775]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:22,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():215
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :88
		LUT fanins:4	 numbers :92
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig_output.v
	Peak memory: 6897664 bytes

[2021-11-03 09:52:22,824]mapper_test.py:226:[INFO]: area: 215 level: 4
[2021-11-03 10:04:33,649]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-03 10:04:33,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:33,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:33,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34541568 bytes

[2021-11-03 10:04:33,769]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-03 10:04:33,769]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:33,816]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():215
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :93
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig_output.v
	Peak memory: 7012352 bytes

[2021-11-03 10:04:33,816]mapper_test.py:226:[INFO]: area: 215 level: 4
[2021-11-03 13:44:33,616]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-03 13:44:33,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:33,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:33,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34582528 bytes

[2021-11-03 13:44:33,739]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-03 13:44:33,739]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:33,792]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():215
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :93
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig_output.v
	Peak memory: 6963200 bytes

[2021-11-03 13:44:33,793]mapper_test.py:226:[INFO]: area: 215 level: 4
[2021-11-03 13:50:48,678]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-03 13:50:48,678]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:48,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:48,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34430976 bytes

[2021-11-03 13:50:48,855]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-03 13:50:48,856]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:48,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():215
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :93
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig_output.v
	Peak memory: 6897664 bytes

[2021-11-03 13:50:48,910]mapper_test.py:226:[INFO]: area: 215 level: 4
[2021-11-04 15:57:46,109]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-04 15:57:46,110]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:46,110]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:46,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34861056 bytes

[2021-11-04 15:57:46,235]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-04 15:57:46,236]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:46,310]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig_output.v
	Peak memory: 6541312 bytes

[2021-11-04 15:57:46,310]mapper_test.py:226:[INFO]: area: 127 level: 4
[2021-11-16 12:28:34,349]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-16 12:28:34,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:34,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:34,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34467840 bytes

[2021-11-16 12:28:34,472]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-16 12:28:34,472]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:34,505]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.005285 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6397952 bytes

[2021-11-16 12:28:34,506]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-16 14:17:32,187]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-16 14:17:32,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:32,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:32,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34639872 bytes

[2021-11-16 14:17:32,312]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-16 14:17:32,313]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:32,345]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.004964 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6340608 bytes

[2021-11-16 14:17:32,346]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-16 14:23:53,270]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-16 14:23:53,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:53,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:53,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34418688 bytes

[2021-11-16 14:23:53,453]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-16 14:23:53,453]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:53,492]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.005092 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6299648 bytes

[2021-11-16 14:23:53,492]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-17 16:36:31,273]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-17 16:36:31,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:31,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:31,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34590720 bytes

[2021-11-17 16:36:31,397]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-17 16:36:31,398]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:31,430]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.005046 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6496256 bytes

[2021-11-17 16:36:31,431]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-18 10:19:08,295]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-18 10:19:08,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:08,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:08,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34467840 bytes

[2021-11-18 10:19:08,421]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-18 10:19:08,421]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:08,480]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.01623 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :127
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6983680 bytes

[2021-11-18 10:19:08,481]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-23 16:11:58,920]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-23 16:11:58,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:58,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:59,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34476032 bytes

[2021-11-23 16:11:59,050]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-23 16:11:59,051]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:59,090]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.010864 secs
	Report mapping result:
		klut_size()     :244
		klut.num_gates():148
		max delay       :4
		max area        :148
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :77
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6905856 bytes

[2021-11-23 16:11:59,091]mapper_test.py:228:[INFO]: area: 148 level: 4
[2021-11-23 16:42:57,613]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-23 16:42:57,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:57,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:57,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34709504 bytes

[2021-11-23 16:42:57,741]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-23 16:42:57,741]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:57,782]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.011261 secs
	Report mapping result:
		klut_size()     :244
		klut.num_gates():148
		max delay       :4
		max area        :148
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :77
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6901760 bytes

[2021-11-23 16:42:57,783]mapper_test.py:228:[INFO]: area: 148 level: 4
[2021-11-24 11:39:10,315]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 11:39:10,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:10,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:10,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34668544 bytes

[2021-11-24 11:39:10,494]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 11:39:10,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:10,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.000331 secs
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6234112 bytes

[2021-11-24 11:39:10,528]mapper_test.py:228:[INFO]: area: 168 level: 4
[2021-11-24 12:02:24,243]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 12:02:24,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:24,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:24,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34476032 bytes

[2021-11-24 12:02:24,370]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 12:02:24,371]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:24,406]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.000331 secs
	Report mapping result:
		klut_size()     :264
		klut.num_gates():168
		max delay       :4
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6533120 bytes

[2021-11-24 12:02:24,407]mapper_test.py:228:[INFO]: area: 168 level: 4
[2021-11-24 12:06:10,598]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 12:06:10,599]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:10,599]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:10,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34512896 bytes

[2021-11-24 12:06:10,722]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 12:06:10,722]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:10,762]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.005052 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6467584 bytes

[2021-11-24 12:06:10,763]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-24 12:11:46,543]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 12:11:46,543]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:46,543]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:46,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34713600 bytes

[2021-11-24 12:11:46,666]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 12:11:46,667]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:46,696]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00143 secs
	Report mapping result:
		klut_size()     :216
		klut.num_gates():120
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :78
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6668288 bytes

[2021-11-24 12:11:46,697]mapper_test.py:228:[INFO]: area: 120 level: 4
[2021-11-24 12:58:09,520]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 12:58:09,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:09,521]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:09,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34660352 bytes

[2021-11-24 12:58:09,641]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 12:58:09,642]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:09,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.005085 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():127
		max delay       :4
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :57
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 6537216 bytes

[2021-11-24 12:58:09,682]mapper_test.py:228:[INFO]: area: 127 level: 4
[2021-11-24 13:12:41,206]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 13:12:41,206]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:41,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:41,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34516992 bytes

[2021-11-24 13:12:41,328]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 13:12:41,328]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:43,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.004957 secs
Mapping time: 0.006317 secs
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 11825152 bytes

[2021-11-24 13:12:43,129]mapper_test.py:228:[INFO]: area: 213 level: 3
[2021-11-24 13:35:33,121]mapper_test.py:79:[INFO]: run case "x4_comb"
[2021-11-24 13:35:33,121]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:33,121]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:33,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     305.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     162.0.  Edge =      506.  Cut =     1379.  T =     0.00 sec
P:  Del =    4.00.  Ar =     119.0.  Edge =      419.  Cut =     1340.  T =     0.00 sec
P:  Del =    4.00.  Ar =     117.0.  Edge =      412.  Cut =     1378.  T =     0.00 sec
E:  Del =    4.00.  Ar =     116.0.  Edge =      409.  Cut =     1378.  T =     0.00 sec
F:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      407.  Cut =     1253.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
A:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
E:  Del =    4.00.  Ar =     115.0.  Edge =      374.  Cut =     1280.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %
Peak memory: 34484224 bytes

[2021-11-24 13:35:33,287]mapper_test.py:160:[INFO]: area: 121 level: 4
[2021-11-24 13:35:33,288]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:35,029]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
Mapping time: 0.000315 secs
Mapping time: 0.0004 secs
	Report mapping result:
		klut_size()     :309
		klut.num_gates():213
		max delay       :3
		max area        :207
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :62
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :102
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v
	Peak memory: 11857920 bytes

[2021-11-24 13:35:35,030]mapper_test.py:228:[INFO]: area: 213 level: 3
