Analysis & Synthesis report for Soundtop
Tue Oct  7 15:02:37 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: altsyncram:Storage_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "i2c:u2"
 19. Port Connectivity Checks: "keytr:u3"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct  7 15:02:37 2025       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; Soundtop                                    ;
; Top-level Entity Name           ; Soundtop                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 253                                         ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,152                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Soundtop           ; Soundtop           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; i2c.v                            ; yes             ; User Verilog HDL File        ; /home/sysele2503/exp/EXE41/i2c.v                                                    ;         ;
; keytr.v                          ; yes             ; User Verilog HDL File        ; /home/sysele2503/exp/EXE41/keytr.v                                                  ;         ;
; clock_500.v                      ; yes             ; User Verilog HDL File        ; /home/sysele2503/exp/EXE41/clock_500.v                                              ;         ;
; Soundtop.v                       ; yes             ; User Verilog HDL File        ; /home/sysele2503/exp/EXE41/Soundtop.v                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/cad/Altera/Quartus-21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_agn1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/sysele2503/exp/EXE41/db/altsyncram_agn1.tdf                                   ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/sysele2503/exp/EXE41/db/decode_dla.tdf                                        ;         ;
; db/mux_ahb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/sysele2503/exp/EXE41/db/mux_ahb.tdf                                           ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 224            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 314            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 107            ;
;     -- 5 input functions                    ; 64             ;
;     -- 4 input functions                    ; 31             ;
;     -- <=3 input functions                  ; 112            ;
;                                             ;                ;
; Dedicated logic registers                   ; 253            ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2097152        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; AUD_BCLK~input ;
; Maximum fan-out                             ; 432            ;
; Total fan-out                               ; 9723           ;
; Average fan-out                             ; 9.36           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |Soundtop                              ; 314 (157)           ; 253 (173)                 ; 2097152           ; 0          ; 106  ; 0            ; |Soundtop                                                                            ; Soundtop        ; work         ;
;    |CLOCK_500:u1|                      ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Soundtop|CLOCK_500:u1                                                               ; CLOCK_500       ; work         ;
;    |altsyncram:Storage_rtl_0|          ; 74 (0)              ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |Soundtop|altsyncram:Storage_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_agn1:auto_generated| ; 74 (0)              ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |Soundtop|altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated                    ; altsyncram_agn1 ; work         ;
;          |decode_dla:decode2|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Soundtop|altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated|decode_dla:decode2 ; decode_dla      ; work         ;
;          |mux_ahb:mux3|                ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Soundtop|altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated|mux_ahb:mux3       ; mux_ahb         ; work         ;
;    |i2c:u2|                            ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Soundtop|i2c:u2                                                                     ; i2c             ; work         ;
;    |keytr:u3|                          ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Soundtop|keytr:u3                                                                   ; keytr           ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                          ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; None ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; CLOCK_500:u1|ROM[0][0]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][1]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][2]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][4]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][6]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][9]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][10]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][11]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[0][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][0]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][1]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][2]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][4]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][6]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][7]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][9]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][10]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][11]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[1][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][0]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][1]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][2]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][4]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][6]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][9]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][10]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][12]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[3][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][0]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][1]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][2]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][4]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][6]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][9]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][10]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[4][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][0]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][1]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][2]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][4]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][6]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][9]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][10]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[5][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][0]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][1]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][2]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][3]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][4]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][5]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][6]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][9]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][10]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[6][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][0]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][1]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][2]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][3]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][4]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][5]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][6]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][9]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][10]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][12]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[7][15]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][0]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][1]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][2]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][3]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][4]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][5]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][6]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][7]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][8]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][9]                  ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][10]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][11]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][12]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][13]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][14]                 ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[8][15]                 ; Stuck at GND due to stuck port data_in ;
; i2c:u2|SD[22,23]                        ; Stuck at GND due to stuck port data_in ;
; i2c:u2|SD[20,21]                        ; Stuck at VCC due to stuck port data_in ;
; i2c:u2|SD[19]                           ; Stuck at GND due to stuck port data_in ;
; i2c:u2|SD[18]                           ; Stuck at VCC due to stuck port data_in ;
; i2c:u2|SD[16,17]                        ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[2][10]                 ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][12]                 ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][13]                 ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][14]                 ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][15]                 ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][1]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][2]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][6]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][7]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][8]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][9]                  ; Merged with CLOCK_500:u1|ROM[2][0]     ;
; CLOCK_500:u1|ROM[2][0]                  ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|ROM[2][11]                 ; Stuck at VCC due to stuck port data_in ;
; CLOCK_500:u1|DATA_A[8,13..15]           ; Stuck at GND due to stuck port data_in ;
; i2c:u2|SD[8,13..15]                     ; Stuck at GND due to stuck port data_in ;
; CLOCK_500:u1|address[4,5]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 159 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+-------------------------+---------------------------+----------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------+---------------------------+----------------------------------------+
; CLOCK_500:u1|ROM[0][8]  ; Stuck at GND              ; CLOCK_500:u1|DATA_A[8], i2c:u2|SD[8]   ;
;                         ; due to stuck port data_in ;                                        ;
; CLOCK_500:u1|ROM[0][13] ; Stuck at GND              ; CLOCK_500:u1|DATA_A[13], i2c:u2|SD[13] ;
;                         ; due to stuck port data_in ;                                        ;
; CLOCK_500:u1|ROM[0][14] ; Stuck at GND              ; CLOCK_500:u1|DATA_A[14], i2c:u2|SD[14] ;
;                         ; due to stuck port data_in ;                                        ;
; CLOCK_500:u1|ROM[0][15] ; Stuck at GND              ; CLOCK_500:u1|DATA_A[15], i2c:u2|SD[15] ;
;                         ; due to stuck port data_in ;                                        ;
; CLOCK_500:u1|address[5] ; Stuck at GND              ; CLOCK_500:u1|address[4]                ;
;                         ; due to stuck port data_in ;                                        ;
+-------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 253   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 107   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; keytr:u3|flag                          ; 6       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+--------------------------+-----------------+
; Register Name            ; RAM Name        ;
+--------------------------+-----------------+
; Storage_rtl_0_bypass[0]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[1]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[2]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[3]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[4]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[5]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[6]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[7]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[8]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[9]  ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[10] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[11] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[12] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[13] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[14] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[15] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[16] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[17] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[18] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[19] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[20] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[21] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[22] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[23] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[24] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[25] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[26] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[27] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[28] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[29] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[30] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[31] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[32] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[33] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[34] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[35] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[36] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[37] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[38] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[39] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[40] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[41] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[42] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[43] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[44] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[45] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[46] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[47] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[48] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[49] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[50] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[51] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[52] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[53] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[54] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[55] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[56] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[57] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[58] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[59] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[60] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[61] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[62] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[63] ; Storage_rtl_0   ;
; Storage_rtl_0_bypass[64] ; Storage_rtl_0   ;
+--------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Soundtop|CLOCK_500:u1|ROM[2][5]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Soundtop|i2c:u2|SD_COUNTER[1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Soundtop|Sin[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Soundtop|CLOCK_500:u1|state[0]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Soundtop|SR[13]                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Soundtop|SL[11]                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Soundtop|SoR[11]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Soundtop|SoL[10]                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Soundtop|CLOCK_500:u1|DATA_A[11] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Soundtop|FlagLR[0]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Soundtop|FlagOLR[3]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Soundtop|Sout                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:Storage_rtl_0|altsyncram_agn1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:Storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 16                   ; Untyped        ;
; NUMWORDS_A                         ; 65536                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 16                   ; Untyped        ;
; NUMWORDS_B                         ; 65536                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_agn1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                     ;
+-------------------------------------------+--------------------------+
; Name                                      ; Value                    ;
+-------------------------------------------+--------------------------+
; Number of entity instances                ; 1                        ;
; Entity Instance                           ; altsyncram:Storage_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                ;
;     -- WIDTH_A                            ; 32                       ;
;     -- NUMWORDS_A                         ; 65536                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED             ;
;     -- WIDTH_B                            ; 32                       ;
;     -- NUMWORDS_B                         ; 65536                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ;
+-------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c:u2"                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RESET      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ACK        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keytr:u3"                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ON      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 253                         ;
;     CLR               ; 5                           ;
;     ENA               ; 18                          ;
;     ENA SCLR          ; 39                          ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 20                          ;
;     SLD               ; 47                          ;
;     plain             ; 74                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 314                         ;
;     arith             ; 59                          ;
;         1 data inputs ; 59                          ;
;     normal            ; 255                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 107                         ;
; boundary_port         ; 106                         ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Oct  7 15:02:27 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Soundtop -c Soundtop
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: i2c File: /home/sysele2503/exp/EXE41/i2c.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file keytr.v
    Info (12023): Found entity 1: keytr File: /home/sysele2503/exp/EXE41/keytr.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file clock_500.v
    Info (12023): Found entity 1: CLOCK_500 File: /home/sysele2503/exp/EXE41/clock_500.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Soundtop.v
    Info (12023): Found entity 1: Soundtop File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Soundtop.v(82): created implicit net for "NRST" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 82
Info (12127): Elaborating entity "Soundtop" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Soundtop.v(104): truncated value with size 32 to match size of target (4) File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 104
Warning (10230): Verilog HDL assignment warning at Soundtop.v(113): truncated value with size 32 to match size of target (16) File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 113
Warning (10230): Verilog HDL assignment warning at Soundtop.v(122): truncated value with size 32 to match size of target (4) File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 122
Warning (10230): Verilog HDL assignment warning at Soundtop.v(128): truncated value with size 32 to match size of target (16) File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 128
Warning (10034): Output port "LEDR[9..2]" at Soundtop.v(15) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
Warning (10034): Output port "HEX0" at Soundtop.v(18) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
Warning (10034): Output port "HEX1" at Soundtop.v(19) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
Warning (10034): Output port "HEX2" at Soundtop.v(20) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
Warning (10034): Output port "HEX3" at Soundtop.v(21) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
Warning (10034): Output port "HEX4" at Soundtop.v(22) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
Warning (10034): Output port "HEX5" at Soundtop.v(23) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
Warning (10034): Output port "VGA_B" at Soundtop.v(27) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
Warning (10034): Output port "VGA_G" at Soundtop.v(29) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
Warning (10034): Output port "VGA_R" at Soundtop.v(31) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
Warning (10034): Output port "VGA_BLANK_N" at Soundtop.v(26) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 26
Warning (10034): Output port "VGA_CLK" at Soundtop.v(28) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 28
Warning (10034): Output port "VGA_HS" at Soundtop.v(30) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 30
Warning (10034): Output port "VGA_SYNC_N" at Soundtop.v(32) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 32
Warning (10034): Output port "VGA_VS" at Soundtop.v(33) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 33
Warning (10034): Output port "IRDA_TXD" at Soundtop.v(49) has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 49
Info (12128): Elaborating entity "keytr" for hierarchy "keytr:u3" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 147
Warning (10230): Verilog HDL assignment warning at keytr.v(128): truncated value with size 32 to match size of target (16) File: /home/sysele2503/exp/EXE41/keytr.v Line: 128
Warning (10034): Output port "counter" at keytr.v(66) has no driver File: /home/sysele2503/exp/EXE41/keytr.v Line: 66
Warning (10034): Output port "ON" at keytr.v(64) has no driver File: /home/sysele2503/exp/EXE41/keytr.v Line: 64
Info (12128): Elaborating entity "CLOCK_500" for hierarchy "CLOCK_500:u1" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 162
Warning (10230): Verilog HDL assignment warning at clock_500.v(46): truncated value with size 32 to match size of target (1) File: /home/sysele2503/exp/EXE41/clock_500.v Line: 46
Warning (10230): Verilog HDL assignment warning at clock_500.v(76): truncated value with size 32 to match size of target (2) File: /home/sysele2503/exp/EXE41/clock_500.v Line: 76
Warning (10230): Verilog HDL assignment warning at clock_500.v(83): truncated value with size 32 to match size of target (11) File: /home/sysele2503/exp/EXE41/clock_500.v Line: 83
Warning (10230): Verilog HDL assignment warning at clock_500.v(89): truncated value with size 32 to match size of target (6) File: /home/sysele2503/exp/EXE41/clock_500.v Line: 89
Info (12128): Elaborating entity "i2c" for hierarchy "i2c:u2" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 176
Warning (10230): Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1) File: /home/sysele2503/exp/EXE41/i2c.v Line: 86
Warning (10230): Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1) File: /home/sysele2503/exp/EXE41/i2c.v Line: 85
Warning (10230): Verilog HDL assignment warning at i2c.v(104): truncated value with size 32 to match size of target (6) File: /home/sysele2503/exp/EXE41/i2c.v Line: 104
Warning (276020): Inferred RAM node "Storage_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "altsyncram:Storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:Storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agn1.tdf
    Info (12023): Found entity 1: altsyncram_agn1 File: /home/sysele2503/exp/EXE41/db/altsyncram_agn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/sysele2503/exp/EXE41/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/sysele2503/exp/EXE41/db/mux_ahb.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 39
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 36
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 37
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 15
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 18
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 19
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 20
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 21
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 22
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 23
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 26
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 27
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 28
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 29
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 30
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 31
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 32
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 33
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 9
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 12
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/sysele2503/exp/EXE41/Soundtop.v Line: 46
Info (21057): Implemented 779 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 85 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 417 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Tue Oct  7 15:02:37 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


