Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: lab8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab8.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab8"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : lab8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\BCD16bit.vhf" into library work
Parsing entity <BCD16bit>.
Parsing architecture <BEHAVIORAL> of entity <bcd16bit>.
Parsing VHDL file "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf" into library work
Parsing entity <FTC_HXILINX_lab8>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_lab8>.
Parsing entity <ADD8_HXILINX_lab8>.
Parsing architecture <ADD8_HXILINX_lab8_V> of entity <add8_hxilinx_lab8>.
Parsing entity <NOR9_HXILINX_lab8>.
Parsing architecture <NOR9_HXILINX_lab8_V> of entity <nor9_hxilinx_lab8>.
Parsing entity <M4_1E_HXILINX_lab8>.
Parsing architecture <M4_1E_HXILINX_lab8_V> of entity <m4_1e_hxilinx_lab8>.
Parsing entity <FJKC_HXILINX_lab8>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_lab8>.
Parsing entity <lab8>.
Parsing architecture <BEHAVIORAL> of entity <lab8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab8> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD8_HXILINX_lab8> (architecture <ADD8_HXILINX_lab8_V>) from library <work>.

Elaborating entity <BCD16bit> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_lab8> (architecture <M4_1E_HXILINX_lab8_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf" Line 145. Case statement is complete. others clause is never selected

Elaborating entity <FJKC_HXILINX_lab8> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FTC_HXILINX_lab8> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NOR9_HXILINX_lab8> (architecture <NOR9_HXILINX_lab8_V>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
    Set property "HU_SET = XLXI_4_16" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_20_17" for instance <XLXI_20>.
    Set property "HU_SET = XLXI_25_18" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_27_20" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_29_19" for instance <XLXI_29>.
    Set property "HU_SET = XLXI_42_21" for instance <XLXI_42>.
    Set property "HU_SET = XLXI_43_22" for instance <XLXI_43>.
    Set property "HU_SET = XLXI_52_23" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_79_24" for instance <XLXI_79>.
    Set property "HU_SET = XLXI_80_25" for instance <XLXI_80>.
    Set property "HU_SET = XLXI_81_26" for instance <XLXI_81>.
    Set property "HU_SET = XLXI_82_27" for instance <XLXI_82>.
    Set property "HU_SET = XLXI_83_28" for instance <XLXI_83>.
    Set property "HU_SET = XLXI_84_29" for instance <XLXI_84>.
    Set property "HU_SET = XLXI_85_30" for instance <XLXI_85>.
    Set property "HU_SET = XLXI_93_31" for instance <XLXI_93>.
INFO:Xst:3210 - "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf" line 367: Output port <OFL> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <lab8> synthesized.

Synthesizing Unit <ADD8_HXILINX_lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
    Found 9-bit adder for signal <n0022> created at line 80.
    Found 9-bit adder for signal <adder_tmp> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_lab8> synthesized.

Synthesizing Unit <BCD16bit>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\BCD16bit.vhf".
    Summary:
	no macro.
Unit <BCD16bit> synthesized.

Synthesizing Unit <M4_1E_HXILINX_lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 140.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_lab8> synthesized.

Synthesizing Unit <FJKC_HXILINX_lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_lab8> synthesized.

Synthesizing Unit <FTC_HXILINX_lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_lab8> synthesized.

Synthesizing Unit <NOR9_HXILINX_lab8>.
    Related source file is "C:\Users\dunkdink\Desktop\Digital2D-master\lab8\lab8.vhf".
    Summary:
	no macro.
Unit <NOR9_HXILINX_lab8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 10
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder carry in                                  : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab8> ...

Optimizing unit <BCD16bit> ...

Optimizing unit <ADD8_HXILINX_lab8> ...

Optimizing unit <FTC_HXILINX_lab8> ...

Optimizing unit <M4_1E_HXILINX_lab8> ...

Optimizing unit <NOR9_HXILINX_lab8> ...

Optimizing unit <FJKC_HXILINX_lab8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab8, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab8.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      AND2                        : 25
#      AND3                        : 2
#      GND                         : 1
#      INV                         : 14
#      LUT2                        : 9
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 1
#      LUT6                        : 1
#      MUXCY                       : 8
#      OR2                         : 12
#      OR3                         : 5
#      OR4                         : 1
#      VCC                         : 1
#      XNOR2                       : 1
#      XOR2                        : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 10
#      FDC                         : 2
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 16
#      OBUF                        : 12
# Logical                          : 4
#      NAND2                       : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              10  out of  11440     0%  
 Number of Slice LUTs:                   31  out of   5720     0%  
    Number used as Logic:                31  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     41
   Number with an unused Flip Flop:      31  out of     41    75%  
   Number with an unused LUT:            10  out of     41    24%  
   Number of fully used LUT-FF pairs:     0  out of     41     0%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_84/q_tmp                      | NONE(XLXI_85/q_tmp)    | 1     |
XLXI_83/q_tmp                      | NONE(XLXI_84/q_tmp)    | 1     |
XLXI_82/q_tmp                      | NONE(XLXI_83/q_tmp)    | 1     |
XLXI_81/q_tmp                      | NONE(XLXI_82/q_tmp)    | 1     |
XLXI_80/q_tmp                      | NONE(XLXI_81/q_tmp)    | 1     |
XLXI_79/q_tmp                      | NONE(XLXI_80/q_tmp)    | 1     |
oscP123                            | BUFGP                  | 1     |
XLXI_85/q_tmp                      | NONE(XLXI_52/q_tmp)    | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.052ns (Maximum Frequency: 327.616MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.222ns
   Maximum combinational path delay: 12.799ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_84/q_tmp'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_85/q_tmp (FF)
  Destination:       XLXI_85/q_tmp (FF)
  Source Clock:      XLXI_84/q_tmp rising
  Destination Clock: XLXI_84/q_tmp rising

  Data Path: XLXI_85/q_tmp to XLXI_85/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_83/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_84/q_tmp (FF)
  Destination:       XLXI_84/q_tmp (FF)
  Source Clock:      XLXI_83/q_tmp rising
  Destination Clock: XLXI_83/q_tmp rising

  Data Path: XLXI_84/q_tmp to XLXI_84/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_82/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_83/q_tmp (FF)
  Destination:       XLXI_83/q_tmp (FF)
  Source Clock:      XLXI_82/q_tmp rising
  Destination Clock: XLXI_82/q_tmp rising

  Data Path: XLXI_83/q_tmp to XLXI_83/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_81/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_82/q_tmp (FF)
  Destination:       XLXI_82/q_tmp (FF)
  Source Clock:      XLXI_81/q_tmp rising
  Destination Clock: XLXI_81/q_tmp rising

  Data Path: XLXI_82/q_tmp to XLXI_82/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_81/q_tmp (FF)
  Destination:       XLXI_81/q_tmp (FF)
  Source Clock:      XLXI_80/q_tmp rising
  Destination Clock: XLXI_80/q_tmp rising

  Data Path: XLXI_81/q_tmp to XLXI_81/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_79/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_80/q_tmp (FF)
  Destination:       XLXI_80/q_tmp (FF)
  Source Clock:      XLXI_79/q_tmp rising
  Destination Clock: XLXI_79/q_tmp rising

  Data Path: XLXI_80/q_tmp to XLXI_80/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'oscP123'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_79/q_tmp (FF)
  Destination:       XLXI_79/q_tmp (FF)
  Source Clock:      oscP123 rising
  Destination Clock: oscP123 rising

  Data Path: XLXI_79/q_tmp to XLXI_79/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_85/q_tmp'
  Clock period: 3.052ns (frequency: 327.616MHz)
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Delay:               3.052ns (Levels of Logic = 2)
  Source:            XLXI_42/q_tmp (FF)
  Destination:       XLXI_52/q_tmp (FF)
  Source Clock:      XLXI_85/q_tmp rising
  Destination Clock: XLXI_85/q_tmp rising

  Data Path: XLXI_42/q_tmp to XLXI_52/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.322  q_tmp (q_tmp)
     end scope: 'XLXI_42:Q'
     AND2:I0->O            3   0.203   0.650  XLXI_61 (XLXN_137)
     begin scope: 'XLXI_52:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.052ns (1.080ns logic, 1.972ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_85/q_tmp'
  Total number of paths / destination ports: 132 / 11
-------------------------------------------------------------------------
Offset:              11.222ns (Levels of Logic = 9)
  Source:            XLXI_42/q_tmp (FF)
  Destination:       P41 (PAD)
  Source Clock:      XLXI_85/q_tmp rising

  Data Path: XLXI_42/q_tmp to P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.186  q_tmp (q_tmp)
     end scope: 'XLXI_42:Q'
     begin scope: 'XLXI_27:S0'
     LUT4:I1->O            9   0.205   0.829  Mmux_O11 (O)
     end scope: 'XLXI_27:O'
     INV:I->O              9   0.568   1.174  XLXI_17/XLXI_2 (XLXI_17/notB)
     AND2:I1->O            1   0.223   0.924  XLXI_17/XLXI_9 (XLXI_17/XLXN_305)
     OR2:I1->O             1   0.223   0.944  XLXI_17/XLXI_10 (XLXI_17/XLXN_304)
     AND2:I0->O            1   0.203   0.924  XLXI_17/XLXI_8 (XLXI_17/XLXN_306)
     OR4:I1->O             1   0.223   0.579  XLXI_17/XLXI_13 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                     11.222ns (4.663ns logic, 6.559ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2034 / 8
-------------------------------------------------------------------------
Delay:               12.799ns (Levels of Logic = 16)
  Source:            A<0> (PAD)
  Destination:       P34 (PAD)

  Data Path: A<0> to P34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  A_0_IBUF (A_0_IBUF)
     begin scope: 'XLXI_4:A<0>'
     LUT2:I0->O            1   0.203   0.000  Madd_adder_tmp_Madd_lut<0> (Madd_adder_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_adder_tmp_Madd_cy<0> (Madd_adder_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_adder_tmp_Madd_cy<1> (Madd_adder_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_adder_tmp_Madd_cy<2> (Madd_adder_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_adder_tmp_Madd_cy<3> (Madd_adder_tmp_Madd_cy<3>)
     XORCY:CI->O           2   0.180   0.721  Madd_adder_tmp_Madd_xor<4> (S<4>)
     end scope: 'XLXI_4:S<4>'
     begin scope: 'XLXI_20:D1'
     LUT5:I3->O            9   0.203   0.829  Mmux_O11 (O)
     end scope: 'XLXI_20:O'
     INV:I->O              8   0.568   1.167  XLXI_17/XLXI_4 (XLXI_17/notD)
     AND2:I0->O            1   0.203   0.924  XLXI_17/XLXI_55 (XLXI_17/XLXN_328)
     OR2:I1->O             1   0.223   0.944  XLXI_17/XLXI_58 (XLXI_17/XLXN_330)
     AND2:I0->O            1   0.203   0.944  XLXI_17/XLXI_57 (XLXI_17/XLXN_333)
     OR3:I0->O             1   0.203   0.579  XLXI_17/XLXI_59 (P34_OBUF)
     OBUF:I->O                 2.571          P34_OBUF (P34)
    ----------------------------------------
    Total                     12.799ns (6.008ns logic, 6.791ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_79/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_79/q_tmp  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_80/q_tmp  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_81/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_81/q_tmp  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_82/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_82/q_tmp  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_83/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_83/q_tmp  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_84/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_84/q_tmp  |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_85/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_85/q_tmp  |    3.052|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscP123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscP123        |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.47 secs
 
--> 

Total memory usage is 4522220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

