
*** Running vivado
    with args -log Bin2Seg.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Bin2Seg.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Bin2Seg.tcl -notrace
Command: synth_design -top Bin2Seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:33]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port btn is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port sw1 is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 254.535 ; gain = 78.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Bin2Seg' [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:66]
WARNING: [Synth 8-567] referenced signal 'btn' should be on the sensitivity list [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:41]
INFO: [Synth 8-256] done synthesizing module 'Bin2Seg' (1#1) [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:21]
WARNING: [Synth 8-3917] design Bin2Seg has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Bin2Seg has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 270.660 ; gain = 94.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 270.660 ; gain = 94.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/constrs_1/new/Basys3.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 514.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4_challenge/project_4_Challenge.srcs/sources_1/imports/project 4 chellange/segment.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Bin2Seg 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Bin2Seg has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Bin2Seg has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\seg_reg[7] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[6] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[5] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[4] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[3] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[2] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[1] ) is unused and will be removed from module Bin2Seg.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[0] ) is unused and will be removed from module Bin2Seg.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 514.301 ; gain = 338.426
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 534.465 ; gain = 358.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 534.465 ; gain = 358.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT4 |     4|
|3     |LUT5 |     3|
|4     |LUT6 |     7|
|5     |IBUF |     9|
|6     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 546.012 ; gain = 370.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 546.012 ; gain = 110.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 546.012 ; gain = 370.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 546.012 ; gain = 355.652
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 546.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 13:12:53 2016...
