{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560626331161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560626331175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 16:18:51 2019 " "Processing started: Sat Jun 15 16:18:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560626331175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560626331175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560626331175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560626331882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560626343122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560626343122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file alu_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560626343131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560626343167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1560626343170 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1560626343170 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow ALU.v(7) " "Output port \"overflow\" at ALU.v(7) has no driver" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1560626343170 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ALU.v(11) " "Inferred latch for \"ALUOut\[0\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343170 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ALU.v(11) " "Inferred latch for \"ALUOut\[1\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343170 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ALU.v(11) " "Inferred latch for \"ALUOut\[2\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ALU.v(11) " "Inferred latch for \"ALUOut\[3\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ALU.v(11) " "Inferred latch for \"ALUOut\[4\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ALU.v(11) " "Inferred latch for \"ALUOut\[5\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ALU.v(11) " "Inferred latch for \"ALUOut\[6\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ALU.v(11) " "Inferred latch for \"ALUOut\[7\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ALU.v(11) " "Inferred latch for \"ALUOut\[8\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ALU.v(11) " "Inferred latch for \"ALUOut\[9\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ALU.v(11) " "Inferred latch for \"ALUOut\[10\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ALU.v(11) " "Inferred latch for \"ALUOut\[11\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ALU.v(11) " "Inferred latch for \"ALUOut\[12\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ALU.v(11) " "Inferred latch for \"ALUOut\[13\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ALU.v(11) " "Inferred latch for \"ALUOut\[14\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ALU.v(11) " "Inferred latch for \"ALUOut\[15\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[16\] ALU.v(11) " "Inferred latch for \"ALUOut\[16\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[17\] ALU.v(11) " "Inferred latch for \"ALUOut\[17\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[18\] ALU.v(11) " "Inferred latch for \"ALUOut\[18\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[19\] ALU.v(11) " "Inferred latch for \"ALUOut\[19\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[20\] ALU.v(11) " "Inferred latch for \"ALUOut\[20\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[21\] ALU.v(11) " "Inferred latch for \"ALUOut\[21\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[22\] ALU.v(11) " "Inferred latch for \"ALUOut\[22\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[23\] ALU.v(11) " "Inferred latch for \"ALUOut\[23\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[24\] ALU.v(11) " "Inferred latch for \"ALUOut\[24\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[25\] ALU.v(11) " "Inferred latch for \"ALUOut\[25\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[26\] ALU.v(11) " "Inferred latch for \"ALUOut\[26\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[27\] ALU.v(11) " "Inferred latch for \"ALUOut\[27\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[28\] ALU.v(11) " "Inferred latch for \"ALUOut\[28\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[29\] ALU.v(11) " "Inferred latch for \"ALUOut\[29\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[30\] ALU.v(11) " "Inferred latch for \"ALUOut\[30\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[31\] ALU.v(11) " "Inferred latch for \"ALUOut\[31\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560626343171 "|ALU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Aluno/Desktop/Project/ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560626343665 "|ALU|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560626343665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560626343738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560626344264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560626344264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560626344447 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560626344447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560626344447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560626344447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560626344499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 16:19:04 2019 " "Processing ended: Sat Jun 15 16:19:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560626344499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560626344499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560626344499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560626344499 ""}
