
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f38 <.init>:
  402f38:	stp	x29, x30, [sp, #-16]!
  402f3c:	mov	x29, sp
  402f40:	bl	403900 <ferror@plt+0x60>
  402f44:	ldp	x29, x30, [sp], #16
  402f48:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 455000 <warn@@Base+0x23c6c>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <bfd_get_stab_name@plt>:
  403030:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <ctf_archive_iter@plt>:
  403040:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <bfd_arch_list@plt>:
  403050:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_set_default_target@plt>:
  403060:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <ctf_errno@plt>:
  403070:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ftell@plt>:
  403080:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <sprintf@plt>:
  403090:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <putc@plt>:
  4030a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <fputc@plt>:
  4030b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <filename_cmp@plt>:
  4030c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <cplus_demangle_set_style@plt>:
  4030d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <qsort@plt>:
  4030e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <ctime@plt>:
  4030f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <asprintf@plt>:
  403100:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <bfd_malloc_and_get_section@plt>:
  403110:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_openr@plt>:
  403120:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <lrealpath@plt>:
  403130:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <ctf_errmsg@plt>:
  403140:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <snprintf@plt>:
  403150:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <ctf_dump@plt>:
  403160:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <bfd_get_section_contents@plt>:
  403170:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <bfd_get_mtime@plt>:
  403180:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <fclose@plt>:
  403190:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <atoi@plt>:
  4031a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fopen@plt>:
  4031b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <malloc@plt>:
  4031c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <open@plt>:
  4031d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <xrealloc@plt>:
  4031e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <ctf_bfdopen_ctfsect@plt>:
  4031f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <concat@plt>:
  403200:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <strncmp@plt>:
  403210:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <bindtextdomain@plt>:
  403220:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bfd_target_list@plt>:
  403230:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <__libc_start_main@plt>:
  403240:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <bfd_get_error@plt>:
  403250:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <strcat@plt>:
  403260:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <disassemble_init_for_target@plt>:
  403270:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <xmalloc@plt>:
  403290:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <bfd_set_error@plt>:
  4032a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <xmalloc_set_program_name@plt>:
  4032b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xstrdup@plt>:
  4032c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <atof@plt>:
  4032d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <bfd_get_section_by_name@plt>:
  4032e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <calloc@plt>:
  4032f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_get_arch_size@plt>:
  403300:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_init@plt>:
  403310:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <bfd_get_full_section_contents@plt>:
  403320:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <lbasename@plt>:
  403330:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <getpagesize@plt>:
  403340:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <disassembler_usage@plt>:
  403350:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <getc@plt>:
  403360:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strdup@plt>:
  403370:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <strerror@plt>:
  403380:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <close@plt>:
  403390:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <strrchr@plt>:
  4033a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <__gmon_start__@plt>:
  4033b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <bfd_set_format@plt>:
  4033c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <mkdtemp@plt>:
  4033d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <bfd_octets_per_byte@plt>:
  4033e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <fseek@plt>:
  4033f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <abort@plt>:
  403400:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <cplus_demangle_init_info@plt>:
  403410:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <access@plt>:
  403420:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_close_all_done@plt>:
  403430:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <bfd_get_file_size@plt>:
  403440:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <puts@plt>:
  403450:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <bfd_get_arch@plt>:
  403460:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <fread_unlocked@plt>:
  403470:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <textdomain@plt>:
  403480:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <bfd_cache_section_contents@plt>:
  403490:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <getopt_long@plt>:
  4034a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <strcmp@plt>:
  4034b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_printable_arch_mach@plt>:
  4034c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <bfd_coff_get_auxent@plt>:
  4034d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <mmap@plt>:
  4034e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 456000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x2da20>:
  4038b0:	mov	x29, #0x0                   	// #0
  4038b4:	mov	x30, #0x0                   	// #0
  4038b8:	mov	x5, x0
  4038bc:	ldr	x1, [sp]
  4038c0:	add	x2, sp, #0x8
  4038c4:	mov	x6, sp
  4038c8:	movz	x0, #0x0, lsl #48
  4038cc:	movk	x0, #0x0, lsl #32
  4038d0:	movk	x0, #0x40, lsl #16
  4038d4:	movk	x0, #0x3d88
  4038d8:	movz	x3, #0x0, lsl #48
  4038dc:	movk	x3, #0x0, lsl #32
  4038e0:	movk	x3, #0x43, lsl #16
  4038e4:	movk	x3, #0x4620
  4038e8:	movz	x4, #0x0, lsl #48
  4038ec:	movk	x4, #0x0, lsl #32
  4038f0:	movk	x4, #0x43, lsl #16
  4038f4:	movk	x4, #0x46a0
  4038f8:	bl	403240 <__libc_start_main@plt>
  4038fc:	bl	403400 <abort@plt>
  403900:	adrp	x0, 455000 <warn@@Base+0x23c6c>
  403904:	ldr	x0, [x0, #4048]
  403908:	cbz	x0, 403910 <ferror@plt+0x70>
  40390c:	b	4033b0 <__gmon_start__@plt>
  403910:	ret
  403914:	nop
  403918:	adrp	x0, 457000 <_sch_istable+0x1c50>
  40391c:	add	x0, x0, #0xed0
  403920:	adrp	x1, 457000 <_sch_istable+0x1c50>
  403924:	add	x1, x1, #0xed0
  403928:	cmp	x1, x0
  40392c:	b.eq	403944 <ferror@plt+0xa4>  // b.none
  403930:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403934:	ldr	x1, [x1, #1768]
  403938:	cbz	x1, 403944 <ferror@plt+0xa4>
  40393c:	mov	x16, x1
  403940:	br	x16
  403944:	ret
  403948:	adrp	x0, 457000 <_sch_istable+0x1c50>
  40394c:	add	x0, x0, #0xed0
  403950:	adrp	x1, 457000 <_sch_istable+0x1c50>
  403954:	add	x1, x1, #0xed0
  403958:	sub	x1, x1, x0
  40395c:	lsr	x2, x1, #63
  403960:	add	x1, x2, x1, asr #3
  403964:	cmp	xzr, x1, asr #1
  403968:	asr	x1, x1, #1
  40396c:	b.eq	403984 <ferror@plt+0xe4>  // b.none
  403970:	adrp	x2, 434000 <warn@@Base+0x2c6c>
  403974:	ldr	x2, [x2, #1776]
  403978:	cbz	x2, 403984 <ferror@plt+0xe4>
  40397c:	mov	x16, x2
  403980:	br	x16
  403984:	ret
  403988:	stp	x29, x30, [sp, #-32]!
  40398c:	mov	x29, sp
  403990:	str	x19, [sp, #16]
  403994:	adrp	x19, 458000 <_bfd_std_section+0x110>
  403998:	ldrb	w0, [x19, #848]
  40399c:	cbnz	w0, 4039ac <ferror@plt+0x10c>
  4039a0:	bl	403918 <ferror@plt+0x78>
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	strb	w0, [x19, #848]
  4039ac:	ldr	x19, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	b	403948 <ferror@plt+0xa8>
  4039bc:	cbz	x0, 4039f4 <ferror@plt+0x154>
  4039c0:	ldr	x8, [x0, #64]
  4039c4:	cbz	x8, 4039e8 <ferror@plt+0x148>
  4039c8:	ldr	x9, [x8]
  4039cc:	cbz	x9, 4039e8 <ferror@plt+0x148>
  4039d0:	add	x8, x8, #0x8
  4039d4:	ldr	x9, [x9, #8]
  4039d8:	cmp	x9, x1
  4039dc:	b.eq	4039f0 <ferror@plt+0x150>  // b.none
  4039e0:	ldr	x9, [x8], #8
  4039e4:	cbnz	x9, 4039d4 <ferror@plt+0x134>
  4039e8:	mov	w0, wzr
  4039ec:	ret
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-64]!
  4039fc:	stp	x22, x21, [sp, #32]
  403a00:	adrp	x21, 456000 <memcpy@GLIBC_2.17>
  403a04:	add	x21, x21, #0xbf8
  403a08:	mov	w8, #0x70                  	// #112
  403a0c:	str	x23, [sp, #16]
  403a10:	stp	x20, x19, [sp, #48]
  403a14:	umaddl	x23, w0, w8, x21
  403a18:	ldr	x8, [x23, #32]
  403a1c:	mov	x19, x1
  403a20:	mov	w20, w0
  403a24:	mov	w22, w0
  403a28:	mov	x29, sp
  403a2c:	cbz	x8, 403a48 <ferror@plt+0x1a8>
  403a30:	mov	w8, #0x70                  	// #112
  403a34:	madd	x8, x22, x8, x21
  403a38:	ldr	x0, [x8, #24]
  403a3c:	ldr	x1, [x19]
  403a40:	bl	4034b0 <strcmp@plt>
  403a44:	cbz	w0, 403aa0 <ferror@plt+0x200>
  403a48:	ldr	x1, [x23]
  403a4c:	mov	x0, x19
  403a50:	bl	4032e0 <bfd_get_section_by_name@plt>
  403a54:	cbnz	x0, 403a70 <ferror@plt+0x1d0>
  403a58:	mov	w8, #0x70                  	// #112
  403a5c:	madd	x23, x22, x8, x21
  403a60:	ldr	x1, [x23, #8]!
  403a64:	mov	x0, x19
  403a68:	bl	4032e0 <bfd_get_section_by_name@plt>
  403a6c:	cbz	x0, 403aa4 <ferror@plt+0x204>
  403a70:	ldr	x8, [x23]
  403a74:	mov	w9, #0x70                  	// #112
  403a78:	madd	x9, x22, x9, x21
  403a7c:	mov	x1, x0
  403a80:	str	x8, [x9, #16]
  403a84:	mov	w0, w20
  403a88:	mov	x2, x19
  403a8c:	ldp	x20, x19, [sp, #48]
  403a90:	ldp	x22, x21, [sp, #32]
  403a94:	ldr	x23, [sp, #16]
  403a98:	ldp	x29, x30, [sp], #64
  403a9c:	b	403ab8 <ferror@plt+0x218>
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	ldp	x20, x19, [sp, #48]
  403aa8:	ldp	x22, x21, [sp, #32]
  403aac:	ldr	x23, [sp, #16]
  403ab0:	ldp	x29, x30, [sp], #64
  403ab4:	ret
  403ab8:	stp	x29, x30, [sp, #-96]!
  403abc:	stp	x24, x23, [sp, #48]
  403ac0:	adrp	x23, 456000 <memcpy@GLIBC_2.17>
  403ac4:	add	x23, x23, #0xbf8
  403ac8:	mov	w8, #0x70                  	// #112
  403acc:	str	x27, [sp, #16]
  403ad0:	stp	x26, x25, [sp, #32]
  403ad4:	stp	x22, x21, [sp, #64]
  403ad8:	stp	x20, x19, [sp, #80]
  403adc:	umaddl	x26, w0, w8, x23
  403ae0:	ldr	x22, [x26, #32]!
  403ae4:	mov	x20, x2
  403ae8:	mov	x19, x1
  403aec:	mov	w21, w0
  403af0:	mov	w24, w0
  403af4:	mov	x29, sp
  403af8:	cbz	x22, 403b1c <ferror@plt+0x27c>
  403afc:	mov	w8, #0x70                  	// #112
  403b00:	madd	x8, x24, x8, x23
  403b04:	ldr	x0, [x8, #24]
  403b08:	ldr	x1, [x20]
  403b0c:	bl	4034b0 <strcmp@plt>
  403b10:	cbz	w0, 403be4 <ferror@plt+0x344>
  403b14:	mov	x0, x22
  403b18:	bl	403510 <free@plt>
  403b1c:	ldr	x8, [x20]
  403b20:	mov	w9, #0x70                  	// #112
  403b24:	madd	x27, x24, x9, x23
  403b28:	mov	x22, x27
  403b2c:	mov	x25, x27
  403b30:	str	x8, [x27, #24]
  403b34:	str	xzr, [x22, #64]!
  403b38:	str	xzr, [x25, #72]!
  403b3c:	ldr	x8, [x19, #40]
  403b40:	str	x19, [x27, #80]
  403b44:	str	x8, [x27, #40]
  403b48:	ldr	x8, [x19, #56]
  403b4c:	adds	x0, x8, #0x1
  403b50:	str	x8, [x27, #48]!
  403b54:	b.cc	403ba4 <ferror@plt+0x304>  // b.lo, b.ul, b.last
  403b58:	mov	w0, w21
  403b5c:	str	xzr, [x26]
  403b60:	bl	403cd0 <ferror@plt+0x430>
  403b64:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403b68:	add	x1, x1, #0xa5a
  403b6c:	mov	w2, #0x5                   	// #5
  403b70:	mov	x0, xzr
  403b74:	bl	403700 <dcgettext@plt>
  403b78:	mov	w8, #0x70                  	// #112
  403b7c:	madd	x8, x24, x8, x23
  403b80:	ldr	x8, [x8, #16]
  403b84:	mov	x19, x0
  403b88:	mov	x0, x8
  403b8c:	bl	4048f4 <ferror@plt+0x1054>
  403b90:	ldr	x2, [x27]
  403b94:	mov	x1, x0
  403b98:	mov	x0, x19
  403b9c:	bl	4037a0 <printf@plt>
  403ba0:	b	403ca4 <ferror@plt+0x404>
  403ba4:	bl	4031c0 <malloc@plt>
  403ba8:	str	x0, [x29, #24]
  403bac:	str	x0, [x26]
  403bb0:	cbz	x0, 403c64 <ferror@plt+0x3c4>
  403bb4:	add	x2, x29, #0x18
  403bb8:	mov	x0, x20
  403bbc:	mov	x1, x19
  403bc0:	bl	403320 <bfd_get_full_section_contents@plt>
  403bc4:	cbz	w0, 403c64 <ferror@plt+0x3c4>
  403bc8:	ldr	x8, [x26]
  403bcc:	ldr	x9, [x27]
  403bd0:	strb	wzr, [x8, x9]
  403bd4:	ldrb	w8, [x20, #72]
  403bd8:	mov	w9, #0x42                  	// #66
  403bdc:	tst	w8, w9
  403be0:	b.eq	403bec <ferror@plt+0x34c>  // b.none
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	b	403ca8 <ferror@plt+0x408>
  403bec:	mov	w8, #0x70                  	// #112
  403bf0:	madd	x8, x24, x8, x23
  403bf4:	ldr	w8, [x8, #104]
  403bf8:	cbz	w8, 403be4 <ferror@plt+0x344>
  403bfc:	ldr	x1, [x26]
  403c00:	mov	x0, x19
  403c04:	bl	403490 <bfd_cache_section_contents@plt>
  403c08:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403c0c:	ldr	x2, [x26]
  403c10:	ldr	x3, [x8, #1072]
  403c14:	mov	x0, x20
  403c18:	mov	x1, x19
  403c1c:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  403c20:	cbz	x0, 403c64 <ferror@plt+0x3c4>
  403c24:	mov	x0, x20
  403c28:	mov	x1, x19
  403c2c:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  403c30:	cmp	x0, #0x1
  403c34:	b.lt	403be4 <ferror@plt+0x344>  // b.tstop
  403c38:	bl	403290 <xmalloc@plt>
  403c3c:	mov	x21, x0
  403c40:	mov	x0, x20
  403c44:	mov	x1, x19
  403c48:	mov	x2, x21
  403c4c:	mov	x3, xzr
  403c50:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  403c54:	cbz	x0, 403cc4 <ferror@plt+0x424>
  403c58:	str	x21, [x22]
  403c5c:	str	x0, [x25]
  403c60:	b	403be4 <ferror@plt+0x344>
  403c64:	mov	w0, w21
  403c68:	bl	403cd0 <ferror@plt+0x430>
  403c6c:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403c70:	add	x1, x1, #0xa85
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	mov	x0, xzr
  403c7c:	bl	403700 <dcgettext@plt>
  403c80:	mov	w8, #0x70                  	// #112
  403c84:	madd	x8, x24, x8, x23
  403c88:	ldr	x8, [x8, #16]
  403c8c:	mov	x19, x0
  403c90:	mov	x0, x8
  403c94:	bl	4048f4 <ferror@plt+0x1054>
  403c98:	mov	x1, x0
  403c9c:	mov	x0, x19
  403ca0:	bl	4037a0 <printf@plt>
  403ca4:	mov	w0, wzr
  403ca8:	ldp	x20, x19, [sp, #80]
  403cac:	ldp	x22, x21, [sp, #64]
  403cb0:	ldp	x24, x23, [sp, #48]
  403cb4:	ldp	x26, x25, [sp, #32]
  403cb8:	ldr	x27, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #96
  403cc0:	ret
  403cc4:	mov	x0, x21
  403cc8:	bl	403510 <free@plt>
  403ccc:	b	403be4 <ferror@plt+0x344>
  403cd0:	stp	x29, x30, [sp, #-32]!
  403cd4:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  403cd8:	add	x9, x9, #0xbf8
  403cdc:	mov	w10, #0x70                  	// #112
  403ce0:	str	x19, [sp, #16]
  403ce4:	umaddl	x19, w0, w10, x9
  403ce8:	mov	w8, w0
  403cec:	ldr	x0, [x19, #32]!
  403cf0:	mov	x29, sp
  403cf4:	cbz	x0, 403d40 <ferror@plt+0x4a0>
  403cf8:	mov	w8, w8
  403cfc:	mov	w10, #0x70                  	// #112
  403d00:	madd	x8, x8, x10, x9
  403d04:	ldr	x8, [x8, #80]
  403d08:	cbz	x8, 403d34 <ferror@plt+0x494>
  403d0c:	ldr	x9, [x8, #176]
  403d10:	cmp	x0, x9
  403d14:	b.ne	403d34 <ferror@plt+0x494>  // b.any
  403d18:	adrp	x9, 434000 <warn@@Base+0x2c6c>
  403d1c:	ldr	d0, [x8, #32]
  403d20:	ldr	d1, [x9, #1784]
  403d24:	str	xzr, [x8, #176]
  403d28:	and	v0.8b, v0.8b, v1.8b
  403d2c:	str	d0, [x8, #32]
  403d30:	ldr	x0, [x19]
  403d34:	bl	403510 <free@plt>
  403d38:	stp	xzr, xzr, [x19]
  403d3c:	str	xzr, [x19, #16]
  403d40:	ldr	x19, [sp, #16]
  403d44:	ldp	x29, x30, [sp], #32
  403d48:	ret
  403d4c:	b	403680 <bfd_close@plt>
  403d50:	stp	x29, x30, [sp, #-32]!
  403d54:	mov	x1, xzr
  403d58:	str	x19, [sp, #16]
  403d5c:	mov	x29, sp
  403d60:	bl	403120 <bfd_openr@plt>
  403d64:	cbz	x0, 403d7c <ferror@plt+0x4dc>
  403d68:	mov	w1, #0x1                   	// #1
  403d6c:	mov	x19, x0
  403d70:	bl	403740 <bfd_check_format@plt>
  403d74:	cmp	w0, #0x0
  403d78:	csel	x0, xzr, x19, eq  // eq = none
  403d7c:	ldr	x19, [sp, #16]
  403d80:	ldp	x29, x30, [sp], #32
  403d84:	ret
  403d88:	sub	sp, sp, #0x70
  403d8c:	stp	x20, x19, [sp, #96]
  403d90:	adrp	x20, 436000 <warn@@Base+0x4c6c>
  403d94:	stp	x29, x30, [sp, #16]
  403d98:	add	x29, sp, #0x10
  403d9c:	add	x20, x20, #0x850
  403da0:	mov	x19, x1
  403da4:	str	w0, [x29, #28]
  403da8:	str	x1, [sp, #8]
  403dac:	mov	w0, #0x5                   	// #5
  403db0:	mov	x1, x20
  403db4:	str	x27, [sp, #32]
  403db8:	stp	x26, x25, [sp, #48]
  403dbc:	stp	x24, x23, [sp, #64]
  403dc0:	stp	x22, x21, [sp, #80]
  403dc4:	bl	403890 <setlocale@plt>
  403dc8:	mov	w0, wzr
  403dcc:	mov	x1, x20
  403dd0:	bl	403890 <setlocale@plt>
  403dd4:	adrp	x20, 434000 <warn@@Base+0x2c6c>
  403dd8:	add	x20, x20, #0x850
  403ddc:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403de0:	add	x1, x1, #0x859
  403de4:	mov	x0, x20
  403de8:	bl	403220 <bindtextdomain@plt>
  403dec:	mov	x0, x20
  403df0:	bl	403480 <textdomain@plt>
  403df4:	ldr	x0, [x19]
  403df8:	adrp	x19, 45b000 <_bfd_std_section+0x3110>
  403dfc:	str	x0, [x19, #688]
  403e00:	bl	4032b0 <xmalloc_set_program_name@plt>
  403e04:	ldr	x0, [x19, #688]
  403e08:	bl	4035c0 <bfd_set_error_program_name@plt>
  403e0c:	add	x0, x29, #0x1c
  403e10:	add	x1, sp, #0x8
  403e14:	bl	4326b8 <warn@@Base+0x1324>
  403e18:	bl	403310 <bfd_init@plt>
  403e1c:	cmp	w0, #0x118
  403e20:	b.ne	404750 <ferror@plt+0xeb0>  // b.any
  403e24:	bl	4306bc <ferror@plt+0x2ce1c>
  403e28:	adrp	x20, 434000 <warn@@Base+0x2c6c>
  403e2c:	adrp	x21, 456000 <memcpy@GLIBC_2.17>
  403e30:	adrp	x24, 434000 <warn@@Base+0x2c6c>
  403e34:	mov	w25, wzr
  403e38:	mov	x19, xzr
  403e3c:	add	x20, x20, #0x88c
  403e40:	add	x21, x21, #0x4b0
  403e44:	add	x24, x24, #0x708
  403e48:	adrp	x27, 458000 <_bfd_std_section+0x110>
  403e4c:	ldr	w0, [x29, #28]
  403e50:	ldr	x1, [sp, #8]
  403e54:	mov	x2, x20
  403e58:	mov	x3, x21
  403e5c:	mov	x4, xzr
  403e60:	bl	4034a0 <getopt_long@plt>
  403e64:	sub	w8, w0, #0x43
  403e68:	cmp	w8, #0x64
  403e6c:	b.hi	403e90 <ferror@plt+0x5f0>  // b.pmore
  403e70:	adr	x9, 403e80 <ferror@plt+0x5e0>
  403e74:	ldrh	w10, [x24, x8, lsl #1]
  403e78:	add	x9, x9, x10, lsl #2
  403e7c:	br	x9
  403e80:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403e84:	mov	w25, #0x1                   	// #1
  403e88:	strb	w25, [x8, #1068]
  403e8c:	b	403e4c <ferror@plt+0x5ac>
  403e90:	cmn	w0, #0x1
  403e94:	b.eq	404534 <ferror@plt+0xc94>  // b.none
  403e98:	cbz	w0, 403e4c <ferror@plt+0x5ac>
  403e9c:	b	404718 <ferror@plt+0xe78>
  403ea0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403ea4:	ldr	x0, [x8, #3800]
  403ea8:	bl	4031a0 <atoi@plt>
  403eac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403eb0:	str	w0, [x8, #912]
  403eb4:	tbz	w0, #31, 403e4c <ferror@plt+0x5ac>
  403eb8:	b	4046a4 <ferror@plt+0xe04>
  403ebc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403ec0:	ldr	x22, [x8, #3800]
  403ec4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403ec8:	mov	x0, x22
  403ecc:	str	x22, [x8, #896]
  403ed0:	bl	402fd0 <strlen@plt>
  403ed4:	sub	x8, x22, #0x1
  403ed8:	ldrb	w10, [x8, x0]
  403edc:	sub	x9, x0, #0x1
  403ee0:	mov	x0, x9
  403ee4:	cmp	w10, #0x2f
  403ee8:	b.eq	403ed8 <ferror@plt+0x638>  // b.none
  403eec:	add	x8, x9, #0x1
  403ef0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  403ef4:	str	x8, [x9, #904]
  403ef8:	b	403e4c <ferror@plt+0x5ac>
  403efc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403f00:	ldr	x0, [x8, #3800]
  403f04:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403f08:	mov	w25, #0x1                   	// #1
  403f0c:	strb	w25, [x8, #1032]
  403f10:	bl	4032c0 <xstrdup@plt>
  403f14:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403f18:	str	x0, [x8, #1040]
  403f1c:	b	403e4c <ferror@plt+0x5ac>
  403f20:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403f24:	ldr	x0, [x8, #3800]
  403f28:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403f2c:	add	x1, x1, #0x92e
  403f30:	bl	430d78 <ferror@plt+0x2d4d8>
  403f34:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  403f38:	ldr	x8, [x8, #3032]
  403f3c:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  403f40:	str	x0, [x9, #3040]
  403f44:	cmn	x8, #0x1
  403f48:	b.eq	403e4c <ferror@plt+0x5ac>  // b.none
  403f4c:	cmp	x0, x8
  403f50:	b.hi	403e4c <ferror@plt+0x5ac>  // b.pmore
  403f54:	b	4046b0 <ferror@plt+0xe10>
  403f58:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403f5c:	ldr	x0, [x8, #3800]
  403f60:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  403f64:	add	x1, x1, #0x8e4
  403f68:	bl	430d78 <ferror@plt+0x2d4d8>
  403f6c:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  403f70:	ldr	x8, [x8, #3040]
  403f74:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  403f78:	str	x0, [x9, #3032]
  403f7c:	cmn	x8, #0x1
  403f80:	b.eq	403e4c <ferror@plt+0x5ac>  // b.none
  403f84:	cmp	x8, x0
  403f88:	b.hi	403e4c <ferror@plt+0x5ac>  // b.pmore
  403f8c:	b	4046bc <ferror@plt+0xe1c>
  403f90:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  403f94:	ldr	w9, [x8, #3024]
  403f98:	orr	w9, w9, #0x40000
  403f9c:	str	w9, [x8, #3024]
  403fa0:	b	403e4c <ferror@plt+0x5ac>
  403fa4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403fa8:	ldr	x0, [x8, #3800]
  403fac:	bl	4032c0 <xstrdup@plt>
  403fb0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403fb4:	str	x0, [x8, #1048]
  403fb8:	b	403e4c <ferror@plt+0x5ac>
  403fbc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  403fc0:	mov	w25, #0x1                   	// #1
  403fc4:	strb	w25, [x8, #948]
  403fc8:	b	403e4c <ferror@plt+0x5ac>
  403fcc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403fd0:	ldr	x19, [x8, #3800]
  403fd4:	b	403e4c <ferror@plt+0x5ac>
  403fd8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403fdc:	ldr	x8, [x8, #3800]
  403fe0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  403fe4:	str	x8, [x9, #856]
  403fe8:	b	403e4c <ferror@plt+0x5ac>
  403fec:	adrp	x8, 457000 <_sch_istable+0x1c50>
  403ff0:	ldr	x0, [x8, #3800]
  403ff4:	mov	x1, sp
  403ff8:	mov	w2, wzr
  403ffc:	bl	402fc0 <strtoul@plt>
  404000:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  404004:	str	w0, [x8, #3056]
  404008:	b	403e4c <ferror@plt+0x5ac>
  40400c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404010:	ldr	x0, [x8, #3800]
  404014:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404018:	mov	w9, #0x1                   	// #1
  40401c:	strb	w9, [x8, #1024]
  404020:	cbz	x0, 4044e8 <ferror@plt+0xc48>
  404024:	bl	40d0d0 <ferror@plt+0x9830>
  404028:	mov	w25, #0x1                   	// #1
  40402c:	b	403e4c <ferror@plt+0x5ac>
  404030:	adrp	x9, 457000 <_sch_istable+0x1c50>
  404034:	ldr	x22, [x9, #3800]
  404038:	adrp	x23, 458000 <_bfd_std_section+0x110>
  40403c:	mov	w8, #0x1                   	// #1
  404040:	adrp	x26, 458000 <_bfd_std_section+0x110>
  404044:	strb	w8, [x23, #924]
  404048:	strb	wzr, [x26, #928]
  40404c:	strb	wzr, [x27, #932]
  404050:	cbz	x22, 403e4c <ferror@plt+0x5ac>
  404054:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404058:	add	x1, x1, #0x9d3
  40405c:	mov	x0, x22
  404060:	bl	4034b0 <strcmp@plt>
  404064:	cbz	w0, 404510 <ferror@plt+0xc70>
  404068:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  40406c:	add	x1, x1, #0x9ca
  404070:	mov	x0, x22
  404074:	bl	4034b0 <strcmp@plt>
  404078:	cbz	w0, 40451c <ferror@plt+0xc7c>
  40407c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  404080:	add	x1, x1, #0x5b3
  404084:	mov	x0, x22
  404088:	bl	4034b0 <strcmp@plt>
  40408c:	cbz	w0, 40452c <ferror@plt+0xc8c>
  404090:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404094:	add	x1, x1, #0x9d9
  404098:	mov	w2, #0x5                   	// #5
  40409c:	mov	x0, xzr
  4040a0:	bl	403700 <dcgettext@plt>
  4040a4:	bl	430268 <ferror@plt+0x2c9c8>
  4040a8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4040ac:	mov	w9, #0x1                   	// #1
  4040b0:	str	w9, [x8, #936]
  4040b4:	b	403e4c <ferror@plt+0x5ac>
  4040b8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4040bc:	mov	w25, #0x1                   	// #1
  4040c0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4040c4:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4040c8:	strb	w25, [x8, #1016]
  4040cc:	strb	w25, [x9, #1020]
  4040d0:	strb	w25, [x10, #880]
  4040d4:	b	403e4c <ferror@plt+0x5ac>
  4040d8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4040dc:	mov	w25, #0x1                   	// #1
  4040e0:	strb	w25, [x8, #972]
  4040e4:	b	403e4c <ferror@plt+0x5ac>
  4040e8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4040ec:	mov	w25, #0x1                   	// #1
  4040f0:	strb	w25, [x8, #944]
  4040f4:	b	403e4c <ferror@plt+0x5ac>
  4040f8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4040fc:	mov	w9, #0x1                   	// #1
  404100:	strb	w9, [x8, #992]
  404104:	b	403e4c <ferror@plt+0x5ac>
  404108:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40410c:	ldr	x22, [x8, #3800]
  404110:	ldrb	w8, [x22]
  404114:	cbz	w8, 403e4c <ferror@plt+0x5ac>
  404118:	adrp	x23, 458000 <_bfd_std_section+0x110>
  40411c:	ldrsw	x8, [x23, #1104]
  404120:	adrp	x26, 458000 <_bfd_std_section+0x110>
  404124:	ldr	x0, [x26, #1112]
  404128:	add	x8, x8, #0x1
  40412c:	lsl	x1, x8, #3
  404130:	str	w8, [x23, #1104]
  404134:	bl	4031e0 <xrealloc@plt>
  404138:	ldrsw	x8, [x23, #1104]
  40413c:	str	x0, [x26, #1112]
  404140:	add	x8, x0, x8, lsl #3
  404144:	stur	x22, [x8, #-8]
  404148:	b	403e4c <ferror@plt+0x5ac>
  40414c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404150:	mov	w25, #0x1                   	// #1
  404154:	strb	w25, [x8, #940]
  404158:	b	403e4c <ferror@plt+0x5ac>
  40415c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404160:	mov	w25, #0x1                   	// #1
  404164:	strb	w25, [x8, #1056]
  404168:	b	403e4c <ferror@plt+0x5ac>
  40416c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404170:	mov	w25, #0x1                   	// #1
  404174:	adrp	x9, 458000 <_bfd_std_section+0x110>
  404178:	strb	w25, [x8, #980]
  40417c:	strb	w25, [x9, #1000]
  404180:	b	403e4c <ferror@plt+0x5ac>
  404184:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404188:	mov	w9, #0x1                   	// #1
  40418c:	str	w9, [x8, #1280]
  404190:	b	403e4c <ferror@plt+0x5ac>
  404194:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404198:	mov	w25, #0x1                   	// #1
  40419c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4041a0:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4041a4:	adrp	x11, 458000 <_bfd_std_section+0x110>
  4041a8:	adrp	x12, 458000 <_bfd_std_section+0x110>
  4041ac:	adrp	x13, 458000 <_bfd_std_section+0x110>
  4041b0:	strb	w25, [x8, #948]
  4041b4:	strb	w25, [x9, #960]
  4041b8:	strb	w25, [x10, #964]
  4041bc:	strb	w25, [x11, #940]
  4041c0:	strb	w25, [x12, #968]
  4041c4:	strb	w25, [x13, #972]
  4041c8:	b	403e4c <ferror@plt+0x5ac>
  4041cc:	adrp	x26, 457000 <_sch_istable+0x1c50>
  4041d0:	ldr	x22, [x26, #3800]
  4041d4:	mov	x0, x22
  4041d8:	bl	402fd0 <strlen@plt>
  4041dc:	mov	x23, x0
  4041e0:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4041e4:	add	x1, x1, #0xa1e
  4041e8:	mov	x0, x22
  4041ec:	mov	x2, x23
  4041f0:	bl	403210 <strncmp@plt>
  4041f4:	cbz	w0, 4044dc <ferror@plt+0xc3c>
  4041f8:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4041fc:	add	x1, x1, #0xa22
  404200:	mov	x0, x22
  404204:	mov	x2, x23
  404208:	bl	403210 <strncmp@plt>
  40420c:	cbz	w0, 4042d8 <ferror@plt+0xa38>
  404210:	b	4046c8 <ferror@plt+0xe28>
  404214:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404218:	mov	w25, #0x1                   	// #1
  40421c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  404220:	strb	w25, [x8, #980]
  404224:	strb	w25, [x9, #996]
  404228:	b	403e4c <ferror@plt+0x5ac>
  40422c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404230:	mov	w9, #0x1                   	// #1
  404234:	strb	w9, [x8, #872]
  404238:	b	403e4c <ferror@plt+0x5ac>
  40423c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404240:	mov	w25, #0x1                   	// #1
  404244:	strb	w25, [x8, #1064]
  404248:	b	403e4c <ferror@plt+0x5ac>
  40424c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404250:	adrp	x23, 458000 <_bfd_std_section+0x110>
  404254:	ldr	x26, [x23, #1096]
  404258:	ldr	x22, [x8, #3800]
  40425c:	cbz	x26, 404278 <ferror@plt+0x9d8>
  404260:	ldr	x0, [x26]
  404264:	mov	x1, x22
  404268:	bl	4034b0 <strcmp@plt>
  40426c:	cbz	w0, 403e4c <ferror@plt+0x5ac>
  404270:	ldr	x26, [x26, #16]
  404274:	cbnz	x26, 404260 <ferror@plt+0x9c0>
  404278:	mov	w0, #0x18                  	// #24
  40427c:	bl	403290 <xmalloc@plt>
  404280:	ldr	x8, [x23, #1096]
  404284:	str	x22, [x0]
  404288:	str	wzr, [x0, #8]
  40428c:	str	x0, [x23, #1096]
  404290:	str	x8, [x0, #16]
  404294:	b	403e4c <ferror@plt+0x5ac>
  404298:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40429c:	mov	w25, #0x1                   	// #1
  4042a0:	strb	w25, [x8, #968]
  4042a4:	b	403e4c <ferror@plt+0x5ac>
  4042a8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4042ac:	ldr	x22, [x8, #3800]
  4042b0:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4042b4:	add	x1, x1, #0xa05
  4042b8:	mov	x0, x22
  4042bc:	bl	4034b0 <strcmp@plt>
  4042c0:	cbz	w0, 4044dc <ferror@plt+0xc3c>
  4042c4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4042c8:	add	x1, x1, #0x2e9
  4042cc:	mov	x0, x22
  4042d0:	bl	4034b0 <strcmp@plt>
  4042d4:	cbnz	w0, 404700 <ferror@plt+0xe60>
  4042d8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  4042dc:	mov	w9, #0x1                   	// #1
  4042e0:	str	w9, [x8, #3048]
  4042e4:	b	403e4c <ferror@plt+0x5ac>
  4042e8:	adrp	x22, 457000 <_sch_istable+0x1c50>
  4042ec:	ldr	x0, [x22, #3800]
  4042f0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4042f4:	mov	w9, #0x1                   	// #1
  4042f8:	strb	w9, [x8, #880]
  4042fc:	cbz	x0, 403e4c <ferror@plt+0x5ac>
  404300:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  404304:	cbz	w0, 404728 <ferror@plt+0xe88>
  404308:	bl	4030d0 <cplus_demangle_set_style@plt>
  40430c:	b	403e4c <ferror@plt+0x5ac>
  404310:	adrp	x22, 458000 <_bfd_std_section+0x110>
  404314:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404318:	ldr	x0, [x22, #864]
  40431c:	ldr	x2, [x8, #3800]
  404320:	cbz	x0, 404338 <ferror@plt+0xa98>
  404324:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404328:	add	x1, x1, #0x8b7
  40432c:	mov	x3, xzr
  404330:	bl	403200 <concat@plt>
  404334:	mov	x2, x0
  404338:	mov	x0, x2
  40433c:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  404340:	str	x0, [x22, #864]
  404344:	b	403e4c <ferror@plt+0x5ac>
  404348:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40434c:	mov	w25, #0x1                   	// #1
  404350:	strb	w25, [x8, #1016]
  404354:	b	403e4c <ferror@plt+0x5ac>
  404358:	adrp	x9, 457000 <_sch_istable+0x1c50>
  40435c:	ldr	x9, [x9, #3800]
  404360:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404364:	mov	w25, #0x1                   	// #1
  404368:	strb	w25, [x8, #980]
  40436c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404370:	str	x9, [x8, #984]
  404374:	b	403e4c <ferror@plt+0x5ac>
  404378:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40437c:	mov	w9, #0x1                   	// #1
  404380:	strb	w9, [x8, #920]
  404384:	b	403e4c <ferror@plt+0x5ac>
  404388:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40438c:	mov	w9, #0x1                   	// #1
  404390:	strb	w9, [x8, #876]
  404394:	b	403e4c <ferror@plt+0x5ac>
  404398:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40439c:	ldr	x8, [x8, #3800]
  4043a0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4043a4:	mov	w25, #0x1                   	// #1
  4043a8:	str	x8, [x9, #952]
  4043ac:	b	403e4c <ferror@plt+0x5ac>
  4043b0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4043b4:	mov	w25, #0x1                   	// #1
  4043b8:	strb	w25, [x8, #960]
  4043bc:	b	403e4c <ferror@plt+0x5ac>
  4043c0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4043c4:	ldr	x0, [x8, #3800]
  4043c8:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4043cc:	add	x1, x1, #0x8d7
  4043d0:	bl	430d78 <ferror@plt+0x2d4d8>
  4043d4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4043d8:	str	x0, [x8, #888]
  4043dc:	b	403e4c <ferror@plt+0x5ac>
  4043e0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4043e4:	ldr	x0, [x8, #3800]
  4043e8:	mov	x1, sp
  4043ec:	mov	w2, wzr
  4043f0:	bl	402fc0 <strtoul@plt>
  4043f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4043f8:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4043fc:	mov	w10, #0x1                   	// #1
  404400:	str	x0, [x8, #680]
  404404:	strb	w10, [x9, #1028]
  404408:	b	403e4c <ferror@plt+0x5ac>
  40440c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404410:	mov	w25, #0x1                   	// #1
  404414:	strb	w25, [x8, #976]
  404418:	b	403e4c <ferror@plt+0x5ac>
  40441c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404420:	mov	w9, #0x1                   	// #1
  404424:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  404428:	strb	w9, [x8, #884]
  40442c:	str	w9, [x10, #632]
  404430:	b	403e4c <ferror@plt+0x5ac>
  404434:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404438:	mov	w25, #0x1                   	// #1
  40443c:	strb	w25, [x8, #964]
  404440:	b	403e4c <ferror@plt+0x5ac>
  404444:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404448:	ldr	x0, [x8, #3800]
  40444c:	mov	x1, xzr
  404450:	mov	w2, wzr
  404454:	bl	402fc0 <strtoul@plt>
  404458:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40445c:	cmp	w0, #0x0
  404460:	str	w0, [x8, #916]
  404464:	b.gt	403e4c <ferror@plt+0x5ac>
  404468:	b	404744 <ferror@plt+0xea4>
  40446c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404470:	mov	w25, #0x1                   	// #1
  404474:	strb	w25, [x8, #1060]
  404478:	b	403e4c <ferror@plt+0x5ac>
  40447c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404480:	ldr	x0, [x8, #3800]
  404484:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404488:	mov	w9, #0x1                   	// #1
  40448c:	strb	w9, [x8, #1024]
  404490:	cbz	x0, 4044e8 <ferror@plt+0xc48>
  404494:	bl	40cfbc <ferror@plt+0x971c>
  404498:	mov	w25, #0x1                   	// #1
  40449c:	b	403e4c <ferror@plt+0x5ac>
  4044a0:	adrp	x9, 457000 <_sch_istable+0x1c50>
  4044a4:	ldr	x0, [x9, #3800]
  4044a8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4044ac:	mov	w9, #0x1                   	// #1
  4044b0:	strb	w9, [x8, #980]
  4044b4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4044b8:	strb	w9, [x8, #1000]
  4044bc:	cbz	x0, 4044f4 <ferror@plt+0xc54>
  4044c0:	bl	4048f4 <ferror@plt+0x1054>
  4044c4:	b	4044fc <ferror@plt+0xc5c>
  4044c8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  4044cc:	ldr	w9, [x8, #3024]
  4044d0:	and	w9, w9, #0xfffbffff
  4044d4:	str	w9, [x8, #3024]
  4044d8:	b	403e4c <ferror@plt+0x5ac>
  4044dc:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  4044e0:	str	wzr, [x8, #3048]
  4044e4:	b	403e4c <ferror@plt+0x5ac>
  4044e8:	bl	40d278 <ferror@plt+0x99d8>
  4044ec:	mov	w25, #0x1                   	// #1
  4044f0:	b	403e4c <ferror@plt+0x5ac>
  4044f4:	adrp	x0, 434000 <warn@@Base+0x2c6c>
  4044f8:	add	x0, x0, #0xa49
  4044fc:	bl	4032c0 <xstrdup@plt>
  404500:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404504:	str	x0, [x8, #1008]
  404508:	mov	w25, #0x1                   	// #1
  40450c:	b	403e4c <ferror@plt+0x5ac>
  404510:	mov	w8, #0x1                   	// #1
  404514:	strb	w8, [x26, #928]
  404518:	b	403e4c <ferror@plt+0x5ac>
  40451c:	mov	w8, #0x1                   	// #1
  404520:	strb	w8, [x26, #928]
  404524:	strb	w8, [x27, #932]
  404528:	b	403e4c <ferror@plt+0x5ac>
  40452c:	strb	wzr, [x23, #924]
  404530:	b	403e4c <ferror@plt+0x5ac>
  404534:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404538:	ldrb	w8, [x8, #1068]
  40453c:	cmp	w8, #0x1
  404540:	b.ne	404550 <ferror@plt+0xcb0>  // b.any
  404544:	adrp	x0, 434000 <warn@@Base+0x2c6c>
  404548:	add	x0, x0, #0xa4c
  40454c:	bl	431144 <ferror@plt+0x2d8a4>
  404550:	cbz	w25, 404768 <ferror@plt+0xec8>
  404554:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404558:	ldrb	w8, [x8, #944]
  40455c:	cmp	w8, #0x1
  404560:	b.ne	404574 <ferror@plt+0xcd4>  // b.any
  404564:	bl	430910 <ferror@plt+0x2d070>
  404568:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40456c:	str	w0, [x8, #936]
  404570:	b	4045d8 <ferror@plt+0xd38>
  404574:	adrp	x20, 457000 <_sch_istable+0x1c50>
  404578:	ldr	w8, [x20, #3808]
  40457c:	ldr	w9, [x29, #28]
  404580:	cmp	w8, w9
  404584:	b.ne	4045a0 <ferror@plt+0xd00>  // b.any
  404588:	adrp	x0, 434000 <warn@@Base+0x2c6c>
  40458c:	add	x0, x0, #0xa54
  404590:	mov	w2, #0x1                   	// #1
  404594:	mov	x1, x19
  404598:	bl	4049fc <ferror@plt+0x115c>
  40459c:	b	4045d8 <ferror@plt+0xd38>
  4045a0:	b.ge	4045d8 <ferror@plt+0xd38>  // b.tcont
  4045a4:	ldr	x10, [sp, #8]
  4045a8:	sub	w9, w9, #0x1
  4045ac:	cmp	w8, w9
  4045b0:	cset	w2, eq  // eq = none
  4045b4:	ldr	x0, [x10, w8, sxtw #3]
  4045b8:	mov	x1, x19
  4045bc:	bl	4049fc <ferror@plt+0x115c>
  4045c0:	ldr	w8, [x20, #3808]
  4045c4:	ldr	w9, [x29, #28]
  4045c8:	add	w8, w8, #0x1
  4045cc:	cmp	w8, w9
  4045d0:	str	w8, [x20, #3808]
  4045d4:	b.lt	4045a4 <ferror@plt+0xd04>  // b.tstop
  4045d8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4045dc:	ldr	x19, [x8, #1096]
  4045e0:	cbz	x19, 404648 <ferror@plt+0xda8>
  4045e4:	mov	x8, x19
  4045e8:	ldr	w9, [x8, #8]
  4045ec:	cbnz	w9, 404600 <ferror@plt+0xd60>
  4045f0:	ldr	x8, [x8, #16]
  4045f4:	cbnz	x8, 4045e8 <ferror@plt+0xd48>
  4045f8:	mov	w21, #0x1                   	// #1
  4045fc:	b	404604 <ferror@plt+0xd64>
  404600:	mov	w21, wzr
  404604:	adrp	x20, 436000 <warn@@Base+0x4c6c>
  404608:	add	x20, x20, #0x8ae
  40460c:	adrp	x22, 458000 <_bfd_std_section+0x110>
  404610:	mov	w23, #0x1                   	// #1
  404614:	cbz	w21, 404634 <ferror@plt+0xd94>
  404618:	mov	w2, #0x5                   	// #5
  40461c:	mov	x0, xzr
  404620:	mov	x1, x20
  404624:	bl	403700 <dcgettext@plt>
  404628:	ldr	x1, [x19]
  40462c:	bl	430648 <ferror@plt+0x2cda8>
  404630:	str	w23, [x22, #936]
  404634:	ldr	x24, [x19, #16]
  404638:	mov	x0, x19
  40463c:	bl	403510 <free@plt>
  404640:	mov	x19, x24
  404644:	cbnz	x24, 404614 <ferror@plt+0xd74>
  404648:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40464c:	ldr	x0, [x8, #1040]
  404650:	bl	403510 <free@plt>
  404654:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404658:	ldr	x0, [x8, #1048]
  40465c:	bl	403510 <free@plt>
  404660:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404664:	ldr	x0, [x8, #1008]
  404668:	bl	403510 <free@plt>
  40466c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404670:	ldr	w0, [x8, #936]
  404674:	ldp	x20, x19, [sp, #96]
  404678:	ldp	x22, x21, [sp, #80]
  40467c:	ldp	x24, x23, [sp, #64]
  404680:	ldp	x26, x25, [sp, #48]
  404684:	ldr	x27, [sp, #32]
  404688:	ldp	x29, x30, [sp, #16]
  40468c:	add	sp, sp, #0x70
  404690:	ret
  404694:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404698:	ldr	x0, [x8, #3816]
  40469c:	mov	w1, wzr
  4046a0:	bl	404798 <ferror@plt+0xef8>
  4046a4:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4046a8:	add	x1, x1, #0x977
  4046ac:	b	404758 <ferror@plt+0xeb8>
  4046b0:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4046b4:	add	x1, x1, #0x93d
  4046b8:	b	404758 <ferror@plt+0xeb8>
  4046bc:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4046c0:	add	x1, x1, #0x8f4
  4046c4:	b	404758 <ferror@plt+0xeb8>
  4046c8:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4046cc:	add	x1, x1, #0xa29
  4046d0:	mov	w2, #0x5                   	// #5
  4046d4:	mov	x0, xzr
  4046d8:	bl	403700 <dcgettext@plt>
  4046dc:	ldr	x1, [x26, #3800]
  4046e0:	bl	430648 <ferror@plt+0x2cda8>
  4046e4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4046e8:	ldr	x0, [x8, #3792]
  4046ec:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4046f0:	mov	w9, #0x1                   	// #1
  4046f4:	mov	w1, #0x1                   	// #1
  4046f8:	str	w9, [x8, #936]
  4046fc:	bl	404798 <ferror@plt+0xef8>
  404700:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404704:	add	x1, x1, #0xa07
  404708:	mov	w2, #0x5                   	// #5
  40470c:	mov	x0, xzr
  404710:	bl	403700 <dcgettext@plt>
  404714:	bl	404778 <ferror@plt+0xed8>
  404718:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40471c:	ldr	x0, [x8, #3792]
  404720:	mov	w1, #0x1                   	// #1
  404724:	bl	404798 <ferror@plt+0xef8>
  404728:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  40472c:	add	x1, x1, #0x8b9
  404730:	mov	w2, #0x5                   	// #5
  404734:	mov	x0, xzr
  404738:	bl	403700 <dcgettext@plt>
  40473c:	ldr	x1, [x22, #3800]
  404740:	bl	4305dc <ferror@plt+0x2cd3c>
  404744:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404748:	add	x1, x1, #0x9a0
  40474c:	b	404758 <ferror@plt+0xeb8>
  404750:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  404754:	add	x1, x1, #0x86b
  404758:	mov	w2, #0x5                   	// #5
  40475c:	mov	x0, xzr
  404760:	bl	403700 <dcgettext@plt>
  404764:	bl	4305dc <ferror@plt+0x2cd3c>
  404768:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40476c:	ldr	x0, [x8, #3792]
  404770:	mov	w1, #0x2                   	// #2
  404774:	bl	404798 <ferror@plt+0xef8>
  404778:	stp	x29, x30, [sp, #-16]!
  40477c:	mov	x29, sp
  404780:	bl	430268 <ferror@plt+0x2c9c8>
  404784:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404788:	mov	w9, #0x1                   	// #1
  40478c:	str	w9, [x8, #936]
  404790:	ldp	x29, x30, [sp], #16
  404794:	ret
  404798:	stp	x29, x30, [sp, #-48]!
  40479c:	stp	x20, x19, [sp, #32]
  4047a0:	mov	w19, w1
  4047a4:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4047a8:	mov	x20, x0
  4047ac:	add	x1, x1, #0xcad
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	mov	x0, xzr
  4047b8:	str	x21, [sp, #16]
  4047bc:	mov	x29, sp
  4047c0:	bl	403700 <dcgettext@plt>
  4047c4:	adrp	x21, 45b000 <_bfd_std_section+0x3110>
  4047c8:	ldr	x2, [x21, #688]
  4047cc:	mov	x1, x0
  4047d0:	mov	x0, x20
  4047d4:	bl	403880 <fprintf@plt>
  4047d8:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4047dc:	add	x1, x1, #0xcce
  4047e0:	mov	w2, #0x5                   	// #5
  4047e4:	mov	x0, xzr
  4047e8:	bl	403700 <dcgettext@plt>
  4047ec:	mov	x1, x0
  4047f0:	mov	x0, x20
  4047f4:	bl	403880 <fprintf@plt>
  4047f8:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4047fc:	add	x1, x1, #0xcfb
  404800:	mov	w2, #0x5                   	// #5
  404804:	mov	x0, xzr
  404808:	bl	403700 <dcgettext@plt>
  40480c:	mov	x1, x0
  404810:	mov	x0, x20
  404814:	bl	403880 <fprintf@plt>
  404818:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  40481c:	add	x1, x1, #0xd33
  404820:	mov	w2, #0x5                   	// #5
  404824:	mov	x0, xzr
  404828:	bl	403700 <dcgettext@plt>
  40482c:	mov	x1, x0
  404830:	mov	x0, x20
  404834:	bl	403880 <fprintf@plt>
  404838:	cmp	w19, #0x2
  40483c:	b.eq	4048ec <ferror@plt+0x104c>  // b.none
  404840:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  404844:	add	x1, x1, #0x4f9
  404848:	mov	w2, #0x5                   	// #5
  40484c:	mov	x0, xzr
  404850:	bl	403700 <dcgettext@plt>
  404854:	mov	x1, x0
  404858:	mov	x0, x20
  40485c:	bl	403880 <fprintf@plt>
  404860:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  404864:	add	x1, x1, #0x521
  404868:	mov	w2, #0x5                   	// #5
  40486c:	mov	x0, xzr
  404870:	bl	403700 <dcgettext@plt>
  404874:	mov	x1, x0
  404878:	mov	x0, x20
  40487c:	bl	403880 <fprintf@plt>
  404880:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  404884:	add	x1, x1, #0xd66
  404888:	mov	w2, #0x5                   	// #5
  40488c:	mov	x0, xzr
  404890:	bl	403700 <dcgettext@plt>
  404894:	mov	x1, x0
  404898:	mov	x0, x20
  40489c:	bl	403880 <fprintf@plt>
  4048a0:	ldr	x0, [x21, #688]
  4048a4:	mov	x1, x20
  4048a8:	bl	4307b0 <ferror@plt+0x2cf10>
  4048ac:	ldr	x0, [x21, #688]
  4048b0:	mov	x1, x20
  4048b4:	bl	430860 <ferror@plt+0x2cfc0>
  4048b8:	mov	x0, x20
  4048bc:	bl	403350 <disassembler_usage@plt>
  4048c0:	cbnz	w19, 4048ec <ferror@plt+0x104c>
  4048c4:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  4048c8:	add	x1, x1, #0xfc5
  4048cc:	mov	w2, #0x5                   	// #5
  4048d0:	mov	x0, xzr
  4048d4:	bl	403700 <dcgettext@plt>
  4048d8:	adrp	x2, 435000 <warn@@Base+0x3c6c>
  4048dc:	mov	x1, x0
  4048e0:	add	x2, x2, #0xfd9
  4048e4:	mov	x0, x20
  4048e8:	bl	403880 <fprintf@plt>
  4048ec:	mov	w0, w19
  4048f0:	bl	403000 <exit@plt>
  4048f4:	stp	x29, x30, [sp, #-64]!
  4048f8:	str	x23, [sp, #16]
  4048fc:	stp	x22, x21, [sp, #32]
  404900:	stp	x20, x19, [sp, #48]
  404904:	mov	x29, sp
  404908:	cbz	x0, 4049d4 <ferror@plt+0x1134>
  40490c:	adrp	x20, 455000 <warn@@Base+0x23c6c>
  404910:	mov	x19, x0
  404914:	add	x20, x20, #0x3b0
  404918:	mov	x8, x0
  40491c:	ldrb	w9, [x8]
  404920:	cbz	x9, 4049e0 <ferror@plt+0x1140>
  404924:	ldrh	w9, [x20, x9, lsl #1]
  404928:	add	x8, x8, #0x1
  40492c:	tbz	w9, #1, 40491c <ferror@plt+0x107c>
  404930:	adrp	x22, 458000 <_bfd_std_section+0x110>
  404934:	ldr	x23, [x22, #1128]
  404938:	mov	x0, x19
  40493c:	bl	402fd0 <strlen@plt>
  404940:	adrp	x21, 458000 <_bfd_std_section+0x110>
  404944:	ldr	x8, [x21, #1120]
  404948:	cmp	x23, x0, lsl #1
  40494c:	b.cs	404980 <ferror@plt+0x10e0>  // b.hs, b.nlast
  404950:	mov	x0, x8
  404954:	bl	403510 <free@plt>
  404958:	mov	x0, x19
  40495c:	bl	402fd0 <strlen@plt>
  404960:	mov	w8, #0x1                   	// #1
  404964:	bfi	x8, x0, #1, #63
  404968:	lsl	x9, x0, #1
  40496c:	mov	x0, x8
  404970:	str	x9, [x22, #1128]
  404974:	bl	403290 <xmalloc@plt>
  404978:	mov	x8, x0
  40497c:	str	x0, [x21, #1120]
  404980:	ldrb	w12, [x19]
  404984:	mov	x10, x8
  404988:	cbz	w12, 4049cc <ferror@plt+0x112c>
  40498c:	add	x9, x19, #0x1
  404990:	mov	w11, #0x5e                  	// #94
  404994:	mov	x10, x8
  404998:	and	x13, x12, #0xff
  40499c:	ldrh	w13, [x20, x13, lsl #1]
  4049a0:	tbnz	w13, #1, 4049b0 <ferror@plt+0x1110>
  4049a4:	add	x13, x10, #0x1
  4049a8:	strb	w12, [x10]
  4049ac:	b	4049c0 <ferror@plt+0x1120>
  4049b0:	add	w12, w12, #0x40
  4049b4:	add	x13, x10, #0x2
  4049b8:	strb	w11, [x10]
  4049bc:	strb	w12, [x10, #1]
  4049c0:	ldrb	w12, [x9], #1
  4049c4:	mov	x10, x13
  4049c8:	cbnz	w12, 404998 <ferror@plt+0x10f8>
  4049cc:	strb	wzr, [x10]
  4049d0:	b	4049e4 <ferror@plt+0x1144>
  4049d4:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  4049d8:	add	x8, x8, #0x850
  4049dc:	b	4049e4 <ferror@plt+0x1144>
  4049e0:	mov	x8, x19
  4049e4:	ldp	x20, x19, [sp, #48]
  4049e8:	ldp	x22, x21, [sp, #32]
  4049ec:	ldr	x23, [sp, #16]
  4049f0:	mov	x0, x8
  4049f4:	ldp	x29, x30, [sp], #64
  4049f8:	ret
  4049fc:	stp	x29, x30, [sp, #-48]!
  404a00:	str	x21, [sp, #16]
  404a04:	stp	x20, x19, [sp, #32]
  404a08:	mov	x29, sp
  404a0c:	mov	w19, w2
  404a10:	mov	x21, x1
  404a14:	mov	x20, x0
  404a18:	bl	430dd8 <ferror@plt+0x2d538>
  404a1c:	cmp	x0, #0x0
  404a20:	b.le	404a60 <ferror@plt+0x11c0>
  404a24:	mov	x0, x20
  404a28:	mov	x1, x21
  404a2c:	bl	403120 <bfd_openr@plt>
  404a30:	cbz	x0, 404a58 <ferror@plt+0x11b8>
  404a34:	mov	w1, wzr
  404a38:	mov	x21, x0
  404a3c:	bl	404a8c <ferror@plt+0x11ec>
  404a40:	mov	x0, x21
  404a44:	cbz	w19, 404a7c <ferror@plt+0x11dc>
  404a48:	ldp	x20, x19, [sp, #32]
  404a4c:	ldr	x21, [sp, #16]
  404a50:	ldp	x29, x30, [sp], #48
  404a54:	b	403430 <bfd_close_all_done@plt>
  404a58:	mov	x0, x20
  404a5c:	bl	430268 <ferror@plt+0x2c9c8>
  404a60:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404a64:	mov	w9, #0x1                   	// #1
  404a68:	str	w9, [x8, #936]
  404a6c:	ldp	x20, x19, [sp, #32]
  404a70:	ldr	x21, [sp, #16]
  404a74:	ldp	x29, x30, [sp], #48
  404a78:	ret
  404a7c:	ldp	x20, x19, [sp, #32]
  404a80:	ldr	x21, [sp, #16]
  404a84:	ldp	x29, x30, [sp], #48
  404a88:	b	403680 <bfd_close@plt>
  404a8c:	sub	sp, sp, #0x40
  404a90:	stp	x29, x30, [sp, #16]
  404a94:	stp	x22, x21, [sp, #32]
  404a98:	stp	x20, x19, [sp, #48]
  404a9c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404aa0:	ldrb	w8, [x8, #1060]
  404aa4:	mov	w20, w1
  404aa8:	mov	x19, x0
  404aac:	add	x29, sp, #0x10
  404ab0:	tbnz	w8, #0, 404ac0 <ferror@plt+0x1220>
  404ab4:	ldr	w8, [x19, #72]
  404ab8:	orr	w8, w8, #0x8000
  404abc:	str	w8, [x19, #72]
  404ac0:	mov	w1, #0x2                   	// #2
  404ac4:	mov	x0, x19
  404ac8:	bl	403740 <bfd_check_format@plt>
  404acc:	cbz	w0, 404ae8 <ferror@plt+0x1248>
  404ad0:	cbz	w20, 404b0c <ferror@plt+0x126c>
  404ad4:	cmp	w20, #0x65
  404ad8:	b.ge	404c80 <ferror@plt+0x13e0>  // b.tcont
  404adc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404ae0:	add	x1, x1, #0x2b
  404ae4:	b	404b14 <ferror@plt+0x1274>
  404ae8:	add	x2, sp, #0x8
  404aec:	mov	w1, #0x1                   	// #1
  404af0:	mov	x0, x19
  404af4:	bl	4036b0 <bfd_check_format_matches@plt>
  404af8:	cbz	w0, 404bdc <ferror@plt+0x133c>
  404afc:	mov	w1, #0x1                   	// #1
  404b00:	mov	x0, x19
  404b04:	bl	404c98 <ferror@plt+0x13f8>
  404b08:	b	404c6c <ferror@plt+0x13cc>
  404b0c:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  404b10:	add	x1, x1, #0xfff
  404b14:	mov	w2, #0x5                   	// #5
  404b18:	mov	x0, xzr
  404b1c:	bl	403700 <dcgettext@plt>
  404b20:	ldr	x8, [x19]
  404b24:	mov	x21, x0
  404b28:	mov	x0, x8
  404b2c:	bl	4048f4 <ferror@plt+0x1054>
  404b30:	mov	x1, x0
  404b34:	mov	x0, x21
  404b38:	bl	4037a0 <printf@plt>
  404b3c:	mov	w0, wzr
  404b40:	bl	4032a0 <bfd_set_error@plt>
  404b44:	mov	x0, x19
  404b48:	mov	x1, xzr
  404b4c:	bl	403750 <bfd_openr_next_archived_file@plt>
  404b50:	cbz	x0, 404b9c <ferror@plt+0x12fc>
  404b54:	mov	x22, xzr
  404b58:	add	w21, w20, #0x1
  404b5c:	mov	w1, w21
  404b60:	mov	x20, x0
  404b64:	bl	404a8c <ferror@plt+0x11ec>
  404b68:	cbz	x22, 404b7c <ferror@plt+0x12dc>
  404b6c:	mov	x0, x22
  404b70:	bl	403680 <bfd_close@plt>
  404b74:	cmp	x20, x22
  404b78:	b.eq	404c6c <ferror@plt+0x13cc>  // b.none
  404b7c:	mov	w0, wzr
  404b80:	bl	4032a0 <bfd_set_error@plt>
  404b84:	mov	x0, x19
  404b88:	mov	x1, x20
  404b8c:	bl	403750 <bfd_openr_next_archived_file@plt>
  404b90:	mov	x22, x20
  404b94:	cbnz	x0, 404b5c <ferror@plt+0x12bc>
  404b98:	b	404ba0 <ferror@plt+0x1300>
  404b9c:	mov	x20, xzr
  404ba0:	bl	403250 <bfd_get_error@plt>
  404ba4:	cmp	w0, #0x9
  404ba8:	b.eq	404bc0 <ferror@plt+0x1320>  // b.none
  404bac:	ldr	x0, [x19]
  404bb0:	bl	430268 <ferror@plt+0x2c9c8>
  404bb4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404bb8:	mov	w9, #0x1                   	// #1
  404bbc:	str	w9, [x8, #936]
  404bc0:	cbz	x20, 404c6c <ferror@plt+0x13cc>
  404bc4:	mov	x0, x20
  404bc8:	ldp	x20, x19, [sp, #48]
  404bcc:	ldp	x22, x21, [sp, #32]
  404bd0:	ldp	x29, x30, [sp, #16]
  404bd4:	add	sp, sp, #0x40
  404bd8:	b	403680 <bfd_close@plt>
  404bdc:	bl	403250 <bfd_get_error@plt>
  404be0:	cmp	w0, #0xd
  404be4:	b.ne	404c10 <ferror@plt+0x1370>  // b.any
  404be8:	ldr	x0, [x19]
  404bec:	bl	430268 <ferror@plt+0x2c9c8>
  404bf0:	ldr	x0, [sp, #8]
  404bf4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404bf8:	mov	w9, #0x1                   	// #1
  404bfc:	str	w9, [x8, #936]
  404c00:	bl	430718 <ferror@plt+0x2ce78>
  404c04:	ldr	x0, [sp, #8]
  404c08:	bl	403510 <free@plt>
  404c0c:	b	404c6c <ferror@plt+0x13cc>
  404c10:	bl	403250 <bfd_get_error@plt>
  404c14:	cmp	w0, #0xc
  404c18:	b.ne	404c58 <ferror@plt+0x13b8>  // b.any
  404c1c:	add	x2, sp, #0x8
  404c20:	mov	w1, #0x3                   	// #3
  404c24:	mov	x0, x19
  404c28:	bl	4036b0 <bfd_check_format_matches@plt>
  404c2c:	cbnz	w0, 404afc <ferror@plt+0x125c>
  404c30:	ldr	x0, [x19]
  404c34:	bl	430268 <ferror@plt+0x2c9c8>
  404c38:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404c3c:	mov	w9, #0x1                   	// #1
  404c40:	str	w9, [x8, #936]
  404c44:	bl	403250 <bfd_get_error@plt>
  404c48:	cmp	w0, #0xd
  404c4c:	b.ne	404c6c <ferror@plt+0x13cc>  // b.any
  404c50:	ldr	x0, [sp, #8]
  404c54:	b	404c00 <ferror@plt+0x1360>
  404c58:	ldr	x0, [x19]
  404c5c:	bl	430268 <ferror@plt+0x2c9c8>
  404c60:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404c64:	mov	w9, #0x1                   	// #1
  404c68:	str	w9, [x8, #936]
  404c6c:	ldp	x20, x19, [sp, #48]
  404c70:	ldp	x22, x21, [sp, #32]
  404c74:	ldp	x29, x30, [sp, #16]
  404c78:	add	sp, sp, #0x40
  404c7c:	ret
  404c80:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404c84:	add	x1, x1, #0xf
  404c88:	mov	w2, #0x5                   	// #5
  404c8c:	mov	x0, xzr
  404c90:	bl	403700 <dcgettext@plt>
  404c94:	bl	4305dc <ferror@plt+0x2cd3c>
  404c98:	sub	sp, sp, #0x1b0
  404c9c:	stp	x29, x30, [sp, #336]
  404ca0:	stp	x28, x27, [sp, #352]
  404ca4:	stp	x26, x25, [sp, #368]
  404ca8:	stp	x24, x23, [sp, #384]
  404cac:	stp	x22, x21, [sp, #400]
  404cb0:	stp	x20, x19, [sp, #416]
  404cb4:	ldr	x8, [x0, #8]
  404cb8:	adrp	x9, 431000 <ferror@plt+0x2d760>
  404cbc:	add	x9, x9, #0x57c
  404cc0:	adrp	x10, 431000 <ferror@plt+0x2d760>
  404cc4:	ldr	w8, [x8, #12]
  404cc8:	add	x10, x10, #0x658
  404ccc:	mov	w27, w1
  404cd0:	mov	x19, x0
  404cd4:	cmp	w8, #0x1
  404cd8:	csel	x9, x9, xzr, eq  // eq = none
  404cdc:	cmp	w8, #0x0
  404ce0:	adrp	x11, 45b000 <_bfd_std_section+0x3110>
  404ce4:	csel	x8, x10, x9, eq  // eq = none
  404ce8:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  404cec:	add	x29, sp, #0x150
  404cf0:	str	x8, [x11, #696]
  404cf4:	cbz	w1, 404d2c <ferror@plt+0x148c>
  404cf8:	ldr	x1, [x19]
  404cfc:	mov	x0, x19
  404d00:	bl	40b0a0 <ferror@plt+0x7800>
  404d04:	ldr	w8, [x23, #620]
  404d08:	cbz	w8, 404d2c <ferror@plt+0x148c>
  404d0c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404d10:	ldr	x20, [x8, #1272]
  404d14:	cbz	x20, 404d2c <ferror@plt+0x148c>
  404d18:	ldr	x0, [x20]
  404d1c:	mov	w1, wzr
  404d20:	bl	404c98 <ferror@plt+0x13f8>
  404d24:	ldr	x20, [x20, #16]
  404d28:	cbnz	x20, 404d18 <ferror@plt+0x1478>
  404d2c:	ldr	x8, [x19, #8]
  404d30:	ldr	w9, [x8, #8]
  404d34:	cmp	w9, #0x5
  404d38:	b.ne	404d98 <ferror@plt+0x14f8>  // b.any
  404d3c:	ldr	x8, [x8, #880]
  404d40:	cbz	x8, 404d98 <ferror@plt+0x14f8>
  404d44:	ldrb	w9, [x8, #929]
  404d48:	tbz	w9, #0, 404d98 <ferror@plt+0x14f8>
  404d4c:	ldr	x8, [x8, #784]
  404d50:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  404d54:	adrp	x11, 456000 <memcpy@GLIBC_2.17>
  404d58:	mov	w10, #0x1                   	// #1
  404d5c:	ldrb	w8, [x8, #10]
  404d60:	ldr	x12, [x9, #3032]
  404d64:	ldr	x13, [x11, #3040]
  404d68:	sub	w8, w8, #0x1
  404d6c:	lsl	x8, x10, x8
  404d70:	lsl	x10, x8, #1
  404d74:	sub	x10, x10, #0x1
  404d78:	and	x12, x10, x12
  404d7c:	and	x10, x10, x13
  404d80:	eor	x12, x12, x8
  404d84:	eor	x10, x10, x8
  404d88:	sub	x12, x12, x8
  404d8c:	sub	x8, x10, x8
  404d90:	str	x12, [x9, #3032]
  404d94:	str	x8, [x11, #3040]
  404d98:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404d9c:	ldr	x8, [x8, #888]
  404da0:	cbz	x8, 404dc4 <ferror@plt+0x1524>
  404da4:	ldr	w8, [x19, #72]
  404da8:	adrp	x1, 405000 <ferror@plt+0x1760>
  404dac:	add	x1, x1, #0xce4
  404db0:	add	x2, sp, #0x40
  404db4:	and	w8, w8, #0x1
  404db8:	mov	x0, x19
  404dbc:	str	w8, [sp, #64]
  404dc0:	bl	4037b0 <bfd_map_over_sections@plt>
  404dc4:	adrp	x26, 458000 <_bfd_std_section+0x110>
  404dc8:	ldrb	w8, [x26, #1020]
  404dcc:	adrp	x20, 458000 <_bfd_std_section+0x110>
  404dd0:	tbnz	w8, #0, 404e14 <ferror@plt+0x1574>
  404dd4:	ldrb	w8, [x20, #1028]
  404dd8:	tbnz	w8, #0, 404e14 <ferror@plt+0x1574>
  404ddc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404de0:	add	x1, x1, #0x42
  404de4:	mov	w2, #0x5                   	// #5
  404de8:	mov	x0, xzr
  404dec:	bl	403700 <dcgettext@plt>
  404df0:	ldr	x8, [x19]
  404df4:	mov	x21, x0
  404df8:	mov	x0, x8
  404dfc:	bl	4048f4 <ferror@plt+0x1054>
  404e00:	ldr	x8, [x19, #8]
  404e04:	mov	x1, x0
  404e08:	mov	x0, x21
  404e0c:	ldr	x2, [x8]
  404e10:	bl	4037a0 <printf@plt>
  404e14:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404e18:	ldrb	w8, [x8, #968]
  404e1c:	cmp	w8, #0x1
  404e20:	b.ne	404e3c <ferror@plt+0x159c>  // b.any
  404e24:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404e28:	ldr	x0, [x8, #3816]
  404e2c:	mov	w2, #0x1                   	// #1
  404e30:	mov	x1, x19
  404e34:	mov	w3, wzr
  404e38:	bl	430b80 <ferror@plt+0x2d2e0>
  404e3c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404e40:	ldrb	w8, [x8, #940]
  404e44:	cmp	w8, #0x1
  404e48:	b.ne	404f7c <ferror@plt+0x16dc>  // b.any
  404e4c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404e50:	add	x1, x1, #0x85
  404e54:	mov	w2, #0x5                   	// #5
  404e58:	mov	x0, xzr
  404e5c:	bl	403700 <dcgettext@plt>
  404e60:	mov	x21, x0
  404e64:	mov	x0, x19
  404e68:	bl	403460 <bfd_get_arch@plt>
  404e6c:	mov	w22, w0
  404e70:	mov	x0, x19
  404e74:	bl	403530 <bfd_get_mach@plt>
  404e78:	mov	x1, x0
  404e7c:	mov	w0, w22
  404e80:	bl	4034c0 <bfd_printable_arch_mach@plt>
  404e84:	mov	x1, x0
  404e88:	mov	x0, x21
  404e8c:	bl	4037a0 <printf@plt>
  404e90:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404e94:	add	x1, x1, #0x98
  404e98:	mov	w2, #0x5                   	// #5
  404e9c:	mov	x0, xzr
  404ea0:	bl	403700 <dcgettext@plt>
  404ea4:	ldr	w8, [x19, #72]
  404ea8:	and	w1, w8, #0xfff003ff
  404eac:	bl	4037a0 <printf@plt>
  404eb0:	ldr	w8, [x19, #72]
  404eb4:	tbnz	w8, #0, 404ec8 <ferror@plt+0x1628>
  404eb8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404ebc:	add	x1, x1, #0x850
  404ec0:	tbnz	w8, #1, 404ef4 <ferror@plt+0x1654>
  404ec4:	b	404f14 <ferror@plt+0x1674>
  404ec8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  404ecc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404ed0:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  404ed4:	add	x0, x0, #0xc2c
  404ed8:	add	x1, x1, #0x850
  404edc:	add	x2, x2, #0xa7
  404ee0:	bl	4037a0 <printf@plt>
  404ee4:	ldr	w8, [x19, #72]
  404ee8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404eec:	add	x1, x1, #0x95
  404ef0:	tbz	w8, #1, 404f14 <ferror@plt+0x1674>
  404ef4:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  404ef8:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  404efc:	add	x0, x0, #0xc2c
  404f00:	add	x2, x2, #0xb1
  404f04:	bl	4037a0 <printf@plt>
  404f08:	ldr	w8, [x19, #72]
  404f0c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404f10:	add	x1, x1, #0x95
  404f14:	tbnz	w8, #2, 405228 <ferror@plt+0x1988>
  404f18:	tbnz	w8, #3, 40524c <ferror@plt+0x19ac>
  404f1c:	tbnz	w8, #4, 405270 <ferror@plt+0x19d0>
  404f20:	tbnz	w8, #5, 405294 <ferror@plt+0x19f4>
  404f24:	tbnz	w8, #6, 4052b8 <ferror@plt+0x1a18>
  404f28:	tbnz	w8, #7, 4052dc <ferror@plt+0x1a3c>
  404f2c:	tbnz	w8, #8, 405300 <ferror@plt+0x1a60>
  404f30:	tbz	w8, #9, 404f48 <ferror@plt+0x16a8>
  404f34:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  404f38:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  404f3c:	add	x0, x0, #0xc2c
  404f40:	add	x2, x2, #0xf9
  404f44:	bl	4037a0 <printf@plt>
  404f48:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404f4c:	add	x1, x1, #0x10a
  404f50:	mov	w2, #0x5                   	// #5
  404f54:	mov	x0, xzr
  404f58:	bl	403700 <dcgettext@plt>
  404f5c:	bl	4037a0 <printf@plt>
  404f60:	adrp	x8, 457000 <_sch_istable+0x1c50>
  404f64:	ldr	x1, [x8, #3816]
  404f68:	ldr	x2, [x19, #168]
  404f6c:	mov	x0, x19
  404f70:	bl	403760 <bfd_fprintf_vma@plt>
  404f74:	mov	w0, #0xa                   	// #10
  404f78:	bl	403800 <putchar@plt>
  404f7c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404f80:	ldrb	w8, [x8, #948]
  404f84:	cmp	w8, #0x1
  404f88:	b.ne	404fd4 <ferror@plt+0x1734>  // b.any
  404f8c:	ldr	x8, [x19, #8]
  404f90:	adrp	x9, 457000 <_sch_istable+0x1c50>
  404f94:	ldr	x1, [x9, #3816]
  404f98:	mov	x0, x19
  404f9c:	ldr	x8, [x8, #368]
  404fa0:	blr	x8
  404fa4:	cbnz	w0, 404fd4 <ferror@plt+0x1734>
  404fa8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404fac:	add	x1, x1, #0x11c
  404fb0:	mov	w2, #0x5                   	// #5
  404fb4:	mov	x0, xzr
  404fb8:	bl	403700 <dcgettext@plt>
  404fbc:	mov	x21, x0
  404fc0:	bl	403250 <bfd_get_error@plt>
  404fc4:	bl	4036e0 <bfd_errmsg@plt>
  404fc8:	mov	x1, x0
  404fcc:	mov	x0, x21
  404fd0:	bl	430648 <ferror@plt+0x2cda8>
  404fd4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  404fd8:	ldr	x8, [x8, #952]
  404fdc:	cbz	x8, 404ff8 <ferror@plt+0x1758>
  404fe0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  404fe4:	add	x1, x1, #0x144
  404fe8:	mov	w2, #0x5                   	// #5
  404fec:	mov	x0, xzr
  404ff0:	bl	403700 <dcgettext@plt>
  404ff4:	bl	430648 <ferror@plt+0x2cda8>
  404ff8:	ldrb	w8, [x26, #1020]
  404ffc:	tbnz	w8, #0, 405010 <ferror@plt+0x1770>
  405000:	ldrb	w8, [x20, #1028]
  405004:	tbnz	w8, #0, 405010 <ferror@plt+0x1770>
  405008:	mov	w0, #0xa                   	// #10
  40500c:	bl	403800 <putchar@plt>
  405010:	adrp	x22, 458000 <_bfd_std_section+0x110>
  405014:	ldrb	w8, [x22, #960]
  405018:	adrp	x25, 458000 <_bfd_std_section+0x110>
  40501c:	adrp	x28, 458000 <_bfd_std_section+0x110>
  405020:	adrp	x20, 458000 <_bfd_std_section+0x110>
  405024:	tbnz	w8, #0, 405054 <ferror@plt+0x17b4>
  405028:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40502c:	ldrb	w8, [x8, #964]
  405030:	tbnz	w8, #0, 405054 <ferror@plt+0x17b4>
  405034:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405038:	ldrb	w8, [x8, #980]
  40503c:	tbnz	w8, #0, 405054 <ferror@plt+0x17b4>
  405040:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405044:	ldrb	w8, [x8, #1016]
  405048:	tbnz	w8, #0, 405054 <ferror@plt+0x17b4>
  40504c:	ldrb	w8, [x25, #1024]
  405050:	cbz	w8, 4050d8 <ferror@plt+0x1838>
  405054:	mov	x0, x19
  405058:	bl	405d18 <ferror@plt+0x2478>
  40505c:	str	x0, [x28, #1072]
  405060:	cbz	w27, 4050d8 <ferror@plt+0x1838>
  405064:	ldr	w8, [x23, #620]
  405068:	cbz	w8, 4050d8 <ferror@plt+0x1838>
  40506c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405070:	ldr	x23, [x8, #1272]
  405074:	cbz	x23, 4050d8 <ferror@plt+0x1838>
  405078:	ldr	x24, [x20, #1136]
  40507c:	ldr	x0, [x23]
  405080:	bl	405d18 <ferror@plt+0x2478>
  405084:	cbz	x0, 4050c4 <ferror@plt+0x1824>
  405088:	mov	x21, x0
  40508c:	cbz	x24, 4050c0 <ferror@plt+0x1820>
  405090:	ldr	x8, [x20, #1136]
  405094:	ldr	x0, [x28, #1072]
  405098:	add	x8, x8, x24
  40509c:	lsl	x1, x8, #3
  4050a0:	bl	4031e0 <xrealloc@plt>
  4050a4:	ldr	x8, [x20, #1136]
  4050a8:	str	x0, [x28, #1072]
  4050ac:	add	x0, x0, x24, lsl #3
  4050b0:	mov	x1, x21
  4050b4:	lsl	x2, x8, #3
  4050b8:	bl	402f70 <memcpy@plt>
  4050bc:	b	4050c4 <ferror@plt+0x1824>
  4050c0:	str	x21, [x28, #1072]
  4050c4:	ldr	x8, [x20, #1136]
  4050c8:	add	x24, x8, x24
  4050cc:	str	x24, [x20, #1136]
  4050d0:	ldr	x23, [x23, #16]
  4050d4:	cbnz	x23, 40507c <ferror@plt+0x17dc>
  4050d8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4050dc:	ldrb	w8, [x8, #972]
  4050e0:	cmp	w8, #0x1
  4050e4:	b.ne	4051c0 <ferror@plt+0x1920>  // b.any
  4050e8:	mov	w8, #0xd                   	// #13
  4050ec:	mov	x0, x19
  4050f0:	str	w8, [sp, #64]
  4050f4:	bl	403300 <bfd_get_arch_size@plt>
  4050f8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4050fc:	cmp	w0, #0x20
  405100:	mov	w8, #0x12                  	// #18
  405104:	mov	w9, #0xa                   	// #10
  405108:	add	x1, x1, #0x1e9
  40510c:	mov	w2, #0x5                   	// #5
  405110:	mov	x0, xzr
  405114:	csel	w21, w9, w8, eq  // eq = none
  405118:	bl	403700 <dcgettext@plt>
  40511c:	bl	4037a0 <printf@plt>
  405120:	adrp	x23, 458000 <_bfd_std_section+0x110>
  405124:	ldrb	w8, [x23, #884]
  405128:	cmp	w8, #0x1
  40512c:	b.ne	405144 <ferror@plt+0x18a4>  // b.any
  405130:	adrp	x1, 406000 <ferror@plt+0x2760>
  405134:	add	x1, x1, #0x120
  405138:	add	x2, sp, #0x40
  40513c:	mov	x0, x19
  405140:	bl	4037b0 <bfd_map_over_sections@plt>
  405144:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405148:	add	x1, x1, #0x1f4
  40514c:	mov	w2, #0x5                   	// #5
  405150:	mov	x0, xzr
  405154:	bl	403700 <dcgettext@plt>
  405158:	ldr	w1, [sp, #64]
  40515c:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  405160:	adrp	x4, 436000 <warn@@Base+0x4c6c>
  405164:	adrp	x6, 436000 <warn@@Base+0x4c6c>
  405168:	add	x2, x2, #0x68c
  40516c:	add	x4, x4, #0x21e
  405170:	add	x6, x6, #0x222
  405174:	mov	w3, w21
  405178:	mov	w5, w21
  40517c:	bl	4037a0 <printf@plt>
  405180:	ldrb	w8, [x23, #884]
  405184:	cmp	w8, #0x1
  405188:	b.ne	4051a4 <ferror@plt+0x1904>  // b.any
  40518c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405190:	add	x1, x1, #0x226
  405194:	mov	w2, #0x5                   	// #5
  405198:	mov	x0, xzr
  40519c:	bl	403700 <dcgettext@plt>
  4051a0:	bl	4037a0 <printf@plt>
  4051a4:	mov	w0, #0xa                   	// #10
  4051a8:	bl	403800 <putchar@plt>
  4051ac:	adrp	x1, 406000 <ferror@plt+0x2760>
  4051b0:	add	x1, x1, #0x16c
  4051b4:	add	x2, sp, #0x40
  4051b8:	mov	x0, x19
  4051bc:	bl	4037b0 <bfd_map_over_sections@plt>
  4051c0:	adrp	x23, 458000 <_bfd_std_section+0x110>
  4051c4:	ldrb	w8, [x23, #976]
  4051c8:	adrp	x24, 458000 <_bfd_std_section+0x110>
  4051cc:	tbnz	w8, #0, 405204 <ferror@plt+0x1964>
  4051d0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4051d4:	ldrb	w8, [x8, #1064]
  4051d8:	tbnz	w8, #0, 405204 <ferror@plt+0x1964>
  4051dc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4051e0:	ldrb	w8, [x8, #980]
  4051e4:	cmp	w8, #0x1
  4051e8:	b.ne	4053d4 <ferror@plt+0x1b34>  // b.any
  4051ec:	ldr	x8, [x19, #8]
  4051f0:	mov	x0, x19
  4051f4:	ldr	x8, [x8, #832]
  4051f8:	blr	x8
  4051fc:	cmp	x0, #0x1
  405200:	b.lt	40538c <ferror@plt+0x1aec>  // b.tstop
  405204:	ldr	x8, [x19, #8]
  405208:	mov	x0, x19
  40520c:	ldr	x8, [x8, #832]
  405210:	blr	x8
  405214:	tbnz	x0, #63, 405328 <ferror@plt+0x1a88>
  405218:	cbz	x0, 405364 <ferror@plt+0x1ac4>
  40521c:	bl	403290 <xmalloc@plt>
  405220:	mov	x21, x0
  405224:	b	405368 <ferror@plt+0x1ac8>
  405228:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40522c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  405230:	add	x0, x0, #0xc2c
  405234:	add	x2, x2, #0xb8
  405238:	bl	4037a0 <printf@plt>
  40523c:	ldr	w8, [x19, #72]
  405240:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405244:	add	x1, x1, #0x95
  405248:	tbz	w8, #3, 404f1c <ferror@plt+0x167c>
  40524c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  405250:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  405254:	add	x0, x0, #0xc2c
  405258:	add	x2, x2, #0xc3
  40525c:	bl	4037a0 <printf@plt>
  405260:	ldr	w8, [x19, #72]
  405264:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405268:	add	x1, x1, #0x95
  40526c:	tbz	w8, #4, 404f20 <ferror@plt+0x1680>
  405270:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  405274:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  405278:	add	x0, x0, #0xc2c
  40527c:	add	x2, x2, #0xcd
  405280:	bl	4037a0 <printf@plt>
  405284:	ldr	w8, [x19, #72]
  405288:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40528c:	add	x1, x1, #0x95
  405290:	tbz	w8, #5, 404f24 <ferror@plt+0x1684>
  405294:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  405298:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  40529c:	add	x0, x0, #0xc2c
  4052a0:	add	x2, x2, #0xd6
  4052a4:	bl	4037a0 <printf@plt>
  4052a8:	ldr	w8, [x19, #72]
  4052ac:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4052b0:	add	x1, x1, #0x95
  4052b4:	tbz	w8, #6, 404f28 <ferror@plt+0x1688>
  4052b8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4052bc:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4052c0:	add	x0, x0, #0xc2c
  4052c4:	add	x2, x2, #0xe1
  4052c8:	bl	4037a0 <printf@plt>
  4052cc:	ldr	w8, [x19, #72]
  4052d0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4052d4:	add	x1, x1, #0x95
  4052d8:	tbz	w8, #7, 404f2c <ferror@plt+0x168c>
  4052dc:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4052e0:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4052e4:	add	x0, x0, #0xc2c
  4052e8:	add	x2, x2, #0xe9
  4052ec:	bl	4037a0 <printf@plt>
  4052f0:	ldr	w8, [x19, #72]
  4052f4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4052f8:	add	x1, x1, #0x95
  4052fc:	tbz	w8, #8, 404f30 <ferror@plt+0x1690>
  405300:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  405304:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  405308:	add	x0, x0, #0xc2c
  40530c:	add	x2, x2, #0xf1
  405310:	bl	4037a0 <printf@plt>
  405314:	ldr	w8, [x19, #72]
  405318:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40531c:	add	x1, x1, #0x95
  405320:	tbnz	w8, #9, 404f34 <ferror@plt+0x1694>
  405324:	b	404f48 <ferror@plt+0x16a8>
  405328:	ldrb	w8, [x19, #72]
  40532c:	tbnz	w8, #6, 405cc4 <ferror@plt+0x2424>
  405330:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405334:	add	x1, x1, #0x358
  405338:	mov	w2, #0x5                   	// #5
  40533c:	mov	x0, xzr
  405340:	bl	403700 <dcgettext@plt>
  405344:	ldr	x1, [x19]
  405348:	bl	430648 <ferror@plt+0x2cda8>
  40534c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405350:	mov	w9, #0x1                   	// #1
  405354:	mov	x21, xzr
  405358:	str	w9, [x8, #936]
  40535c:	str	xzr, [x24, #1152]
  405360:	b	405384 <ferror@plt+0x1ae4>
  405364:	mov	x21, xzr
  405368:	ldr	x8, [x19, #8]
  40536c:	mov	x0, x19
  405370:	mov	x1, x21
  405374:	ldr	x8, [x8, #840]
  405378:	blr	x8
  40537c:	str	x0, [x24, #1152]
  405380:	tbnz	x0, #63, 405cc4 <ferror@plt+0x2424>
  405384:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405388:	str	x21, [x8, #1144]
  40538c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405390:	ldrb	w8, [x8, #980]
  405394:	cmp	w8, #0x1
  405398:	b.ne	4053d4 <ferror@plt+0x1b34>  // b.any
  40539c:	ldr	x8, [x19, #8]
  4053a0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4053a4:	ldr	x1, [x20, #1136]
  4053a8:	ldr	x2, [x28, #1072]
  4053ac:	ldr	x3, [x24, #1152]
  4053b0:	ldr	x8, [x8, #848]
  4053b4:	ldr	x4, [x9, #1144]
  4053b8:	adrp	x5, 458000 <_bfd_std_section+0x110>
  4053bc:	add	x5, x5, #0x488
  4053c0:	mov	x0, x19
  4053c4:	blr	x8
  4053c8:	bic	x8, x0, x0, asr #63
  4053cc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4053d0:	str	x8, [x9, #1168]
  4053d4:	ldrb	w8, [x22, #960]
  4053d8:	cmp	w8, #0x1
  4053dc:	b.ne	4053e8 <ferror@plt+0x1b48>  // b.any
  4053e0:	mov	w0, wzr
  4053e4:	bl	405e48 <ferror@plt+0x25a8>
  4053e8:	ldrb	w8, [x23, #976]
  4053ec:	cmp	w8, #0x1
  4053f0:	b.ne	4053fc <ferror@plt+0x1b5c>  // b.any
  4053f4:	mov	w0, #0x1                   	// #1
  4053f8:	bl	405e48 <ferror@plt+0x25a8>
  4053fc:	ldrb	w8, [x25, #1024]
  405400:	cmp	w8, #0x1
  405404:	b.ne	405410 <ferror@plt+0x1b70>  // b.any
  405408:	mov	x0, x19
  40540c:	bl	406078 <ferror@plt+0x27d8>
  405410:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405414:	ldrb	w8, [x8, #1032]
  405418:	cmp	w8, #0x1
  40541c:	b.ne	405568 <ferror@plt+0x1cc8>  // b.any
  405420:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405424:	ldr	x23, [x8, #1040]
  405428:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40542c:	ldr	x25, [x9, #1048]
  405430:	add	x2, sp, #0x8
  405434:	mov	x0, x19
  405438:	mov	x1, x23
  40543c:	bl	406840 <ferror@plt+0x2fa0>
  405440:	cbz	x0, 405cc4 <ferror@plt+0x2424>
  405444:	mov	x21, x0
  405448:	cbz	x25, 405468 <ferror@plt+0x1bc8>
  40544c:	sub	x2, x29, #0x10
  405450:	mov	x0, x19
  405454:	mov	x1, x25
  405458:	bl	406840 <ferror@plt+0x2fa0>
  40545c:	mov	x22, x0
  405460:	cbnz	x0, 40546c <ferror@plt+0x1bcc>
  405464:	b	405cc4 <ferror@plt+0x2424>
  405468:	mov	x22, xzr
  40546c:	ldr	x8, [sp, #8]
  405470:	mov	w9, #0x1                   	// #1
  405474:	add	x1, sp, #0x40
  405478:	sub	x2, x29, #0x14
  40547c:	mov	x0, x19
  405480:	stp	x23, x21, [sp, #64]
  405484:	stp	x8, x9, [sp, #80]
  405488:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  40548c:	cbz	x0, 405c98 <ferror@plt+0x23f8>
  405490:	mov	x24, x0
  405494:	mov	x28, x20
  405498:	cbz	x22, 4054c8 <ferror@plt+0x1c28>
  40549c:	ldur	x8, [x29, #-16]
  4054a0:	mov	w9, #0x1                   	// #1
  4054a4:	add	x1, sp, #0x40
  4054a8:	sub	x2, x29, #0x14
  4054ac:	mov	x0, x19
  4054b0:	stp	x25, x22, [sp, #64]
  4054b4:	stp	x8, x9, [sp, #80]
  4054b8:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  4054bc:	mov	x25, x0
  4054c0:	cbnz	x0, 4054d0 <ferror@plt+0x1c30>
  4054c4:	b	405c98 <ferror@plt+0x23f8>
  4054c8:	mov	x25, xzr
  4054cc:	mov	x0, x24
  4054d0:	sub	x2, x29, #0x14
  4054d4:	mov	x1, xzr
  4054d8:	mov	w20, w27
  4054dc:	bl	403010 <ctf_arc_open_by_name@plt>
  4054e0:	cbz	x0, 405c98 <ferror@plt+0x23f8>
  4054e4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4054e8:	mov	x26, x0
  4054ec:	add	x1, x1, #0x434
  4054f0:	mov	w2, #0x5                   	// #5
  4054f4:	mov	x0, xzr
  4054f8:	bl	403700 <dcgettext@plt>
  4054fc:	mov	x27, x0
  405500:	mov	x0, x23
  405504:	bl	4048f4 <ferror@plt+0x1054>
  405508:	mov	x1, x0
  40550c:	mov	x0, x27
  405510:	bl	4037a0 <printf@plt>
  405514:	adrp	x1, 406000 <ferror@plt+0x2760>
  405518:	add	x1, x1, #0x920
  40551c:	mov	x0, x24
  405520:	mov	x2, x26
  405524:	bl	403040 <ctf_archive_iter@plt>
  405528:	mov	x0, x26
  40552c:	bl	403540 <ctf_file_close@plt>
  405530:	mov	x0, x24
  405534:	bl	403640 <ctf_close@plt>
  405538:	mov	x0, x25
  40553c:	bl	403640 <ctf_close@plt>
  405540:	mov	x0, x22
  405544:	bl	403510 <free@plt>
  405548:	mov	x0, x21
  40554c:	bl	403510 <free@plt>
  405550:	adrp	x26, 458000 <_bfd_std_section+0x110>
  405554:	mov	w27, w20
  405558:	mov	x20, x28
  40555c:	adrp	x28, 458000 <_bfd_std_section+0x110>
  405560:	adrp	x25, 458000 <_bfd_std_section+0x110>
  405564:	adrp	x24, 458000 <_bfd_std_section+0x110>
  405568:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40556c:	ldrb	w8, [x8, #1056]
  405570:	cmp	w8, #0x1
  405574:	b.ne	405688 <ferror@plt+0x1de8>  // b.any
  405578:	adrp	x21, 406000 <ferror@plt+0x2760>
  40557c:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  405580:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  405584:	add	x21, x21, #0xae4
  405588:	add	x8, x8, #0x512
  40558c:	add	x9, x9, #0x565
  405590:	add	x2, sp, #0x40
  405594:	mov	x0, x19
  405598:	mov	x1, x21
  40559c:	stp	x8, x9, [sp, #64]
  4055a0:	str	wzr, [sp, #80]
  4055a4:	bl	4037b0 <bfd_map_over_sections@plt>
  4055a8:	adrp	x22, 458000 <_bfd_std_section+0x110>
  4055ac:	ldr	x0, [x22, #1176]
  4055b0:	bl	403510 <free@plt>
  4055b4:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  4055b8:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  4055bc:	add	x8, x8, #0x518
  4055c0:	add	x9, x9, #0x523
  4055c4:	add	x2, sp, #0x40
  4055c8:	mov	x0, x19
  4055cc:	mov	x1, x21
  4055d0:	str	xzr, [x22, #1176]
  4055d4:	stp	x8, x9, [sp, #64]
  4055d8:	str	wzr, [sp, #80]
  4055dc:	bl	4037b0 <bfd_map_over_sections@plt>
  4055e0:	ldr	x0, [x22, #1176]
  4055e4:	bl	403510 <free@plt>
  4055e8:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  4055ec:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  4055f0:	add	x8, x8, #0x531
  4055f4:	add	x9, x9, #0x53d
  4055f8:	add	x2, sp, #0x40
  4055fc:	mov	x0, x19
  405600:	mov	x1, x21
  405604:	str	xzr, [x22, #1176]
  405608:	stp	x8, x9, [sp, #64]
  40560c:	str	wzr, [sp, #80]
  405610:	bl	4037b0 <bfd_map_over_sections@plt>
  405614:	ldr	x0, [x22, #1176]
  405618:	bl	403510 <free@plt>
  40561c:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  405620:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  405624:	add	x8, x8, #0x54c
  405628:	add	x9, x9, #0x55c
  40562c:	add	x2, sp, #0x40
  405630:	mov	x0, x19
  405634:	mov	x1, x21
  405638:	str	xzr, [x22, #1176]
  40563c:	stp	x8, x9, [sp, #64]
  405640:	str	wzr, [sp, #80]
  405644:	bl	4037b0 <bfd_map_over_sections@plt>
  405648:	ldr	x0, [x22, #1176]
  40564c:	bl	403510 <free@plt>
  405650:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  405654:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  405658:	add	x8, x8, #0x56e
  40565c:	add	x9, x9, #0x57c
  405660:	add	x2, sp, #0x40
  405664:	mov	x0, x19
  405668:	mov	x1, x21
  40566c:	str	xzr, [x22, #1176]
  405670:	stp	x8, x9, [sp, #64]
  405674:	str	wzr, [sp, #80]
  405678:	bl	4037b0 <bfd_map_over_sections@plt>
  40567c:	ldr	x0, [x22, #1176]
  405680:	bl	403510 <free@plt>
  405684:	str	xzr, [x22, #1176]
  405688:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40568c:	ldrb	w8, [x8, #980]
  405690:	tbnz	w8, #0, 4056bc <ferror@plt+0x1e1c>
  405694:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405698:	ldrb	w9, [x9, #964]
  40569c:	cbz	w9, 4056bc <ferror@plt+0x1e1c>
  4056a0:	adrp	x1, 406000 <ferror@plt+0x2760>
  4056a4:	add	x1, x1, #0xdb4
  4056a8:	mov	x0, x19
  4056ac:	mov	x2, xzr
  4056b0:	bl	4037b0 <bfd_map_over_sections@plt>
  4056b4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4056b8:	ldrb	w8, [x8, #980]
  4056bc:	tbnz	w8, #0, 405774 <ferror@plt+0x1ed4>
  4056c0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4056c4:	ldrb	w8, [x8, #1064]
  4056c8:	cbz	w8, 405774 <ferror@plt+0x1ed4>
  4056cc:	ldr	x8, [x19, #8]
  4056d0:	mov	x0, x19
  4056d4:	ldr	x8, [x8, #856]
  4056d8:	blr	x8
  4056dc:	tbnz	x0, #63, 405cc4 <ferror@plt+0x2424>
  4056e0:	mov	x21, x0
  4056e4:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4056e8:	add	x0, x0, #0x6b4
  4056ec:	bl	4037a0 <printf@plt>
  4056f0:	cbz	x21, 405750 <ferror@plt+0x1eb0>
  4056f4:	mov	x0, x21
  4056f8:	bl	403290 <xmalloc@plt>
  4056fc:	ldr	x8, [x19, #8]
  405700:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405704:	ldr	x2, [x9, #1144]
  405708:	mov	x21, x0
  40570c:	ldr	x8, [x8, #864]
  405710:	mov	x0, x19
  405714:	mov	x1, x21
  405718:	blr	x8
  40571c:	tbnz	x0, #63, 405cc4 <ferror@plt+0x2424>
  405720:	mov	x22, x0
  405724:	cbz	x0, 405760 <ferror@plt+0x1ec0>
  405728:	mov	w0, #0xa                   	// #10
  40572c:	bl	403800 <putchar@plt>
  405730:	mov	x0, x19
  405734:	mov	x1, xzr
  405738:	mov	x2, x21
  40573c:	mov	x3, x22
  405740:	bl	406f20 <ferror@plt+0x3680>
  405744:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  405748:	add	x0, x0, #0x31b
  40574c:	b	405768 <ferror@plt+0x1ec8>
  405750:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  405754:	add	x0, x0, #0x93e
  405758:	bl	403450 <puts@plt>
  40575c:	b	405774 <ferror@plt+0x1ed4>
  405760:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  405764:	add	x0, x0, #0x93e
  405768:	bl	403450 <puts@plt>
  40576c:	mov	x0, x21
  405770:	bl	403510 <free@plt>
  405774:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405778:	ldrb	w8, [x8, #1060]
  40577c:	cmp	w8, #0x1
  405780:	b.ne	405798 <ferror@plt+0x1ef8>  // b.any
  405784:	adrp	x1, 407000 <ferror@plt+0x3760>
  405788:	add	x1, x1, #0x4fc
  40578c:	mov	x0, x19
  405790:	mov	x2, xzr
  405794:	bl	4037b0 <bfd_map_over_sections@plt>
  405798:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40579c:	ldrb	w8, [x8, #980]
  4057a0:	adrp	x23, 458000 <_bfd_std_section+0x110>
  4057a4:	cmp	w8, #0x1
  4057a8:	b.ne	405b90 <ferror@plt+0x22f0>  // b.any
  4057ac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4057b0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4057b4:	mov	w10, #0xffffffff            	// #-1
  4057b8:	str	w10, [x9, #1232]
  4057bc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4057c0:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4057c4:	str	xzr, [x8, #1216]
  4057c8:	ldr	x8, [x20, #1136]
  4057cc:	str	xzr, [x9, #1224]
  4057d0:	ldr	x9, [x24, #1152]
  4057d4:	str	wzr, [x10, #1236]
  4057d8:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4057dc:	ldr	x10, [x10, #1168]
  4057e0:	cmp	x8, #0x0
  4057e4:	csel	x8, x9, x8, eq  // eq = none
  4057e8:	adrp	x21, 458000 <_bfd_std_section+0x110>
  4057ec:	str	x8, [x21, #1240]
  4057f0:	add	x8, x10, x8
  4057f4:	lsl	x0, x8, #3
  4057f8:	str	w27, [sp, #4]
  4057fc:	bl	403290 <xmalloc@plt>
  405800:	ldr	x8, [x20, #1136]
  405804:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405808:	adrp	x10, 458000 <_bfd_std_section+0x110>
  40580c:	adrp	x11, 458000 <_bfd_std_section+0x110>
  405810:	add	x9, x9, #0x430
  405814:	add	x10, x10, #0x478
  405818:	cmp	x8, #0x0
  40581c:	str	x0, [x11, #1248]
  405820:	csel	x8, x10, x9, eq  // eq = none
  405824:	ldr	x20, [x21, #1240]
  405828:	ldr	x1, [x8]
  40582c:	mov	x25, x0
  405830:	lsl	x2, x20, #3
  405834:	bl	402f70 <memcpy@plt>
  405838:	cmp	x20, #0x1
  40583c:	b.lt	4058d0 <ferror@plt+0x2030>  // b.tstop
  405840:	adrp	x26, 458000 <_bfd_std_section+0x110>
  405844:	adrp	x22, 436000 <warn@@Base+0x4c6c>
  405848:	add	x27, x20, #0x1
  40584c:	mov	w20, #0x104                 	// #260
  405850:	add	x26, x26, #0x8
  405854:	add	x22, x22, #0x775
  405858:	mov	x28, x25
  40585c:	mov	x21, x25
  405860:	ldr	x23, [x21], #8
  405864:	ldr	x24, [x23, #8]
  405868:	cbz	x24, 4058c0 <ferror@plt+0x2020>
  40586c:	ldrb	w8, [x24]
  405870:	cbz	w8, 4058c0 <ferror@plt+0x2020>
  405874:	ldrh	w8, [x23, #24]
  405878:	tst	w8, w20
  40587c:	b.eq	4058a8 <ferror@plt+0x2008>  // b.none
  405880:	mov	w2, #0x4                   	// #4
  405884:	mov	x0, x24
  405888:	mov	x1, x22
  40588c:	bl	403210 <strncmp@plt>
  405890:	cbz	w0, 4058a8 <ferror@plt+0x2008>
  405894:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405898:	mov	x0, x24
  40589c:	add	x1, x1, #0x77a
  4058a0:	bl	4034b0 <strcmp@plt>
  4058a4:	cbnz	w0, 4058c0 <ferror@plt+0x2020>
  4058a8:	ldr	x8, [x23, #32]
  4058ac:	cmp	x8, x26
  4058b0:	b.eq	4058c0 <ferror@plt+0x2020>  // b.none
  4058b4:	ldrb	w8, [x8, #33]
  4058b8:	tbnz	w8, #4, 4058c0 <ferror@plt+0x2020>
  4058bc:	str	x23, [x28], #8
  4058c0:	sub	x27, x27, #0x1
  4058c4:	cmp	x27, #0x1
  4058c8:	b.gt	405860 <ferror@plt+0x1fc0>
  4058cc:	b	4058d4 <ferror@plt+0x2034>
  4058d0:	mov	x28, x25
  4058d4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4058d8:	ldr	x9, [x8, #1168]
  4058dc:	ldr	w27, [sp, #4]
  4058e0:	sub	x8, x28, x25
  4058e4:	asr	x8, x8, #3
  4058e8:	cmp	x9, #0x1
  4058ec:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4058f0:	adrp	x26, 458000 <_bfd_std_section+0x110>
  4058f4:	adrp	x28, 458000 <_bfd_std_section+0x110>
  4058f8:	adrp	x23, 458000 <_bfd_std_section+0x110>
  4058fc:	str	x8, [x10, #1240]
  405900:	b.lt	405924 <ferror@plt+0x2084>  // b.tstop
  405904:	ldr	x10, [x23, #1160]
  405908:	str	x10, [x25, x8, lsl #3]
  40590c:	add	x8, x8, #0x1
  405910:	subs	x9, x9, #0x1
  405914:	add	x10, x10, #0x30
  405918:	b.ne	405908 <ferror@plt+0x2068>  // b.any
  40591c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405920:	str	x8, [x9, #1240]
  405924:	adrp	x8, 457000 <_sch_istable+0x1c50>
  405928:	ldr	x1, [x8, #3816]
  40592c:	adrp	x2, 403000 <exit@plt>
  405930:	add	x2, x2, #0x880
  405934:	add	x0, sp, #0x40
  405938:	bl	403830 <init_disassemble_info@plt>
  40593c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405940:	adrp	x20, 458000 <_bfd_std_section+0x110>
  405944:	ldr	x9, [x9, #984]
  405948:	ldr	x0, [x20, #856]
  40594c:	add	x8, sp, #0x8
  405950:	adrp	x10, 407000 <ferror@plt+0x3760>
  405954:	str	x8, [sp, #80]
  405958:	adrp	x8, 407000 <ferror@plt+0x3760>
  40595c:	add	x10, x10, #0x8c8
  405960:	add	x8, x8, #0xa14
  405964:	adrp	x25, 458000 <_bfd_std_section+0x110>
  405968:	stp	x10, x8, [sp, #184]
  40596c:	stp	xzr, x9, [sp, #48]
  405970:	str	x19, [sp, #8]
  405974:	str	wzr, [sp, #16]
  405978:	stp	xzr, xzr, [sp, #24]
  40597c:	cbz	x0, 40598c <ferror@plt+0x20ec>
  405980:	bl	403610 <bfd_scan_arch@plt>
  405984:	cbz	x0, 405ccc <ferror@plt+0x242c>
  405988:	str	x0, [x19, #192]
  40598c:	adrp	x20, 456000 <memcpy@GLIBC_2.17>
  405990:	ldr	w8, [x20, #3048]
  405994:	cmp	w8, #0x2
  405998:	b.eq	4059c0 <ferror@plt+0x2120>  // b.none
  40599c:	mov	w0, #0x378                 	// #888
  4059a0:	bl	403290 <xmalloc@plt>
  4059a4:	ldr	x1, [x19, #8]
  4059a8:	mov	w2, #0x378                 	// #888
  4059ac:	mov	x21, x0
  4059b0:	bl	402f70 <memcpy@plt>
  4059b4:	ldr	w8, [x20, #3048]
  4059b8:	str	w8, [x21, #12]
  4059bc:	str	x21, [x19, #8]
  4059c0:	mov	x0, x19
  4059c4:	bl	403460 <bfd_get_arch@plt>
  4059c8:	ldr	x8, [x19, #8]
  4059cc:	mov	w21, w0
  4059d0:	mov	x0, x19
  4059d4:	ldr	w8, [x8, #12]
  4059d8:	cmp	w8, #0x0
  4059dc:	cset	w22, eq  // eq = none
  4059e0:	bl	403530 <bfd_get_mach@plt>
  4059e4:	mov	x2, x0
  4059e8:	mov	w0, w21
  4059ec:	mov	w1, w22
  4059f0:	mov	x3, x19
  4059f4:	bl	403520 <disassembler@plt>
  4059f8:	adrp	x24, 458000 <_bfd_std_section+0x110>
  4059fc:	str	x0, [sp, #40]
  405a00:	cbz	x0, 405a7c <ferror@plt+0x21dc>
  405a04:	ldr	x8, [x19, #8]
  405a08:	mov	x0, x19
  405a0c:	ldr	w8, [x8, #8]
  405a10:	str	w8, [sp, #88]
  405a14:	bl	403460 <bfd_get_arch@plt>
  405a18:	str	w0, [sp, #92]
  405a1c:	mov	x0, x19
  405a20:	bl	403530 <bfd_get_mach@plt>
  405a24:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405a28:	ldr	x8, [x8, #864]
  405a2c:	str	x0, [sp, #96]
  405a30:	mov	x0, x19
  405a34:	mov	x1, xzr
  405a38:	str	x8, [sp, #288]
  405a3c:	bl	4033e0 <bfd_octets_per_byte@plt>
  405a40:	adrp	x8, 434000 <warn@@Base+0x2c6c>
  405a44:	ldr	d0, [x8, #1792]
  405a48:	str	w0, [sp, #244]
  405a4c:	str	wzr, [sp, #256]
  405a50:	adrp	x20, 458000 <_bfd_std_section+0x110>
  405a54:	str	d0, [sp, #248]
  405a58:	ldr	x8, [x19, #8]
  405a5c:	ldr	w8, [x8, #12]
  405a60:	cbz	w8, 405ac0 <ferror@plt+0x2220>
  405a64:	cmp	w8, #0x1
  405a68:	adrp	x21, 458000 <_bfd_std_section+0x110>
  405a6c:	b.ne	405ad0 <ferror@plt+0x2230>  // b.any
  405a70:	str	w8, [sp, #104]
  405a74:	str	w8, [sp, #240]
  405a78:	b	405ad8 <ferror@plt+0x2238>
  405a7c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405a80:	add	x1, x1, #0x74e
  405a84:	mov	w2, #0x5                   	// #5
  405a88:	bl	403700 <dcgettext@plt>
  405a8c:	mov	x21, x0
  405a90:	mov	x0, x19
  405a94:	bl	403460 <bfd_get_arch@plt>
  405a98:	mov	x1, xzr
  405a9c:	bl	4034c0 <bfd_printable_arch_mach@plt>
  405aa0:	mov	x1, x0
  405aa4:	mov	x0, x21
  405aa8:	bl	430648 <ferror@plt+0x2cda8>
  405aac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405ab0:	mov	w9, #0x1                   	// #1
  405ab4:	str	w9, [x8, #936]
  405ab8:	adrp	x20, 458000 <_bfd_std_section+0x110>
  405abc:	b	405b90 <ferror@plt+0x22f0>
  405ac0:	str	wzr, [sp, #104]
  405ac4:	str	wzr, [sp, #240]
  405ac8:	adrp	x21, 458000 <_bfd_std_section+0x110>
  405acc:	b	405ad8 <ferror@plt+0x2238>
  405ad0:	mov	w8, #0x2                   	// #2
  405ad4:	str	w8, [sp, #104]
  405ad8:	add	x0, sp, #0x40
  405adc:	bl	403270 <disassemble_init_for_target@plt>
  405ae0:	ldr	x8, [x19, #8]
  405ae4:	mov	x0, x19
  405ae8:	ldr	x8, [x8, #856]
  405aec:	blr	x8
  405af0:	tbz	x0, #63, 405b00 <ferror@plt+0x2260>
  405af4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405af8:	ldrb	w8, [x8, #1064]
  405afc:	cbnz	w8, 405cc4 <ferror@plt+0x2424>
  405b00:	cmp	x0, #0x1
  405b04:	b.lt	405b4c <ferror@plt+0x22ac>  // b.tstop
  405b08:	bl	403290 <xmalloc@plt>
  405b0c:	str	x0, [sp, #24]
  405b10:	ldr	x8, [x19, #8]
  405b14:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405b18:	ldr	x2, [x9, #1144]
  405b1c:	mov	x1, x0
  405b20:	ldr	x8, [x8, #864]
  405b24:	mov	x0, x19
  405b28:	blr	x8
  405b2c:	str	x0, [sp, #32]
  405b30:	tbnz	x0, #63, 405cc4 <ferror@plt+0x2424>
  405b34:	mov	x1, x0
  405b38:	ldr	x0, [sp, #24]
  405b3c:	adrp	x3, 407000 <ferror@plt+0x3760>
  405b40:	add	x3, x3, #0xa54
  405b44:	mov	w2, #0x8                   	// #8
  405b48:	bl	4030e0 <qsort@plt>
  405b4c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405b50:	ldr	x8, [x21, #1248]
  405b54:	ldr	x9, [x9, #1240]
  405b58:	adrp	x1, 407000 <ferror@plt+0x3760>
  405b5c:	add	x1, x1, #0xa90
  405b60:	add	x2, sp, #0x40
  405b64:	mov	x0, x19
  405b68:	str	x8, [sp, #136]
  405b6c:	str	w9, [sp, #148]
  405b70:	bl	4037b0 <bfd_map_over_sections@plt>
  405b74:	ldr	x0, [sp, #24]
  405b78:	cbz	x0, 405b80 <ferror@plt+0x22e0>
  405b7c:	bl	403510 <free@plt>
  405b80:	ldr	x0, [x21, #1248]
  405b84:	bl	403510 <free@plt>
  405b88:	add	x0, sp, #0x40
  405b8c:	bl	403690 <disassemble_free_target@plt>
  405b90:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405b94:	ldrb	w8, [x8, #1016]
  405b98:	cmp	w8, #0x1
  405b9c:	b.ne	405c2c <ferror@plt+0x238c>  // b.any
  405ba0:	ldr	x1, [x28, #1072]
  405ba4:	ldr	x2, [x20, #1136]
  405ba8:	mov	w3, #0x1                   	// #1
  405bac:	mov	x0, x19
  405bb0:	bl	425624 <ferror@plt+0x21d84>
  405bb4:	cbz	x0, 405c18 <ferror@plt+0x2378>
  405bb8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  405bbc:	mov	x21, x0
  405bc0:	ldr	x3, [x28, #1072]
  405bc4:	ldr	x0, [x8, #3816]
  405bc8:	ldrb	w5, [x26, #1020]
  405bcc:	adrp	x4, 403000 <exit@plt>
  405bd0:	add	x4, x4, #0x5e0
  405bd4:	mov	x1, x21
  405bd8:	mov	x2, x19
  405bdc:	bl	421b5c <ferror@plt+0x1e2bc>
  405be0:	cbnz	w0, 405c0c <ferror@plt+0x236c>
  405be4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405be8:	add	x1, x1, #0x5b
  405bec:	mov	w2, #0x5                   	// #5
  405bf0:	mov	x0, xzr
  405bf4:	bl	403700 <dcgettext@plt>
  405bf8:	ldr	x1, [x19]
  405bfc:	bl	430648 <ferror@plt+0x2cda8>
  405c00:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405c04:	mov	w9, #0x1                   	// #1
  405c08:	str	w9, [x8, #936]
  405c0c:	mov	x0, x21
  405c10:	bl	403510 <free@plt>
  405c14:	b	405c2c <ferror@plt+0x238c>
  405c18:	ldrb	w8, [x25, #1024]
  405c1c:	tbnz	w8, #0, 405c2c <ferror@plt+0x238c>
  405c20:	bl	40d278 <ferror@plt+0x99d8>
  405c24:	mov	x0, x19
  405c28:	bl	406078 <ferror@plt+0x27d8>
  405c2c:	ldr	x0, [x28, #1072]
  405c30:	cbz	x0, 405c3c <ferror@plt+0x239c>
  405c34:	bl	403510 <free@plt>
  405c38:	str	xzr, [x28, #1072]
  405c3c:	adrp	x19, 458000 <_bfd_std_section+0x110>
  405c40:	ldr	x0, [x19, #1144]
  405c44:	cbz	x0, 405c50 <ferror@plt+0x23b0>
  405c48:	bl	403510 <free@plt>
  405c4c:	str	xzr, [x19, #1144]
  405c50:	ldr	x0, [x23, #1160]
  405c54:	cbz	x0, 405c60 <ferror@plt+0x23c0>
  405c58:	bl	403510 <free@plt>
  405c5c:	str	xzr, [x23, #1160]
  405c60:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405c64:	str	xzr, [x20, #1136]
  405c68:	str	xzr, [x24, #1152]
  405c6c:	str	xzr, [x8, #1168]
  405c70:	cbz	w27, 405c78 <ferror@plt+0x23d8>
  405c74:	bl	40ce30 <ferror@plt+0x9590>
  405c78:	ldp	x20, x19, [sp, #416]
  405c7c:	ldp	x22, x21, [sp, #400]
  405c80:	ldp	x24, x23, [sp, #384]
  405c84:	ldp	x26, x25, [sp, #368]
  405c88:	ldp	x28, x27, [sp, #352]
  405c8c:	ldp	x29, x30, [sp, #336]
  405c90:	add	sp, sp, #0x1b0
  405c94:	ret
  405c98:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405c9c:	add	x1, x1, #0x41e
  405ca0:	mov	w2, #0x5                   	// #5
  405ca4:	bl	403700 <dcgettext@plt>
  405ca8:	ldur	w8, [x29, #-20]
  405cac:	mov	x20, x0
  405cb0:	mov	w0, w8
  405cb4:	bl	403140 <ctf_errmsg@plt>
  405cb8:	mov	x1, x0
  405cbc:	mov	x0, x20
  405cc0:	bl	430648 <ferror@plt+0x2cda8>
  405cc4:	ldr	x0, [x19]
  405cc8:	bl	430548 <ferror@plt+0x2cca8>
  405ccc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405cd0:	add	x1, x1, #0x730
  405cd4:	mov	w2, #0x5                   	// #5
  405cd8:	bl	403700 <dcgettext@plt>
  405cdc:	ldr	x1, [x20, #856]
  405ce0:	bl	4305dc <ferror@plt+0x2cd3c>
  405ce4:	ldrb	w8, [x1, #33]
  405ce8:	tbnz	w8, #5, 405d14 <ferror@plt+0x2474>
  405cec:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405cf0:	ldr	x8, [x8, #888]
  405cf4:	ldr	x9, [x1, #40]
  405cf8:	add	x9, x9, x8
  405cfc:	str	x9, [x1, #40]
  405d00:	ldr	w9, [x2]
  405d04:	cbz	w9, 405d14 <ferror@plt+0x2474>
  405d08:	ldr	x9, [x1, #48]
  405d0c:	add	x8, x9, x8
  405d10:	str	x8, [x1, #48]
  405d14:	ret
  405d18:	stp	x29, x30, [sp, #-48]!
  405d1c:	stp	x22, x21, [sp, #16]
  405d20:	stp	x20, x19, [sp, #32]
  405d24:	ldrb	w8, [x0, #72]
  405d28:	mov	x29, sp
  405d2c:	tbnz	w8, #4, 405d40 <ferror@plt+0x24a0>
  405d30:	mov	x20, xzr
  405d34:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405d38:	str	xzr, [x8, #1136]
  405d3c:	b	405db4 <ferror@plt+0x2514>
  405d40:	ldr	x8, [x0, #8]
  405d44:	mov	x19, x0
  405d48:	ldr	x8, [x8, #496]
  405d4c:	blr	x8
  405d50:	tbnz	x0, #63, 405e0c <ferror@plt+0x256c>
  405d54:	mov	x20, x0
  405d58:	cbz	x0, 405d94 <ferror@plt+0x24f4>
  405d5c:	mov	x0, x19
  405d60:	bl	403440 <bfd_get_file_size@plt>
  405d64:	cmp	x0, #0x1
  405d68:	b.lt	405d88 <ferror@plt+0x24e8>  // b.tstop
  405d6c:	mov	x21, x0
  405d70:	cmp	x0, x20
  405d74:	b.ge	405d88 <ferror@plt+0x24e8>  // b.tcont
  405d78:	ldr	x8, [x19, #8]
  405d7c:	ldr	w8, [x8, #8]
  405d80:	cmp	w8, #0x10
  405d84:	b.ne	405dc8 <ferror@plt+0x2528>  // b.any
  405d88:	mov	x0, x20
  405d8c:	bl	403290 <xmalloc@plt>
  405d90:	mov	x20, x0
  405d94:	ldr	x8, [x19, #8]
  405d98:	mov	x0, x19
  405d9c:	mov	x1, x20
  405da0:	ldr	x8, [x8, #504]
  405da4:	blr	x8
  405da8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405dac:	str	x0, [x8, #1136]
  405db0:	tbnz	x0, #63, 405e40 <ferror@plt+0x25a0>
  405db4:	mov	x0, x20
  405db8:	ldp	x20, x19, [sp, #32]
  405dbc:	ldp	x22, x21, [sp, #16]
  405dc0:	ldp	x29, x30, [sp], #48
  405dc4:	ret
  405dc8:	ldr	x22, [x19]
  405dcc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405dd0:	add	x1, x1, #0x1aa
  405dd4:	mov	w2, #0x5                   	// #5
  405dd8:	mov	x0, xzr
  405ddc:	bl	403700 <dcgettext@plt>
  405de0:	mov	x3, x0
  405de4:	mov	x0, x22
  405de8:	mov	x1, x19
  405dec:	mov	x2, xzr
  405df0:	mov	x4, x20
  405df4:	mov	x5, x21
  405df8:	bl	4302f4 <ferror@plt+0x2ca54>
  405dfc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405e00:	mov	w9, #0x1                   	// #1
  405e04:	str	w9, [x8, #936]
  405e08:	b	405d30 <ferror@plt+0x2490>
  405e0c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405e10:	add	x1, x1, #0x173
  405e14:	mov	w2, #0x5                   	// #5
  405e18:	mov	x0, xzr
  405e1c:	bl	403700 <dcgettext@plt>
  405e20:	ldr	x1, [x19]
  405e24:	bl	430648 <ferror@plt+0x2cda8>
  405e28:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  405e2c:	add	x1, x1, #0x198
  405e30:	mov	w2, #0x5                   	// #5
  405e34:	mov	x0, xzr
  405e38:	bl	403700 <dcgettext@plt>
  405e3c:	bl	430548 <ferror@plt+0x2cca8>
  405e40:	ldr	x0, [x19]
  405e44:	bl	430548 <ferror@plt+0x2cca8>
  405e48:	stp	x29, x30, [sp, #-96]!
  405e4c:	adrp	x10, 458000 <_bfd_std_section+0x110>
  405e50:	adrp	x11, 458000 <_bfd_std_section+0x110>
  405e54:	stp	x28, x27, [sp, #16]
  405e58:	stp	x26, x25, [sp, #32]
  405e5c:	stp	x24, x23, [sp, #48]
  405e60:	stp	x22, x21, [sp, #64]
  405e64:	stp	x20, x19, [sp, #80]
  405e68:	cmp	w0, #0x0
  405e6c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  405e70:	add	x10, x10, #0x470
  405e74:	add	x11, x11, #0x480
  405e78:	adrp	x9, 458000 <_bfd_std_section+0x110>
  405e7c:	ldr	x22, [x8, #1072]
  405e80:	csel	x8, x10, x11, eq  // eq = none
  405e84:	ldr	x23, [x9, #1144]
  405e88:	ldr	x25, [x8]
  405e8c:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  405e90:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  405e94:	add	x8, x8, #0x8f5
  405e98:	add	x9, x9, #0x8fd
  405e9c:	mov	w20, w0
  405ea0:	csel	x0, x9, x8, eq  // eq = none
  405ea4:	mov	x29, sp
  405ea8:	bl	403450 <puts@plt>
  405eac:	cbz	x25, 40603c <ferror@plt+0x279c>
  405eb0:	cmp	x25, #0x1
  405eb4:	b.lt	406054 <ferror@plt+0x27b4>  // b.tstop
  405eb8:	cmp	w20, #0x0
  405ebc:	adrp	x20, 436000 <warn@@Base+0x4c6c>
  405ec0:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  405ec4:	mov	x19, xzr
  405ec8:	add	x20, x20, #0x371
  405ecc:	add	x21, x21, #0x397
  405ed0:	adrp	x26, 458000 <_bfd_std_section+0x110>
  405ed4:	adrp	x27, 458000 <_bfd_std_section+0x110>
  405ed8:	csel	x28, x22, x23, eq  // eq = none
  405edc:	adrp	x24, 457000 <_sch_istable+0x1c50>
  405ee0:	ldr	x8, [x28, x19, lsl #3]
  405ee4:	cbz	x8, 405f8c <ferror@plt+0x26ec>
  405ee8:	ldr	x22, [x8]
  405eec:	cbz	x22, 405f9c <ferror@plt+0x26fc>
  405ef0:	ldr	x0, [x8, #32]
  405ef4:	bl	4066d0 <ferror@plt+0x2e30>
  405ef8:	cbz	w0, 40602c <ferror@plt+0x278c>
  405efc:	ldr	w8, [x26, #1092]
  405f00:	cbz	w8, 405fd4 <ferror@plt+0x2734>
  405f04:	ldrb	w8, [x27, #880]
  405f08:	ldr	x2, [x28, x19, lsl #3]
  405f0c:	cmp	w8, #0x1
  405f10:	b.ne	405fb8 <ferror@plt+0x2718>  // b.any
  405f14:	ldr	x23, [x2, #8]
  405f18:	cbz	x23, 405fb8 <ferror@plt+0x2718>
  405f1c:	ldrb	w8, [x23]
  405f20:	cbz	w8, 405fb8 <ferror@plt+0x2718>
  405f24:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  405f28:	ldr	w2, [x8, #3024]
  405f2c:	mov	x0, x22
  405f30:	mov	x1, x23
  405f34:	mov	x20, x26
  405f38:	mov	x26, x21
  405f3c:	mov	x21, x27
  405f40:	mov	x27, x24
  405f44:	bl	4035e0 <bfd_demangle@plt>
  405f48:	cbz	x0, 405ff0 <ferror@plt+0x2750>
  405f4c:	ldr	x8, [x28, x19, lsl #3]
  405f50:	mov	x24, x0
  405f54:	mov	w3, #0x2                   	// #2
  405f58:	str	x0, [x8, #8]
  405f5c:	ldr	x8, [x22, #8]
  405f60:	ldr	x1, [x27, #3816]
  405f64:	ldr	x2, [x28, x19, lsl #3]
  405f68:	mov	x0, x22
  405f6c:	ldr	x8, [x8, #520]
  405f70:	blr	x8
  405f74:	ldr	x8, [x28, x19, lsl #3]
  405f78:	mov	x0, x24
  405f7c:	mov	x24, x27
  405f80:	str	x23, [x8, #8]
  405f84:	bl	403510 <free@plt>
  405f88:	b	406010 <ferror@plt+0x2770>
  405f8c:	mov	w2, #0x5                   	// #5
  405f90:	mov	x0, xzr
  405f94:	mov	x1, x20
  405f98:	b	405fa8 <ferror@plt+0x2708>
  405f9c:	mov	w2, #0x5                   	// #5
  405fa0:	mov	x0, xzr
  405fa4:	mov	x1, x21
  405fa8:	bl	403700 <dcgettext@plt>
  405fac:	mov	x1, x19
  405fb0:	bl	4037a0 <printf@plt>
  405fb4:	b	40602c <ferror@plt+0x278c>
  405fb8:	ldr	x8, [x22, #8]
  405fbc:	ldr	x1, [x24, #3816]
  405fc0:	mov	w3, #0x2                   	// #2
  405fc4:	mov	x0, x22
  405fc8:	ldr	x8, [x8, #520]
  405fcc:	blr	x8
  405fd0:	b	406024 <ferror@plt+0x2784>
  405fd4:	ldr	x8, [x22, #8]
  405fd8:	ldr	x1, [x28, x19, lsl #3]
  405fdc:	mov	x0, x22
  405fe0:	ldr	x8, [x8, #552]
  405fe4:	blr	x8
  405fe8:	cbnz	w0, 40602c <ferror@plt+0x278c>
  405fec:	b	405f04 <ferror@plt+0x2664>
  405ff0:	ldr	x8, [x22, #8]
  405ff4:	ldr	x1, [x27, #3816]
  405ff8:	ldr	x2, [x28, x19, lsl #3]
  405ffc:	mov	w3, #0x2                   	// #2
  406000:	ldr	x8, [x8, #520]
  406004:	mov	x0, x22
  406008:	mov	x24, x27
  40600c:	blr	x8
  406010:	mov	x27, x21
  406014:	mov	x21, x26
  406018:	mov	x26, x20
  40601c:	adrp	x20, 436000 <warn@@Base+0x4c6c>
  406020:	add	x20, x20, #0x371
  406024:	mov	w0, #0xa                   	// #10
  406028:	bl	403800 <putchar@plt>
  40602c:	add	x19, x19, #0x1
  406030:	cmp	x25, x19
  406034:	b.ne	405ee0 <ferror@plt+0x2640>  // b.any
  406038:	b	406054 <ferror@plt+0x27b4>
  40603c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  406040:	add	x1, x1, #0xd56
  406044:	mov	w2, #0x5                   	// #5
  406048:	mov	x0, xzr
  40604c:	bl	403700 <dcgettext@plt>
  406050:	bl	4037a0 <printf@plt>
  406054:	ldp	x20, x19, [sp, #80]
  406058:	ldp	x22, x21, [sp, #64]
  40605c:	ldp	x24, x23, [sp, #48]
  406060:	ldp	x26, x25, [sp, #32]
  406064:	ldp	x28, x27, [sp, #16]
  406068:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  40606c:	add	x0, x0, #0x31b
  406070:	ldp	x29, x30, [sp], #96
  406074:	b	403450 <puts@plt>
  406078:	stp	x29, x30, [sp, #-32]!
  40607c:	stp	x20, x19, [sp, #16]
  406080:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  406084:	ldr	x8, [x8, #696]
  406088:	mov	x19, x0
  40608c:	mov	x29, sp
  406090:	cbz	x8, 4060ac <ferror@plt+0x280c>
  406094:	mov	x0, x19
  406098:	bl	403460 <bfd_get_arch@plt>
  40609c:	cmp	w0, #0x1d
  4060a0:	b.ne	4060d0 <ferror@plt+0x2830>  // b.any
  4060a4:	mov	w8, #0x4                   	// #4
  4060a8:	b	4060dc <ferror@plt+0x283c>
  4060ac:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4060b0:	add	x1, x1, #0x3ca
  4060b4:	mov	w2, #0x5                   	// #5
  4060b8:	mov	x0, xzr
  4060bc:	bl	403700 <dcgettext@plt>
  4060c0:	ldr	x1, [x19]
  4060c4:	ldp	x20, x19, [sp, #16]
  4060c8:	ldp	x29, x30, [sp], #32
  4060cc:	b	431394 <warn@@Base>
  4060d0:	mov	x0, x19
  4060d4:	bl	403870 <bfd_arch_bits_per_address@plt>
  4060d8:	lsr	w8, w0, #3
  4060dc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4060e0:	mov	x0, x19
  4060e4:	str	w8, [x9, #636]
  4060e8:	bl	403460 <bfd_get_arch@plt>
  4060ec:	mov	w20, w0
  4060f0:	mov	x0, x19
  4060f4:	bl	403530 <bfd_get_mach@plt>
  4060f8:	mov	x1, x0
  4060fc:	mov	w0, w20
  406100:	bl	40ad7c <ferror@plt+0x74dc>
  406104:	mov	x0, x19
  406108:	ldp	x20, x19, [sp, #16]
  40610c:	adrp	x1, 406000 <ferror@plt+0x2760>
  406110:	add	x1, x1, #0x728
  406114:	mov	x2, xzr
  406118:	ldp	x29, x30, [sp], #32
  40611c:	b	4037b0 <bfd_map_over_sections@plt>
  406120:	stp	x29, x30, [sp, #-32]!
  406124:	stp	x20, x19, [sp, #16]
  406128:	ldrb	w8, [x1, #34]
  40612c:	mov	x29, sp
  406130:	tbnz	w8, #4, 406160 <ferror@plt+0x28c0>
  406134:	mov	x0, x1
  406138:	mov	x20, x1
  40613c:	mov	x19, x2
  406140:	bl	4066d0 <ferror@plt+0x2e30>
  406144:	cbz	w0, 406160 <ferror@plt+0x28c0>
  406148:	ldr	x0, [x20]
  40614c:	bl	402fd0 <strlen@plt>
  406150:	ldr	w8, [x19]
  406154:	cmp	w8, w0
  406158:	b.ge	406160 <ferror@plt+0x28c0>  // b.tcont
  40615c:	str	w0, [x19]
  406160:	ldp	x20, x19, [sp, #16]
  406164:	ldp	x29, x30, [sp], #32
  406168:	ret
  40616c:	stp	x29, x30, [sp, #-64]!
  406170:	stp	x24, x23, [sp, #16]
  406174:	stp	x22, x21, [sp, #32]
  406178:	stp	x20, x19, [sp, #48]
  40617c:	mov	x29, sp
  406180:	mov	x21, x2
  406184:	mov	x19, x1
  406188:	mov	x20, x0
  40618c:	bl	4033e0 <bfd_octets_per_byte@plt>
  406190:	ldrb	w8, [x19, #34]
  406194:	tbnz	w8, #4, 406260 <ferror@plt+0x29c0>
  406198:	ldr	w21, [x21]
  40619c:	mov	w22, w0
  4061a0:	mov	x0, x19
  4061a4:	bl	4066d0 <ferror@plt+0x2e30>
  4061a8:	cbz	w0, 406260 <ferror@plt+0x29c0>
  4061ac:	ldr	x0, [x19]
  4061b0:	ldr	w23, [x19, #12]
  4061b4:	add	x24, x19, #0x20
  4061b8:	bl	4048f4 <ferror@plt+0x1054>
  4061bc:	ldr	x8, [x19, #56]
  4061c0:	mov	x3, x0
  4061c4:	mov	w9, w22
  4061c8:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4061cc:	udiv	x4, x8, x9
  4061d0:	add	x0, x0, #0x22e
  4061d4:	mov	w1, w23
  4061d8:	mov	w2, w21
  4061dc:	bl	4037a0 <printf@plt>
  4061e0:	adrp	x21, 457000 <_sch_istable+0x1c50>
  4061e4:	ldr	x1, [x21, #3816]
  4061e8:	ldr	x2, [x19, #40]
  4061ec:	mov	x0, x20
  4061f0:	bl	403760 <bfd_fprintf_vma@plt>
  4061f4:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4061f8:	add	x0, x0, #0x25d
  4061fc:	bl	4037a0 <printf@plt>
  406200:	ldr	x1, [x21, #3816]
  406204:	ldr	x2, [x19, #48]
  406208:	mov	x0, x20
  40620c:	bl	403760 <bfd_fprintf_vma@plt>
  406210:	ldr	x1, [x19, #144]
  406214:	ldr	w2, [x19, #112]
  406218:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  40621c:	add	x0, x0, #0x23f
  406220:	bl	4037a0 <printf@plt>
  406224:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406228:	ldrb	w8, [x8, #884]
  40622c:	tbnz	w8, #0, 40623c <ferror@plt+0x299c>
  406230:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406234:	add	x0, x0, #0x24e
  406238:	bl	4037a0 <printf@plt>
  40623c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406240:	add	x0, x0, #0x25d
  406244:	bl	4037a0 <printf@plt>
  406248:	ldr	w8, [x24]
  40624c:	tbnz	w8, #8, 406274 <ferror@plt+0x29d4>
  406250:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406254:	add	x21, x21, #0x850
  406258:	tbnz	w8, #0, 4062a0 <ferror@plt+0x2a00>
  40625c:	b	4062c4 <ferror@plt+0x2a24>
  406260:	ldp	x20, x19, [sp, #48]
  406264:	ldp	x22, x21, [sp, #32]
  406268:	ldp	x24, x23, [sp, #16]
  40626c:	ldp	x29, x30, [sp], #64
  406270:	ret
  406274:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406278:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40627c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406280:	add	x0, x0, #0xc2c
  406284:	add	x1, x1, #0x850
  406288:	add	x2, x2, #0x33e
  40628c:	bl	4037a0 <printf@plt>
  406290:	ldr	w8, [x24]
  406294:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406298:	add	x21, x21, #0x95
  40629c:	tbz	w8, #0, 4062c4 <ferror@plt+0x2a24>
  4062a0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4062a4:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4062a8:	add	x0, x0, #0xc2c
  4062ac:	add	x2, x2, #0x260
  4062b0:	mov	x1, x21
  4062b4:	bl	4037a0 <printf@plt>
  4062b8:	ldr	w8, [x24]
  4062bc:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4062c0:	add	x21, x21, #0x95
  4062c4:	tbnz	w8, #7, 4063f4 <ferror@plt+0x2b54>
  4062c8:	tbnz	w8, #1, 40641c <ferror@plt+0x2b7c>
  4062cc:	tbnz	w8, #2, 406444 <ferror@plt+0x2ba4>
  4062d0:	tbnz	w8, #3, 40646c <ferror@plt+0x2bcc>
  4062d4:	tbnz	w8, #4, 406494 <ferror@plt+0x2bf4>
  4062d8:	tbnz	w8, #5, 4064bc <ferror@plt+0x2c1c>
  4062dc:	tbnz	w8, #6, 4064e4 <ferror@plt+0x2c44>
  4062e0:	tbnz	w8, #13, 40650c <ferror@plt+0x2c6c>
  4062e4:	tbnz	w8, #9, 406534 <ferror@plt+0x2c94>
  4062e8:	tbnz	w8, #15, 40655c <ferror@plt+0x2cbc>
  4062ec:	tbz	w8, #16, 406310 <ferror@plt+0x2a70>
  4062f0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4062f4:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4062f8:	add	x0, x0, #0xc2c
  4062fc:	add	x2, x2, #0x29c
  406300:	mov	x1, x21
  406304:	bl	4037a0 <printf@plt>
  406308:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40630c:	add	x21, x21, #0x95
  406310:	mov	x0, x20
  406314:	bl	403460 <bfd_get_arch@plt>
  406318:	cmp	w0, #0x26
  40631c:	b.ne	406370 <ferror@plt+0x2ad0>  // b.any
  406320:	ldr	w8, [x24]
  406324:	tbz	w8, #28, 40634c <ferror@plt+0x2aac>
  406328:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40632c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406330:	add	x0, x0, #0xc2c
  406334:	add	x2, x2, #0x2a9
  406338:	mov	x1, x21
  40633c:	bl	4037a0 <printf@plt>
  406340:	ldr	w8, [x24]
  406344:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406348:	add	x21, x21, #0x95
  40634c:	tbz	w8, #29, 406370 <ferror@plt+0x2ad0>
  406350:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406354:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406358:	add	x0, x0, #0xc2c
  40635c:	add	x2, x2, #0x2af
  406360:	mov	x1, x21
  406364:	bl	4037a0 <printf@plt>
  406368:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40636c:	add	x21, x21, #0x95
  406370:	ldrb	w8, [x24, #2]
  406374:	tbz	w8, #6, 406398 <ferror@plt+0x2af8>
  406378:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40637c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406380:	add	x0, x0, #0xc2c
  406384:	add	x2, x2, #0x2b5
  406388:	mov	x1, x21
  40638c:	bl	4037a0 <printf@plt>
  406390:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406394:	add	x21, x21, #0x95
  406398:	ldr	x8, [x20, #8]
  40639c:	ldr	w8, [x8, #8]
  4063a0:	cmp	w8, #0x5
  4063a4:	b.eq	406588 <ferror@plt+0x2ce8>  // b.none
  4063a8:	cmp	w8, #0x2
  4063ac:	b.ne	4065d8 <ferror@plt+0x2d38>  // b.any
  4063b0:	ldr	w8, [x24]
  4063b4:	tbz	w8, #27, 4063dc <ferror@plt+0x2b3c>
  4063b8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4063bc:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4063c0:	add	x0, x0, #0xc2c
  4063c4:	add	x2, x2, #0x2c0
  4063c8:	mov	x1, x21
  4063cc:	bl	4037a0 <printf@plt>
  4063d0:	ldr	w8, [x24]
  4063d4:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4063d8:	add	x21, x21, #0x95
  4063dc:	tbz	w8, #30, 4065d8 <ferror@plt+0x2d38>
  4063e0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4063e4:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4063e8:	add	x0, x0, #0xc2c
  4063ec:	add	x2, x2, #0x2c7
  4063f0:	b	4065c8 <ferror@plt+0x2d28>
  4063f4:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4063f8:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4063fc:	add	x0, x0, #0xc2c
  406400:	add	x2, x2, #0x266
  406404:	mov	x1, x21
  406408:	bl	4037a0 <printf@plt>
  40640c:	ldr	w8, [x24]
  406410:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406414:	add	x21, x21, #0x95
  406418:	tbz	w8, #1, 4062cc <ferror@plt+0x2a2c>
  40641c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406420:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406424:	add	x0, x0, #0xc2c
  406428:	add	x2, x2, #0x28f
  40642c:	mov	x1, x21
  406430:	bl	4037a0 <printf@plt>
  406434:	ldr	w8, [x24]
  406438:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40643c:	add	x21, x21, #0x95
  406440:	tbz	w8, #2, 4062d0 <ferror@plt+0x2a30>
  406444:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406448:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  40644c:	add	x0, x0, #0xc2c
  406450:	add	x2, x2, #0xab
  406454:	mov	x1, x21
  406458:	bl	4037a0 <printf@plt>
  40645c:	ldr	w8, [x24]
  406460:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406464:	add	x21, x21, #0x95
  406468:	tbz	w8, #3, 4062d4 <ferror@plt+0x2a34>
  40646c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406470:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406474:	add	x0, x0, #0xc2c
  406478:	add	x2, x2, #0x272
  40647c:	mov	x1, x21
  406480:	bl	4037a0 <printf@plt>
  406484:	ldr	w8, [x24]
  406488:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40648c:	add	x21, x21, #0x95
  406490:	tbz	w8, #4, 4062d8 <ferror@plt+0x2a38>
  406494:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406498:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  40649c:	add	x0, x0, #0xc2c
  4064a0:	add	x2, x2, #0x2d9
  4064a4:	mov	x1, x21
  4064a8:	bl	4037a0 <printf@plt>
  4064ac:	ldr	w8, [x24]
  4064b0:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4064b4:	add	x21, x21, #0x95
  4064b8:	tbz	w8, #5, 4062dc <ferror@plt+0x2a3c>
  4064bc:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4064c0:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4064c4:	add	x0, x0, #0xc2c
  4064c8:	add	x2, x2, #0x2bb
  4064cc:	mov	x1, x21
  4064d0:	bl	4037a0 <printf@plt>
  4064d4:	ldr	w8, [x24]
  4064d8:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4064dc:	add	x21, x21, #0x95
  4064e0:	tbz	w8, #6, 4062e0 <ferror@plt+0x2a40>
  4064e4:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4064e8:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4064ec:	add	x0, x0, #0xc2c
  4064f0:	add	x2, x2, #0x27b
  4064f4:	mov	x1, x21
  4064f8:	bl	4037a0 <printf@plt>
  4064fc:	ldr	w8, [x24]
  406500:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406504:	add	x21, x21, #0x95
  406508:	tbz	w8, #13, 4062e4 <ferror@plt+0x2a44>
  40650c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406510:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406514:	add	x0, x0, #0xc2c
  406518:	add	x2, x2, #0x27f
  40651c:	mov	x1, x21
  406520:	bl	4037a0 <printf@plt>
  406524:	ldr	w8, [x24]
  406528:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40652c:	add	x21, x21, #0x95
  406530:	tbz	w8, #9, 4062e8 <ferror@plt+0x2a48>
  406534:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406538:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  40653c:	add	x0, x0, #0xc2c
  406540:	add	x2, x2, #0x289
  406544:	mov	x1, x21
  406548:	bl	4037a0 <printf@plt>
  40654c:	ldr	w8, [x24]
  406550:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406554:	add	x21, x21, #0x95
  406558:	tbz	w8, #15, 4062ec <ferror@plt+0x2a4c>
  40655c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406560:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406564:	add	x0, x0, #0xc2c
  406568:	add	x2, x2, #0x294
  40656c:	mov	x1, x21
  406570:	bl	4037a0 <printf@plt>
  406574:	ldr	w8, [x24]
  406578:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40657c:	add	x21, x21, #0x95
  406580:	tbnz	w8, #16, 4062f0 <ferror@plt+0x2a50>
  406584:	b	406310 <ferror@plt+0x2a70>
  406588:	ldr	w8, [x24]
  40658c:	tbz	w8, #30, 4065b4 <ferror@plt+0x2d14>
  406590:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406594:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406598:	add	x0, x0, #0xc2c
  40659c:	add	x2, x2, #0x2ce
  4065a0:	mov	x1, x21
  4065a4:	bl	4037a0 <printf@plt>
  4065a8:	ldr	w8, [x24]
  4065ac:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4065b0:	add	x21, x21, #0x95
  4065b4:	tbz	w8, #31, 4065d8 <ferror@plt+0x2d38>
  4065b8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4065bc:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4065c0:	add	x0, x0, #0xc2c
  4065c4:	add	x2, x2, #0x2d5
  4065c8:	mov	x1, x21
  4065cc:	bl	4037a0 <printf@plt>
  4065d0:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4065d4:	add	x21, x21, #0x95
  4065d8:	ldr	w8, [x24]
  4065dc:	tbz	w8, #10, 406604 <ferror@plt+0x2d64>
  4065e0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4065e4:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  4065e8:	add	x0, x0, #0xc2c
  4065ec:	add	x2, x2, #0x2de
  4065f0:	mov	x1, x21
  4065f4:	bl	4037a0 <printf@plt>
  4065f8:	ldr	w8, [x24]
  4065fc:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406600:	add	x21, x21, #0x95
  406604:	tbz	w8, #25, 406628 <ferror@plt+0x2d88>
  406608:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40660c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406610:	add	x0, x0, #0xc2c
  406614:	add	x2, x2, #0x2eb
  406618:	mov	x1, x21
  40661c:	bl	4037a0 <printf@plt>
  406620:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  406624:	add	x21, x21, #0x95
  406628:	mov	x0, x20
  40662c:	bl	403460 <bfd_get_arch@plt>
  406630:	cmp	w0, #0x34
  406634:	b.ne	406660 <ferror@plt+0x2dc0>  // b.any
  406638:	ldrb	w8, [x24, #3]
  40663c:	tbz	w8, #5, 406660 <ferror@plt+0x2dc0>
  406640:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  406644:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406648:	add	x0, x0, #0xc2c
  40664c:	add	x2, x2, #0x2f1
  406650:	mov	x1, x21
  406654:	bl	4037a0 <printf@plt>
  406658:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40665c:	add	x21, x21, #0x95
  406660:	ldr	w8, [x24]
  406664:	tbz	w8, #17, 4066b8 <ferror@plt+0x2e18>
  406668:	adrp	x9, 434000 <warn@@Base+0x2c6c>
  40666c:	ubfx	x8, x8, #18, #2
  406670:	add	x9, x9, #0x818
  406674:	ldr	x2, [x9, x8, lsl #3]
  406678:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40667c:	add	x0, x0, #0xc2c
  406680:	mov	x1, x21
  406684:	bl	4037a0 <printf@plt>
  406688:	ldr	x8, [x20, #8]
  40668c:	ldr	w8, [x8, #8]
  406690:	cmp	w8, #0x2
  406694:	b.ne	4066b8 <ferror@plt+0x2e18>  // b.any
  406698:	ldr	x8, [x19, #224]
  40669c:	cbz	x8, 4066b8 <ferror@plt+0x2e18>
  4066a0:	ldr	x8, [x8, #64]
  4066a4:	cbz	x8, 4066b8 <ferror@plt+0x2e18>
  4066a8:	ldp	x1, x2, [x8]
  4066ac:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4066b0:	add	x0, x0, #0x347
  4066b4:	bl	4037a0 <printf@plt>
  4066b8:	ldp	x20, x19, [sp, #48]
  4066bc:	ldp	x22, x21, [sp, #32]
  4066c0:	ldp	x24, x23, [sp, #16]
  4066c4:	mov	w0, #0xa                   	// #10
  4066c8:	ldp	x29, x30, [sp], #64
  4066cc:	b	403800 <putchar@plt>
  4066d0:	stp	x29, x30, [sp, #-32]!
  4066d4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4066d8:	stp	x20, x19, [sp, #16]
  4066dc:	ldr	x20, [x8, #1096]
  4066e0:	mov	x29, sp
  4066e4:	cbz	x20, 40670c <ferror@plt+0x2e6c>
  4066e8:	ldr	x19, [x0]
  4066ec:	ldr	x0, [x20]
  4066f0:	mov	x1, x19
  4066f4:	bl	4034b0 <strcmp@plt>
  4066f8:	cbz	w0, 406714 <ferror@plt+0x2e74>
  4066fc:	ldr	x20, [x20, #16]
  406700:	cbnz	x20, 4066ec <ferror@plt+0x2e4c>
  406704:	mov	w0, wzr
  406708:	b	40671c <ferror@plt+0x2e7c>
  40670c:	mov	w0, #0x1                   	// #1
  406710:	b	40671c <ferror@plt+0x2e7c>
  406714:	mov	w0, #0x1                   	// #1
  406718:	str	w0, [x20, #8]
  40671c:	ldp	x20, x19, [sp, #16]
  406720:	ldp	x29, x30, [sp], #32
  406724:	ret
  406728:	stp	x29, x30, [sp, #-80]!
  40672c:	stp	x24, x23, [sp, #32]
  406730:	stp	x22, x21, [sp, #48]
  406734:	stp	x20, x19, [sp, #64]
  406738:	ldr	x22, [x1]
  40673c:	mov	x21, x1
  406740:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406744:	mov	x20, x0
  406748:	add	x1, x1, #0x400
  40674c:	mov	w2, #0x11                  	// #17
  406750:	mov	x0, x22
  406754:	str	x25, [sp, #16]
  406758:	mov	x29, sp
  40675c:	bl	403210 <strncmp@plt>
  406760:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  406764:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  406768:	add	x8, x8, #0x412
  40676c:	cmp	w0, #0x0
  406770:	add	x9, x9, #0xbf8
  406774:	mov	x19, xzr
  406778:	csel	x22, x8, x22, eq  // eq = none
  40677c:	add	x25, x9, #0x58
  406780:	ldur	x23, [x25, #-88]
  406784:	mov	x1, x22
  406788:	mov	x0, x23
  40678c:	bl	4034b0 <strcmp@plt>
  406790:	mov	w24, w0
  406794:	cbz	w0, 4067a8 <ferror@plt+0x2f08>
  406798:	ldur	x0, [x25, #-80]
  40679c:	mov	x1, x22
  4067a0:	bl	4034b0 <strcmp@plt>
  4067a4:	cbnz	w0, 4067b8 <ferror@plt+0x2f18>
  4067a8:	ldr	x8, [x25, #8]
  4067ac:	cbz	x8, 4067b8 <ferror@plt+0x2f18>
  4067b0:	ldr	w8, [x8]
  4067b4:	cbnz	w8, 4067e0 <ferror@plt+0x2f40>
  4067b8:	add	x19, x19, #0x1
  4067bc:	cmp	x19, #0x2b
  4067c0:	add	x25, x25, #0x70
  4067c4:	b.ne	406780 <ferror@plt+0x2ee0>  // b.any
  4067c8:	ldp	x20, x19, [sp, #64]
  4067cc:	ldp	x22, x21, [sp, #48]
  4067d0:	ldp	x24, x23, [sp, #32]
  4067d4:	ldr	x25, [sp, #16]
  4067d8:	ldp	x29, x30, [sp], #80
  4067dc:	ret
  4067e0:	cbz	w24, 4067f0 <ferror@plt+0x2f50>
  4067e4:	ldur	x8, [x25, #-80]
  4067e8:	stur	x8, [x25, #-72]
  4067ec:	b	4067f4 <ferror@plt+0x2f54>
  4067f0:	stur	x23, [x25, #-72]
  4067f4:	mov	w0, w19
  4067f8:	mov	x1, x21
  4067fc:	mov	x2, x20
  406800:	bl	403ab8 <ferror@plt+0x218>
  406804:	cbz	w0, 4067c8 <ferror@plt+0x2f28>
  406808:	ldr	x8, [x25]
  40680c:	sub	x0, x25, #0x58
  406810:	mov	x1, x20
  406814:	blr	x8
  406818:	cbz	w19, 4067c8 <ferror@plt+0x2f28>
  40681c:	cmp	w19, #0x3
  406820:	b.eq	4067c8 <ferror@plt+0x2f28>  // b.none
  406824:	mov	w0, w19
  406828:	ldp	x20, x19, [sp, #64]
  40682c:	ldp	x22, x21, [sp, #48]
  406830:	ldp	x24, x23, [sp, #32]
  406834:	ldr	x25, [sp, #16]
  406838:	ldp	x29, x30, [sp], #80
  40683c:	b	403cd0 <ferror@plt+0x430>
  406840:	sub	sp, sp, #0x40
  406844:	stp	x29, x30, [sp, #16]
  406848:	stp	x22, x21, [sp, #32]
  40684c:	stp	x20, x19, [sp, #48]
  406850:	add	x29, sp, #0x10
  406854:	mov	x21, x2
  406858:	mov	x19, x1
  40685c:	mov	x20, x0
  406860:	bl	4032e0 <bfd_get_section_by_name@plt>
  406864:	cbz	x0, 406890 <ferror@plt+0x2ff0>
  406868:	mov	x22, x0
  40686c:	add	x2, sp, #0x8
  406870:	mov	x0, x20
  406874:	mov	x1, x22
  406878:	bl	403110 <bfd_malloc_and_get_section@plt>
  40687c:	cbz	w0, 4068bc <ferror@plt+0x301c>
  406880:	ldr	x8, [x22, #56]
  406884:	str	x8, [x21]
  406888:	ldr	x0, [sp, #8]
  40688c:	b	40690c <ferror@plt+0x306c>
  406890:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406894:	add	x1, x1, #0x451
  406898:	mov	w2, #0x5                   	// #5
  40689c:	bl	403700 <dcgettext@plt>
  4068a0:	mov	x20, x0
  4068a4:	mov	x0, x19
  4068a8:	bl	4048f4 <ferror@plt+0x1054>
  4068ac:	mov	x1, x0
  4068b0:	mov	x0, x20
  4068b4:	bl	4037a0 <printf@plt>
  4068b8:	b	406908 <ferror@plt+0x3068>
  4068bc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4068c0:	add	x1, x1, #0x469
  4068c4:	mov	w2, #0x5                   	// #5
  4068c8:	mov	x0, xzr
  4068cc:	bl	403700 <dcgettext@plt>
  4068d0:	ldr	x20, [x20]
  4068d4:	mov	x21, x0
  4068d8:	bl	403250 <bfd_get_error@plt>
  4068dc:	bl	4036e0 <bfd_errmsg@plt>
  4068e0:	mov	x3, x0
  4068e4:	mov	x0, x21
  4068e8:	mov	x1, x19
  4068ec:	mov	x2, x20
  4068f0:	bl	430648 <ferror@plt+0x2cda8>
  4068f4:	ldr	x0, [sp, #8]
  4068f8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4068fc:	mov	w9, #0x1                   	// #1
  406900:	str	w9, [x8, #936]
  406904:	bl	403510 <free@plt>
  406908:	mov	x0, xzr
  40690c:	ldp	x20, x19, [sp, #48]
  406910:	ldp	x22, x21, [sp, #32]
  406914:	ldp	x29, x30, [sp, #16]
  406918:	add	sp, sp, #0x40
  40691c:	ret
  406920:	sub	sp, sp, #0x90
  406924:	adrp	x8, 434000 <warn@@Base+0x2c6c>
  406928:	add	x8, x8, #0x7d8
  40692c:	ldp	q0, q2, [x8]
  406930:	ldp	q1, q3, [x8, #32]
  406934:	stp	x22, x21, [sp, #112]
  406938:	mov	x21, x1
  40693c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406940:	stp	x20, x19, [sp, #128]
  406944:	mov	x19, x0
  406948:	add	x1, x1, #0x4d1
  40694c:	mov	x0, x21
  406950:	stp	x29, x30, [sp, #64]
  406954:	str	x25, [sp, #80]
  406958:	stp	x24, x23, [sp, #96]
  40695c:	add	x29, sp, #0x40
  406960:	mov	x20, x2
  406964:	stp	q0, q2, [sp]
  406968:	stp	q1, q3, [sp, #32]
  40696c:	bl	4034b0 <strcmp@plt>
  406970:	cbz	w0, 4069ac <ferror@plt+0x310c>
  406974:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406978:	add	x1, x1, #0x4d6
  40697c:	mov	w2, #0x5                   	// #5
  406980:	mov	x0, xzr
  406984:	bl	403700 <dcgettext@plt>
  406988:	mov	x22, x0
  40698c:	mov	x0, x21
  406990:	bl	4048f4 <ferror@plt+0x1054>
  406994:	mov	x1, x0
  406998:	mov	x0, x22
  40699c:	bl	4037a0 <printf@plt>
  4069a0:	mov	x0, x19
  4069a4:	mov	x1, x20
  4069a8:	bl	403860 <ctf_import@plt>
  4069ac:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4069b0:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  4069b4:	adrp	x22, 406000 <ferror@plt+0x2760>
  4069b8:	adrp	x23, 436000 <warn@@Base+0x4c6c>
  4069bc:	mov	x20, xzr
  4069c0:	add	x1, x1, #0x48d
  4069c4:	mov	x25, sp
  4069c8:	add	x21, x21, #0x4f0
  4069cc:	add	x22, x22, #0xaa8
  4069d0:	add	x23, x23, #0x25b
  4069d4:	mov	x0, x21
  4069d8:	str	xzr, [x29, #24]
  4069dc:	bl	4037a0 <printf@plt>
  4069e0:	add	x1, x29, #0x18
  4069e4:	mov	x0, x19
  4069e8:	mov	w2, w20
  4069ec:	mov	x3, x22
  4069f0:	mov	x4, x23
  4069f4:	bl	403160 <ctf_dump@plt>
  4069f8:	cbz	x0, 406a30 <ferror@plt+0x3190>
  4069fc:	mov	x24, x0
  406a00:	mov	x0, x24
  406a04:	bl	403450 <puts@plt>
  406a08:	mov	x0, x24
  406a0c:	bl	403510 <free@plt>
  406a10:	add	x1, x29, #0x18
  406a14:	mov	x0, x19
  406a18:	mov	w2, w20
  406a1c:	mov	x3, x22
  406a20:	mov	x4, x23
  406a24:	bl	403160 <ctf_dump@plt>
  406a28:	mov	x24, x0
  406a2c:	cbnz	x0, 406a00 <ferror@plt+0x3160>
  406a30:	mov	x0, x19
  406a34:	bl	403070 <ctf_errno@plt>
  406a38:	cbnz	w0, 406a50 <ferror@plt+0x31b0>
  406a3c:	ldr	x1, [x25, #8]!
  406a40:	add	x20, x20, #0x1
  406a44:	ldrb	w8, [x1]
  406a48:	cbnz	w8, 4069d4 <ferror@plt+0x3134>
  406a4c:	b	406a88 <ferror@plt+0x31e8>
  406a50:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406a54:	add	x1, x1, #0x4f8
  406a58:	mov	w2, #0x5                   	// #5
  406a5c:	mov	x0, xzr
  406a60:	bl	403700 <dcgettext@plt>
  406a64:	ldr	x20, [x25]
  406a68:	mov	x21, x0
  406a6c:	mov	x0, x19
  406a70:	bl	403070 <ctf_errno@plt>
  406a74:	bl	403140 <ctf_errmsg@plt>
  406a78:	mov	x2, x0
  406a7c:	mov	x0, x21
  406a80:	mov	x1, x20
  406a84:	bl	430648 <ferror@plt+0x2cda8>
  406a88:	ldp	x20, x19, [sp, #128]
  406a8c:	ldp	x22, x21, [sp, #112]
  406a90:	ldp	x24, x23, [sp, #96]
  406a94:	ldr	x25, [sp, #80]
  406a98:	ldp	x29, x30, [sp, #64]
  406a9c:	mov	w0, wzr
  406aa0:	add	sp, sp, #0x90
  406aa4:	ret
  406aa8:	stp	x29, x30, [sp, #-32]!
  406aac:	str	x19, [sp, #16]
  406ab0:	mov	x29, sp
  406ab4:	mov	x19, x1
  406ab8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  406abc:	add	x1, x1, #0xc2c
  406ac0:	add	x0, x29, #0x18
  406ac4:	mov	x3, x19
  406ac8:	bl	403100 <asprintf@plt>
  406acc:	ldr	x8, [x29, #24]
  406ad0:	cmp	w0, #0x0
  406ad4:	csel	x0, x19, x8, lt  // lt = tstop
  406ad8:	ldr	x19, [sp, #16]
  406adc:	ldp	x29, x30, [sp], #32
  406ae0:	ret
  406ae4:	sub	sp, sp, #0x70
  406ae8:	stp	x29, x30, [sp, #16]
  406aec:	stp	x28, x27, [sp, #32]
  406af0:	stp	x26, x25, [sp, #48]
  406af4:	stp	x24, x23, [sp, #64]
  406af8:	stp	x22, x21, [sp, #80]
  406afc:	stp	x20, x19, [sp, #96]
  406b00:	ldr	x25, [x2]
  406b04:	mov	x20, x0
  406b08:	add	x29, sp, #0x10
  406b0c:	mov	x19, x2
  406b10:	mov	x0, x25
  406b14:	mov	x21, x1
  406b18:	bl	402fd0 <strlen@plt>
  406b1c:	ldr	x22, [x21]
  406b20:	sxtw	x24, w0
  406b24:	mov	x23, x0
  406b28:	mov	x0, x25
  406b2c:	mov	x1, x22
  406b30:	mov	x2, x24
  406b34:	bl	403210 <strncmp@plt>
  406b38:	cbz	w0, 406b5c <ferror@plt+0x32bc>
  406b3c:	ldp	x20, x19, [sp, #96]
  406b40:	ldp	x22, x21, [sp, #80]
  406b44:	ldp	x24, x23, [sp, #64]
  406b48:	ldp	x26, x25, [sp, #48]
  406b4c:	ldp	x28, x27, [sp, #32]
  406b50:	ldp	x29, x30, [sp, #16]
  406b54:	add	sp, sp, #0x70
  406b58:	ret
  406b5c:	ldrb	w8, [x22, x24]
  406b60:	cbz	w8, 406b90 <ferror@plt+0x32f0>
  406b64:	cmp	w8, #0x2e
  406b68:	b.ne	406b3c <ferror@plt+0x329c>  // b.any
  406b6c:	lsl	x8, x23, #32
  406b70:	mov	x9, #0x100000000           	// #4294967296
  406b74:	add	x8, x8, x9
  406b78:	asr	x8, x8, #32
  406b7c:	ldrb	w8, [x22, x8]
  406b80:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  406b84:	add	x9, x9, #0x3b0
  406b88:	ldrh	w8, [x9, x8, lsl #1]
  406b8c:	tbz	w8, #2, 406b3c <ferror@plt+0x329c>
  406b90:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406b94:	ldr	x8, [x8, #1176]
  406b98:	cbnz	x8, 406bc0 <ferror@plt+0x3320>
  406b9c:	ldr	x1, [x19, #8]
  406ba0:	adrp	x2, 458000 <_bfd_std_section+0x110>
  406ba4:	add	x2, x2, #0x4a0
  406ba8:	mov	x0, x20
  406bac:	bl	406840 <ferror@plt+0x2fa0>
  406bb0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406bb4:	str	x0, [x8, #1176]
  406bb8:	cbz	x0, 406b3c <ferror@plt+0x329c>
  406bbc:	ldr	x22, [x21]
  406bc0:	adrp	x2, 458000 <_bfd_std_section+0x110>
  406bc4:	add	x2, x2, #0x4a8
  406bc8:	mov	x0, x20
  406bcc:	mov	x1, x22
  406bd0:	bl	406840 <ferror@plt+0x2fa0>
  406bd4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406bd8:	str	x0, [x8, #1200]
  406bdc:	cbz	x0, 406b3c <ferror@plt+0x329c>
  406be0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406be4:	ldr	x8, [x8, #1192]
  406be8:	ldr	x21, [x21]
  406bec:	ldr	w26, [x19, #16]
  406bf0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406bf4:	mov	x24, x0
  406bf8:	str	x19, [sp]
  406bfc:	add	x19, x0, x8
  406c00:	add	x1, x1, #0x58a
  406c04:	mov	w2, #0x5                   	// #5
  406c08:	mov	x0, xzr
  406c0c:	bl	403700 <dcgettext@plt>
  406c10:	mov	x22, x0
  406c14:	mov	x0, x21
  406c18:	bl	4048f4 <ferror@plt+0x1054>
  406c1c:	mov	x1, x0
  406c20:	mov	x0, x22
  406c24:	bl	4037a0 <printf@plt>
  406c28:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406c2c:	add	x0, x0, #0x90b
  406c30:	bl	403450 <puts@plt>
  406c34:	sub	x8, x19, #0xc
  406c38:	cmp	x24, x8
  406c3c:	str	x8, [sp, #8]
  406c40:	b.ls	406c4c <ferror@plt+0x33ac>  // b.plast
  406c44:	mov	w22, w26
  406c48:	b	406d9c <ferror@plt+0x34fc>
  406c4c:	mov	w19, wzr
  406c50:	mov	w21, #0xffffffff            	// #-1
  406c54:	ldr	x8, [x20, #8]
  406c58:	mov	x0, x24
  406c5c:	ldr	x8, [x8, #128]
  406c60:	blr	x8
  406c64:	ldr	x8, [x20, #8]
  406c68:	ldrb	w28, [x24, #4]
  406c6c:	ldrb	w22, [x24, #5]
  406c70:	mov	x27, x0
  406c74:	ldr	x8, [x8, #152]
  406c78:	add	x0, x24, #0x6
  406c7c:	blr	x8
  406c80:	ldr	x8, [x20, #8]
  406c84:	add	x24, x24, #0x8
  406c88:	mov	x25, x0
  406c8c:	mov	x0, x24
  406c90:	ldr	x8, [x8, #128]
  406c94:	blr	x8
  406c98:	mov	x23, x0
  406c9c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406ca0:	add	x0, x0, #0x5a4
  406ca4:	mov	w1, w21
  406ca8:	bl	4037a0 <printf@plt>
  406cac:	mov	w0, w28
  406cb0:	bl	403030 <bfd_get_stab_name@plt>
  406cb4:	cbz	x0, 406cd0 <ferror@plt+0x3430>
  406cb8:	bl	4048f4 <ferror@plt+0x1054>
  406cbc:	mov	x1, x0
  406cc0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406cc4:	add	x0, x0, #0x5ab
  406cc8:	bl	4037a0 <printf@plt>
  406ccc:	b	406cf4 <ferror@plt+0x3454>
  406cd0:	cbz	w28, 406ce8 <ferror@plt+0x3448>
  406cd4:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406cd8:	add	x0, x0, #0x5b7
  406cdc:	mov	w1, w28
  406ce0:	bl	4037a0 <printf@plt>
  406ce4:	b	406cf4 <ferror@plt+0x3454>
  406ce8:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406cec:	add	x0, x0, #0x5b0
  406cf0:	bl	4037a0 <printf@plt>
  406cf4:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406cf8:	and	w2, w25, #0xffff
  406cfc:	add	x0, x0, #0x5bc
  406d00:	mov	w1, w22
  406d04:	bl	4037a0 <printf@plt>
  406d08:	adrp	x8, 457000 <_sch_istable+0x1c50>
  406d0c:	ldr	x1, [x8, #3816]
  406d10:	mov	x0, x20
  406d14:	mov	x2, x23
  406d18:	bl	403760 <bfd_fprintf_vma@plt>
  406d1c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406d20:	add	x0, x0, #0x5c8
  406d24:	mov	x1, x27
  406d28:	bl	4037a0 <printf@plt>
  406d2c:	cbz	w28, 406d64 <ferror@plt+0x34c4>
  406d30:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406d34:	ldr	x9, [x8, #1184]
  406d38:	add	x8, x27, w19, uxtw
  406d3c:	cmp	x9, x8
  406d40:	b.ls	406d6c <ferror@plt+0x34cc>  // b.plast
  406d44:	adrp	x10, 458000 <_bfd_std_section+0x110>
  406d48:	ldr	x10, [x10, #1176]
  406d4c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406d50:	sub	w1, w9, w8
  406d54:	add	x0, x0, #0x5cf
  406d58:	add	x2, x10, x8
  406d5c:	bl	4037a0 <printf@plt>
  406d60:	b	406d78 <ferror@plt+0x34d8>
  406d64:	add	w22, w26, w23
  406d68:	b	406d80 <ferror@plt+0x34e0>
  406d6c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406d70:	add	x0, x0, #0x5d5
  406d74:	bl	4037a0 <printf@plt>
  406d78:	mov	w22, w26
  406d7c:	mov	w26, w19
  406d80:	ldr	x8, [sp, #8]
  406d84:	add	x24, x24, #0x4
  406d88:	add	w21, w21, #0x1
  406d8c:	mov	w19, w26
  406d90:	cmp	x24, x8
  406d94:	mov	w26, w22
  406d98:	b.ls	406c54 <ferror@plt+0x33b4>  // b.plast
  406d9c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  406da0:	add	x0, x0, #0x31b
  406da4:	bl	403450 <puts@plt>
  406da8:	ldr	x8, [sp]
  406dac:	str	w22, [x8, #16]
  406db0:	b	406b3c <ferror@plt+0x329c>
  406db4:	stp	x29, x30, [sp, #-48]!
  406db8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406dbc:	add	x8, x8, #0x120
  406dc0:	cmp	x1, x8
  406dc4:	stp	x22, x21, [sp, #16]
  406dc8:	stp	x20, x19, [sp, #32]
  406dcc:	mov	x29, sp
  406dd0:	b.eq	406e08 <ferror@plt+0x3568>  // b.none
  406dd4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406dd8:	add	x8, x8, #0x8
  406ddc:	mov	x20, x1
  406de0:	cmp	x1, x8
  406de4:	b.eq	406e08 <ferror@plt+0x3568>  // b.none
  406de8:	ldrb	w8, [x20, #33]
  406dec:	tbnz	w8, #4, 406e08 <ferror@plt+0x3568>
  406df0:	mov	x19, x0
  406df4:	mov	x0, x20
  406df8:	bl	4066d0 <ferror@plt+0x2e30>
  406dfc:	cbz	w0, 406e08 <ferror@plt+0x3568>
  406e00:	ldrb	w8, [x20, #32]
  406e04:	tbnz	w8, #2, 406e18 <ferror@plt+0x3578>
  406e08:	ldp	x20, x19, [sp, #32]
  406e0c:	ldp	x22, x21, [sp, #16]
  406e10:	ldp	x29, x30, [sp], #48
  406e14:	ret
  406e18:	ldr	x0, [x20]
  406e1c:	bl	4048f4 <ferror@plt+0x1054>
  406e20:	mov	x1, x0
  406e24:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406e28:	add	x0, x0, #0x5d8
  406e2c:	bl	4037a0 <printf@plt>
  406e30:	mov	x0, x19
  406e34:	mov	x1, x20
  406e38:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  406e3c:	cbz	x0, 406e98 <ferror@plt+0x35f8>
  406e40:	tbnz	x0, #63, 406ed0 <ferror@plt+0x3630>
  406e44:	bl	403290 <xmalloc@plt>
  406e48:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406e4c:	ldr	x3, [x8, #1072]
  406e50:	mov	x21, x0
  406e54:	mov	x0, x19
  406e58:	mov	x1, x20
  406e5c:	mov	x2, x21
  406e60:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  406e64:	tbnz	x0, #63, 406ed0 <ferror@plt+0x3630>
  406e68:	mov	x22, x0
  406e6c:	cbz	x0, 406eb0 <ferror@plt+0x3610>
  406e70:	mov	w0, #0xa                   	// #10
  406e74:	bl	403800 <putchar@plt>
  406e78:	mov	x0, x19
  406e7c:	mov	x1, x20
  406e80:	mov	x2, x21
  406e84:	mov	x3, x22
  406e88:	bl	406f20 <ferror@plt+0x3680>
  406e8c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  406e90:	add	x0, x0, #0x31b
  406e94:	b	406eb8 <ferror@plt+0x3618>
  406e98:	ldp	x20, x19, [sp, #32]
  406e9c:	ldp	x22, x21, [sp, #16]
  406ea0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406ea4:	add	x0, x0, #0x93e
  406ea8:	ldp	x29, x30, [sp], #48
  406eac:	b	403450 <puts@plt>
  406eb0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406eb4:	add	x0, x0, #0x93e
  406eb8:	bl	403450 <puts@plt>
  406ebc:	mov	x0, x21
  406ec0:	ldp	x20, x19, [sp, #32]
  406ec4:	ldp	x22, x21, [sp, #16]
  406ec8:	ldp	x29, x30, [sp], #48
  406ecc:	b	403510 <free@plt>
  406ed0:	mov	w0, #0xa                   	// #10
  406ed4:	bl	403800 <putchar@plt>
  406ed8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406edc:	add	x1, x1, #0x5f5
  406ee0:	mov	w2, #0x5                   	// #5
  406ee4:	mov	x0, xzr
  406ee8:	bl	403700 <dcgettext@plt>
  406eec:	ldr	x8, [x19]
  406ef0:	mov	x19, x0
  406ef4:	mov	x0, x8
  406ef8:	bl	4048f4 <ferror@plt+0x1054>
  406efc:	mov	x1, x0
  406f00:	mov	x0, x19
  406f04:	bl	430648 <ferror@plt+0x2cda8>
  406f08:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  406f0c:	add	x1, x1, #0x198
  406f10:	mov	w2, #0x5                   	// #5
  406f14:	mov	x0, xzr
  406f18:	bl	403700 <dcgettext@plt>
  406f1c:	bl	430548 <ferror@plt+0x2cca8>
  406f20:	sub	sp, sp, #0xb0
  406f24:	stp	x24, x23, [sp, #128]
  406f28:	adrp	x23, 458000 <_bfd_std_section+0x110>
  406f2c:	stp	x20, x19, [sp, #160]
  406f30:	mov	x20, x1
  406f34:	ldr	w1, [x23, #1208]
  406f38:	stp	x22, x21, [sp, #144]
  406f3c:	mov	x19, x3
  406f40:	mov	x22, x2
  406f44:	mov	x21, x0
  406f48:	stp	x29, x30, [sp, #80]
  406f4c:	stp	x28, x27, [sp, #96]
  406f50:	stp	x26, x25, [sp, #112]
  406f54:	add	x29, sp, #0x50
  406f58:	cbnz	w1, 406f7c <ferror@plt+0x36dc>
  406f5c:	sub	x1, x29, #0x20
  406f60:	mov	x2, #0xffffffffffffffff    	// #-1
  406f64:	mov	x0, x21
  406f68:	bl	4036a0 <bfd_sprintf_vma@plt>
  406f6c:	sub	x0, x29, #0x20
  406f70:	bl	402fd0 <strlen@plt>
  406f74:	sub	w1, w0, #0x7
  406f78:	str	w1, [x23, #1208]
  406f7c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  406f80:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  406f84:	add	x2, x2, #0x850
  406f88:	add	x0, x0, #0x612
  406f8c:	mov	w3, #0xc                   	// #12
  406f90:	mov	x4, x2
  406f94:	bl	4037a0 <printf@plt>
  406f98:	cbz	x19, 407368 <ferror@plt+0x3ac8>
  406f9c:	mov	x26, xzr
  406fa0:	adrp	x10, 456000 <memcpy@GLIBC_2.17>
  406fa4:	stp	xzr, xzr, [sp, #16]
  406fa8:	ldr	x23, [x22]
  406fac:	cbz	x23, 407350 <ferror@plt+0x3ab0>
  406fb0:	ldr	x8, [x10, #3032]
  406fb4:	cmn	x8, #0x1
  406fb8:	b.eq	406fc8 <ferror@plt+0x3728>  // b.none
  406fbc:	ldr	x9, [x23, #8]
  406fc0:	cmp	x9, x8
  406fc4:	b.cc	4072e4 <ferror@plt+0x3a44>  // b.lo, b.ul, b.last
  406fc8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  406fcc:	ldr	x8, [x8, #3040]
  406fd0:	cmn	x8, #0x1
  406fd4:	b.eq	406fe4 <ferror@plt+0x3744>  // b.none
  406fd8:	ldr	x9, [x23, #8]
  406fdc:	cmp	x9, x8
  406fe0:	b.hi	4072e4 <ferror@plt+0x3a44>  // b.pmore
  406fe4:	cbz	x20, 40716c <ferror@plt+0x38cc>
  406fe8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  406fec:	ldrb	w8, [x8, #876]
  406ff0:	cbz	w8, 40716c <ferror@plt+0x38cc>
  406ff4:	ldr	x8, [x21, #8]
  406ff8:	adrp	x9, 458000 <_bfd_std_section+0x110>
  406ffc:	ldr	x1, [x9, #1072]
  407000:	ldr	x3, [x23, #8]
  407004:	ldr	x8, [x8, #568]
  407008:	sub	x4, x29, #0x20
  40700c:	add	x5, sp, #0x28
  407010:	add	x6, sp, #0x24
  407014:	add	x7, sp, #0x20
  407018:	mov	x0, x21
  40701c:	mov	x2, x20
  407020:	blr	x8
  407024:	cbz	w0, 40716c <ferror@plt+0x38cc>
  407028:	ldr	x25, [sp, #40]
  40702c:	cbz	x25, 40708c <ferror@plt+0x37ec>
  407030:	cbz	x26, 407068 <ferror@plt+0x37c8>
  407034:	mov	x0, x25
  407038:	mov	x1, x26
  40703c:	bl	4034b0 <strcmp@plt>
  407040:	cbz	w0, 40708c <ferror@plt+0x37ec>
  407044:	mov	x0, x25
  407048:	bl	4048f4 <ferror@plt+0x1054>
  40704c:	mov	x1, x0
  407050:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407054:	add	x0, x0, #0x62e
  407058:	bl	4037a0 <printf@plt>
  40705c:	mov	x0, x26
  407060:	bl	403510 <free@plt>
  407064:	b	407080 <ferror@plt+0x37e0>
  407068:	mov	x0, x25
  40706c:	bl	4048f4 <ferror@plt+0x1054>
  407070:	mov	x1, x0
  407074:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407078:	add	x0, x0, #0x62e
  40707c:	bl	4037a0 <printf@plt>
  407080:	ldr	x0, [sp, #40]
  407084:	bl	4032c0 <xstrdup@plt>
  407088:	mov	x26, x0
  40708c:	ldr	w8, [sp, #36]
  407090:	cbz	w8, 40716c <ferror@plt+0x38cc>
  407094:	ldr	w9, [sp, #20]
  407098:	cmp	w8, w9
  40709c:	b.ne	4070bc <ferror@plt+0x381c>  // b.any
  4070a0:	ldr	x8, [sp, #24]
  4070a4:	cbz	x8, 4070c4 <ferror@plt+0x3824>
  4070a8:	ldur	x0, [x29, #-32]
  4070ac:	cbz	x0, 4070c4 <ferror@plt+0x3824>
  4070b0:	ldr	x1, [sp, #24]
  4070b4:	bl	4030c0 <filename_cmp@plt>
  4070b8:	cbz	w0, 4070c4 <ferror@plt+0x3824>
  4070bc:	ldr	w8, [sp, #32]
  4070c0:	b	4070d4 <ferror@plt+0x3834>
  4070c4:	ldr	w8, [sp, #32]
  4070c8:	ldr	w9, [sp, #16]
  4070cc:	cmp	w8, w9
  4070d0:	b.eq	40716c <ferror@plt+0x38cc>  // b.none
  4070d4:	ldur	x0, [x29, #-32]
  4070d8:	cbz	w8, 4070ec <ferror@plt+0x384c>
  4070dc:	cbz	x0, 407100 <ferror@plt+0x3860>
  4070e0:	bl	4048f4 <ferror@plt+0x1054>
  4070e4:	mov	x1, x0
  4070e8:	b	407108 <ferror@plt+0x3868>
  4070ec:	cbz	x0, 40711c <ferror@plt+0x387c>
  4070f0:	bl	4048f4 <ferror@plt+0x1054>
  4070f4:	ldr	w3, [sp, #32]
  4070f8:	mov	x1, x0
  4070fc:	b	407128 <ferror@plt+0x3888>
  407100:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407104:	add	x1, x1, #0x63c
  407108:	ldr	w2, [sp, #36]
  40710c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407110:	add	x0, x0, #0x635
  407114:	bl	4037a0 <printf@plt>
  407118:	b	407138 <ferror@plt+0x3898>
  40711c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407120:	mov	w3, wzr
  407124:	add	x1, x1, #0x63c
  407128:	ldr	w2, [sp, #36]
  40712c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407130:	add	x0, x0, #0x640
  407134:	bl	4037a0 <printf@plt>
  407138:	ldr	w8, [sp, #36]
  40713c:	ldr	x0, [sp, #24]
  407140:	str	w8, [sp, #20]
  407144:	ldr	w8, [sp, #32]
  407148:	str	w8, [sp, #16]
  40714c:	cbz	x0, 407154 <ferror@plt+0x38b4>
  407150:	bl	403510 <free@plt>
  407154:	ldur	x0, [x29, #-32]
  407158:	cbz	x0, 407168 <ferror@plt+0x38c8>
  40715c:	bl	4032c0 <xstrdup@plt>
  407160:	str	x0, [sp, #24]
  407164:	b	40716c <ferror@plt+0x38cc>
  407168:	str	xzr, [sp, #24]
  40716c:	ldr	x8, [x23]
  407170:	cbz	x8, 40718c <ferror@plt+0x38ec>
  407174:	ldr	x8, [x8]
  407178:	cbz	x8, 40718c <ferror@plt+0x38ec>
  40717c:	ldr	x9, [x8, #32]
  407180:	ldr	x27, [x8, #8]
  407184:	ldr	x24, [x9]
  407188:	b	407194 <ferror@plt+0x38f4>
  40718c:	mov	x27, xzr
  407190:	mov	x24, xzr
  407194:	adrp	x8, 457000 <_sch_istable+0x1c50>
  407198:	ldr	x1, [x8, #3816]
  40719c:	ldr	x2, [x23, #8]
  4071a0:	mov	x0, x21
  4071a4:	bl	403760 <bfd_fprintf_vma@plt>
  4071a8:	ldr	x8, [x23, #24]
  4071ac:	cbz	x8, 407238 <ferror@plt+0x3998>
  4071b0:	ldr	x25, [x8, #32]
  4071b4:	cbz	x25, 407248 <ferror@plt+0x39a8>
  4071b8:	ldr	x8, [x21, #8]
  4071bc:	ldr	w8, [x8, #8]
  4071c0:	cmp	w8, #0x5
  4071c4:	b.ne	4071f8 <ferror@plt+0x3958>  // b.any
  4071c8:	cmp	x19, #0x2
  4071cc:	mov	x28, xzr
  4071d0:	b.lt	4071fc <ferror@plt+0x395c>  // b.tstop
  4071d4:	ldr	x8, [x21, #248]
  4071d8:	ldrh	w8, [x8, #58]
  4071dc:	cmp	w8, #0x2b
  4071e0:	b.ne	4071fc <ferror@plt+0x395c>  // b.any
  4071e4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4071e8:	mov	x0, x25
  4071ec:	add	x1, x1, #0x66e
  4071f0:	bl	4034b0 <strcmp@plt>
  4071f4:	cbz	w0, 4072f4 <ferror@plt+0x3a54>
  4071f8:	mov	x28, xzr
  4071fc:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  407200:	add	x0, x0, #0x3a0
  407204:	mov	x1, x25
  407208:	bl	4037a0 <printf@plt>
  40720c:	cbnz	x27, 407260 <ferror@plt+0x39c0>
  407210:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  407214:	cmp	x24, #0x0
  407218:	add	x8, x8, #0x69d
  40721c:	csel	x0, x8, x24, eq  // eq = none
  407220:	bl	4048f4 <ferror@plt+0x1054>
  407224:	mov	x1, x0
  407228:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  40722c:	add	x0, x0, #0x463
  407230:	bl	4037a0 <printf@plt>
  407234:	b	407274 <ferror@plt+0x39d4>
  407238:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  40723c:	add	x0, x0, #0x65a
  407240:	bl	4037a0 <printf@plt>
  407244:	b	407258 <ferror@plt+0x39b8>
  407248:	ldr	w1, [x8]
  40724c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407250:	add	x0, x0, #0x694
  407254:	bl	4037a0 <printf@plt>
  407258:	mov	x28, xzr
  40725c:	cbz	x27, 407210 <ferror@plt+0x3970>
  407260:	ldr	x8, [x23]
  407264:	mov	x0, x21
  407268:	mov	x1, xzr
  40726c:	ldr	x2, [x8]
  407270:	bl	407388 <ferror@plt+0x3ae8>
  407274:	ldr	x25, [x23, #16]
  407278:	cbz	x25, 4072b4 <ferror@plt+0x3a14>
  40727c:	tbnz	x25, #63, 407290 <ferror@plt+0x39f0>
  407280:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407284:	add	x0, x0, #0x6ab
  407288:	bl	4037a0 <printf@plt>
  40728c:	b	4072a0 <ferror@plt+0x3a00>
  407290:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  407294:	add	x0, x0, #0x6a7
  407298:	bl	4037a0 <printf@plt>
  40729c:	neg	x25, x25
  4072a0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4072a4:	ldr	x1, [x8, #3816]
  4072a8:	mov	x0, x21
  4072ac:	mov	x2, x25
  4072b0:	bl	403760 <bfd_fprintf_vma@plt>
  4072b4:	cbz	x28, 4072d8 <ferror@plt+0x3a38>
  4072b8:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4072bc:	add	x0, x0, #0x6ab
  4072c0:	bl	4037a0 <printf@plt>
  4072c4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4072c8:	ldr	x1, [x8, #3816]
  4072cc:	mov	x0, x21
  4072d0:	mov	x2, x28
  4072d4:	bl	403760 <bfd_fprintf_vma@plt>
  4072d8:	mov	w0, #0xa                   	// #10
  4072dc:	bl	403800 <putchar@plt>
  4072e0:	adrp	x10, 456000 <memcpy@GLIBC_2.17>
  4072e4:	subs	x19, x19, #0x1
  4072e8:	add	x22, x22, #0x8
  4072ec:	b.ne	406fa8 <ferror@plt+0x3708>  // b.any
  4072f0:	b	407350 <ferror@plt+0x3ab0>
  4072f4:	str	x26, [sp, #8]
  4072f8:	mov	x26, x22
  4072fc:	ldr	x28, [x26, #8]!
  407300:	cbz	x28, 407334 <ferror@plt+0x3a94>
  407304:	ldr	x8, [x28, #24]
  407308:	cbz	x8, 407330 <ferror@plt+0x3a90>
  40730c:	ldr	x9, [x23, #8]
  407310:	ldr	x10, [x28, #8]
  407314:	cmp	x9, x10
  407318:	b.ne	407330 <ferror@plt+0x3a90>  // b.any
  40731c:	ldr	x0, [x8, #32]
  407320:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407324:	add	x1, x1, #0x67b
  407328:	bl	4034b0 <strcmp@plt>
  40732c:	cbz	w0, 40733c <ferror@plt+0x3a9c>
  407330:	mov	x28, xzr
  407334:	ldr	x26, [sp, #8]
  407338:	b	4071fc <ferror@plt+0x395c>
  40733c:	ldr	x28, [x28, #16]
  407340:	adrp	x25, 436000 <warn@@Base+0x4c6c>
  407344:	mov	x22, x26
  407348:	add	x25, x25, #0x686
  40734c:	b	407334 <ferror@plt+0x3a94>
  407350:	ldr	x0, [sp, #24]
  407354:	cbz	x0, 40735c <ferror@plt+0x3abc>
  407358:	bl	403510 <free@plt>
  40735c:	cbz	x26, 407368 <ferror@plt+0x3ac8>
  407360:	mov	x0, x26
  407364:	bl	403510 <free@plt>
  407368:	ldp	x20, x19, [sp, #160]
  40736c:	ldp	x22, x21, [sp, #144]
  407370:	ldp	x24, x23, [sp, #128]
  407374:	ldp	x26, x25, [sp, #112]
  407378:	ldp	x28, x27, [sp, #96]
  40737c:	ldp	x29, x30, [sp, #80]
  407380:	add	sp, sp, #0xb0
  407384:	ret
  407388:	stp	x29, x30, [sp, #-64]!
  40738c:	mov	x29, sp
  407390:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407394:	stp	x22, x21, [sp, #32]
  407398:	stp	x20, x19, [sp, #48]
  40739c:	ldrb	w8, [x8, #880]
  4073a0:	str	wzr, [x29, #28]
  4073a4:	ldr	x22, [x2, #8]
  4073a8:	str	x23, [sp, #16]
  4073ac:	mov	x23, x2
  4073b0:	mov	x20, x1
  4073b4:	cmp	w8, #0x1
  4073b8:	mov	x21, x0
  4073bc:	b.ne	4073ec <ferror@plt+0x3b4c>  // b.any
  4073c0:	ldrb	w8, [x22]
  4073c4:	cbz	w8, 4073ec <ferror@plt+0x3b4c>
  4073c8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  4073cc:	ldr	w2, [x8, #3024]
  4073d0:	mov	x0, x21
  4073d4:	mov	x1, x22
  4073d8:	bl	4035e0 <bfd_demangle@plt>
  4073dc:	cmp	x0, #0x0
  4073e0:	mov	x19, x0
  4073e4:	csel	x22, x22, x0, eq  // eq = none
  4073e8:	b	4073f0 <ferror@plt+0x3b50>
  4073ec:	mov	x19, xzr
  4073f0:	ldr	w8, [x23, #24]
  4073f4:	mov	w9, #0x100                 	// #256
  4073f8:	movk	w9, #0x20, lsl #16
  4073fc:	tst	w8, w9
  407400:	b.eq	40740c <ferror@plt+0x3b6c>  // b.none
  407404:	mov	x21, xzr
  407408:	b	407428 <ferror@plt+0x3b88>
  40740c:	ldr	x8, [x21, #8]
  407410:	add	x2, x29, #0x1c
  407414:	mov	x0, x21
  407418:	mov	x1, x23
  40741c:	ldr	x8, [x8, #536]
  407420:	blr	x8
  407424:	mov	x21, x0
  407428:	ldr	x8, [x23, #32]
  40742c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  407430:	add	x9, x9, #0x8
  407434:	cmp	x8, x9
  407438:	b.ne	407444 <ferror@plt+0x3ba4>  // b.any
  40743c:	mov	w8, #0x1                   	// #1
  407440:	str	w8, [x29, #28]
  407444:	mov	x0, x22
  407448:	bl	4048f4 <ferror@plt+0x1054>
  40744c:	mov	x2, x0
  407450:	cbz	x20, 40749c <ferror@plt+0x3bfc>
  407454:	ldp	x8, x0, [x20]
  407458:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  40745c:	add	x1, x1, #0xe12
  407460:	blr	x8
  407464:	cbz	x21, 4074dc <ferror@plt+0x3c3c>
  407468:	ldrb	w8, [x21]
  40746c:	cbz	w8, 4074dc <ferror@plt+0x3c3c>
  407470:	ldr	w8, [x29, #28]
  407474:	ldp	x9, x0, [x20]
  407478:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40747c:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  407480:	add	x10, x10, #0x6b0
  407484:	add	x11, x11, #0x6af
  407488:	cmp	w8, #0x0
  40748c:	csel	x1, x11, x10, eq  // eq = none
  407490:	mov	x2, x21
  407494:	blr	x9
  407498:	b	4074dc <ferror@plt+0x3c3c>
  40749c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  4074a0:	add	x0, x0, #0xe12
  4074a4:	mov	x1, x2
  4074a8:	bl	4037a0 <printf@plt>
  4074ac:	cbz	x21, 4074dc <ferror@plt+0x3c3c>
  4074b0:	ldrb	w8, [x21]
  4074b4:	cbz	w8, 4074dc <ferror@plt+0x3c3c>
  4074b8:	ldr	w8, [x29, #28]
  4074bc:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  4074c0:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  4074c4:	add	x9, x9, #0x6b0
  4074c8:	add	x10, x10, #0x6af
  4074cc:	cmp	w8, #0x0
  4074d0:	csel	x0, x10, x9, eq  // eq = none
  4074d4:	mov	x1, x21
  4074d8:	bl	4037a0 <printf@plt>
  4074dc:	cbz	x19, 4074e8 <ferror@plt+0x3c48>
  4074e0:	mov	x0, x19
  4074e4:	bl	403510 <free@plt>
  4074e8:	ldp	x20, x19, [sp, #48]
  4074ec:	ldp	x22, x21, [sp, #32]
  4074f0:	ldr	x23, [sp, #16]
  4074f4:	ldp	x29, x30, [sp], #64
  4074f8:	ret
  4074fc:	sub	sp, sp, #0xe0
  407500:	stp	x29, x30, [sp, #128]
  407504:	add	x29, sp, #0x80
  407508:	stp	x28, x27, [sp, #144]
  40750c:	stp	x26, x25, [sp, #160]
  407510:	stp	x24, x23, [sp, #176]
  407514:	stp	x22, x21, [sp, #192]
  407518:	stp	x20, x19, [sp, #208]
  40751c:	mov	x26, x1
  407520:	mov	x23, x0
  407524:	stur	xzr, [x29, #-8]
  407528:	bl	4033e0 <bfd_octets_per_byte@plt>
  40752c:	ldrb	w8, [x26, #33]
  407530:	tbz	w8, #0, 4078a4 <ferror@plt+0x4004>
  407534:	mov	w21, w0
  407538:	mov	x0, x26
  40753c:	bl	4066d0 <ferror@plt+0x2e30>
  407540:	cbz	w0, 4078a4 <ferror@plt+0x4004>
  407544:	ldr	x8, [x26, #56]
  407548:	cbz	x8, 4078a4 <ferror@plt+0x4004>
  40754c:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  407550:	ldr	x9, [x9, #3032]
  407554:	cmn	x9, #0x1
  407558:	b.eq	40756c <ferror@plt+0x3ccc>  // b.none
  40755c:	ldr	x10, [x26, #40]
  407560:	subs	x9, x9, x10
  407564:	csel	x24, xzr, x9, cc  // cc = lo, ul, last
  407568:	b	407570 <ferror@plt+0x3cd0>
  40756c:	mov	x24, xzr
  407570:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  407574:	ldr	x9, [x9, #3040]
  407578:	cmn	x9, #0x1
  40757c:	b.eq	4075a0 <ferror@plt+0x3d00>  // b.none
  407580:	ldr	x10, [x26, #40]
  407584:	mov	w11, w21
  407588:	udiv	x8, x8, x11
  40758c:	subs	x9, x9, x10
  407590:	csel	x9, xzr, x9, cc  // cc = lo, ul, last
  407594:	cmp	x9, x8
  407598:	csel	x25, x8, x9, hi  // hi = pmore
  40759c:	b	4075a8 <ferror@plt+0x3d08>
  4075a0:	mov	w9, w21
  4075a4:	udiv	x25, x8, x9
  4075a8:	cmp	x24, x25
  4075ac:	b.cs	4078a4 <ferror@plt+0x4004>  // b.hs, b.nlast
  4075b0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4075b4:	add	x1, x1, #0x6cf
  4075b8:	mov	w2, #0x5                   	// #5
  4075bc:	mov	x0, xzr
  4075c0:	bl	403700 <dcgettext@plt>
  4075c4:	ldr	x8, [x26]
  4075c8:	mov	x22, x0
  4075cc:	mov	x0, x8
  4075d0:	bl	4048f4 <ferror@plt+0x1054>
  4075d4:	mov	x1, x0
  4075d8:	mov	x0, x22
  4075dc:	bl	4037a0 <printf@plt>
  4075e0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4075e4:	ldrb	w8, [x8, #872]
  4075e8:	cmp	w8, #0x1
  4075ec:	b.ne	407610 <ferror@plt+0x3d70>  // b.any
  4075f0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4075f4:	add	x1, x1, #0x6e7
  4075f8:	mov	w2, #0x5                   	// #5
  4075fc:	mov	x0, xzr
  407600:	bl	403700 <dcgettext@plt>
  407604:	ldr	x8, [x26, #144]
  407608:	add	x1, x8, x24
  40760c:	bl	4037a0 <printf@plt>
  407610:	mov	w0, #0xa                   	// #10
  407614:	bl	403800 <putchar@plt>
  407618:	sub	x2, x29, #0x8
  40761c:	mov	x0, x23
  407620:	mov	x1, x26
  407624:	bl	403320 <bfd_get_full_section_contents@plt>
  407628:	cbz	w0, 407870 <ferror@plt+0x3fd0>
  40762c:	ldr	x8, [x26, #40]
  407630:	add	x1, sp, #0x38
  407634:	mov	x0, x23
  407638:	add	x19, sp, #0x38
  40763c:	add	x2, x8, x24
  407640:	bl	4036a0 <bfd_sprintf_vma@plt>
  407644:	add	x0, sp, #0x38
  407648:	bl	402fd0 <strlen@plt>
  40764c:	cmp	x0, #0x3f
  407650:	b.hi	4078c4 <ferror@plt+0x4024>  // b.pmore
  407654:	ldrb	w9, [sp, #56]
  407658:	orr	x8, x19, #0x1
  40765c:	and	w9, w9, #0xff
  407660:	cmp	w9, #0x30
  407664:	mov	w10, w0
  407668:	b.ne	407678 <ferror@plt+0x3dd8>  // b.any
  40766c:	ldrb	w9, [x8], #1
  407670:	sub	w0, w10, #0x1
  407674:	cbnz	w9, 40765c <ferror@plt+0x3dbc>
  407678:	ldr	x8, [x26, #40]
  40767c:	cmp	w10, #0x4
  407680:	mov	w9, #0x4                   	// #4
  407684:	add	x1, sp, #0x38
  407688:	add	x8, x25, x8
  40768c:	sub	x2, x8, #0x1
  407690:	mov	x0, x23
  407694:	csel	w20, w10, w9, gt
  407698:	add	x19, sp, #0x38
  40769c:	bl	4036a0 <bfd_sprintf_vma@plt>
  4076a0:	add	x0, sp, #0x38
  4076a4:	bl	402fd0 <strlen@plt>
  4076a8:	cmp	x0, #0x3f
  4076ac:	b.hi	4078c4 <ferror@plt+0x4024>  // b.pmore
  4076b0:	ldrb	w10, [sp, #56]
  4076b4:	orr	x9, x19, #0x1
  4076b8:	str	x25, [sp, #48]
  4076bc:	str	x23, [sp, #32]
  4076c0:	and	w8, w10, #0xff
  4076c4:	cmp	w8, #0x30
  4076c8:	mov	w8, w0
  4076cc:	b.ne	4076dc <ferror@plt+0x3e3c>  // b.any
  4076d0:	ldrb	w10, [x9], #1
  4076d4:	sub	w0, w8, #0x1
  4076d8:	cbnz	w10, 4076c0 <ferror@plt+0x3e20>
  4076dc:	cmp	w8, w20
  4076e0:	csel	w25, w8, w20, gt
  4076e4:	ldr	x8, [sp, #48]
  4076e8:	mov	w10, w21
  4076ec:	adrp	x22, 43c000 <warn@@Base+0xac6c>
  4076f0:	adrp	x27, 455000 <warn@@Base+0x23c6c>
  4076f4:	adrp	x23, 436000 <warn@@Base+0x4c6c>
  4076f8:	mov	w9, #0x10                  	// #16
  4076fc:	mul	x20, x8, x10
  407700:	neg	x8, x25
  407704:	add	x22, x22, #0x30a
  407708:	add	x27, x27, #0x3b0
  40770c:	mov	w28, #0x2e                  	// #46
  407710:	add	x23, x23, #0x25d
  407714:	stp	x8, x10, [sp, #16]
  407718:	udiv	w8, w9, w21
  40771c:	str	x8, [sp, #8]
  407720:	str	x26, [sp, #40]
  407724:	ldr	x8, [x26, #40]
  407728:	ldr	x0, [sp, #32]
  40772c:	add	x1, sp, #0x38
  407730:	add	x2, x8, x24
  407734:	bl	4036a0 <bfd_sprintf_vma@plt>
  407738:	add	x0, sp, #0x38
  40773c:	bl	402fd0 <strlen@plt>
  407740:	sxtw	x8, w0
  407744:	cmp	x8, #0x40
  407748:	b.cs	4078c4 <ferror@plt+0x4024>  // b.hs, b.nlast
  40774c:	mov	x21, x0
  407750:	mov	w0, #0x20                  	// #32
  407754:	bl	403800 <putchar@plt>
  407758:	cmp	w25, w21
  40775c:	b.le	407778 <ferror@plt+0x3ed8>
  407760:	mov	w0, #0x30                  	// #48
  407764:	bl	403800 <putchar@plt>
  407768:	add	w21, w21, #0x1
  40776c:	cmp	w21, w25
  407770:	b.lt	407760 <ferror@plt+0x3ec0>  // b.tstop
  407774:	mov	w21, w25
  407778:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40777c:	ldr	x9, [sp, #16]
  407780:	ldr	x1, [x8, #3816]
  407784:	add	x8, sp, #0x38
  407788:	add	x8, x8, w21, sxtw
  40778c:	add	x0, x8, x9
  407790:	bl	402fe0 <fputs@plt>
  407794:	mov	w0, #0x20                  	// #32
  407798:	bl	403800 <putchar@plt>
  40779c:	ldr	x8, [sp, #24]
  4077a0:	mul	x19, x24, x8
  4077a4:	cmn	x19, #0x11
  4077a8:	add	x26, x19, #0x10
  4077ac:	mov	x21, x19
  4077b0:	b.hi	407840 <ferror@plt+0x3fa0>  // b.pmore
  4077b4:	cmp	x21, x20
  4077b8:	b.cs	4077d0 <ferror@plt+0x3f30>  // b.hs, b.nlast
  4077bc:	ldur	x8, [x29, #-8]
  4077c0:	mov	x0, x22
  4077c4:	ldrb	w1, [x8, x21]
  4077c8:	bl	4037a0 <printf@plt>
  4077cc:	b	4077d8 <ferror@plt+0x3f38>
  4077d0:	mov	x0, x23
  4077d4:	bl	4037a0 <printf@plt>
  4077d8:	mvn	w8, w21
  4077dc:	tst	x8, #0x3
  4077e0:	b.ne	4077ec <ferror@plt+0x3f4c>  // b.any
  4077e4:	mov	w0, #0x20                  	// #32
  4077e8:	bl	403800 <putchar@plt>
  4077ec:	add	x21, x21, #0x1
  4077f0:	cmp	x21, x26
  4077f4:	b.cc	4077b4 <ferror@plt+0x3f14>  // b.lo, b.ul, b.last
  4077f8:	mov	w0, #0x20                  	// #32
  4077fc:	bl	403800 <putchar@plt>
  407800:	cmn	x19, #0x11
  407804:	b.hi	407848 <ferror@plt+0x3fa8>  // b.pmore
  407808:	cmp	x19, x20
  40780c:	b.cs	407828 <ferror@plt+0x3f88>  // b.hs, b.nlast
  407810:	ldur	x8, [x29, #-8]
  407814:	ldrb	w8, [x8, x19]
  407818:	ldrh	w9, [x27, w8, uxtw #1]
  40781c:	tst	w9, #0x10
  407820:	csel	w0, w28, w8, eq  // eq = none
  407824:	b	40782c <ferror@plt+0x3f8c>
  407828:	mov	w0, #0x20                  	// #32
  40782c:	bl	403800 <putchar@plt>
  407830:	add	x19, x19, #0x1
  407834:	cmp	x19, x26
  407838:	b.cc	407808 <ferror@plt+0x3f68>  // b.lo, b.ul, b.last
  40783c:	b	407848 <ferror@plt+0x3fa8>
  407840:	mov	w0, #0x20                  	// #32
  407844:	bl	403800 <putchar@plt>
  407848:	mov	w0, #0xa                   	// #10
  40784c:	bl	403800 <putchar@plt>
  407850:	ldr	x8, [sp, #8]
  407854:	add	x24, x24, x8
  407858:	ldp	x26, x8, [sp, #40]
  40785c:	cmp	x24, x8
  407860:	b.cc	407724 <ferror@plt+0x3e84>  // b.lo, b.ul, b.last
  407864:	ldur	x0, [x29, #-8]
  407868:	bl	403510 <free@plt>
  40786c:	b	4078a4 <ferror@plt+0x4004>
  407870:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407874:	add	x1, x1, #0x70a
  407878:	mov	w2, #0x5                   	// #5
  40787c:	mov	x0, xzr
  407880:	bl	403700 <dcgettext@plt>
  407884:	ldr	x19, [x26]
  407888:	mov	x20, x0
  40788c:	bl	403250 <bfd_get_error@plt>
  407890:	bl	4036e0 <bfd_errmsg@plt>
  407894:	mov	x2, x0
  407898:	mov	x0, x20
  40789c:	mov	x1, x19
  4078a0:	bl	430648 <ferror@plt+0x2cda8>
  4078a4:	ldp	x20, x19, [sp, #208]
  4078a8:	ldp	x22, x21, [sp, #192]
  4078ac:	ldp	x24, x23, [sp, #176]
  4078b0:	ldp	x26, x25, [sp, #160]
  4078b4:	ldp	x28, x27, [sp, #144]
  4078b8:	ldp	x29, x30, [sp, #128]
  4078bc:	add	sp, sp, #0xe0
  4078c0:	ret
  4078c4:	bl	403400 <abort@plt>
  4078c8:	sub	sp, sp, #0x40
  4078cc:	stp	x29, x30, [sp, #16]
  4078d0:	stp	x22, x21, [sp, #32]
  4078d4:	stp	x20, x19, [sp, #48]
  4078d8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4078dc:	ldr	w8, [x8, #1088]
  4078e0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4078e4:	ldr	x9, [x9, #1240]
  4078e8:	mov	x19, x1
  4078ec:	cmp	w8, #0x0
  4078f0:	cset	w21, eq  // eq = none
  4078f4:	cmp	x9, #0x0
  4078f8:	mov	x20, x0
  4078fc:	add	x29, sp, #0x10
  407900:	b.le	407980 <ferror@plt+0x40e0>
  407904:	ldr	x22, [x19, #16]
  407908:	ldr	x8, [x22, #40]
  40790c:	cbz	x8, 407944 <ferror@plt+0x40a4>
  407910:	ldr	x8, [x8]
  407914:	cbz	x8, 407944 <ferror@plt+0x40a4>
  407918:	ldr	x2, [x8]
  40791c:	cbz	x2, 407944 <ferror@plt+0x40a4>
  407920:	ldr	x8, [x2, #32]
  407924:	ldr	x10, [x2, #16]
  407928:	adrp	x11, 458000 <_bfd_std_section+0x110>
  40792c:	add	x11, x11, #0x8
  407930:	ldr	x9, [x8, #40]
  407934:	cmp	x8, x11
  407938:	add	x9, x9, x20
  40793c:	add	x20, x9, x10
  407940:	b.eq	407958 <ferror@plt+0x40b8>  // b.none
  407944:	mov	x0, x20
  407948:	mov	x1, x19
  40794c:	mov	x2, xzr
  407950:	bl	409e0c <ferror@plt+0x656c>
  407954:	mov	x2, x0
  407958:	ldr	x0, [x22]
  40795c:	ldr	x1, [x19, #48]
  407960:	mov	x3, x20
  407964:	mov	x4, x19
  407968:	mov	w5, w21
  40796c:	ldp	x20, x19, [sp, #48]
  407970:	ldp	x22, x21, [sp, #32]
  407974:	ldp	x29, x30, [sp, #16]
  407978:	add	sp, sp, #0x40
  40797c:	b	40a324 <ferror@plt+0x6a84>
  407980:	ldp	x8, x0, [x19]
  407984:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407988:	add	x1, x1, #0x119
  40798c:	blr	x8
  407990:	mov	x0, x20
  407994:	mov	x1, x19
  407998:	mov	w2, w21
  40799c:	bl	409d8c <ferror@plt+0x64ec>
  4079a0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4079a4:	ldrb	w8, [x8, #872]
  4079a8:	cmp	w8, #0x1
  4079ac:	b.ne	407a00 <ferror@plt+0x4160>  // b.any
  4079b0:	ldp	x0, x21, [x19]
  4079b4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4079b8:	add	x1, x1, #0x77f
  4079bc:	mov	w2, #0x5                   	// #5
  4079c0:	str	x0, [sp, #8]
  4079c4:	mov	x0, xzr
  4079c8:	bl	403700 <dcgettext@plt>
  4079cc:	ldr	x8, [x19, #48]
  4079d0:	mov	x1, x0
  4079d4:	mov	x0, x21
  4079d8:	ldr	x3, [sp, #8]
  4079dc:	ldr	x9, [x8, #144]
  4079e0:	ldr	x8, [x8, #40]
  4079e4:	ldp	x22, x21, [sp, #32]
  4079e8:	ldp	x29, x30, [sp, #16]
  4079ec:	add	x9, x9, x20
  4079f0:	ldp	x20, x19, [sp, #48]
  4079f4:	sub	x2, x9, x8
  4079f8:	add	sp, sp, #0x40
  4079fc:	br	x3
  407a00:	ldp	x20, x19, [sp, #48]
  407a04:	ldp	x22, x21, [sp, #32]
  407a08:	ldp	x29, x30, [sp, #16]
  407a0c:	add	sp, sp, #0x40
  407a10:	ret
  407a14:	stp	x29, x30, [sp, #-32]!
  407a18:	mov	x2, xzr
  407a1c:	str	x19, [sp, #16]
  407a20:	mov	x29, sp
  407a24:	mov	x19, x0
  407a28:	bl	409e0c <ferror@plt+0x656c>
  407a2c:	cbz	x0, 407a48 <ferror@plt+0x41a8>
  407a30:	ldr	x8, [x0, #32]
  407a34:	ldr	x9, [x0, #16]
  407a38:	ldr	x8, [x8, #40]
  407a3c:	add	x8, x9, x8
  407a40:	cmp	x8, x19
  407a44:	cset	w0, eq  // eq = none
  407a48:	ldr	x19, [sp, #16]
  407a4c:	ldp	x29, x30, [sp], #32
  407a50:	ret
  407a54:	ldr	x8, [x0]
  407a58:	ldr	x9, [x1]
  407a5c:	ldr	x10, [x8, #8]
  407a60:	ldr	x11, [x9, #8]
  407a64:	cmp	x10, x11
  407a68:	b.hi	407a80 <ferror@plt+0x41e0>  // b.pmore
  407a6c:	b.cs	407a78 <ferror@plt+0x41d8>  // b.hs, b.nlast
  407a70:	mov	w0, #0xffffffff            	// #-1
  407a74:	ret
  407a78:	cmp	x8, x9
  407a7c:	b.ls	407a88 <ferror@plt+0x41e8>  // b.plast
  407a80:	mov	w0, #0x1                   	// #1
  407a84:	ret
  407a88:	csetm	w0, cc  // cc = lo, ul, last
  407a8c:	ret
  407a90:	stp	x29, x30, [sp, #-96]!
  407a94:	stp	x28, x27, [sp, #16]
  407a98:	stp	x26, x25, [sp, #32]
  407a9c:	stp	x24, x23, [sp, #48]
  407aa0:	stp	x22, x21, [sp, #64]
  407aa4:	stp	x20, x19, [sp, #80]
  407aa8:	mov	x29, sp
  407aac:	sub	sp, sp, #0x2d0
  407ab0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407ab4:	ldr	x8, [x8, #1096]
  407ab8:	ldr	w19, [x2, #180]
  407abc:	mov	x28, x2
  407ac0:	mov	x27, x1
  407ac4:	str	x0, [sp, #64]
  407ac8:	stp	xzr, xzr, [x29, #-144]
  407acc:	cbnz	x8, 407aec <ferror@plt+0x424c>
  407ad0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407ad4:	ldrb	w8, [x8, #996]
  407ad8:	cbnz	w8, 407aec <ferror@plt+0x424c>
  407adc:	ldr	w8, [x27, #32]
  407ae0:	mov	w9, #0x110                 	// #272
  407ae4:	bics	wzr, w9, w8
  407ae8:	b.ne	409d60 <ferror@plt+0x64c0>  // b.any
  407aec:	mov	x0, x27
  407af0:	bl	4066d0 <ferror@plt+0x2e30>
  407af4:	cbz	w0, 409d60 <ferror@plt+0x64c0>
  407af8:	ldr	x20, [x27, #56]
  407afc:	cbz	x20, 409d60 <ferror@plt+0x64c0>
  407b00:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  407b04:	ldr	x8, [x8, #3032]
  407b08:	cmn	x8, #0x1
  407b0c:	b.eq	407b20 <ferror@plt+0x4280>  // b.none
  407b10:	ldr	x9, [x27, #40]
  407b14:	subs	x8, x8, x9
  407b18:	csel	x25, xzr, x8, cc  // cc = lo, ul, last
  407b1c:	b	407b24 <ferror@plt+0x4284>
  407b20:	mov	x25, xzr
  407b24:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  407b28:	ldr	x8, [x8, #3040]
  407b2c:	udiv	x21, x20, x19
  407b30:	cmn	x8, #0x1
  407b34:	b.eq	407b4c <ferror@plt+0x42ac>  // b.none
  407b38:	ldr	x9, [x27, #40]
  407b3c:	subs	x8, x8, x9
  407b40:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407b44:	cmp	x8, x21
  407b48:	csel	x21, x21, x8, hi  // hi = pmore
  407b4c:	cmp	x25, x21
  407b50:	b.cs	409d60 <ferror@plt+0x64c0>  // b.hs, b.nlast
  407b54:	ldr	x8, [x28, #16]
  407b58:	adrp	x22, 458000 <_bfd_std_section+0x110>
  407b5c:	ldr	x24, [x8, #16]
  407b60:	str	x8, [sp, #80]
  407b64:	cbz	x24, 407b88 <ferror@plt+0x42e8>
  407b68:	ldrb	w8, [x22, #1064]
  407b6c:	cbz	w8, 407b88 <ferror@plt+0x42e8>
  407b70:	ldr	x8, [sp, #80]
  407b74:	str	xzr, [sp]
  407b78:	ldr	x19, [x8, #24]
  407b7c:	ldr	x8, [x27, #40]
  407b80:	str	x8, [sp, #184]
  407b84:	b	407c18 <ferror@plt+0x4378>
  407b88:	ldrb	w8, [x27, #32]
  407b8c:	tbz	w8, #2, 407c08 <ferror@plt+0x4368>
  407b90:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407b94:	ldrb	w8, [x8, #964]
  407b98:	tbnz	w8, #0, 407ba4 <ferror@plt+0x4304>
  407b9c:	ldr	w8, [x28, #192]
  407ba0:	cbz	w8, 407c08 <ferror@plt+0x4368>
  407ba4:	ldr	x0, [sp, #64]
  407ba8:	mov	x1, x27
  407bac:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  407bb0:	tbnz	x0, #63, 409d80 <ferror@plt+0x64e0>
  407bb4:	cbz	x0, 407c08 <ferror@plt+0x4368>
  407bb8:	bl	403290 <xmalloc@plt>
  407bbc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407bc0:	ldr	x3, [x8, #1072]
  407bc4:	mov	x23, x0
  407bc8:	ldr	x0, [sp, #64]
  407bcc:	mov	x1, x27
  407bd0:	mov	x2, x23
  407bd4:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407bd8:	tbnz	x0, #63, 409d80 <ferror@plt+0x64e0>
  407bdc:	mov	x19, x0
  407be0:	adrp	x3, 407000 <ferror@plt+0x3760>
  407be4:	add	x3, x3, #0xa54
  407be8:	mov	w2, #0x8                   	// #8
  407bec:	mov	x0, x23
  407bf0:	mov	x1, x19
  407bf4:	bl	4030e0 <qsort@plt>
  407bf8:	mov	x24, x23
  407bfc:	str	xzr, [sp, #184]
  407c00:	str	x23, [sp]
  407c04:	b	407c18 <ferror@plt+0x4378>
  407c08:	mov	x24, xzr
  407c0c:	str	xzr, [sp]
  407c10:	mov	x19, xzr
  407c14:	str	xzr, [sp, #184]
  407c18:	ldr	x0, [sp, #64]
  407c1c:	sub	x2, x29, #0x88
  407c20:	mov	x1, x27
  407c24:	bl	403110 <bfd_malloc_and_get_section@plt>
  407c28:	cbz	w0, 407d30 <ferror@plt+0x4490>
  407c2c:	ldur	x8, [x29, #-136]
  407c30:	adrp	x9, 458000 <_bfd_std_section+0x110>
  407c34:	adrp	x10, 458000 <_bfd_std_section+0x110>
  407c38:	adrp	x3, 40a000 <ferror@plt+0x6760>
  407c3c:	str	x8, [x28, #144]
  407c40:	ldr	x8, [x27, #40]
  407c44:	str	x27, [x28, #48]
  407c48:	add	x3, x3, #0x50c
  407c4c:	mov	w2, #0x8                   	// #8
  407c50:	stp	x8, x20, [x28, #152]
  407c54:	ldr	x0, [x9, #1248]
  407c58:	ldr	x1, [x10, #1240]
  407c5c:	add	x8, x24, x19, lsl #3
  407c60:	str	x8, [sp, #208]
  407c64:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407c68:	str	x27, [x8, #1256]
  407c6c:	bl	4030e0 <qsort@plt>
  407c70:	cmp	x19, #0x1
  407c74:	b.lt	407ca0 <ferror@plt+0x4400>  // b.tstop
  407c78:	ldr	x8, [sp, #184]
  407c7c:	add	x8, x8, x25
  407c80:	ldr	x9, [x24]
  407c84:	ldr	x9, [x9, #8]
  407c88:	cmp	x9, x8
  407c8c:	b.cs	407ca0 <ferror@plt+0x4400>  // b.hs, b.nlast
  407c90:	ldr	x9, [sp, #208]
  407c94:	add	x24, x24, #0x8
  407c98:	cmp	x24, x9
  407c9c:	b.cc	407c80 <ferror@plt+0x43e0>  // b.lo, b.ul, b.last
  407ca0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407ca4:	add	x1, x1, #0x79d
  407ca8:	mov	w2, #0x5                   	// #5
  407cac:	mov	x0, xzr
  407cb0:	str	x24, [sp, #168]
  407cb4:	bl	403700 <dcgettext@plt>
  407cb8:	ldr	x8, [x27]
  407cbc:	mov	x19, x0
  407cc0:	mov	x0, x8
  407cc4:	bl	4048f4 <ferror@plt+0x1054>
  407cc8:	mov	x1, x0
  407ccc:	mov	x0, x19
  407cd0:	bl	4037a0 <printf@plt>
  407cd4:	ldr	x19, [sp, #80]
  407cd8:	mov	w8, #0x1                   	// #1
  407cdc:	sub	x2, x29, #0x90
  407ce0:	mov	x1, x28
  407ce4:	str	w8, [x19, #8]
  407ce8:	ldr	x8, [x27, #40]
  407cec:	add	x0, x8, x25
  407cf0:	bl	409e0c <ferror@plt+0x656c>
  407cf4:	ldr	x8, [sp, #64]
  407cf8:	str	wzr, [x19, #8]
  407cfc:	mov	x11, x0
  407d00:	mov	x14, x21
  407d04:	ldr	x8, [x8, #8]
  407d08:	ldr	w9, [x8, #8]
  407d0c:	cmp	w9, #0x5
  407d10:	mov	x9, xzr
  407d14:	b.ne	407d7c <ferror@plt+0x44dc>  // b.any
  407d18:	ldr	x8, [x8, #880]
  407d1c:	cbz	x8, 407d28 <ferror@plt+0x4488>
  407d20:	ldrb	w9, [x8, #929]
  407d24:	tbnz	w9, #0, 407d68 <ferror@plt+0x44c8>
  407d28:	mov	x9, xzr
  407d2c:	b	407d7c <ferror@plt+0x44dc>
  407d30:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407d34:	add	x1, x1, #0x70a
  407d38:	mov	w2, #0x5                   	// #5
  407d3c:	mov	x0, xzr
  407d40:	bl	403700 <dcgettext@plt>
  407d44:	ldr	x19, [x27]
  407d48:	mov	x20, x0
  407d4c:	bl	403250 <bfd_get_error@plt>
  407d50:	bl	4036e0 <bfd_errmsg@plt>
  407d54:	mov	x2, x0
  407d58:	mov	x0, x20
  407d5c:	mov	x1, x19
  407d60:	bl	430648 <ferror@plt+0x2cda8>
  407d64:	b	409d60 <ferror@plt+0x64c0>
  407d68:	ldr	x8, [x8, #784]
  407d6c:	mov	w9, #0x1                   	// #1
  407d70:	ldrb	w8, [x8, #10]
  407d74:	sub	w8, w8, #0x1
  407d78:	lsl	x9, x9, x8
  407d7c:	ldr	x8, [sp, #80]
  407d80:	adrp	x10, 434000 <warn@@Base+0x2c6c>
  407d84:	ldr	q0, [x10, #2112]
  407d88:	str	x9, [sp, #48]
  407d8c:	ldr	x8, [x8, #48]
  407d90:	lsl	x9, x9, #1
  407d94:	adrp	x26, 458000 <_bfd_std_section+0x110>
  407d98:	str	wzr, [sp, #12]
  407d9c:	cmp	x8, #0x0
  407da0:	sub	x8, x9, #0x1
  407da4:	str	x8, [sp, #40]
  407da8:	cset	w8, eq  // eq = none
  407dac:	str	q0, [sp, #16]
  407db0:	str	w8, [sp, #108]
  407db4:	str	x27, [sp, #136]
  407db8:	ldr	x8, [x27, #40]
  407dbc:	ldr	x9, [sp, #40]
  407dc0:	mov	x19, x11
  407dc4:	str	x25, [sp, #192]
  407dc8:	add	x8, x8, x25
  407dcc:	and	x8, x8, x9
  407dd0:	ldr	x9, [sp, #48]
  407dd4:	eor	x8, x8, x9
  407dd8:	sub	x23, x8, x9
  407ddc:	cbz	x11, 407df8 <ferror@plt+0x4558>
  407de0:	ldr	x8, [x19, #32]
  407de4:	ldr	x9, [x19, #16]
  407de8:	ldr	x8, [x8, #40]
  407dec:	add	x8, x9, x8
  407df0:	cmp	x8, x23
  407df4:	b.ls	407e08 <ferror@plt+0x4568>  // b.plast
  407df8:	mov	w9, wzr
  407dfc:	mov	w8, #0xffffffff            	// #-1
  407e00:	str	xzr, [x28, #56]
  407e04:	b	407e60 <ferror@plt+0x45c0>
  407e08:	adrp	x9, 458000 <_bfd_std_section+0x110>
  407e0c:	ldur	x8, [x29, #-144]
  407e10:	ldr	x11, [x9, #1240]
  407e14:	adrp	x9, 458000 <_bfd_std_section+0x110>
  407e18:	ldr	x9, [x9, #1248]
  407e1c:	mov	w10, w8
  407e20:	cmp	x11, w8, sxtw
  407e24:	b.le	407e54 <ferror@plt+0x45b4>
  407e28:	sxtw	x10, w8
  407e2c:	ldr	x12, [x9, x10, lsl #3]
  407e30:	ldr	x13, [x12, #32]
  407e34:	ldr	x12, [x12, #16]
  407e38:	ldr	x13, [x13, #40]
  407e3c:	add	x12, x12, x13
  407e40:	cmp	x12, x23
  407e44:	b.hi	407e54 <ferror@plt+0x45b4>  // b.pmore
  407e48:	add	x10, x10, #0x1
  407e4c:	cmp	x11, x10
  407e50:	b.gt	407e2c <ferror@plt+0x458c>
  407e54:	add	x9, x9, x8, lsl #3
  407e58:	str	x9, [x28, #56]
  407e5c:	sub	w9, w10, w8
  407e60:	str	w9, [x28, #64]
  407e64:	str	w8, [x28, #80]
  407e68:	str	x14, [sp, #112]
  407e6c:	cbz	x19, 407fac <ferror@plt+0x470c>
  407e70:	ldr	x8, [sp, #80]
  407e74:	ldr	x1, [x8, #48]
  407e78:	cbz	x1, 407fac <ferror@plt+0x470c>
  407e7c:	ldr	w8, [sp, #108]
  407e80:	cbz	w8, 407eb4 <ferror@plt+0x4614>
  407e84:	ldr	w8, [sp, #12]
  407e88:	cmp	w8, #0x2
  407e8c:	b.eq	407f14 <ferror@plt+0x4674>  // b.none
  407e90:	cmp	w8, #0x1
  407e94:	b.ne	407fac <ferror@plt+0x470c>  // b.any
  407e98:	ldrb	w8, [x19, #24]
  407e9c:	tst	w8, #0x8
  407ea0:	ldr	w8, [sp, #108]
  407ea4:	csel	w8, w8, wzr, eq  // eq = none
  407ea8:	str	w8, [sp, #108]
  407eac:	mov	w8, #0x1                   	// #1
  407eb0:	b	407f34 <ferror@plt+0x4694>
  407eb4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407eb8:	ldrb	w8, [x8, #880]
  407ebc:	ldr	x25, [x19, #8]
  407ec0:	cmp	w8, #0x1
  407ec4:	b.ne	407efc <ferror@plt+0x465c>  // b.any
  407ec8:	ldrb	w8, [x25]
  407ecc:	cbz	w8, 407efc <ferror@plt+0x465c>
  407ed0:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  407ed4:	ldr	w2, [x8, #3024]
  407ed8:	ldr	x0, [sp, #64]
  407edc:	mov	x1, x25
  407ee0:	bl	4035e0 <bfd_demangle@plt>
  407ee4:	ldr	x8, [sp, #80]
  407ee8:	cmp	x0, #0x0
  407eec:	mov	x24, x0
  407ef0:	csel	x25, x25, x0, eq  // eq = none
  407ef4:	ldr	x1, [x8, #48]
  407ef8:	b	407f00 <ferror@plt+0x4660>
  407efc:	mov	x24, xzr
  407f00:	mov	x0, x25
  407f04:	bl	4034b0 <strcmp@plt>
  407f08:	cbz	w0, 407f3c <ferror@plt+0x469c>
  407f0c:	str	wzr, [sp, #108]
  407f10:	b	407fa4 <ferror@plt+0x4704>
  407f14:	ldr	x0, [sp, #64]
  407f18:	mov	x1, x19
  407f1c:	bl	403820 <bfd_is_local_label@plt>
  407f20:	ldr	w8, [sp, #108]
  407f24:	cmp	w0, #0x0
  407f28:	csel	w8, wzr, w8, eq  // eq = none
  407f2c:	str	w8, [sp, #108]
  407f30:	mov	w8, #0x2                   	// #2
  407f34:	str	w8, [sp, #12]
  407f38:	b	407fac <ferror@plt+0x470c>
  407f3c:	ldrb	w8, [x19, #24]
  407f40:	ldr	x9, [sp, #112]
  407f44:	tbnz	w8, #3, 407f54 <ferror@plt+0x46b4>
  407f48:	mov	w8, #0x2                   	// #2
  407f4c:	str	w8, [sp, #12]
  407f50:	b	407f88 <ferror@plt+0x46e8>
  407f54:	ldr	x8, [sp, #64]
  407f58:	ldr	x8, [x8, #8]
  407f5c:	ldr	w8, [x8, #8]
  407f60:	cmp	w8, #0x5
  407f64:	b.ne	407f94 <ferror@plt+0x46f4>  // b.any
  407f68:	ldr	x8, [x19, #56]
  407f6c:	ldr	x10, [sp, #192]
  407f70:	cmp	x8, #0x0
  407f74:	add	x8, x8, x10
  407f78:	cset	w10, eq  // eq = none
  407f7c:	csel	x9, x9, x8, eq  // eq = none
  407f80:	str	w10, [sp, #12]
  407f84:	str	x9, [sp, #112]
  407f88:	mov	w8, #0x1                   	// #1
  407f8c:	str	w8, [sp, #108]
  407f90:	b	407fa4 <ferror@plt+0x4704>
  407f94:	mov	w8, #0x1                   	// #1
  407f98:	str	w8, [sp, #108]
  407f9c:	mov	w8, #0x1                   	// #1
  407fa0:	str	w8, [sp, #12]
  407fa4:	mov	x0, x24
  407fa8:	bl	403510 <free@plt>
  407fac:	ldr	w8, [sp, #108]
  407fb0:	cbz	w8, 407ffc <ferror@plt+0x475c>
  407fb4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  407fb8:	ldr	w8, [x8, #1088]
  407fbc:	cbnz	w8, 407ffc <ferror@plt+0x475c>
  407fc0:	ldp	x8, x0, [x28]
  407fc4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  407fc8:	add	x1, x1, #0x31b
  407fcc:	blr	x8
  407fd0:	ldr	x0, [sp, #64]
  407fd4:	mov	x1, x27
  407fd8:	mov	x2, x19
  407fdc:	mov	x3, x23
  407fe0:	mov	x4, x28
  407fe4:	mov	w5, wzr
  407fe8:	bl	40a324 <ferror@plt+0x6a84>
  407fec:	ldp	x8, x0, [x28]
  407ff0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  407ff4:	add	x1, x1, #0x632
  407ff8:	blr	x8
  407ffc:	cbz	x19, 4080c0 <ferror@plt+0x4820>
  408000:	ldr	x8, [x19, #32]
  408004:	ldr	x9, [x19, #16]
  408008:	ldr	x14, [sp, #112]
  40800c:	mov	x11, x19
  408010:	ldr	x8, [x8, #40]
  408014:	add	x8, x9, x8
  408018:	cmp	x8, x23
  40801c:	b.hi	4080e8 <ferror@plt+0x4848>  // b.pmore
  408020:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408024:	ldur	x20, [x29, #-144]
  408028:	ldr	x21, [x8, #1240]
  40802c:	cmp	x20, x21
  408030:	b.ge	4080a8 <ferror@plt+0x4808>  // b.tcont
  408034:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408038:	ldr	x8, [x8, #1248]
  40803c:	ldr	x1, [x27]
  408040:	ldr	x24, [x8, x20, lsl #3]
  408044:	ldr	x22, [x24, #32]
  408048:	ldr	x0, [x22]
  40804c:	bl	4034b0 <strcmp@plt>
  408050:	cbnz	w0, 408098 <ferror@plt+0x47f8>
  408054:	ldr	x8, [x19, #32]
  408058:	ldr	x9, [x22, #40]
  40805c:	ldr	x10, [x24, #16]
  408060:	ldr	x11, [x19, #16]
  408064:	ldr	x8, [x8, #40]
  408068:	add	x9, x10, x9
  40806c:	add	x8, x11, x8
  408070:	cmp	x9, x8
  408074:	b.ls	408098 <ferror@plt+0x47f8>  // b.plast
  408078:	ldr	x8, [x28, #136]
  40807c:	mov	x0, x24
  408080:	mov	x1, x28
  408084:	blr	x8
  408088:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40808c:	ldur	x20, [x29, #-144]
  408090:	ldr	x21, [x8, #1240]
  408094:	cbnz	w0, 4080a8 <ferror@plt+0x4808>
  408098:	add	x20, x20, #0x1
  40809c:	cmp	x20, x21
  4080a0:	stur	x20, [x29, #-144]
  4080a4:	b.lt	408034 <ferror@plt+0x4794>  // b.tstop
  4080a8:	cmp	x20, x21
  4080ac:	b.ge	4080cc <ferror@plt+0x482c>  // b.tcont
  4080b0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4080b4:	ldr	x8, [x8, #1248]
  4080b8:	ldr	x11, [x8, x20, lsl #3]
  4080bc:	b	4080d0 <ferror@plt+0x4830>
  4080c0:	ldr	x14, [sp, #112]
  4080c4:	mov	x11, xzr
  4080c8:	b	40811c <ferror@plt+0x487c>
  4080cc:	mov	x11, xzr
  4080d0:	ldr	x8, [x19, #32]
  4080d4:	ldr	x9, [x19, #16]
  4080d8:	ldr	x14, [sp, #112]
  4080dc:	adrp	x22, 458000 <_bfd_std_section+0x110>
  4080e0:	ldr	x8, [x8, #40]
  4080e4:	add	x8, x9, x8
  4080e8:	cmp	x8, x23
  4080ec:	b.ls	4080fc <ferror@plt+0x485c>  // b.plast
  4080f0:	ldr	x9, [x27, #40]
  4080f4:	sub	x8, x8, x9
  4080f8:	b	408120 <ferror@plt+0x4880>
  4080fc:	cbz	x11, 40811c <ferror@plt+0x487c>
  408100:	ldr	x8, [x11, #32]
  408104:	ldr	x9, [x11, #16]
  408108:	ldr	x10, [x27, #40]
  40810c:	ldr	x8, [x8, #40]
  408110:	add	x8, x9, x8
  408114:	sub	x8, x8, x10
  408118:	b	408120 <ferror@plt+0x4880>
  40811c:	mov	x8, x14
  408120:	ldr	x9, [sp, #192]
  408124:	cmp	x8, x9
  408128:	ccmp	x8, x14, #0x2, hi  // hi = pmore
  40812c:	csel	x25, x8, x14, ls  // ls = plast
  408130:	mov	w8, #0x1                   	// #1
  408134:	str	w8, [sp, #148]
  408138:	str	x25, [sp, #176]
  40813c:	cbz	x19, 4081d0 <ferror@plt+0x4930>
  408140:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408144:	ldrb	w8, [x8, #996]
  408148:	tbnz	w8, #0, 4081d0 <ferror@plt+0x4930>
  40814c:	ldr	x8, [x19, #32]
  408150:	cmp	x8, x27
  408154:	b.eq	408160 <ferror@plt+0x48c0>  // b.none
  408158:	mov	w8, #0x1                   	// #1
  40815c:	b	4081cc <ferror@plt+0x492c>
  408160:	ldr	x8, [x27, #40]
  408164:	ldr	x9, [x19, #16]
  408168:	add	x8, x9, x8
  40816c:	cmp	x8, x23
  408170:	b.ls	40817c <ferror@plt+0x48dc>  // b.plast
  408174:	mov	w8, #0x1                   	// #1
  408178:	b	4081c8 <ferror@plt+0x4928>
  40817c:	ldr	w20, [x19, #24]
  408180:	tbnz	w20, #16, 4081c4 <ferror@plt+0x4924>
  408184:	ldr	x23, [x19, #8]
  408188:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40818c:	add	x1, x1, #0x7ba
  408190:	mov	x21, x11
  408194:	mov	x0, x23
  408198:	bl	4036d0 <strstr@plt>
  40819c:	ldr	x14, [sp, #112]
  4081a0:	mov	x11, x21
  4081a4:	cbnz	x0, 4081c4 <ferror@plt+0x4924>
  4081a8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4081ac:	mov	x0, x23
  4081b0:	add	x1, x1, #0x7c7
  4081b4:	bl	4036d0 <strstr@plt>
  4081b8:	ldr	x14, [sp, #112]
  4081bc:	mov	x11, x21
  4081c0:	cbz	x0, 408174 <ferror@plt+0x48d4>
  4081c4:	ubfx	w8, w20, #3, #1
  4081c8:	ldr	x25, [sp, #176]
  4081cc:	str	w8, [sp, #148]
  4081d0:	ldr	w8, [sp, #108]
  4081d4:	cbz	w8, 409d44 <ferror@plt+0x64a4>
  4081d8:	str	x11, [sp, #56]
  4081dc:	cbz	x19, 4087d0 <ferror@plt+0x4f30>
  4081e0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4081e4:	ldrb	w8, [x8, #924]
  4081e8:	cbz	w8, 4087d0 <ferror@plt+0x4f30>
  4081ec:	ldr	x0, [x19, #8]
  4081f0:	cbz	x0, 4087d0 <ferror@plt+0x4f30>
  4081f4:	bl	402fd0 <strlen@plt>
  4081f8:	add	x0, x0, #0x28
  4081fc:	stur	x0, [x29, #-56]
  408200:	bl	403290 <xmalloc@plt>
  408204:	stp	x0, xzr, [x29, #-72]
  408208:	ldr	x0, [sp, #64]
  40820c:	adrp	x20, 40a000 <ferror@plt+0x6760>
  408210:	add	x20, x20, #0x820
  408214:	sub	x8, x29, #0x48
  408218:	add	x1, sp, #0x148
  40821c:	mov	x2, x19
  408220:	stp	x20, x8, [sp, #328]
  408224:	bl	407388 <ferror@plt+0x3ae8>
  408228:	ldr	x8, [sp, #80]
  40822c:	ldr	w23, [x28, #180]
  408230:	ldr	x24, [x28, #48]
  408234:	mov	w0, #0x78                  	// #120
  408238:	ldr	x21, [x8, #32]
  40823c:	ldr	x8, [x28, #16]
  408240:	str	x8, [sp, #320]
  408244:	mov	w8, #0x78                  	// #120
  408248:	stur	x8, [x29, #-112]
  40824c:	bl	403290 <xmalloc@plt>
  408250:	ldr	x8, [sp, #176]
  408254:	ldr	x9, [sp, #192]
  408258:	mov	x25, xzr
  40825c:	stp	x0, xzr, [x29, #-128]
  408260:	strb	wzr, [x28, #196]
  408264:	cmp	x9, x8
  408268:	sub	x8, x29, #0x80
  40826c:	stp	x20, x8, [x28]
  408270:	b.cs	408448 <ferror@plt+0x4ba8>  // b.hs, b.nlast
  408274:	ldr	x11, [sp, #168]
  408278:	mov	x26, x9
  40827c:	mov	w19, w23
  408280:	str	w23, [sp, #312]
  408284:	stur	xzr, [x29, #-120]
  408288:	str	xzr, [x28, #168]
  40828c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408290:	ldrb	w8, [x8, #996]
  408294:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408298:	ldrb	w9, [x9, #884]
  40829c:	mov	w10, #0x40000000            	// #1073741824
  4082a0:	cmp	w8, #0x0
  4082a4:	csel	x10, x10, xzr, ne  // ne = any
  4082a8:	cmp	w9, #0x0
  4082ac:	mov	w9, #0x10000000            	// #268435456
  4082b0:	csel	x9, x9, xzr, ne  // ne = any
  4082b4:	orr	x9, x9, x10
  4082b8:	str	x9, [x28, #88]
  4082bc:	adrp	x10, 458000 <_bfd_std_section+0x110>
  4082c0:	ldr	x10, [x10, #856]
  4082c4:	cbz	x10, 4082d0 <ferror@plt+0x4a30>
  4082c8:	orr	x9, x9, #0x20000000
  4082cc:	str	x9, [x28, #88]
  4082d0:	ldr	w10, [x28, #192]
  4082d4:	cbz	w10, 408330 <ferror@plt+0x4a90>
  4082d8:	ldr	x10, [sp, #208]
  4082dc:	cmp	x11, x10
  4082e0:	b.cs	408330 <ferror@plt+0x4a90>  // b.hs, b.nlast
  4082e4:	ldr	x10, [sp, #320]
  4082e8:	mov	w12, #0x42                  	// #66
  4082ec:	ldr	x10, [x10]
  4082f0:	ldr	w10, [x10, #72]
  4082f4:	and	w10, w10, w12
  4082f8:	cbnz	w10, 408330 <ferror@plt+0x4a90>
  4082fc:	ldr	x10, [x11]
  408300:	ldr	x11, [sp, #184]
  408304:	ldr	x10, [x10, #8]
  408308:	add	x11, x26, x11
  40830c:	subs	x10, x10, x11
  408310:	b.eq	408328 <ferror@plt+0x4a88>  // b.none
  408314:	cmp	x10, #0x1
  408318:	b.lt	408330 <ferror@plt+0x4a90>  // b.tstop
  40831c:	udiv	w11, w19, w23
  408320:	cmp	x10, x11
  408324:	b.ge	408330 <ferror@plt+0x4a90>  // b.tcont
  408328:	orr	x9, x9, #0x80000000
  40832c:	str	x9, [x28, #88]
  408330:	tbnz	w8, #0, 408354 <ferror@plt+0x4ab4>
  408334:	ldr	w8, [x24, #32]
  408338:	mov	w9, #0x110                 	// #272
  40833c:	bics	wzr, w9, w8
  408340:	b.ne	408354 <ferror@plt+0x4ab4>  // b.any
  408344:	ldr	x8, [x24, #40]
  408348:	ldr	x9, [sp, #176]
  40834c:	add	x8, x8, x9
  408350:	str	x8, [x28, #232]
  408354:	ldr	x8, [sp, #176]
  408358:	strb	wzr, [x28, #196]
  40835c:	mov	x1, x28
  408360:	str	x8, [x28, #240]
  408364:	ldr	x8, [x24, #40]
  408368:	add	x0, x8, x26
  40836c:	blr	x21
  408370:	ldrb	w8, [x28, #196]
  408374:	mov	w19, w0
  408378:	cbz	w8, 408424 <ferror@plt+0x4b84>
  40837c:	ldr	w8, [x28, #200]
  408380:	ldr	x11, [sp, #168]
  408384:	sub	w8, w8, #0x2
  408388:	cmp	w8, #0x3
  40838c:	b.hi	408428 <ferror@plt+0x4b88>  // b.pmore
  408390:	ldr	x8, [x24, #40]
  408394:	ldr	x9, [sp, #192]
  408398:	ldr	x20, [x28, #208]
  40839c:	add	x9, x8, x9
  4083a0:	cmp	x20, x9
  4083a4:	b.cc	408428 <ferror@plt+0x4b88>  // b.lo, b.ul, b.last
  4083a8:	ldr	x9, [sp, #176]
  4083ac:	add	x9, x8, x9
  4083b0:	cmp	x20, x9
  4083b4:	b.cs	408428 <ferror@plt+0x4b88>  // b.hs, b.nlast
  4083b8:	mov	w0, #0x38                  	// #56
  4083bc:	mov	x22, x27
  4083c0:	mov	x27, x21
  4083c4:	add	x21, x8, x26
  4083c8:	bl	403290 <xmalloc@plt>
  4083cc:	mov	x23, x0
  4083d0:	stp	xzr, xzr, [x0]
  4083d4:	mov	w0, #0x10                  	// #16
  4083d8:	bl	403290 <xmalloc@plt>
  4083dc:	ldr	q0, [sp, #16]
  4083e0:	mov	w8, #0xffffffff            	// #-1
  4083e4:	str	x0, [x23, #16]
  4083e8:	str	x21, [x0]
  4083ec:	stur	q0, [x23, #24]
  4083f0:	str	x20, [x23, #40]
  4083f4:	str	w8, [x23, #48]
  4083f8:	str	x25, [x23]
  4083fc:	cbz	x25, 408404 <ferror@plt+0x4b64>
  408400:	str	x23, [x25, #8]
  408404:	str	xzr, [x23, #8]
  408408:	mov	x25, x23
  40840c:	ldp	x11, x9, [sp, #168]
  408410:	ldr	w23, [sp, #312]
  408414:	mov	x21, x27
  408418:	mov	x27, x22
  40841c:	adrp	x22, 458000 <_bfd_std_section+0x110>
  408420:	b	40842c <ferror@plt+0x4b8c>
  408424:	ldr	x11, [sp, #168]
  408428:	ldr	x9, [sp, #176]
  40842c:	udiv	w8, w19, w23
  408430:	add	x26, x26, x8
  408434:	cmp	x26, x9
  408438:	str	xzr, [x28, #232]
  40843c:	b.cc	408284 <ferror@plt+0x49e4>  // b.lo, b.ul, b.last
  408440:	ldur	x0, [x29, #-128]
  408444:	adrp	x26, 458000 <_bfd_std_section+0x110>
  408448:	adrp	x8, 403000 <exit@plt>
  40844c:	add	x8, x8, #0x880
  408450:	str	x8, [x28]
  408454:	adrp	x8, 457000 <_sch_istable+0x1c50>
  408458:	ldr	x8, [x8, #3816]
  40845c:	str	x8, [x28, #8]
  408460:	bl	403510 <free@plt>
  408464:	cbz	x25, 4087c4 <ferror@plt+0x4f24>
  408468:	mov	x20, x25
  40846c:	ldr	x19, [x20]
  408470:	cbz	x19, 408534 <ferror@plt+0x4c94>
  408474:	ldr	x8, [x20, #40]
  408478:	ldr	x9, [x19, #40]
  40847c:	cmp	x8, x9
  408480:	b.ne	40850c <ferror@plt+0x4c6c>  // b.any
  408484:	ldr	x8, [x19, #24]
  408488:	ldp	x10, x9, [x20, #24]
  40848c:	add	x10, x8, x10
  408490:	cmp	x10, x9
  408494:	b.ls	4084b8 <ferror@plt+0x4c18>  // b.plast
  408498:	ldr	x8, [x19, #32]
  40849c:	ldr	x0, [x20, #16]
  4084a0:	add	x8, x8, x9
  4084a4:	lsl	x1, x8, #3
  4084a8:	str	x8, [x20, #32]
  4084ac:	bl	4031e0 <xrealloc@plt>
  4084b0:	str	x0, [x20, #16]
  4084b4:	ldr	x8, [x19, #24]
  4084b8:	cbz	x8, 4084ec <ferror@plt+0x4c4c>
  4084bc:	ldr	x8, [x19, #16]
  4084c0:	ldr	x9, [x20, #16]
  4084c4:	mov	x10, xzr
  4084c8:	ldr	x11, [x20, #24]
  4084cc:	ldr	x12, [x8, x10, lsl #3]
  4084d0:	add	x10, x10, #0x1
  4084d4:	add	x13, x11, #0x1
  4084d8:	str	x13, [x20, #24]
  4084dc:	str	x12, [x9, x11, lsl #3]
  4084e0:	ldr	x11, [x19, #24]
  4084e4:	cmp	x10, x11
  4084e8:	b.cc	4084c8 <ferror@plt+0x4c28>  // b.lo, b.ul, b.last
  4084ec:	ldp	x8, x21, [x19]
  4084f0:	mov	x9, x21
  4084f4:	cbz	x8, 408500 <ferror@plt+0x4c60>
  4084f8:	str	x21, [x8, #8]
  4084fc:	ldr	x9, [x19, #8]
  408500:	cbz	x9, 408514 <ferror@plt+0x4c74>
  408504:	str	x8, [x9]
  408508:	b	408518 <ferror@plt+0x4c78>
  40850c:	mov	x21, x19
  408510:	b	408524 <ferror@plt+0x4c84>
  408514:	mov	x25, x8
  408518:	mov	x0, x19
  40851c:	stp	xzr, xzr, [x19]
  408520:	bl	40a908 <ferror@plt+0x7068>
  408524:	ldr	x19, [x21]
  408528:	cbnz	x19, 408474 <ferror@plt+0x4bd4>
  40852c:	ldr	x20, [x20]
  408530:	cbnz	x20, 40846c <ferror@plt+0x4bcc>
  408534:	cbz	x25, 4087c4 <ferror@plt+0x4f24>
  408538:	mov	x19, x25
  40853c:	ldr	x21, [x19]
  408540:	cbz	x21, 408644 <ferror@plt+0x4da4>
  408544:	mov	x0, x19
  408548:	bl	40a94c <ferror@plt+0x70ac>
  40854c:	mov	x24, x0
  408550:	mov	x23, x21
  408554:	mov	x20, x19
  408558:	mov	x0, x23
  40855c:	bl	40a94c <ferror@plt+0x70ac>
  408560:	cmp	x0, x24
  408564:	b.cs	408574 <ferror@plt+0x4cd4>  // b.hs, b.nlast
  408568:	mov	x20, x23
  40856c:	mov	x24, x0
  408570:	b	4085d8 <ferror@plt+0x4d38>
  408574:	b.ne	4085d8 <ferror@plt+0x4d38>  // b.any
  408578:	ldr	x9, [x23, #24]
  40857c:	ldr	x8, [x23, #40]
  408580:	cbz	x9, 4085a4 <ferror@plt+0x4d04>
  408584:	ldr	x10, [x23, #16]
  408588:	sub	x10, x10, #0x8
  40858c:	ldr	x11, [x10, x9, lsl #3]
  408590:	sub	x12, x9, #0x1
  408594:	mov	x9, x12
  408598:	cmp	x11, x8
  40859c:	csel	x8, x11, x8, cc  // cc = lo, ul, last
  4085a0:	cbnz	x12, 40858c <ferror@plt+0x4cec>
  4085a4:	ldr	x10, [x20, #24]
  4085a8:	ldr	x9, [x20, #40]
  4085ac:	cbz	x10, 4085d0 <ferror@plt+0x4d30>
  4085b0:	ldr	x11, [x20, #16]
  4085b4:	sub	x11, x11, #0x8
  4085b8:	ldr	x12, [x11, x10, lsl #3]
  4085bc:	sub	x13, x10, #0x1
  4085c0:	mov	x10, x13
  4085c4:	cmp	x12, x9
  4085c8:	csel	x9, x12, x9, cc  // cc = lo, ul, last
  4085cc:	cbnz	x13, 4085b8 <ferror@plt+0x4d18>
  4085d0:	cmp	x8, x9
  4085d4:	b.cc	408568 <ferror@plt+0x4cc8>  // b.lo, b.ul, b.last
  4085d8:	ldr	x23, [x23]
  4085dc:	cbnz	x23, 408558 <ferror@plt+0x4cb8>
  4085e0:	cmp	x20, x19
  4085e4:	b.eq	408608 <ferror@plt+0x4d68>  // b.none
  4085e8:	ldr	x8, [x20]
  4085ec:	cbz	x8, 4085f8 <ferror@plt+0x4d58>
  4085f0:	ldr	x9, [x20, #8]
  4085f4:	str	x9, [x8, #8]
  4085f8:	ldr	x9, [x20, #8]
  4085fc:	cbz	x9, 408614 <ferror@plt+0x4d74>
  408600:	str	x8, [x9]
  408604:	b	408618 <ferror@plt+0x4d78>
  408608:	mov	x19, x21
  40860c:	cbnz	x19, 40853c <ferror@plt+0x4c9c>
  408610:	b	408644 <ferror@plt+0x4da4>
  408614:	mov	x25, x8
  408618:	stp	x19, xzr, [x20]
  40861c:	ldr	x8, [x19, #8]
  408620:	str	x8, [x20, #8]
  408624:	str	x20, [x19, #8]
  408628:	ldr	x8, [x20, #8]
  40862c:	cbz	x8, 40863c <ferror@plt+0x4d9c>
  408630:	str	x20, [x8]
  408634:	cbnz	x19, 40853c <ferror@plt+0x4c9c>
  408638:	b	408644 <ferror@plt+0x4da4>
  40863c:	mov	x25, x20
  408640:	cbnz	x19, 40853c <ferror@plt+0x4c9c>
  408644:	cbz	x25, 4087c4 <ferror@plt+0x4f24>
  408648:	mov	w8, #0xffffffff            	// #-1
  40864c:	mov	x9, x25
  408650:	ldr	x11, [x9]
  408654:	add	w8, w8, #0x1
  408658:	str	w8, [x9, #48]
  40865c:	cbz	x11, 4087c4 <ferror@plt+0x4f24>
  408660:	mov	x10, x11
  408664:	cmp	x9, x10
  408668:	b.eq	408750 <ferror@plt+0x4eb0>  // b.none
  40866c:	ldr	x12, [x11, #40]
  408670:	ldr	x13, [x11, #24]
  408674:	mov	x14, x9
  408678:	ldr	x15, [x14, #40]
  40867c:	ldr	x16, [x14, #24]
  408680:	mov	x17, x15
  408684:	cbz	x16, 4086b0 <ferror@plt+0x4e10>
  408688:	ldr	x17, [x14, #16]
  40868c:	mov	x0, x16
  408690:	sub	x18, x17, #0x8
  408694:	mov	x17, x15
  408698:	ldr	x1, [x18, x0, lsl #3]
  40869c:	sub	x2, x0, #0x1
  4086a0:	mov	x0, x2
  4086a4:	cmp	x1, x17
  4086a8:	csel	x17, x1, x17, hi  // hi = pmore
  4086ac:	cbnz	x2, 408698 <ferror@plt+0x4df8>
  4086b0:	mov	x18, x12
  4086b4:	cbz	x13, 4086e0 <ferror@plt+0x4e40>
  4086b8:	ldr	x18, [x11, #16]
  4086bc:	mov	x1, x13
  4086c0:	sub	x0, x18, #0x8
  4086c4:	mov	x18, x12
  4086c8:	ldr	x2, [x0, x1, lsl #3]
  4086cc:	sub	x3, x1, #0x1
  4086d0:	mov	x1, x3
  4086d4:	cmp	x2, x18
  4086d8:	csel	x18, x2, x18, cc  // cc = lo, ul, last
  4086dc:	cbnz	x3, 4086c8 <ferror@plt+0x4e28>
  4086e0:	cmp	x17, x18
  4086e4:	b.cc	408744 <ferror@plt+0x4ea4>  // b.lo, b.ul, b.last
  4086e8:	cbz	x16, 40870c <ferror@plt+0x4e6c>
  4086ec:	ldr	x17, [x14, #16]
  4086f0:	sub	x17, x17, #0x8
  4086f4:	ldr	x18, [x17, x16, lsl #3]
  4086f8:	sub	x0, x16, #0x1
  4086fc:	mov	x16, x0
  408700:	cmp	x18, x15
  408704:	csel	x15, x18, x15, cc  // cc = lo, ul, last
  408708:	cbnz	x0, 4086f4 <ferror@plt+0x4e54>
  40870c:	mov	x16, x12
  408710:	cbz	x13, 40873c <ferror@plt+0x4e9c>
  408714:	ldr	x16, [x11, #16]
  408718:	mov	x18, x13
  40871c:	sub	x17, x16, #0x8
  408720:	mov	x16, x12
  408724:	ldr	x0, [x17, x18, lsl #3]
  408728:	sub	x1, x18, #0x1
  40872c:	mov	x18, x1
  408730:	cmp	x0, x16
  408734:	csel	x16, x0, x16, hi  // hi = pmore
  408738:	cbnz	x1, 408724 <ferror@plt+0x4e84>
  40873c:	cmp	x15, x16
  408740:	b.ls	4087b4 <ferror@plt+0x4f14>  // b.plast
  408744:	ldr	x14, [x14]
  408748:	cmp	x14, x10
  40874c:	b.ne	408678 <ferror@plt+0x4dd8>  // b.any
  408750:	cmp	x11, x10
  408754:	b.eq	408778 <ferror@plt+0x4ed8>  // b.none
  408758:	ldp	x13, x12, [x11]
  40875c:	mov	x14, x12
  408760:	cbz	x13, 40876c <ferror@plt+0x4ecc>
  408764:	str	x12, [x13, #8]
  408768:	ldr	x14, [x11, #8]
  40876c:	cbz	x14, 408784 <ferror@plt+0x4ee4>
  408770:	str	x13, [x14]
  408774:	b	408788 <ferror@plt+0x4ee8>
  408778:	ldr	x10, [x11]
  40877c:	mov	x12, x11
  408780:	b	4087ac <ferror@plt+0x4f0c>
  408784:	mov	x25, x13
  408788:	stp	x10, xzr, [x11]
  40878c:	ldr	x13, [x10, #8]
  408790:	str	x13, [x11, #8]
  408794:	str	x11, [x10, #8]
  408798:	ldr	x13, [x11, #8]
  40879c:	cbz	x13, 4087a8 <ferror@plt+0x4f08>
  4087a0:	str	x11, [x13]
  4087a4:	b	4087ac <ferror@plt+0x4f0c>
  4087a8:	mov	x25, x11
  4087ac:	str	w8, [x11, #48]
  4087b0:	mov	x11, x12
  4087b4:	ldr	x11, [x11]
  4087b8:	cbnz	x11, 408664 <ferror@plt+0x4dc4>
  4087bc:	mov	x9, x10
  4087c0:	cbnz	x10, 408650 <ferror@plt+0x4db0>
  4087c4:	ldur	x0, [x29, #-72]
  4087c8:	str	x25, [x26, #1264]
  4087cc:	bl	403510 <free@plt>
  4087d0:	ldr	x8, [sp, #80]
  4087d4:	ldr	x24, [x28, #48]
  4087d8:	mov	w0, #0x78                  	// #120
  4087dc:	ldr	x8, [x8, #32]
  4087e0:	str	x8, [sp, #128]
  4087e4:	ldur	x8, [x29, #-136]
  4087e8:	str	x8, [sp, #312]
  4087ec:	ldp	w23, w8, [x28, #180]
  4087f0:	str	x8, [sp, #88]
  4087f4:	ldr	w8, [x28, #188]
  4087f8:	str	x8, [sp, #72]
  4087fc:	ldr	x8, [x28, #16]
  408800:	str	x8, [sp, #256]
  408804:	mov	w8, #0x78                  	// #120
  408808:	stur	x8, [x29, #-56]
  40880c:	bl	403290 <xmalloc@plt>
  408810:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408814:	ldr	w10, [sp, #148]
  408818:	ldr	w8, [x8, #916]
  40881c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408820:	ldr	w9, [x9, #1088]
  408824:	ldr	x19, [sp, #192]
  408828:	cmp	w10, #0x0
  40882c:	mov	w10, #0x10                  	// #16
  408830:	mov	w11, #0x4                   	// #4
  408834:	csel	w10, w10, w11, eq  // eq = none
  408838:	cmp	w8, #0x0
  40883c:	mov	x20, xzr
  408840:	csel	w8, w10, w8, eq  // eq = none
  408844:	stp	x0, xzr, [x29, #-72]
  408848:	str	w8, [sp, #268]
  40884c:	cbnz	w9, 4088b0 <ferror@plt+0x5010>
  408850:	ldr	x10, [sp, #256]
  408854:	ldr	x8, [x24, #56]
  408858:	ldr	x9, [x24, #40]
  40885c:	add	x1, sp, #0x148
  408860:	ldr	x0, [x10]
  408864:	udiv	x8, x8, x23
  408868:	add	x2, x8, x9
  40886c:	bl	4036a0 <bfd_sprintf_vma@plt>
  408870:	mov	x8, xzr
  408874:	add	x10, sp, #0x148
  408878:	ldrb	w9, [x10, x8]
  40887c:	cmp	w9, #0x30
  408880:	b.ne	40888c <ferror@plt+0x4fec>  // b.any
  408884:	add	x8, x8, #0x1
  408888:	b	408878 <ferror@plt+0x4fd8>
  40888c:	cbnz	w9, 40889c <ferror@plt+0x4ffc>
  408890:	ldr	x9, [x24, #40]
  408894:	cmp	x9, #0x0
  408898:	csel	w8, w8, wzr, eq  // eq = none
  40889c:	sub	w9, w8, #0x1
  4088a0:	and	w9, w9, #0xfffffffc
  4088a4:	cmp	w8, #0x0
  4088a8:	csel	w8, wzr, w9, eq  // eq = none
  4088ac:	sxtw	x20, w8
  4088b0:	strb	wzr, [x28, #196]
  4088b4:	ldr	x8, [x26, #1264]
  4088b8:	ldr	x11, [sp, #168]
  4088bc:	cbz	x8, 408918 <ferror@plt+0x5078>
  4088c0:	mov	w10, #0xffffffff            	// #-1
  4088c4:	ldr	w9, [x8, #48]
  4088c8:	ldr	x8, [x8]
  4088cc:	cmp	w9, w10
  4088d0:	csel	w10, w9, w10, gt
  4088d4:	cbnz	x8, 4088c4 <ferror@plt+0x5024>
  4088d8:	add	w8, w10, w10, lsl #1
  4088dc:	add	w8, w8, #0x4
  4088e0:	sxtw	x19, w8
  4088e4:	mov	x0, x19
  4088e8:	str	x10, [sp, #152]
  4088ec:	bl	403290 <xmalloc@plt>
  4088f0:	sub	x21, x19, #0x1
  4088f4:	str	x0, [sp, #248]
  4088f8:	strb	wzr, [x0, x21]
  4088fc:	mov	x0, x19
  408900:	bl	403290 <xmalloc@plt>
  408904:	ldr	x11, [sp, #168]
  408908:	ldr	x19, [sp, #192]
  40890c:	str	x0, [sp, #200]
  408910:	strb	wzr, [x0, x21]
  408914:	b	408928 <ferror@plt+0x5088>
  408918:	mov	w8, #0xffffffff            	// #-1
  40891c:	str	xzr, [sp, #248]
  408920:	str	xzr, [sp, #200]
  408924:	str	x8, [sp, #152]
  408928:	ldr	x8, [sp, #176]
  40892c:	cmp	x19, x8
  408930:	b.cs	409d08 <ferror@plt+0x6468>  // b.hs, b.nlast
  408934:	mul	x8, x8, x23
  408938:	str	x8, [sp, #320]
  40893c:	sub	x8, x29, #0x80
  408940:	add	x8, x8, x20
  408944:	str	x8, [sp, #272]
  408948:	ldr	x8, [sp, #152]
  40894c:	stp	x24, x23, [sp, #216]
  408950:	add	w8, w8, w8, lsl #1
  408954:	add	w8, w8, #0x3
  408958:	sxtw	x8, w8
  40895c:	str	x8, [sp, #120]
  408960:	sub	x8, x8, #0x1
  408964:	str	x8, [sp, #160]
  408968:	ldr	x8, [sp, #312]
  40896c:	sub	x8, x8, #0x1
  408970:	str	x8, [sp, #96]
  408974:	ldr	x8, [sp, #320]
  408978:	mul	x12, x19, x23
  40897c:	cmp	x12, x8
  408980:	ldr	x8, [sp, #256]
  408984:	str	xzr, [x8, #40]
  408988:	mov	x8, x12
  40898c:	b.cs	4089bc <ferror@plt+0x511c>  // b.hs, b.nlast
  408990:	ldr	x8, [sp, #176]
  408994:	sub	x8, x8, x19
  408998:	mul	x9, x23, x8
  40899c:	mov	x8, x12
  4089a0:	ldr	x10, [sp, #312]
  4089a4:	ldrb	w10, [x10, x8]
  4089a8:	cbnz	w10, 4089bc <ferror@plt+0x511c>
  4089ac:	subs	x9, x9, #0x1
  4089b0:	add	x8, x8, #0x1
  4089b4:	b.ne	4089a0 <ferror@plt+0x5100>  // b.any
  4089b8:	ldr	x8, [sp, #320]
  4089bc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4089c0:	ldrb	w9, [x9, #992]
  4089c4:	str	x11, [sp, #168]
  4089c8:	str	x19, [sp, #192]
  4089cc:	tbnz	w9, #0, 4089e0 <ferror@plt+0x5140>
  4089d0:	ldrb	w9, [x28, #196]
  4089d4:	cbz	w9, 408b1c <ferror@plt+0x527c>
  4089d8:	ldrb	w9, [x28, #197]
  4089dc:	cbz	w9, 408b1c <ferror@plt+0x527c>
  4089e0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4089e4:	ldrb	w8, [x8, #876]
  4089e8:	str	x12, [sp, #240]
  4089ec:	tbnz	w8, #0, 4089fc <ferror@plt+0x515c>
  4089f0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4089f4:	ldrb	w8, [x8, #1000]
  4089f8:	cbz	w8, 409010 <ferror@plt+0x5770>
  4089fc:	ldr	x8, [sp, #256]
  408a00:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408a04:	ldr	x1, [x9, #1072]
  408a08:	sub	x4, x29, #0x10
  408a0c:	ldr	x25, [x8]
  408a10:	sub	x5, x29, #0x18
  408a14:	sub	x6, x29, #0x1c
  408a18:	sub	x7, x29, #0x20
  408a1c:	ldr	x8, [x25, #8]
  408a20:	mov	x0, x25
  408a24:	mov	x2, x24
  408a28:	mov	x3, x19
  408a2c:	ldr	x8, [x8, #568]
  408a30:	blr	x8
  408a34:	cbz	w0, 409010 <ferror@plt+0x5770>
  408a38:	ldur	x26, [x29, #-16]
  408a3c:	cbz	x26, 408a50 <ferror@plt+0x51b0>
  408a40:	ldrb	w8, [x26]
  408a44:	cbnz	w8, 408a50 <ferror@plt+0x51b0>
  408a48:	mov	x26, xzr
  408a4c:	stur	xzr, [x29, #-16]
  408a50:	ldur	x8, [x29, #-24]
  408a54:	cbz	x8, 408a60 <ferror@plt+0x51c0>
  408a58:	ldrb	w8, [x8]
  408a5c:	cbz	w8, 408bb0 <ferror@plt+0x5310>
  408a60:	cbz	x26, 408bb8 <ferror@plt+0x5318>
  408a64:	ldrb	w8, [x26]
  408a68:	mov	w20, wzr
  408a6c:	mov	x21, xzr
  408a70:	cmp	w8, #0x2f
  408a74:	b.ne	408bc0 <ferror@plt+0x5320>  // b.any
  408a78:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408a7c:	ldr	x8, [x8, #896]
  408a80:	cbz	x8, 408bc0 <ferror@plt+0x5320>
  408a84:	adrp	x19, 458000 <_bfd_std_section+0x110>
  408a88:	ldr	x8, [x19, #904]
  408a8c:	mov	w9, #0x1001                	// #4097
  408a90:	add	x0, x8, x9
  408a94:	bl	403290 <xmalloc@plt>
  408a98:	ldr	x19, [x19, #904]
  408a9c:	mov	x21, x0
  408aa0:	cbz	x19, 408ab8 <ferror@plt+0x5218>
  408aa4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408aa8:	ldr	x1, [x8, #896]
  408aac:	mov	x0, x21
  408ab0:	mov	x2, x19
  408ab4:	bl	402f70 <memcpy@plt>
  408ab8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408abc:	ldr	w8, [x8, #912]
  408ac0:	add	x0, x21, x19
  408ac4:	cmp	w8, #0x1
  408ac8:	b.lt	408afc <ferror@plt+0x525c>  // b.tstop
  408acc:	mov	x9, x26
  408ad0:	ldrb	w10, [x9, #1]!
  408ad4:	cbz	w10, 408afc <ferror@plt+0x525c>
  408ad8:	mov	w11, wzr
  408adc:	and	w10, w10, #0xff
  408ae0:	cmp	w10, #0x2f
  408ae4:	csel	x26, x9, x26, eq  // eq = none
  408ae8:	ldrb	w10, [x9, #1]!
  408aec:	cinc	w11, w11, eq  // eq = none
  408af0:	cmp	w11, w8
  408af4:	b.ge	408afc <ferror@plt+0x525c>  // b.tcont
  408af8:	cbnz	w10, 408adc <ferror@plt+0x523c>
  408afc:	mov	w2, #0x1000                	// #4096
  408b00:	mov	x1, x26
  408b04:	bl	403730 <strncpy@plt>
  408b08:	mov	w8, #0x1000                	// #4096
  408b0c:	mov	w20, #0x1                   	// #1
  408b10:	strb	wzr, [x0, x8]
  408b14:	stur	x21, [x29, #-16]
  408b18:	b	408bc0 <ferror@plt+0x5320>
  408b1c:	ldr	x10, [sp, #88]
  408b20:	sub	x9, x8, x12
  408b24:	cmp	x9, x10
  408b28:	b.cs	408b44 <ferror@plt+0x52a4>  // b.hs, b.nlast
  408b2c:	ldr	x10, [sp, #320]
  408b30:	cmp	x8, x10
  408b34:	b.ne	4089e0 <ferror@plt+0x5140>  // b.any
  408b38:	ldr	x10, [sp, #72]
  408b3c:	cmp	x9, x10
  408b40:	b.cs	4089e0 <ferror@plt+0x5140>  // b.hs, b.nlast
  408b44:	ldr	x11, [sp, #320]
  408b48:	adrp	x10, 458000 <_bfd_std_section+0x110>
  408b4c:	ldrb	w10, [x10, #872]
  408b50:	and	w9, w9, #0xfffffffc
  408b54:	add	w9, w9, w12
  408b58:	cmp	x8, x11
  408b5c:	csel	w8, w8, w9, eq  // eq = none
  408b60:	cmp	w10, #0x1
  408b64:	sub	w21, w8, w12
  408b68:	b.ne	408b98 <ferror@plt+0x52f8>  // b.any
  408b6c:	ldr	x9, [sp, #176]
  408b70:	udiv	w1, w21, w23
  408b74:	add	x8, x19, x1
  408b78:	cmp	x8, x9
  408b7c:	b.cs	408b98 <ferror@plt+0x52f8>  // b.hs, b.nlast
  408b80:	ldr	x9, [x24, #144]
  408b84:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  408b88:	add	x0, x0, #0x7d5
  408b8c:	add	x2, x9, x8
  408b90:	bl	4037a0 <printf@plt>
  408b94:	b	408ba4 <ferror@plt+0x5304>
  408b98:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  408b9c:	add	x0, x0, #0x947
  408ba0:	bl	403450 <puts@plt>
  408ba4:	ldr	x11, [sp, #168]
  408ba8:	mov	w8, wzr
  408bac:	b	409af0 <ferror@plt+0x6250>
  408bb0:	stur	xzr, [x29, #-24]
  408bb4:	cbnz	x26, 408a64 <ferror@plt+0x51c4>
  408bb8:	mov	x21, xzr
  408bbc:	mov	w20, wzr
  408bc0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408bc4:	ldrb	w8, [x8, #876]
  408bc8:	cmp	w8, #0x1
  408bcc:	b.ne	408d30 <ferror@plt+0x5490>  // b.any
  408bd0:	ldur	x19, [x29, #-24]
  408bd4:	cbz	x19, 408c14 <ferror@plt+0x5374>
  408bd8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408bdc:	ldr	x1, [x8, #1224]
  408be0:	cbz	x1, 408bf0 <ferror@plt+0x5350>
  408be4:	mov	x0, x19
  408be8:	bl	4034b0 <strcmp@plt>
  408bec:	cbz	w0, 408c14 <ferror@plt+0x5374>
  408bf0:	mov	x0, x19
  408bf4:	bl	4048f4 <ferror@plt+0x1054>
  408bf8:	mov	x1, x0
  408bfc:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  408c00:	add	x0, x0, #0x62e
  408c04:	bl	4037a0 <printf@plt>
  408c08:	mov	w8, #0xffffffff            	// #-1
  408c0c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408c10:	str	w8, [x9, #1232]
  408c14:	ldur	w2, [x29, #-28]
  408c18:	cbz	w2, 408c9c <ferror@plt+0x53fc>
  408c1c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408c20:	ldr	w8, [x8, #1232]
  408c24:	ldur	w3, [x29, #-32]
  408c28:	cmp	w2, w8
  408c2c:	b.ne	408c40 <ferror@plt+0x53a0>  // b.any
  408c30:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408c34:	ldr	w8, [x8, #1236]
  408c38:	cmp	w3, w8
  408c3c:	b.eq	408c9c <ferror@plt+0x53fc>  // b.none
  408c40:	ldur	x0, [x29, #-16]
  408c44:	cbz	w3, 408c5c <ferror@plt+0x53bc>
  408c48:	cbz	x0, 408c70 <ferror@plt+0x53d0>
  408c4c:	bl	4048f4 <ferror@plt+0x1054>
  408c50:	ldp	w3, w2, [x29, #-32]
  408c54:	mov	x1, x0
  408c58:	b	408c78 <ferror@plt+0x53d8>
  408c5c:	cbz	x0, 408c88 <ferror@plt+0x53e8>
  408c60:	bl	4048f4 <ferror@plt+0x1054>
  408c64:	ldur	w2, [x29, #-28]
  408c68:	mov	x1, x0
  408c6c:	b	408c90 <ferror@plt+0x53f0>
  408c70:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  408c74:	add	x1, x1, #0x63c
  408c78:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  408c7c:	add	x0, x0, #0x640
  408c80:	bl	4037a0 <printf@plt>
  408c84:	b	408c9c <ferror@plt+0x53fc>
  408c88:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  408c8c:	add	x1, x1, #0x63c
  408c90:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  408c94:	add	x0, x0, #0x635
  408c98:	bl	4037a0 <printf@plt>
  408c9c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408ca0:	ldrb	w8, [x8, #920]
  408ca4:	cmp	w8, #0x1
  408ca8:	b.ne	408d30 <ferror@plt+0x5490>  // b.any
  408cac:	ldr	x8, [x25, #8]
  408cb0:	add	x1, sp, #0x148
  408cb4:	sub	x2, x29, #0x28
  408cb8:	sub	x3, x29, #0x2c
  408cbc:	ldr	x8, [x8, #584]
  408cc0:	mov	x0, x25
  408cc4:	mov	w26, w20
  408cc8:	blr	x8
  408ccc:	adrp	x19, 436000 <warn@@Base+0x4c6c>
  408cd0:	adrp	x20, 43d000 <warn@@Base+0xbc6c>
  408cd4:	add	x19, x19, #0x86a
  408cd8:	add	x20, x20, #0x838
  408cdc:	cbz	w0, 408d2c <ferror@plt+0x548c>
  408ce0:	ldr	x0, [sp, #328]
  408ce4:	bl	4048f4 <ferror@plt+0x1054>
  408ce8:	ldur	w2, [x29, #-44]
  408cec:	mov	x1, x0
  408cf0:	mov	x0, x19
  408cf4:	bl	4037a0 <printf@plt>
  408cf8:	ldur	x0, [x29, #-40]
  408cfc:	bl	4048f4 <ferror@plt+0x1054>
  408d00:	mov	x1, x0
  408d04:	mov	x0, x20
  408d08:	bl	4037a0 <printf@plt>
  408d0c:	ldr	x8, [x25, #8]
  408d10:	add	x1, sp, #0x148
  408d14:	sub	x2, x29, #0x28
  408d18:	sub	x3, x29, #0x2c
  408d1c:	ldr	x8, [x8, #584]
  408d20:	mov	x0, x25
  408d24:	blr	x8
  408d28:	cbnz	w0, 408ce0 <ferror@plt+0x5440>
  408d2c:	mov	w20, w26
  408d30:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408d34:	ldrb	w8, [x8, #1000]
  408d38:	cmp	w8, #0x1
  408d3c:	b.ne	408f78 <ferror@plt+0x56d8>  // b.any
  408d40:	ldur	x1, [x29, #-16]
  408d44:	cbz	x1, 408f78 <ferror@plt+0x56d8>
  408d48:	ldur	w8, [x29, #-28]
  408d4c:	cbz	w8, 408f78 <ferror@plt+0x56d8>
  408d50:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408d54:	ldr	x8, [x8, #1216]
  408d58:	cbz	x8, 408d90 <ferror@plt+0x54f0>
  408d5c:	ldr	x0, [x8, #8]
  408d60:	bl	4030c0 <filename_cmp@plt>
  408d64:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408d68:	ldr	x26, [x8, #1216]
  408d6c:	cbz	w0, 408d8c <ferror@plt+0x54ec>
  408d70:	ldr	x8, [x26]
  408d74:	cbz	x8, 408d90 <ferror@plt+0x54f0>
  408d78:	ldur	x1, [x29, #-16]
  408d7c:	ldr	x0, [x8, #8]
  408d80:	bl	4030c0 <filename_cmp@plt>
  408d84:	ldr	x26, [x26]
  408d88:	cbnz	w0, 408d70 <ferror@plt+0x54d0>
  408d8c:	cbnz	x26, 408df4 <ferror@plt+0x5554>
  408d90:	ldur	x27, [x29, #-16]
  408d94:	cbz	w20, 408da8 <ferror@plt+0x5508>
  408d98:	mov	x0, x27
  408d9c:	bl	4032c0 <xstrdup@plt>
  408da0:	mov	x27, x0
  408da4:	stur	x0, [x29, #-16]
  408da8:	add	x2, sp, #0x148
  408dac:	mov	x0, x27
  408db0:	mov	x1, x27
  408db4:	bl	40a9d8 <ferror@plt+0x7138>
  408db8:	mov	x26, x0
  408dbc:	cbz	x0, 408e24 <ferror@plt+0x5584>
  408dc0:	mov	x0, x25
  408dc4:	bl	403180 <bfd_get_mtime@plt>
  408dc8:	ldr	x8, [sp, #416]
  408dcc:	cmp	x8, x0
  408dd0:	b.le	408df0 <ferror@plt+0x5550>
  408dd4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  408dd8:	mov	w2, #0x5                   	// #5
  408ddc:	mov	x0, xzr
  408de0:	add	x1, x1, #0x87b
  408de4:	bl	403700 <dcgettext@plt>
  408de8:	mov	x1, x27
  408dec:	bl	431394 <warn@@Base>
  408df0:	ldr	x27, [sp, #136]
  408df4:	ldur	w20, [x29, #-28]
  408df8:	ldr	w8, [x26, #52]
  408dfc:	cmp	w20, w8
  408e00:	b.eq	408f78 <ferror@plt+0x56d8>  // b.none
  408e04:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408e08:	ldr	w8, [x8, #1080]
  408e0c:	mov	x25, x21
  408e10:	cbz	w8, 408eac <ferror@plt+0x560c>
  408e14:	ldr	w8, [x26, #60]
  408e18:	cbz	w8, 408eac <ferror@plt+0x560c>
  408e1c:	mov	w21, #0x1                   	// #1
  408e20:	b	408ec8 <ferror@plt+0x5628>
  408e24:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408e28:	ldr	w8, [x8, #1104]
  408e2c:	cbz	w8, 408ea4 <ferror@plt+0x5604>
  408e30:	mov	x0, x27
  408e34:	bl	403330 <lbasename@plt>
  408e38:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408e3c:	ldr	w8, [x8, #1104]
  408e40:	str	x0, [sp, #304]
  408e44:	cmp	w8, #0x1
  408e48:	b.lt	408ea4 <ferror@plt+0x5604>  // b.tstop
  408e4c:	mov	x20, xzr
  408e50:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408e54:	ldr	x8, [x8, #1112]
  408e58:	ldr	x2, [sp, #304]
  408e5c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  408e60:	add	x1, x1, #0x643
  408e64:	ldr	x0, [x8, x20, lsl #3]
  408e68:	mov	x3, xzr
  408e6c:	bl	403200 <concat@plt>
  408e70:	mov	x19, x0
  408e74:	add	x2, sp, #0x148
  408e78:	mov	x0, x27
  408e7c:	mov	x1, x19
  408e80:	bl	40a9d8 <ferror@plt+0x7138>
  408e84:	cbnz	x0, 409cc0 <ferror@plt+0x6420>
  408e88:	mov	x0, x19
  408e8c:	bl	403510 <free@plt>
  408e90:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408e94:	ldrsw	x8, [x8, #1104]
  408e98:	add	x20, x20, #0x1
  408e9c:	cmp	x20, x8
  408ea0:	b.lt	408e50 <ferror@plt+0x55b0>  // b.tstop
  408ea4:	ldr	x27, [sp, #136]
  408ea8:	b	408f78 <ferror@plt+0x56d8>
  408eac:	ldr	w8, [x26, #56]
  408eb0:	subs	w9, w20, #0x5
  408eb4:	csinc	w21, w9, wzr, cs  // cs = hs, nlast
  408eb8:	cmp	w8, w21
  408ebc:	b.cc	408ec8 <ferror@plt+0x5628>  // b.lo, b.ul, b.last
  408ec0:	cmp	w8, w20
  408ec4:	csinc	w21, w20, w8, cs  // cs = hs, nlast
  408ec8:	cmp	w21, w20
  408ecc:	b.hi	408f5c <ferror@plt+0x56bc>  // b.pmore
  408ed0:	ldr	x8, [x26, #24]
  408ed4:	cbz	x8, 408f5c <ferror@plt+0x56bc>
  408ed8:	ldr	w9, [x26, #48]
  408edc:	sub	w8, w21, #0x1
  408ee0:	cmp	w8, w9
  408ee4:	b.cs	408f4c <ferror@plt+0x56ac>  // b.hs, b.nlast
  408ee8:	ldr	x9, [x26, #40]
  408eec:	adrp	x10, 458000 <_bfd_std_section+0x110>
  408ef0:	ldr	x1, [x10, #1008]
  408ef4:	ldr	x19, [x9, w8, uxtw #3]
  408ef8:	cbz	x1, 408f10 <ferror@plt+0x5670>
  408efc:	ldrb	w8, [x19]
  408f00:	cbz	w8, 408f10 <ferror@plt+0x5670>
  408f04:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  408f08:	add	x0, x0, #0xe12
  408f0c:	bl	4037a0 <printf@plt>
  408f10:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  408f14:	mov	x0, x19
  408f18:	add	x1, x1, #0x8ab
  408f1c:	bl	403770 <strcspn@plt>
  408f20:	cbz	x0, 408f44 <ferror@plt+0x56a4>
  408f24:	adrp	x8, 457000 <_sch_istable+0x1c50>
  408f28:	ldr	x3, [x8, #3816]
  408f2c:	mov	x1, x0
  408f30:	mov	w2, #0x1                   	// #1
  408f34:	mov	x0, x19
  408f38:	bl	4035b0 <fwrite@plt>
  408f3c:	cmp	x0, #0x1
  408f40:	b.ne	408f4c <ferror@plt+0x56ac>  // b.any
  408f44:	mov	w0, #0xa                   	// #10
  408f48:	bl	403800 <putchar@plt>
  408f4c:	add	w21, w21, #0x1
  408f50:	cmp	w21, w20
  408f54:	b.ls	408ed8 <ferror@plt+0x5638>  // b.plast
  408f58:	ldur	w20, [x29, #-28]
  408f5c:	ldr	w8, [x26, #56]
  408f60:	cmp	w8, w20
  408f64:	b.cs	408f6c <ferror@plt+0x56cc>  // b.hs, b.nlast
  408f68:	str	w20, [x26, #56]
  408f6c:	mov	x21, x25
  408f70:	str	w20, [x26, #52]
  408f74:	str	wzr, [x26, #60]
  408f78:	ldur	x0, [x29, #-24]
  408f7c:	adrp	x26, 458000 <_bfd_std_section+0x110>
  408f80:	cbz	x0, 408fc4 <ferror@plt+0x5724>
  408f84:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408f88:	ldr	x19, [x8, #1224]
  408f8c:	cbz	x19, 408fa8 <ferror@plt+0x5708>
  408f90:	mov	x1, x19
  408f94:	bl	4034b0 <strcmp@plt>
  408f98:	cbz	w0, 408fc4 <ferror@plt+0x5724>
  408f9c:	mov	x0, x19
  408fa0:	bl	403510 <free@plt>
  408fa4:	ldur	x0, [x29, #-24]
  408fa8:	bl	402fd0 <strlen@plt>
  408fac:	add	x0, x0, #0x1
  408fb0:	bl	403290 <xmalloc@plt>
  408fb4:	ldur	x1, [x29, #-24]
  408fb8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  408fbc:	str	x0, [x8, #1224]
  408fc0:	bl	403620 <strcpy@plt>
  408fc4:	ldur	w8, [x29, #-28]
  408fc8:	cbz	w8, 408fe4 <ferror@plt+0x5744>
  408fcc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408fd0:	ldr	w9, [x9, #1232]
  408fd4:	cmp	w8, w9
  408fd8:	b.eq	408fe4 <ferror@plt+0x5744>  // b.none
  408fdc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408fe0:	str	w8, [x9, #1232]
  408fe4:	adrp	x9, 458000 <_bfd_std_section+0x110>
  408fe8:	ldur	w8, [x29, #-32]
  408fec:	ldr	w9, [x9, #1236]
  408ff0:	ldr	x19, [sp, #192]
  408ff4:	cmp	w8, w9
  408ff8:	b.eq	409004 <ferror@plt+0x5764>  // b.none
  408ffc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409000:	str	w8, [x9, #1236]
  409004:	cbz	x21, 409010 <ferror@plt+0x5770>
  409008:	mov	x0, x21
  40900c:	bl	403510 <free@plt>
  409010:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409014:	ldr	w8, [x8, #1088]
  409018:	cbz	w8, 409048 <ferror@plt+0x57a8>
  40901c:	ldr	x20, [sp, #256]
  409020:	mov	w8, #0x1                   	// #1
  409024:	mov	x1, x28
  409028:	str	w8, [x20, #8]
  40902c:	ldr	x8, [x24, #40]
  409030:	add	x0, x8, x19
  409034:	bl	4078c8 <ferror@plt+0x4028>
  409038:	mov	w0, #0x20                  	// #32
  40903c:	str	wzr, [x20, #8]
  409040:	bl	403800 <putchar@plt>
  409044:	b	409098 <ferror@plt+0x57f8>
  409048:	ldr	x9, [sp, #256]
  40904c:	ldr	x8, [x24, #40]
  409050:	sub	x1, x29, #0x80
  409054:	ldr	x0, [x9]
  409058:	add	x2, x8, x19
  40905c:	bl	4036a0 <bfd_sprintf_vma@plt>
  409060:	ldr	x8, [sp, #272]
  409064:	mov	w10, #0x20                  	// #32
  409068:	ldrb	w9, [x8]
  40906c:	cmp	w9, #0x30
  409070:	b.ne	40907c <ferror@plt+0x57dc>  // b.any
  409074:	strb	w10, [x8], #1
  409078:	b	409068 <ferror@plt+0x57c8>
  40907c:	cbnz	w9, 409088 <ferror@plt+0x57e8>
  409080:	mov	w9, #0x30                  	// #48
  409084:	sturb	w9, [x8, #-1]
  409088:	ldr	x1, [sp, #272]
  40908c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409090:	add	x0, x0, #0x810
  409094:	bl	4037a0 <printf@plt>
  409098:	ldr	x8, [sp, #248]
  40909c:	cbz	x8, 409514 <ferror@plt+0x5c74>
  4090a0:	ldr	x20, [sp, #120]
  4090a4:	ldr	x0, [sp, #248]
  4090a8:	ldr	x19, [x24, #40]
  4090ac:	ldr	x25, [x26, #1264]
  4090b0:	mov	w1, #0x20                  	// #32
  4090b4:	mov	x2, x20
  4090b8:	bl	403280 <memset@plt>
  4090bc:	ldr	x0, [sp, #200]
  4090c0:	mov	w1, wzr
  4090c4:	mov	x2, x20
  4090c8:	bl	403280 <memset@plt>
  4090cc:	cbz	x25, 40941c <ferror@plt+0x5b7c>
  4090d0:	ldr	x8, [sp, #192]
  4090d4:	add	x19, x19, x8
  4090d8:	ldr	x8, [x25, #40]
  4090dc:	ldr	x9, [x25, #24]
  4090e0:	mov	x10, x8
  4090e4:	cbz	x9, 409110 <ferror@plt+0x5870>
  4090e8:	ldr	x10, [x25, #16]
  4090ec:	mov	x12, x9
  4090f0:	sub	x11, x10, #0x8
  4090f4:	mov	x10, x8
  4090f8:	ldr	x13, [x11, x12, lsl #3]
  4090fc:	sub	x14, x12, #0x1
  409100:	mov	x12, x14
  409104:	cmp	x13, x10
  409108:	csel	x10, x13, x10, hi  // hi = pmore
  40910c:	cbnz	x14, 4090f8 <ferror@plt+0x5858>
  409110:	cmp	x10, x19
  409114:	b.cs	409150 <ferror@plt+0x58b0>  // b.hs, b.nlast
  409118:	ldr	x20, [x25]
  40911c:	cbz	x20, 409128 <ferror@plt+0x5888>
  409120:	ldr	x8, [x25, #8]
  409124:	str	x8, [x20, #8]
  409128:	ldr	x8, [x25, #8]
  40912c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409130:	add	x9, x9, #0x4f0
  409134:	mov	x0, x25
  409138:	cmp	x8, #0x0
  40913c:	csel	x8, x9, x8, eq  // eq = none
  409140:	str	x20, [x8]
  409144:	stp	xzr, xzr, [x25]
  409148:	bl	40a908 <ferror@plt+0x7068>
  40914c:	b	409414 <ferror@plt+0x5b74>
  409150:	mov	x10, x8
  409154:	cbz	x9, 40917c <ferror@plt+0x58dc>
  409158:	ldr	x10, [x25, #16]
  40915c:	sub	x11, x10, #0x8
  409160:	mov	x10, x8
  409164:	ldr	x12, [x11, x9, lsl #3]
  409168:	sub	x13, x9, #0x1
  40916c:	mov	x9, x13
  409170:	cmp	x12, x10
  409174:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  409178:	cbnz	x13, 409164 <ferror@plt+0x58c4>
  40917c:	cmp	x10, x19
  409180:	b.hi	409410 <ferror@plt+0x5b70>  // b.pmore
  409184:	add	x0, sp, #0x148
  409188:	mov	w1, #0x8                   	// #8
  40918c:	mov	w2, wzr
  409190:	str	x8, [sp, #328]
  409194:	bl	4037e0 <iterative_hash@plt>
  409198:	ldr	x10, [sp, #152]
  40919c:	ldrsw	x8, [x25, #48]
  4091a0:	ldr	x9, [x25, #24]
  4091a4:	sxtw	x10, w10
  4091a8:	sub	x8, x10, x8
  4091ac:	add	x8, x8, x8, lsl #1
  4091b0:	sub	x9, x9, #0x1
  4091b4:	cmn	x9, #0x1
  4091b8:	b.eq	409234 <ferror@plt+0x5994>  // b.none
  4091bc:	ldr	x10, [x25, #16]
  4091c0:	ldr	x10, [x10, x9, lsl #3]
  4091c4:	sub	x9, x9, #0x1
  4091c8:	cmp	x10, x19
  4091cc:	b.ne	4091b4 <ferror@plt+0x5914>  // b.any
  4091d0:	ldr	x9, [sp, #248]
  4091d4:	add	x11, x8, #0x1
  4091d8:	ldr	x13, [sp, #160]
  4091dc:	add	x9, x9, x11
  4091e0:	ldrb	w12, [x9]
  4091e4:	cmp	w12, #0x20
  4091e8:	cset	w10, eq  // eq = none
  4091ec:	subs	x13, x13, x11
  4091f0:	b.ls	409228 <ferror@plt+0x5988>  // b.plast
  4091f4:	ldr	x12, [sp, #200]
  4091f8:	mov	w14, #0x2d                  	// #45
  4091fc:	add	x11, x12, x11
  409200:	tbz	w10, #0, 40920c <ferror@plt+0x596c>
  409204:	strb	w14, [x9]
  409208:	strb	w0, [x11]
  40920c:	ldrb	w12, [x9, #1]!
  409210:	add	x11, x11, #0x1
  409214:	cmp	w12, #0x20
  409218:	cset	w10, eq  // eq = none
  40921c:	subs	x13, x13, #0x1
  409220:	b.ne	409200 <ferror@plt+0x5960>  // b.any
  409224:	ldr	x11, [sp, #160]
  409228:	tbz	w10, #0, 4092c0 <ferror@plt+0x5a20>
  40922c:	mov	w10, #0x2d                  	// #45
  409230:	b	4092cc <ferror@plt+0x5a2c>
  409234:	ldr	x9, [x25, #40]
  409238:	mov	w14, #0x2d                  	// #45
  40923c:	cmp	x9, x19
  409240:	b.ne	4092a8 <ferror@plt+0x5a08>  // b.any
  409244:	sxtw	x9, w8
  409248:	add	x11, x9, #0x1
  40924c:	ldr	x9, [sp, #248]
  409250:	ldr	x13, [sp, #160]
  409254:	add	x9, x9, x11
  409258:	ldrb	w12, [x9]
  40925c:	cmp	w12, #0x20
  409260:	cset	w10, eq  // eq = none
  409264:	subs	x13, x13, x11
  409268:	b.ls	40929c <ferror@plt+0x59fc>  // b.plast
  40926c:	ldr	x12, [sp, #200]
  409270:	add	x11, x12, x11
  409274:	tbz	w10, #0, 409280 <ferror@plt+0x59e0>
  409278:	strb	w14, [x9]
  40927c:	strb	w0, [x11]
  409280:	ldrb	w12, [x9, #1]!
  409284:	add	x11, x11, #0x1
  409288:	cmp	w12, #0x20
  40928c:	cset	w10, eq  // eq = none
  409290:	subs	x13, x13, #0x1
  409294:	b.ne	409274 <ferror@plt+0x59d4>  // b.any
  409298:	ldr	x11, [sp, #160]
  40929c:	tbz	w10, #0, 409324 <ferror@plt+0x5a84>
  4092a0:	mov	w10, #0x3e                  	// #62
  4092a4:	b	409330 <ferror@plt+0x5a90>
  4092a8:	ldr	x9, [sp, #248]
  4092ac:	ldrb	w9, [x9, x8]
  4092b0:	cmp	w9, #0x20
  4092b4:	b.ne	409410 <ferror@plt+0x5b70>  // b.any
  4092b8:	mov	w9, #0x7c                  	// #124
  4092bc:	b	409400 <ferror@plt+0x5b60>
  4092c0:	cmp	w12, #0x3e
  4092c4:	b.ne	4092d8 <ferror@plt+0x5a38>  // b.any
  4092c8:	mov	w10, #0x58                  	// #88
  4092cc:	strb	w10, [x9]
  4092d0:	ldr	x9, [sp, #200]
  4092d4:	strb	w0, [x9, x11]
  4092d8:	ldr	x9, [sp, #248]
  4092dc:	ldrb	w9, [x9, x8]
  4092e0:	cmp	w9, #0x20
  4092e4:	b.ne	409410 <ferror@plt+0x5b70>  // b.any
  4092e8:	ldr	x9, [x25, #40]
  4092ec:	ldr	x10, [x25, #24]
  4092f0:	cmp	x9, x19
  4092f4:	b.cs	4093c4 <ferror@plt+0x5b24>  // b.hs, b.nlast
  4092f8:	cbz	x10, 40931c <ferror@plt+0x5a7c>
  4092fc:	ldr	x11, [x25, #16]
  409300:	sub	x11, x11, #0x8
  409304:	ldr	x12, [x11, x10, lsl #3]
  409308:	sub	x13, x10, #0x1
  40930c:	mov	x10, x13
  409310:	cmp	x12, x9
  409314:	csel	x9, x12, x9, hi  // hi = pmore
  409318:	cbnz	x13, 409304 <ferror@plt+0x5a64>
  40931c:	mov	w10, #0x5c                  	// #92
  409320:	b	4093ec <ferror@plt+0x5b4c>
  409324:	cmp	w12, #0x2d
  409328:	b.ne	40933c <ferror@plt+0x5a9c>  // b.any
  40932c:	mov	w10, #0x58                  	// #88
  409330:	strb	w10, [x9]
  409334:	ldr	x9, [sp, #200]
  409338:	strb	w0, [x9, x11]
  40933c:	ldr	x9, [sp, #248]
  409340:	ldrb	w9, [x9, x8]
  409344:	cmp	w9, #0x20
  409348:	b.ne	409410 <ferror@plt+0x5b70>  // b.any
  40934c:	ldr	x9, [x25, #40]
  409350:	ldr	x10, [x25, #24]
  409354:	mov	x11, x9
  409358:	cbz	x10, 409384 <ferror@plt+0x5ae4>
  40935c:	ldr	x11, [x25, #16]
  409360:	mov	x13, x10
  409364:	sub	x12, x11, #0x8
  409368:	mov	x11, x9
  40936c:	ldr	x14, [x12, x13, lsl #3]
  409370:	sub	x15, x13, #0x1
  409374:	mov	x13, x15
  409378:	cmp	x14, x11
  40937c:	csel	x11, x14, x11, cc  // cc = lo, ul, last
  409380:	cbnz	x15, 40936c <ferror@plt+0x5acc>
  409384:	cmp	x11, x19
  409388:	b.cs	4093fc <ferror@plt+0x5b5c>  // b.hs, b.nlast
  40938c:	cbz	x10, 4093b0 <ferror@plt+0x5b10>
  409390:	ldr	x11, [x25, #16]
  409394:	sub	x11, x11, #0x8
  409398:	ldr	x12, [x11, x10, lsl #3]
  40939c:	sub	x13, x10, #0x1
  4093a0:	mov	x10, x13
  4093a4:	cmp	x12, x9
  4093a8:	csel	x9, x12, x9, hi  // hi = pmore
  4093ac:	cbnz	x13, 409398 <ferror@plt+0x5af8>
  4093b0:	cmp	x9, x19
  4093b4:	mov	w9, #0x5c                  	// #92
  4093b8:	mov	w10, #0x3e                  	// #62
  4093bc:	csel	w9, w10, w9, hi  // hi = pmore
  4093c0:	b	409400 <ferror@plt+0x5b60>
  4093c4:	cbz	x10, 4093e8 <ferror@plt+0x5b48>
  4093c8:	ldr	x11, [x25, #16]
  4093cc:	sub	x11, x11, #0x8
  4093d0:	ldr	x12, [x11, x10, lsl #3]
  4093d4:	sub	x13, x10, #0x1
  4093d8:	mov	x10, x13
  4093dc:	cmp	x12, x9
  4093e0:	csel	x9, x12, x9, cc  // cc = lo, ul, last
  4093e4:	cbnz	x13, 4093d0 <ferror@plt+0x5b30>
  4093e8:	mov	w10, #0x2f                  	// #47
  4093ec:	cmp	x9, x19
  4093f0:	mov	w9, #0x2b                  	// #43
  4093f4:	csel	w9, w10, w9, eq  // eq = none
  4093f8:	b	409400 <ferror@plt+0x5b60>
  4093fc:	mov	w9, #0x2f                  	// #47
  409400:	ldr	x10, [sp, #248]
  409404:	strb	w9, [x10, x8]
  409408:	ldr	x9, [sp, #200]
  40940c:	strb	w0, [x9, x8]
  409410:	ldr	x20, [x25]
  409414:	mov	x25, x20
  409418:	cbnz	x20, 4090d8 <ferror@plt+0x5838>
  40941c:	ldr	x0, [sp, #248]
  409420:	bl	402fd0 <strlen@plt>
  409424:	mov	x25, x0
  409428:	mov	x19, xzr
  40942c:	mov	w20, wzr
  409430:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409434:	ldrb	w8, [x8, #928]
  409438:	cmp	w8, #0x1
  40943c:	b.ne	4094ec <ferror@plt+0x5c4c>  // b.any
  409440:	cmp	x19, x25
  409444:	b.cs	409454 <ferror@plt+0x5bb4>  // b.hs, b.nlast
  409448:	ldr	x8, [sp, #200]
  40944c:	ldrb	w21, [x8, x19]
  409450:	b	409458 <ferror@plt+0x5bb8>
  409454:	mov	w21, wzr
  409458:	cmp	w21, w20, uxtb
  40945c:	b.eq	4094ec <ferror@plt+0x5c4c>  // b.none
  409460:	cbz	w21, 4094a0 <ferror@plt+0x5c00>
  409464:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409468:	ldrb	w8, [x8, #932]
  40946c:	cmp	w8, #0x1
  409470:	b.ne	4094b4 <ferror@plt+0x5c14>  // b.any
  409474:	mov	w9, #0x12f7                	// #4855
  409478:	lsr	w8, w21, #2
  40947c:	movk	w9, #0x4bda, lsl #16
  409480:	umull	x8, w8, w9
  409484:	lsr	x8, x8, #35
  409488:	mov	w9, #0x6c                  	// #108
  40948c:	msub	w8, w8, w9, w21
  409490:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409494:	add	w1, w8, #0x7c
  409498:	add	x0, x0, #0x815
  40949c:	b	4094e4 <ferror@plt+0x5c44>
  4094a0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4094a4:	add	x0, x0, #0x826
  4094a8:	bl	4037a0 <printf@plt>
  4094ac:	mov	w20, wzr
  4094b0:	b	4094ec <ferror@plt+0x5c4c>
  4094b4:	mov	w8, #0x4925                	// #18725
  4094b8:	movk	w8, #0x2492, lsl #16
  4094bc:	umull	x8, w21, w8
  4094c0:	lsr	x8, x8, #32
  4094c4:	sub	w9, w21, w8
  4094c8:	add	w8, w8, w9, lsr #1
  4094cc:	lsr	w8, w8, #2
  4094d0:	sub	w8, w8, w8, lsl #3
  4094d4:	add	w8, w21, w8
  4094d8:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4094dc:	add	w1, w8, #0x1f
  4094e0:	add	x0, x0, #0x820
  4094e4:	bl	4037a0 <printf@plt>
  4094e8:	mov	w20, w21
  4094ec:	cmp	x19, x25
  4094f0:	b.cs	409500 <ferror@plt+0x5c60>  // b.hs, b.nlast
  4094f4:	ldr	x8, [sp, #248]
  4094f8:	ldrb	w0, [x8, x19]
  4094fc:	b	409504 <ferror@plt+0x5c64>
  409500:	mov	w0, #0x20                  	// #32
  409504:	bl	403800 <putchar@plt>
  409508:	add	x19, x19, #0x1
  40950c:	cmp	x19, x25
  409510:	b.ls	409430 <ferror@plt+0x5b90>  // b.plast
  409514:	ldr	w8, [sp, #148]
  409518:	cbz	w8, 4095f0 <ferror@plt+0x5d50>
  40951c:	adrp	x8, 40a000 <ferror@plt+0x6760>
  409520:	add	x8, x8, #0x820
  409524:	stur	xzr, [x29, #-64]
  409528:	str	x8, [x28]
  40952c:	sub	x8, x29, #0x48
  409530:	str	x8, [x28, #8]
  409534:	str	xzr, [x28, #168]
  409538:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40953c:	ldrb	w8, [x8, #996]
  409540:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409544:	ldrb	w9, [x9, #884]
  409548:	ldr	x11, [sp, #168]
  40954c:	cmp	w8, #0x0
  409550:	mov	w8, #0x40000000            	// #1073741824
  409554:	csel	x8, x8, xzr, ne  // ne = any
  409558:	cmp	w9, #0x0
  40955c:	mov	w9, #0x10000000            	// #268435456
  409560:	csel	x9, x9, xzr, ne  // ne = any
  409564:	orr	x8, x9, x8
  409568:	str	x8, [x28, #88]
  40956c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409570:	ldr	x9, [x9, #856]
  409574:	ldr	x20, [sp, #240]
  409578:	cbz	x9, 409584 <ferror@plt+0x5ce4>
  40957c:	orr	x8, x8, #0x20000000
  409580:	str	x8, [x28, #88]
  409584:	ldr	w9, [x28, #192]
  409588:	cbz	w9, 4096ec <ferror@plt+0x5e4c>
  40958c:	ldr	x9, [sp, #208]
  409590:	cmp	x11, x9
  409594:	b.cs	4096ec <ferror@plt+0x5e4c>  // b.hs, b.nlast
  409598:	ldr	x9, [sp, #256]
  40959c:	mov	w12, #0x42                  	// #66
  4095a0:	ldr	x10, [x9]
  4095a4:	ldr	w9, [x10, #72]
  4095a8:	and	w9, w9, w12
  4095ac:	cbnz	w9, 4096ec <ferror@plt+0x5e4c>
  4095b0:	ldr	x9, [x11]
  4095b4:	ldr	x12, [sp, #184]
  4095b8:	ldr	x11, [x9, #8]
  4095bc:	sub	x11, x11, x12
  4095c0:	ldr	x12, [sp, #192]
  4095c4:	sub	x19, x11, x12
  4095c8:	cmp	x19, #0x1
  4095cc:	b.lt	40967c <ferror@plt+0x5ddc>  // b.tstop
  4095d0:	ldr	x8, [x10, #192]
  4095d4:	ldrsw	x8, [x8, #80]
  4095d8:	tbnz	w8, #31, 409684 <ferror@plt+0x5de4>
  4095dc:	cmp	x19, x8
  4095e0:	b.le	409684 <ferror@plt+0x5de4>
  4095e4:	ldr	x9, [sp, #168]
  4095e8:	mov	w0, wzr
  4095ec:	b	4096c8 <ferror@plt+0x5e28>
  4095f0:	ldr	w12, [sp, #268]
  4095f4:	ldr	x10, [sp, #176]
  4095f8:	ldr	x11, [sp, #192]
  4095fc:	ldr	x20, [sp, #240]
  409600:	udiv	w8, w12, w23
  409604:	adrp	x26, 43c000 <warn@@Base+0xac6c>
  409608:	sub	w9, w10, w11
  40960c:	add	x8, x11, x8
  409610:	mul	w9, w23, w9
  409614:	cmp	x8, x10
  409618:	csel	w21, w9, w12, hi  // hi = pmore
  40961c:	add	x8, x20, w21, sxtw
  409620:	adrp	x14, 455000 <warn@@Base+0x23c6c>
  409624:	cmp	x20, x8
  409628:	mov	x9, x20
  40962c:	add	x26, x26, #0x30a
  409630:	add	x14, x14, #0x3b0
  409634:	mov	w15, #0x2e                  	// #46
  409638:	b.cs	40966c <ferror@plt+0x5dcc>  // b.hs, b.nlast
  40963c:	ldr	x10, [sp, #312]
  409640:	sxtw	x9, w21
  409644:	sub	x11, x29, #0x80
  409648:	add	x10, x10, x20
  40964c:	ldrb	w12, [x10], #1
  409650:	ldrh	w13, [x14, x12, lsl #1]
  409654:	tst	w13, #0x10
  409658:	csel	w12, w15, w12, eq  // eq = none
  40965c:	subs	x9, x9, #0x1
  409660:	strb	w12, [x11], #1
  409664:	b.ne	40964c <ferror@plt+0x5dac>  // b.any
  409668:	mov	x9, x8
  40966c:	sub	x8, x9, x20
  409670:	sub	x9, x29, #0x80
  409674:	strb	wzr, [x9, x8]
  409678:	b	409788 <ferror@plt+0x5ee8>
  40967c:	cbnz	x19, 4096ec <ferror@plt+0x5e4c>
  409680:	b	4096dc <ferror@plt+0x5e3c>
  409684:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409688:	ldr	w0, [x8, #916]
  40968c:	ldr	x9, [sp, #168]
  409690:	cbnz	w0, 4096c8 <ferror@plt+0x5e28>
  409694:	adrp	x8, 40a000 <ferror@plt+0x6760>
  409698:	add	x8, x8, #0x9a8
  40969c:	str	x8, [x28]
  4096a0:	ldr	x8, [x24, #40]
  4096a4:	ldr	x9, [sp, #192]
  4096a8:	mov	x1, x28
  4096ac:	add	x0, x8, x9
  4096b0:	ldr	x8, [sp, #128]
  4096b4:	blr	x8
  4096b8:	ldr	x9, [sp, #168]
  4096bc:	adrp	x8, 40a000 <ferror@plt+0x6760>
  4096c0:	add	x8, x8, #0x820
  4096c4:	str	x8, [x28]
  4096c8:	sdiv	w8, w0, w23
  4096cc:	cmp	x19, w8, sxtw
  4096d0:	b.ge	4096ec <ferror@plt+0x5e4c>  // b.tcont
  4096d4:	ldr	x8, [x28, #88]
  4096d8:	ldr	x9, [x9]
  4096dc:	orr	x8, x8, #0x80000000
  4096e0:	str	x8, [x28, #88]
  4096e4:	ldr	x8, [sp, #256]
  4096e8:	str	x9, [x8, #40]
  4096ec:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4096f0:	ldrb	w8, [x8, #996]
  4096f4:	tbnz	w8, #0, 409718 <ferror@plt+0x5e78>
  4096f8:	ldr	w8, [x24, #32]
  4096fc:	mov	w9, #0x110                 	// #272
  409700:	bics	wzr, w9, w8
  409704:	b.ne	409718 <ferror@plt+0x5e78>  // b.any
  409708:	ldr	x8, [x24, #40]
  40970c:	ldr	x9, [sp, #176]
  409710:	add	x8, x8, x9
  409714:	str	x8, [x28, #232]
  409718:	ldr	x8, [sp, #176]
  40971c:	ldr	x9, [sp, #192]
  409720:	mov	x1, x28
  409724:	str	x8, [x28, #240]
  409728:	ldr	x8, [x24, #40]
  40972c:	add	x0, x8, x9
  409730:	ldr	x8, [sp, #128]
  409734:	blr	x8
  409738:	adrp	x8, 403000 <exit@plt>
  40973c:	add	x8, x8, #0x880
  409740:	str	xzr, [x28, #232]
  409744:	str	x8, [x28]
  409748:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40974c:	ldr	x8, [x8, #3816]
  409750:	mov	w21, w0
  409754:	str	x8, [x28, #8]
  409758:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40975c:	ldr	w8, [x8, #916]
  409760:	cbnz	w8, 409778 <ferror@plt+0x5ed8>
  409764:	ldr	w8, [x28, #168]
  409768:	ldr	w9, [sp, #268]
  40976c:	cmp	w8, #0x0
  409770:	csel	w9, w9, w8, eq  // eq = none
  409774:	str	w9, [sp, #268]
  409778:	cmp	w21, w23
  40977c:	b.lt	409cc8 <ferror@plt+0x6428>  // b.tstop
  409780:	adrp	x26, 43c000 <warn@@Base+0xac6c>
  409784:	add	x26, x26, #0x30a
  409788:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40978c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409790:	ldr	w8, [x8, #1088]
  409794:	ldr	w9, [x9, #1084]
  409798:	str	x21, [sp, #232]
  40979c:	cbz	w8, 4098fc <ferror@plt+0x605c>
  4097a0:	cmp	w9, #0x0
  4097a4:	b.le	409900 <ferror@plt+0x6060>
  4097a8:	ldr	w12, [sp, #268]
  4097ac:	adrp	x9, 458000 <_bfd_std_section+0x110>
  4097b0:	ldrb	w9, [x9, #884]
  4097b4:	mov	x10, x28
  4097b8:	cmp	w21, w12
  4097bc:	cset	w11, le
  4097c0:	cmp	w8, #0x0
  4097c4:	cset	w8, ne  // ne = any
  4097c8:	ldr	w10, [x28, #172]
  4097cc:	orr	w8, w11, w8
  4097d0:	orr	w8, w8, w9
  4097d4:	tst	w8, #0x1
  4097d8:	csel	w9, w21, w12, ne  // ne = any
  4097dc:	cmp	w10, #0x0
  4097e0:	mov	x8, x20
  4097e4:	add	x20, x20, w9, sxtw
  4097e8:	csinc	w19, w10, wzr, ne  // ne = any
  4097ec:	cmp	x8, x20
  4097f0:	str	w9, [sp, #284]
  4097f4:	b.cs	40988c <ferror@plt+0x5fec>  // b.hs, b.nlast
  4097f8:	ldr	x8, [sp, #312]
  4097fc:	ldr	x24, [sp, #240]
  409800:	sxtw	x21, w19
  409804:	sub	x23, x21, #0x1
  409808:	add	x22, x8, x24
  40980c:	ldr	x8, [sp, #320]
  409810:	add	x24, x24, x21
  409814:	cmp	x24, x8
  409818:	b.hi	409878 <ferror@plt+0x5fd8>  // b.pmore
  40981c:	ldr	w8, [x28, #176]
  409820:	cmp	w8, #0x1
  409824:	b.ne	409854 <ferror@plt+0x5fb4>  // b.any
  409828:	cmp	w19, #0x1
  40982c:	b.lt	409878 <ferror@plt+0x5fd8>  // b.tstop
  409830:	mov	x25, x23
  409834:	ldrb	w1, [x22, x25]
  409838:	mov	x0, x26
  40983c:	bl	4037a0 <printf@plt>
  409840:	add	x8, x25, #0x1
  409844:	sub	x25, x25, #0x1
  409848:	cmp	x8, #0x1
  40984c:	b.gt	409834 <ferror@plt+0x5f94>
  409850:	b	409878 <ferror@plt+0x5fd8>
  409854:	cmp	w19, #0x1
  409858:	b.lt	409878 <ferror@plt+0x5fd8>  // b.tstop
  40985c:	mov	x25, xzr
  409860:	ldrb	w1, [x22, x25]
  409864:	mov	x0, x26
  409868:	bl	4037a0 <printf@plt>
  40986c:	add	x25, x25, #0x1
  409870:	cmp	x25, x21
  409874:	b.lt	409860 <ferror@plt+0x5fc0>  // b.tstop
  409878:	mov	w0, #0x20                  	// #32
  40987c:	bl	403800 <putchar@plt>
  409880:	cmp	x24, x20
  409884:	add	x22, x22, x21
  409888:	b.cc	40980c <ferror@plt+0x5f6c>  // b.lo, b.ul, b.last
  40988c:	ldr	w8, [sp, #268]
  409890:	ldr	w25, [sp, #284]
  409894:	ldr	x24, [sp, #216]
  409898:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  40989c:	add	x21, x21, #0x25d
  4098a0:	cmp	w25, w8
  4098a4:	b.ge	4098e0 <ferror@plt+0x6040>  // b.tcont
  4098a8:	cmp	w19, #0x1
  4098ac:	b.lt	4098c8 <ferror@plt+0x6028>  // b.tstop
  4098b0:	mov	w20, wzr
  4098b4:	mov	x0, x21
  4098b8:	bl	4037a0 <printf@plt>
  4098bc:	add	w20, w20, #0x1
  4098c0:	cmp	w20, w19
  4098c4:	b.lt	4098b4 <ferror@plt+0x6014>  // b.tstop
  4098c8:	mov	w0, #0x20                  	// #32
  4098cc:	bl	403800 <putchar@plt>
  4098d0:	ldr	w8, [sp, #268]
  4098d4:	add	w25, w25, w19
  4098d8:	cmp	w25, w8
  4098dc:	b.lt	4098a8 <ferror@plt+0x6008>  // b.tstop
  4098e0:	ldr	w8, [sp, #148]
  4098e4:	ldr	x23, [sp, #224]
  4098e8:	cbz	w8, 409920 <ferror@plt+0x6080>
  4098ec:	mov	w0, #0x9                   	// #9
  4098f0:	bl	403800 <putchar@plt>
  4098f4:	ldp	x21, x20, [sp, #232]
  4098f8:	b	409910 <ferror@plt+0x6070>
  4098fc:	tbz	w9, #31, 4097a8 <ferror@plt+0x5f08>
  409900:	ldr	w8, [sp, #148]
  409904:	mov	w25, wzr
  409908:	mov	w19, wzr
  40990c:	cbz	w8, 409930 <ferror@plt+0x6090>
  409910:	ldur	x8, [x29, #-64]
  409914:	cbz	x8, 409940 <ferror@plt+0x60a0>
  409918:	ldur	x1, [x29, #-72]
  40991c:	b	409934 <ferror@plt+0x6094>
  409920:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409924:	add	x0, x0, #0x25b
  409928:	bl	4037a0 <printf@plt>
  40992c:	ldp	x21, x20, [sp, #232]
  409930:	sub	x1, x29, #0x80
  409934:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  409938:	add	x0, x0, #0xe12
  40993c:	bl	4037a0 <printf@plt>
  409940:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409944:	ldr	w9, [x8, #1088]
  409948:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40994c:	ldr	w8, [x8, #1084]
  409950:	mov	x26, x28
  409954:	cmp	w25, w21
  409958:	cbz	w9, 40996c <ferror@plt+0x60cc>
  40995c:	b.ge	409abc <ferror@plt+0x621c>  // b.tcont
  409960:	cmp	w8, #0x0
  409964:	b.gt	409974 <ferror@plt+0x60d4>
  409968:	b	409abc <ferror@plt+0x621c>
  40996c:	b.ge	409abc <ferror@plt+0x621c>  // b.tcont
  409970:	tbnz	w8, #31, 409abc <ferror@plt+0x621c>
  409974:	sxtw	x22, w19
  409978:	mov	w8, w19
  40997c:	str	x8, [sp, #304]
  409980:	add	x8, x22, #0x1
  409984:	str	x8, [sp, #296]
  409988:	ldr	x8, [sp, #96]
  40998c:	add	x8, x8, w19, sxtw
  409990:	str	x8, [sp, #288]
  409994:	mov	w0, #0xa                   	// #10
  409998:	bl	403800 <putchar@plt>
  40999c:	ldr	x9, [sp, #256]
  4099a0:	ldr	x8, [x24, #40]
  4099a4:	add	x27, x20, w25, sxtw
  4099a8:	sub	x1, x29, #0x80
  4099ac:	ldr	x0, [x9]
  4099b0:	udiv	x9, x27, x23
  4099b4:	add	x2, x9, x8
  4099b8:	bl	4036a0 <bfd_sprintf_vma@plt>
  4099bc:	ldr	x8, [sp, #272]
  4099c0:	mov	w10, #0x20                  	// #32
  4099c4:	ldrb	w9, [x8]
  4099c8:	cmp	w9, #0x30
  4099cc:	b.ne	4099d8 <ferror@plt+0x6138>  // b.any
  4099d0:	strb	w10, [x8], #1
  4099d4:	b	4099c4 <ferror@plt+0x6124>
  4099d8:	cbnz	w9, 4099e4 <ferror@plt+0x6144>
  4099dc:	mov	w9, #0x30                  	// #48
  4099e0:	sturb	w9, [x8, #-1]
  4099e4:	ldr	x1, [sp, #272]
  4099e8:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4099ec:	add	x0, x0, #0x810
  4099f0:	bl	4037a0 <printf@plt>
  4099f4:	ldr	w8, [sp, #268]
  4099f8:	add	w25, w25, w8
  4099fc:	cmp	w25, w21
  409a00:	csel	w8, w21, w25, gt
  409a04:	add	x23, x20, w8, sxtw
  409a08:	cmp	x27, x23
  409a0c:	str	w8, [sp, #284]
  409a10:	b.cs	409aa4 <ferror@plt+0x6204>  // b.hs, b.nlast
  409a14:	ldr	x8, [sp, #320]
  409a18:	add	x24, x27, x22
  409a1c:	cmp	x24, x8
  409a20:	b.hi	409a90 <ferror@plt+0x61f0>  // b.pmore
  409a24:	ldr	w8, [x26, #176]
  409a28:	cmp	w8, #0x1
  409a2c:	b.ne	409a64 <ferror@plt+0x61c4>  // b.any
  409a30:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  409a34:	cmp	w19, #0x1
  409a38:	add	x21, x21, #0x30a
  409a3c:	b.lt	409a90 <ferror@plt+0x61f0>  // b.tstop
  409a40:	ldp	x20, x28, [sp, #288]
  409a44:	ldrb	w1, [x20, x27]
  409a48:	mov	x0, x21
  409a4c:	bl	4037a0 <printf@plt>
  409a50:	sub	x28, x28, #0x1
  409a54:	cmp	x28, #0x1
  409a58:	sub	x20, x20, #0x1
  409a5c:	b.gt	409a44 <ferror@plt+0x61a4>
  409a60:	b	409a90 <ferror@plt+0x61f0>
  409a64:	ldp	x20, x28, [sp, #304]
  409a68:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  409a6c:	cmp	w19, #0x1
  409a70:	add	x21, x21, #0x30a
  409a74:	b.lt	409a90 <ferror@plt+0x61f0>  // b.tstop
  409a78:	ldrb	w1, [x28, x27]
  409a7c:	mov	x0, x21
  409a80:	bl	4037a0 <printf@plt>
  409a84:	subs	x20, x20, #0x1
  409a88:	add	x28, x28, #0x1
  409a8c:	b.ne	409a78 <ferror@plt+0x61d8>  // b.any
  409a90:	mov	w0, #0x20                  	// #32
  409a94:	bl	403800 <putchar@plt>
  409a98:	cmp	x24, x23
  409a9c:	mov	x27, x24
  409aa0:	b.cc	409a14 <ferror@plt+0x6174>  // b.lo, b.ul, b.last
  409aa4:	ldp	x23, x21, [sp, #224]
  409aa8:	ldr	x24, [sp, #216]
  409aac:	ldr	x20, [sp, #240]
  409ab0:	cmp	w21, w25
  409ab4:	ldr	w25, [sp, #284]
  409ab8:	b.gt	409994 <ferror@plt+0x60f4>
  409abc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409ac0:	ldrb	w8, [x8, #884]
  409ac4:	tbz	w8, #0, 409ad0 <ferror@plt+0x6230>
  409ac8:	mov	w8, #0x1                   	// #1
  409acc:	b	409adc <ferror@plt+0x623c>
  409ad0:	mov	w0, #0xa                   	// #10
  409ad4:	bl	403800 <putchar@plt>
  409ad8:	mov	w8, wzr
  409adc:	ldr	x27, [sp, #136]
  409ae0:	ldr	x11, [sp, #168]
  409ae4:	ldr	x19, [sp, #192]
  409ae8:	mov	x28, x26
  409aec:	adrp	x22, 458000 <_bfd_std_section+0x110>
  409af0:	ldr	x9, [sp, #208]
  409af4:	cmp	x11, x9
  409af8:	b.cs	409c8c <ferror@plt+0x63ec>  // b.hs, b.nlast
  409afc:	ldr	x9, [sp, #184]
  409b00:	udiv	w10, w21, w23
  409b04:	add	x9, x19, x9
  409b08:	add	x26, x9, x10
  409b0c:	ldr	x19, [x11]
  409b10:	ldr	x9, [x19, #8]
  409b14:	cmp	x9, x26
  409b18:	b.cs	409c8c <ferror@plt+0x63ec>  // b.hs, b.nlast
  409b1c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409b20:	ldrb	w9, [x9, #964]
  409b24:	tbnz	w9, #0, 409b30 <ferror@plt+0x6290>
  409b28:	ldrb	w9, [x22, #1064]
  409b2c:	cbz	w9, 409c7c <ferror@plt+0x63dc>
  409b30:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409b34:	ldrb	w8, [x8, #884]
  409b38:	mov	x20, x11
  409b3c:	cmp	w8, #0x1
  409b40:	b.ne	409b50 <ferror@plt+0x62b0>  // b.any
  409b44:	mov	w0, #0x9                   	// #9
  409b48:	bl	403800 <putchar@plt>
  409b4c:	b	409b5c <ferror@plt+0x62bc>
  409b50:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409b54:	add	x0, x0, #0x84d
  409b58:	bl	4037a0 <printf@plt>
  409b5c:	ldr	x8, [x24, #40]
  409b60:	ldr	x10, [sp, #184]
  409b64:	ldr	x9, [x19, #8]
  409b68:	mov	w2, #0x1                   	// #1
  409b6c:	mov	x1, x28
  409b70:	sub	x8, x8, x10
  409b74:	add	x0, x8, x9
  409b78:	bl	409d8c <ferror@plt+0x64ec>
  409b7c:	ldr	x8, [x19, #24]
  409b80:	cbz	x8, 409b9c <ferror@plt+0x62fc>
  409b84:	ldr	x1, [x8, #32]
  409b88:	cbz	x1, 409bac <ferror@plt+0x630c>
  409b8c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409b90:	add	x0, x0, #0x85e
  409b94:	bl	4037a0 <printf@plt>
  409b98:	b	409bbc <ferror@plt+0x631c>
  409b9c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409ba0:	add	x0, x0, #0x851
  409ba4:	bl	4037a0 <printf@plt>
  409ba8:	b	409bbc <ferror@plt+0x631c>
  409bac:	ldr	w1, [x8]
  409bb0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409bb4:	add	x0, x0, #0x864
  409bb8:	bl	4037a0 <printf@plt>
  409bbc:	ldr	x8, [x19]
  409bc0:	cbz	x8, 409bf0 <ferror@plt+0x6350>
  409bc4:	ldr	x2, [x8]
  409bc8:	cbz	x2, 409bf0 <ferror@plt+0x6350>
  409bcc:	ldr	x8, [x2, #8]
  409bd0:	cbz	x8, 409c00 <ferror@plt+0x6360>
  409bd4:	ldrb	w8, [x8]
  409bd8:	cbz	w8, 409c00 <ferror@plt+0x6360>
  409bdc:	ldr	x8, [sp, #256]
  409be0:	mov	x1, x28
  409be4:	ldr	x0, [x8]
  409be8:	bl	407388 <ferror@plt+0x3ae8>
  409bec:	b	409c30 <ferror@plt+0x6390>
  409bf0:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409bf4:	add	x0, x0, #0x69d
  409bf8:	bl	4037a0 <printf@plt>
  409bfc:	b	409c30 <ferror@plt+0x6390>
  409c00:	ldr	x8, [x2, #32]
  409c04:	ldr	x0, [x8]
  409c08:	cbz	x0, 409c14 <ferror@plt+0x6374>
  409c0c:	ldrb	w8, [x0]
  409c10:	cbnz	w8, 409c1c <ferror@plt+0x637c>
  409c14:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409c18:	add	x0, x0, #0x69d
  409c1c:	bl	4048f4 <ferror@plt+0x1054>
  409c20:	mov	x1, x0
  409c24:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  409c28:	add	x0, x0, #0xe12
  409c2c:	bl	4037a0 <printf@plt>
  409c30:	ldr	x19, [x19, #16]
  409c34:	cbz	x19, 409c6c <ferror@plt+0x63cc>
  409c38:	tbnz	x19, #63, 409c4c <ferror@plt+0x63ac>
  409c3c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409c40:	add	x0, x0, #0x6ab
  409c44:	bl	4037a0 <printf@plt>
  409c48:	b	409c5c <ferror@plt+0x63bc>
  409c4c:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  409c50:	add	x0, x0, #0x6a7
  409c54:	bl	4037a0 <printf@plt>
  409c58:	neg	x19, x19
  409c5c:	mov	w2, #0x1                   	// #1
  409c60:	mov	x0, x19
  409c64:	mov	x1, x28
  409c68:	bl	409d8c <ferror@plt+0x64ec>
  409c6c:	mov	w0, #0xa                   	// #10
  409c70:	bl	403800 <putchar@plt>
  409c74:	mov	w8, wzr
  409c78:	mov	x11, x20
  409c7c:	ldr	x9, [sp, #208]
  409c80:	add	x11, x11, #0x8
  409c84:	cmp	x11, x9
  409c88:	b.cc	409b0c <ferror@plt+0x626c>  // b.lo, b.ul, b.last
  409c8c:	cbz	w8, 409ca0 <ferror@plt+0x6400>
  409c90:	mov	w0, #0xa                   	// #10
  409c94:	mov	x19, x11
  409c98:	bl	403800 <putchar@plt>
  409c9c:	mov	x11, x19
  409ca0:	ldr	x19, [sp, #192]
  409ca4:	udiv	w8, w21, w23
  409ca8:	adrp	x26, 458000 <_bfd_std_section+0x110>
  409cac:	add	x19, x19, x8
  409cb0:	ldr	x8, [sp, #176]
  409cb4:	cmp	x19, x8
  409cb8:	b.cc	408974 <ferror@plt+0x50d4>  // b.lo, b.ul, b.last
  409cbc:	b	409d08 <ferror@plt+0x6468>
  409cc0:	mov	x26, x0
  409cc4:	b	408dc0 <ferror@plt+0x5520>
  409cc8:	ldur	x8, [x29, #-64]
  409ccc:	cbz	x8, 409cd8 <ferror@plt+0x6438>
  409cd0:	ldur	x0, [x29, #-72]
  409cd4:	bl	403450 <puts@plt>
  409cd8:	tbnz	w21, #31, 409d04 <ferror@plt+0x6464>
  409cdc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  409ce0:	mov	w2, #0x5                   	// #5
  409ce4:	mov	x0, xzr
  409ce8:	add	x1, x1, #0x82b
  409cec:	bl	403700 <dcgettext@plt>
  409cf0:	mov	w1, w21
  409cf4:	bl	430648 <ferror@plt+0x2cda8>
  409cf8:	mov	w8, #0x1                   	// #1
  409cfc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  409d00:	str	w8, [x9, #936]
  409d04:	ldr	x11, [sp, #168]
  409d08:	ldur	x0, [x29, #-72]
  409d0c:	str	x11, [sp, #168]
  409d10:	bl	403510 <free@plt>
  409d14:	ldr	x0, [sp, #248]
  409d18:	bl	403510 <free@plt>
  409d1c:	ldr	x0, [sp, #200]
  409d20:	bl	403510 <free@plt>
  409d24:	ldr	x0, [x26, #1264]
  409d28:	cbz	x0, 409d38 <ferror@plt+0x6498>
  409d2c:	bl	40a908 <ferror@plt+0x7068>
  409d30:	str	x0, [x26, #1264]
  409d34:	cbnz	x0, 409d2c <ferror@plt+0x648c>
  409d38:	ldr	x14, [sp, #112]
  409d3c:	ldr	x25, [sp, #176]
  409d40:	ldr	x11, [sp, #56]
  409d44:	cmp	x25, x14
  409d48:	b.cc	407db8 <ferror@plt+0x4518>  // b.lo, b.ul, b.last
  409d4c:	ldur	x0, [x29, #-136]
  409d50:	bl	403510 <free@plt>
  409d54:	ldr	x0, [sp]
  409d58:	cbz	x0, 409d60 <ferror@plt+0x64c0>
  409d5c:	bl	403510 <free@plt>
  409d60:	add	sp, sp, #0x2d0
  409d64:	ldp	x20, x19, [sp, #80]
  409d68:	ldp	x22, x21, [sp, #64]
  409d6c:	ldp	x24, x23, [sp, #48]
  409d70:	ldp	x26, x25, [sp, #32]
  409d74:	ldp	x28, x27, [sp, #16]
  409d78:	ldp	x29, x30, [sp], #96
  409d7c:	ret
  409d80:	ldr	x8, [sp, #64]
  409d84:	ldr	x0, [x8]
  409d88:	bl	430548 <ferror@plt+0x2cca8>
  409d8c:	sub	sp, sp, #0x50
  409d90:	stp	x29, x30, [sp, #32]
  409d94:	stp	x20, x19, [sp, #64]
  409d98:	ldr	x8, [x1, #16]
  409d9c:	str	x21, [sp, #48]
  409da0:	mov	w21, w2
  409da4:	mov	x2, x0
  409da8:	ldr	x0, [x8]
  409dac:	mov	x19, x1
  409db0:	mov	x1, sp
  409db4:	add	x29, sp, #0x20
  409db8:	mov	x20, sp
  409dbc:	bl	4036a0 <bfd_sprintf_vma@plt>
  409dc0:	cbz	w21, 409de4 <ferror@plt+0x6544>
  409dc4:	mov	x20, sp
  409dc8:	ldrb	w8, [x20]
  409dcc:	cmp	w8, #0x30
  409dd0:	b.ne	409ddc <ferror@plt+0x653c>  // b.any
  409dd4:	add	x20, x20, #0x1
  409dd8:	b	409dc8 <ferror@plt+0x6528>
  409ddc:	cbnz	w8, 409de4 <ferror@plt+0x6544>
  409de0:	sub	x20, x20, #0x1
  409de4:	ldp	x8, x0, [x19]
  409de8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  409dec:	add	x1, x1, #0xe12
  409df0:	mov	x2, x20
  409df4:	blr	x8
  409df8:	ldp	x20, x19, [sp, #64]
  409dfc:	ldr	x21, [sp, #48]
  409e00:	ldp	x29, x30, [sp, #32]
  409e04:	add	sp, sp, #0x50
  409e08:	ret
  409e0c:	sub	sp, sp, #0x80
  409e10:	adrp	x8, 458000 <_bfd_std_section+0x110>
  409e14:	stp	x20, x19, [sp, #112]
  409e18:	ldr	x19, [x8, #1240]
  409e1c:	stp	x29, x30, [sp, #32]
  409e20:	stp	x28, x27, [sp, #48]
  409e24:	stp	x26, x25, [sp, #64]
  409e28:	cmp	x19, #0x1
  409e2c:	stp	x24, x23, [sp, #80]
  409e30:	stp	x22, x21, [sp, #96]
  409e34:	add	x29, sp, #0x20
  409e38:	b.lt	40a234 <ferror@plt+0x6994>  // b.tstop
  409e3c:	ldr	x13, [x1, #16]
  409e40:	ldr	w8, [x1, #180]
  409e44:	adrp	x23, 458000 <_bfd_std_section+0x110>
  409e48:	ldr	x25, [x1, #48]
  409e4c:	ldr	x9, [x23, #1248]
  409e50:	str	x8, [sp]
  409e54:	ldr	x8, [x13]
  409e58:	mov	x21, x1
  409e5c:	mov	x20, x0
  409e60:	cmp	x19, #0x1
  409e64:	str	x8, [sp, #8]
  409e68:	b.ne	409e74 <ferror@plt+0x65d4>  // b.any
  409e6c:	mov	x8, xzr
  409e70:	b	409ec4 <ferror@plt+0x6624>
  409e74:	mov	x10, xzr
  409e78:	add	x8, x10, x19
  409e7c:	cmp	x8, #0x0
  409e80:	cinc	x8, x8, lt  // lt = tstop
  409e84:	asr	x8, x8, #1
  409e88:	ldr	x11, [x9, x8, lsl #3]
  409e8c:	ldr	x12, [x11, #32]
  409e90:	ldr	x11, [x11, #16]
  409e94:	ldr	x12, [x12, #40]
  409e98:	add	x11, x11, x12
  409e9c:	cmp	x11, x20
  409ea0:	b.ls	409eb0 <ferror@plt+0x6610>  // b.plast
  409ea4:	mov	x19, x8
  409ea8:	mov	x8, x10
  409eac:	b	409eb4 <ferror@plt+0x6614>
  409eb0:	b.cs	409ec4 <ferror@plt+0x6624>  // b.hs, b.nlast
  409eb4:	add	x10, x8, #0x1
  409eb8:	cmp	x10, x19
  409ebc:	mov	x10, x8
  409ec0:	b.lt	409e78 <ferror@plt+0x65d8>  // b.tstop
  409ec4:	add	x10, x9, x8, lsl #3
  409ec8:	stur	x13, [x29, #-8]
  409ecc:	str	x2, [sp, #16]
  409ed0:	mov	x27, x8
  409ed4:	subs	x8, x8, #0x1
  409ed8:	mov	x9, x10
  409edc:	b.lt	409f14 <ferror@plt+0x6674>  // b.tstop
  409ee0:	ldr	x11, [x9]
  409ee4:	mov	x10, x9
  409ee8:	ldr	x12, [x11, #32]
  409eec:	ldr	x11, [x11, #16]
  409ef0:	ldr	x12, [x12, #40]
  409ef4:	ldr	x13, [x10, #-8]!
  409ef8:	add	x11, x11, x12
  409efc:	ldr	x14, [x13, #32]
  409f00:	ldr	x13, [x13, #16]
  409f04:	ldr	x14, [x14, #40]
  409f08:	add	x12, x13, x14
  409f0c:	cmp	x11, x12
  409f10:	b.eq	409ed0 <ferror@plt+0x6630>  // b.none
  409f14:	cmp	x27, x19
  409f18:	mov	x24, x27
  409f1c:	b.ge	409fac <ferror@plt+0x670c>  // b.tcont
  409f20:	mov	x24, x27
  409f24:	cbnz	wzr, 409fac <ferror@plt+0x670c>
  409f28:	ldr	x22, [x9]
  409f2c:	sub	x26, x19, #0x1
  409f30:	mov	x28, x27
  409f34:	ldr	x8, [x22, #32]
  409f38:	ldr	x0, [x8]
  409f3c:	ldr	x1, [x25]
  409f40:	bl	4034b0 <strcmp@plt>
  409f44:	cbnz	w0, 409f5c <ferror@plt+0x66bc>
  409f48:	ldr	x8, [x21, #136]
  409f4c:	mov	x0, x22
  409f50:	mov	x1, x21
  409f54:	blr	x8
  409f58:	cbnz	w0, 40a264 <ferror@plt+0x69c4>
  409f5c:	cmp	x26, x28
  409f60:	b.eq	409fa8 <ferror@plt+0x6708>  // b.none
  409f64:	ldr	x8, [x23, #1248]
  409f68:	add	x24, x28, #0x1
  409f6c:	add	x9, x8, x28, lsl #3
  409f70:	ldr	x22, [x9, #8]
  409f74:	ldr	x9, [x8, x27, lsl #3]
  409f78:	mov	x28, x24
  409f7c:	ldr	x8, [x22, #32]
  409f80:	ldr	x10, [x9, #32]
  409f84:	ldr	x9, [x9, #16]
  409f88:	ldr	x11, [x22, #16]
  409f8c:	ldr	x12, [x8, #40]
  409f90:	ldr	x10, [x10, #40]
  409f94:	add	x11, x11, x12
  409f98:	add	x9, x9, x10
  409f9c:	cmp	x11, x9
  409fa0:	b.eq	409f38 <ferror@plt+0x6698>  // b.none
  409fa4:	b	409fac <ferror@plt+0x670c>
  409fa8:	mov	x24, x19
  409fac:	ldur	x26, [x29, #-8]
  409fb0:	ldr	w8, [x26, #8]
  409fb4:	cbz	w8, 409fe0 <ferror@plt+0x6740>
  409fb8:	ldr	x8, [x23, #1248]
  409fbc:	ldr	x22, [x8, x27, lsl #3]
  409fc0:	ldr	x8, [x22, #32]
  409fc4:	ldr	x1, [x25]
  409fc8:	ldr	x0, [x8]
  409fcc:	bl	4034b0 <strcmp@plt>
  409fd0:	mov	w19, wzr
  409fd4:	mov	w28, #0x1                   	// #1
  409fd8:	cbnz	w0, 40a02c <ferror@plt+0x678c>
  409fdc:	b	40a008 <ferror@plt+0x6768>
  409fe0:	ldr	x8, [sp, #8]
  409fe4:	ldrb	w8, [x8, #72]
  409fe8:	tbz	w8, #0, 409ff8 <ferror@plt+0x6758>
  409fec:	ldr	x8, [x25, #40]
  409ff0:	cmp	x8, x20
  409ff4:	b.ls	40a23c <ferror@plt+0x699c>  // b.plast
  409ff8:	ldr	x8, [x23, #1248]
  409ffc:	mov	w28, wzr
  40a000:	ldr	x22, [x8, x27, lsl #3]
  40a004:	mov	w19, #0x1                   	// #1
  40a008:	ldr	x8, [x21, #136]
  40a00c:	mov	x0, x22
  40a010:	mov	x1, x21
  40a014:	blr	x8
  40a018:	cbz	w0, 40a02c <ferror@plt+0x678c>
  40a01c:	ldr	x13, [sp, #16]
  40a020:	mov	x24, x27
  40a024:	tbz	w28, #0, 40a184 <ferror@plt+0x68e4>
  40a028:	b	40a2e8 <ferror@plt+0x6a48>
  40a02c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40a030:	str	w28, [sp, #8]
  40a034:	ldr	x28, [x8, #1240]
  40a038:	subs	x24, x24, #0x1
  40a03c:	b.lt	40a0ec <ferror@plt+0x684c>  // b.tstop
  40a040:	ldr	x8, [x23, #1248]
  40a044:	ldr	x22, [x8, x24, lsl #3]
  40a048:	tbnz	w19, #0, 40a060 <ferror@plt+0x67c0>
  40a04c:	ldr	x8, [x22, #32]
  40a050:	ldr	x1, [x25]
  40a054:	ldr	x0, [x8]
  40a058:	bl	4034b0 <strcmp@plt>
  40a05c:	cbnz	w0, 40a0bc <ferror@plt+0x681c>
  40a060:	ldr	x8, [x21, #136]
  40a064:	mov	x0, x22
  40a068:	mov	x1, x21
  40a06c:	blr	x8
  40a070:	cbz	w0, 40a0bc <ferror@plt+0x681c>
  40a074:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40a078:	ldr	x8, [x8, #1240]
  40a07c:	ldr	x10, [x23, #1248]
  40a080:	cmp	x28, x8
  40a084:	csel	x9, x24, x28, eq  // eq = none
  40a088:	ldr	x11, [x10, x24, lsl #3]
  40a08c:	ldr	x10, [x10, x9, lsl #3]
  40a090:	mov	x28, x24
  40a094:	ldr	x12, [x11, #32]
  40a098:	ldr	x13, [x10, #32]
  40a09c:	ldr	x11, [x11, #16]
  40a0a0:	ldr	x10, [x10, #16]
  40a0a4:	ldr	x12, [x12, #40]
  40a0a8:	ldr	x13, [x13, #40]
  40a0ac:	add	x11, x11, x12
  40a0b0:	add	x10, x10, x13
  40a0b4:	cmp	x11, x10
  40a0b8:	b.ne	40a0d8 <ferror@plt+0x6838>  // b.any
  40a0bc:	add	x8, x24, #0x1
  40a0c0:	sub	x24, x24, #0x1
  40a0c4:	cmp	x8, #0x1
  40a0c8:	b.gt	40a040 <ferror@plt+0x67a0>
  40a0cc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40a0d0:	ldr	x8, [x8, #1240]
  40a0d4:	b	40a0dc <ferror@plt+0x683c>
  40a0d8:	mov	x28, x9
  40a0dc:	mov	x24, x28
  40a0e0:	cmp	x28, x8
  40a0e4:	mov	x28, x8
  40a0e8:	b.ne	40a144 <ferror@plt+0x68a4>  // b.any
  40a0ec:	add	x24, x27, #0x1
  40a0f0:	cmp	x24, x28
  40a0f4:	b.ge	40a140 <ferror@plt+0x68a0>  // b.tcont
  40a0f8:	ldr	x8, [x23, #1248]
  40a0fc:	ldr	x22, [x8, x24, lsl #3]
  40a100:	tbnz	w19, #0, 40a118 <ferror@plt+0x6878>
  40a104:	ldr	x8, [x22, #32]
  40a108:	ldr	x1, [x25]
  40a10c:	ldr	x0, [x8]
  40a110:	bl	4034b0 <strcmp@plt>
  40a114:	cbnz	w0, 40a12c <ferror@plt+0x688c>
  40a118:	ldr	x8, [x21, #136]
  40a11c:	mov	x0, x22
  40a120:	mov	x1, x21
  40a124:	blr	x8
  40a128:	cbnz	w0, 40a144 <ferror@plt+0x68a4>
  40a12c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40a130:	ldr	x8, [x8, #1240]
  40a134:	add	x24, x24, #0x1
  40a138:	cmp	x24, x8
  40a13c:	b.lt	40a0f8 <ferror@plt+0x6858>  // b.tstop
  40a140:	mov	x24, x27
  40a144:	ldr	x8, [x23, #1248]
  40a148:	ldr	x22, [x8, x24, lsl #3]
  40a14c:	tbnz	w19, #0, 40a164 <ferror@plt+0x68c4>
  40a150:	ldr	x8, [x22, #32]
  40a154:	ldr	x1, [x25]
  40a158:	ldr	x0, [x8]
  40a15c:	bl	4034b0 <strcmp@plt>
  40a160:	cbnz	w0, 40a234 <ferror@plt+0x6994>
  40a164:	ldr	x8, [x21, #136]
  40a168:	mov	x0, x22
  40a16c:	mov	x1, x21
  40a170:	blr	x8
  40a174:	cbz	w0, 40a234 <ferror@plt+0x6994>
  40a178:	ldr	x13, [sp, #16]
  40a17c:	ldr	w8, [sp, #8]
  40a180:	tbnz	w8, #0, 40a2e8 <ferror@plt+0x6a48>
  40a184:	ldr	x8, [x26, #24]
  40a188:	cmp	x8, #0x1
  40a18c:	b.lt	40a2e8 <ferror@plt+0x6a48>  // b.tstop
  40a190:	ldr	x9, [x23, #1248]
  40a194:	ldr	x10, [x9, x24, lsl #3]
  40a198:	ldr	x9, [x10, #16]
  40a19c:	cmp	x9, x20
  40a1a0:	b.eq	40a2e8 <ferror@plt+0x6a48>  // b.none
  40a1a4:	ldr	x9, [x26, #16]
  40a1a8:	cbz	x9, 40a2e8 <ferror@plt+0x6a48>
  40a1ac:	ldr	x11, [x9]
  40a1b0:	ldr	x11, [x11, #8]
  40a1b4:	cmp	x11, x20
  40a1b8:	b.hi	40a2e8 <ferror@plt+0x6a48>  // b.pmore
  40a1bc:	add	x11, x9, x8, lsl #3
  40a1c0:	ldur	x11, [x11, #-8]
  40a1c4:	ldr	x11, [x11, #8]
  40a1c8:	cmp	x11, x20
  40a1cc:	b.cc	40a2e8 <ferror@plt+0x6a48>  // b.lo, b.ul, b.last
  40a1d0:	ldrb	w10, [x10, #26]
  40a1d4:	tbnz	w10, #5, 40a2e8 <ferror@plt+0x6a48>
  40a1d8:	add	x8, x9, x8, lsl #3
  40a1dc:	sub	x8, x8, #0x8
  40a1e0:	cmp	x9, x8
  40a1e4:	b.hi	40a2e8 <ferror@plt+0x6a48>  // b.pmore
  40a1e8:	sub	x10, x8, x9
  40a1ec:	asr	x10, x10, #3
  40a1f0:	cmp	x10, #0x0
  40a1f4:	cinc	x10, x10, lt  // lt = tstop
  40a1f8:	asr	x10, x10, #1
  40a1fc:	add	x10, x9, x10, lsl #3
  40a200:	ldr	x11, [x10]
  40a204:	ldr	x11, [x11, #8]
  40a208:	cmp	x11, x20
  40a20c:	b.eq	40a27c <ferror@plt+0x69dc>  // b.none
  40a210:	b.ls	40a21c <ferror@plt+0x697c>  // b.plast
  40a214:	mov	x8, x10
  40a218:	b	40a1e0 <ferror@plt+0x6940>
  40a21c:	ldr	x9, [x10, #8]!
  40a220:	ldr	x9, [x9, #8]
  40a224:	cmp	x9, x20
  40a228:	b.hi	40a2e8 <ferror@plt+0x6a48>  // b.pmore
  40a22c:	mov	x9, x10
  40a230:	b	40a1e0 <ferror@plt+0x6940>
  40a234:	mov	x0, xzr
  40a238:	b	40a2f8 <ferror@plt+0x6a58>
  40a23c:	ldr	x10, [x23, #1248]
  40a240:	ldr	x9, [x25, #56]
  40a244:	ldr	x11, [sp]
  40a248:	ldr	x22, [x10, x27, lsl #3]
  40a24c:	udiv	x9, x9, x11
  40a250:	add	x8, x9, x8
  40a254:	cmp	x8, x20
  40a258:	b.hi	409fc0 <ferror@plt+0x6720>  // b.pmore
  40a25c:	mov	w28, wzr
  40a260:	b	40a004 <ferror@plt+0x6764>
  40a264:	ldr	x8, [sp, #16]
  40a268:	cbz	x8, 40a270 <ferror@plt+0x69d0>
  40a26c:	str	x28, [x8]
  40a270:	ldr	x8, [x23, #1248]
  40a274:	ldr	x0, [x8, x28, lsl #3]
  40a278:	b	40a2f8 <ferror@plt+0x6a58>
  40a27c:	sub	x11, x10, #0x8
  40a280:	mov	x10, x11
  40a284:	cmp	x11, x9
  40a288:	b.cc	40a2a0 <ferror@plt+0x6a00>  // b.lo, b.ul, b.last
  40a28c:	mov	x11, x10
  40a290:	ldr	x12, [x11], #-8
  40a294:	ldr	x12, [x12, #8]
  40a298:	cmp	x12, x20
  40a29c:	b.eq	40a280 <ferror@plt+0x69e0>  // b.none
  40a2a0:	add	x9, x10, #0x8
  40a2a4:	cmp	x9, x8
  40a2a8:	b.hi	40a2e8 <ferror@plt+0x6a48>  // b.pmore
  40a2ac:	adrp	x10, 458000 <_bfd_std_section+0x110>
  40a2b0:	add	x10, x10, #0x120
  40a2b4:	ldr	x11, [x9]
  40a2b8:	ldr	x12, [x11, #8]
  40a2bc:	cmp	x12, x20
  40a2c0:	b.ne	40a2e8 <ferror@plt+0x6a48>  // b.any
  40a2c4:	ldr	x11, [x11]
  40a2c8:	cbz	x11, 40a2dc <ferror@plt+0x6a3c>
  40a2cc:	ldr	x0, [x11]
  40a2d0:	ldr	x11, [x0, #32]
  40a2d4:	cmp	x11, x10
  40a2d8:	b.ne	40a318 <ferror@plt+0x6a78>  // b.any
  40a2dc:	add	x9, x9, #0x8
  40a2e0:	cmp	x9, x8
  40a2e4:	b.ls	40a2b4 <ferror@plt+0x6a14>  // b.plast
  40a2e8:	cbz	x13, 40a2f0 <ferror@plt+0x6a50>
  40a2ec:	str	x24, [x13]
  40a2f0:	ldr	x8, [x23, #1248]
  40a2f4:	ldr	x0, [x8, x24, lsl #3]
  40a2f8:	ldp	x20, x19, [sp, #112]
  40a2fc:	ldp	x22, x21, [sp, #96]
  40a300:	ldp	x24, x23, [sp, #80]
  40a304:	ldp	x26, x25, [sp, #64]
  40a308:	ldp	x28, x27, [sp, #48]
  40a30c:	ldp	x29, x30, [sp, #32]
  40a310:	add	sp, sp, #0x80
  40a314:	ret
  40a318:	cbz	x13, 40a2f8 <ferror@plt+0x6a58>
  40a31c:	str	x24, [x13]
  40a320:	b	40a2f8 <ferror@plt+0x6a58>
  40a324:	stp	x29, x30, [sp, #-80]!
  40a328:	stp	x24, x23, [sp, #32]
  40a32c:	stp	x22, x21, [sp, #48]
  40a330:	stp	x20, x19, [sp, #64]
  40a334:	mov	x22, x2
  40a338:	mov	x20, x1
  40a33c:	mov	x23, x0
  40a340:	mov	x0, x3
  40a344:	mov	x1, x4
  40a348:	mov	w2, w5
  40a34c:	str	x25, [sp, #16]
  40a350:	mov	x29, sp
  40a354:	mov	x21, x4
  40a358:	mov	x19, x3
  40a35c:	bl	409d8c <ferror@plt+0x64ec>
  40a360:	ldp	x25, x24, [x21]
  40a364:	cbz	x22, 40a3f0 <ferror@plt+0x6b50>
  40a368:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a36c:	add	x1, x1, #0x79a
  40a370:	mov	x0, x24
  40a374:	blr	x25
  40a378:	mov	x0, x23
  40a37c:	mov	x1, x21
  40a380:	mov	x2, x22
  40a384:	bl	407388 <ferror@plt+0x3ae8>
  40a388:	ldr	x9, [x22, #32]
  40a38c:	ldr	x10, [x22, #16]
  40a390:	ldr	x8, [x9, #40]
  40a394:	add	x8, x10, x8
  40a398:	cmp	x8, x19
  40a39c:	b.eq	40a484 <ferror@plt+0x6be4>  // b.none
  40a3a0:	adrp	x10, 458000 <_bfd_std_section+0x110>
  40a3a4:	add	x10, x10, #0x8
  40a3a8:	cmp	x9, x10
  40a3ac:	b.ne	40a3c0 <ferror@plt+0x6b20>  // b.any
  40a3b0:	ldr	w9, [x23, #72]
  40a3b4:	mov	w10, #0x42                  	// #66
  40a3b8:	and	w9, w9, w10
  40a3bc:	cbnz	w9, 40a484 <ferror@plt+0x6be4>
  40a3c0:	cmp	x8, x19
  40a3c4:	b.ls	40a450 <ferror@plt+0x6bb0>  // b.plast
  40a3c8:	ldp	x8, x0, [x21]
  40a3cc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a3d0:	add	x1, x1, #0x6a7
  40a3d4:	blr	x8
  40a3d8:	ldr	x8, [x22, #32]
  40a3dc:	ldr	x9, [x22, #16]
  40a3e0:	ldr	x8, [x8, #40]
  40a3e4:	sub	x8, x8, x19
  40a3e8:	add	x0, x8, x9
  40a3ec:	b	40a478 <ferror@plt+0x6bd8>
  40a3f0:	ldr	x0, [x20]
  40a3f4:	bl	4048f4 <ferror@plt+0x1054>
  40a3f8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a3fc:	mov	x2, x0
  40a400:	add	x1, x1, #0x795
  40a404:	mov	x0, x24
  40a408:	blr	x25
  40a40c:	ldr	x23, [x20, #40]
  40a410:	subs	x22, x23, x19
  40a414:	b.ls	40a42c <ferror@plt+0x6b8c>  // b.plast
  40a418:	ldp	x8, x0, [x21]
  40a41c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a420:	add	x1, x1, #0x6a7
  40a424:	blr	x8
  40a428:	b	40a444 <ferror@plt+0x6ba4>
  40a42c:	b.cs	40a484 <ferror@plt+0x6be4>  // b.hs, b.nlast
  40a430:	ldp	x8, x0, [x21]
  40a434:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a438:	add	x1, x1, #0x6ab
  40a43c:	blr	x8
  40a440:	sub	x22, x19, x23
  40a444:	mov	w2, #0x1                   	// #1
  40a448:	mov	x0, x22
  40a44c:	b	40a47c <ferror@plt+0x6bdc>
  40a450:	b.cs	40a484 <ferror@plt+0x6be4>  // b.hs, b.nlast
  40a454:	ldp	x8, x0, [x21]
  40a458:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a45c:	add	x1, x1, #0x6ab
  40a460:	blr	x8
  40a464:	ldr	x8, [x22, #32]
  40a468:	ldr	x9, [x22, #16]
  40a46c:	ldr	x8, [x8, #40]
  40a470:	sub	x8, x19, x8
  40a474:	sub	x0, x8, x9
  40a478:	mov	w2, #0x1                   	// #1
  40a47c:	mov	x1, x21
  40a480:	bl	409d8c <ferror@plt+0x64ec>
  40a484:	ldp	x8, x0, [x21]
  40a488:	adrp	x1, 435000 <warn@@Base+0x3c6c>
  40a48c:	add	x1, x1, #0xffd
  40a490:	blr	x8
  40a494:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40a498:	ldrb	w8, [x8, #872]
  40a49c:	cmp	w8, #0x1
  40a4a0:	b.ne	40a4f4 <ferror@plt+0x6c54>  // b.any
  40a4a4:	ldp	x0, x21, [x21]
  40a4a8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a4ac:	add	x1, x1, #0x77f
  40a4b0:	mov	w2, #0x5                   	// #5
  40a4b4:	str	x0, [x29, #24]
  40a4b8:	mov	x0, xzr
  40a4bc:	bl	403700 <dcgettext@plt>
  40a4c0:	ldr	x8, [x20, #144]
  40a4c4:	ldr	x9, [x20, #40]
  40a4c8:	mov	x1, x0
  40a4cc:	mov	x0, x21
  40a4d0:	add	x8, x8, x19
  40a4d4:	ldr	x3, [x29, #24]
  40a4d8:	ldp	x20, x19, [sp, #64]
  40a4dc:	ldp	x22, x21, [sp, #48]
  40a4e0:	ldp	x24, x23, [sp, #32]
  40a4e4:	ldr	x25, [sp, #16]
  40a4e8:	sub	x2, x8, x9
  40a4ec:	ldp	x29, x30, [sp], #80
  40a4f0:	br	x3
  40a4f4:	ldp	x20, x19, [sp, #64]
  40a4f8:	ldp	x22, x21, [sp, #48]
  40a4fc:	ldp	x24, x23, [sp, #32]
  40a500:	ldr	x25, [sp, #16]
  40a504:	ldp	x29, x30, [sp], #80
  40a508:	ret
  40a50c:	stp	x29, x30, [sp, #-80]!
  40a510:	stp	x24, x23, [sp, #32]
  40a514:	stp	x22, x21, [sp, #48]
  40a518:	stp	x20, x19, [sp, #64]
  40a51c:	ldr	x24, [x0]
  40a520:	ldr	x23, [x1]
  40a524:	str	x25, [sp, #16]
  40a528:	mov	x29, sp
  40a52c:	ldr	x8, [x24, #32]
  40a530:	ldr	x19, [x23, #32]
  40a534:	ldr	x9, [x24, #16]
  40a538:	ldr	x10, [x23, #16]
  40a53c:	ldr	x11, [x8, #40]
  40a540:	ldr	x12, [x19, #40]
  40a544:	add	x9, x9, x11
  40a548:	add	x10, x10, x12
  40a54c:	cmp	x9, x10
  40a550:	b.ls	40a55c <ferror@plt+0x6cbc>  // b.plast
  40a554:	mov	w0, #0x1                   	// #1
  40a558:	b	40a594 <ferror@plt+0x6cf4>
  40a55c:	b.cc	40a590 <ferror@plt+0x6cf0>  // b.lo, b.ul, b.last
  40a560:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40a564:	ldr	x9, [x9, #1256]
  40a568:	ldr	x1, [x8]
  40a56c:	ldr	x20, [x9]
  40a570:	mov	x0, x20
  40a574:	bl	4034b0 <strcmp@plt>
  40a578:	ldr	x1, [x19]
  40a57c:	mov	w19, w0
  40a580:	mov	x0, x20
  40a584:	bl	4034b0 <strcmp@plt>
  40a588:	cbnz	w19, 40a5ac <ferror@plt+0x6d0c>
  40a58c:	cbz	w0, 40a5ac <ferror@plt+0x6d0c>
  40a590:	mov	w0, #0xffffffff            	// #-1
  40a594:	ldp	x20, x19, [sp, #64]
  40a598:	ldp	x22, x21, [sp, #48]
  40a59c:	ldp	x24, x23, [sp, #32]
  40a5a0:	ldr	x25, [sp, #16]
  40a5a4:	ldp	x29, x30, [sp], #80
  40a5a8:	ret
  40a5ac:	cbz	w19, 40a5b4 <ferror@plt+0x6d14>
  40a5b0:	cbz	w0, 40a554 <ferror@plt+0x6cb4>
  40a5b4:	ldr	x19, [x24, #8]
  40a5b8:	ldr	x20, [x23, #8]
  40a5bc:	mov	x0, x19
  40a5c0:	bl	402fd0 <strlen@plt>
  40a5c4:	mov	x22, x0
  40a5c8:	mov	x0, x20
  40a5cc:	bl	402fd0 <strlen@plt>
  40a5d0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a5d4:	mov	x21, x0
  40a5d8:	add	x1, x1, #0x7ba
  40a5dc:	mov	x0, x19
  40a5e0:	bl	4036d0 <strstr@plt>
  40a5e4:	cbz	x0, 40a5f0 <ferror@plt+0x6d50>
  40a5e8:	mov	w25, #0x1                   	// #1
  40a5ec:	b	40a608 <ferror@plt+0x6d68>
  40a5f0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a5f4:	add	x1, x1, #0x7c7
  40a5f8:	mov	x0, x19
  40a5fc:	bl	4036d0 <strstr@plt>
  40a600:	cmp	x0, #0x0
  40a604:	cset	w25, ne  // ne = any
  40a608:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a60c:	add	x1, x1, #0x7ba
  40a610:	mov	x0, x20
  40a614:	bl	4036d0 <strstr@plt>
  40a618:	cbz	x0, 40a668 <ferror@plt+0x6dc8>
  40a61c:	eor	w9, w25, #0x1
  40a620:	mov	w8, #0x1                   	// #1
  40a624:	cbz	w9, 40a62c <ferror@plt+0x6d8c>
  40a628:	tbnz	w8, #0, 40a590 <ferror@plt+0x6cf0>
  40a62c:	ldr	w8, [x24, #24]
  40a630:	tbnz	w8, #14, 40a690 <ferror@plt+0x6df0>
  40a634:	cmp	x22, #0x3
  40a638:	b.cc	40a698 <ferror@plt+0x6df8>  // b.lo, b.ul, b.last
  40a63c:	add	x9, x22, x19
  40a640:	ldurb	w10, [x9, #-2]
  40a644:	cmp	w10, #0x2e
  40a648:	b.ne	40a698 <ferror@plt+0x6df8>  // b.any
  40a64c:	ldurb	w9, [x9, #-1]
  40a650:	cmp	w9, #0x6f
  40a654:	cset	w10, ne  // ne = any
  40a658:	cmp	w9, #0x61
  40a65c:	cset	w9, ne  // ne = any
  40a660:	and	w10, w10, w9
  40a664:	b	40a69c <ferror@plt+0x6dfc>
  40a668:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  40a66c:	add	x1, x1, #0x7c7
  40a670:	mov	x0, x20
  40a674:	bl	4036d0 <strstr@plt>
  40a678:	cmp	x0, #0x0
  40a67c:	cset	w8, ne  // ne = any
  40a680:	eor	w9, w25, #0x1
  40a684:	cbnz	x0, 40a624 <ferror@plt+0x6d84>
  40a688:	cbz	w9, 40a554 <ferror@plt+0x6cb4>
  40a68c:	b	40a624 <ferror@plt+0x6d84>
  40a690:	mov	w10, wzr
  40a694:	b	40a69c <ferror@plt+0x6dfc>
  40a698:	mov	w10, #0x1                   	// #1
  40a69c:	ldr	w9, [x23, #24]
  40a6a0:	tbnz	w9, #14, 40a6d8 <ferror@plt+0x6e38>
  40a6a4:	cmp	x21, #0x3
  40a6a8:	b.cc	40a6e0 <ferror@plt+0x6e40>  // b.lo, b.ul, b.last
  40a6ac:	add	x11, x21, x20
  40a6b0:	ldurb	w12, [x11, #-2]
  40a6b4:	cmp	w12, #0x2e
  40a6b8:	b.ne	40a6e0 <ferror@plt+0x6e40>  // b.any
  40a6bc:	ldurb	w11, [x11, #-1]
  40a6c0:	cmp	w11, #0x6f
  40a6c4:	cset	w12, eq  // eq = none
  40a6c8:	cmp	w11, #0x61
  40a6cc:	cset	w11, eq  // eq = none
  40a6d0:	orr	w11, w12, w11
  40a6d4:	b	40a6e4 <ferror@plt+0x6e44>
  40a6d8:	mov	w11, #0x1                   	// #1
  40a6dc:	b	40a6f0 <ferror@plt+0x6e50>
  40a6e0:	mov	w11, wzr
  40a6e4:	orr	w12, w10, w11
  40a6e8:	cmp	w12, #0x1
  40a6ec:	b.ne	40a554 <ferror@plt+0x6cb4>  // b.any
  40a6f0:	and	w10, w10, w11
  40a6f4:	tbnz	w10, #0, 40a590 <ferror@plt+0x6cf0>
  40a6f8:	and	w10, w8, #0x4
  40a6fc:	and	w11, w9, #0x4
  40a700:	cmp	w10, w11
  40a704:	b.ne	40a798 <ferror@plt+0x6ef8>  // b.any
  40a708:	and	w10, w8, #0x100
  40a70c:	and	w11, w9, #0x100
  40a710:	cmp	w10, w11
  40a714:	b.ne	40a798 <ferror@plt+0x6ef8>  // b.any
  40a718:	and	w10, w8, #0x8
  40a71c:	and	w11, w9, #0x8
  40a720:	cmp	w10, w11
  40a724:	b.ne	40a7a4 <ferror@plt+0x6f04>  // b.any
  40a728:	and	w10, w8, #0x10000
  40a72c:	and	w11, w9, #0x10000
  40a730:	cmp	w10, w11
  40a734:	b.ne	40a7a4 <ferror@plt+0x6f04>  // b.any
  40a738:	and	w10, w8, #0x1
  40a73c:	and	w11, w9, #0x1
  40a740:	cmp	w10, w11
  40a744:	b.ne	40a798 <ferror@plt+0x6ef8>  // b.any
  40a748:	and	w10, w8, #0x2
  40a74c:	and	w11, w9, #0x2
  40a750:	cmp	w10, w11
  40a754:	b.ne	40a7a4 <ferror@plt+0x6f04>  // b.any
  40a758:	ldr	x10, [x24]
  40a75c:	ldr	x10, [x10, #8]
  40a760:	ldr	w10, [x10, #8]
  40a764:	cmp	w10, #0x5
  40a768:	b.ne	40a7dc <ferror@plt+0x6f3c>  // b.any
  40a76c:	ldr	x10, [x23]
  40a770:	ldr	x10, [x10, #8]
  40a774:	ldr	w10, [x10, #8]
  40a778:	cmp	w10, #0x5
  40a77c:	b.ne	40a7dc <ferror@plt+0x6f3c>  // b.any
  40a780:	mov	w10, #0x100                 	// #256
  40a784:	movk	w10, #0x20, lsl #16
  40a788:	tst	w8, w10
  40a78c:	b.eq	40a7b4 <ferror@plt+0x6f14>  // b.none
  40a790:	mov	x8, xzr
  40a794:	b	40a7b8 <ferror@plt+0x6f18>
  40a798:	cmp	w10, #0x0
  40a79c:	mov	w8, #0xffffffff            	// #-1
  40a7a0:	b	40a7ac <ferror@plt+0x6f0c>
  40a7a4:	cmp	w10, #0x0
  40a7a8:	mov	w8, #0x1                   	// #1
  40a7ac:	cneg	w0, w8, ne  // ne = any
  40a7b0:	b	40a594 <ferror@plt+0x6cf4>
  40a7b4:	ldr	x8, [x24, #56]
  40a7b8:	tst	w9, w10
  40a7bc:	b.eq	40a7c8 <ferror@plt+0x6f28>  // b.none
  40a7c0:	mov	x9, xzr
  40a7c4:	b	40a7cc <ferror@plt+0x6f2c>
  40a7c8:	ldr	x9, [x23, #56]
  40a7cc:	cmp	x8, x9
  40a7d0:	mov	w8, #0xffffffff            	// #-1
  40a7d4:	cneg	w0, w8, ls  // ls = plast
  40a7d8:	b.ne	40a594 <ferror@plt+0x6cf4>  // b.any
  40a7dc:	ldrb	w9, [x19]
  40a7e0:	ldrb	w8, [x20]
  40a7e4:	cmp	w9, #0x2e
  40a7e8:	b.ne	40a7f8 <ferror@plt+0x6f58>  // b.any
  40a7ec:	cmp	w8, #0x2e
  40a7f0:	b.ne	40a554 <ferror@plt+0x6cb4>  // b.any
  40a7f4:	b	40a800 <ferror@plt+0x6f60>
  40a7f8:	cmp	w8, #0x2e
  40a7fc:	b.eq	40a590 <ferror@plt+0x6cf0>  // b.none
  40a800:	mov	x0, x19
  40a804:	mov	x1, x20
  40a808:	ldp	x20, x19, [sp, #64]
  40a80c:	ldp	x22, x21, [sp, #48]
  40a810:	ldp	x24, x23, [sp, #32]
  40a814:	ldr	x25, [sp, #16]
  40a818:	ldp	x29, x30, [sp], #80
  40a81c:	b	4034b0 <strcmp@plt>
  40a820:	sub	sp, sp, #0x140
  40a824:	stp	x29, x30, [sp, #240]
  40a828:	add	x29, sp, #0xf0
  40a82c:	stp	x22, x21, [sp, #288]
  40a830:	mov	x22, #0xffffffffffffffd0    	// #-48
  40a834:	mov	x8, sp
  40a838:	sub	x9, x29, #0x70
  40a83c:	stp	x28, x25, [sp, #256]
  40a840:	stp	x24, x23, [sp, #272]
  40a844:	stp	x20, x19, [sp, #304]
  40a848:	mov	x20, x1
  40a84c:	mov	x19, x0
  40a850:	movk	x22, #0xff80, lsl #32
  40a854:	add	x23, x8, #0x80
  40a858:	add	x24, x9, #0x30
  40a85c:	add	x25, x29, #0x50
  40a860:	stp	x2, x3, [x29, #-112]
  40a864:	stp	x4, x5, [x29, #-96]
  40a868:	stp	x6, x7, [x29, #-80]
  40a86c:	stp	q1, q2, [sp, #16]
  40a870:	stp	q3, q4, [sp, #48]
  40a874:	str	q0, [sp]
  40a878:	stp	q5, q6, [sp, #80]
  40a87c:	str	q7, [sp, #112]
  40a880:	ldp	x9, x8, [x19, #8]
  40a884:	stp	x23, x22, [x29, #-16]
  40a888:	stp	x25, x24, [x29, #-32]
  40a88c:	ldp	x10, x11, [x19]
  40a890:	ldp	q0, q1, [x29, #-32]
  40a894:	sub	x21, x8, x9
  40a898:	sub	x3, x29, #0x40
  40a89c:	add	x0, x10, x11
  40a8a0:	mov	x1, x21
  40a8a4:	mov	x2, x20
  40a8a8:	stp	q0, q1, [x29, #-64]
  40a8ac:	bl	403710 <vsnprintf@plt>
  40a8b0:	cmp	x21, w0, sxtw
  40a8b4:	sxtw	x0, w0
  40a8b8:	b.hi	40a8e0 <ferror@plt+0x7040>  // b.pmore
  40a8bc:	ldr	x9, [x19, #16]
  40a8c0:	ldr	x8, [x19]
  40a8c4:	add	x9, x9, x0
  40a8c8:	lsl	x1, x9, #1
  40a8cc:	mov	x0, x8
  40a8d0:	str	x1, [x19, #16]
  40a8d4:	bl	4031e0 <xrealloc@plt>
  40a8d8:	str	x0, [x19]
  40a8dc:	b	40a880 <ferror@plt+0x6fe0>
  40a8e0:	ldr	x8, [x19, #8]
  40a8e4:	add	x8, x8, x0
  40a8e8:	str	x8, [x19, #8]
  40a8ec:	ldp	x20, x19, [sp, #304]
  40a8f0:	ldp	x22, x21, [sp, #288]
  40a8f4:	ldp	x24, x23, [sp, #272]
  40a8f8:	ldp	x28, x25, [sp, #256]
  40a8fc:	ldp	x29, x30, [sp, #240]
  40a900:	add	sp, sp, #0x140
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-32]!
  40a90c:	stp	x20, x19, [sp, #16]
  40a910:	mov	x29, sp
  40a914:	cbz	x0, 40a938 <ferror@plt+0x7098>
  40a918:	mov	x20, x0
  40a91c:	ldr	x0, [x0, #16]
  40a920:	ldr	x19, [x20]
  40a924:	cbz	x0, 40a92c <ferror@plt+0x708c>
  40a928:	bl	403510 <free@plt>
  40a92c:	mov	x0, x20
  40a930:	bl	403510 <free@plt>
  40a934:	b	40a93c <ferror@plt+0x709c>
  40a938:	mov	x19, xzr
  40a93c:	mov	x0, x19
  40a940:	ldp	x20, x19, [sp, #16]
  40a944:	ldp	x29, x30, [sp], #32
  40a948:	ret
  40a94c:	ldr	x10, [x0, #24]
  40a950:	ldr	x8, [x0, #40]
  40a954:	cbz	x10, 40a99c <ferror@plt+0x70fc>
  40a958:	ldr	x9, [x0, #16]
  40a95c:	mov	x12, x10
  40a960:	sub	x11, x9, #0x8
  40a964:	mov	x9, x8
  40a968:	ldr	x13, [x11, x12, lsl #3]
  40a96c:	sub	x14, x12, #0x1
  40a970:	mov	x12, x14
  40a974:	cmp	x13, x9
  40a978:	csel	x9, x13, x9, hi  // hi = pmore
  40a97c:	cbnz	x14, 40a968 <ferror@plt+0x70c8>
  40a980:	ldr	x12, [x11, x10, lsl #3]
  40a984:	sub	x13, x10, #0x1
  40a988:	mov	x10, x13
  40a98c:	cmp	x12, x8
  40a990:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  40a994:	cbnz	x13, 40a980 <ferror@plt+0x70e0>
  40a998:	b	40a9a0 <ferror@plt+0x7100>
  40a99c:	mov	x9, x8
  40a9a0:	sub	x0, x9, x8
  40a9a4:	ret
  40a9a8:	sub	sp, sp, #0xb0
  40a9ac:	stp	x2, x3, [sp, #128]
  40a9b0:	stp	x4, x5, [sp, #144]
  40a9b4:	stp	x6, x7, [sp, #160]
  40a9b8:	stp	q1, q2, [sp, #16]
  40a9bc:	stp	q3, q4, [sp, #48]
  40a9c0:	str	q0, [sp]
  40a9c4:	stp	q5, q6, [sp, #80]
  40a9c8:	mov	w0, #0x1                   	// #1
  40a9cc:	str	q7, [sp, #112]
  40a9d0:	add	sp, sp, #0xb0
  40a9d4:	ret
  40a9d8:	sub	sp, sp, #0x70
  40a9dc:	stp	x20, x19, [sp, #96]
  40a9e0:	mov	x20, x0
  40a9e4:	mov	w0, #0x40                  	// #64
  40a9e8:	stp	x29, x30, [sp, #16]
  40a9ec:	stp	x28, x27, [sp, #32]
  40a9f0:	stp	x26, x25, [sp, #48]
  40a9f4:	stp	x24, x23, [sp, #64]
  40a9f8:	stp	x22, x21, [sp, #80]
  40a9fc:	add	x29, sp, #0x10
  40aa00:	mov	x22, x2
  40aa04:	mov	x21, x1
  40aa08:	bl	403290 <xmalloc@plt>
  40aa0c:	mov	x19, x0
  40aa10:	bl	403340 <getpagesize@plt>
  40aa14:	mov	w25, w0
  40aa18:	mov	x0, x21
  40aa1c:	mov	w1, wzr
  40aa20:	bl	4031d0 <open@plt>
  40aa24:	tbnz	w0, #31, 40ab88 <ferror@plt+0x72e8>
  40aa28:	mov	x1, x22
  40aa2c:	mov	w23, w0
  40aa30:	bl	4346b8 <warn@@Base+0x3324>
  40aa34:	tbnz	w0, #31, 40ab80 <ferror@plt+0x72e0>
  40aa38:	ldr	x24, [x22, #48]
  40aa3c:	neg	w8, w25
  40aa40:	sxtw	x8, w8
  40aa44:	mov	w2, #0x1                   	// #1
  40aa48:	add	x9, x24, w25, sxtw
  40aa4c:	sub	x9, x9, #0x1
  40aa50:	and	x1, x9, x8
  40aa54:	mov	w3, #0x1                   	// #1
  40aa58:	mov	x0, xzr
  40aa5c:	mov	w4, w23
  40aa60:	mov	x5, xzr
  40aa64:	str	x24, [x19, #32]
  40aa68:	bl	4034e0 <mmap@plt>
  40aa6c:	mov	x22, x0
  40aa70:	cmn	x0, #0x1
  40aa74:	b.ne	40aab0 <ferror@plt+0x7210>  // b.any
  40aa78:	mov	x0, x24
  40aa7c:	bl	4031c0 <malloc@plt>
  40aa80:	mov	x22, x0
  40aa84:	cbz	x0, 40aaa4 <ferror@plt+0x7204>
  40aa88:	mov	w0, w23
  40aa8c:	mov	x1, x22
  40aa90:	mov	x2, x24
  40aa94:	bl	403650 <read@plt>
  40aa98:	ldr	x8, [x19, #32]
  40aa9c:	cmp	x0, x8
  40aaa0:	b.eq	40aab0 <ferror@plt+0x7210>  // b.none
  40aaa4:	mov	x0, x22
  40aaa8:	bl	403510 <free@plt>
  40aaac:	mov	x22, xzr
  40aab0:	mov	w0, w23
  40aab4:	bl	403390 <close@plt>
  40aab8:	str	x22, [x19, #24]
  40aabc:	cbz	x22, 40ab88 <ferror@plt+0x72e8>
  40aac0:	ldr	x23, [x19, #32]
  40aac4:	str	x20, [sp, #8]
  40aac8:	cmp	x23, #0x1
  40aacc:	b.lt	40ab98 <ferror@plt+0x72f8>  // b.tstop
  40aad0:	mov	x27, xzr
  40aad4:	mov	x0, xzr
  40aad8:	mov	w24, wzr
  40aadc:	add	x25, x22, x23
  40aae0:	mov	w26, #0x2d                  	// #45
  40aae4:	mov	x28, x22
  40aae8:	ldrb	w8, [x22]
  40aaec:	cmp	w8, #0xd
  40aaf0:	b.eq	40ab14 <ferror@plt+0x7274>  // b.none
  40aaf4:	cmp	w8, #0xa
  40aaf8:	b.ne	40ab70 <ferror@plt+0x72d0>  // b.any
  40aafc:	add	x8, x22, #0x1
  40ab00:	cmp	x8, x25
  40ab04:	b.cs	40ab2c <ferror@plt+0x728c>  // b.hs, b.nlast
  40ab08:	ldrb	w9, [x22, #1]
  40ab0c:	cmp	w9, #0xd
  40ab10:	b	40ab28 <ferror@plt+0x7288>
  40ab14:	add	x8, x22, #0x1
  40ab18:	cmp	x8, x25
  40ab1c:	b.cs	40ab2c <ferror@plt+0x728c>  // b.hs, b.nlast
  40ab20:	ldrb	w9, [x22, #1]
  40ab24:	cmp	w9, #0xa
  40ab28:	csel	x22, x8, x22, eq  // eq = none
  40ab2c:	add	w20, w24, #0x1
  40ab30:	cbz	x0, 40ab3c <ferror@plt+0x729c>
  40ab34:	cmp	x27, x20
  40ab38:	b.cs	40ab64 <ferror@plt+0x72c4>  // b.hs, b.nlast
  40ab3c:	sub	w8, w26, #0x5
  40ab40:	cmp	w26, #0x7
  40ab44:	csinc	w26, w8, wzr, ge  // ge = tcont
  40ab48:	sxtw	x8, w26
  40ab4c:	udiv	x8, x23, x8
  40ab50:	add	x9, x8, #0x1
  40ab54:	cmp	x9, x20
  40ab58:	csinc	x27, x20, x8, cc  // cc = lo, ul, last
  40ab5c:	lsl	x1, x27, #3
  40ab60:	bl	4031e0 <xrealloc@plt>
  40ab64:	str	x28, [x0, w24, uxtw #3]
  40ab68:	add	x28, x22, #0x1
  40ab6c:	mov	w24, w20
  40ab70:	add	x22, x22, #0x1
  40ab74:	cmp	x22, x25
  40ab78:	b.cc	40aae8 <ferror@plt+0x7248>  // b.lo, b.ul, b.last
  40ab7c:	b	40aba0 <ferror@plt+0x7300>
  40ab80:	mov	w0, w23
  40ab84:	bl	403390 <close@plt>
  40ab88:	mov	x0, x19
  40ab8c:	bl	403510 <free@plt>
  40ab90:	mov	x19, xzr
  40ab94:	b	40abc8 <ferror@plt+0x7328>
  40ab98:	mov	w24, wzr
  40ab9c:	mov	x0, xzr
  40aba0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40aba4:	mov	w9, #0x1                   	// #1
  40aba8:	ldr	x10, [x8, #1216]
  40abac:	stp	wzr, w9, [x19, #56]
  40abb0:	ldr	x9, [sp, #8]
  40abb4:	str	x0, [x19, #40]
  40abb8:	stp	w24, wzr, [x19, #48]
  40abbc:	str	x10, [x19]
  40abc0:	stp	x9, x21, [x19, #8]
  40abc4:	str	x19, [x8, #1216]
  40abc8:	mov	x0, x19
  40abcc:	ldp	x20, x19, [sp, #96]
  40abd0:	ldp	x22, x21, [sp, #80]
  40abd4:	ldp	x24, x23, [sp, #64]
  40abd8:	ldp	x26, x25, [sp, #48]
  40abdc:	ldp	x28, x27, [sp, #32]
  40abe0:	ldp	x29, x30, [sp, #16]
  40abe4:	add	sp, sp, #0x70
  40abe8:	ret
  40abec:	mov	x8, x0
  40abf0:	mov	x10, xzr
  40abf4:	mov	x0, xzr
  40abf8:	mov	w11, wzr
  40abfc:	mov	w9, #0x1                   	// #1
  40ac00:	add	x12, x8, x10
  40ac04:	cmp	x12, x1
  40ac08:	b.cs	40ac74 <ferror@plt+0x73d4>  // b.hs, b.nlast
  40ac0c:	ldrb	w12, [x12]
  40ac10:	cmp	w11, #0x3f
  40ac14:	and	x13, x12, #0x7f
  40ac18:	b.hi	40ac40 <ferror@plt+0x73a0>  // b.pmore
  40ac1c:	mov	w14, w11
  40ac20:	lsl	x16, x13, x14
  40ac24:	orr	x0, x16, x0
  40ac28:	lsr	x14, x0, x14
  40ac2c:	orr	w15, w9, #0x2
  40ac30:	cmp	x14, x13
  40ac34:	csel	w9, w9, w15, eq  // eq = none
  40ac38:	add	w11, w11, #0x7
  40ac3c:	b	40ac4c <ferror@plt+0x73ac>
  40ac40:	orr	w14, w9, #0x2
  40ac44:	cmp	w13, #0x0
  40ac48:	csel	w9, w9, w14, eq  // eq = none
  40ac4c:	add	x10, x10, #0x1
  40ac50:	tbnz	w12, #7, 40ac00 <ferror@plt+0x7360>
  40ac54:	and	w9, w9, #0xfffffffe
  40ac58:	cbz	w2, 40ac74 <ferror@plt+0x73d4>
  40ac5c:	tbz	w12, #6, 40ac74 <ferror@plt+0x73d4>
  40ac60:	cmp	w11, #0x40
  40ac64:	b.cs	40ac74 <ferror@plt+0x73d4>  // b.hs, b.nlast
  40ac68:	mov	x8, #0xffffffffffffffff    	// #-1
  40ac6c:	lsl	x8, x8, x11
  40ac70:	orr	x0, x8, x0
  40ac74:	cbz	x3, 40ac7c <ferror@plt+0x73dc>
  40ac78:	str	w10, [x3]
  40ac7c:	cbz	x4, 40ac84 <ferror@plt+0x73e4>
  40ac80:	str	w9, [x4]
  40ac84:	ret
  40ac88:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40ac8c:	cmp	w0, #0xb3
  40ac90:	str	xzr, [x8, #1288]
  40ac94:	b.gt	40acc8 <ferror@plt+0x7428>
  40ac98:	cmp	w0, #0x15
  40ac9c:	b.gt	40acf8 <ferror@plt+0x7458>
  40aca0:	cmp	w0, #0x3
  40aca4:	b.eq	40ad20 <ferror@plt+0x7480>  // b.none
  40aca8:	cmp	w0, #0x6
  40acac:	b.ne	40ad78 <ferror@plt+0x74d8>  // b.any
  40acb0:	adrp	x9, 418000 <ferror@plt+0x14760>
  40acb4:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40acb8:	add	x9, x9, #0xa74
  40acbc:	mov	w10, #0x65                  	// #101
  40acc0:	add	x11, x11, #0x780
  40acc4:	b	40ad64 <ferror@plt+0x74c4>
  40acc8:	sub	w9, w0, #0xb4
  40accc:	cmp	w9, #0x2
  40acd0:	b.cc	40ad08 <ferror@plt+0x7468>  // b.lo, b.ul, b.last
  40acd4:	cmp	w0, #0xb7
  40acd8:	b.eq	40ad50 <ferror@plt+0x74b0>  // b.none
  40acdc:	cmp	w0, #0xf3
  40ace0:	b.ne	40ad78 <ferror@plt+0x74d8>  // b.any
  40ace4:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ace8:	mov	x11, xzr
  40acec:	add	x9, x9, #0xaa4
  40acf0:	mov	w10, #0x2000                	// #8192
  40acf4:	b	40ad64 <ferror@plt+0x74c4>
  40acf8:	cmp	w0, #0x16
  40acfc:	b.eq	40ad38 <ferror@plt+0x7498>  // b.none
  40ad00:	cmp	w0, #0x3e
  40ad04:	b.ne	40ad78 <ferror@plt+0x74d8>  // b.any
  40ad08:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ad0c:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40ad10:	add	x9, x9, #0xa74
  40ad14:	mov	w10, #0x7e                  	// #126
  40ad18:	add	x11, x11, #0xaa8
  40ad1c:	b	40ad64 <ferror@plt+0x74c4>
  40ad20:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ad24:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40ad28:	add	x9, x9, #0xa74
  40ad2c:	mov	w10, #0x65                  	// #101
  40ad30:	add	x11, x11, #0x458
  40ad34:	b	40ad64 <ferror@plt+0x74c4>
  40ad38:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ad3c:	adrp	x11, 438000 <warn@@Base+0x6c6c>
  40ad40:	add	x9, x9, #0xa74
  40ad44:	mov	w10, #0x54                  	// #84
  40ad48:	add	x11, x11, #0x298
  40ad4c:	b	40ad64 <ferror@plt+0x74c4>
  40ad50:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ad54:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40ad58:	add	x9, x9, #0xa74
  40ad5c:	mov	w10, #0x80                  	// #128
  40ad60:	add	x11, x11, #0xe98
  40ad64:	adrp	x12, 458000 <_bfd_std_section+0x110>
  40ad68:	adrp	x13, 458000 <_bfd_std_section+0x110>
  40ad6c:	str	x11, [x12, #1336]
  40ad70:	str	w10, [x13, #1344]
  40ad74:	str	x9, [x8, #1288]
  40ad78:	ret
  40ad7c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40ad80:	cmp	w0, #0x41
  40ad84:	str	xzr, [x8, #1288]
  40ad88:	b.le	40adbc <ferror@plt+0x751c>
  40ad8c:	cmp	w0, #0x42
  40ad90:	b.eq	40ade4 <ferror@plt+0x7544>  // b.none
  40ad94:	cmp	w0, #0x45
  40ad98:	b.eq	40adf8 <ferror@plt+0x7558>  // b.none
  40ad9c:	cmp	w0, #0x52
  40ada0:	b.ne	40ae7c <ferror@plt+0x75dc>  // b.any
  40ada4:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ada8:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40adac:	add	x9, x9, #0xa74
  40adb0:	mov	w10, #0x80                  	// #128
  40adb4:	add	x11, x11, #0xe98
  40adb8:	b	40ae68 <ferror@plt+0x75c8>
  40adbc:	cmp	w0, #0x8
  40adc0:	b.eq	40ae10 <ferror@plt+0x7570>  // b.none
  40adc4:	cmp	w0, #0xb
  40adc8:	b.ne	40ae7c <ferror@plt+0x75dc>  // b.any
  40adcc:	adrp	x9, 418000 <ferror@plt+0x14760>
  40add0:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40add4:	add	x9, x9, #0xa74
  40add8:	mov	w10, #0x65                  	// #101
  40addc:	add	x11, x11, #0x780
  40ade0:	b	40ae68 <ferror@plt+0x75c8>
  40ade4:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ade8:	mov	x11, xzr
  40adec:	add	x9, x9, #0xaa4
  40adf0:	mov	w10, #0x2000                	// #8192
  40adf4:	b	40ae68 <ferror@plt+0x75c8>
  40adf8:	adrp	x9, 418000 <ferror@plt+0x14760>
  40adfc:	adrp	x11, 438000 <warn@@Base+0x6c6c>
  40ae00:	add	x9, x9, #0xa74
  40ae04:	mov	w10, #0x54                  	// #84
  40ae08:	add	x11, x11, #0x298
  40ae0c:	b	40ae68 <ferror@plt+0x75c8>
  40ae10:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ae14:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40ae18:	add	x9, x9, #0xa74
  40ae1c:	mov	w10, #0x7e                  	// #126
  40ae20:	cmp	x1, #0x11
  40ae24:	add	x11, x11, #0xaa8
  40ae28:	b.hi	40ae44 <ferror@plt+0x75a4>  // b.pmore
  40ae2c:	mov	w12, #0x1                   	// #1
  40ae30:	mov	w13, #0x300                 	// #768
  40ae34:	lsl	x12, x12, x1
  40ae38:	movk	w13, #0x3, lsl #16
  40ae3c:	tst	x12, x13
  40ae40:	b.ne	40ae68 <ferror@plt+0x75c8>  // b.any
  40ae44:	cmp	x1, #0x88
  40ae48:	b.eq	40ae68 <ferror@plt+0x75c8>  // b.none
  40ae4c:	cmp	x1, #0x90
  40ae50:	b.eq	40ae68 <ferror@plt+0x75c8>  // b.none
  40ae54:	adrp	x9, 418000 <ferror@plt+0x14760>
  40ae58:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  40ae5c:	add	x9, x9, #0xa74
  40ae60:	mov	w10, #0x65                  	// #101
  40ae64:	add	x11, x11, #0x458
  40ae68:	adrp	x12, 458000 <_bfd_std_section+0x110>
  40ae6c:	adrp	x13, 458000 <_bfd_std_section+0x110>
  40ae70:	str	x11, [x12, #1336]
  40ae74:	str	w10, [x13, #1344]
  40ae78:	str	x9, [x8, #1288]
  40ae7c:	ret
  40ae80:	stp	x29, x30, [sp, #-32]!
  40ae84:	str	x19, [sp, #16]
  40ae88:	mov	x29, sp
  40ae8c:	mov	w19, w1
  40ae90:	bl	40af00 <ferror@plt+0x7660>
  40ae94:	mov	w8, w0
  40ae98:	mov	x0, xzr
  40ae9c:	cbz	w8, 40aef4 <ferror@plt+0x7654>
  40aea0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40aea4:	ldr	w9, [x8, #1296]
  40aea8:	cbz	w9, 40aef4 <ferror@plt+0x7654>
  40aeac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40aeb0:	ldr	x8, [x8, #1304]
  40aeb4:	mov	x10, xzr
  40aeb8:	ldr	w11, [x8, w10, uxtw #2]
  40aebc:	cmp	w11, w19
  40aec0:	b.eq	40aed8 <ferror@plt+0x7638>  // b.none
  40aec4:	add	x10, x10, #0x1
  40aec8:	cmp	w10, w9
  40aecc:	b.cc	40aeb8 <ferror@plt+0x7618>  // b.lo, b.ul, b.last
  40aed0:	mov	x0, xzr
  40aed4:	b	40aef4 <ferror@plt+0x7654>
  40aed8:	mov	x9, x10
  40aedc:	cbz	x10, 40aef0 <ferror@plt+0x7650>
  40aee0:	sub	w10, w9, #0x1
  40aee4:	ldr	w11, [x8, w10, uxtw #2]
  40aee8:	sub	x10, x9, #0x1
  40aeec:	cbnz	w11, 40aed8 <ferror@plt+0x7638>
  40aef0:	add	x0, x8, w9, uxtw #2
  40aef4:	ldr	x19, [sp, #16]
  40aef8:	ldp	x29, x30, [sp], #32
  40aefc:	ret
  40af00:	stp	x29, x30, [sp, #-32]!
  40af04:	stp	x20, x19, [sp, #16]
  40af08:	adrp	x20, 457000 <_sch_istable+0x1c50>
  40af0c:	ldr	w8, [x20, #3784]
  40af10:	mov	x29, sp
  40af14:	cmn	w8, #0x1
  40af18:	b.eq	40af2c <ferror@plt+0x768c>  // b.none
  40af1c:	ldr	w0, [x20, #3784]
  40af20:	ldp	x20, x19, [sp, #16]
  40af24:	ldp	x29, x30, [sp], #32
  40af28:	ret
  40af2c:	mov	x19, x0
  40af30:	mov	w8, #0x1                   	// #1
  40af34:	mov	w0, #0x26                  	// #38
  40af38:	mov	x1, x19
  40af3c:	str	w8, [x20, #3784]
  40af40:	bl	4198dc <ferror@plt+0x1603c>
  40af44:	cbz	w0, 40af60 <ferror@plt+0x76c0>
  40af48:	adrp	x0, 457000 <_sch_istable+0x1c50>
  40af4c:	add	x0, x0, #0xc98
  40af50:	mov	w1, wzr
  40af54:	bl	4199a4 <ferror@plt+0x16104>
  40af58:	cbnz	w0, 40af60 <ferror@plt+0x76c0>
  40af5c:	str	wzr, [x20, #3784]
  40af60:	mov	w0, #0x27                  	// #39
  40af64:	mov	x1, x19
  40af68:	bl	4198dc <ferror@plt+0x1603c>
  40af6c:	cbz	w0, 40af1c <ferror@plt+0x767c>
  40af70:	adrp	x0, 457000 <_sch_istable+0x1c50>
  40af74:	add	x0, x0, #0xd08
  40af78:	mov	w1, wzr
  40af7c:	bl	4199a4 <ferror@plt+0x16104>
  40af80:	cbnz	w0, 40af1c <ferror@plt+0x767c>
  40af84:	str	wzr, [x20, #3784]
  40af88:	b	40af1c <ferror@plt+0x767c>
  40af8c:	mov	x8, #0xffffffffffffffff    	// #-1
  40af90:	udiv	x8, x8, x1
  40af94:	cmp	x8, x0
  40af98:	b.ls	40afa4 <ferror@plt+0x7704>  // b.plast
  40af9c:	mul	x0, x1, x0
  40afa0:	b	403290 <xmalloc@plt>
  40afa4:	mov	x0, xzr
  40afa8:	ret
  40afac:	mov	x8, #0xffffffffffffffff    	// #-1
  40afb0:	udiv	x8, x8, x1
  40afb4:	cmp	x8, x0
  40afb8:	b.ls	40afc4 <ferror@plt+0x7724>  // b.plast
  40afbc:	mul	x0, x1, x0
  40afc0:	b	403290 <xmalloc@plt>
  40afc4:	stp	x29, x30, [sp, #-32]!
  40afc8:	stp	x20, x19, [sp, #16]
  40afcc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40afd0:	ldr	x19, [x8, #3792]
  40afd4:	adrp	x1, 438000 <warn@@Base+0x6c6c>
  40afd8:	add	x1, x1, #0xfc4
  40afdc:	mov	w2, #0x5                   	// #5
  40afe0:	mov	x20, x0
  40afe4:	mov	x0, xzr
  40afe8:	mov	x29, sp
  40afec:	bl	403700 <dcgettext@plt>
  40aff0:	mov	x1, x0
  40aff4:	mov	x0, x19
  40aff8:	mov	x2, x20
  40affc:	bl	403880 <fprintf@plt>
  40b000:	mov	w0, #0x1                   	// #1
  40b004:	bl	403670 <xexit@plt>
  40b008:	mov	x8, #0xffffffffffffffff    	// #-1
  40b00c:	udiv	x8, x8, x2
  40b010:	cmp	x8, x1
  40b014:	b.ls	40b020 <ferror@plt+0x7780>  // b.plast
  40b018:	mul	x1, x2, x1
  40b01c:	b	4031e0 <xrealloc@plt>
  40b020:	stp	x29, x30, [sp, #-32]!
  40b024:	adrp	x8, 439000 <warn@@Base+0x7c6c>
  40b028:	add	x8, x8, #0xe
  40b02c:	str	x19, [sp, #16]
  40b030:	mov	w2, #0x5                   	// #5
  40b034:	mov	x0, xzr
  40b038:	mov	x19, x1
  40b03c:	mov	x1, x8
  40b040:	mov	x29, sp
  40b044:	bl	403700 <dcgettext@plt>
  40b048:	mov	x1, x19
  40b04c:	bl	4312d0 <error@@Base>
  40b050:	mov	w0, #0x1                   	// #1
  40b054:	bl	403670 <xexit@plt>
  40b058:	mov	x8, #0xffffffffffffffff    	// #-1
  40b05c:	udiv	x8, x8, x1
  40b060:	cmp	x8, x0
  40b064:	b.ls	40b06c <ferror@plt+0x77cc>  // b.plast
  40b068:	b	403840 <xcalloc@plt>
  40b06c:	stp	x29, x30, [sp, #-32]!
  40b070:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b074:	str	x19, [sp, #16]
  40b078:	add	x1, x1, #0x5b
  40b07c:	mov	w2, #0x5                   	// #5
  40b080:	mov	x19, x0
  40b084:	mov	x0, xzr
  40b088:	mov	x29, sp
  40b08c:	bl	403700 <dcgettext@plt>
  40b090:	mov	x1, x19
  40b094:	bl	4312d0 <error@@Base>
  40b098:	mov	w0, #0x1                   	// #1
  40b09c:	bl	403670 <xexit@plt>
  40b0a0:	sub	sp, sp, #0x70
  40b0a4:	stp	x28, x27, [sp, #32]
  40b0a8:	stp	x26, x25, [sp, #48]
  40b0ac:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  40b0b0:	adrp	x25, 45b000 <_bfd_std_section+0x3110>
  40b0b4:	ldr	w8, [x28, #620]
  40b0b8:	ldr	w9, [x25, #668]
  40b0bc:	stp	x29, x30, [sp, #16]
  40b0c0:	stp	x24, x23, [sp, #64]
  40b0c4:	stp	x22, x21, [sp, #80]
  40b0c8:	orr	w8, w9, w8
  40b0cc:	stp	x20, x19, [sp, #96]
  40b0d0:	add	x29, sp, #0x10
  40b0d4:	cbz	w8, 40b3b8 <ferror@plt+0x7b18>
  40b0d8:	mov	x20, x0
  40b0dc:	mov	x19, x1
  40b0e0:	mov	w0, #0xa                   	// #10
  40b0e4:	mov	x1, x20
  40b0e8:	bl	4039f8 <ferror@plt+0x158>
  40b0ec:	cbz	w0, 40b334 <ferror@plt+0x7a94>
  40b0f0:	mov	w0, wzr
  40b0f4:	mov	x1, x20
  40b0f8:	bl	4039f8 <ferror@plt+0x158>
  40b0fc:	cbz	w0, 40b334 <ferror@plt+0x7a94>
  40b100:	mov	w0, #0x3                   	// #3
  40b104:	mov	x1, x20
  40b108:	bl	4039f8 <ferror@plt+0x158>
  40b10c:	cbz	w0, 40b334 <ferror@plt+0x7a94>
  40b110:	adrp	x21, 458000 <_bfd_std_section+0x110>
  40b114:	ldr	x0, [x21, #1312]
  40b118:	cbz	x0, 40b12c <ferror@plt+0x788c>
  40b11c:	ldr	x22, [x0, #16]
  40b120:	bl	403510 <free@plt>
  40b124:	mov	x0, x22
  40b128:	cbnz	x22, 40b11c <ferror@plt+0x787c>
  40b12c:	adrp	x0, 456000 <memcpy@GLIBC_2.17>
  40b130:	add	x0, x0, #0xd48
  40b134:	mov	w3, #0x1                   	// #1
  40b138:	mov	x1, x20
  40b13c:	mov	w2, wzr
  40b140:	mov	w4, wzr
  40b144:	str	xzr, [x21, #1312]
  40b148:	bl	40b3e8 <ferror@plt+0x7b48>
  40b14c:	cbz	w0, 40b334 <ferror@plt+0x7a94>
  40b150:	ldr	x27, [x21, #1312]
  40b154:	cbz	x27, 40b334 <ferror@plt+0x7a94>
  40b158:	mov	x21, xzr
  40b15c:	mov	x22, xzr
  40b160:	mov	w26, wzr
  40b164:	ldr	w8, [x27]
  40b168:	cmp	w8, #0x2
  40b16c:	b.eq	40b240 <ferror@plt+0x79a0>  // b.none
  40b170:	cmp	w8, #0x1
  40b174:	b.eq	40b238 <ferror@plt+0x7998>  // b.none
  40b178:	cbnz	w8, 40b248 <ferror@plt+0x79a8>
  40b17c:	ldr	w8, [x25, #668]
  40b180:	cbz	w8, 40b280 <ferror@plt+0x79e0>
  40b184:	cbnz	w26, 40b1ac <ferror@plt+0x790c>
  40b188:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b18c:	mov	w2, #0x5                   	// #5
  40b190:	mov	x0, xzr
  40b194:	add	x1, x1, #0xac
  40b198:	bl	403700 <dcgettext@plt>
  40b19c:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  40b1a0:	ldr	x1, [x8, #3400]
  40b1a4:	bl	4037a0 <printf@plt>
  40b1a8:	mov	w26, #0x1                   	// #1
  40b1ac:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b1b0:	mov	w2, #0x5                   	// #5
  40b1b4:	mov	x0, xzr
  40b1b8:	add	x1, x1, #0xde
  40b1bc:	bl	403700 <dcgettext@plt>
  40b1c0:	ldr	x1, [x27, #8]
  40b1c4:	bl	4037a0 <printf@plt>
  40b1c8:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b1cc:	mov	w2, #0x5                   	// #5
  40b1d0:	mov	x0, xzr
  40b1d4:	add	x1, x1, #0xef
  40b1d8:	bl	403700 <dcgettext@plt>
  40b1dc:	mov	x23, x0
  40b1e0:	mov	x1, x22
  40b1e4:	cbnz	x22, 40b200 <ferror@plt+0x7960>
  40b1e8:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b1ec:	mov	w2, #0x5                   	// #5
  40b1f0:	mov	x0, xzr
  40b1f4:	add	x1, x1, #0x100
  40b1f8:	bl	403700 <dcgettext@plt>
  40b1fc:	mov	x1, x0
  40b200:	mov	x0, x23
  40b204:	bl	4037a0 <printf@plt>
  40b208:	mov	w2, #0x5                   	// #5
  40b20c:	mov	x0, xzr
  40b210:	cbz	x21, 40b264 <ferror@plt+0x79c4>
  40b214:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b218:	add	x1, x1, #0x10c
  40b21c:	bl	403700 <dcgettext@plt>
  40b220:	bl	4037a0 <printf@plt>
  40b224:	mov	w2, #0x8                   	// #8
  40b228:	sxtw	x0, w0
  40b22c:	mov	x1, x21
  40b230:	bl	40c6b0 <ferror@plt+0x8e10>
  40b234:	b	40b274 <ferror@plt+0x79d4>
  40b238:	ldr	x22, [x27, #8]
  40b23c:	b	40b32c <ferror@plt+0x7a8c>
  40b240:	ldr	x21, [x27, #8]
  40b244:	b	40b32c <ferror@plt+0x7a8c>
  40b248:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b24c:	mov	w2, #0x5                   	// #5
  40b250:	mov	x0, xzr
  40b254:	add	x1, x1, #0x12a
  40b258:	bl	403700 <dcgettext@plt>
  40b25c:	bl	4312d0 <error@@Base>
  40b260:	b	40b32c <ferror@plt+0x7a8c>
  40b264:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40b268:	add	x1, x1, #0x119
  40b26c:	bl	403700 <dcgettext@plt>
  40b270:	bl	4037a0 <printf@plt>
  40b274:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  40b278:	add	x0, x0, #0x31b
  40b27c:	bl	403450 <puts@plt>
  40b280:	ldr	w8, [x28, #620]
  40b284:	cbz	w8, 40b32c <ferror@plt+0x7a8c>
  40b288:	ldr	x2, [x27, #8]
  40b28c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  40b290:	mov	x0, x22
  40b294:	add	x1, x1, #0x643
  40b298:	mov	x3, xzr
  40b29c:	bl	403200 <concat@plt>
  40b2a0:	cbz	x0, 40b2f4 <ferror@plt+0x7a54>
  40b2a4:	mov	x24, x0
  40b2a8:	bl	403d50 <ferror@plt+0x4b0>
  40b2ac:	cbz	x0, 40b30c <ferror@plt+0x7a6c>
  40b2b0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40b2b4:	mov	x23, x0
  40b2b8:	mov	w2, #0x5                   	// #5
  40b2bc:	mov	x0, xzr
  40b2c0:	add	x1, x1, #0x353
  40b2c4:	bl	403700 <dcgettext@plt>
  40b2c8:	mov	x1, x19
  40b2cc:	mov	x2, x24
  40b2d0:	bl	4037a0 <printf@plt>
  40b2d4:	mov	w0, #0x18                  	// #24
  40b2d8:	bl	403290 <xmalloc@plt>
  40b2dc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40b2e0:	ldr	x8, [x9, #1272]
  40b2e4:	stp	x23, x24, [x0]
  40b2e8:	str	x0, [x9, #1272]
  40b2ec:	str	x8, [x0, #16]
  40b2f0:	b	40b32c <ferror@plt+0x7a8c>
  40b2f4:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40b2f8:	mov	w2, #0x5                   	// #5
  40b2fc:	add	x1, x1, #0x30f
  40b300:	bl	403700 <dcgettext@plt>
  40b304:	bl	431394 <warn@@Base>
  40b308:	b	40b32c <ferror@plt+0x7a8c>
  40b30c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40b310:	mov	w2, #0x5                   	// #5
  40b314:	add	x1, x1, #0x336
  40b318:	bl	403700 <dcgettext@plt>
  40b31c:	mov	x1, x24
  40b320:	bl	431394 <warn@@Base>
  40b324:	mov	x0, x24
  40b328:	bl	403510 <free@plt>
  40b32c:	ldr	x27, [x27, #16]
  40b330:	cbnz	x27, 40b164 <ferror@plt+0x78c4>
  40b334:	ldr	w8, [x28, #620]
  40b338:	cbz	w8, 40b3b8 <ferror@plt+0x7b18>
  40b33c:	mov	w0, #0x29                  	// #41
  40b340:	mov	x1, x20
  40b344:	bl	4039f8 <ferror@plt+0x158>
  40b348:	cbz	w0, 40b370 <ferror@plt+0x7ad0>
  40b34c:	adrp	x1, 457000 <_sch_istable+0x1c50>
  40b350:	adrp	x2, 40c000 <ferror@plt+0x8760>
  40b354:	adrp	x3, 40c000 <ferror@plt+0x8760>
  40b358:	add	x1, x1, #0xde8
  40b35c:	add	x2, x2, #0xc04
  40b360:	add	x3, x3, #0xc78
  40b364:	add	x4, sp, #0x8
  40b368:	mov	x0, x19
  40b36c:	bl	40c790 <ferror@plt+0x8ef0>
  40b370:	mov	w0, #0x28                  	// #40
  40b374:	mov	x1, x20
  40b378:	bl	4039f8 <ferror@plt+0x158>
  40b37c:	cbz	w0, 40b3a4 <ferror@plt+0x7b04>
  40b380:	adrp	x1, 457000 <_sch_istable+0x1c50>
  40b384:	adrp	x2, 40c000 <ferror@plt+0x8760>
  40b388:	adrp	x3, 40c000 <ferror@plt+0x8760>
  40b38c:	add	x1, x1, #0xd78
  40b390:	add	x2, x2, #0xc94
  40b394:	add	x3, x3, #0xd04
  40b398:	add	x4, sp, #0x8
  40b39c:	mov	x0, x19
  40b3a0:	bl	40c790 <ferror@plt+0x8ef0>
  40b3a4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40b3a8:	ldr	x8, [x8, #1272]
  40b3ac:	cbz	x8, 40b3dc <ferror@plt+0x7b3c>
  40b3b0:	mov	w0, #0x1                   	// #1
  40b3b4:	b	40b3bc <ferror@plt+0x7b1c>
  40b3b8:	mov	w0, wzr
  40b3bc:	ldp	x20, x19, [sp, #96]
  40b3c0:	ldp	x22, x21, [sp, #80]
  40b3c4:	ldp	x24, x23, [sp, #64]
  40b3c8:	ldp	x26, x25, [sp, #48]
  40b3cc:	ldp	x28, x27, [sp, #32]
  40b3d0:	ldp	x29, x30, [sp, #16]
  40b3d4:	add	sp, sp, #0x70
  40b3d8:	ret
  40b3dc:	mov	w0, wzr
  40b3e0:	str	wzr, [x28, #620]
  40b3e4:	b	40b3bc <ferror@plt+0x7b1c>
  40b3e8:	sub	sp, sp, #0x1a0
  40b3ec:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b3f0:	stp	x29, x30, [sp, #320]
  40b3f4:	stp	x28, x27, [sp, #336]
  40b3f8:	stp	x26, x25, [sp, #352]
  40b3fc:	stp	x24, x23, [sp, #368]
  40b400:	stp	x22, x21, [sp, #384]
  40b404:	stp	x20, x19, [sp, #400]
  40b408:	ldr	w8, [x8, #612]
  40b40c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40b410:	ldr	x10, [x0, #32]
  40b414:	ldr	x25, [x0, #48]
  40b418:	ldr	w9, [x9, #648]
  40b41c:	orr	w8, w8, w3
  40b420:	add	x29, sp, #0x140
  40b424:	mov	w22, w4
  40b428:	mov	w28, w3
  40b42c:	mov	w19, w2
  40b430:	mov	x20, x1
  40b434:	mov	w24, wzr
  40b438:	add	x23, x10, x25
  40b43c:	orr	w8, w8, w9
  40b440:	adrp	x21, 458000 <_bfd_std_section+0x110>
  40b444:	str	x0, [sp, #160]
  40b448:	stur	x10, [x29, #-104]
  40b44c:	cbz	w8, 40b584 <ferror@plt+0x7ce4>
  40b450:	ldr	w8, [x21, #1328]
  40b454:	orr	w8, w8, w22
  40b458:	cbnz	w8, 40b584 <ferror@plt+0x7ce4>
  40b45c:	cmp	x25, #0x1
  40b460:	str	w22, [sp, #104]
  40b464:	b.lt	40c45c <ferror@plt+0x8bbc>  // b.tstop
  40b468:	ldur	x21, [x29, #-104]
  40b46c:	str	w28, [sp, #108]
  40b470:	mov	w26, wzr
  40b474:	mov	w27, #0x4                   	// #4
  40b478:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  40b47c:	add	x24, x21, #0x4
  40b480:	sub	w8, w23, w21
  40b484:	cmp	x24, x23
  40b488:	csel	w1, w27, w8, cc  // cc = lo, ul, last
  40b48c:	sub	w8, w1, #0x1
  40b490:	cmp	w8, #0x7
  40b494:	b.ls	40b4a0 <ferror@plt+0x7c00>  // b.plast
  40b498:	mov	x22, xzr
  40b49c:	b	40b4f4 <ferror@plt+0x7c54>
  40b4a0:	ldr	x8, [x28, #696]
  40b4a4:	mov	x0, x21
  40b4a8:	blr	x8
  40b4ac:	mov	w8, #0xffffffff            	// #-1
  40b4b0:	cmp	x0, x8
  40b4b4:	b.ne	40b4dc <ferror@plt+0x7c3c>  // b.any
  40b4b8:	add	x8, x21, #0xc
  40b4bc:	cmp	x8, x23
  40b4c0:	b.cs	40b4fc <ferror@plt+0x7c5c>  // b.hs, b.nlast
  40b4c4:	mov	w1, #0x8                   	// #8
  40b4c8:	ldr	x8, [x28, #696]
  40b4cc:	mov	x0, x24
  40b4d0:	blr	x8
  40b4d4:	mov	x22, x0
  40b4d8:	b	40b518 <ferror@plt+0x7c78>
  40b4dc:	mov	x8, #0xffffffffffff0010    	// #-65520
  40b4e0:	movk	x8, #0x0, lsl #16
  40b4e4:	add	x8, x0, x8
  40b4e8:	mov	x22, x0
  40b4ec:	cmp	x8, #0xe
  40b4f0:	b.ls	40c5c0 <ferror@plt+0x8d20>  // b.plast
  40b4f4:	add	x8, x22, #0x4
  40b4f8:	b	40b51c <ferror@plt+0x7c7c>
  40b4fc:	cmp	x24, x23
  40b500:	b.cs	40b514 <ferror@plt+0x7c74>  // b.hs, b.nlast
  40b504:	sub	w1, w23, w24
  40b508:	sub	w8, w1, #0x1
  40b50c:	cmp	w8, #0x7
  40b510:	b.ls	40b4c8 <ferror@plt+0x7c28>  // b.plast
  40b514:	mov	x22, xzr
  40b518:	add	x8, x22, #0xc
  40b51c:	cmp	x22, #0x1
  40b520:	b.lt	40c4a8 <ferror@plt+0x8c08>  // b.tstop
  40b524:	add	x21, x21, x8
  40b528:	ldur	x8, [x29, #-104]
  40b52c:	cmp	x21, x8
  40b530:	b.cc	40c4a8 <ferror@plt+0x8c08>  // b.lo, b.ul, b.last
  40b534:	cmp	x21, x23
  40b538:	sub	w26, w26, #0x1
  40b53c:	b.cc	40b47c <ferror@plt+0x7bdc>  // b.lo, b.ul, b.last
  40b540:	ldr	w28, [sp, #108]
  40b544:	cbz	w26, 40c45c <ferror@plt+0x8bbc>
  40b548:	neg	w24, w26
  40b54c:	mov	w8, #0x68                  	// #104
  40b550:	umull	x21, w24, w8
  40b554:	mov	x0, x21
  40b558:	bl	403290 <xmalloc@plt>
  40b55c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40b560:	adrp	x22, 458000 <_bfd_std_section+0x110>
  40b564:	str	x0, [x8, #1320]
  40b568:	cbz	x0, 40c624 <ferror@plt+0x8d84>
  40b56c:	mov	w1, wzr
  40b570:	mov	x2, x21
  40b574:	bl	403280 <memset@plt>
  40b578:	str	w24, [x22, #1332]
  40b57c:	ldr	w22, [sp, #104]
  40b580:	adrp	x21, 458000 <_bfd_std_section+0x110>
  40b584:	str	w24, [sp, #100]
  40b588:	cbnz	w28, 40b5d4 <ferror@plt+0x7d34>
  40b58c:	mov	w0, #0xa                   	// #10
  40b590:	mov	x1, x20
  40b594:	bl	4198dc <ferror@plt+0x1603c>
  40b598:	mov	w0, #0xb                   	// #11
  40b59c:	mov	x1, x20
  40b5a0:	bl	4198dc <ferror@plt+0x1603c>
  40b5a4:	mov	w0, #0x22                  	// #34
  40b5a8:	mov	x1, x20
  40b5ac:	bl	4198dc <ferror@plt+0x1603c>
  40b5b0:	mov	w0, #0x23                  	// #35
  40b5b4:	mov	x1, x20
  40b5b8:	bl	4198dc <ferror@plt+0x1603c>
  40b5bc:	mov	w0, #0x24                  	// #36
  40b5c0:	mov	x1, x20
  40b5c4:	bl	4198dc <ferror@plt+0x1603c>
  40b5c8:	mov	w0, #0x25                  	// #37
  40b5cc:	mov	x1, x20
  40b5d0:	bl	4198dc <ferror@plt+0x1603c>
  40b5d4:	mov	w0, w19
  40b5d8:	mov	x1, x20
  40b5dc:	bl	4198dc <ferror@plt+0x1603c>
  40b5e0:	adrp	x20, 456000 <memcpy@GLIBC_2.17>
  40b5e4:	add	x20, x20, #0xbf8
  40b5e8:	mov	w8, #0x70                  	// #112
  40b5ec:	umaddl	x9, w19, w8, x20
  40b5f0:	ldr	x8, [x9, #32]!
  40b5f4:	mov	w19, w19
  40b5f8:	str	x9, [sp, #72]
  40b5fc:	cbz	x8, 40c480 <ferror@plt+0x8be0>
  40b600:	cbnz	w28, 40b61c <ferror@plt+0x7d7c>
  40b604:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b608:	ldr	x8, [x8, #680]
  40b60c:	cbnz	x8, 40b61c <ferror@plt+0x7d7c>
  40b610:	ldr	x0, [sp, #160]
  40b614:	mov	w1, wzr
  40b618:	bl	41a5f0 <ferror@plt+0x16d50>
  40b61c:	cmp	x25, #0x1
  40b620:	b.lt	40c4b4 <ferror@plt+0x8c14>  // b.tstop
  40b624:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  40b628:	ldr	q0, [x9, #2384]
  40b62c:	ldur	x24, [x29, #-104]
  40b630:	mov	w8, #0x70                  	// #112
  40b634:	cmp	w28, #0x0
  40b638:	madd	x8, x19, x8, x20
  40b63c:	add	x19, x8, #0x30
  40b640:	cset	w8, eq  // eq = none
  40b644:	stur	wzr, [x29, #-148]
  40b648:	str	q0, [sp, #80]
  40b64c:	str	w8, [sp, #68]
  40b650:	str	x19, [sp, #112]
  40b654:	str	w28, [sp, #108]
  40b658:	add	x20, x24, #0x4
  40b65c:	sub	w8, w23, w24
  40b660:	cmp	x20, x23
  40b664:	mov	w21, #0x4                   	// #4
  40b668:	csel	w1, w21, w8, cc  // cc = lo, ul, last
  40b66c:	sub	w8, w1, #0x1
  40b670:	cmp	w8, #0x7
  40b674:	stp	xzr, xzr, [x29, #-24]
  40b678:	b.ls	40b684 <ferror@plt+0x7de4>  // b.plast
  40b67c:	mov	x0, xzr
  40b680:	b	40b6c8 <ferror@plt+0x7e28>
  40b684:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b688:	ldr	x8, [x8, #696]
  40b68c:	mov	x0, x24
  40b690:	blr	x8
  40b694:	mov	w8, #0xffffffff            	// #-1
  40b698:	cmp	x0, x8
  40b69c:	b.ne	40b6c4 <ferror@plt+0x7e24>  // b.any
  40b6a0:	add	x26, x24, #0xc
  40b6a4:	cmp	x26, x23
  40b6a8:	b.cs	40b6d4 <ferror@plt+0x7e34>  // b.hs, b.nlast
  40b6ac:	mov	w1, #0x8                   	// #8
  40b6b0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b6b4:	ldr	x8, [x8, #696]
  40b6b8:	mov	x0, x20
  40b6bc:	blr	x8
  40b6c0:	b	40b6f0 <ferror@plt+0x7e50>
  40b6c4:	mov	w21, #0x4                   	// #4
  40b6c8:	mov	x26, x20
  40b6cc:	mov	w8, #0x4                   	// #4
  40b6d0:	b	40b6f8 <ferror@plt+0x7e58>
  40b6d4:	cmp	x20, x23
  40b6d8:	b.cs	40b6ec <ferror@plt+0x7e4c>  // b.hs, b.nlast
  40b6dc:	sub	w1, w23, w20
  40b6e0:	sub	w8, w1, #0x1
  40b6e4:	cmp	w8, #0x7
  40b6e8:	b.ls	40b6b0 <ferror@plt+0x7e10>  // b.plast
  40b6ec:	mov	x0, xzr
  40b6f0:	mov	w21, #0x8                   	// #8
  40b6f4:	mov	w8, #0xc                   	// #12
  40b6f8:	add	x27, x26, #0x2
  40b6fc:	cmp	x27, x23
  40b700:	stp	x8, x0, [x29, #-136]
  40b704:	b.cs	40b720 <ferror@plt+0x7e80>  // b.hs, b.nlast
  40b708:	mov	w1, #0x2                   	// #2
  40b70c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b710:	ldr	x8, [x8, #696]
  40b714:	mov	x0, x26
  40b718:	blr	x8
  40b71c:	b	40b73c <ferror@plt+0x7e9c>
  40b720:	cmp	x26, x23
  40b724:	b.cs	40b738 <ferror@plt+0x7e98>  // b.hs, b.nlast
  40b728:	sub	w1, w23, w26
  40b72c:	sub	w8, w1, #0x1
  40b730:	cmp	w8, #0x7
  40b734:	b.ls	40b70c <ferror@plt+0x7e6c>  // b.plast
  40b738:	mov	w0, wzr
  40b73c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40b740:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40b744:	cmp	w22, #0x0
  40b748:	add	x8, x8, #0x560
  40b74c:	add	x9, x9, #0x550
  40b750:	csel	x8, x8, x9, eq  // eq = none
  40b754:	ldur	x9, [x29, #-104]
  40b758:	ldr	w8, [x8]
  40b75c:	stur	x24, [x29, #-120]
  40b760:	sub	x25, x24, x9
  40b764:	mov	w9, #0x1                   	// #1
  40b768:	cinc	x9, x9, ne  // ne = any
  40b76c:	cbz	w8, 40b7ac <ferror@plt+0x7f0c>
  40b770:	adrp	x10, 458000 <_bfd_std_section+0x110>
  40b774:	adrp	x11, 458000 <_bfd_std_section+0x110>
  40b778:	cmp	w22, #0x0
  40b77c:	add	x10, x10, #0x568
  40b780:	add	x11, x11, #0x558
  40b784:	csel	x10, x10, x11, eq  // eq = none
  40b788:	ldr	x24, [x10]
  40b78c:	lsl	x9, x9, #3
  40b790:	add	x9, x9, #0x8
  40b794:	ldr	x10, [x24, x9]
  40b798:	cmp	x10, x25
  40b79c:	b.eq	40b7b0 <ferror@plt+0x7f10>  // b.none
  40b7a0:	subs	w8, w8, #0x1
  40b7a4:	add	x24, x24, #0x88
  40b7a8:	b.ne	40b794 <ferror@plt+0x7ef4>  // b.any
  40b7ac:	mov	x24, xzr
  40b7b0:	and	w8, w0, #0xffff
  40b7b4:	cmp	w8, #0x5
  40b7b8:	stur	w8, [x29, #-108]
  40b7bc:	b.cs	40b7d0 <ferror@plt+0x7f30>  // b.hs, b.nlast
  40b7c0:	mov	w8, #0x1                   	// #1
  40b7c4:	mov	w26, #0xff                  	// #255
  40b7c8:	str	x8, [sp, #144]
  40b7cc:	b	40b860 <ferror@plt+0x7fc0>
  40b7d0:	add	x20, x26, #0x3
  40b7d4:	cmp	x20, x23
  40b7d8:	b.cs	40b7f4 <ferror@plt+0x7f54>  // b.hs, b.nlast
  40b7dc:	mov	w1, #0x1                   	// #1
  40b7e0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b7e4:	ldr	x8, [x8, #696]
  40b7e8:	mov	x0, x27
  40b7ec:	blr	x8
  40b7f0:	b	40b810 <ferror@plt+0x7f70>
  40b7f4:	cmp	x27, x23
  40b7f8:	b.cs	40b80c <ferror@plt+0x7f6c>  // b.hs, b.nlast
  40b7fc:	sub	w1, w23, w27
  40b800:	sub	w8, w1, #0x1
  40b804:	cmp	w8, #0x7
  40b808:	b.ls	40b7e0 <ferror@plt+0x7f40>  // b.plast
  40b80c:	mov	w0, wzr
  40b810:	cmp	w0, #0x2
  40b814:	add	x27, x26, #0x4
  40b818:	cset	w22, eq  // eq = none
  40b81c:	cmp	x27, x23
  40b820:	str	x0, [sp, #144]
  40b824:	b.cs	40b844 <ferror@plt+0x7fa4>  // b.hs, b.nlast
  40b828:	mov	w1, #0x1                   	// #1
  40b82c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b830:	ldr	x8, [x8, #696]
  40b834:	mov	x0, x20
  40b838:	blr	x8
  40b83c:	mov	x26, x0
  40b840:	b	40b860 <ferror@plt+0x7fc0>
  40b844:	cmp	x20, x23
  40b848:	b.cs	40b85c <ferror@plt+0x7fbc>  // b.hs, b.nlast
  40b84c:	sub	w1, w23, w20
  40b850:	sub	w8, w1, #0x1
  40b854:	cmp	w8, #0x7
  40b858:	b.ls	40b82c <ferror@plt+0x7f8c>  // b.plast
  40b85c:	mov	w26, wzr
  40b860:	add	x20, x27, x21
  40b864:	cmp	x20, x23
  40b868:	mov	w1, w21
  40b86c:	b.cc	40b87c <ferror@plt+0x7fdc>  // b.lo, b.ul, b.last
  40b870:	cmp	x27, x23
  40b874:	b.cs	40b888 <ferror@plt+0x7fe8>  // b.hs, b.nlast
  40b878:	sub	w1, w23, w27
  40b87c:	sub	w8, w1, #0x1
  40b880:	cmp	w8, #0x7
  40b884:	b.ls	40b890 <ferror@plt+0x7ff0>  // b.plast
  40b888:	str	xzr, [sp, #152]
  40b88c:	b	40b8a4 <ferror@plt+0x8004>
  40b890:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b894:	ldr	x8, [x8, #696]
  40b898:	mov	x0, x27
  40b89c:	blr	x8
  40b8a0:	str	x0, [sp, #152]
  40b8a4:	ldur	w9, [x29, #-108]
  40b8a8:	cbz	x24, 40b8bc <ferror@plt+0x801c>
  40b8ac:	ldr	x8, [x24, #32]
  40b8b0:	str	x8, [sp, #120]
  40b8b4:	add	x8, x24, #0x60
  40b8b8:	b	40b8c4 <ferror@plt+0x8024>
  40b8bc:	str	xzr, [sp, #120]
  40b8c0:	mov	x8, x19
  40b8c4:	ldr	x8, [x8]
  40b8c8:	cmp	w9, #0x4
  40b8cc:	stur	x21, [x29, #-144]
  40b8d0:	str	x8, [sp, #128]
  40b8d4:	b.hi	40b900 <ferror@plt+0x8060>  // b.pmore
  40b8d8:	add	x27, x20, #0x1
  40b8dc:	cmp	x27, x23
  40b8e0:	b.cs	40b91c <ferror@plt+0x807c>  // b.hs, b.nlast
  40b8e4:	mov	w1, #0x1                   	// #1
  40b8e8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b8ec:	ldr	x8, [x8, #696]
  40b8f0:	mov	x0, x20
  40b8f4:	blr	x8
  40b8f8:	mov	x26, x0
  40b8fc:	b	40b904 <ferror@plt+0x8064>
  40b900:	mov	x27, x20
  40b904:	sub	w8, w26, #0x2
  40b908:	and	w8, w8, #0xff
  40b90c:	cmp	w8, #0x7
  40b910:	b.cc	40b95c <ferror@plt+0x80bc>  // b.lo, b.ul, b.last
  40b914:	and	w20, w26, #0xff
  40b918:	b	40b938 <ferror@plt+0x8098>
  40b91c:	cmp	x20, x23
  40b920:	b.cs	40b934 <ferror@plt+0x8094>  // b.hs, b.nlast
  40b924:	sub	w1, w23, w20
  40b928:	sub	w8, w1, #0x1
  40b92c:	cmp	w8, #0x7
  40b930:	b.ls	40b8e8 <ferror@plt+0x8048>  // b.plast
  40b934:	mov	w20, wzr
  40b938:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40b93c:	mov	w2, #0x5                   	// #5
  40b940:	mov	x0, xzr
  40b944:	add	x1, x1, #0x68e
  40b948:	bl	403700 <dcgettext@plt>
  40b94c:	mov	w1, w20
  40b950:	mov	w2, w21
  40b954:	bl	431394 <warn@@Base>
  40b958:	mov	w26, w21
  40b95c:	ldp	x12, x21, [x29, #-136]
  40b960:	cbz	w22, 40b978 <ferror@plt+0x80d8>
  40b964:	add	x20, x27, #0x8
  40b968:	cmp	x20, x23
  40b96c:	b.ls	40b980 <ferror@plt+0x80e0>  // b.plast
  40b970:	stp	xzr, xzr, [x29, #-24]
  40b974:	b	40b994 <ferror@plt+0x80f4>
  40b978:	str	x27, [sp, #136]
  40b97c:	b	40b9e4 <ferror@plt+0x8144>
  40b980:	sub	x1, x29, #0x10
  40b984:	sub	x2, x29, #0x18
  40b988:	mov	x0, x27
  40b98c:	bl	4317dc <warn@@Base+0x448>
  40b990:	ldp	x12, x21, [x29, #-136]
  40b994:	ldur	x9, [x29, #-144]
  40b998:	add	x8, x20, x9
  40b99c:	cmp	x8, x23
  40b9a0:	mov	w1, w9
  40b9a4:	str	x8, [sp, #136]
  40b9a8:	b.cc	40b9b8 <ferror@plt+0x8118>  // b.lo, b.ul, b.last
  40b9ac:	cmp	x20, x23
  40b9b0:	b.cs	40b9e4 <ferror@plt+0x8144>  // b.hs, b.nlast
  40b9b4:	sub	w1, w23, w20
  40b9b8:	sub	w8, w1, #0x1
  40b9bc:	mov	w27, w22
  40b9c0:	cmp	w8, #0x7
  40b9c4:	b.hi	40b9e8 <ferror@plt+0x8148>  // b.pmore
  40b9c8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b9cc:	ldr	x8, [x8, #696]
  40b9d0:	mov	x0, x20
  40b9d4:	blr	x8
  40b9d8:	ldp	x12, x21, [x29, #-136]
  40b9dc:	mov	x20, x0
  40b9e0:	b	40b9ec <ferror@plt+0x814c>
  40b9e4:	mov	w27, w22
  40b9e8:	mov	x20, xzr
  40b9ec:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40b9f0:	ldr	x8, [x8, #680]
  40b9f4:	add	x22, x12, x21
  40b9f8:	add	x9, x22, x25
  40b9fc:	cmp	x8, x9
  40ba00:	b.ls	40ba18 <ferror@plt+0x8178>  // b.plast
  40ba04:	ldur	x8, [x29, #-120]
  40ba08:	mov	w22, w27
  40ba0c:	add	x8, x8, x21
  40ba10:	add	x24, x8, x12
  40ba14:	b	40be94 <ferror@plt+0x85f4>
  40ba18:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40ba1c:	ldr	w9, [x9, #612]
  40ba20:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  40ba24:	ldr	w10, [x10, #648]
  40ba28:	orr	w9, w9, w28
  40ba2c:	orr	w9, w9, w10
  40ba30:	cbz	w9, 40ba94 <ferror@plt+0x81f4>
  40ba34:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40ba38:	ldr	w9, [x9, #1328]
  40ba3c:	orr	w9, w9, w27
  40ba40:	cbnz	w9, 40ba94 <ferror@plt+0x81f4>
  40ba44:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40ba48:	ldr	x8, [x8, #1320]
  40ba4c:	ldur	w10, [x29, #-148]
  40ba50:	mov	w11, #0x68                  	// #104
  40ba54:	and	w9, w26, #0xff
  40ba58:	ldr	q0, [sp, #80]
  40ba5c:	umaddl	x8, w10, w11, x8
  40ba60:	str	w9, [x8]
  40ba64:	ldur	x9, [x29, #-144]
  40ba68:	str	x25, [x8, #16]
  40ba6c:	stur	q0, [x8, #24]
  40ba70:	str	w9, [x8, #4]
  40ba74:	ldur	w9, [x29, #-108]
  40ba78:	stp	xzr, xzr, [x8, #64]
  40ba7c:	stp	xzr, xzr, [x8, #88]
  40ba80:	str	w9, [x8, #8]
  40ba84:	mov	w9, #0xffffffff            	// #-1
  40ba88:	stp	x9, xzr, [x8, #40]
  40ba8c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40ba90:	ldr	x8, [x8, #680]
  40ba94:	cbnz	w28, 40bd6c <ferror@plt+0x84cc>
  40ba98:	cbnz	x8, 40bd6c <ferror@plt+0x84cc>
  40ba9c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40baa0:	mov	w2, #0x5                   	// #5
  40baa4:	mov	x0, xzr
  40baa8:	add	x1, x1, #0x6ce
  40baac:	bl	403700 <dcgettext@plt>
  40bab0:	adrp	x19, 43d000 <warn@@Base+0xbc6c>
  40bab4:	add	x19, x19, #0xb63
  40bab8:	mov	x28, x0
  40babc:	mov	x0, x19
  40bac0:	mov	x1, x25
  40bac4:	mov	w2, wzr
  40bac8:	bl	41aa68 <ferror@plt+0x171c8>
  40bacc:	mov	x1, x0
  40bad0:	mov	x0, x28
  40bad4:	bl	4037a0 <printf@plt>
  40bad8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40badc:	mov	w2, #0x5                   	// #5
  40bae0:	mov	x0, xzr
  40bae4:	add	x1, x1, #0x6f1
  40bae8:	bl	403700 <dcgettext@plt>
  40baec:	mov	x28, x0
  40baf0:	mov	x0, x19
  40baf4:	mov	x1, x21
  40baf8:	mov	w2, wzr
  40bafc:	bl	41aa68 <ferror@plt+0x171c8>
  40bb00:	ldur	x8, [x29, #-144]
  40bb04:	adrp	x9, 43a000 <warn@@Base+0x8c6c>
  40bb08:	add	x9, x9, #0x70e
  40bb0c:	mov	x1, x0
  40bb10:	cmp	w8, #0x8
  40bb14:	adrp	x8, 43a000 <warn@@Base+0x8c6c>
  40bb18:	add	x8, x8, #0x715
  40bb1c:	csel	x2, x9, x8, eq  // eq = none
  40bb20:	mov	x0, x28
  40bb24:	bl	4037a0 <printf@plt>
  40bb28:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bb2c:	mov	w2, #0x5                   	// #5
  40bb30:	mov	x0, xzr
  40bb34:	add	x1, x1, #0x71c
  40bb38:	bl	403700 <dcgettext@plt>
  40bb3c:	ldur	w1, [x29, #-108]
  40bb40:	bl	4037a0 <printf@plt>
  40bb44:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bb48:	mov	w2, #0x5                   	// #5
  40bb4c:	mov	x0, xzr
  40bb50:	add	x1, x1, #0x732
  40bb54:	bl	403700 <dcgettext@plt>
  40bb58:	ldr	x1, [sp, #152]
  40bb5c:	mov	x28, x0
  40bb60:	mov	x0, x19
  40bb64:	mov	w2, wzr
  40bb68:	bl	41aa68 <ferror@plt+0x171c8>
  40bb6c:	mov	x1, x0
  40bb70:	mov	x0, x28
  40bb74:	bl	4037a0 <printf@plt>
  40bb78:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bb7c:	mov	w2, #0x5                   	// #5
  40bb80:	mov	x0, xzr
  40bb84:	add	x1, x1, #0x74a
  40bb88:	bl	403700 <dcgettext@plt>
  40bb8c:	and	w1, w26, #0xff
  40bb90:	bl	4037a0 <printf@plt>
  40bb94:	cbz	w27, 40bc00 <ferror@plt+0x8360>
  40bb98:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bb9c:	mov	w2, #0x5                   	// #5
  40bba0:	mov	x0, xzr
  40bba4:	add	x1, x1, #0x760
  40bba8:	bl	403700 <dcgettext@plt>
  40bbac:	ldp	x1, x8, [x29, #-24]
  40bbb0:	mov	x28, x0
  40bbb4:	sub	x2, x29, #0x58
  40bbb8:	mov	x0, x8
  40bbbc:	bl	41a684 <ferror@plt+0x16de4>
  40bbc0:	mov	x1, x0
  40bbc4:	mov	x0, x28
  40bbc8:	bl	4037a0 <printf@plt>
  40bbcc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bbd0:	mov	w2, #0x5                   	// #5
  40bbd4:	mov	x0, xzr
  40bbd8:	add	x1, x1, #0x778
  40bbdc:	bl	403700 <dcgettext@plt>
  40bbe0:	mov	x28, x0
  40bbe4:	mov	x0, x19
  40bbe8:	mov	x1, x20
  40bbec:	mov	w2, wzr
  40bbf0:	bl	41aa68 <ferror@plt+0x171c8>
  40bbf4:	mov	x1, x0
  40bbf8:	mov	x0, x28
  40bbfc:	bl	4037a0 <printf@plt>
  40bc00:	ldr	w28, [sp, #108]
  40bc04:	ldr	x19, [sp, #112]
  40bc08:	ldp	x12, x21, [x29, #-136]
  40bc0c:	cbz	x24, 40bd6c <ferror@plt+0x84cc>
  40bc10:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bc14:	mov	w2, #0x5                   	// #5
  40bc18:	mov	x0, xzr
  40bc1c:	add	x1, x1, #0x790
  40bc20:	bl	403700 <dcgettext@plt>
  40bc24:	bl	4037a0 <printf@plt>
  40bc28:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bc2c:	mov	w2, #0x5                   	// #5
  40bc30:	mov	x0, xzr
  40bc34:	add	x1, x1, #0x7ab
  40bc38:	bl	403700 <dcgettext@plt>
  40bc3c:	ldr	x1, [x24, #32]
  40bc40:	adrp	x19, 43d000 <warn@@Base+0xbc6c>
  40bc44:	add	x19, x19, #0xb63
  40bc48:	mov	x20, x0
  40bc4c:	mov	x0, x19
  40bc50:	mov	w2, wzr
  40bc54:	bl	41aa68 <ferror@plt+0x171c8>
  40bc58:	ldr	x1, [x24, #96]
  40bc5c:	mov	x28, x0
  40bc60:	mov	x0, x19
  40bc64:	mov	w2, wzr
  40bc68:	bl	41aa68 <ferror@plt+0x171c8>
  40bc6c:	mov	x2, x0
  40bc70:	mov	x0, x20
  40bc74:	mov	x1, x28
  40bc78:	bl	4037a0 <printf@plt>
  40bc7c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bc80:	mov	w2, #0x5                   	// #5
  40bc84:	mov	x0, xzr
  40bc88:	add	x1, x1, #0x7d4
  40bc8c:	bl	403700 <dcgettext@plt>
  40bc90:	ldr	x1, [x24, #40]
  40bc94:	mov	x20, x0
  40bc98:	mov	x0, x19
  40bc9c:	mov	w2, wzr
  40bca0:	bl	41aa68 <ferror@plt+0x171c8>
  40bca4:	ldr	x1, [x24, #104]
  40bca8:	mov	x28, x0
  40bcac:	mov	x0, x19
  40bcb0:	mov	w2, wzr
  40bcb4:	bl	41aa68 <ferror@plt+0x171c8>
  40bcb8:	mov	x2, x0
  40bcbc:	mov	x0, x20
  40bcc0:	mov	x1, x28
  40bcc4:	bl	4037a0 <printf@plt>
  40bcc8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bccc:	mov	w2, #0x5                   	// #5
  40bcd0:	mov	x0, xzr
  40bcd4:	add	x1, x1, #0x7fd
  40bcd8:	bl	403700 <dcgettext@plt>
  40bcdc:	ldr	x1, [x24, #48]
  40bce0:	mov	x20, x0
  40bce4:	mov	x0, x19
  40bce8:	mov	w2, wzr
  40bcec:	bl	41aa68 <ferror@plt+0x171c8>
  40bcf0:	ldr	x1, [x24, #112]
  40bcf4:	mov	x28, x0
  40bcf8:	mov	x0, x19
  40bcfc:	mov	w2, wzr
  40bd00:	bl	41aa68 <ferror@plt+0x171c8>
  40bd04:	mov	x2, x0
  40bd08:	mov	x0, x20
  40bd0c:	mov	x1, x28
  40bd10:	bl	4037a0 <printf@plt>
  40bd14:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bd18:	mov	w2, #0x5                   	// #5
  40bd1c:	mov	x0, xzr
  40bd20:	add	x1, x1, #0x826
  40bd24:	bl	403700 <dcgettext@plt>
  40bd28:	ldr	x1, [x24, #56]
  40bd2c:	mov	x20, x0
  40bd30:	mov	x0, x19
  40bd34:	mov	w2, wzr
  40bd38:	bl	41aa68 <ferror@plt+0x171c8>
  40bd3c:	ldr	x1, [x24, #120]
  40bd40:	mov	x28, x0
  40bd44:	mov	x0, x19
  40bd48:	ldr	x19, [sp, #112]
  40bd4c:	mov	w2, wzr
  40bd50:	bl	41aa68 <ferror@plt+0x171c8>
  40bd54:	mov	x1, x28
  40bd58:	ldr	w28, [sp, #108]
  40bd5c:	mov	x2, x0
  40bd60:	mov	x0, x20
  40bd64:	bl	4037a0 <printf@plt>
  40bd68:	ldp	x12, x21, [x29, #-136]
  40bd6c:	add	x8, x12, x25
  40bd70:	adds	x8, x8, x21
  40bd74:	b.cs	40c508 <ferror@plt+0x8c68>  // b.hs, b.nlast
  40bd78:	ldr	x9, [sp, #160]
  40bd7c:	ldr	x9, [x9, #48]
  40bd80:	cmp	x8, x9
  40bd84:	b.hi	40c508 <ferror@plt+0x8c68>  // b.pmore
  40bd88:	ldur	w20, [x29, #-108]
  40bd8c:	sub	w8, w20, #0x2
  40bd90:	cmp	w8, #0x4
  40bd94:	ldur	x8, [x29, #-120]
  40bd98:	add	x8, x8, x22
  40bd9c:	stur	x8, [x29, #-120]
  40bda0:	b.cc	40bde4 <ferror@plt+0x8544>  // b.lo, b.ul, b.last
  40bda4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bda8:	mov	w2, #0x5                   	// #5
  40bdac:	mov	x0, xzr
  40bdb0:	add	x1, x1, #0x889
  40bdb4:	bl	403700 <dcgettext@plt>
  40bdb8:	mov	x19, x0
  40bdbc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40bdc0:	add	x0, x0, #0xb63
  40bdc4:	mov	x1, x25
  40bdc8:	mov	w2, wzr
  40bdcc:	bl	41aa68 <ferror@plt+0x171c8>
  40bdd0:	mov	x1, x0
  40bdd4:	mov	x0, x19
  40bdd8:	ldr	x19, [sp, #112]
  40bddc:	mov	w2, w20
  40bde0:	b	40be88 <ferror@plt+0x85e8>
  40bde4:	ldr	x20, [sp, #144]
  40bde8:	sub	w8, w20, #0x1
  40bdec:	cmp	w8, #0x2
  40bdf0:	b.cs	40be4c <ferror@plt+0x85ac>  // b.hs, b.nlast
  40bdf4:	bl	40cf58 <ferror@plt+0x96b8>
  40bdf8:	ldr	x20, [sp, #152]
  40bdfc:	ldr	x21, [sp, #128]
  40be00:	mov	w22, w27
  40be04:	cmp	x20, x21
  40be08:	b.cs	40beac <ferror@plt+0x860c>  // b.hs, b.nlast
  40be0c:	ldr	x9, [sp, #120]
  40be10:	ldr	x8, [x19]
  40be14:	ldr	x27, [sp, #136]
  40be18:	mov	x20, x19
  40be1c:	add	x19, x21, x9
  40be20:	cmp	x19, x8
  40be24:	b.ls	40bed4 <ferror@plt+0x8634>  // b.plast
  40be28:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40be2c:	mov	w2, #0x5                   	// #5
  40be30:	mov	x0, xzr
  40be34:	add	x1, x1, #0x965
  40be38:	bl	403700 <dcgettext@plt>
  40be3c:	ldr	x2, [x20]
  40be40:	mov	x1, x19
  40be44:	bl	431394 <warn@@Base>
  40be48:	b	40bef0 <ferror@plt+0x8650>
  40be4c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40be50:	mov	w2, #0x5                   	// #5
  40be54:	mov	x0, xzr
  40be58:	add	x1, x1, #0x8ce
  40be5c:	bl	403700 <dcgettext@plt>
  40be60:	mov	x19, x0
  40be64:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40be68:	add	x0, x0, #0xb63
  40be6c:	mov	x1, x25
  40be70:	mov	w2, wzr
  40be74:	bl	41aa68 <ferror@plt+0x171c8>
  40be78:	mov	x1, x0
  40be7c:	mov	x0, x19
  40be80:	ldr	x19, [sp, #112]
  40be84:	mov	w2, w20
  40be88:	bl	431394 <warn@@Base>
  40be8c:	mov	w22, w27
  40be90:	ldur	x24, [x29, #-120]
  40be94:	ldur	w8, [x29, #-148]
  40be98:	cmp	x24, x23
  40be9c:	add	w8, w8, #0x1
  40bea0:	stur	w8, [x29, #-148]
  40bea4:	b.cc	40b658 <ferror@plt+0x7db8>  // b.lo, b.ul, b.last
  40bea8:	b	40c560 <ferror@plt+0x8cc0>
  40beac:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40beb0:	mov	w2, #0x5                   	// #5
  40beb4:	mov	x0, xzr
  40beb8:	add	x1, x1, #0x90e
  40bebc:	bl	403700 <dcgettext@plt>
  40bec0:	mov	x1, x20
  40bec4:	mov	x2, x21
  40bec8:	bl	431394 <warn@@Base>
  40becc:	ldr	x27, [sp, #136]
  40bed0:	b	40bef4 <ferror@plt+0x8654>
  40bed4:	ldr	x8, [sp, #72]
  40bed8:	ldr	x8, [x8]
  40bedc:	add	x8, x8, x9
  40bee0:	ldr	x9, [sp, #152]
  40bee4:	add	x1, x8, x21
  40bee8:	add	x0, x8, x9
  40beec:	bl	41a758 <ferror@plt+0x16eb8>
  40bef0:	mov	x19, x20
  40bef4:	ldur	x8, [x29, #-120]
  40bef8:	cmp	x27, x8
  40befc:	b.cs	40be90 <ferror@plt+0x85f0>  // b.hs, b.nlast
  40bf00:	ldur	w8, [x29, #-148]
  40bf04:	ldur	x1, [x29, #-120]
  40bf08:	mov	w19, wzr
  40bf0c:	str	wzr, [sp, #120]
  40bf10:	mov	w8, w8
  40bf14:	str	x8, [sp, #128]
  40bf18:	and	x8, x26, #0xff
  40bf1c:	str	x8, [sp, #152]
  40bf20:	mov	w8, #0xffffffff            	// #-1
  40bf24:	str	w8, [sp, #136]
  40bf28:	str	w22, [sp, #104]
  40bf2c:	ldur	x8, [x29, #-104]
  40bf30:	sub	x3, x29, #0x58
  40bf34:	sub	x4, x29, #0x5c
  40bf38:	mov	x0, x27
  40bf3c:	mov	w2, wzr
  40bf40:	stur	w19, [x29, #-128]
  40bf44:	sub	x26, x27, x8
  40bf48:	bl	40abec <ferror@plt+0x734c>
  40bf4c:	ldp	w8, w9, [x29, #-92]
  40bf50:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bf54:	mov	x19, x0
  40bf58:	add	x1, x1, #0xc61
  40bf5c:	add	x27, x27, x9
  40bf60:	tbnz	w8, #0, 40bf70 <ferror@plt+0x86d0>
  40bf64:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40bf68:	add	x1, x1, #0xc72
  40bf6c:	tbz	w8, #1, 40bf80 <ferror@plt+0x86e0>
  40bf70:	mov	w2, #0x5                   	// #5
  40bf74:	mov	x0, xzr
  40bf78:	bl	403700 <dcgettext@plt>
  40bf7c:	bl	4312d0 <error@@Base>
  40bf80:	cbz	x19, 40bf90 <ferror@plt+0x86f0>
  40bf84:	cbz	w28, 40bfd0 <ferror@plt+0x8730>
  40bf88:	mov	w20, #0x1                   	// #1
  40bf8c:	b	40c188 <ferror@plt+0x88e8>
  40bf90:	ldur	x8, [x29, #-120]
  40bf94:	ldur	w19, [x29, #-128]
  40bf98:	cmp	x8, x23
  40bf9c:	b.ne	40c09c <ferror@plt+0x87fc>  // b.any
  40bfa0:	cbnz	w19, 40c09c <ferror@plt+0x87fc>
  40bfa4:	cmp	x27, x23
  40bfa8:	mov	x8, x27
  40bfac:	b.cs	40c094 <ferror@plt+0x87f4>  // b.hs, b.nlast
  40bfb0:	ldr	x19, [sp, #112]
  40bfb4:	mov	x8, x27
  40bfb8:	ldrb	w9, [x8]
  40bfbc:	cbnz	w9, 40c090 <ferror@plt+0x87f0>
  40bfc0:	add	x8, x8, #0x1
  40bfc4:	cmp	x23, x8
  40bfc8:	b.ne	40bfb8 <ferror@plt+0x8718>  // b.any
  40bfcc:	b	40be90 <ferror@plt+0x85f0>
  40bfd0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40bfd4:	ldr	x9, [x8, #680]
  40bfd8:	cmp	x26, x9
  40bfdc:	b.cs	40bfe8 <ferror@plt+0x8748>  // b.hs, b.nlast
  40bfe0:	mov	w20, wzr
  40bfe4:	b	40c188 <ferror@plt+0x88e8>
  40bfe8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  40bfec:	stur	x26, [x29, #-136]
  40bff0:	ldr	w8, [x8, #3056]
  40bff4:	ccmp	x9, #0x0, #0x4, eq  // eq = none
  40bff8:	ldr	w9, [sp, #136]
  40bffc:	ldur	w26, [x29, #-128]
  40c000:	csel	w9, w26, w9, ne  // ne = any
  40c004:	cmn	w8, #0x1
  40c008:	str	w9, [sp, #136]
  40c00c:	b.eq	40c058 <ferror@plt+0x87b8>  // b.none
  40c010:	cmp	w26, w8
  40c014:	b.lt	40c058 <ferror@plt+0x87b8>  // b.tstop
  40c018:	ldr	w9, [sp, #120]
  40c01c:	cmp	w9, w8
  40c020:	b.ge	40c178 <ferror@plt+0x88d8>  // b.tcont
  40c024:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c028:	mov	w2, #0x5                   	// #5
  40c02c:	mov	x0, xzr
  40c030:	add	x1, x1, #0xa7a
  40c034:	bl	403700 <dcgettext@plt>
  40c038:	ldur	w22, [x29, #-128]
  40c03c:	ldur	x26, [x29, #-136]
  40c040:	mov	w1, w22
  40c044:	mov	x2, x26
  40c048:	bl	4037a0 <printf@plt>
  40c04c:	mov	w20, wzr
  40c050:	str	w22, [sp, #120]
  40c054:	b	40c188 <ferror@plt+0x88e8>
  40c058:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c05c:	mov	w2, #0x5                   	// #5
  40c060:	mov	x0, xzr
  40c064:	add	x1, x1, #0xa5b
  40c068:	bl	403700 <dcgettext@plt>
  40c06c:	ldur	x22, [x29, #-136]
  40c070:	mov	w1, w26
  40c074:	mov	x3, x19
  40c078:	mov	x2, x22
  40c07c:	bl	4037a0 <printf@plt>
  40c080:	mov	w20, #0x1                   	// #1
  40c084:	str	w26, [sp, #120]
  40c088:	mov	x26, x22
  40c08c:	b	40c188 <ferror@plt+0x88e8>
  40c090:	ldur	w19, [x29, #-128]
  40c094:	cmp	x8, x23
  40c098:	b.eq	40c454 <ferror@plt+0x8bb4>  // b.none
  40c09c:	cbnz	w28, 40c0e8 <ferror@plt+0x8848>
  40c0a0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40c0a4:	ldr	x8, [x8, #680]
  40c0a8:	cmp	x26, x8
  40c0ac:	b.cc	40c0e8 <ferror@plt+0x8848>  // b.lo, b.ul, b.last
  40c0b0:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  40c0b4:	ldr	w8, [x8, #3056]
  40c0b8:	cmn	w8, #0x1
  40c0bc:	b.eq	40c0c8 <ferror@plt+0x8828>  // b.none
  40c0c0:	cmp	w19, w8
  40c0c4:	b.ge	40c0e8 <ferror@plt+0x8848>  // b.tcont
  40c0c8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c0cc:	mov	w2, #0x5                   	// #5
  40c0d0:	mov	x0, xzr
  40c0d4:	add	x1, x1, #0x9ba
  40c0d8:	bl	403700 <dcgettext@plt>
  40c0dc:	mov	w1, w19
  40c0e0:	mov	x2, x26
  40c0e4:	bl	4037a0 <printf@plt>
  40c0e8:	cmp	w19, #0x0
  40c0ec:	sub	w19, w19, #0x1
  40c0f0:	b.gt	40c158 <ferror@plt+0x88b8>
  40c0f4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c0f8:	ldr	w8, [x8, #1412]
  40c0fc:	cmp	w8, #0x2
  40c100:	b.hi	40c158 <ferror@plt+0x88b8>  // b.pmore
  40c104:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c108:	mov	w2, #0x5                   	// #5
  40c10c:	mov	x0, xzr
  40c110:	add	x1, x1, #0x9d8
  40c114:	bl	403700 <dcgettext@plt>
  40c118:	ldr	x8, [sp, #160]
  40c11c:	mov	x1, x26
  40c120:	ldr	x2, [x8, #16]
  40c124:	bl	431394 <warn@@Base>
  40c128:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40c12c:	ldr	w8, [x9, #1412]
  40c130:	add	w8, w8, #0x1
  40c134:	cmp	w8, #0x3
  40c138:	str	w8, [x9, #1412]
  40c13c:	b.ne	40c158 <ferror@plt+0x88b8>  // b.any
  40c140:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c144:	mov	w2, #0x5                   	// #5
  40c148:	mov	x0, xzr
  40c14c:	add	x1, x1, #0xa1b
  40c150:	bl	403700 <dcgettext@plt>
  40c154:	bl	431394 <warn@@Base>
  40c158:	ldr	w8, [sp, #136]
  40c15c:	ldur	w9, [x29, #-128]
  40c160:	cmp	w9, w8
  40c164:	b.gt	40c43c <ferror@plt+0x8b9c>
  40c168:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40c16c:	ldr	x8, [x8, #680]
  40c170:	cbz	x8, 40c43c <ferror@plt+0x8b9c>
  40c174:	b	40c5b8 <ferror@plt+0x8d18>
  40c178:	ldur	w8, [x29, #-128]
  40c17c:	ldur	x26, [x29, #-136]
  40c180:	mov	w20, wzr
  40c184:	str	w8, [sp, #120]
  40c188:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c18c:	ldr	x22, [x8, #1416]
  40c190:	cbz	x22, 40c4bc <ferror@plt+0x8c1c>
  40c194:	ldr	x8, [x22]
  40c198:	cmp	x8, x19
  40c19c:	b.eq	40c1ac <ferror@plt+0x890c>  // b.none
  40c1a0:	ldr	x22, [x22, #40]
  40c1a4:	cbnz	x22, 40c194 <ferror@plt+0x88f4>
  40c1a8:	b	40c4bc <ferror@plt+0x8c1c>
  40c1ac:	ldr	w9, [sp, #68]
  40c1b0:	cmp	w20, #0x0
  40c1b4:	cset	w8, eq  // eq = none
  40c1b8:	eor	w9, w9, #0x1
  40c1bc:	orr	w8, w8, w9
  40c1c0:	tbnz	w8, #0, 40c1dc <ferror@plt+0x893c>
  40c1c4:	ldr	x0, [x22, #8]
  40c1c8:	bl	41a9f4 <ferror@plt+0x17154>
  40c1cc:	mov	x1, x0
  40c1d0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40c1d4:	add	x0, x0, #0x838
  40c1d8:	bl	4037a0 <printf@plt>
  40c1dc:	ldr	x8, [x22, #8]
  40c1e0:	cmp	x8, #0x3
  40c1e4:	b.eq	40c1f8 <ferror@plt+0x8958>  // b.none
  40c1e8:	cmp	x8, #0x11
  40c1ec:	b.eq	40c20c <ferror@plt+0x896c>  // b.none
  40c1f0:	cmp	x8, #0x2e
  40c1f4:	b.ne	40c224 <ferror@plt+0x8984>  // b.any
  40c1f8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c1fc:	strb	wzr, [x8, #1424]
  40c200:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c204:	strb	wzr, [x8, #1432]
  40c208:	b	40c22c <ferror@plt+0x898c>
  40c20c:	mov	w8, #0x1                   	// #1
  40c210:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40c214:	strb	w8, [x9, #1424]
  40c218:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c21c:	str	w28, [x8, #1428]
  40c220:	b	40c22c <ferror@plt+0x898c>
  40c224:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c228:	strb	wzr, [x8, #1424]
  40c22c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c230:	ldr	w8, [x8, #1332]
  40c234:	ldur	w10, [x29, #-148]
  40c238:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40c23c:	ldr	x9, [x9, #1320]
  40c240:	cmp	w10, w8
  40c244:	ldr	x10, [sp, #128]
  40c248:	mov	w8, #0x68                  	// #104
  40c24c:	ccmp	x9, #0x0, #0x4, cc  // cc = lo, ul, last
  40c250:	madd	x8, x10, x8, x9
  40c254:	csel	x21, x8, xzr, ne  // ne = any
  40c258:	cbz	x21, 40c26c <ferror@plt+0x89cc>
  40c25c:	ldr	w8, [x21, #72]
  40c260:	ldr	w9, [x21, #80]
  40c264:	cmp	w8, w9
  40c268:	b.ne	40c650 <ferror@plt+0x8db0>  // b.any
  40c26c:	ldr	x28, [x22, #24]
  40c270:	stur	x21, [x29, #-136]
  40c274:	cbz	x28, 40c3b8 <ferror@plt+0x8b18>
  40c278:	ldr	w10, [sp, #108]
  40c27c:	cmp	w20, #0x0
  40c280:	cset	w8, eq  // eq = none
  40c284:	cset	w9, ne  // ne = any
  40c288:	cmp	w10, #0x0
  40c28c:	cset	w10, eq  // eq = none
  40c290:	cset	w11, ne  // ne = any
  40c294:	and	w9, w10, w9
  40c298:	str	w9, [sp, #144]
  40c29c:	orr	w9, w11, w8
  40c2a0:	mov	w21, w9
  40c2a4:	ldr	x19, [x28]
  40c2a8:	cbz	x19, 40c3b8 <ferror@plt+0x8b18>
  40c2ac:	ldr	w8, [sp, #144]
  40c2b0:	cbz	w8, 40c2d0 <ferror@plt+0x8a30>
  40c2b4:	ldur	x8, [x29, #-104]
  40c2b8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40c2bc:	add	x0, x0, #0xbb8
  40c2c0:	sub	x1, x27, x8
  40c2c4:	bl	4037a0 <printf@plt>
  40c2c8:	ldr	x19, [x28]
  40c2cc:	mov	w9, w21
  40c2d0:	ldp	x26, x20, [x28, #8]
  40c2d4:	cbz	w9, 40c334 <ferror@plt+0x8a94>
  40c2d8:	ldur	w8, [x29, #-128]
  40c2dc:	ldur	x3, [x29, #-104]
  40c2e0:	mov	x0, x19
  40c2e4:	mov	x1, x26
  40c2e8:	str	w8, [sp, #56]
  40c2ec:	mov	w8, #0x20                  	// #32
  40c2f0:	strb	w8, [sp, #48]
  40c2f4:	ldp	x7, x8, [sp, #152]
  40c2f8:	mov	x2, x20
  40c2fc:	mov	x4, x27
  40c300:	mov	x5, x23
  40c304:	stp	x8, x24, [sp, #32]
  40c308:	ldur	x8, [x29, #-136]
  40c30c:	mov	x6, x25
  40c310:	str	w9, [sp, #24]
  40c314:	str	x8, [sp, #16]
  40c318:	ldur	w8, [x29, #-108]
  40c31c:	str	w8, [sp, #8]
  40c320:	ldur	x8, [x29, #-144]
  40c324:	str	x8, [sp]
  40c328:	bl	41abc8 <ferror@plt+0x17328>
  40c32c:	mov	x27, x0
  40c330:	b	40c3ac <ferror@plt+0x8b0c>
  40c334:	mov	x0, x19
  40c338:	bl	41ab44 <ferror@plt+0x172a4>
  40c33c:	mov	x1, x0
  40c340:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40c344:	add	x0, x0, #0xcb4
  40c348:	bl	4037a0 <printf@plt>
  40c34c:	ldur	w8, [x29, #-128]
  40c350:	ldur	x3, [x29, #-104]
  40c354:	mov	x0, x19
  40c358:	mov	x1, x26
  40c35c:	str	w8, [sp, #56]
  40c360:	mov	w8, #0x20                  	// #32
  40c364:	strb	w8, [sp, #48]
  40c368:	ldp	x7, x8, [sp, #152]
  40c36c:	mov	x2, x20
  40c370:	mov	x4, x27
  40c374:	mov	x5, x23
  40c378:	stp	x8, x24, [sp, #32]
  40c37c:	ldur	x8, [x29, #-136]
  40c380:	mov	x6, x25
  40c384:	str	wzr, [sp, #24]
  40c388:	str	x8, [sp, #16]
  40c38c:	ldur	w8, [x29, #-108]
  40c390:	str	w8, [sp, #8]
  40c394:	ldur	x8, [x29, #-144]
  40c398:	str	x8, [sp]
  40c39c:	bl	41abc8 <ferror@plt+0x17328>
  40c3a0:	mov	x27, x0
  40c3a4:	mov	w0, #0xa                   	// #10
  40c3a8:	bl	403800 <putchar@plt>
  40c3ac:	ldr	x28, [x28, #24]
  40c3b0:	mov	w9, w21
  40c3b4:	cbnz	x28, 40c2a4 <ferror@plt+0x8a04>
  40c3b8:	ldr	w28, [sp, #108]
  40c3bc:	ldur	w19, [x29, #-128]
  40c3c0:	ldur	x21, [x29, #-136]
  40c3c4:	cbz	x21, 40c42c <ferror@plt+0x8b8c>
  40c3c8:	ldr	w8, [x21, #72]
  40c3cc:	ldr	w9, [x21, #80]
  40c3d0:	sub	w10, w8, w9
  40c3d4:	cmn	w10, #0x1
  40c3d8:	b.eq	40c408 <ferror@plt+0x8b68>  // b.none
  40c3dc:	cbz	w10, 40c42c <ferror@plt+0x8b8c>
  40c3e0:	cmp	w10, #0x1
  40c3e4:	b.ne	40c670 <ferror@plt+0x8dd0>  // b.any
  40c3e8:	ldr	x10, [x21, #56]
  40c3ec:	add	w11, w9, #0x1
  40c3f0:	cmp	w11, w8
  40c3f4:	mov	x8, #0xffffffffffffffff    	// #-1
  40c3f8:	str	x8, [x10, x9, lsl #3]
  40c3fc:	str	w11, [x21, #80]
  40c400:	b.eq	40c42c <ferror@plt+0x8b8c>  // b.none
  40c404:	b	40c690 <ferror@plt+0x8df0>
  40c408:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c40c:	mov	w2, #0x5                   	// #5
  40c410:	mov	x0, xzr
  40c414:	add	x1, x1, #0xbff
  40c418:	bl	403700 <dcgettext@plt>
  40c41c:	bl	431394 <warn@@Base>
  40c420:	ldr	w8, [x21, #80]
  40c424:	sub	w8, w8, #0x1
  40c428:	str	w8, [x21, #80]
  40c42c:	ldr	w8, [x22, #16]
  40c430:	ldr	w22, [sp, #104]
  40c434:	cmp	w8, #0x0
  40c438:	cinc	w19, w19, ne  // ne = any
  40c43c:	ldur	x1, [x29, #-120]
  40c440:	cmp	x27, x1
  40c444:	b.cc	40bf2c <ferror@plt+0x868c>  // b.lo, b.ul, b.last
  40c448:	ldr	x19, [sp, #112]
  40c44c:	mov	x24, x1
  40c450:	b	40be94 <ferror@plt+0x85f4>
  40c454:	ldr	x19, [sp, #112]
  40c458:	b	40be90 <ferror@plt+0x85f0>
  40c45c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c460:	add	x1, x1, #0x619
  40c464:	mov	w2, #0x5                   	// #5
  40c468:	mov	x0, xzr
  40c46c:	bl	403700 <dcgettext@plt>
  40c470:	ldr	x8, [sp, #160]
  40c474:	ldr	x1, [x8, #16]
  40c478:	bl	4312d0 <error@@Base>
  40c47c:	b	40c600 <ferror@plt+0x8d60>
  40c480:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c484:	add	x1, x1, #0x670
  40c488:	mov	w2, #0x5                   	// #5
  40c48c:	mov	x0, xzr
  40c490:	bl	403700 <dcgettext@plt>
  40c494:	mov	w8, #0x70                  	// #112
  40c498:	mul	x8, x19, x8
  40c49c:	ldr	x1, [x20, x8]
  40c4a0:	bl	431394 <warn@@Base>
  40c4a4:	b	40c600 <ferror@plt+0x8d60>
  40c4a8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c4ac:	add	x1, x1, #0x5e9
  40c4b0:	b	40c5c8 <ferror@plt+0x8d28>
  40c4b4:	ldr	w8, [sp, #100]
  40c4b8:	b	40c568 <ferror@plt+0x8cc8>
  40c4bc:	ldr	w9, [sp, #68]
  40c4c0:	cmp	w20, #0x0
  40c4c4:	cset	w8, eq  // eq = none
  40c4c8:	eor	w9, w9, #0x1
  40c4cc:	orr	w8, w8, w9
  40c4d0:	tbnz	w8, #0, 40c4e8 <ferror@plt+0x8c48>
  40c4d4:	mov	w0, #0xa                   	// #10
  40c4d8:	bl	403800 <putchar@plt>
  40c4dc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  40c4e0:	ldr	x0, [x8, #3816]
  40c4e4:	bl	4035f0 <fflush@plt>
  40c4e8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c4ec:	add	x1, x1, #0xa8b
  40c4f0:	mov	w2, #0x5                   	// #5
  40c4f4:	mov	x0, xzr
  40c4f8:	bl	403700 <dcgettext@plt>
  40c4fc:	mov	x1, x26
  40c500:	mov	x2, x19
  40c504:	b	40c5fc <ferror@plt+0x8d5c>
  40c508:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c50c:	add	x1, x1, #0x84f
  40c510:	mov	w2, #0x5                   	// #5
  40c514:	mov	x0, xzr
  40c518:	mov	x19, x21
  40c51c:	bl	403700 <dcgettext@plt>
  40c520:	ldr	x8, [sp, #160]
  40c524:	mov	x21, x0
  40c528:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40c52c:	add	x0, x0, #0xb63
  40c530:	ldr	x20, [x8, #16]
  40c534:	mov	x1, x19
  40c538:	mov	w2, wzr
  40c53c:	bl	41aa68 <ferror@plt+0x171c8>
  40c540:	mov	x3, x0
  40c544:	mov	x0, x21
  40c548:	mov	x1, x20
  40c54c:	mov	x2, x25
  40c550:	bl	431394 <warn@@Base>
  40c554:	adrp	x21, 458000 <_bfd_std_section+0x110>
  40c558:	mov	w22, w27
  40c55c:	b	40c56c <ferror@plt+0x8ccc>
  40c560:	ldr	w8, [sp, #100]
  40c564:	adrp	x21, 458000 <_bfd_std_section+0x110>
  40c568:	stur	w8, [x29, #-148]
  40c56c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40c570:	ldr	w8, [x8, #612]
  40c574:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40c578:	ldr	w9, [x9, #648]
  40c57c:	orr	w8, w8, w28
  40c580:	orr	w8, w8, w9
  40c584:	cbz	w8, 40c5ac <ferror@plt+0x8d0c>
  40c588:	ldr	w8, [x21, #1328]
  40c58c:	orr	w8, w8, w22
  40c590:	cbnz	w8, 40c5ac <ferror@plt+0x8d0c>
  40c594:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c598:	ldr	w8, [x8, #1332]
  40c59c:	ldur	w9, [x29, #-148]
  40c5a0:	cmp	w9, w8
  40c5a4:	csel	w8, w8, w9, hi  // hi = pmore
  40c5a8:	str	w8, [x21, #1328]
  40c5ac:	cbnz	w28, 40c5b8 <ferror@plt+0x8d18>
  40c5b0:	mov	w0, #0xa                   	// #10
  40c5b4:	bl	403800 <putchar@plt>
  40c5b8:	mov	w0, #0x1                   	// #1
  40c5bc:	b	40c604 <ferror@plt+0x8d64>
  40c5c0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c5c4:	add	x1, x1, #0x5b7
  40c5c8:	mov	w2, #0x5                   	// #5
  40c5cc:	mov	x0, xzr
  40c5d0:	bl	403700 <dcgettext@plt>
  40c5d4:	mov	x19, x0
  40c5d8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40c5dc:	add	x0, x0, #0xb63
  40c5e0:	mov	x1, x22
  40c5e4:	mov	w2, wzr
  40c5e8:	bl	41aa68 <ferror@plt+0x171c8>
  40c5ec:	ldr	x8, [sp, #160]
  40c5f0:	mov	x1, x0
  40c5f4:	mov	x0, x19
  40c5f8:	ldr	x2, [x8, #16]
  40c5fc:	bl	431394 <warn@@Base>
  40c600:	mov	w0, wzr
  40c604:	ldp	x20, x19, [sp, #400]
  40c608:	ldp	x22, x21, [sp, #384]
  40c60c:	ldp	x24, x23, [sp, #368]
  40c610:	ldp	x26, x25, [sp, #352]
  40c614:	ldp	x28, x27, [sp, #336]
  40c618:	ldp	x29, x30, [sp, #320]
  40c61c:	add	sp, sp, #0x1a0
  40c620:	ret
  40c624:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c628:	add	x1, x1, #0x638
  40c62c:	mov	w2, #0x5                   	// #5
  40c630:	bl	403700 <dcgettext@plt>
  40c634:	mov	w1, w24
  40c638:	bl	4312d0 <error@@Base>
  40c63c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c640:	mov	w0, wzr
  40c644:	str	wzr, [x8, #1328]
  40c648:	str	wzr, [x22, #1332]
  40c64c:	b	40c604 <ferror@plt+0x8d64>
  40c650:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40c654:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c658:	adrp	x3, 43a000 <warn@@Base+0x8c6c>
  40c65c:	add	x0, x0, #0xad7
  40c660:	add	x1, x1, #0xb27
  40c664:	add	x3, x3, #0xb3e
  40c668:	mov	w2, #0xdaf                 	// #3503
  40c66c:	bl	4037c0 <__assert_fail@plt>
  40c670:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  40c674:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c678:	adrp	x3, 43a000 <warn@@Base+0x8c6c>
  40c67c:	add	x0, x0, #0x700
  40c680:	add	x1, x1, #0xb27
  40c684:	add	x3, x3, #0xb3e
  40c688:	mov	w2, #0xddf                 	// #3551
  40c68c:	bl	4037c0 <__assert_fail@plt>
  40c690:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  40c694:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c698:	adrp	x3, 43a000 <warn@@Base+0x8c6c>
  40c69c:	add	x0, x0, #0xbc2
  40c6a0:	add	x1, x1, #0xb27
  40c6a4:	add	x3, x3, #0xb3e
  40c6a8:	mov	w2, #0xdd3                 	// #3539
  40c6ac:	bl	4037c0 <__assert_fail@plt>
  40c6b0:	stp	x29, x30, [sp, #-80]!
  40c6b4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40c6b8:	ldr	w8, [x8, #632]
  40c6bc:	stp	x20, x19, [sp, #64]
  40c6c0:	mov	x19, x2
  40c6c4:	mov	x20, x1
  40c6c8:	str	x25, [sp, #16]
  40c6cc:	stp	x24, x23, [sp, #32]
  40c6d0:	stp	x22, x21, [sp, #48]
  40c6d4:	mov	x29, sp
  40c6d8:	cbnz	w8, 40c6f8 <ferror@plt+0x8e58>
  40c6dc:	mov	w8, #0x50                  	// #80
  40c6e0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c6e4:	sub	x8, x8, x0
  40c6e8:	movk	x9, #0xaaab
  40c6ec:	umulh	x8, x8, x9
  40c6f0:	cmp	x19, x8, lsr #1
  40c6f4:	b.cs	40c730 <ferror@plt+0x8e90>  // b.hs, b.nlast
  40c6f8:	cbz	x19, 40c718 <ferror@plt+0x8e78>
  40c6fc:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  40c700:	add	x21, x21, #0x309
  40c704:	ldrb	w1, [x20], #1
  40c708:	mov	x0, x21
  40c70c:	bl	4037a0 <printf@plt>
  40c710:	subs	x19, x19, #0x1
  40c714:	b.ne	40c704 <ferror@plt+0x8e64>  // b.any
  40c718:	ldp	x20, x19, [sp, #64]
  40c71c:	ldp	x22, x21, [sp, #48]
  40c720:	ldp	x24, x23, [sp, #32]
  40c724:	ldr	x25, [sp, #16]
  40c728:	ldp	x29, x30, [sp], #80
  40c72c:	ret
  40c730:	cbz	x19, 40c718 <ferror@plt+0x8e78>
  40c734:	mov	x24, #0x4ec5                	// #20165
  40c738:	movk	x24, #0xc4ec, lsl #16
  40c73c:	movk	x24, #0xec4e, lsl #32
  40c740:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  40c744:	mov	x22, xzr
  40c748:	mov	x23, xzr
  40c74c:	movk	x24, #0x4ec4, lsl #48
  40c750:	mov	w25, #0x1a                  	// #26
  40c754:	add	x21, x21, #0x309
  40c758:	umulh	x8, x23, x24
  40c75c:	lsr	x8, x8, #3
  40c760:	madd	x8, x8, x25, x22
  40c764:	cbnz	x8, 40c770 <ferror@plt+0x8ed0>
  40c768:	mov	w0, #0xa                   	// #10
  40c76c:	bl	403800 <putchar@plt>
  40c770:	ldrb	w1, [x20], #1
  40c774:	mov	x0, x21
  40c778:	bl	4037a0 <printf@plt>
  40c77c:	add	x23, x23, #0x1
  40c780:	sub	x19, x19, #0x1
  40c784:	sub	x22, x22, #0x1
  40c788:	cbnz	x19, 40c758 <ferror@plt+0x8eb8>
  40c78c:	b	40c718 <ferror@plt+0x8e78>
  40c790:	stp	x29, x30, [sp, #-64]!
  40c794:	stp	x22, x21, [sp, #32]
  40c798:	stp	x20, x19, [sp, #48]
  40c79c:	mov	x19, x1
  40c7a0:	mov	x22, x0
  40c7a4:	mov	x0, x1
  40c7a8:	mov	x1, x4
  40c7ac:	stp	x24, x23, [sp, #16]
  40c7b0:	mov	x29, sp
  40c7b4:	mov	x24, x4
  40c7b8:	mov	x23, x3
  40c7bc:	blr	x2
  40c7c0:	cbz	x0, 40c9e4 <ferror@plt+0x9144>
  40c7c4:	mov	x21, x0
  40c7c8:	mov	x0, x22
  40c7cc:	bl	403130 <lrealpath@plt>
  40c7d0:	mov	x20, x0
  40c7d4:	bl	402fd0 <strlen@plt>
  40c7d8:	mov	x19, x0
  40c7dc:	cbz	x0, 40c7f4 <ferror@plt+0x8f54>
  40c7e0:	add	x8, x20, x19
  40c7e4:	ldurb	w8, [x8, #-1]
  40c7e8:	sub	x0, x19, #0x1
  40c7ec:	cmp	w8, #0x2f
  40c7f0:	b.ne	40c7d8 <ferror@plt+0x8f38>  // b.any
  40c7f4:	mov	x0, x21
  40c7f8:	strb	wzr, [x20, x19]
  40c7fc:	bl	402fd0 <strlen@plt>
  40c800:	add	x8, x0, x19
  40c804:	add	x0, x8, #0x33
  40c808:	bl	4031c0 <malloc@plt>
  40c80c:	cbz	x0, 40ca14 <ferror@plt+0x9174>
  40c810:	mov	x19, x0
  40c814:	mov	x0, x21
  40c818:	bl	402fd0 <strlen@plt>
  40c81c:	add	x2, x0, #0x1
  40c820:	mov	x0, x19
  40c824:	mov	x1, x21
  40c828:	bl	402f70 <memcpy@plt>
  40c82c:	mov	x0, x19
  40c830:	mov	x1, x24
  40c834:	blr	x23
  40c838:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c83c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c840:	add	x1, x1, #0x3ad
  40c844:	mov	x0, x19
  40c848:	mov	x2, x21
  40c84c:	bl	403090 <sprintf@plt>
  40c850:	mov	x0, x19
  40c854:	mov	x1, x24
  40c858:	blr	x23
  40c85c:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c860:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40c864:	add	x1, x1, #0xc2c
  40c868:	mov	x0, x19
  40c86c:	mov	x2, x20
  40c870:	mov	x3, x21
  40c874:	bl	403090 <sprintf@plt>
  40c878:	mov	x0, x19
  40c87c:	mov	x1, x24
  40c880:	blr	x23
  40c884:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c888:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c88c:	add	x1, x1, #0x3ab
  40c890:	mov	x0, x19
  40c894:	mov	x2, x20
  40c898:	mov	x3, x21
  40c89c:	bl	403090 <sprintf@plt>
  40c8a0:	mov	x0, x19
  40c8a4:	mov	x1, x24
  40c8a8:	blr	x23
  40c8ac:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c8b0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c8b4:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  40c8b8:	add	x1, x1, #0x3c9
  40c8bc:	add	x2, x2, #0x3b7
  40c8c0:	mov	x0, x19
  40c8c4:	mov	x3, x21
  40c8c8:	bl	403090 <sprintf@plt>
  40c8cc:	mov	x0, x19
  40c8d0:	mov	x1, x24
  40c8d4:	blr	x23
  40c8d8:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c8dc:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c8e0:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  40c8e4:	add	x1, x1, #0x3c6
  40c8e8:	add	x2, x2, #0x3b7
  40c8ec:	mov	x0, x19
  40c8f0:	mov	x3, x20
  40c8f4:	mov	x4, x21
  40c8f8:	bl	403090 <sprintf@plt>
  40c8fc:	mov	x0, x19
  40c900:	mov	x1, x24
  40c904:	blr	x23
  40c908:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c90c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c910:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  40c914:	add	x1, x1, #0x3c9
  40c918:	add	x2, x2, #0x3cf
  40c91c:	mov	x0, x19
  40c920:	mov	x3, x21
  40c924:	bl	403090 <sprintf@plt>
  40c928:	mov	x0, x19
  40c92c:	mov	x1, x24
  40c930:	blr	x23
  40c934:	cbnz	w0, 40c97c <ferror@plt+0x90dc>
  40c938:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  40c93c:	add	x8, x8, #0x3bb
  40c940:	ldr	x8, [x8]
  40c944:	mov	w9, #0x7562                	// #30050
  40c948:	movk	w9, #0x67, lsl #16
  40c94c:	mov	x0, x19
  40c950:	stur	w9, [x19, #7]
  40c954:	str	x8, [x19]
  40c958:	bl	402fd0 <strlen@plt>
  40c95c:	mov	w8, #0x2f                  	// #47
  40c960:	strh	w8, [x19, x0]
  40c964:	mov	x0, x19
  40c968:	mov	x1, x21
  40c96c:	bl	403260 <strcat@plt>
  40c970:	mov	x1, x24
  40c974:	blr	x23
  40c978:	cbz	w0, 40ca60 <ferror@plt+0x91c0>
  40c97c:	mov	x0, x20
  40c980:	bl	403510 <free@plt>
  40c984:	mov	x0, x19
  40c988:	bl	403d50 <ferror@plt+0x4b0>
  40c98c:	cbz	x0, 40ca30 <ferror@plt+0x9190>
  40c990:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c994:	mov	x20, x0
  40c998:	add	x1, x1, #0x43e
  40c99c:	mov	w2, #0x5                   	// #5
  40c9a0:	mov	x0, xzr
  40c9a4:	bl	403700 <dcgettext@plt>
  40c9a8:	mov	x1, x22
  40c9ac:	mov	x2, x19
  40c9b0:	bl	4037a0 <printf@plt>
  40c9b4:	mov	w0, #0x18                  	// #24
  40c9b8:	bl	403290 <xmalloc@plt>
  40c9bc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40c9c0:	ldr	x9, [x8, #1272]
  40c9c4:	stp	x20, x19, [x0]
  40c9c8:	str	x0, [x8, #1272]
  40c9cc:	str	x9, [x0, #16]
  40c9d0:	ldp	x20, x19, [sp, #48]
  40c9d4:	ldp	x22, x21, [sp, #32]
  40c9d8:	ldp	x24, x23, [sp, #16]
  40c9dc:	ldp	x29, x30, [sp], #64
  40c9e0:	ret
  40c9e4:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40c9e8:	add	x1, x1, #0x37e
  40c9ec:	mov	w2, #0x5                   	// #5
  40c9f0:	bl	403700 <dcgettext@plt>
  40c9f4:	ldr	x1, [x19, #16]
  40c9f8:	cbnz	x1, 40ca00 <ferror@plt+0x9160>
  40c9fc:	ldr	x1, [x19]
  40ca00:	ldp	x20, x19, [sp, #48]
  40ca04:	ldp	x22, x21, [sp, #32]
  40ca08:	ldp	x24, x23, [sp, #16]
  40ca0c:	ldp	x29, x30, [sp], #64
  40ca10:	b	431394 <warn@@Base>
  40ca14:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40ca18:	add	x1, x1, #0x39d
  40ca1c:	mov	w2, #0x5                   	// #5
  40ca20:	bl	403700 <dcgettext@plt>
  40ca24:	bl	431394 <warn@@Base>
  40ca28:	mov	x0, x20
  40ca2c:	b	40ca4c <ferror@plt+0x91ac>
  40ca30:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40ca34:	add	x1, x1, #0x416
  40ca38:	mov	w2, #0x5                   	// #5
  40ca3c:	bl	403700 <dcgettext@plt>
  40ca40:	mov	x1, x19
  40ca44:	bl	431394 <warn@@Base>
  40ca48:	mov	x0, x19
  40ca4c:	ldp	x20, x19, [sp, #48]
  40ca50:	ldp	x22, x21, [sp, #32]
  40ca54:	ldp	x24, x23, [sp, #16]
  40ca58:	ldp	x29, x30, [sp], #64
  40ca5c:	b	403510 <free@plt>
  40ca60:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40ca64:	add	x1, x1, #0x3e2
  40ca68:	mov	w2, #0x5                   	// #5
  40ca6c:	mov	x0, xzr
  40ca70:	bl	403700 <dcgettext@plt>
  40ca74:	mov	x1, x21
  40ca78:	bl	431394 <warn@@Base>
  40ca7c:	adrp	x22, 43c000 <warn@@Base+0xac6c>
  40ca80:	add	x22, x22, #0x40b
  40ca84:	mov	w2, #0x5                   	// #5
  40ca88:	mov	x0, xzr
  40ca8c:	mov	x1, x22
  40ca90:	bl	403700 <dcgettext@plt>
  40ca94:	mov	x1, x19
  40ca98:	bl	431394 <warn@@Base>
  40ca9c:	adrp	x23, 43c000 <warn@@Base+0xac6c>
  40caa0:	add	x23, x23, #0x3c9
  40caa4:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  40caa8:	add	x2, x2, #0x3cf
  40caac:	mov	x0, x19
  40cab0:	mov	x1, x23
  40cab4:	mov	x3, x21
  40cab8:	bl	403090 <sprintf@plt>
  40cabc:	mov	w2, #0x5                   	// #5
  40cac0:	mov	x0, xzr
  40cac4:	mov	x1, x22
  40cac8:	bl	403700 <dcgettext@plt>
  40cacc:	mov	x1, x19
  40cad0:	bl	431394 <warn@@Base>
  40cad4:	adrp	x24, 43c000 <warn@@Base+0xac6c>
  40cad8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cadc:	add	x24, x24, #0x3b7
  40cae0:	add	x1, x1, #0x3c6
  40cae4:	mov	x0, x19
  40cae8:	mov	x2, x24
  40caec:	mov	x3, x20
  40caf0:	mov	x4, x21
  40caf4:	bl	403090 <sprintf@plt>
  40caf8:	mov	w2, #0x5                   	// #5
  40cafc:	mov	x0, xzr
  40cb00:	mov	x1, x22
  40cb04:	bl	403700 <dcgettext@plt>
  40cb08:	mov	x1, x19
  40cb0c:	bl	431394 <warn@@Base>
  40cb10:	mov	x0, x19
  40cb14:	mov	x1, x23
  40cb18:	mov	x2, x24
  40cb1c:	mov	x3, x21
  40cb20:	bl	403090 <sprintf@plt>
  40cb24:	mov	w2, #0x5                   	// #5
  40cb28:	mov	x0, xzr
  40cb2c:	mov	x1, x22
  40cb30:	bl	403700 <dcgettext@plt>
  40cb34:	mov	x1, x19
  40cb38:	bl	431394 <warn@@Base>
  40cb3c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cb40:	add	x1, x1, #0x3ab
  40cb44:	mov	x0, x19
  40cb48:	mov	x2, x20
  40cb4c:	mov	x3, x21
  40cb50:	bl	403090 <sprintf@plt>
  40cb54:	mov	w2, #0x5                   	// #5
  40cb58:	mov	x0, xzr
  40cb5c:	mov	x1, x22
  40cb60:	bl	403700 <dcgettext@plt>
  40cb64:	mov	x1, x19
  40cb68:	bl	431394 <warn@@Base>
  40cb6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40cb70:	add	x1, x1, #0xc2c
  40cb74:	mov	x0, x19
  40cb78:	mov	x2, x20
  40cb7c:	mov	x3, x21
  40cb80:	bl	403090 <sprintf@plt>
  40cb84:	mov	w2, #0x5                   	// #5
  40cb88:	mov	x0, xzr
  40cb8c:	mov	x1, x22
  40cb90:	bl	403700 <dcgettext@plt>
  40cb94:	mov	x1, x19
  40cb98:	bl	431394 <warn@@Base>
  40cb9c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cba0:	add	x1, x1, #0x3ad
  40cba4:	mov	x0, x19
  40cba8:	mov	x2, x21
  40cbac:	bl	403090 <sprintf@plt>
  40cbb0:	mov	w2, #0x5                   	// #5
  40cbb4:	mov	x0, xzr
  40cbb8:	mov	x1, x22
  40cbbc:	bl	403700 <dcgettext@plt>
  40cbc0:	mov	x1, x19
  40cbc4:	bl	431394 <warn@@Base>
  40cbc8:	mov	x0, x21
  40cbcc:	bl	402fd0 <strlen@plt>
  40cbd0:	add	x2, x0, #0x1
  40cbd4:	mov	x0, x19
  40cbd8:	mov	x1, x21
  40cbdc:	bl	402f70 <memcpy@plt>
  40cbe0:	mov	w2, #0x5                   	// #5
  40cbe4:	mov	x0, xzr
  40cbe8:	mov	x1, x22
  40cbec:	bl	403700 <dcgettext@plt>
  40cbf0:	mov	x1, x19
  40cbf4:	bl	431394 <warn@@Base>
  40cbf8:	mov	x0, x20
  40cbfc:	bl	403510 <free@plt>
  40cc00:	b	40ca48 <ferror@plt+0x91a8>
  40cc04:	stp	x29, x30, [sp, #-48]!
  40cc08:	stp	x22, x21, [sp, #16]
  40cc0c:	stp	x20, x19, [sp, #32]
  40cc10:	ldr	x19, [x0, #32]
  40cc14:	ldr	x21, [x0, #48]
  40cc18:	mov	x20, x1
  40cc1c:	mov	x29, sp
  40cc20:	mov	x0, x19
  40cc24:	mov	x1, x21
  40cc28:	bl	403020 <strnlen@plt>
  40cc2c:	add	x22, x0, #0x1
  40cc30:	subs	x21, x21, x22
  40cc34:	b.ls	40cc60 <ferror@plt+0x93c0>  // b.plast
  40cc38:	cmp	x21, #0x14
  40cc3c:	b.cc	40cc60 <ferror@plt+0x93c0>  // b.lo, b.ul, b.last
  40cc40:	mov	w0, #0x1                   	// #1
  40cc44:	mov	w1, #0x10                  	// #16
  40cc48:	bl	4032f0 <calloc@plt>
  40cc4c:	cbz	x0, 40cc60 <ferror@plt+0x93c0>
  40cc50:	add	x8, x19, x22
  40cc54:	stp	x21, x8, [x0]
  40cc58:	str	x0, [x20]
  40cc5c:	b	40cc64 <ferror@plt+0x93c4>
  40cc60:	mov	x19, xzr
  40cc64:	mov	x0, x19
  40cc68:	ldp	x20, x19, [sp, #32]
  40cc6c:	ldp	x22, x21, [sp, #16]
  40cc70:	ldp	x29, x30, [sp], #48
  40cc74:	ret
  40cc78:	stp	x29, x30, [sp, #-16]!
  40cc7c:	mov	x29, sp
  40cc80:	bl	403d50 <ferror@plt+0x4b0>
  40cc84:	cmp	x0, #0x0
  40cc88:	cset	w0, ne  // ne = any
  40cc8c:	ldp	x29, x30, [sp], #16
  40cc90:	ret
  40cc94:	stp	x29, x30, [sp, #-48]!
  40cc98:	stp	x20, x19, [sp, #32]
  40cc9c:	str	x21, [sp, #16]
  40cca0:	ldr	x19, [x0, #32]
  40cca4:	ldr	x21, [x0, #48]
  40cca8:	mov	x20, x1
  40ccac:	mov	x29, sp
  40ccb0:	mov	x0, x19
  40ccb4:	mov	x1, x21
  40ccb8:	bl	403020 <strnlen@plt>
  40ccbc:	add	w8, w0, #0x4
  40ccc0:	and	w8, w8, #0xfffffffc
  40ccc4:	add	w9, w8, #0x4
  40ccc8:	cmp	x21, x9
  40cccc:	b.cs	40ccd8 <ferror@plt+0x9438>  // b.hs, b.nlast
  40ccd0:	mov	x19, xzr
  40ccd4:	b	40ccf0 <ferror@plt+0x9450>
  40ccd8:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40ccdc:	ldr	x9, [x9, #696]
  40cce0:	add	x0, x19, w8, uxtw
  40cce4:	mov	w1, #0x4                   	// #4
  40cce8:	blr	x9
  40ccec:	str	x0, [x20]
  40ccf0:	mov	x0, x19
  40ccf4:	ldp	x20, x19, [sp, #32]
  40ccf8:	ldr	x21, [sp, #16]
  40ccfc:	ldp	x29, x30, [sp], #48
  40cd00:	ret
  40cd04:	stp	x29, x30, [sp, #-80]!
  40cd08:	str	x25, [sp, #16]
  40cd0c:	stp	x24, x23, [sp, #32]
  40cd10:	stp	x22, x21, [sp, #48]
  40cd14:	stp	x20, x19, [sp, #64]
  40cd18:	mov	x29, sp
  40cd1c:	mov	x21, x1
  40cd20:	mov	x19, x0
  40cd24:	bl	403d50 <ferror@plt+0x4b0>
  40cd28:	cbz	x0, 40ce18 <ferror@plt+0x9578>
  40cd2c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cd30:	mov	x20, x0
  40cd34:	add	x1, x1, #0x467
  40cd38:	mov	x0, x19
  40cd3c:	bl	4031b0 <fopen@plt>
  40cd40:	cbz	x0, 40cddc <ferror@plt+0x953c>
  40cd44:	adrp	x23, 458000 <_bfd_std_section+0x110>
  40cd48:	mov	x22, x0
  40cd4c:	add	x23, x23, #0xf14
  40cd50:	mov	w1, #0x1                   	// #1
  40cd54:	mov	w2, #0x2000                	// #8192
  40cd58:	mov	x0, x23
  40cd5c:	mov	x3, x22
  40cd60:	bl	403470 <fread_unlocked@plt>
  40cd64:	mov	x25, xzr
  40cd68:	cbz	x0, 40cdc0 <ferror@plt+0x9520>
  40cd6c:	adrp	x24, 438000 <warn@@Base+0x6c6c>
  40cd70:	add	x24, x24, #0x738
  40cd74:	cmp	x0, #0x1
  40cd78:	eor	x8, x25, #0xffffffff
  40cd7c:	b.lt	40cda4 <ferror@plt+0x9504>  // b.tstop
  40cd80:	add	x9, x23, x0
  40cd84:	mov	x10, x23
  40cd88:	ldrb	w11, [x10], #1
  40cd8c:	and	x12, x8, #0xff
  40cd90:	eor	x11, x12, x11
  40cd94:	ldr	x11, [x24, x11, lsl #3]
  40cd98:	cmp	x10, x9
  40cd9c:	eor	x8, x11, x8, lsr #8
  40cda0:	b.cc	40cd88 <ferror@plt+0x94e8>  // b.lo, b.ul, b.last
  40cda4:	mov	w1, #0x1                   	// #1
  40cda8:	mov	w2, #0x2000                	// #8192
  40cdac:	mov	x0, x23
  40cdb0:	mov	x3, x22
  40cdb4:	mvn	w25, w8
  40cdb8:	bl	403470 <fread_unlocked@plt>
  40cdbc:	cbnz	x0, 40cd74 <ferror@plt+0x94d4>
  40cdc0:	mov	x0, x22
  40cdc4:	bl	403190 <fclose@plt>
  40cdc8:	ldr	x8, [x21]
  40cdcc:	cmp	x25, x8
  40cdd0:	b.ne	40cdf0 <ferror@plt+0x9550>  // b.any
  40cdd4:	mov	w0, #0x1                   	// #1
  40cdd8:	b	40ce18 <ferror@plt+0x9578>
  40cddc:	mov	x0, x20
  40cde0:	bl	403d4c <ferror@plt+0x4ac>
  40cde4:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cde8:	add	x1, x1, #0x46a
  40cdec:	b	40ce00 <ferror@plt+0x9560>
  40cdf0:	mov	x0, x20
  40cdf4:	bl	403d4c <ferror@plt+0x4ac>
  40cdf8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40cdfc:	add	x1, x1, #0x499
  40ce00:	mov	w2, #0x5                   	// #5
  40ce04:	mov	x0, xzr
  40ce08:	bl	403700 <dcgettext@plt>
  40ce0c:	mov	x1, x19
  40ce10:	bl	431394 <warn@@Base>
  40ce14:	mov	w0, wzr
  40ce18:	ldp	x20, x19, [sp, #64]
  40ce1c:	ldp	x22, x21, [sp, #48]
  40ce20:	ldp	x24, x23, [sp, #32]
  40ce24:	ldr	x25, [sp, #16]
  40ce28:	ldp	x29, x30, [sp], #80
  40ce2c:	ret
  40ce30:	stp	x29, x30, [sp, #-48]!
  40ce34:	stp	x22, x21, [sp, #16]
  40ce38:	stp	x20, x19, [sp, #32]
  40ce3c:	mov	x29, sp
  40ce40:	bl	40cf58 <ferror@plt+0x96b8>
  40ce44:	mov	w19, wzr
  40ce48:	mov	w0, w19
  40ce4c:	bl	403cd0 <ferror@plt+0x430>
  40ce50:	add	w19, w19, #0x1
  40ce54:	cmp	w19, #0x2b
  40ce58:	b.ne	40ce48 <ferror@plt+0x95a8>  // b.any
  40ce5c:	adrp	x19, 458000 <_bfd_std_section+0x110>
  40ce60:	ldr	x0, [x19, #1320]
  40ce64:	cbz	x0, 40cef4 <ferror@plt+0x9654>
  40ce68:	adrp	x20, 458000 <_bfd_std_section+0x110>
  40ce6c:	ldr	w8, [x20, #1328]
  40ce70:	add	w8, w8, #0x1
  40ce74:	cmp	w8, #0x2
  40ce78:	b.cc	40cee0 <ferror@plt+0x9640>  // b.lo, b.ul, b.last
  40ce7c:	mov	x21, xzr
  40ce80:	mov	w22, #0x1                   	// #1
  40ce84:	add	x8, x0, x21
  40ce88:	ldr	w9, [x8, #76]
  40ce8c:	cbnz	w9, 40ceac <ferror@plt+0x960c>
  40ce90:	ldr	x0, [x8, #48]
  40ce94:	bl	403510 <free@plt>
  40ce98:	ldr	x8, [x19, #1320]
  40ce9c:	add	x8, x8, x21
  40cea0:	ldr	x0, [x8, #64]
  40cea4:	bl	403510 <free@plt>
  40cea8:	ldr	x0, [x19, #1320]
  40ceac:	add	x8, x0, x21
  40ceb0:	ldr	w9, [x8, #100]
  40ceb4:	cbnz	w9, 40cec0 <ferror@plt+0x9620>
  40ceb8:	ldr	x0, [x8, #88]
  40cebc:	bl	403510 <free@plt>
  40cec0:	ldr	w8, [x20, #1328]
  40cec4:	cmp	x22, x8
  40cec8:	b.cs	40cedc <ferror@plt+0x963c>  // b.hs, b.nlast
  40cecc:	ldr	x0, [x19, #1320]
  40ced0:	add	x21, x21, #0x68
  40ced4:	add	x22, x22, #0x1
  40ced8:	b	40ce84 <ferror@plt+0x95e4>
  40cedc:	ldr	x0, [x19, #1320]
  40cee0:	bl	403510 <free@plt>
  40cee4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40cee8:	str	xzr, [x19, #1320]
  40ceec:	str	wzr, [x20, #1328]
  40cef0:	str	wzr, [x8, #1332]
  40cef4:	adrp	x20, 458000 <_bfd_std_section+0x110>
  40cef8:	ldr	x19, [x20, #1272]
  40cefc:	cbz	x19, 40cf24 <ferror@plt+0x9684>
  40cf00:	ldr	x0, [x19]
  40cf04:	bl	403d4c <ferror@plt+0x4ac>
  40cf08:	ldr	x0, [x19, #8]
  40cf0c:	bl	403510 <free@plt>
  40cf10:	ldr	x21, [x19, #16]
  40cf14:	mov	x0, x19
  40cf18:	bl	403510 <free@plt>
  40cf1c:	mov	x19, x21
  40cf20:	cbnz	x21, 40cf00 <ferror@plt+0x9660>
  40cf24:	adrp	x19, 458000 <_bfd_std_section+0x110>
  40cf28:	ldr	x0, [x19, #1312]
  40cf2c:	str	xzr, [x20, #1272]
  40cf30:	cbz	x0, 40cf44 <ferror@plt+0x96a4>
  40cf34:	ldr	x20, [x0, #16]
  40cf38:	bl	403510 <free@plt>
  40cf3c:	mov	x0, x20
  40cf40:	cbnz	x20, 40cf34 <ferror@plt+0x9694>
  40cf44:	str	xzr, [x19, #1312]
  40cf48:	ldp	x20, x19, [sp, #32]
  40cf4c:	ldp	x22, x21, [sp, #16]
  40cf50:	ldp	x29, x30, [sp], #48
  40cf54:	ret
  40cf58:	stp	x29, x30, [sp, #-48]!
  40cf5c:	stp	x20, x19, [sp, #32]
  40cf60:	adrp	x20, 458000 <_bfd_std_section+0x110>
  40cf64:	ldr	x19, [x20, #1416]
  40cf68:	stp	x22, x21, [sp, #16]
  40cf6c:	mov	x29, sp
  40cf70:	cbz	x19, 40cfa0 <ferror@plt+0x9700>
  40cf74:	ldr	x0, [x19, #24]
  40cf78:	ldr	x21, [x19, #40]
  40cf7c:	cbz	x0, 40cf90 <ferror@plt+0x96f0>
  40cf80:	ldr	x22, [x0, #24]
  40cf84:	bl	403510 <free@plt>
  40cf88:	mov	x0, x22
  40cf8c:	cbnz	x22, 40cf80 <ferror@plt+0x96e0>
  40cf90:	mov	x0, x19
  40cf94:	bl	403510 <free@plt>
  40cf98:	mov	x19, x21
  40cf9c:	cbnz	x21, 40cf74 <ferror@plt+0x96d4>
  40cfa0:	str	xzr, [x20, #1416]
  40cfa4:	ldp	x20, x19, [sp, #32]
  40cfa8:	ldp	x22, x21, [sp, #16]
  40cfac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40cfb0:	str	xzr, [x8, #2464]
  40cfb4:	ldp	x29, x30, [sp], #48
  40cfb8:	ret
  40cfbc:	stp	x29, x30, [sp, #-96]!
  40cfc0:	stp	x28, x27, [sp, #16]
  40cfc4:	stp	x26, x25, [sp, #32]
  40cfc8:	stp	x24, x23, [sp, #48]
  40cfcc:	stp	x22, x21, [sp, #64]
  40cfd0:	stp	x20, x19, [sp, #80]
  40cfd4:	ldrb	w8, [x0]
  40cfd8:	mov	x29, sp
  40cfdc:	cbz	w8, 40d0b4 <ferror@plt+0x9814>
  40cfe0:	adrp	x23, 439000 <warn@@Base+0x7c6c>
  40cfe4:	adrp	x24, 437000 <warn@@Base+0x5c6c>
  40cfe8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  40cfec:	mov	x20, x0
  40cff0:	add	x23, x23, #0x143
  40cff4:	add	x24, x24, #0x230
  40cff8:	adrp	x25, 45b000 <_bfd_std_section+0x3110>
  40cffc:	adrp	x26, 45b000 <_bfd_std_section+0x3110>
  40d000:	mov	w27, #0x1                   	// #1
  40d004:	add	x19, x19, #0x180
  40d008:	mov	x28, x24
  40d00c:	mov	x22, x23
  40d010:	mov	x0, x22
  40d014:	bl	402fd0 <strlen@plt>
  40d018:	mov	x21, x0
  40d01c:	mov	x0, x20
  40d020:	mov	x1, x22
  40d024:	mov	x2, x21
  40d028:	bl	403210 <strncmp@plt>
  40d02c:	cbnz	w0, 40d040 <ferror@plt+0x97a0>
  40d030:	ldrb	w8, [x20, x21]
  40d034:	cmp	w8, #0x2c
  40d038:	b.eq	40d08c <ferror@plt+0x97ec>  // b.none
  40d03c:	cbz	w8, 40d08c <ferror@plt+0x97ec>
  40d040:	ldr	x22, [x28], #24
  40d044:	cbnz	x22, 40d010 <ferror@plt+0x9770>
  40d048:	mov	w2, #0x5                   	// #5
  40d04c:	mov	x0, xzr
  40d050:	mov	x1, x19
  40d054:	bl	403700 <dcgettext@plt>
  40d058:	mov	x1, x20
  40d05c:	bl	431394 <warn@@Base>
  40d060:	mov	w1, #0x2c                  	// #44
  40d064:	mov	x0, x20
  40d068:	bl	403560 <strchr@plt>
  40d06c:	cbz	x0, 40d0b4 <ferror@plt+0x9814>
  40d070:	mov	x8, x0
  40d074:	ldrb	w9, [x8], #1
  40d078:	cmp	w9, #0x2c
  40d07c:	csel	x20, x8, x0, eq  // eq = none
  40d080:	ldrb	w8, [x20]
  40d084:	cbnz	w8, 40d008 <ferror@plt+0x9768>
  40d088:	b	40d0b4 <ferror@plt+0x9814>
  40d08c:	ldur	x8, [x28, #-16]
  40d090:	ldur	w9, [x28, #-8]
  40d094:	add	x0, x20, x21
  40d098:	ldr	w10, [x8]
  40d09c:	orr	w9, w10, w9
  40d0a0:	str	w9, [x8]
  40d0a4:	ldr	w8, [x25, #664]
  40d0a8:	cbz	w8, 40d070 <ferror@plt+0x97d0>
  40d0ac:	str	w27, [x26, #604]
  40d0b0:	b	40d070 <ferror@plt+0x97d0>
  40d0b4:	ldp	x20, x19, [sp, #80]
  40d0b8:	ldp	x22, x21, [sp, #64]
  40d0bc:	ldp	x24, x23, [sp, #48]
  40d0c0:	ldp	x26, x25, [sp, #32]
  40d0c4:	ldp	x28, x27, [sp, #16]
  40d0c8:	ldp	x29, x30, [sp], #96
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-96]!
  40d0d4:	stp	x28, x27, [sp, #16]
  40d0d8:	stp	x26, x25, [sp, #32]
  40d0dc:	stp	x24, x23, [sp, #48]
  40d0e0:	stp	x22, x21, [sp, #64]
  40d0e4:	stp	x20, x19, [sp, #80]
  40d0e8:	ldrb	w8, [x0]
  40d0ec:	mov	x29, sp
  40d0f0:	cbz	w8, 40d25c <ferror@plt+0x99bc>
  40d0f4:	adrp	x20, 439000 <warn@@Base+0x7c6c>
  40d0f8:	adrp	x23, 436000 <warn@@Base+0x4c6c>
  40d0fc:	mov	x19, x0
  40d100:	mov	w21, #0x1                   	// #1
  40d104:	add	x20, x20, #0x180
  40d108:	add	x23, x23, #0x960
  40d10c:	adrp	x25, 45b000 <_bfd_std_section+0x3110>
  40d110:	adrp	x27, 45b000 <_bfd_std_section+0x3110>
  40d114:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  40d118:	adrp	x22, 45b000 <_bfd_std_section+0x3110>
  40d11c:	adrp	x24, 45b000 <_bfd_std_section+0x3110>
  40d120:	mov	w26, #0x1                   	// #1
  40d124:	and	w9, w8, #0xff
  40d128:	sub	w8, w9, #0x46
  40d12c:	cmp	w8, #0x2f
  40d130:	b.hi	40d154 <ferror@plt+0x98b4>  // b.pmore
  40d134:	adr	x9, 40d144 <ferror@plt+0x98a4>
  40d138:	ldrb	w10, [x23, x8]
  40d13c:	add	x9, x9, x10, lsl #2
  40d140:	br	x9
  40d144:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d148:	str	w21, [x8, #664]
  40d14c:	str	w21, [x25, #604]
  40d150:	b	40d250 <ferror@plt+0x99b0>
  40d154:	cmp	w9, #0x41
  40d158:	b.ne	40d168 <ferror@plt+0x98c8>  // b.any
  40d15c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d160:	str	w21, [x8, #624]
  40d164:	b	40d250 <ferror@plt+0x99b0>
  40d168:	mov	w2, #0x5                   	// #5
  40d16c:	mov	x0, xzr
  40d170:	mov	x1, x20
  40d174:	bl	403700 <dcgettext@plt>
  40d178:	mov	x1, x19
  40d17c:	bl	431394 <warn@@Base>
  40d180:	b	40d250 <ferror@plt+0x99b0>
  40d184:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d188:	str	w21, [x8, #620]
  40d18c:	b	40d250 <ferror@plt+0x99b0>
  40d190:	ldr	w8, [x27, #644]
  40d194:	orr	w8, w8, #0x2
  40d198:	b	40d204 <ferror@plt+0x9964>
  40d19c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1a0:	str	w21, [x8, #648]
  40d1a4:	b	40d250 <ferror@plt+0x99b0>
  40d1a8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1ac:	str	w21, [x8, #628]
  40d1b0:	b	40d250 <ferror@plt+0x99b0>
  40d1b4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1b8:	str	w21, [x8, #652]
  40d1bc:	b	40d250 <ferror@plt+0x99b0>
  40d1c0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1c4:	str	w21, [x8, #616]
  40d1c8:	b	40d250 <ferror@plt+0x99b0>
  40d1cc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1d0:	str	w21, [x8, #676]
  40d1d4:	b	40d250 <ferror@plt+0x99b0>
  40d1d8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1dc:	str	w21, [x8, #672]
  40d1e0:	b	40d250 <ferror@plt+0x99b0>
  40d1e4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1e8:	str	w21, [x8, #596]
  40d1ec:	b	40d250 <ferror@plt+0x99b0>
  40d1f0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d1f4:	str	w21, [x8, #668]
  40d1f8:	b	40d250 <ferror@plt+0x99b0>
  40d1fc:	ldr	w8, [x27, #644]
  40d200:	orr	w8, w8, #0x1
  40d204:	str	w8, [x27, #644]
  40d208:	b	40d250 <ferror@plt+0x99b0>
  40d20c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d210:	str	w21, [x8, #660]
  40d214:	b	40d250 <ferror@plt+0x99b0>
  40d218:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d21c:	str	w21, [x8, #612]
  40d220:	b	40d250 <ferror@plt+0x99b0>
  40d224:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d228:	str	w21, [x8, #608]
  40d22c:	b	40d250 <ferror@plt+0x99b0>
  40d230:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d234:	str	w21, [x8, #600]
  40d238:	b	40d250 <ferror@plt+0x99b0>
  40d23c:	str	w21, [x28, #592]
  40d240:	b	40d250 <ferror@plt+0x99b0>
  40d244:	str	w21, [x22, #656]
  40d248:	b	40d250 <ferror@plt+0x99b0>
  40d24c:	str	w21, [x24, #640]
  40d250:	ldrb	w8, [x19, w26, uxtw]
  40d254:	add	w26, w26, #0x1
  40d258:	cbnz	w8, 40d124 <ferror@plt+0x9884>
  40d25c:	ldp	x20, x19, [sp, #80]
  40d260:	ldp	x22, x21, [sp, #64]
  40d264:	ldp	x24, x23, [sp, #48]
  40d268:	ldp	x26, x25, [sp, #32]
  40d26c:	ldp	x28, x27, [sp, #16]
  40d270:	ldp	x29, x30, [sp], #96
  40d274:	ret
  40d278:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d27c:	mov	w9, #0x1                   	// #1
  40d280:	str	w9, [x8, #596]
  40d284:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d288:	str	w9, [x8, #616]
  40d28c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d290:	str	w9, [x8, #644]
  40d294:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d298:	str	w9, [x8, #608]
  40d29c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2a0:	str	w9, [x8, #656]
  40d2a4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2a8:	str	w9, [x8, #600]
  40d2ac:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2b0:	str	w9, [x8, #648]
  40d2b4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2b8:	str	w9, [x8, #604]
  40d2bc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2c0:	str	w9, [x8, #660]
  40d2c4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2c8:	str	w9, [x8, #592]
  40d2cc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2d0:	str	w9, [x8, #612]
  40d2d4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2d8:	str	w9, [x8, #672]
  40d2dc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2e0:	str	w9, [x8, #652]
  40d2e4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2e8:	str	w9, [x8, #640]
  40d2ec:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2f0:	str	w9, [x8, #628]
  40d2f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d2f8:	str	w9, [x8, #624]
  40d2fc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d300:	str	w9, [x8, #676]
  40d304:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d308:	str	w9, [x8, #620]
  40d30c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d310:	str	w9, [x8, #668]
  40d314:	ret
  40d318:	sub	sp, sp, #0x70
  40d31c:	stp	x29, x30, [sp, #16]
  40d320:	stp	x28, x27, [sp, #32]
  40d324:	stp	x26, x25, [sp, #48]
  40d328:	stp	x24, x23, [sp, #64]
  40d32c:	stp	x22, x21, [sp, #80]
  40d330:	stp	x20, x19, [sp, #96]
  40d334:	ldr	x21, [x0, #32]
  40d338:	ldr	x8, [x0, #48]
  40d33c:	mov	w1, wzr
  40d340:	add	x29, sp, #0x10
  40d344:	str	x0, [sp, #8]
  40d348:	add	x20, x21, x8
  40d34c:	bl	41a5f0 <ferror@plt+0x16d50>
  40d350:	adrp	x22, 43c000 <warn@@Base+0xac6c>
  40d354:	adrp	x19, 43c000 <warn@@Base+0xac6c>
  40d358:	adrp	x23, 43c000 <warn@@Base+0xac6c>
  40d35c:	adrp	x24, 43c000 <warn@@Base+0xac6c>
  40d360:	adrp	x25, 43b000 <warn@@Base+0x9c6c>
  40d364:	add	x22, x22, #0x50d
  40d368:	add	x19, x19, #0x51a
  40d36c:	add	x23, x23, #0x4f5
  40d370:	add	x24, x24, #0x526
  40d374:	add	x25, x25, #0xd5a
  40d378:	mov	x26, x21
  40d37c:	bl	40cf58 <ferror@plt+0x96b8>
  40d380:	mov	x0, x21
  40d384:	mov	x1, x20
  40d388:	bl	41a758 <ferror@plt+0x16eb8>
  40d38c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40d390:	ldr	x8, [x8, #1416]
  40d394:	mov	x21, x0
  40d398:	cbz	x8, 40d464 <ferror@plt+0x9bc4>
  40d39c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d3a0:	mov	w2, #0x5                   	// #5
  40d3a4:	mov	x0, xzr
  40d3a8:	add	x1, x1, #0x4df
  40d3ac:	bl	403700 <dcgettext@plt>
  40d3b0:	ldr	x8, [sp, #8]
  40d3b4:	ldr	x8, [x8, #32]
  40d3b8:	sub	x1, x26, x8
  40d3bc:	bl	4037a0 <printf@plt>
  40d3c0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40d3c4:	ldr	x28, [x8, #1416]
  40d3c8:	cbz	x28, 40d464 <ferror@plt+0x9bc4>
  40d3cc:	ldp	x26, x0, [x28]
  40d3d0:	bl	41a9f4 <ferror@plt+0x17154>
  40d3d4:	ldr	w8, [x28, #16]
  40d3d8:	mov	x27, x0
  40d3dc:	mov	w2, #0x5                   	// #5
  40d3e0:	mov	x0, xzr
  40d3e4:	cmp	w8, #0x0
  40d3e8:	csel	x1, x19, x22, eq  // eq = none
  40d3ec:	bl	403700 <dcgettext@plt>
  40d3f0:	mov	x3, x0
  40d3f4:	mov	x0, x23
  40d3f8:	mov	x1, x26
  40d3fc:	mov	x2, x27
  40d400:	bl	4037a0 <printf@plt>
  40d404:	ldr	x27, [x28, #24]
  40d408:	cbz	x27, 40d45c <ferror@plt+0x9bbc>
  40d40c:	ldr	x0, [x27]
  40d410:	bl	41ab44 <ferror@plt+0x172a4>
  40d414:	ldr	x8, [x27, #8]
  40d418:	mov	x26, x0
  40d41c:	mov	x0, x8
  40d420:	bl	41cf60 <ferror@plt+0x196c0>
  40d424:	mov	x2, x0
  40d428:	mov	x0, x24
  40d42c:	mov	x1, x26
  40d430:	bl	4037a0 <printf@plt>
  40d434:	ldr	x8, [x27, #8]
  40d438:	cmp	x8, #0x21
  40d43c:	b.ne	40d44c <ferror@plt+0x9bac>  // b.any
  40d440:	ldr	x1, [x27, #16]
  40d444:	mov	x0, x25
  40d448:	bl	4037a0 <printf@plt>
  40d44c:	mov	w0, #0xa                   	// #10
  40d450:	bl	403800 <putchar@plt>
  40d454:	ldr	x27, [x27, #24]
  40d458:	cbnz	x27, 40d40c <ferror@plt+0x9b6c>
  40d45c:	ldr	x28, [x28, #40]
  40d460:	cbnz	x28, 40d3cc <ferror@plt+0x9b2c>
  40d464:	cbnz	x21, 40d378 <ferror@plt+0x9ad8>
  40d468:	mov	w0, #0xa                   	// #10
  40d46c:	bl	403800 <putchar@plt>
  40d470:	ldp	x20, x19, [sp, #96]
  40d474:	ldp	x22, x21, [sp, #80]
  40d478:	ldp	x24, x23, [sp, #64]
  40d47c:	ldp	x26, x25, [sp, #48]
  40d480:	ldp	x28, x27, [sp, #32]
  40d484:	ldp	x29, x30, [sp, #16]
  40d488:	mov	w0, #0x1                   	// #1
  40d48c:	add	sp, sp, #0x70
  40d490:	ret
  40d494:	sub	sp, sp, #0x80
  40d498:	stp	x29, x30, [sp, #32]
  40d49c:	stp	x28, x27, [sp, #48]
  40d4a0:	stp	x26, x25, [sp, #64]
  40d4a4:	stp	x24, x23, [sp, #80]
  40d4a8:	stp	x22, x21, [sp, #96]
  40d4ac:	stp	x20, x19, [sp, #112]
  40d4b0:	ldr	x20, [x0, #32]
  40d4b4:	ldr	x19, [x0, #48]
  40d4b8:	mov	x21, x1
  40d4bc:	mov	w1, wzr
  40d4c0:	add	x29, sp, #0x20
  40d4c4:	str	x0, [sp, #8]
  40d4c8:	bl	41a5f0 <ferror@plt+0x16d50>
  40d4cc:	mov	x0, x21
  40d4d0:	bl	41f818 <ferror@plt+0x1bf78>
  40d4d4:	cmp	x19, #0x1
  40d4d8:	b.lt	40d9d8 <ferror@plt+0xa138>  // b.tstop
  40d4dc:	adrp	x27, 436000 <warn@@Base+0x4c6c>
  40d4e0:	adrp	x28, 43b000 <warn@@Base+0x9c6c>
  40d4e4:	add	x26, x20, x19
  40d4e8:	add	x27, x27, #0x25b
  40d4ec:	add	x28, x28, #0xf18
  40d4f0:	add	x24, x20, #0x4
  40d4f4:	sub	w8, w26, w20
  40d4f8:	cmp	x24, x26
  40d4fc:	mov	w23, #0x4                   	// #4
  40d500:	csel	w1, w23, w8, cc  // cc = lo, ul, last
  40d504:	sub	w8, w1, #0x1
  40d508:	cmp	w8, #0x7
  40d50c:	b.ls	40d518 <ferror@plt+0x9c78>  // b.plast
  40d510:	mov	x25, xzr
  40d514:	b	40d554 <ferror@plt+0x9cb4>
  40d518:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d51c:	ldr	x8, [x8, #696]
  40d520:	mov	x0, x20
  40d524:	blr	x8
  40d528:	mov	w8, #0xffffffff            	// #-1
  40d52c:	cmp	x0, x8
  40d530:	b.ne	40d54c <ferror@plt+0x9cac>  // b.any
  40d534:	add	x22, x20, #0xc
  40d538:	cmp	x22, x26
  40d53c:	b.cs	40d564 <ferror@plt+0x9cc4>  // b.hs, b.nlast
  40d540:	ldr	x19, [sp, #8]
  40d544:	mov	w1, #0x8                   	// #8
  40d548:	b	40d588 <ferror@plt+0x9ce8>
  40d54c:	mov	x25, x0
  40d550:	mov	w23, #0x4                   	// #4
  40d554:	ldr	x19, [sp, #8]
  40d558:	mov	x22, x24
  40d55c:	mov	w24, #0x4                   	// #4
  40d560:	b	40d5a4 <ferror@plt+0x9d04>
  40d564:	ldr	x19, [sp, #8]
  40d568:	cmp	x24, x26
  40d56c:	b.cs	40d580 <ferror@plt+0x9ce0>  // b.hs, b.nlast
  40d570:	sub	w1, w26, w24
  40d574:	sub	w8, w1, #0x1
  40d578:	cmp	w8, #0x7
  40d57c:	b.ls	40d588 <ferror@plt+0x9ce8>  // b.plast
  40d580:	mov	x25, xzr
  40d584:	b	40d59c <ferror@plt+0x9cfc>
  40d588:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d58c:	ldr	x8, [x8, #696]
  40d590:	mov	x0, x24
  40d594:	blr	x8
  40d598:	mov	x25, x0
  40d59c:	mov	w23, #0x8                   	// #8
  40d5a0:	mov	w24, #0xc                   	// #12
  40d5a4:	ldr	x8, [x19, #32]
  40d5a8:	sub	x21, x22, x8
  40d5ac:	adds	x8, x21, x25
  40d5b0:	b.cs	40d944 <ferror@plt+0xa0a4>  // b.hs, b.nlast
  40d5b4:	ldr	x9, [x19, #48]
  40d5b8:	cmp	x8, x9
  40d5bc:	b.hi	40d944 <ferror@plt+0xa0a4>  // b.pmore
  40d5c0:	stur	x25, [x29, #-8]
  40d5c4:	add	x25, x22, #0x2
  40d5c8:	cmp	x25, x26
  40d5cc:	str	x24, [sp, #16]
  40d5d0:	b.cs	40d5dc <ferror@plt+0x9d3c>  // b.hs, b.nlast
  40d5d4:	mov	w1, #0x2                   	// #2
  40d5d8:	b	40d5fc <ferror@plt+0x9d5c>
  40d5dc:	cmp	x22, x26
  40d5e0:	b.cs	40d5f4 <ferror@plt+0x9d54>  // b.hs, b.nlast
  40d5e4:	sub	w1, w26, w22
  40d5e8:	sub	w8, w1, #0x1
  40d5ec:	cmp	w8, #0x7
  40d5f0:	b.ls	40d5fc <ferror@plt+0x9d5c>  // b.plast
  40d5f4:	mov	w22, wzr
  40d5f8:	b	40d610 <ferror@plt+0x9d70>
  40d5fc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d600:	ldr	x8, [x8, #696]
  40d604:	mov	x0, x22
  40d608:	blr	x8
  40d60c:	mov	x22, x0
  40d610:	add	x24, x25, x23
  40d614:	cmp	x24, x26
  40d618:	b.cc	40d628 <ferror@plt+0x9d88>  // b.lo, b.ul, b.last
  40d61c:	cmp	x25, x26
  40d620:	b.cs	40d634 <ferror@plt+0x9d94>  // b.hs, b.nlast
  40d624:	sub	w23, w26, w25
  40d628:	sub	w8, w23, #0x1
  40d62c:	cmp	w8, #0x7
  40d630:	b.ls	40d63c <ferror@plt+0x9d9c>  // b.plast
  40d634:	mov	x23, xzr
  40d638:	b	40d654 <ferror@plt+0x9db4>
  40d63c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d640:	ldr	x8, [x8, #696]
  40d644:	mov	x0, x25
  40d648:	mov	w1, w23
  40d64c:	blr	x8
  40d650:	mov	x23, x0
  40d654:	adrp	x8, 458000 <_bfd_std_section+0x110>
  40d658:	ldr	w8, [x8, #1328]
  40d65c:	add	w9, w8, #0x1
  40d660:	cmp	w9, #0x2
  40d664:	b.cc	40d6ac <ferror@plt+0x9e0c>  // b.lo, b.ul, b.last
  40d668:	adrp	x9, 458000 <_bfd_std_section+0x110>
  40d66c:	ldr	x9, [x9, #1320]
  40d670:	add	x9, x9, #0x10
  40d674:	ldr	x10, [x9]
  40d678:	cmp	x10, x23
  40d67c:	b.eq	40d6ac <ferror@plt+0x9e0c>  // b.none
  40d680:	subs	x8, x8, #0x1
  40d684:	add	x9, x9, #0x68
  40d688:	b.ne	40d674 <ferror@plt+0x9dd4>  // b.any
  40d68c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d690:	mov	w2, #0x5                   	// #5
  40d694:	mov	x0, xzr
  40d698:	add	x1, x1, #0x533
  40d69c:	bl	403700 <dcgettext@plt>
  40d6a0:	ldr	x2, [x19, #16]
  40d6a4:	mov	x1, x23
  40d6a8:	bl	431394 <warn@@Base>
  40d6ac:	add	x25, x24, #0x1
  40d6b0:	cmp	x25, x26
  40d6b4:	b.cs	40d6c0 <ferror@plt+0x9e20>  // b.hs, b.nlast
  40d6b8:	mov	w1, #0x1                   	// #1
  40d6bc:	b	40d6e0 <ferror@plt+0x9e40>
  40d6c0:	cmp	x24, x26
  40d6c4:	b.cs	40d6d8 <ferror@plt+0x9e38>  // b.hs, b.nlast
  40d6c8:	sub	w1, w26, w24
  40d6cc:	sub	w8, w1, #0x1
  40d6d0:	cmp	w8, #0x7
  40d6d4:	b.ls	40d6e0 <ferror@plt+0x9e40>  // b.plast
  40d6d8:	mov	w24, wzr
  40d6dc:	b	40d6f4 <ferror@plt+0x9e54>
  40d6e0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d6e4:	ldr	x8, [x8, #696]
  40d6e8:	mov	x0, x24
  40d6ec:	blr	x8
  40d6f0:	mov	x24, x0
  40d6f4:	add	x21, x25, #0x1
  40d6f8:	cmp	x21, x26
  40d6fc:	b.cs	40d708 <ferror@plt+0x9e68>  // b.hs, b.nlast
  40d700:	mov	w1, #0x1                   	// #1
  40d704:	b	40d728 <ferror@plt+0x9e88>
  40d708:	cmp	x25, x26
  40d70c:	b.cs	40d720 <ferror@plt+0x9e80>  // b.hs, b.nlast
  40d710:	sub	w1, w26, w25
  40d714:	sub	w8, w1, #0x1
  40d718:	cmp	w8, #0x7
  40d71c:	b.ls	40d728 <ferror@plt+0x9e88>  // b.plast
  40d720:	mov	w25, wzr
  40d724:	b	40d73c <ferror@plt+0x9e9c>
  40d728:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d72c:	ldr	x8, [x8, #696]
  40d730:	mov	x0, x25
  40d734:	blr	x8
  40d738:	mov	x25, x0
  40d73c:	and	w22, w22, #0xffff
  40d740:	sub	w8, w22, #0x2
  40d744:	cmp	w8, #0x2
  40d748:	b.cs	40d990 <ferror@plt+0xa0f0>  // b.hs, b.nlast
  40d74c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d750:	mov	w2, #0x5                   	// #5
  40d754:	mov	x0, xzr
  40d758:	add	x1, x1, #0x5b2
  40d75c:	bl	403700 <dcgettext@plt>
  40d760:	ldur	x1, [x29, #-8]
  40d764:	bl	4037a0 <printf@plt>
  40d768:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d76c:	mov	w2, #0x5                   	// #5
  40d770:	mov	x0, xzr
  40d774:	add	x1, x1, #0x5d3
  40d778:	bl	403700 <dcgettext@plt>
  40d77c:	mov	w1, w22
  40d780:	bl	4037a0 <printf@plt>
  40d784:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d788:	mov	w2, #0x5                   	// #5
  40d78c:	mov	x0, xzr
  40d790:	add	x1, x1, #0x5f3
  40d794:	bl	403700 <dcgettext@plt>
  40d798:	mov	x1, x23
  40d79c:	bl	4037a0 <printf@plt>
  40d7a0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d7a4:	mov	w2, #0x5                   	// #5
  40d7a8:	mov	x0, xzr
  40d7ac:	add	x1, x1, #0x616
  40d7b0:	bl	403700 <dcgettext@plt>
  40d7b4:	and	w1, w24, #0xff
  40d7b8:	bl	4037a0 <printf@plt>
  40d7bc:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d7c0:	mov	w2, #0x5                   	// #5
  40d7c4:	mov	x0, xzr
  40d7c8:	add	x1, x1, #0x636
  40d7cc:	bl	403700 <dcgettext@plt>
  40d7d0:	and	w1, w25, #0xff
  40d7d4:	bl	4037a0 <printf@plt>
  40d7d8:	add	w8, w25, w24
  40d7dc:	and	w22, w8, #0xff
  40d7e0:	sub	w25, w22, #0x1
  40d7e4:	cmp	w25, #0x8
  40d7e8:	b.cs	40d9a0 <ferror@plt+0xa100>  // b.hs, b.nlast
  40d7ec:	tst	w22, w25
  40d7f0:	b.ne	40d9c0 <ferror@plt+0xa120>  // b.any
  40d7f4:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  40d7f8:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  40d7fc:	cmp	w22, #0x4
  40d800:	add	x8, x8, #0x6cf
  40d804:	add	x9, x9, #0x6af
  40d808:	csel	x1, x9, x8, hi  // hi = pmore
  40d80c:	mov	w2, #0x5                   	// #5
  40d810:	mov	x0, xzr
  40d814:	bl	403700 <dcgettext@plt>
  40d818:	bl	4037a0 <printf@plt>
  40d81c:	ldur	x9, [x29, #-8]
  40d820:	ldr	x10, [sp, #16]
  40d824:	sub	x8, x21, x20
  40d828:	lsl	w19, w22, #1
  40d82c:	add	x9, x10, x9
  40d830:	sdiv	x10, x8, x19
  40d834:	msub	w8, w10, w19, w8
  40d838:	sub	w10, w19, w8
  40d83c:	cmp	w8, #0x0
  40d840:	add	x8, x21, w10, sxtw
  40d844:	csel	x24, x21, x8, eq  // eq = none
  40d848:	add	x20, x20, x9
  40d84c:	add	x8, x24, x19
  40d850:	cmp	x8, x20
  40d854:	b.hi	40d938 <ferror@plt+0xa098>  // b.pmore
  40d858:	add	x21, x24, x22
  40d85c:	cmp	x21, x26
  40d860:	mov	w8, w25
  40d864:	mov	w1, w22
  40d868:	b.cc	40d87c <ferror@plt+0x9fdc>  // b.lo, b.ul, b.last
  40d86c:	cmp	x24, x26
  40d870:	b.cs	40d884 <ferror@plt+0x9fe4>  // b.hs, b.nlast
  40d874:	sub	w1, w26, w24
  40d878:	sub	w8, w1, #0x1
  40d87c:	cmp	w8, #0x7
  40d880:	b.ls	40d88c <ferror@plt+0x9fec>  // b.plast
  40d884:	mov	x23, xzr
  40d888:	b	40d8a0 <ferror@plt+0xa000>
  40d88c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d890:	ldr	x8, [x8, #696]
  40d894:	mov	x0, x24
  40d898:	blr	x8
  40d89c:	mov	x23, x0
  40d8a0:	add	x8, x24, x19
  40d8a4:	cmp	x8, x26
  40d8a8:	add	x24, x21, x22
  40d8ac:	mov	w8, w25
  40d8b0:	mov	w1, w22
  40d8b4:	b.cc	40d8c8 <ferror@plt+0xa028>  // b.lo, b.ul, b.last
  40d8b8:	cmp	x21, x26
  40d8bc:	b.cs	40d8d0 <ferror@plt+0xa030>  // b.hs, b.nlast
  40d8c0:	sub	w1, w26, w21
  40d8c4:	sub	w8, w1, #0x1
  40d8c8:	cmp	w8, #0x7
  40d8cc:	b.ls	40d8d8 <ferror@plt+0xa038>  // b.plast
  40d8d0:	mov	x21, xzr
  40d8d4:	b	40d8ec <ferror@plt+0xa04c>
  40d8d8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40d8dc:	ldr	x8, [x8, #696]
  40d8e0:	mov	x0, x21
  40d8e4:	blr	x8
  40d8e8:	mov	x21, x0
  40d8ec:	mov	x0, x27
  40d8f0:	bl	4037a0 <printf@plt>
  40d8f4:	mov	x0, xzr
  40d8f8:	mov	x1, x23
  40d8fc:	mov	w2, w22
  40d900:	bl	41aa68 <ferror@plt+0x171c8>
  40d904:	mov	x1, x0
  40d908:	mov	x0, x28
  40d90c:	bl	4037a0 <printf@plt>
  40d910:	mov	x0, xzr
  40d914:	mov	x1, x21
  40d918:	mov	w2, w22
  40d91c:	bl	41aa68 <ferror@plt+0x171c8>
  40d920:	mov	x1, x0
  40d924:	mov	x0, x28
  40d928:	bl	4037a0 <printf@plt>
  40d92c:	mov	w0, #0xa                   	// #10
  40d930:	bl	403800 <putchar@plt>
  40d934:	b	40d84c <ferror@plt+0x9fac>
  40d938:	cmp	x20, x26
  40d93c:	b.cc	40d4f0 <ferror@plt+0x9c50>  // b.lo, b.ul, b.last
  40d940:	b	40d9d8 <ferror@plt+0xa138>
  40d944:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40d948:	add	x1, x1, #0x84f
  40d94c:	mov	w2, #0x5                   	// #5
  40d950:	mov	x0, xzr
  40d954:	bl	403700 <dcgettext@plt>
  40d958:	ldr	x19, [x19, #16]
  40d95c:	mov	x20, x0
  40d960:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40d964:	add	x0, x0, #0xb63
  40d968:	mov	x1, x25
  40d96c:	mov	w2, wzr
  40d970:	sub	x22, x21, x24
  40d974:	bl	41aa68 <ferror@plt+0x171c8>
  40d978:	mov	x3, x0
  40d97c:	mov	x0, x20
  40d980:	mov	x1, x19
  40d984:	mov	x2, x22
  40d988:	bl	431394 <warn@@Base>
  40d98c:	b	40d9d8 <ferror@plt+0xa138>
  40d990:	cbz	w22, 40d9d8 <ferror@plt+0xa138>
  40d994:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d998:	add	x1, x1, #0x57d
  40d99c:	b	40d9c8 <ferror@plt+0xa128>
  40d9a0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d9a4:	add	x1, x1, #0x656
  40d9a8:	mov	w2, #0x5                   	// #5
  40d9ac:	mov	x0, xzr
  40d9b0:	bl	403700 <dcgettext@plt>
  40d9b4:	ldr	x1, [x19, #16]
  40d9b8:	bl	4312d0 <error@@Base>
  40d9bc:	b	40d9d8 <ferror@plt+0xa138>
  40d9c0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40d9c4:	add	x1, x1, #0x67b
  40d9c8:	mov	w2, #0x5                   	// #5
  40d9cc:	mov	x0, xzr
  40d9d0:	bl	403700 <dcgettext@plt>
  40d9d4:	bl	431394 <warn@@Base>
  40d9d8:	mov	w0, #0xa                   	// #10
  40d9dc:	bl	403800 <putchar@plt>
  40d9e0:	ldp	x20, x19, [sp, #112]
  40d9e4:	ldp	x22, x21, [sp, #96]
  40d9e8:	ldp	x24, x23, [sp, #80]
  40d9ec:	ldp	x26, x25, [sp, #64]
  40d9f0:	ldp	x28, x27, [sp, #48]
  40d9f4:	ldp	x29, x30, [sp, #32]
  40d9f8:	mov	w0, #0x1                   	// #1
  40d9fc:	add	sp, sp, #0x80
  40da00:	ret
  40da04:	sub	sp, sp, #0xe0
  40da08:	stp	x29, x30, [sp, #128]
  40da0c:	stp	x28, x27, [sp, #144]
  40da10:	stp	x26, x25, [sp, #160]
  40da14:	stp	x24, x23, [sp, #176]
  40da18:	stp	x22, x21, [sp, #192]
  40da1c:	stp	x20, x19, [sp, #208]
  40da20:	ldr	x9, [x0, #32]
  40da24:	add	x29, sp, #0x80
  40da28:	mov	x19, x0
  40da2c:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  40da30:	stur	x9, [x29, #-8]
  40da34:	ldr	x8, [x0, #48]
  40da38:	ldr	x0, [x0, #16]
  40da3c:	add	x1, x1, #0x267
  40da40:	str	x9, [sp, #56]
  40da44:	add	x21, x9, x8
  40da48:	bl	4034b0 <strcmp@plt>
  40da4c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40da50:	str	w0, [sp, #40]
  40da54:	add	x1, x1, #0x6e7
  40da58:	mov	w2, #0x5                   	// #5
  40da5c:	mov	x0, xzr
  40da60:	stur	wzr, [x29, #-12]
  40da64:	bl	403700 <dcgettext@plt>
  40da68:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40da6c:	ldr	w8, [x8, #636]
  40da70:	str	x0, [sp, #48]
  40da74:	mov	x0, x19
  40da78:	mov	w1, wzr
  40da7c:	str	w8, [sp, #44]
  40da80:	str	x19, [sp, #24]
  40da84:	bl	41a5f0 <ferror@plt+0x16d50>
  40da88:	adrp	x25, 43c000 <warn@@Base+0xac6c>
  40da8c:	mov	x24, xzr
  40da90:	mov	x26, xzr
  40da94:	add	x25, x25, #0x6f6
  40da98:	str	xzr, [sp, #16]
  40da9c:	ldur	x20, [x29, #-8]
  40daa0:	cmp	x20, x21
  40daa4:	b.cs	410384 <ferror@plt+0xcae4>  // b.hs, b.nlast
  40daa8:	mov	w8, #0x1                   	// #1
  40daac:	stur	w8, [x29, #-28]
  40dab0:	add	x8, x20, #0x4
  40dab4:	cmp	x8, x21
  40dab8:	stp	xzr, xzr, [x29, #-48]
  40dabc:	b.cs	40dac8 <ferror@plt+0xa228>  // b.hs, b.nlast
  40dac0:	mov	w1, #0x4                   	// #4
  40dac4:	b	40dae0 <ferror@plt+0xa240>
  40dac8:	sub	w1, w21, w20
  40dacc:	sub	w9, w1, #0x1
  40dad0:	cmp	w9, #0x8
  40dad4:	b.cc	40dae0 <ferror@plt+0xa240>  // b.lo, b.ul, b.last
  40dad8:	stur	x8, [x29, #-8]
  40dadc:	b	40db10 <ferror@plt+0xa270>
  40dae0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40dae4:	ldr	x8, [x8, #696]
  40dae8:	mov	x0, x20
  40daec:	blr	x8
  40daf0:	ldur	x9, [x29, #-8]
  40daf4:	mov	w10, #0xffffffff            	// #-1
  40daf8:	cmp	x0, x10
  40dafc:	add	x8, x9, #0x4
  40db00:	stur	x8, [x29, #-8]
  40db04:	b.eq	40db50 <ferror@plt+0xa2b0>  // b.none
  40db08:	mov	x23, x0
  40db0c:	cbnz	x0, 40db7c <ferror@plt+0xa2dc>
  40db10:	ldr	x8, [sp, #56]
  40db14:	mov	x0, x25
  40db18:	sub	x1, x20, x8
  40db1c:	bl	4037a0 <printf@plt>
  40db20:	ldur	x8, [x29, #-8]
  40db24:	cmp	x8, x21
  40db28:	b.cs	40db44 <ferror@plt+0xa2a4>  // b.hs, b.nlast
  40db2c:	ldrb	w9, [x8]
  40db30:	cbnz	w9, 40db44 <ferror@plt+0xa2a4>
  40db34:	add	x8, x8, #0x1
  40db38:	cmp	x21, x8
  40db3c:	stur	x8, [x29, #-8]
  40db40:	b.ne	40db2c <ferror@plt+0xa28c>  // b.any
  40db44:	mov	w8, wzr
  40db48:	cbz	w8, 40da9c <ferror@plt+0xa1fc>
  40db4c:	b	410384 <ferror@plt+0xcae4>
  40db50:	add	x9, x9, #0xc
  40db54:	cmp	x9, x21
  40db58:	b.cs	40db88 <ferror@plt+0xa2e8>  // b.hs, b.nlast
  40db5c:	mov	w1, #0x8                   	// #8
  40db60:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40db64:	ldr	x9, [x9, #696]
  40db68:	mov	x0, x8
  40db6c:	blr	x9
  40db70:	ldur	x8, [x29, #-8]
  40db74:	mov	x23, x0
  40db78:	b	40dba4 <ferror@plt+0xa304>
  40db7c:	mov	w9, #0x4                   	// #4
  40db80:	mov	w22, #0x4                   	// #4
  40db84:	b	40dbb4 <ferror@plt+0xa314>
  40db88:	cmp	x8, x21
  40db8c:	b.cs	40dba0 <ferror@plt+0xa300>  // b.hs, b.nlast
  40db90:	sub	w1, w21, w8
  40db94:	sub	w9, w1, #0x1
  40db98:	cmp	w9, #0x7
  40db9c:	b.ls	40db60 <ferror@plt+0xa2c0>  // b.plast
  40dba0:	mov	x23, xzr
  40dba4:	add	x8, x8, #0x8
  40dba8:	mov	w22, #0x8                   	// #8
  40dbac:	mov	w9, #0xc                   	// #12
  40dbb0:	stur	x8, [x29, #-8]
  40dbb4:	add	x10, x20, x23
  40dbb8:	add	x9, x10, x9
  40dbbc:	cmp	x9, x21
  40dbc0:	b.hi	40dbcc <ferror@plt+0xa32c>  // b.pmore
  40dbc4:	cmp	x9, x8
  40dbc8:	b.cs	40dbfc <ferror@plt+0xa35c>  // b.hs, b.nlast
  40dbcc:	mov	x0, xzr
  40dbd0:	mov	x1, x23
  40dbd4:	mov	w2, w22
  40dbd8:	bl	41aa68 <ferror@plt+0x171c8>
  40dbdc:	ldr	x8, [sp, #56]
  40dbe0:	mov	x1, x0
  40dbe4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40dbe8:	add	x0, x0, #0x70f
  40dbec:	sub	x2, x20, x8
  40dbf0:	bl	431394 <warn@@Base>
  40dbf4:	ldur	x8, [x29, #-8]
  40dbf8:	mov	x9, x21
  40dbfc:	str	x9, [sp, #64]
  40dc00:	add	x9, x8, x22
  40dc04:	cmp	x9, x21
  40dc08:	mov	w1, w22
  40dc0c:	b.cc	40dc1c <ferror@plt+0xa37c>  // b.lo, b.ul, b.last
  40dc10:	cmp	x8, x21
  40dc14:	b.cs	40dc28 <ferror@plt+0xa388>  // b.hs, b.nlast
  40dc18:	sub	w1, w21, w8
  40dc1c:	sub	w9, w1, #0x1
  40dc20:	cmp	w9, #0x7
  40dc24:	b.ls	40dc30 <ferror@plt+0xa390>  // b.plast
  40dc28:	mov	x28, xzr
  40dc2c:	b	40dc48 <ferror@plt+0xa3a8>
  40dc30:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40dc34:	ldr	x9, [x9, #696]
  40dc38:	mov	x0, x8
  40dc3c:	blr	x9
  40dc40:	ldur	x8, [x29, #-8]
  40dc44:	mov	x28, x0
  40dc48:	add	x0, x8, x22
  40dc4c:	ldr	w8, [sp, #40]
  40dc50:	stur	x0, [x29, #-8]
  40dc54:	cbz	w8, 40dc88 <ferror@plt+0xa3e8>
  40dc58:	cmp	w22, #0x4
  40dc5c:	b.ne	40dc6c <ferror@plt+0xa3cc>  // b.any
  40dc60:	mov	w8, #0xffffffff            	// #-1
  40dc64:	cmp	x28, x8
  40dc68:	b.eq	40dcf0 <ferror@plt+0xa450>  // b.none
  40dc6c:	cmp	w22, #0x8
  40dc70:	b.ne	40dc7c <ferror@plt+0xa3dc>  // b.any
  40dc74:	cmn	x28, #0x1
  40dc78:	b.eq	40dcf0 <ferror@plt+0xa450>  // b.none
  40dc7c:	ldr	x8, [sp, #56]
  40dc80:	add	x27, x8, x28
  40dc84:	b	40dcac <ferror@plt+0xa40c>
  40dc88:	cbz	x28, 40dcf0 <ferror@plt+0xa450>
  40dc8c:	lsl	w8, w22, #3
  40dc90:	sub	w8, w8, #0x1
  40dc94:	mov	w9, #0x1                   	// #1
  40dc98:	lsl	x8, x9, x8
  40dc9c:	eor	x9, x28, x8
  40dca0:	sub	x8, x8, x9
  40dca4:	add	x8, x0, x8
  40dca8:	sub	x27, x8, #0x4
  40dcac:	cmp	x27, x20
  40dcb0:	b.ls	40ddf8 <ferror@plt+0xa558>  // b.plast
  40dcb4:	ldr	x9, [sp, #16]
  40dcb8:	mov	x8, x9
  40dcbc:	stur	x9, [x29, #-24]
  40dcc0:	cbz	x9, 40dcdc <ferror@plt+0xa43c>
  40dcc4:	ldr	x9, [x8, #8]
  40dcc8:	cmp	x9, x27
  40dccc:	b.eq	40dfac <ferror@plt+0xa70c>  // b.none
  40dcd0:	ldr	x8, [x8]
  40dcd4:	stur	x8, [x29, #-24]
  40dcd8:	cbnz	x8, 40dcc4 <ferror@plt+0xa424>
  40dcdc:	add	x19, x27, #0x4
  40dce0:	cmp	x19, x21
  40dce4:	b.cs	40deec <ferror@plt+0xa64c>  // b.hs, b.nlast
  40dce8:	mov	w1, #0x4                   	// #4
  40dcec:	b	40df04 <ferror@plt+0xa664>
  40dcf0:	sub	x2, x29, #0x18
  40dcf4:	sub	x3, x29, #0x34
  40dcf8:	sub	x4, x29, #0x30
  40dcfc:	sub	x5, x29, #0x28
  40dd00:	mov	x1, x21
  40dd04:	bl	41f8cc <ferror@plt+0x1c02c>
  40dd08:	ldur	x27, [x29, #-24]
  40dd0c:	stur	x0, [x29, #-8]
  40dd10:	cbz	x27, 40e1e0 <ferror@plt+0xa940>
  40dd14:	stp	x26, x20, [x27]
  40dd18:	ldur	w8, [x29, #-12]
  40dd1c:	ldr	w9, [x27, #88]
  40dd20:	mov	x0, x27
  40dd24:	sub	w10, w8, #0x1
  40dd28:	cmp	w8, #0x0
  40dd2c:	csel	w8, wzr, w10, eq  // eq = none
  40dd30:	cmp	w8, w9
  40dd34:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  40dd38:	bl	41fe14 <ferror@plt+0x1c574>
  40dd3c:	tbnz	w0, #31, 40de3c <ferror@plt+0xa59c>
  40dd40:	ldrb	w8, [x27, #92]
  40dd44:	ldr	w9, [sp, #44]
  40dd48:	str	w9, [sp, #36]
  40dd4c:	cbz	w8, 40dd7c <ferror@plt+0xa4dc>
  40dd50:	and	w8, w8, #0x7
  40dd54:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  40dd58:	sub	w8, w8, #0x2
  40dd5c:	add	x9, x9, #0xfb8
  40dd60:	add	x9, x9, w8, sxtw #2
  40dd64:	cmp	w8, #0x3
  40dd68:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40dd6c:	add	x8, x8, #0x27c
  40dd70:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  40dd74:	ldr	w8, [x8]
  40dd78:	str	w8, [sp, #36]
  40dd7c:	ldr	x8, [sp, #56]
  40dd80:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40dd84:	add	x0, x0, #0x735
  40dd88:	sub	x1, x20, x8
  40dd8c:	bl	4037a0 <printf@plt>
  40dd90:	ldrb	w2, [x27, #94]
  40dd94:	mov	x0, xzr
  40dd98:	mov	x1, x23
  40dd9c:	bl	41aa68 <ferror@plt+0x171c8>
  40dda0:	adrp	x19, 43b000 <warn@@Base+0x9c6c>
  40dda4:	add	x19, x19, #0xf18
  40dda8:	mov	x1, x0
  40ddac:	mov	x0, x19
  40ddb0:	bl	4037a0 <printf@plt>
  40ddb4:	mov	x0, xzr
  40ddb8:	mov	x1, x28
  40ddbc:	mov	w2, w22
  40ddc0:	bl	41aa68 <ferror@plt+0x171c8>
  40ddc4:	mov	x1, x0
  40ddc8:	mov	x0, x19
  40ddcc:	bl	4037a0 <printf@plt>
  40ddd0:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  40ddd4:	ldr	w8, [x28, #664]
  40ddd8:	cbz	w8, 40de44 <ferror@plt+0xa5a4>
  40dddc:	ldr	x1, [x27, #40]
  40dde0:	ldp	w2, w3, [x27, #48]
  40dde4:	ldr	w4, [x27, #88]
  40dde8:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40ddec:	add	x0, x0, #0x73d
  40ddf0:	bl	4037a0 <printf@plt>
  40ddf4:	b	40dee4 <ferror@plt+0xa644>
  40ddf8:	mov	x8, x26
  40ddfc:	stur	x26, [x29, #-24]
  40de00:	cbz	x26, 40de1c <ferror@plt+0xa57c>
  40de04:	ldr	x9, [x8, #8]
  40de08:	cmp	x9, x27
  40de0c:	b.eq	40dfac <ferror@plt+0xa70c>  // b.none
  40de10:	ldr	x8, [x8]
  40de14:	stur	x8, [x29, #-24]
  40de18:	cbnz	x8, 40de04 <ferror@plt+0xa564>
  40de1c:	ldr	w27, [sp, #44]
  40de20:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  40de24:	movi	v0.2d, #0x0
  40de28:	add	x19, x19, #0xf18
  40de2c:	stp	q0, q0, [x19, #64]
  40de30:	stp	q0, q0, [x19, #32]
  40de34:	stp	q0, q0, [x19]
  40de38:	b	40e138 <ferror@plt+0xa898>
  40de3c:	mov	x26, x27
  40de40:	b	40e1e0 <ferror@plt+0xa940>
  40de44:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  40de48:	add	x0, x0, #0x326
  40de4c:	bl	403450 <puts@plt>
  40de50:	ldur	w1, [x29, #-52]
  40de54:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40de58:	add	x0, x0, #0x759
  40de5c:	bl	4037a0 <printf@plt>
  40de60:	ldr	x1, [x27, #40]
  40de64:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40de68:	add	x0, x0, #0x776
  40de6c:	bl	4037a0 <printf@plt>
  40de70:	ldur	w8, [x29, #-52]
  40de74:	cmp	w8, #0x4
  40de78:	b.lt	40de9c <ferror@plt+0xa5fc>  // b.tstop
  40de7c:	ldrb	w1, [x27, #94]
  40de80:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40de84:	add	x0, x0, #0x795
  40de88:	bl	4037a0 <printf@plt>
  40de8c:	ldrb	w1, [x27, #95]
  40de90:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40de94:	add	x0, x0, #0x7b2
  40de98:	bl	4037a0 <printf@plt>
  40de9c:	ldr	w1, [x27, #48]
  40dea0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40dea4:	add	x0, x0, #0x7cf
  40dea8:	bl	4037a0 <printf@plt>
  40deac:	ldr	w1, [x27, #52]
  40deb0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40deb4:	add	x0, x0, #0x7ec
  40deb8:	bl	4037a0 <printf@plt>
  40debc:	ldr	w1, [x27, #88]
  40dec0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40dec4:	add	x0, x0, #0x809
  40dec8:	bl	4037a0 <printf@plt>
  40decc:	ldur	x1, [x29, #-48]
  40ded0:	cbz	x1, 40dedc <ferror@plt+0xa63c>
  40ded4:	ldur	x0, [x29, #-40]
  40ded8:	bl	41ff30 <ferror@plt+0x1c690>
  40dedc:	mov	w0, #0xa                   	// #10
  40dee0:	bl	403800 <putchar@plt>
  40dee4:	mov	x26, x27
  40dee8:	b	40e498 <ferror@plt+0xabf8>
  40deec:	cmp	x27, x21
  40def0:	b.cs	40dfa8 <ferror@plt+0xa708>  // b.hs, b.nlast
  40def4:	sub	w1, w21, w27
  40def8:	sub	w8, w1, #0x1
  40defc:	cmp	w8, #0x7
  40df00:	b.hi	40dfa8 <ferror@plt+0xa708>  // b.pmore
  40df04:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40df08:	ldr	x8, [x8, #696]
  40df0c:	mov	x0, x27
  40df10:	blr	x8
  40df14:	mov	w8, #0xffffffff            	// #-1
  40df18:	cmp	x0, x8
  40df1c:	b.ne	40df54 <ferror@plt+0xa6b4>  // b.any
  40df20:	add	x9, x27, #0xc
  40df24:	cmp	x9, x21
  40df28:	b.cs	40df90 <ferror@plt+0xa6f0>  // b.hs, b.nlast
  40df2c:	mov	w1, #0x8                   	// #8
  40df30:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40df34:	ldr	x8, [x8, #696]
  40df38:	mov	x0, x19
  40df3c:	mov	x19, x9
  40df40:	blr	x8
  40df44:	mov	x23, x0
  40df48:	mov	w9, #0x8                   	// #8
  40df4c:	cbnz	x23, 40df60 <ferror@plt+0xa6c0>
  40df50:	b	40dfac <ferror@plt+0xa70c>
  40df54:	mov	x23, x0
  40df58:	mov	w9, #0x4                   	// #4
  40df5c:	cbz	x23, 40dfac <ferror@plt+0xa70c>
  40df60:	add	x10, x19, x9
  40df64:	cmp	x10, x21
  40df68:	mov	w1, w9
  40df6c:	b.cc	40df7c <ferror@plt+0xa6dc>  // b.lo, b.ul, b.last
  40df70:	cmp	x19, x21
  40df74:	b.cs	40df88 <ferror@plt+0xa6e8>  // b.hs, b.nlast
  40df78:	sub	w1, w21, w19
  40df7c:	sub	w8, w1, #0x1
  40df80:	cmp	w8, #0x7
  40df84:	b.ls	410268 <ferror@plt+0xc9c8>  // b.plast
  40df88:	mov	x0, xzr
  40df8c:	b	410290 <ferror@plt+0xc9f0>
  40df90:	cmp	x19, x21
  40df94:	b.cs	40dfa8 <ferror@plt+0xa708>  // b.hs, b.nlast
  40df98:	sub	w1, w21, w19
  40df9c:	sub	w8, w1, #0x1
  40dfa0:	cmp	w8, #0x7
  40dfa4:	b.ls	40df30 <ferror@plt+0xa690>  // b.plast
  40dfa8:	mov	x23, xzr
  40dfac:	ldr	w27, [sp, #44]
  40dfb0:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  40dfb4:	add	x19, x19, #0xf18
  40dfb8:	ldur	x8, [x29, #-24]
  40dfbc:	movi	v0.2d, #0x0
  40dfc0:	stp	q0, q0, [x19]
  40dfc4:	stp	q0, q0, [x19, #32]
  40dfc8:	stp	q0, q0, [x19, #64]
  40dfcc:	cbz	x8, 40e138 <ferror@plt+0xa898>
  40dfd0:	ldr	w0, [x8, #16]
  40dfd4:	mov	w1, #0x2                   	// #2
  40dfd8:	str	w0, [x19, #16]
  40dfdc:	bl	40afac <ferror@plt+0x770c>
  40dfe0:	ldr	w8, [x19, #16]
  40dfe4:	str	x0, [x19, #24]
  40dfe8:	mov	w1, #0x4                   	// #4
  40dfec:	mov	x0, x8
  40dff0:	bl	40afac <ferror@plt+0x770c>
  40dff4:	ldur	x8, [x29, #-24]
  40dff8:	str	x0, [x19, #32]
  40dffc:	ldr	w9, [x19, #16]
  40e000:	ldr	x0, [x19, #24]
  40e004:	ldr	x1, [x8, #24]
  40e008:	lsl	x2, x9, #1
  40e00c:	bl	402f70 <memcpy@plt>
  40e010:	ldur	x8, [x29, #-24]
  40e014:	ldr	w9, [x19, #16]
  40e018:	ldr	x0, [x19, #32]
  40e01c:	ldr	x1, [x8, #32]
  40e020:	lsl	x2, x9, #2
  40e024:	bl	402f70 <memcpy@plt>
  40e028:	ldur	x8, [x29, #-24]
  40e02c:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  40e030:	mov	x0, x19
  40e034:	ldr	x9, [x8, #40]
  40e038:	str	x9, [x19, #40]
  40e03c:	ldrb	w9, [x8, #94]
  40e040:	strb	w9, [x19, #94]
  40e044:	ldrb	w9, [x8, #94]
  40e048:	str	w9, [x10, #636]
  40e04c:	ldrb	w9, [x8, #95]
  40e050:	ldur	w10, [x29, #-12]
  40e054:	strb	w9, [x19, #95]
  40e058:	ldr	x9, [x8, #48]
  40e05c:	cmp	w10, #0x0
  40e060:	str	x9, [x19, #48]
  40e064:	ldr	w9, [x8, #72]
  40e068:	str	w9, [x19, #72]
  40e06c:	ldr	x9, [x8, #80]
  40e070:	str	x9, [x19, #80]
  40e074:	ldr	w8, [x8, #88]
  40e078:	sub	w9, w10, #0x1
  40e07c:	csel	w1, wzr, w9, eq  // eq = none
  40e080:	str	w8, [x19, #88]
  40e084:	bl	41fe14 <ferror@plt+0x1c574>
  40e088:	tbnz	w0, #31, 40e1c8 <ferror@plt+0xa928>
  40e08c:	ldur	x8, [x29, #-24]
  40e090:	ldrb	w1, [x8, #92]
  40e094:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  40e098:	strb	w1, [x8, #3956]
  40e09c:	cbz	w1, 40e0c8 <ferror@plt+0xa828>
  40e0a0:	and	w8, w1, #0x7
  40e0a4:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  40e0a8:	sub	w8, w8, #0x2
  40e0ac:	add	x9, x9, #0xfb8
  40e0b0:	add	x9, x9, w8, sxtw #2
  40e0b4:	cmp	w8, #0x3
  40e0b8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40e0bc:	add	x8, x8, #0x27c
  40e0c0:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  40e0c4:	ldr	w27, [x8]
  40e0c8:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  40e0cc:	ldrb	w9, [x8, #3959]
  40e0d0:	cbz	w9, 40e1ec <ferror@plt+0xa94c>
  40e0d4:	cmp	w9, #0x9
  40e0d8:	b.cc	40e104 <ferror@plt+0xa864>  // b.lo, b.ul, b.last
  40e0dc:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40e0e0:	mov	w2, #0x5                   	// #5
  40e0e4:	mov	x0, xzr
  40e0e8:	add	x1, x1, #0x887
  40e0ec:	bl	403700 <dcgettext@plt>
  40e0f0:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  40e0f4:	ldrb	w1, [x19, #3959]
  40e0f8:	bl	431394 <warn@@Base>
  40e0fc:	mov	w9, #0x4                   	// #4
  40e100:	strb	w9, [x19, #3959]
  40e104:	ldur	x8, [x29, #-8]
  40e108:	mov	w1, w9
  40e10c:	add	x10, x8, x9
  40e110:	cmp	x10, x21
  40e114:	b.cc	40e124 <ferror@plt+0xa884>  // b.lo, b.ul, b.last
  40e118:	cmp	x8, x21
  40e11c:	b.cs	40e130 <ferror@plt+0xa890>  // b.hs, b.nlast
  40e120:	sub	w1, w21, w8
  40e124:	sub	w10, w1, #0x1
  40e128:	cmp	w10, #0x7
  40e12c:	b.ls	40e1f4 <ferror@plt+0xa954>  // b.plast
  40e130:	str	xzr, [sp]
  40e134:	b	40e214 <ferror@plt+0xa974>
  40e138:	mov	x0, xzr
  40e13c:	mov	x1, x28
  40e140:	mov	w2, w22
  40e144:	bl	41aa68 <ferror@plt+0x171c8>
  40e148:	ldr	x8, [sp, #56]
  40e14c:	mov	x1, x0
  40e150:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40e154:	add	x0, x0, #0x85c
  40e158:	sub	x2, x20, x8
  40e15c:	bl	431394 <warn@@Base>
  40e160:	mov	w0, #0x2                   	// #2
  40e164:	str	wzr, [x19, #16]
  40e168:	bl	403290 <xmalloc@plt>
  40e16c:	str	x0, [x19, #24]
  40e170:	mov	w0, #0x4                   	// #4
  40e174:	bl	403290 <xmalloc@plt>
  40e178:	ldur	w8, [x29, #-12]
  40e17c:	str	x0, [x19, #32]
  40e180:	mov	x0, x19
  40e184:	sub	w9, w8, #0x1
  40e188:	cmp	w8, #0x0
  40e18c:	csel	w1, wzr, w9, eq  // eq = none
  40e190:	bl	41fe14 <ferror@plt+0x1c574>
  40e194:	tbnz	w0, #31, 40e1c8 <ferror@plt+0xa928>
  40e198:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40e19c:	ldr	w8, [x8, #636]
  40e1a0:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  40e1a4:	add	x9, x9, #0x850
  40e1a8:	mov	w1, wzr
  40e1ac:	str	xzr, [sp]
  40e1b0:	stur	x19, [x29, #-24]
  40e1b4:	str	x9, [x19, #40]
  40e1b8:	strb	wzr, [x19, #92]
  40e1bc:	strb	w8, [x19, #94]
  40e1c0:	strb	wzr, [x19, #95]
  40e1c4:	b	40e224 <ferror@plt+0xa984>
  40e1c8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40e1cc:	mov	w2, #0x5                   	// #5
  40e1d0:	mov	x0, xzr
  40e1d4:	add	x1, x1, #0x846
  40e1d8:	bl	403700 <dcgettext@plt>
  40e1dc:	bl	431394 <warn@@Base>
  40e1e0:	mov	w8, #0x1                   	// #1
  40e1e4:	cbz	w8, 40da9c <ferror@plt+0xa1fc>
  40e1e8:	b	410384 <ferror@plt+0xcae4>
  40e1ec:	str	xzr, [sp]
  40e1f0:	b	40e224 <ferror@plt+0xa984>
  40e1f4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40e1f8:	ldr	x9, [x9, #696]
  40e1fc:	mov	x0, x8
  40e200:	blr	x9
  40e204:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  40e208:	ldrb	w9, [x8, #3959]
  40e20c:	ldur	x8, [x29, #-8]
  40e210:	str	x0, [sp]
  40e214:	adrp	x10, 45a000 <_bfd_std_section+0x2110>
  40e218:	ldrb	w1, [x10, #3956]
  40e21c:	add	x8, x8, x9
  40e220:	stur	x8, [x29, #-8]
  40e224:	ldr	x2, [sp, #24]
  40e228:	sub	x0, x29, #0x8
  40e22c:	mov	x3, x21
  40e230:	bl	41f6fc <ferror@plt+0x1be5c>
  40e234:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  40e238:	cmp	w27, #0x9
  40e23c:	mov	w19, w27
  40e240:	str	x0, [x8, #3920]
  40e244:	str	w27, [sp, #36]
  40e248:	b.cc	40e27c <ferror@plt+0xa9dc>  // b.lo, b.ul, b.last
  40e24c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e250:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  40e254:	mov	w4, #0x5                   	// #5
  40e258:	mov	x0, xzr
  40e25c:	add	x1, x1, #0x1b5
  40e260:	add	x2, x2, #0x1fd
  40e264:	mov	x3, x19
  40e268:	bl	4035d0 <dcngettext@plt>
  40e26c:	ldr	w1, [sp, #36]
  40e270:	mov	w2, #0x8                   	// #8
  40e274:	mov	w27, #0x8                   	// #8
  40e278:	bl	4312d0 <error@@Base>
  40e27c:	ldur	x8, [x29, #-8]
  40e280:	add	x9, x8, w27, uxtw
  40e284:	cmp	x9, x21
  40e288:	b.cc	40e298 <ferror@plt+0xa9f8>  // b.lo, b.ul, b.last
  40e28c:	cmp	x8, x21
  40e290:	b.cs	40e2a4 <ferror@plt+0xaa04>  // b.hs, b.nlast
  40e294:	sub	w27, w21, w8
  40e298:	sub	w9, w27, #0x1
  40e29c:	cmp	w9, #0x7
  40e2a0:	b.ls	40e2ac <ferror@plt+0xaa0c>  // b.plast
  40e2a4:	mov	x0, xzr
  40e2a8:	b	40e2c4 <ferror@plt+0xaa24>
  40e2ac:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40e2b0:	ldr	x9, [x9, #696]
  40e2b4:	mov	x0, x8
  40e2b8:	mov	w1, w27
  40e2bc:	blr	x9
  40e2c0:	ldur	x8, [x29, #-8]
  40e2c4:	ldur	x9, [x29, #-24]
  40e2c8:	adrp	x10, 45a000 <_bfd_std_section+0x2110>
  40e2cc:	str	x0, [x10, #3928]
  40e2d0:	add	x0, x8, x19
  40e2d4:	stur	x0, [x29, #-8]
  40e2d8:	ldr	x8, [x9, #40]
  40e2dc:	ldrb	w8, [x8]
  40e2e0:	cmp	w8, #0x7a
  40e2e4:	b.ne	40e3a8 <ferror@plt+0xab08>  // b.any
  40e2e8:	sub	x3, x29, #0x34
  40e2ec:	sub	x4, x29, #0x38
  40e2f0:	mov	x1, x21
  40e2f4:	mov	w2, wzr
  40e2f8:	bl	40abec <ferror@plt+0x734c>
  40e2fc:	ldp	w8, w9, [x29, #-56]
  40e300:	ldur	x10, [x29, #-8]
  40e304:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e308:	add	x1, x1, #0xc61
  40e30c:	stur	x0, [x29, #-48]
  40e310:	add	x9, x10, x9
  40e314:	stur	x9, [x29, #-8]
  40e318:	tbnz	w8, #0, 40e328 <ferror@plt+0xaa88>
  40e31c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e320:	add	x1, x1, #0xc72
  40e324:	tbz	w8, #1, 40e338 <ferror@plt+0xaa98>
  40e328:	mov	w2, #0x5                   	// #5
  40e32c:	mov	x0, xzr
  40e330:	bl	403700 <dcgettext@plt>
  40e334:	bl	4312d0 <error@@Base>
  40e338:	ldur	x9, [x29, #-8]
  40e33c:	ldur	x8, [x29, #-48]
  40e340:	sub	x10, x21, x9
  40e344:	cmp	x8, x10
  40e348:	stur	x9, [x29, #-40]
  40e34c:	b.ls	40e3a0 <ferror@plt+0xab00>  // b.plast
  40e350:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40e354:	mov	w2, #0x5                   	// #5
  40e358:	mov	x0, xzr
  40e35c:	add	x1, x1, #0x8bc
  40e360:	bl	403700 <dcgettext@plt>
  40e364:	ldur	x1, [x29, #-48]
  40e368:	mov	x19, x0
  40e36c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  40e370:	add	x0, x0, #0xb63
  40e374:	mov	w2, wzr
  40e378:	bl	41aa68 <ferror@plt+0x171c8>
  40e37c:	ldur	x8, [x29, #-8]
  40e380:	mov	x1, x0
  40e384:	mov	x0, x19
  40e388:	sub	x2, x21, x8
  40e38c:	bl	431394 <warn@@Base>
  40e390:	mov	x8, xzr
  40e394:	mov	x9, x21
  40e398:	stur	x21, [x29, #-8]
  40e39c:	stp	xzr, xzr, [x29, #-48]
  40e3a0:	add	x8, x9, x8
  40e3a4:	stur	x8, [x29, #-8]
  40e3a8:	str	x26, [sp, #8]
  40e3ac:	mov	x26, x24
  40e3b0:	mov	x24, x25
  40e3b4:	adrp	x25, 45a000 <_bfd_std_section+0x2110>
  40e3b8:	add	x25, x25, #0xf76
  40e3bc:	ldrb	w2, [x25]
  40e3c0:	ldr	x27, [sp, #56]
  40e3c4:	mov	x0, xzr
  40e3c8:	mov	x1, x23
  40e3cc:	sub	x19, x20, x27
  40e3d0:	bl	41aa68 <ferror@plt+0x171c8>
  40e3d4:	mov	x20, x0
  40e3d8:	mov	x0, xzr
  40e3dc:	mov	x1, x28
  40e3e0:	mov	w2, w22
  40e3e4:	bl	41aa68 <ferror@plt+0x171c8>
  40e3e8:	ldur	x8, [x29, #-24]
  40e3ec:	mov	x3, x0
  40e3f0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40e3f4:	add	x0, x0, #0x8f5
  40e3f8:	ldr	x8, [x8, #8]
  40e3fc:	mov	x1, x19
  40e400:	mov	x2, x20
  40e404:	sub	x4, x8, x27
  40e408:	bl	4037a0 <printf@plt>
  40e40c:	ldrb	w8, [x25, #1]
  40e410:	cbz	w8, 40e424 <ferror@plt+0xab84>
  40e414:	ldr	x1, [sp]
  40e418:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40e41c:	add	x0, x0, #0x914
  40e420:	bl	4037a0 <printf@plt>
  40e424:	adrp	x27, 45a000 <_bfd_std_section+0x2110>
  40e428:	add	x27, x27, #0xf18
  40e42c:	ldr	x1, [x27, #56]
  40e430:	ldrb	w2, [x27, #94]
  40e434:	mov	x0, xzr
  40e438:	bl	41aa68 <ferror@plt+0x171c8>
  40e43c:	ldp	x8, x9, [x27, #56]
  40e440:	ldrb	w2, [x27, #94]
  40e444:	mov	x19, x0
  40e448:	mov	x0, xzr
  40e44c:	add	x1, x9, x8
  40e450:	bl	41aa68 <ferror@plt+0x171c8>
  40e454:	mov	x2, x0
  40e458:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40e45c:	add	x0, x0, #0x91b
  40e460:	mov	x1, x19
  40e464:	bl	4037a0 <printf@plt>
  40e468:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  40e46c:	ldr	w8, [x28, #664]
  40e470:	mov	x25, x24
  40e474:	cbnz	w8, 40e490 <ferror@plt+0xabf0>
  40e478:	ldur	x1, [x29, #-48]
  40e47c:	cbz	x1, 40e490 <ferror@plt+0xabf0>
  40e480:	ldur	x0, [x29, #-40]
  40e484:	bl	41ff30 <ferror@plt+0x1c690>
  40e488:	mov	w0, #0xa                   	// #10
  40e48c:	bl	403800 <putchar@plt>
  40e490:	mov	x24, x26
  40e494:	ldr	x26, [sp, #8]
  40e498:	ldr	x3, [sp, #64]
  40e49c:	ldur	x22, [x29, #-8]
  40e4a0:	cmp	x3, x22
  40e4a4:	b.ls	41021c <ferror@plt+0xc97c>  // b.plast
  40e4a8:	ldr	w8, [sp, #36]
  40e4ac:	mov	w23, w8
  40e4b0:	mov	x8, x22
  40e4b4:	add	x0, x8, #0x1
  40e4b8:	stur	x0, [x29, #-8]
  40e4bc:	ldrb	w9, [x8]
  40e4c0:	and	w10, w9, #0xc0
  40e4c4:	tst	w9, #0xc0
  40e4c8:	csel	w10, w9, w10, eq  // eq = none
  40e4cc:	sub	w11, w10, #0x1
  40e4d0:	cmp	w11, #0x2e
  40e4d4:	b.hi	40e5c8 <ferror@plt+0xad28>  // b.pmore
  40e4d8:	adrp	x12, 436000 <warn@@Base+0x4c6c>
  40e4dc:	add	x12, x12, #0x990
  40e4e0:	adr	x9, 40e4f0 <ferror@plt+0xac50>
  40e4e4:	ldrb	w10, [x12, x11]
  40e4e8:	add	x9, x9, x10, lsl #2
  40e4ec:	br	x9
  40e4f0:	sub	x3, x29, #0x34
  40e4f4:	sub	x4, x29, #0x38
  40e4f8:	mov	x1, x21
  40e4fc:	mov	w2, wzr
  40e500:	bl	40abec <ferror@plt+0x734c>
  40e504:	ldp	w8, w9, [x29, #-56]
  40e508:	ldur	x10, [x29, #-8]
  40e50c:	mov	x19, x0
  40e510:	add	x9, x10, x9
  40e514:	lsr	x10, x0, #32
  40e518:	stur	x9, [x29, #-8]
  40e51c:	cbz	x10, 40e528 <ferror@plt+0xac88>
  40e520:	orr	w8, w8, #0x2
  40e524:	stur	w8, [x29, #-56]
  40e528:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e52c:	add	x1, x1, #0xc61
  40e530:	tbnz	w8, #0, 40e540 <ferror@plt+0xaca0>
  40e534:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e538:	add	x1, x1, #0xc72
  40e53c:	tbz	w8, #1, 40e550 <ferror@plt+0xacb0>
  40e540:	mov	w2, #0x5                   	// #5
  40e544:	mov	x0, xzr
  40e548:	bl	403700 <dcgettext@plt>
  40e54c:	bl	4312d0 <error@@Base>
  40e550:	ldur	x0, [x29, #-8]
  40e554:	sub	x3, x29, #0x34
  40e558:	mov	x1, x21
  40e55c:	mov	w2, wzr
  40e560:	b	40e758 <ferror@plt+0xaeb8>
  40e564:	sub	x3, x29, #0x34
  40e568:	sub	x4, x29, #0x38
  40e56c:	mov	x1, x21
  40e570:	mov	w2, wzr
  40e574:	bl	40abec <ferror@plt+0x734c>
  40e578:	ldp	w8, w9, [x29, #-56]
  40e57c:	ldur	x10, [x29, #-8]
  40e580:	mov	x19, x0
  40e584:	add	x9, x10, x9
  40e588:	lsr	x10, x0, #32
  40e58c:	stur	x9, [x29, #-8]
  40e590:	cbz	x10, 40e59c <ferror@plt+0xacfc>
  40e594:	orr	w8, w8, #0x2
  40e598:	stur	w8, [x29, #-56]
  40e59c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e5a0:	add	x1, x1, #0xc61
  40e5a4:	tbnz	w8, #0, 40e5b4 <ferror@plt+0xad14>
  40e5a8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e5ac:	add	x1, x1, #0xc72
  40e5b0:	tbz	w8, #1, 40e770 <ferror@plt+0xaed0>
  40e5b4:	mov	w2, #0x5                   	// #5
  40e5b8:	mov	x0, xzr
  40e5bc:	bl	403700 <dcgettext@plt>
  40e5c0:	bl	4312d0 <error@@Base>
  40e5c4:	b	40e770 <ferror@plt+0xaed0>
  40e5c8:	cmp	w10, #0xc0
  40e5cc:	and	x19, x9, #0x3f
  40e5d0:	b.eq	40e8b4 <ferror@plt+0xb014>  // b.none
  40e5d4:	cmp	w10, #0x80
  40e5d8:	b.ne	40e89c <ferror@plt+0xaffc>  // b.any
  40e5dc:	sub	x3, x29, #0x34
  40e5e0:	mov	x1, x21
  40e5e4:	mov	w2, wzr
  40e5e8:	mov	x4, xzr
  40e5ec:	bl	40abec <ferror@plt+0x734c>
  40e5f0:	ldur	w8, [x29, #-52]
  40e5f4:	ldur	x9, [x29, #-8]
  40e5f8:	mov	x0, x27
  40e5fc:	mov	w1, w19
  40e600:	add	x8, x9, x8
  40e604:	stur	x8, [x29, #-8]
  40e608:	bl	41fe14 <ferror@plt+0x1c574>
  40e60c:	ldr	x3, [sp, #64]
  40e610:	tbnz	w0, #31, 40e89c <ferror@plt+0xaffc>
  40e614:	ldr	x8, [x27, #24]
  40e618:	mov	w9, #0x7                   	// #7
  40e61c:	strh	w9, [x8, x19, lsl #1]
  40e620:	b	40e89c <ferror@plt+0xaffc>
  40e624:	sub	x3, x29, #0x34
  40e628:	sub	x4, x29, #0x38
  40e62c:	mov	x1, x21
  40e630:	mov	w2, wzr
  40e634:	bl	40abec <ferror@plt+0x734c>
  40e638:	ldp	w8, w9, [x29, #-56]
  40e63c:	ldur	x10, [x29, #-8]
  40e640:	mov	x20, x0
  40e644:	add	x9, x10, x9
  40e648:	lsr	x10, x0, #32
  40e64c:	stur	x9, [x29, #-8]
  40e650:	cbz	x10, 40e65c <ferror@plt+0xadbc>
  40e654:	orr	w8, w8, #0x2
  40e658:	stur	w8, [x29, #-56]
  40e65c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e660:	add	x1, x1, #0xc61
  40e664:	tbnz	w8, #0, 40e674 <ferror@plt+0xadd4>
  40e668:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e66c:	add	x1, x1, #0xc72
  40e670:	tbz	w8, #1, 40e684 <ferror@plt+0xade4>
  40e674:	mov	w2, #0x5                   	// #5
  40e678:	mov	x0, xzr
  40e67c:	bl	403700 <dcgettext@plt>
  40e680:	bl	4312d0 <error@@Base>
  40e684:	ldur	x0, [x29, #-8]
  40e688:	sub	x3, x29, #0x34
  40e68c:	sub	x4, x29, #0x38
  40e690:	mov	x1, x21
  40e694:	mov	w2, wzr
  40e698:	bl	40abec <ferror@plt+0x734c>
  40e69c:	ldp	w8, w9, [x29, #-56]
  40e6a0:	ldur	x10, [x29, #-8]
  40e6a4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e6a8:	mov	x19, x0
  40e6ac:	add	x1, x1, #0xc61
  40e6b0:	add	x9, x10, x9
  40e6b4:	stur	x9, [x29, #-8]
  40e6b8:	tbnz	w8, #0, 40e6c8 <ferror@plt+0xae28>
  40e6bc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e6c0:	add	x1, x1, #0xc72
  40e6c4:	tbz	w8, #1, 40e6d8 <ferror@plt+0xae38>
  40e6c8:	mov	w2, #0x5                   	// #5
  40e6cc:	mov	x0, xzr
  40e6d0:	bl	403700 <dcgettext@plt>
  40e6d4:	bl	4312d0 <error@@Base>
  40e6d8:	tbnz	x19, #63, 40e8d8 <ferror@plt+0xb038>
  40e6dc:	ldur	x8, [x29, #-8]
  40e6e0:	add	x8, x8, x19
  40e6e4:	b	40e8f8 <ferror@plt+0xb058>
  40e6e8:	sub	x3, x29, #0x34
  40e6ec:	sub	x4, x29, #0x38
  40e6f0:	mov	x1, x21
  40e6f4:	mov	w2, wzr
  40e6f8:	bl	40abec <ferror@plt+0x734c>
  40e6fc:	ldp	w8, w9, [x29, #-56]
  40e700:	ldur	x10, [x29, #-8]
  40e704:	mov	x19, x0
  40e708:	add	x9, x10, x9
  40e70c:	lsr	x10, x0, #32
  40e710:	stur	x9, [x29, #-8]
  40e714:	cbz	x10, 40e720 <ferror@plt+0xae80>
  40e718:	orr	w8, w8, #0x2
  40e71c:	stur	w8, [x29, #-56]
  40e720:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e724:	add	x1, x1, #0xc61
  40e728:	tbnz	w8, #0, 40e738 <ferror@plt+0xae98>
  40e72c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e730:	add	x1, x1, #0xc72
  40e734:	tbz	w8, #1, 40e748 <ferror@plt+0xaea8>
  40e738:	mov	w2, #0x5                   	// #5
  40e73c:	mov	x0, xzr
  40e740:	bl	403700 <dcgettext@plt>
  40e744:	bl	4312d0 <error@@Base>
  40e748:	ldur	x0, [x29, #-8]
  40e74c:	sub	x3, x29, #0x34
  40e750:	mov	w2, #0x1                   	// #1
  40e754:	mov	x1, x21
  40e758:	mov	x4, xzr
  40e75c:	bl	40abec <ferror@plt+0x734c>
  40e760:	ldur	w8, [x29, #-52]
  40e764:	ldur	x9, [x29, #-8]
  40e768:	add	x8, x9, x8
  40e76c:	stur	x8, [x29, #-8]
  40e770:	mov	x0, x27
  40e774:	mov	w1, w19
  40e778:	bl	41fe14 <ferror@plt+0x1c574>
  40e77c:	ldr	x3, [sp, #64]
  40e780:	tbnz	w0, #31, 40e89c <ferror@plt+0xaffc>
  40e784:	ldr	x8, [x27, #24]
  40e788:	and	x9, x19, #0xffffffff
  40e78c:	mov	w10, #0x7                   	// #7
  40e790:	strh	w10, [x8, x9, lsl #1]
  40e794:	b	40e89c <ferror@plt+0xaffc>
  40e798:	add	x8, x0, x23
  40e79c:	b	40e898 <ferror@plt+0xaff8>
  40e7a0:	add	x8, x8, #0x2
  40e7a4:	b	40e898 <ferror@plt+0xaff8>
  40e7a8:	add	x8, x8, #0x3
  40e7ac:	b	40e898 <ferror@plt+0xaff8>
  40e7b0:	add	x8, x8, #0x5
  40e7b4:	b	40e898 <ferror@plt+0xaff8>
  40e7b8:	sub	x3, x29, #0x34
  40e7bc:	mov	x1, x21
  40e7c0:	mov	w2, wzr
  40e7c4:	mov	x4, xzr
  40e7c8:	bl	40abec <ferror@plt+0x734c>
  40e7cc:	ldur	w8, [x29, #-52]
  40e7d0:	ldur	x9, [x29, #-8]
  40e7d4:	add	x0, x9, x8
  40e7d8:	stur	x0, [x29, #-8]
  40e7dc:	sub	x3, x29, #0x34
  40e7e0:	mov	x1, x21
  40e7e4:	mov	w2, wzr
  40e7e8:	b	40e880 <ferror@plt+0xafe0>
  40e7ec:	sub	x3, x29, #0x34
  40e7f0:	sub	x4, x29, #0x38
  40e7f4:	mov	x1, x21
  40e7f8:	mov	w2, wzr
  40e7fc:	bl	40abec <ferror@plt+0x734c>
  40e800:	ldp	w8, w9, [x29, #-56]
  40e804:	ldur	x10, [x29, #-8]
  40e808:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e80c:	mov	x19, x0
  40e810:	add	x1, x1, #0xc61
  40e814:	add	x9, x10, x9
  40e818:	stur	x9, [x29, #-8]
  40e81c:	tbnz	w8, #0, 40e82c <ferror@plt+0xaf8c>
  40e820:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40e824:	add	x1, x1, #0xc72
  40e828:	tbz	w8, #1, 40e83c <ferror@plt+0xaf9c>
  40e82c:	mov	w2, #0x5                   	// #5
  40e830:	mov	x0, xzr
  40e834:	bl	403700 <dcgettext@plt>
  40e838:	bl	4312d0 <error@@Base>
  40e83c:	tbnz	x19, #63, 40e91c <ferror@plt+0xb07c>
  40e840:	ldur	x8, [x29, #-8]
  40e844:	ldr	x3, [sp, #64]
  40e848:	add	x8, x8, x19
  40e84c:	b	40e898 <ferror@plt+0xaff8>
  40e850:	sub	x3, x29, #0x34
  40e854:	mov	x1, x21
  40e858:	mov	w2, wzr
  40e85c:	mov	x4, xzr
  40e860:	bl	40abec <ferror@plt+0x734c>
  40e864:	ldur	w8, [x29, #-52]
  40e868:	ldur	x9, [x29, #-8]
  40e86c:	add	x0, x9, x8
  40e870:	stur	x0, [x29, #-8]
  40e874:	sub	x3, x29, #0x34
  40e878:	mov	w2, #0x1                   	// #1
  40e87c:	mov	x1, x21
  40e880:	mov	x4, xzr
  40e884:	bl	40abec <ferror@plt+0x734c>
  40e888:	ldur	w8, [x29, #-52]
  40e88c:	ldur	x9, [x29, #-8]
  40e890:	ldr	x3, [sp, #64]
  40e894:	add	x8, x9, x8
  40e898:	stur	x8, [x29, #-8]
  40e89c:	ldur	x8, [x29, #-8]
  40e8a0:	cmp	x8, x3
  40e8a4:	b.cc	40e4b4 <ferror@plt+0xac14>  // b.lo, b.ul, b.last
  40e8a8:	b	40e944 <ferror@plt+0xb0a4>
  40e8ac:	add	x8, x8, #0x9
  40e8b0:	b	40e898 <ferror@plt+0xaff8>
  40e8b4:	mov	x0, x27
  40e8b8:	mov	w1, w19
  40e8bc:	bl	41fe14 <ferror@plt+0x1c574>
  40e8c0:	ldr	x3, [sp, #64]
  40e8c4:	tbnz	w0, #31, 40e89c <ferror@plt+0xaffc>
  40e8c8:	ldr	x8, [x27, #24]
  40e8cc:	mov	w9, #0x7                   	// #7
  40e8d0:	strh	w9, [x8, w19, uxtw #1]
  40e8d4:	b	40e89c <ferror@plt+0xaffc>
  40e8d8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40e8dc:	mov	w2, #0x5                   	// #5
  40e8e0:	mov	x0, xzr
  40e8e4:	add	x1, x1, #0x94a
  40e8e8:	bl	403700 <dcgettext@plt>
  40e8ec:	mov	x1, x19
  40e8f0:	bl	431394 <warn@@Base>
  40e8f4:	ldr	x8, [sp, #64]
  40e8f8:	mov	x0, x27
  40e8fc:	mov	w1, w20
  40e900:	stur	x8, [x29, #-8]
  40e904:	bl	41fe14 <ferror@plt+0x1c574>
  40e908:	ldr	x3, [sp, #64]
  40e90c:	tbnz	w0, #31, 40e89c <ferror@plt+0xaffc>
  40e910:	ldr	x8, [x27, #24]
  40e914:	and	x9, x20, #0xffffffff
  40e918:	b	40e78c <ferror@plt+0xaeec>
  40e91c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40e920:	mov	w2, #0x5                   	// #5
  40e924:	mov	x0, xzr
  40e928:	add	x1, x1, #0x923
  40e92c:	bl	403700 <dcgettext@plt>
  40e930:	mov	x1, x19
  40e934:	bl	431394 <warn@@Base>
  40e938:	ldr	x3, [sp, #64]
  40e93c:	stur	x3, [x29, #-8]
  40e940:	b	40e89c <ferror@plt+0xaffc>
  40e944:	cmp	x3, x22
  40e948:	stur	x22, [x29, #-8]
  40e94c:	b.ls	41021c <ferror@plt+0xc97c>  // b.plast
  40e950:	mov	w23, #0x1                   	// #1
  40e954:	add	x8, x22, #0x1
  40e958:	stur	x8, [x29, #-8]
  40e95c:	ldrb	w9, [x22]
  40e960:	and	w10, w9, #0xc0
  40e964:	tst	w9, #0xc0
  40e968:	csel	w19, w9, w10, eq  // eq = none
  40e96c:	cmp	w19, #0x0
  40e970:	csel	w23, w23, wzr, eq  // eq = none
  40e974:	cmp	w19, #0x40
  40e978:	and	x20, x9, #0x3f
  40e97c:	b.hi	40e9ac <ferror@plt+0xb10c>  // b.pmore
  40e980:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  40e984:	add	x11, x11, #0x9c0
  40e988:	adr	x9, 40e998 <ferror@plt+0xb0f8>
  40e98c:	ldrh	w10, [x11, x19, lsl #1]
  40e990:	add	x9, x9, x10, lsl #2
  40e994:	br	x9
  40e998:	ldr	w8, [x28, #664]
  40e99c:	cbnz	w8, 4101b0 <ferror@plt+0xc910>
  40e9a0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  40e9a4:	add	x0, x0, #0x2ca
  40e9a8:	b	40f178 <ferror@plt+0xb8d8>
  40e9ac:	cmp	w19, #0x80
  40e9b0:	b.eq	40f22c <ferror@plt+0xb98c>  // b.none
  40e9b4:	cmp	w19, #0xc0
  40e9b8:	b.ne	40ea58 <ferror@plt+0xb1b8>  // b.any
  40e9bc:	ldr	w8, [x27, #16]
  40e9c0:	ldr	w9, [x28, #664]
  40e9c4:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40e9c8:	add	x10, x10, #0x850
  40e9cc:	cmp	w20, w8
  40e9d0:	ldr	x8, [sp, #48]
  40e9d4:	csel	x19, x10, x8, cc  // cc = lo, ul, last
  40e9d8:	cbz	w9, 40e9e4 <ferror@plt+0xb144>
  40e9dc:	ldrb	w8, [x19]
  40e9e0:	cbz	w8, 40ea0c <ferror@plt+0xb16c>
  40e9e4:	mov	w0, w20
  40e9e8:	mov	w1, wzr
  40e9ec:	bl	41f664 <ferror@plt+0x1bdc4>
  40e9f0:	mov	x2, x0
  40e9f4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40e9f8:	add	x0, x0, #0x9af
  40e9fc:	mov	x1, x19
  40ea00:	bl	4037a0 <printf@plt>
  40ea04:	ldrb	w8, [x19]
  40ea08:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40ea0c:	ldur	x8, [x29, #-24]
  40ea10:	ldr	w9, [x8, #16]
  40ea14:	cmp	w20, w9
  40ea18:	b.cs	4101e0 <ferror@plt+0xc940>  // b.hs, b.nlast
  40ea1c:	ldr	x9, [x8, #24]
  40ea20:	ldr	w10, [x28, #664]
  40ea24:	ldr	x3, [sp, #64]
  40ea28:	ldrh	w9, [x9, w20, uxtw #1]
  40ea2c:	cbz	w10, 40ea3c <ferror@plt+0xb19c>
  40ea30:	mov	w10, #0xffff                	// #65535
  40ea34:	cmp	w9, w10
  40ea38:	b.eq	4101e4 <ferror@plt+0xc944>  // b.none
  40ea3c:	ldr	x10, [x27, #24]
  40ea40:	strh	w9, [x10, x20, lsl #1]
  40ea44:	ldr	x8, [x8, #32]
  40ea48:	ldr	x9, [x27, #32]
  40ea4c:	ldr	w8, [x8, x20, lsl #2]
  40ea50:	str	w8, [x9, x20, lsl #2]
  40ea54:	b	4101b0 <ferror@plt+0xc910>
  40ea58:	sub	w8, w19, #0x1c
  40ea5c:	mov	w2, #0x5                   	// #5
  40ea60:	cmp	w8, #0x23
  40ea64:	b.hi	40f2f8 <ferror@plt+0xba58>  // b.pmore
  40ea68:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40ea6c:	mov	x0, xzr
  40ea70:	add	x1, x1, #0xd7c
  40ea74:	bl	403700 <dcgettext@plt>
  40ea78:	mov	w1, w19
  40ea7c:	bl	4037a0 <printf@plt>
  40ea80:	b	40f310 <ferror@plt+0xba70>
  40ea84:	ldrb	w1, [x27, #92]
  40ea88:	ldr	x2, [sp, #24]
  40ea8c:	sub	x0, x29, #0x8
  40ea90:	bl	41f6fc <ferror@plt+0x1be5c>
  40ea94:	ldr	w8, [x28, #664]
  40ea98:	mov	x19, x0
  40ea9c:	cbz	w8, 410024 <ferror@plt+0xc784>
  40eaa0:	sub	x1, x29, #0x1c
  40eaa4:	sub	x2, x29, #0xc
  40eaa8:	mov	x0, x27
  40eaac:	bl	41ff74 <ferror@plt+0x1c6d4>
  40eab0:	b	410044 <ferror@plt+0xc7a4>
  40eab4:	add	x9, x22, #0x2
  40eab8:	cmp	x9, x21
  40eabc:	b.cs	40f31c <ferror@plt+0xba7c>  // b.hs, b.nlast
  40eac0:	mov	w1, #0x1                   	// #1
  40eac4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40eac8:	ldr	x9, [x9, #696]
  40eacc:	mov	x0, x8
  40ead0:	blr	x9
  40ead4:	ldur	x8, [x29, #-8]
  40ead8:	mov	x19, x0
  40eadc:	b	40f338 <ferror@plt+0xba98>
  40eae0:	add	x9, x22, #0x3
  40eae4:	cmp	x9, x3
  40eae8:	b.cs	40f374 <ferror@plt+0xbad4>  // b.hs, b.nlast
  40eaec:	mov	w1, #0x2                   	// #2
  40eaf0:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40eaf4:	ldr	x9, [x9, #696]
  40eaf8:	mov	x0, x8
  40eafc:	blr	x9
  40eb00:	ldur	x8, [x29, #-8]
  40eb04:	mov	x19, x0
  40eb08:	b	40f390 <ferror@plt+0xbaf0>
  40eb0c:	add	x9, x22, #0x5
  40eb10:	cmp	x9, x3
  40eb14:	b.cs	40f3cc <ferror@plt+0xbb2c>  // b.hs, b.nlast
  40eb18:	mov	w1, #0x4                   	// #4
  40eb1c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40eb20:	ldr	x9, [x9, #696]
  40eb24:	mov	x0, x8
  40eb28:	blr	x9
  40eb2c:	ldur	x8, [x29, #-8]
  40eb30:	mov	x19, x0
  40eb34:	b	40f3e8 <ferror@plt+0xbb48>
  40eb38:	sub	x3, x29, #0x34
  40eb3c:	sub	x4, x29, #0x38
  40eb40:	mov	x0, x8
  40eb44:	mov	x1, x21
  40eb48:	mov	w2, wzr
  40eb4c:	bl	40abec <ferror@plt+0x734c>
  40eb50:	ldp	w8, w9, [x29, #-56]
  40eb54:	ldur	x10, [x29, #-8]
  40eb58:	mov	x20, x0
  40eb5c:	add	x9, x10, x9
  40eb60:	lsr	x10, x0, #32
  40eb64:	stur	x9, [x29, #-8]
  40eb68:	cbz	x10, 40eb74 <ferror@plt+0xb2d4>
  40eb6c:	orr	w8, w8, #0x2
  40eb70:	stur	w8, [x29, #-56]
  40eb74:	tbnz	w8, #0, 40f424 <ferror@plt+0xbb84>
  40eb78:	tbz	w8, #1, 40f43c <ferror@plt+0xbb9c>
  40eb7c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40eb80:	add	x1, x1, #0xc72
  40eb84:	b	40f42c <ferror@plt+0xbb8c>
  40eb88:	sub	x3, x29, #0x34
  40eb8c:	sub	x4, x29, #0x38
  40eb90:	mov	x0, x8
  40eb94:	mov	x1, x21
  40eb98:	mov	w2, wzr
  40eb9c:	bl	40abec <ferror@plt+0x734c>
  40eba0:	ldp	w8, w9, [x29, #-56]
  40eba4:	ldur	x10, [x29, #-8]
  40eba8:	mov	x19, x0
  40ebac:	add	x9, x10, x9
  40ebb0:	lsr	x10, x0, #32
  40ebb4:	stur	x9, [x29, #-8]
  40ebb8:	cbz	x10, 40ebc4 <ferror@plt+0xb324>
  40ebbc:	orr	w8, w8, #0x2
  40ebc0:	stur	w8, [x29, #-56]
  40ebc4:	tbnz	w8, #0, 40f47c <ferror@plt+0xbbdc>
  40ebc8:	tbz	w8, #1, 40f494 <ferror@plt+0xbbf4>
  40ebcc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ebd0:	add	x1, x1, #0xc72
  40ebd4:	b	40f484 <ferror@plt+0xbbe4>
  40ebd8:	sub	x3, x29, #0x34
  40ebdc:	sub	x4, x29, #0x38
  40ebe0:	mov	x0, x8
  40ebe4:	mov	x1, x21
  40ebe8:	mov	w2, wzr
  40ebec:	bl	40abec <ferror@plt+0x734c>
  40ebf0:	ldp	w8, w9, [x29, #-56]
  40ebf4:	ldur	x10, [x29, #-8]
  40ebf8:	mov	x19, x0
  40ebfc:	add	x9, x10, x9
  40ec00:	lsr	x10, x0, #32
  40ec04:	stur	x9, [x29, #-8]
  40ec08:	cbz	x10, 40ec14 <ferror@plt+0xb374>
  40ec0c:	orr	w8, w8, #0x2
  40ec10:	stur	w8, [x29, #-56]
  40ec14:	tbnz	w8, #0, 40f51c <ferror@plt+0xbc7c>
  40ec18:	tbz	w8, #1, 40f534 <ferror@plt+0xbc94>
  40ec1c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ec20:	add	x1, x1, #0xc72
  40ec24:	b	40f524 <ferror@plt+0xbc84>
  40ec28:	sub	x3, x29, #0x34
  40ec2c:	sub	x4, x29, #0x38
  40ec30:	mov	x0, x8
  40ec34:	mov	x1, x21
  40ec38:	mov	w2, wzr
  40ec3c:	bl	40abec <ferror@plt+0x734c>
  40ec40:	ldp	w8, w9, [x29, #-56]
  40ec44:	ldur	x10, [x29, #-8]
  40ec48:	mov	x19, x0
  40ec4c:	add	x9, x10, x9
  40ec50:	lsr	x10, x0, #32
  40ec54:	stur	x9, [x29, #-8]
  40ec58:	cbz	x10, 40ec64 <ferror@plt+0xb3c4>
  40ec5c:	orr	w8, w8, #0x2
  40ec60:	stur	w8, [x29, #-56]
  40ec64:	tbnz	w8, #0, 40f594 <ferror@plt+0xbcf4>
  40ec68:	tbz	w8, #1, 40f5ac <ferror@plt+0xbd0c>
  40ec6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ec70:	add	x1, x1, #0xc72
  40ec74:	b	40f59c <ferror@plt+0xbcfc>
  40ec78:	sub	x3, x29, #0x34
  40ec7c:	sub	x4, x29, #0x38
  40ec80:	mov	x0, x8
  40ec84:	mov	x1, x21
  40ec88:	mov	w2, wzr
  40ec8c:	bl	40abec <ferror@plt+0x734c>
  40ec90:	ldp	w8, w9, [x29, #-56]
  40ec94:	ldur	x10, [x29, #-8]
  40ec98:	mov	x20, x0
  40ec9c:	add	x9, x10, x9
  40eca0:	lsr	x10, x0, #32
  40eca4:	stur	x9, [x29, #-8]
  40eca8:	cbz	x10, 40ecb4 <ferror@plt+0xb414>
  40ecac:	orr	w8, w8, #0x2
  40ecb0:	stur	w8, [x29, #-56]
  40ecb4:	tbnz	w8, #0, 40f618 <ferror@plt+0xbd78>
  40ecb8:	tbz	w8, #1, 40f630 <ferror@plt+0xbd90>
  40ecbc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ecc0:	add	x1, x1, #0xc72
  40ecc4:	b	40f620 <ferror@plt+0xbd80>
  40ecc8:	ldr	w8, [x28, #664]
  40eccc:	cbnz	w8, 40ecdc <ferror@plt+0xb43c>
  40ecd0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  40ecd4:	add	x0, x0, #0x30e
  40ecd8:	bl	403450 <puts@plt>
  40ecdc:	mov	w0, #0x60                  	// #96
  40ece0:	bl	403290 <xmalloc@plt>
  40ece4:	ldr	x8, [x27, #80]
  40ece8:	mov	x19, x0
  40ecec:	mov	w1, #0x2                   	// #2
  40ecf0:	str	x8, [x0, #80]
  40ecf4:	ldr	w8, [x27, #72]
  40ecf8:	str	w8, [x0, #72]
  40ecfc:	ldr	w8, [x27, #88]
  40ed00:	str	w8, [x0, #88]
  40ed04:	ldrb	w8, [x27, #93]
  40ed08:	strb	w8, [x0, #93]
  40ed0c:	ldr	w0, [x27, #16]
  40ed10:	str	w0, [x19, #16]
  40ed14:	bl	40afac <ferror@plt+0x770c>
  40ed18:	ldr	w8, [x19, #16]
  40ed1c:	str	x0, [x19, #24]
  40ed20:	mov	w1, #0x4                   	// #4
  40ed24:	mov	x0, x8
  40ed28:	bl	40afac <ferror@plt+0x770c>
  40ed2c:	str	x0, [x19, #32]
  40ed30:	ldr	w8, [x19, #16]
  40ed34:	ldr	x0, [x19, #24]
  40ed38:	ldr	x1, [x27, #24]
  40ed3c:	lsl	x2, x8, #1
  40ed40:	bl	402f70 <memcpy@plt>
  40ed44:	ldr	w8, [x19, #16]
  40ed48:	ldr	x0, [x19, #32]
  40ed4c:	ldr	x1, [x27, #32]
  40ed50:	lsl	x2, x8, #2
  40ed54:	bl	402f70 <memcpy@plt>
  40ed58:	str	x24, [x19]
  40ed5c:	b	4101a8 <ferror@plt+0xc908>
  40ed60:	ldr	w8, [x28, #664]
  40ed64:	cbz	w8, 410050 <ferror@plt+0xc7b0>
  40ed68:	cbz	x24, 410064 <ferror@plt+0xc7c4>
  40ed6c:	ldr	x8, [x24, #80]
  40ed70:	ldr	x19, [x24]
  40ed74:	mov	x0, x27
  40ed78:	str	x8, [x27, #80]
  40ed7c:	ldr	w8, [x24, #72]
  40ed80:	str	w8, [x27, #72]
  40ed84:	ldr	w8, [x24, #88]
  40ed88:	str	w8, [x27, #88]
  40ed8c:	ldrb	w8, [x24, #93]
  40ed90:	strb	w8, [x27, #93]
  40ed94:	ldr	w8, [x24, #16]
  40ed98:	sub	w1, w8, #0x1
  40ed9c:	bl	41fe14 <ferror@plt+0x1c574>
  40eda0:	tbnz	w0, #31, 41018c <ferror@plt+0xc8ec>
  40eda4:	ldr	w8, [x24, #16]
  40eda8:	ldr	x0, [x27, #24]
  40edac:	ldr	x1, [x24, #24]
  40edb0:	lsl	x2, x8, #1
  40edb4:	bl	402f70 <memcpy@plt>
  40edb8:	ldr	w8, [x24, #16]
  40edbc:	ldr	x0, [x27, #32]
  40edc0:	ldr	x1, [x24, #32]
  40edc4:	lsl	x2, x8, #2
  40edc8:	bl	402f70 <memcpy@plt>
  40edcc:	ldr	x0, [x24, #24]
  40edd0:	bl	403510 <free@plt>
  40edd4:	ldr	x0, [x24, #32]
  40edd8:	bl	403510 <free@plt>
  40eddc:	mov	x0, x24
  40ede0:	bl	403510 <free@plt>
  40ede4:	b	4101a8 <ferror@plt+0xc908>
  40ede8:	sub	x3, x29, #0x34
  40edec:	sub	x4, x29, #0x38
  40edf0:	mov	x0, x8
  40edf4:	mov	x1, x21
  40edf8:	mov	w2, wzr
  40edfc:	bl	40abec <ferror@plt+0x734c>
  40ee00:	ldur	w8, [x29, #-52]
  40ee04:	ldur	x9, [x29, #-8]
  40ee08:	add	x8, x9, x8
  40ee0c:	stur	x8, [x29, #-8]
  40ee10:	str	w0, [x27, #72]
  40ee14:	ldur	w8, [x29, #-56]
  40ee18:	lsr	x9, x0, #32
  40ee1c:	cbz	x9, 40ee28 <ferror@plt+0xb588>
  40ee20:	orr	w8, w8, #0x2
  40ee24:	stur	w8, [x29, #-56]
  40ee28:	tbnz	w8, #0, 40f670 <ferror@plt+0xbdd0>
  40ee2c:	tbz	w8, #1, 40f688 <ferror@plt+0xbde8>
  40ee30:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ee34:	add	x1, x1, #0xc72
  40ee38:	b	40f678 <ferror@plt+0xbdd8>
  40ee3c:	sub	x3, x29, #0x34
  40ee40:	sub	x4, x29, #0x38
  40ee44:	mov	x0, x8
  40ee48:	mov	x1, x21
  40ee4c:	mov	w2, wzr
  40ee50:	bl	40abec <ferror@plt+0x734c>
  40ee54:	ldur	w8, [x29, #-52]
  40ee58:	ldur	x9, [x29, #-8]
  40ee5c:	add	x8, x9, x8
  40ee60:	stur	x8, [x29, #-8]
  40ee64:	str	w0, [x27, #72]
  40ee68:	ldur	w8, [x29, #-56]
  40ee6c:	lsr	x9, x0, #32
  40ee70:	cbz	x9, 40ee7c <ferror@plt+0xb5dc>
  40ee74:	orr	w8, w8, #0x2
  40ee78:	stur	w8, [x29, #-56]
  40ee7c:	tbnz	w8, #0, 40f6cc <ferror@plt+0xbe2c>
  40ee80:	tbz	w8, #1, 40f6e4 <ferror@plt+0xbe44>
  40ee84:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ee88:	add	x1, x1, #0xc72
  40ee8c:	b	40f6d4 <ferror@plt+0xbe34>
  40ee90:	sub	x3, x29, #0x34
  40ee94:	sub	x4, x29, #0x38
  40ee98:	mov	x0, x8
  40ee9c:	mov	x1, x21
  40eea0:	mov	w2, wzr
  40eea4:	bl	40abec <ferror@plt+0x734c>
  40eea8:	ldur	w8, [x29, #-52]
  40eeac:	ldur	x9, [x29, #-8]
  40eeb0:	add	x8, x9, x8
  40eeb4:	stur	x8, [x29, #-8]
  40eeb8:	str	x0, [x27, #80]
  40eebc:	ldur	w8, [x29, #-56]
  40eec0:	tbnz	w8, #0, 40f70c <ferror@plt+0xbe6c>
  40eec4:	tbz	w8, #1, 40f724 <ferror@plt+0xbe84>
  40eec8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40eecc:	add	x1, x1, #0xc72
  40eed0:	b	40f714 <ferror@plt+0xbe74>
  40eed4:	sub	x3, x29, #0x34
  40eed8:	sub	x4, x29, #0x38
  40eedc:	mov	x0, x8
  40eee0:	mov	x1, x21
  40eee4:	mov	w2, wzr
  40eee8:	bl	40abec <ferror@plt+0x734c>
  40eeec:	ldp	w8, w9, [x29, #-56]
  40eef0:	ldur	x10, [x29, #-8]
  40eef4:	mov	x19, x0
  40eef8:	add	x9, x10, x9
  40eefc:	stur	x9, [x29, #-8]
  40ef00:	tbnz	w8, #0, 40f73c <ferror@plt+0xbe9c>
  40ef04:	tbz	w8, #1, 40f754 <ferror@plt+0xbeb4>
  40ef08:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ef0c:	add	x1, x1, #0xc72
  40ef10:	b	40f744 <ferror@plt+0xbea4>
  40ef14:	sub	x3, x29, #0x34
  40ef18:	sub	x4, x29, #0x38
  40ef1c:	mov	x0, x8
  40ef20:	mov	x1, x21
  40ef24:	mov	w2, wzr
  40ef28:	bl	40abec <ferror@plt+0x734c>
  40ef2c:	ldp	w8, w9, [x29, #-56]
  40ef30:	ldur	x10, [x29, #-8]
  40ef34:	mov	x20, x0
  40ef38:	add	x9, x10, x9
  40ef3c:	lsr	x10, x0, #32
  40ef40:	stur	x9, [x29, #-8]
  40ef44:	cbz	x10, 40ef50 <ferror@plt+0xb6b0>
  40ef48:	orr	w8, w8, #0x2
  40ef4c:	stur	w8, [x29, #-56]
  40ef50:	tbnz	w8, #0, 40f788 <ferror@plt+0xbee8>
  40ef54:	tbz	w8, #1, 40f7a0 <ferror@plt+0xbf00>
  40ef58:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ef5c:	add	x1, x1, #0xc72
  40ef60:	b	40f790 <ferror@plt+0xbef0>
  40ef64:	sub	x3, x29, #0x34
  40ef68:	sub	x4, x29, #0x38
  40ef6c:	mov	x0, x8
  40ef70:	mov	x1, x21
  40ef74:	mov	w2, wzr
  40ef78:	bl	40abec <ferror@plt+0x734c>
  40ef7c:	ldp	w8, w9, [x29, #-56]
  40ef80:	ldur	x10, [x29, #-8]
  40ef84:	mov	x20, x0
  40ef88:	add	x9, x10, x9
  40ef8c:	lsr	x10, x0, #32
  40ef90:	stur	x9, [x29, #-8]
  40ef94:	cbz	x10, 40efa0 <ferror@plt+0xb700>
  40ef98:	orr	w8, w8, #0x2
  40ef9c:	stur	w8, [x29, #-56]
  40efa0:	tbnz	w8, #0, 40f7e0 <ferror@plt+0xbf40>
  40efa4:	tbz	w8, #1, 40f7f8 <ferror@plt+0xbf58>
  40efa8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40efac:	add	x1, x1, #0xc72
  40efb0:	b	40f7e8 <ferror@plt+0xbf48>
  40efb4:	sub	x3, x29, #0x34
  40efb8:	sub	x4, x29, #0x38
  40efbc:	mov	x0, x8
  40efc0:	mov	x1, x21
  40efc4:	mov	w2, wzr
  40efc8:	bl	40abec <ferror@plt+0x734c>
  40efcc:	ldur	w8, [x29, #-52]
  40efd0:	ldur	x9, [x29, #-8]
  40efd4:	add	x8, x9, x8
  40efd8:	stur	x8, [x29, #-8]
  40efdc:	str	w0, [x27, #72]
  40efe0:	ldur	w8, [x29, #-56]
  40efe4:	lsr	x9, x0, #32
  40efe8:	cbz	x9, 40eff4 <ferror@plt+0xb754>
  40efec:	orr	w8, w8, #0x2
  40eff0:	stur	w8, [x29, #-56]
  40eff4:	tbnz	w8, #0, 40f838 <ferror@plt+0xbf98>
  40eff8:	tbz	w8, #1, 40f850 <ferror@plt+0xbfb0>
  40effc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f000:	add	x1, x1, #0xc72
  40f004:	b	40f840 <ferror@plt+0xbfa0>
  40f008:	sub	x3, x29, #0x34
  40f00c:	sub	x4, x29, #0x38
  40f010:	mov	x0, x8
  40f014:	mov	x1, x21
  40f018:	mov	w2, wzr
  40f01c:	bl	40abec <ferror@plt+0x734c>
  40f020:	ldur	w8, [x29, #-52]
  40f024:	ldur	x9, [x29, #-8]
  40f028:	add	x8, x9, x8
  40f02c:	stur	x8, [x29, #-8]
  40f030:	str	x0, [x27, #80]
  40f034:	ldur	w8, [x29, #-56]
  40f038:	tbnz	w8, #0, 40f894 <ferror@plt+0xbff4>
  40f03c:	tbz	w8, #1, 40f8ac <ferror@plt+0xc00c>
  40f040:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f044:	add	x1, x1, #0xc72
  40f048:	b	40f89c <ferror@plt+0xbffc>
  40f04c:	sub	x3, x29, #0x34
  40f050:	sub	x4, x29, #0x38
  40f054:	mov	x0, x8
  40f058:	mov	x1, x21
  40f05c:	mov	w2, wzr
  40f060:	bl	40abec <ferror@plt+0x734c>
  40f064:	ldp	w8, w9, [x29, #-56]
  40f068:	ldur	x10, [x29, #-8]
  40f06c:	mov	x20, x0
  40f070:	add	x9, x10, x9
  40f074:	lsr	x10, x0, #32
  40f078:	stur	x9, [x29, #-8]
  40f07c:	cbz	x10, 40f088 <ferror@plt+0xb7e8>
  40f080:	orr	w8, w8, #0x2
  40f084:	stur	w8, [x29, #-56]
  40f088:	tbnz	w8, #0, 40f8d4 <ferror@plt+0xc034>
  40f08c:	tbz	w8, #1, 40f8ec <ferror@plt+0xc04c>
  40f090:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f094:	add	x1, x1, #0xc72
  40f098:	b	40f8dc <ferror@plt+0xc03c>
  40f09c:	sub	x3, x29, #0x34
  40f0a0:	sub	x4, x29, #0x38
  40f0a4:	mov	x0, x8
  40f0a8:	mov	x1, x21
  40f0ac:	mov	w2, wzr
  40f0b0:	bl	40abec <ferror@plt+0x734c>
  40f0b4:	ldp	w8, w9, [x29, #-56]
  40f0b8:	ldur	x10, [x29, #-8]
  40f0bc:	mov	x20, x0
  40f0c0:	add	x9, x10, x9
  40f0c4:	lsr	x10, x0, #32
  40f0c8:	stur	x9, [x29, #-8]
  40f0cc:	cbz	x10, 40f0d8 <ferror@plt+0xb838>
  40f0d0:	orr	w8, w8, #0x2
  40f0d4:	stur	w8, [x29, #-56]
  40f0d8:	tbnz	w8, #0, 40f92c <ferror@plt+0xc08c>
  40f0dc:	tbz	w8, #1, 40f944 <ferror@plt+0xc0a4>
  40f0e0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f0e4:	add	x1, x1, #0xc72
  40f0e8:	b	40f934 <ferror@plt+0xc094>
  40f0ec:	sub	x3, x29, #0x34
  40f0f0:	sub	x4, x29, #0x38
  40f0f4:	mov	x0, x8
  40f0f8:	mov	x1, x21
  40f0fc:	mov	w2, wzr
  40f100:	bl	40abec <ferror@plt+0x734c>
  40f104:	ldp	w8, w9, [x29, #-56]
  40f108:	ldur	x10, [x29, #-8]
  40f10c:	mov	x20, x0
  40f110:	add	x9, x10, x9
  40f114:	lsr	x10, x0, #32
  40f118:	stur	x9, [x29, #-8]
  40f11c:	cbz	x10, 40f128 <ferror@plt+0xb888>
  40f120:	orr	w8, w8, #0x2
  40f124:	stur	w8, [x29, #-56]
  40f128:	tbnz	w8, #0, 40f984 <ferror@plt+0xc0e4>
  40f12c:	tbz	w8, #1, 40f99c <ferror@plt+0xc0fc>
  40f130:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f134:	add	x1, x1, #0xc72
  40f138:	b	40f98c <ferror@plt+0xc0ec>
  40f13c:	add	x9, x22, #0x9
  40f140:	cmp	x9, x3
  40f144:	b.cs	40f9dc <ferror@plt+0xc13c>  // b.hs, b.nlast
  40f148:	mov	w1, #0x8                   	// #8
  40f14c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  40f150:	ldr	x9, [x9, #696]
  40f154:	mov	x0, x8
  40f158:	blr	x9
  40f15c:	ldur	x8, [x29, #-8]
  40f160:	mov	x19, x0
  40f164:	b	40f9f8 <ferror@plt+0xc158>
  40f168:	ldr	w8, [x28, #664]
  40f16c:	cbnz	w8, 4101b0 <ferror@plt+0xc910>
  40f170:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  40f174:	add	x0, x0, #0x2b1
  40f178:	bl	403450 <puts@plt>
  40f17c:	b	4101ac <ferror@plt+0xc90c>
  40f180:	sub	x3, x29, #0x34
  40f184:	sub	x4, x29, #0x38
  40f188:	mov	x0, x8
  40f18c:	mov	x1, x21
  40f190:	mov	w2, wzr
  40f194:	bl	40abec <ferror@plt+0x734c>
  40f198:	ldp	w8, w9, [x29, #-56]
  40f19c:	ldur	x10, [x29, #-8]
  40f1a0:	mov	x19, x0
  40f1a4:	add	x9, x10, x9
  40f1a8:	stur	x9, [x29, #-8]
  40f1ac:	tbnz	w8, #0, 40fa1c <ferror@plt+0xc17c>
  40f1b0:	tbz	w8, #1, 40fa34 <ferror@plt+0xc194>
  40f1b4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f1b8:	add	x1, x1, #0xc72
  40f1bc:	b	40fa24 <ferror@plt+0xc184>
  40f1c0:	sub	x3, x29, #0x34
  40f1c4:	sub	x4, x29, #0x38
  40f1c8:	mov	x0, x8
  40f1cc:	mov	x1, x21
  40f1d0:	mov	w2, wzr
  40f1d4:	bl	40abec <ferror@plt+0x734c>
  40f1d8:	ldp	w8, w9, [x29, #-56]
  40f1dc:	ldur	x10, [x29, #-8]
  40f1e0:	mov	x20, x0
  40f1e4:	add	x9, x10, x9
  40f1e8:	lsr	x10, x0, #32
  40f1ec:	stur	x9, [x29, #-8]
  40f1f0:	cbz	x10, 40f1fc <ferror@plt+0xb95c>
  40f1f4:	orr	w8, w8, #0x2
  40f1f8:	stur	w8, [x29, #-56]
  40f1fc:	tbnz	w8, #0, 40fa50 <ferror@plt+0xc1b0>
  40f200:	tbz	w8, #1, 40fa68 <ferror@plt+0xc1c8>
  40f204:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f208:	add	x1, x1, #0xc72
  40f20c:	b	40fa58 <ferror@plt+0xc1b8>
  40f210:	ldr	w8, [x28, #664]
  40f214:	cbz	w8, 410084 <ferror@plt+0xc7e4>
  40f218:	sub	x1, x29, #0x1c
  40f21c:	sub	x2, x29, #0xc
  40f220:	mov	x0, x27
  40f224:	bl	41ff74 <ferror@plt+0x1c6d4>
  40f228:	b	4100b4 <ferror@plt+0xc814>
  40f22c:	sub	x3, x29, #0x34
  40f230:	sub	x4, x29, #0x38
  40f234:	mov	x0, x8
  40f238:	mov	x1, x21
  40f23c:	mov	w2, wzr
  40f240:	bl	40abec <ferror@plt+0x734c>
  40f244:	ldp	w8, w9, [x29, #-56]
  40f248:	ldur	x10, [x29, #-8]
  40f24c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f250:	mov	x19, x0
  40f254:	add	x1, x1, #0xc61
  40f258:	add	x9, x10, x9
  40f25c:	stur	x9, [x29, #-8]
  40f260:	tbnz	w8, #0, 40f270 <ferror@plt+0xb9d0>
  40f264:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f268:	add	x1, x1, #0xc72
  40f26c:	tbz	w8, #1, 40f280 <ferror@plt+0xb9e0>
  40f270:	mov	w2, #0x5                   	// #5
  40f274:	mov	x0, xzr
  40f278:	bl	403700 <dcgettext@plt>
  40f27c:	bl	4312d0 <error@@Base>
  40f280:	ldr	w8, [x27, #16]
  40f284:	ldr	w9, [x28, #664]
  40f288:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40f28c:	add	x10, x10, #0x850
  40f290:	cmp	w20, w8
  40f294:	ldr	x8, [sp, #48]
  40f298:	csel	x22, x10, x8, cc  // cc = lo, ul, last
  40f29c:	cbz	w9, 40f2a8 <ferror@plt+0xba08>
  40f2a0:	ldrb	w8, [x22]
  40f2a4:	cbz	w8, 40f2d8 <ferror@plt+0xba38>
  40f2a8:	mov	w0, w20
  40f2ac:	mov	w1, wzr
  40f2b0:	bl	41f664 <ferror@plt+0x1bdc4>
  40f2b4:	ldrsw	x8, [x27, #52]
  40f2b8:	mov	x2, x0
  40f2bc:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f2c0:	add	x0, x0, #0x98d
  40f2c4:	mul	x3, x19, x8
  40f2c8:	mov	x1, x22
  40f2cc:	bl	4037a0 <printf@plt>
  40f2d0:	ldrb	w8, [x22]
  40f2d4:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f2d8:	ldr	x8, [x27, #24]
  40f2dc:	mov	w9, #0x80                  	// #128
  40f2e0:	strh	w9, [x8, x20, lsl #1]
  40f2e4:	ldr	w8, [x27, #52]
  40f2e8:	ldr	x9, [x27, #32]
  40f2ec:	mul	w8, w8, w19
  40f2f0:	str	w8, [x9, x20, lsl #2]
  40f2f4:	b	4101ac <ferror@plt+0xc90c>
  40f2f8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40f2fc:	mov	x0, xzr
  40f300:	add	x1, x1, #0xdac
  40f304:	bl	403700 <dcgettext@plt>
  40f308:	mov	w1, w19
  40f30c:	bl	431394 <warn@@Base>
  40f310:	ldr	x3, [sp, #64]
  40f314:	stur	x3, [x29, #-8]
  40f318:	b	4101b0 <ferror@plt+0xc910>
  40f31c:	cmp	x8, x21
  40f320:	b.cs	40f334 <ferror@plt+0xba94>  // b.hs, b.nlast
  40f324:	sub	w1, w21, w8
  40f328:	sub	w9, w1, #0x1
  40f32c:	cmp	w9, #0x7
  40f330:	b.ls	40eac4 <ferror@plt+0xb224>  // b.plast
  40f334:	mov	x19, xzr
  40f338:	ldr	w9, [x28, #664]
  40f33c:	add	x8, x8, #0x1
  40f340:	stur	x8, [x29, #-8]
  40f344:	cbnz	w9, 40fa08 <ferror@plt+0xc168>
  40f348:	ldr	w8, [x27, #48]
  40f34c:	ldr	x9, [x27, #56]
  40f350:	ldrb	w2, [x27, #94]
  40f354:	mov	x0, xzr
  40f358:	mul	x20, x19, x8
  40f35c:	add	x1, x20, x9
  40f360:	bl	41aa68 <ferror@plt+0x171c8>
  40f364:	mov	x2, x0
  40f368:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f36c:	add	x0, x0, #0x9dd
  40f370:	b	4100f4 <ferror@plt+0xc854>
  40f374:	cmp	x8, x3
  40f378:	b.cs	40f38c <ferror@plt+0xbaec>  // b.hs, b.nlast
  40f37c:	sub	w1, w3, w8
  40f380:	sub	w9, w1, #0x1
  40f384:	cmp	w9, #0x7
  40f388:	b.ls	40eaf0 <ferror@plt+0xb250>  // b.plast
  40f38c:	mov	x19, xzr
  40f390:	ldr	w9, [x28, #664]
  40f394:	add	x8, x8, #0x2
  40f398:	stur	x8, [x29, #-8]
  40f39c:	cbnz	w9, 40fa08 <ferror@plt+0xc168>
  40f3a0:	ldr	w8, [x27, #48]
  40f3a4:	ldr	x9, [x27, #56]
  40f3a8:	ldrb	w2, [x27, #94]
  40f3ac:	mov	x0, xzr
  40f3b0:	mul	x20, x19, x8
  40f3b4:	add	x1, x20, x9
  40f3b8:	bl	41aa68 <ferror@plt+0x171c8>
  40f3bc:	mov	x2, x0
  40f3c0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f3c4:	add	x0, x0, #0x9ff
  40f3c8:	b	4100f4 <ferror@plt+0xc854>
  40f3cc:	cmp	x8, x3
  40f3d0:	b.cs	40f3e4 <ferror@plt+0xbb44>  // b.hs, b.nlast
  40f3d4:	sub	w1, w3, w8
  40f3d8:	sub	w9, w1, #0x1
  40f3dc:	cmp	w9, #0x7
  40f3e0:	b.ls	40eb1c <ferror@plt+0xb27c>  // b.plast
  40f3e4:	mov	x19, xzr
  40f3e8:	ldr	w9, [x28, #664]
  40f3ec:	add	x8, x8, #0x4
  40f3f0:	stur	x8, [x29, #-8]
  40f3f4:	cbnz	w9, 40fa08 <ferror@plt+0xc168>
  40f3f8:	ldr	w8, [x27, #48]
  40f3fc:	ldr	x9, [x27, #56]
  40f400:	ldrb	w2, [x27, #94]
  40f404:	mov	x0, xzr
  40f408:	mul	x20, x19, x8
  40f40c:	add	x1, x20, x9
  40f410:	bl	41aa68 <ferror@plt+0x171c8>
  40f414:	mov	x2, x0
  40f418:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f41c:	add	x0, x0, #0xa21
  40f420:	b	4100f4 <ferror@plt+0xc854>
  40f424:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f428:	add	x1, x1, #0xc61
  40f42c:	mov	w2, #0x5                   	// #5
  40f430:	mov	x0, xzr
  40f434:	bl	403700 <dcgettext@plt>
  40f438:	bl	4312d0 <error@@Base>
  40f43c:	ldur	x0, [x29, #-8]
  40f440:	sub	x3, x29, #0x34
  40f444:	sub	x4, x29, #0x38
  40f448:	mov	x1, x21
  40f44c:	mov	w2, wzr
  40f450:	bl	40abec <ferror@plt+0x734c>
  40f454:	ldp	w8, w9, [x29, #-56]
  40f458:	ldur	x10, [x29, #-8]
  40f45c:	mov	x19, x0
  40f460:	add	x9, x10, x9
  40f464:	stur	x9, [x29, #-8]
  40f468:	tbnz	w8, #0, 40faa8 <ferror@plt+0xc208>
  40f46c:	tbz	w8, #1, 40fac0 <ferror@plt+0xc220>
  40f470:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f474:	add	x1, x1, #0xc72
  40f478:	b	40fab0 <ferror@plt+0xc210>
  40f47c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f480:	add	x1, x1, #0xc61
  40f484:	mov	w2, #0x5                   	// #5
  40f488:	mov	x0, xzr
  40f48c:	bl	403700 <dcgettext@plt>
  40f490:	bl	4312d0 <error@@Base>
  40f494:	ldr	w8, [x27, #16]
  40f498:	ldr	w9, [x28, #664]
  40f49c:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40f4a0:	add	x10, x10, #0x850
  40f4a4:	cmp	w8, w19
  40f4a8:	ldr	x8, [sp, #48]
  40f4ac:	csel	x20, x10, x8, hi  // hi = pmore
  40f4b0:	cbz	w9, 40f4bc <ferror@plt+0xbc1c>
  40f4b4:	ldrb	w8, [x20]
  40f4b8:	cbz	w8, 40f4e4 <ferror@plt+0xbc44>
  40f4bc:	mov	w0, w19
  40f4c0:	mov	w1, wzr
  40f4c4:	bl	41f664 <ferror@plt+0x1bdc4>
  40f4c8:	mov	x2, x0
  40f4cc:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f4d0:	add	x0, x0, #0xa94
  40f4d4:	mov	x1, x20
  40f4d8:	bl	4037a0 <printf@plt>
  40f4dc:	ldrb	w8, [x20]
  40f4e0:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f4e4:	ldur	x9, [x29, #-24]
  40f4e8:	ldr	w8, [x9, #16]
  40f4ec:	cmp	w8, w19
  40f4f0:	and	x8, x19, #0xffffffff
  40f4f4:	b.ls	410114 <ferror@plt+0xc874>  // b.plast
  40f4f8:	ldr	x10, [x9, #24]
  40f4fc:	ldr	x11, [x27, #24]
  40f500:	ldrh	w10, [x10, x8, lsl #1]
  40f504:	strh	w10, [x11, x8, lsl #1]
  40f508:	ldr	x9, [x9, #32]
  40f50c:	ldr	x10, [x27, #32]
  40f510:	ldr	w9, [x9, x8, lsl #2]
  40f514:	str	w9, [x10, x8, lsl #2]
  40f518:	b	4101ac <ferror@plt+0xc90c>
  40f51c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f520:	add	x1, x1, #0xc61
  40f524:	mov	w2, #0x5                   	// #5
  40f528:	mov	x0, xzr
  40f52c:	bl	403700 <dcgettext@plt>
  40f530:	bl	4312d0 <error@@Base>
  40f534:	ldr	w8, [x27, #16]
  40f538:	ldr	w9, [x28, #664]
  40f53c:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40f540:	add	x10, x10, #0x850
  40f544:	cmp	w8, w19
  40f548:	ldr	x8, [sp, #48]
  40f54c:	csel	x20, x10, x8, hi  // hi = pmore
  40f550:	cbz	w9, 40f55c <ferror@plt+0xbcbc>
  40f554:	ldrb	w8, [x20]
  40f558:	cbz	w8, 40f584 <ferror@plt+0xbce4>
  40f55c:	mov	w0, w19
  40f560:	mov	w1, wzr
  40f564:	bl	41f664 <ferror@plt+0x1bdc4>
  40f568:	mov	x2, x0
  40f56c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f570:	add	x0, x0, #0xab5
  40f574:	mov	x1, x20
  40f578:	bl	4037a0 <printf@plt>
  40f57c:	ldrb	w8, [x20]
  40f580:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f584:	ldr	x8, [x27, #24]
  40f588:	and	x9, x19, #0xffffffff
  40f58c:	mov	w10, #0x7                   	// #7
  40f590:	b	40f608 <ferror@plt+0xbd68>
  40f594:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f598:	add	x1, x1, #0xc61
  40f59c:	mov	w2, #0x5                   	// #5
  40f5a0:	mov	x0, xzr
  40f5a4:	bl	403700 <dcgettext@plt>
  40f5a8:	bl	4312d0 <error@@Base>
  40f5ac:	ldr	w8, [x27, #16]
  40f5b0:	ldr	w9, [x28, #664]
  40f5b4:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40f5b8:	add	x10, x10, #0x850
  40f5bc:	cmp	w8, w19
  40f5c0:	ldr	x8, [sp, #48]
  40f5c4:	csel	x20, x10, x8, hi  // hi = pmore
  40f5c8:	cbz	w9, 40f5d4 <ferror@plt+0xbd34>
  40f5cc:	ldrb	w8, [x20]
  40f5d0:	cbz	w8, 40f5fc <ferror@plt+0xbd5c>
  40f5d4:	mov	w0, w19
  40f5d8:	mov	w1, wzr
  40f5dc:	bl	41f664 <ferror@plt+0x1bdc4>
  40f5e0:	mov	x2, x0
  40f5e4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f5e8:	add	x0, x0, #0xacf
  40f5ec:	mov	x1, x20
  40f5f0:	bl	4037a0 <printf@plt>
  40f5f4:	ldrb	w8, [x20]
  40f5f8:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f5fc:	ldr	x8, [x27, #24]
  40f600:	and	x9, x19, #0xffffffff
  40f604:	mov	w10, #0x8                   	// #8
  40f608:	strh	w10, [x8, x9, lsl #1]
  40f60c:	ldr	x8, [x27, #32]
  40f610:	str	wzr, [x8, x9, lsl #2]
  40f614:	b	4101ac <ferror@plt+0xc90c>
  40f618:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f61c:	add	x1, x1, #0xc61
  40f620:	mov	w2, #0x5                   	// #5
  40f624:	mov	x0, xzr
  40f628:	bl	403700 <dcgettext@plt>
  40f62c:	bl	4312d0 <error@@Base>
  40f630:	ldur	x0, [x29, #-8]
  40f634:	sub	x3, x29, #0x34
  40f638:	sub	x4, x29, #0x38
  40f63c:	mov	x1, x21
  40f640:	mov	w2, wzr
  40f644:	bl	40abec <ferror@plt+0x734c>
  40f648:	ldp	w8, w9, [x29, #-56]
  40f64c:	ldur	x10, [x29, #-8]
  40f650:	mov	x19, x0
  40f654:	add	x9, x10, x9
  40f658:	stur	x9, [x29, #-8]
  40f65c:	tbnz	w8, #0, 40fb08 <ferror@plt+0xc268>
  40f660:	tbz	w8, #1, 40fb20 <ferror@plt+0xc280>
  40f664:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f668:	add	x1, x1, #0xc72
  40f66c:	b	40fb10 <ferror@plt+0xc270>
  40f670:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f674:	add	x1, x1, #0xc61
  40f678:	mov	w2, #0x5                   	// #5
  40f67c:	mov	x0, xzr
  40f680:	bl	403700 <dcgettext@plt>
  40f684:	bl	4312d0 <error@@Base>
  40f688:	ldur	x0, [x29, #-8]
  40f68c:	sub	x3, x29, #0x34
  40f690:	sub	x4, x29, #0x38
  40f694:	mov	x1, x21
  40f698:	mov	w2, wzr
  40f69c:	bl	40abec <ferror@plt+0x734c>
  40f6a0:	ldur	w8, [x29, #-52]
  40f6a4:	ldur	x9, [x29, #-8]
  40f6a8:	add	x8, x9, x8
  40f6ac:	stur	x8, [x29, #-8]
  40f6b0:	str	x0, [x27, #80]
  40f6b4:	ldur	w8, [x29, #-56]
  40f6b8:	tbnz	w8, #0, 40fb88 <ferror@plt+0xc2e8>
  40f6bc:	tbz	w8, #1, 40fba0 <ferror@plt+0xc300>
  40f6c0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f6c4:	add	x1, x1, #0xc72
  40f6c8:	b	40fb90 <ferror@plt+0xc2f0>
  40f6cc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f6d0:	add	x1, x1, #0xc61
  40f6d4:	mov	w2, #0x5                   	// #5
  40f6d8:	mov	x0, xzr
  40f6dc:	bl	403700 <dcgettext@plt>
  40f6e0:	bl	4312d0 <error@@Base>
  40f6e4:	strb	wzr, [x27, #93]
  40f6e8:	ldr	w8, [x28, #664]
  40f6ec:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f6f0:	ldr	w0, [x27, #72]
  40f6f4:	mov	w1, wzr
  40f6f8:	bl	41f664 <ferror@plt+0x1bdc4>
  40f6fc:	mov	x1, x0
  40f700:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f704:	add	x0, x0, #0xb4f
  40f708:	b	40fa48 <ferror@plt+0xc1a8>
  40f70c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f710:	add	x1, x1, #0xc61
  40f714:	mov	w2, #0x5                   	// #5
  40f718:	mov	x0, xzr
  40f71c:	bl	403700 <dcgettext@plt>
  40f720:	bl	4312d0 <error@@Base>
  40f724:	ldr	w8, [x28, #664]
  40f728:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f72c:	ldr	w1, [x27, #80]
  40f730:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f734:	add	x0, x0, #0xb6e
  40f738:	b	40f8cc <ferror@plt+0xc02c>
  40f73c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f740:	add	x1, x1, #0xc61
  40f744:	mov	w2, #0x5                   	// #5
  40f748:	mov	x0, xzr
  40f74c:	bl	403700 <dcgettext@plt>
  40f750:	bl	4312d0 <error@@Base>
  40f754:	ldur	x8, [x29, #-8]
  40f758:	ldr	x3, [sp, #64]
  40f75c:	cmp	x8, x3
  40f760:	b.cs	40f770 <ferror@plt+0xbed0>  // b.hs, b.nlast
  40f764:	sub	x9, x3, x8
  40f768:	cmp	x19, x9
  40f76c:	b.ls	41012c <ferror@plt+0xc88c>  // b.plast
  40f770:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40f774:	add	x1, x1, #0xb8b
  40f778:	mov	w2, #0x5                   	// #5
  40f77c:	mov	x0, xzr
  40f780:	bl	403700 <dcgettext@plt>
  40f784:	b	40fa44 <ferror@plt+0xc1a4>
  40f788:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f78c:	add	x1, x1, #0xc61
  40f790:	mov	w2, #0x5                   	// #5
  40f794:	mov	x0, xzr
  40f798:	bl	403700 <dcgettext@plt>
  40f79c:	bl	4312d0 <error@@Base>
  40f7a0:	ldur	x0, [x29, #-8]
  40f7a4:	sub	x3, x29, #0x34
  40f7a8:	sub	x4, x29, #0x38
  40f7ac:	mov	x1, x21
  40f7b0:	mov	w2, wzr
  40f7b4:	bl	40abec <ferror@plt+0x734c>
  40f7b8:	ldp	w8, w9, [x29, #-56]
  40f7bc:	ldur	x10, [x29, #-8]
  40f7c0:	mov	x22, x0
  40f7c4:	add	x9, x10, x9
  40f7c8:	stur	x9, [x29, #-8]
  40f7cc:	tbnz	w8, #0, 40fbcc <ferror@plt+0xc32c>
  40f7d0:	tbz	w8, #1, 40fbe4 <ferror@plt+0xc344>
  40f7d4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f7d8:	add	x1, x1, #0xc72
  40f7dc:	b	40fbd4 <ferror@plt+0xc334>
  40f7e0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f7e4:	add	x1, x1, #0xc61
  40f7e8:	mov	w2, #0x5                   	// #5
  40f7ec:	mov	x0, xzr
  40f7f0:	bl	403700 <dcgettext@plt>
  40f7f4:	bl	4312d0 <error@@Base>
  40f7f8:	ldur	x0, [x29, #-8]
  40f7fc:	sub	x3, x29, #0x34
  40f800:	sub	x4, x29, #0x38
  40f804:	mov	w2, #0x1                   	// #1
  40f808:	mov	x1, x21
  40f80c:	bl	40abec <ferror@plt+0x734c>
  40f810:	ldp	w8, w9, [x29, #-56]
  40f814:	ldur	x10, [x29, #-8]
  40f818:	mov	x19, x0
  40f81c:	add	x9, x10, x9
  40f820:	stur	x9, [x29, #-8]
  40f824:	tbnz	w8, #0, 40fc9c <ferror@plt+0xc3fc>
  40f828:	tbz	w8, #1, 40fcb4 <ferror@plt+0xc414>
  40f82c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f830:	add	x1, x1, #0xc72
  40f834:	b	40fca4 <ferror@plt+0xc404>
  40f838:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f83c:	add	x1, x1, #0xc61
  40f840:	mov	w2, #0x5                   	// #5
  40f844:	mov	x0, xzr
  40f848:	bl	403700 <dcgettext@plt>
  40f84c:	bl	4312d0 <error@@Base>
  40f850:	ldur	x0, [x29, #-8]
  40f854:	sub	x3, x29, #0x34
  40f858:	sub	x4, x29, #0x38
  40f85c:	mov	x1, x21
  40f860:	mov	w2, wzr
  40f864:	bl	40abec <ferror@plt+0x734c>
  40f868:	ldur	w8, [x29, #-52]
  40f86c:	ldur	x9, [x29, #-8]
  40f870:	add	x8, x9, x8
  40f874:	stur	x8, [x29, #-8]
  40f878:	str	x0, [x27, #80]
  40f87c:	ldur	w8, [x29, #-56]
  40f880:	tbnz	w8, #0, 40fd24 <ferror@plt+0xc484>
  40f884:	tbz	w8, #1, 40fd3c <ferror@plt+0xc49c>
  40f888:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f88c:	add	x1, x1, #0xc72
  40f890:	b	40fd2c <ferror@plt+0xc48c>
  40f894:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f898:	add	x1, x1, #0xc61
  40f89c:	mov	w2, #0x5                   	// #5
  40f8a0:	mov	x0, xzr
  40f8a4:	bl	403700 <dcgettext@plt>
  40f8a8:	bl	4312d0 <error@@Base>
  40f8ac:	ldrsw	x8, [x27, #52]
  40f8b0:	ldr	x9, [x27, #80]
  40f8b4:	mul	x1, x9, x8
  40f8b8:	str	x1, [x27, #80]
  40f8bc:	ldr	w8, [x28, #664]
  40f8c0:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40f8c4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40f8c8:	add	x0, x0, #0xce0
  40f8cc:	bl	4037a0 <printf@plt>
  40f8d0:	b	4101ac <ferror@plt+0xc90c>
  40f8d4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f8d8:	add	x1, x1, #0xc61
  40f8dc:	mov	w2, #0x5                   	// #5
  40f8e0:	mov	x0, xzr
  40f8e4:	bl	403700 <dcgettext@plt>
  40f8e8:	bl	4312d0 <error@@Base>
  40f8ec:	ldur	x0, [x29, #-8]
  40f8f0:	sub	x3, x29, #0x34
  40f8f4:	sub	x4, x29, #0x38
  40f8f8:	mov	x1, x21
  40f8fc:	mov	w2, wzr
  40f900:	bl	40abec <ferror@plt+0x734c>
  40f904:	ldp	w8, w9, [x29, #-56]
  40f908:	ldur	x10, [x29, #-8]
  40f90c:	mov	x19, x0
  40f910:	add	x9, x10, x9
  40f914:	stur	x9, [x29, #-8]
  40f918:	tbnz	w8, #0, 40fd7c <ferror@plt+0xc4dc>
  40f91c:	tbz	w8, #1, 40fd94 <ferror@plt+0xc4f4>
  40f920:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f924:	add	x1, x1, #0xc72
  40f928:	b	40fd84 <ferror@plt+0xc4e4>
  40f92c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f930:	add	x1, x1, #0xc61
  40f934:	mov	w2, #0x5                   	// #5
  40f938:	mov	x0, xzr
  40f93c:	bl	403700 <dcgettext@plt>
  40f940:	bl	4312d0 <error@@Base>
  40f944:	ldur	x0, [x29, #-8]
  40f948:	sub	x3, x29, #0x34
  40f94c:	sub	x4, x29, #0x38
  40f950:	mov	w2, #0x1                   	// #1
  40f954:	mov	x1, x21
  40f958:	bl	40abec <ferror@plt+0x734c>
  40f95c:	ldp	w8, w9, [x29, #-56]
  40f960:	ldur	x10, [x29, #-8]
  40f964:	mov	x19, x0
  40f968:	add	x9, x10, x9
  40f96c:	stur	x9, [x29, #-8]
  40f970:	tbnz	w8, #0, 40fddc <ferror@plt+0xc53c>
  40f974:	tbz	w8, #1, 40fdf4 <ferror@plt+0xc554>
  40f978:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f97c:	add	x1, x1, #0xc72
  40f980:	b	40fde4 <ferror@plt+0xc544>
  40f984:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f988:	add	x1, x1, #0xc61
  40f98c:	mov	w2, #0x5                   	// #5
  40f990:	mov	x0, xzr
  40f994:	bl	403700 <dcgettext@plt>
  40f998:	bl	4312d0 <error@@Base>
  40f99c:	ldur	x0, [x29, #-8]
  40f9a0:	sub	x3, x29, #0x34
  40f9a4:	sub	x4, x29, #0x38
  40f9a8:	mov	x1, x21
  40f9ac:	mov	w2, wzr
  40f9b0:	bl	40abec <ferror@plt+0x734c>
  40f9b4:	ldp	w8, w9, [x29, #-56]
  40f9b8:	ldur	x10, [x29, #-8]
  40f9bc:	mov	x19, x0
  40f9c0:	add	x9, x10, x9
  40f9c4:	stur	x9, [x29, #-8]
  40f9c8:	tbnz	w8, #0, 40fe74 <ferror@plt+0xc5d4>
  40f9cc:	tbz	w8, #1, 40fe8c <ferror@plt+0xc5ec>
  40f9d0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40f9d4:	add	x1, x1, #0xc72
  40f9d8:	b	40fe7c <ferror@plt+0xc5dc>
  40f9dc:	cmp	x8, x3
  40f9e0:	b.cs	40f9f4 <ferror@plt+0xc154>  // b.hs, b.nlast
  40f9e4:	sub	w1, w3, w8
  40f9e8:	sub	w9, w1, #0x1
  40f9ec:	cmp	w9, #0x7
  40f9f0:	b.ls	40f14c <ferror@plt+0xb8ac>  // b.plast
  40f9f4:	mov	x19, xzr
  40f9f8:	ldr	w9, [x28, #664]
  40f9fc:	add	x8, x8, #0x8
  40fa00:	stur	x8, [x29, #-8]
  40fa04:	cbz	w9, 4100cc <ferror@plt+0xc82c>
  40fa08:	sub	x1, x29, #0x1c
  40fa0c:	sub	x2, x29, #0xc
  40fa10:	mov	x0, x27
  40fa14:	bl	41ff74 <ferror@plt+0x1c6d4>
  40fa18:	b	4100fc <ferror@plt+0xc85c>
  40fa1c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fa20:	add	x1, x1, #0xc61
  40fa24:	mov	w2, #0x5                   	// #5
  40fa28:	mov	x0, xzr
  40fa2c:	bl	403700 <dcgettext@plt>
  40fa30:	bl	4312d0 <error@@Base>
  40fa34:	ldr	w8, [x28, #664]
  40fa38:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40fa3c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fa40:	add	x0, x0, #0xd27
  40fa44:	mov	x1, x19
  40fa48:	bl	4037a0 <printf@plt>
  40fa4c:	b	4101ac <ferror@plt+0xc90c>
  40fa50:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fa54:	add	x1, x1, #0xc61
  40fa58:	mov	w2, #0x5                   	// #5
  40fa5c:	mov	x0, xzr
  40fa60:	bl	403700 <dcgettext@plt>
  40fa64:	bl	4312d0 <error@@Base>
  40fa68:	ldur	x0, [x29, #-8]
  40fa6c:	sub	x3, x29, #0x34
  40fa70:	sub	x4, x29, #0x38
  40fa74:	mov	w2, #0x1                   	// #1
  40fa78:	mov	x1, x21
  40fa7c:	bl	40abec <ferror@plt+0x734c>
  40fa80:	ldp	w8, w9, [x29, #-56]
  40fa84:	ldur	x10, [x29, #-8]
  40fa88:	mov	x19, x0
  40fa8c:	add	x9, x10, x9
  40fa90:	stur	x9, [x29, #-8]
  40fa94:	tbnz	w8, #0, 40ff4c <ferror@plt+0xc6ac>
  40fa98:	tbz	w8, #1, 40ff64 <ferror@plt+0xc6c4>
  40fa9c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40faa0:	add	x1, x1, #0xc72
  40faa4:	b	40ff54 <ferror@plt+0xc6b4>
  40faa8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40faac:	add	x1, x1, #0xc61
  40fab0:	mov	w2, #0x5                   	// #5
  40fab4:	mov	x0, xzr
  40fab8:	bl	403700 <dcgettext@plt>
  40fabc:	bl	4312d0 <error@@Base>
  40fac0:	ldr	w8, [x27, #16]
  40fac4:	ldr	w9, [x28, #664]
  40fac8:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40facc:	add	x10, x10, #0x850
  40fad0:	cmp	w8, w20
  40fad4:	ldr	x8, [sp, #48]
  40fad8:	csel	x22, x10, x8, hi  // hi = pmore
  40fadc:	cbz	w9, 40fae8 <ferror@plt+0xc248>
  40fae0:	ldrb	w8, [x22]
  40fae4:	cbz	w8, 40fd14 <ferror@plt+0xc474>
  40fae8:	mov	w0, w20
  40faec:	mov	w1, wzr
  40faf0:	bl	41f664 <ferror@plt+0x1bdc4>
  40faf4:	ldrsw	x8, [x27, #52]
  40faf8:	mov	x2, x0
  40fafc:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fb00:	add	x0, x0, #0xa43
  40fb04:	b	40fd00 <ferror@plt+0xc460>
  40fb08:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fb0c:	add	x1, x1, #0xc61
  40fb10:	mov	w2, #0x5                   	// #5
  40fb14:	mov	x0, xzr
  40fb18:	bl	403700 <dcgettext@plt>
  40fb1c:	bl	4312d0 <error@@Base>
  40fb20:	ldr	w8, [x27, #16]
  40fb24:	ldr	w9, [x28, #664]
  40fb28:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40fb2c:	add	x10, x10, #0x850
  40fb30:	cmp	w8, w20
  40fb34:	ldr	x8, [sp, #48]
  40fb38:	csel	x22, x10, x8, hi  // hi = pmore
  40fb3c:	cbz	w9, 40fb48 <ferror@plt+0xc2a8>
  40fb40:	ldrb	w8, [x22]
  40fb44:	cbz	w8, 4101c0 <ferror@plt+0xc920>
  40fb48:	mov	w0, w20
  40fb4c:	mov	w1, wzr
  40fb50:	bl	41f664 <ferror@plt+0x1bdc4>
  40fb54:	mov	x2, x0
  40fb58:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fb5c:	add	x0, x0, #0xaea
  40fb60:	mov	x1, x22
  40fb64:	bl	4037a0 <printf@plt>
  40fb68:	mov	w0, w19
  40fb6c:	mov	w1, wzr
  40fb70:	bl	41f664 <ferror@plt+0x1bdc4>
  40fb74:	bl	403450 <puts@plt>
  40fb78:	ldrb	w8, [x22]
  40fb7c:	ldr	x3, [sp, #64]
  40fb80:	cbnz	w8, 4101b0 <ferror@plt+0xc910>
  40fb84:	b	4101c4 <ferror@plt+0xc924>
  40fb88:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fb8c:	add	x1, x1, #0xc61
  40fb90:	mov	w2, #0x5                   	// #5
  40fb94:	mov	x0, xzr
  40fb98:	bl	403700 <dcgettext@plt>
  40fb9c:	bl	4312d0 <error@@Base>
  40fba0:	strb	wzr, [x27, #93]
  40fba4:	ldr	w8, [x28, #664]
  40fba8:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40fbac:	ldr	w0, [x27, #72]
  40fbb0:	mov	w1, wzr
  40fbb4:	bl	41f664 <ferror@plt+0x1bdc4>
  40fbb8:	ldr	w2, [x27, #80]
  40fbbc:	mov	x1, x0
  40fbc0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fbc4:	add	x0, x0, #0xb32
  40fbc8:	b	40fd74 <ferror@plt+0xc4d4>
  40fbcc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fbd0:	add	x1, x1, #0xc61
  40fbd4:	mov	w2, #0x5                   	// #5
  40fbd8:	mov	x0, xzr
  40fbdc:	bl	403700 <dcgettext@plt>
  40fbe0:	bl	4312d0 <error@@Base>
  40fbe4:	ldr	w8, [x27, #16]
  40fbe8:	ldr	x3, [sp, #64]
  40fbec:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  40fbf0:	add	x9, x9, #0x850
  40fbf4:	cmp	w8, w20
  40fbf8:	ldr	x8, [sp, #48]
  40fbfc:	csel	x19, x9, x8, hi  // hi = pmore
  40fc00:	tbnz	x22, #63, 40ffec <ferror@plt+0xc74c>
  40fc04:	ldur	x8, [x29, #-8]
  40fc08:	cmp	x8, x3
  40fc0c:	b.cs	40ffec <ferror@plt+0xc74c>  // b.hs, b.nlast
  40fc10:	add	x28, x8, x22
  40fc14:	cmp	x28, x3
  40fc18:	b.hi	40ffec <ferror@plt+0xc74c>  // b.pmore
  40fc1c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40fc20:	ldr	w8, [x8, #664]
  40fc24:	cbz	w8, 40fc30 <ferror@plt+0xc390>
  40fc28:	ldrb	w8, [x19]
  40fc2c:	cbz	w8, 40fc8c <ferror@plt+0xc3ec>
  40fc30:	mov	w0, w20
  40fc34:	mov	w1, wzr
  40fc38:	bl	41f664 <ferror@plt+0x1bdc4>
  40fc3c:	mov	x2, x0
  40fc40:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fc44:	add	x0, x0, #0xc01
  40fc48:	mov	x1, x19
  40fc4c:	bl	4037a0 <printf@plt>
  40fc50:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40fc54:	ldur	x0, [x29, #-8]
  40fc58:	ldr	w1, [x8, #636]
  40fc5c:	ldr	x6, [sp, #24]
  40fc60:	mov	w3, #0xffffffff            	// #-1
  40fc64:	mov	w2, wzr
  40fc68:	mov	x4, x22
  40fc6c:	mov	x5, xzr
  40fc70:	bl	41d974 <ferror@plt+0x1a0d4>
  40fc74:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  40fc78:	add	x0, x0, #0xef9
  40fc7c:	bl	403450 <puts@plt>
  40fc80:	ldr	x3, [sp, #64]
  40fc84:	ldrb	w8, [x19]
  40fc88:	cbnz	w8, 40ff44 <ferror@plt+0xc6a4>
  40fc8c:	ldr	x8, [x27, #24]
  40fc90:	and	x9, x20, #0xffffffff
  40fc94:	mov	w10, #0x10                  	// #16
  40fc98:	b	40ff40 <ferror@plt+0xc6a0>
  40fc9c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fca0:	add	x1, x1, #0xc61
  40fca4:	mov	w2, #0x5                   	// #5
  40fca8:	mov	x0, xzr
  40fcac:	bl	403700 <dcgettext@plt>
  40fcb0:	bl	4312d0 <error@@Base>
  40fcb4:	mov	x0, x27
  40fcb8:	mov	w1, w20
  40fcbc:	bl	41fe14 <ferror@plt+0x1c574>
  40fcc0:	ldr	x9, [sp, #48]
  40fcc4:	ldr	w8, [x28, #664]
  40fcc8:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40fccc:	cmp	w0, #0x0
  40fcd0:	add	x10, x10, #0x850
  40fcd4:	csel	x22, x9, x10, lt  // lt = tstop
  40fcd8:	cbz	w8, 40fce4 <ferror@plt+0xc444>
  40fcdc:	ldrb	w8, [x22]
  40fce0:	cbz	w8, 40fd14 <ferror@plt+0xc474>
  40fce4:	mov	w0, w20
  40fce8:	mov	w1, wzr
  40fcec:	bl	41f664 <ferror@plt+0x1bdc4>
  40fcf0:	ldrsw	x8, [x27, #52]
  40fcf4:	mov	x2, x0
  40fcf8:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fcfc:	add	x0, x0, #0xc69
  40fd00:	mul	x3, x19, x8
  40fd04:	mov	x1, x22
  40fd08:	bl	4037a0 <printf@plt>
  40fd0c:	ldrb	w8, [x22]
  40fd10:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40fd14:	ldr	x8, [x27, #24]
  40fd18:	and	x9, x20, #0xffffffff
  40fd1c:	mov	w10, #0x80                  	// #128
  40fd20:	b	40fe60 <ferror@plt+0xc5c0>
  40fd24:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fd28:	add	x1, x1, #0xc61
  40fd2c:	mov	w2, #0x5                   	// #5
  40fd30:	mov	x0, xzr
  40fd34:	bl	403700 <dcgettext@plt>
  40fd38:	bl	4312d0 <error@@Base>
  40fd3c:	ldr	x8, [x27, #80]
  40fd40:	ldrsw	x9, [x27, #52]
  40fd44:	strb	wzr, [x27, #93]
  40fd48:	mul	x8, x8, x9
  40fd4c:	str	x8, [x27, #80]
  40fd50:	ldr	w8, [x28, #664]
  40fd54:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40fd58:	ldr	w0, [x27, #72]
  40fd5c:	mov	w1, wzr
  40fd60:	bl	41f664 <ferror@plt+0x1bdc4>
  40fd64:	ldr	w2, [x27, #80]
  40fd68:	mov	x1, x0
  40fd6c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fd70:	add	x0, x0, #0xcc0
  40fd74:	bl	4037a0 <printf@plt>
  40fd78:	b	4101ac <ferror@plt+0xc90c>
  40fd7c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fd80:	add	x1, x1, #0xc61
  40fd84:	mov	w2, #0x5                   	// #5
  40fd88:	mov	x0, xzr
  40fd8c:	bl	403700 <dcgettext@plt>
  40fd90:	bl	4312d0 <error@@Base>
  40fd94:	ldr	w8, [x27, #16]
  40fd98:	ldr	w9, [x28, #664]
  40fd9c:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40fda0:	add	x10, x10, #0x850
  40fda4:	cmp	w8, w20
  40fda8:	ldr	x8, [sp, #48]
  40fdac:	csel	x22, x10, x8, hi  // hi = pmore
  40fdb0:	cbz	w9, 40fdbc <ferror@plt+0xc51c>
  40fdb4:	ldrb	w8, [x22]
  40fdb8:	cbz	w8, 40fe54 <ferror@plt+0xc5b4>
  40fdbc:	mov	w0, w20
  40fdc0:	mov	w1, wzr
  40fdc4:	bl	41f664 <ferror@plt+0x1bdc4>
  40fdc8:	ldrsw	x8, [x27, #52]
  40fdcc:	mov	x2, x0
  40fdd0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fdd4:	add	x0, x0, #0xa6e
  40fdd8:	b	40fe40 <ferror@plt+0xc5a0>
  40fddc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fde0:	add	x1, x1, #0xc61
  40fde4:	mov	w2, #0x5                   	// #5
  40fde8:	mov	x0, xzr
  40fdec:	bl	403700 <dcgettext@plt>
  40fdf0:	bl	4312d0 <error@@Base>
  40fdf4:	mov	x0, x27
  40fdf8:	mov	w1, w20
  40fdfc:	bl	41fe14 <ferror@plt+0x1c574>
  40fe00:	ldr	x9, [sp, #48]
  40fe04:	ldr	w8, [x28, #664]
  40fe08:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40fe0c:	cmp	w0, #0x0
  40fe10:	add	x10, x10, #0x850
  40fe14:	csel	x22, x9, x10, lt  // lt = tstop
  40fe18:	cbz	w8, 40fe24 <ferror@plt+0xc584>
  40fe1c:	ldrb	w8, [x22]
  40fe20:	cbz	w8, 40fe54 <ferror@plt+0xc5b4>
  40fe24:	mov	w0, w20
  40fe28:	mov	w1, wzr
  40fe2c:	bl	41f664 <ferror@plt+0x1bdc4>
  40fe30:	ldrsw	x8, [x27, #52]
  40fe34:	mov	x2, x0
  40fe38:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40fe3c:	add	x0, x0, #0xc97
  40fe40:	mul	x3, x19, x8
  40fe44:	mov	x1, x22
  40fe48:	bl	4037a0 <printf@plt>
  40fe4c:	ldrb	w8, [x22]
  40fe50:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40fe54:	ldr	x8, [x27, #24]
  40fe58:	and	x9, x20, #0xffffffff
  40fe5c:	mov	w10, #0x14                  	// #20
  40fe60:	strh	w10, [x8, x9, lsl #1]
  40fe64:	ldr	w8, [x27, #52]
  40fe68:	ldr	x10, [x27, #32]
  40fe6c:	mul	w8, w8, w19
  40fe70:	b	40ffe4 <ferror@plt+0xc744>
  40fe74:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40fe78:	add	x1, x1, #0xc61
  40fe7c:	mov	w2, #0x5                   	// #5
  40fe80:	mov	x0, xzr
  40fe84:	bl	403700 <dcgettext@plt>
  40fe88:	bl	4312d0 <error@@Base>
  40fe8c:	ldr	w8, [x27, #16]
  40fe90:	ldr	x3, [sp, #64]
  40fe94:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  40fe98:	add	x9, x9, #0x850
  40fe9c:	cmp	w8, w20
  40fea0:	ldr	x8, [sp, #48]
  40fea4:	csel	x22, x9, x8, hi  // hi = pmore
  40fea8:	tbnz	x19, #63, 410008 <ferror@plt+0xc768>
  40feac:	ldur	x8, [x29, #-8]
  40feb0:	cmp	x8, x3
  40feb4:	b.cs	410008 <ferror@plt+0xc768>  // b.hs, b.nlast
  40feb8:	add	x28, x8, x19
  40febc:	cmp	x28, x3
  40fec0:	b.hi	410008 <ferror@plt+0xc768>  // b.pmore
  40fec4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40fec8:	ldr	w8, [x8, #664]
  40fecc:	cbz	w8, 40fed8 <ferror@plt+0xc638>
  40fed0:	ldrb	w8, [x22]
  40fed4:	cbz	w8, 40ff34 <ferror@plt+0xc694>
  40fed8:	mov	w0, w20
  40fedc:	mov	w1, wzr
  40fee0:	bl	41f664 <ferror@plt+0x1bdc4>
  40fee4:	mov	x2, x0
  40fee8:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40feec:	add	x0, x0, #0xc49
  40fef0:	mov	x1, x22
  40fef4:	bl	4037a0 <printf@plt>
  40fef8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  40fefc:	ldur	x0, [x29, #-8]
  40ff00:	ldr	w1, [x8, #636]
  40ff04:	ldr	x6, [sp, #24]
  40ff08:	mov	w3, #0xffffffff            	// #-1
  40ff0c:	mov	w2, wzr
  40ff10:	mov	x4, x19
  40ff14:	mov	x5, xzr
  40ff18:	bl	41d974 <ferror@plt+0x1a0d4>
  40ff1c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  40ff20:	add	x0, x0, #0xef9
  40ff24:	bl	403450 <puts@plt>
  40ff28:	ldr	x3, [sp, #64]
  40ff2c:	ldrb	w8, [x22]
  40ff30:	cbnz	w8, 40ff44 <ferror@plt+0xc6a4>
  40ff34:	ldr	x8, [x27, #24]
  40ff38:	and	x9, x20, #0xffffffff
  40ff3c:	mov	w10, #0x16                  	// #22
  40ff40:	strh	w10, [x8, x9, lsl #1]
  40ff44:	stur	x28, [x29, #-8]
  40ff48:	b	41001c <ferror@plt+0xc77c>
  40ff4c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  40ff50:	add	x1, x1, #0xc61
  40ff54:	mov	w2, #0x5                   	// #5
  40ff58:	mov	x0, xzr
  40ff5c:	bl	403700 <dcgettext@plt>
  40ff60:	bl	4312d0 <error@@Base>
  40ff64:	mov	x0, x27
  40ff68:	mov	w1, w20
  40ff6c:	neg	x22, x19
  40ff70:	bl	41fe14 <ferror@plt+0x1c574>
  40ff74:	ldr	x9, [sp, #48]
  40ff78:	ldr	w8, [x28, #664]
  40ff7c:	adrp	x10, 436000 <warn@@Base+0x4c6c>
  40ff80:	cmp	w0, #0x0
  40ff84:	add	x10, x10, #0x850
  40ff88:	csel	x19, x9, x10, lt  // lt = tstop
  40ff8c:	cbz	w8, 40ff98 <ferror@plt+0xc6f8>
  40ff90:	ldrb	w8, [x19]
  40ff94:	cbz	w8, 40ffc8 <ferror@plt+0xc728>
  40ff98:	mov	w0, w20
  40ff9c:	mov	w1, wzr
  40ffa0:	bl	41f664 <ferror@plt+0x1bdc4>
  40ffa4:	ldrsw	x8, [x27, #52]
  40ffa8:	mov	x2, x0
  40ffac:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  40ffb0:	add	x0, x0, #0xd44
  40ffb4:	mul	x3, x8, x22
  40ffb8:	mov	x1, x19
  40ffbc:	bl	4037a0 <printf@plt>
  40ffc0:	ldrb	w8, [x19]
  40ffc4:	cbnz	w8, 4101ac <ferror@plt+0xc90c>
  40ffc8:	ldr	x8, [x27, #24]
  40ffcc:	and	x9, x20, #0xffffffff
  40ffd0:	mov	w10, #0x80                  	// #128
  40ffd4:	strh	w10, [x8, x9, lsl #1]
  40ffd8:	ldr	w8, [x27, #52]
  40ffdc:	ldr	x10, [x27, #32]
  40ffe0:	mul	w8, w8, w22
  40ffe4:	str	w8, [x10, x9, lsl #2]
  40ffe8:	b	4101ac <ferror@plt+0xc90c>
  40ffec:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  40fff0:	add	x1, x1, #0xbd9
  40fff4:	mov	w2, #0x5                   	// #5
  40fff8:	mov	x0, xzr
  40fffc:	bl	403700 <dcgettext@plt>
  410000:	mov	x1, x22
  410004:	b	410014 <ferror@plt+0xc774>
  410008:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41000c:	add	x0, x0, #0xc1d
  410010:	mov	x1, x19
  410014:	bl	4037a0 <printf@plt>
  410018:	ldr	x3, [sp, #64]
  41001c:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  410020:	b	4101b0 <ferror@plt+0xc910>
  410024:	ldrb	w2, [x27, #94]
  410028:	mov	x0, xzr
  41002c:	mov	x1, x19
  410030:	bl	41aa68 <ferror@plt+0x171c8>
  410034:	mov	x1, x0
  410038:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41003c:	add	x0, x0, #0x9c7
  410040:	bl	4037a0 <printf@plt>
  410044:	ldr	x3, [sp, #64]
  410048:	str	x19, [x27, #56]
  41004c:	b	4101b0 <ferror@plt+0xc910>
  410050:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410054:	add	x0, x0, #0x2d7
  410058:	bl	403450 <puts@plt>
  41005c:	ldr	x3, [sp, #64]
  410060:	cbnz	x24, 40ed6c <ferror@plt+0xb4cc>
  410064:	ldr	w8, [x28, #664]
  410068:	cbz	w8, 41007c <ferror@plt+0xc7dc>
  41006c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410070:	add	x0, x0, #0x2ee
  410074:	bl	403450 <puts@plt>
  410078:	ldr	x3, [sp, #64]
  41007c:	mov	x24, xzr
  410080:	b	4101b0 <ferror@plt+0xc910>
  410084:	ldr	w8, [x27, #48]
  410088:	ldr	x9, [x27, #56]
  41008c:	ldrb	w2, [x27, #94]
  410090:	mov	x0, xzr
  410094:	mul	w19, w8, w20
  410098:	add	x1, x9, x19
  41009c:	bl	41aa68 <ferror@plt+0x171c8>
  4100a0:	mov	x2, x0
  4100a4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  4100a8:	add	x0, x0, #0x96d
  4100ac:	mov	w1, w19
  4100b0:	bl	4037a0 <printf@plt>
  4100b4:	ldr	w8, [x27, #48]
  4100b8:	ldr	x9, [x27, #56]
  4100bc:	ldr	x3, [sp, #64]
  4100c0:	mul	w8, w8, w20
  4100c4:	add	x8, x9, x8
  4100c8:	b	41010c <ferror@plt+0xc86c>
  4100cc:	ldr	w8, [x27, #48]
  4100d0:	ldr	x9, [x27, #56]
  4100d4:	ldrb	w2, [x27, #94]
  4100d8:	mov	x0, xzr
  4100dc:	mul	x20, x19, x8
  4100e0:	add	x1, x20, x9
  4100e4:	bl	41aa68 <ferror@plt+0x171c8>
  4100e8:	mov	x2, x0
  4100ec:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  4100f0:	add	x0, x0, #0xd00
  4100f4:	mov	x1, x20
  4100f8:	bl	4037a0 <printf@plt>
  4100fc:	ldr	w8, [x27, #48]
  410100:	ldr	x9, [x27, #56]
  410104:	ldr	x3, [sp, #64]
  410108:	madd	x8, x19, x8, x9
  41010c:	str	x8, [x27, #56]
  410110:	b	4101b0 <ferror@plt+0xc910>
  410114:	ldr	x9, [x27, #24]
  410118:	mov	w10, #0x7                   	// #7
  41011c:	strh	w10, [x9, x8, lsl #1]
  410120:	ldr	x9, [x27, #32]
  410124:	str	wzr, [x9, x8, lsl #2]
  410128:	b	4101ac <ferror@plt+0xc90c>
  41012c:	ldr	w9, [x28, #664]
  410130:	cbnz	w9, 410178 <ferror@plt+0xc8d8>
  410134:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  410138:	add	x0, x0, #0xbbb
  41013c:	bl	4037a0 <printf@plt>
  410140:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  410144:	ldur	x0, [x29, #-8]
  410148:	ldr	w1, [x8, #636]
  41014c:	ldr	x6, [sp, #24]
  410150:	mov	w3, #0xffffffff            	// #-1
  410154:	mov	w2, wzr
  410158:	mov	x4, x19
  41015c:	mov	x5, xzr
  410160:	bl	41d974 <ferror@plt+0x1a0d4>
  410164:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  410168:	add	x0, x0, #0xef9
  41016c:	bl	403450 <puts@plt>
  410170:	ldr	x3, [sp, #64]
  410174:	ldur	x8, [x29, #-8]
  410178:	mov	w9, #0x1                   	// #1
  41017c:	add	x8, x8, x19
  410180:	strb	w9, [x27, #93]
  410184:	stur	x8, [x29, #-8]
  410188:	b	4101b0 <ferror@plt+0xc910>
  41018c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410190:	add	x1, x1, #0xb06
  410194:	mov	w2, #0x5                   	// #5
  410198:	mov	x0, xzr
  41019c:	bl	403700 <dcgettext@plt>
  4101a0:	bl	431394 <warn@@Base>
  4101a4:	str	wzr, [x27, #16]
  4101a8:	mov	x24, x19
  4101ac:	ldr	x3, [sp, #64]
  4101b0:	ldur	x22, [x29, #-8]
  4101b4:	cmp	x22, x3
  4101b8:	b.cc	40e954 <ferror@plt+0xb0b4>  // b.lo, b.ul, b.last
  4101bc:	b	4101fc <ferror@plt+0xc95c>
  4101c0:	ldr	x3, [sp, #64]
  4101c4:	ldr	x8, [x27, #24]
  4101c8:	and	x9, x20, #0xffffffff
  4101cc:	mov	w10, #0x9                   	// #9
  4101d0:	strh	w10, [x8, x9, lsl #1]
  4101d4:	ldr	x8, [x27, #32]
  4101d8:	str	w19, [x8, x9, lsl #2]
  4101dc:	b	4101b0 <ferror@plt+0xc910>
  4101e0:	ldr	x3, [sp, #64]
  4101e4:	ldr	x8, [x27, #24]
  4101e8:	mov	w9, #0x7                   	// #7
  4101ec:	strh	w9, [x8, x20, lsl #1]
  4101f0:	ldr	x8, [x27, #32]
  4101f4:	str	wzr, [x8, x20, lsl #2]
  4101f8:	b	4101b0 <ferror@plt+0xc910>
  4101fc:	cbnz	w23, 41021c <ferror@plt+0xc97c>
  410200:	ldr	w8, [x28, #664]
  410204:	cbz	w8, 41021c <ferror@plt+0xc97c>
  410208:	sub	x1, x29, #0x1c
  41020c:	sub	x2, x29, #0xc
  410210:	mov	x0, x27
  410214:	bl	41ff74 <ferror@plt+0x1c6d4>
  410218:	ldr	x3, [sp, #64]
  41021c:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  410220:	ldr	x0, [x19, #3888]
  410224:	cbz	x0, 410234 <ferror@plt+0xc994>
  410228:	bl	403510 <free@plt>
  41022c:	ldr	x3, [sp, #64]
  410230:	str	xzr, [x19, #3888]
  410234:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  410238:	ldr	x0, [x19, #3896]
  41023c:	cbz	x0, 41024c <ferror@plt+0xc9ac>
  410240:	bl	403510 <free@plt>
  410244:	ldr	x3, [sp, #64]
  410248:	str	xzr, [x19, #3896]
  41024c:	ldr	w10, [sp, #44]
  410250:	mov	w8, wzr
  410254:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  410258:	stur	x3, [x29, #-8]
  41025c:	str	w10, [x9, #636]
  410260:	cbz	w8, 40da9c <ferror@plt+0xa1fc>
  410264:	b	410384 <ferror@plt+0xcae4>
  410268:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41026c:	ldr	x8, [x8, #696]
  410270:	mov	x0, x19
  410274:	mov	x19, x9
  410278:	mov	x25, x10
  41027c:	blr	x8
  410280:	mov	x10, x25
  410284:	adrp	x25, 43c000 <warn@@Base+0xac6c>
  410288:	add	x25, x25, #0x6f6
  41028c:	mov	x9, x19
  410290:	ldr	w8, [sp, #40]
  410294:	cbz	w8, 4102c0 <ferror@plt+0xca20>
  410298:	cmp	w9, #0x4
  41029c:	b.ne	4102ac <ferror@plt+0xca0c>  // b.any
  4102a0:	mov	w8, #0xffffffff            	// #-1
  4102a4:	cmp	x0, x8
  4102a8:	b.eq	4102c4 <ferror@plt+0xca24>  // b.none
  4102ac:	cmp	w9, #0x8
  4102b0:	b.ne	40dfac <ferror@plt+0xa70c>  // b.any
  4102b4:	cmn	x0, #0x1
  4102b8:	b.eq	4102c4 <ferror@plt+0xca24>  // b.none
  4102bc:	b	40dfac <ferror@plt+0xa70c>
  4102c0:	cbnz	x0, 40dfac <ferror@plt+0xa70c>
  4102c4:	sub	x2, x29, #0x18
  4102c8:	sub	x3, x29, #0x34
  4102cc:	sub	x4, x29, #0x30
  4102d0:	sub	x5, x29, #0x28
  4102d4:	mov	x0, x10
  4102d8:	mov	x1, x21
  4102dc:	bl	41f8cc <ferror@plt+0x1c02c>
  4102e0:	ldur	x8, [x29, #-24]
  4102e4:	cbz	x8, 410364 <ferror@plt+0xcac4>
  4102e8:	ldr	x9, [sp, #16]
  4102ec:	str	x9, [x8]
  4102f0:	ldur	x0, [x29, #-24]
  4102f4:	str	x27, [x0, #8]
  4102f8:	ldur	w8, [x29, #-12]
  4102fc:	ldr	w9, [x0, #88]
  410300:	str	x0, [sp, #16]
  410304:	sub	w10, w8, #0x1
  410308:	cmp	w8, #0x0
  41030c:	csel	w8, wzr, w10, eq  // eq = none
  410310:	cmp	w8, w9
  410314:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  410318:	bl	41fe14 <ferror@plt+0x1c574>
  41031c:	tbnz	w0, #31, 410370 <ferror@plt+0xcad0>
  410320:	ldur	x8, [x29, #-24]
  410324:	ldr	w27, [sp, #44]
  410328:	adrp	x19, 45a000 <_bfd_std_section+0x2110>
  41032c:	add	x19, x19, #0xf18
  410330:	ldrb	w8, [x8, #92]
  410334:	cbz	w8, 40dfb8 <ferror@plt+0xa718>
  410338:	and	w8, w8, #0x7
  41033c:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  410340:	sub	w8, w8, #0x2
  410344:	add	x9, x9, #0xfb8
  410348:	add	x9, x9, w8, sxtw #2
  41034c:	cmp	w8, #0x3
  410350:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  410354:	add	x8, x8, #0x27c
  410358:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  41035c:	ldr	w27, [x8]
  410360:	b	40dfb8 <ferror@plt+0xa718>
  410364:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410368:	add	x1, x1, #0x826
  41036c:	b	410378 <ferror@plt+0xcad8>
  410370:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410374:	add	x1, x1, #0x846
  410378:	mov	w2, #0x5                   	// #5
  41037c:	mov	x0, xzr
  410380:	b	40e1d8 <ferror@plt+0xa938>
  410384:	mov	w0, #0xa                   	// #10
  410388:	bl	403800 <putchar@plt>
  41038c:	cbz	x24, 4103b4 <ferror@plt+0xcb14>
  410390:	ldr	x0, [x24, #24]
  410394:	ldr	x19, [x24]
  410398:	bl	403510 <free@plt>
  41039c:	ldr	x0, [x24, #32]
  4103a0:	bl	403510 <free@plt>
  4103a4:	mov	x0, x24
  4103a8:	bl	403510 <free@plt>
  4103ac:	mov	x24, x19
  4103b0:	cbnz	x19, 410390 <ferror@plt+0xcaf0>
  4103b4:	ldr	x20, [sp, #16]
  4103b8:	cbz	x26, 4103e0 <ferror@plt+0xcb40>
  4103bc:	ldr	x0, [x26, #24]
  4103c0:	ldr	x19, [x26]
  4103c4:	bl	403510 <free@plt>
  4103c8:	ldr	x0, [x26, #32]
  4103cc:	bl	403510 <free@plt>
  4103d0:	mov	x0, x26
  4103d4:	bl	403510 <free@plt>
  4103d8:	mov	x26, x19
  4103dc:	cbnz	x19, 4103bc <ferror@plt+0xcb1c>
  4103e0:	cbz	x20, 410408 <ferror@plt+0xcb68>
  4103e4:	ldr	x0, [x20, #24]
  4103e8:	ldr	x19, [x20]
  4103ec:	bl	403510 <free@plt>
  4103f0:	ldr	x0, [x20, #32]
  4103f4:	bl	403510 <free@plt>
  4103f8:	mov	x0, x20
  4103fc:	bl	403510 <free@plt>
  410400:	mov	x20, x19
  410404:	cbnz	x19, 4103e4 <ferror@plt+0xcb44>
  410408:	ldp	x20, x19, [sp, #208]
  41040c:	ldp	x22, x21, [sp, #192]
  410410:	ldp	x24, x23, [sp, #176]
  410414:	ldp	x26, x25, [sp, #160]
  410418:	ldp	x28, x27, [sp, #144]
  41041c:	ldp	x29, x30, [sp, #128]
  410420:	mov	w0, #0x1                   	// #1
  410424:	add	sp, sp, #0xe0
  410428:	ret
  41042c:	ldr	w2, [x0, #56]
  410430:	mov	w3, wzr
  410434:	mov	w4, wzr
  410438:	b	40b3e8 <ferror@plt+0x7b48>
  41043c:	sub	sp, sp, #0x150
  410440:	stp	x29, x30, [sp, #240]
  410444:	add	x29, sp, #0xf0
  410448:	stp	x28, x27, [sp, #256]
  41044c:	stp	x26, x25, [sp, #272]
  410450:	stp	x24, x23, [sp, #288]
  410454:	stp	x22, x21, [sp, #304]
  410458:	stp	x20, x19, [sp, #320]
  41045c:	stp	x1, x0, [x29, #-88]
  410460:	ldr	x9, [x0, #32]
  410464:	ldr	x19, [x0, #48]
  410468:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  41046c:	ldr	w8, [x20, #644]
  410470:	stur	x9, [x29, #-72]
  410474:	add	x22, x9, x19
  410478:	cbz	w8, 41048c <ferror@plt+0xcbec>
  41047c:	tbnz	w8, #0, 410494 <ferror@plt+0xcbf4>
  410480:	mov	w8, #0x1                   	// #1
  410484:	stur	w8, [x29, #-100]
  410488:	b	411c78 <ferror@plt+0xe3d8>
  41048c:	mov	w8, #0x1                   	// #1
  410490:	str	w8, [x20, #644]
  410494:	ldur	x0, [x29, #-80]
  410498:	mov	w1, #0x1                   	// #1
  41049c:	mov	w8, #0x1                   	// #1
  4104a0:	stur	w8, [x29, #-100]
  4104a4:	bl	41a5f0 <ferror@plt+0x16d50>
  4104a8:	cmp	x19, #0x1
  4104ac:	b.lt	411c78 <ferror@plt+0xe3d8>  // b.tstop
  4104b0:	ldur	x21, [x29, #-72]
  4104b4:	sub	x8, x22, #0x1
  4104b8:	adrp	x27, 45b000 <_bfd_std_section+0x3110>
  4104bc:	adrp	x24, 45b000 <_bfd_std_section+0x3110>
  4104c0:	adrp	x25, 45b000 <_bfd_std_section+0x3110>
  4104c4:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  4104c8:	str	x19, [sp, #112]
  4104cc:	stur	x8, [x29, #-96]
  4104d0:	ldur	x8, [x29, #-80]
  4104d4:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  4104d8:	mov	w2, #0xc                   	// #12
  4104dc:	add	x1, x1, #0xf18
  4104e0:	ldr	x19, [x8, #16]
  4104e4:	mov	x0, x19
  4104e8:	bl	403210 <strncmp@plt>
  4104ec:	cbz	w0, 410778 <ferror@plt+0xced8>
  4104f0:	ldur	x0, [x29, #-80]
  4104f4:	sub	x3, x29, #0x30
  4104f8:	sub	x4, x29, #0x38
  4104fc:	mov	x1, x21
  410500:	mov	x2, x22
  410504:	bl	42027c <ferror@plt+0x1c9dc>
  410508:	cbz	x0, 411c6c <ferror@plt+0xe3cc>
  41050c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410510:	mov	x26, x0
  410514:	mov	w2, #0x5                   	// #5
  410518:	mov	x0, xzr
  41051c:	add	x1, x1, #0xf78
  410520:	bl	403700 <dcgettext@plt>
  410524:	ldur	x8, [x29, #-72]
  410528:	sub	x1, x21, x8
  41052c:	bl	4037a0 <printf@plt>
  410530:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410534:	mov	w2, #0x5                   	// #5
  410538:	mov	x0, xzr
  41053c:	add	x1, x1, #0xf9e
  410540:	bl	403700 <dcgettext@plt>
  410544:	ldur	x1, [x29, #-48]
  410548:	bl	4037a0 <printf@plt>
  41054c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  410550:	mov	w2, #0x5                   	// #5
  410554:	mov	x0, xzr
  410558:	add	x1, x1, #0xfc2
  41055c:	bl	403700 <dcgettext@plt>
  410560:	ldurh	w1, [x29, #-40]
  410564:	bl	4037a0 <printf@plt>
  410568:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41056c:	mov	w2, #0x5                   	// #5
  410570:	mov	x0, xzr
  410574:	add	x1, x1, #0xfe5
  410578:	bl	403700 <dcgettext@plt>
  41057c:	ldur	w1, [x29, #-32]
  410580:	bl	4037a0 <printf@plt>
  410584:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410588:	mov	w2, #0x5                   	// #5
  41058c:	mov	x0, xzr
  410590:	add	x1, x1, #0x8
  410594:	bl	403700 <dcgettext@plt>
  410598:	ldurb	w1, [x29, #-24]
  41059c:	bl	4037a0 <printf@plt>
  4105a0:	ldurh	w8, [x29, #-40]
  4105a4:	cmp	w8, #0x4
  4105a8:	b.cc	4105c8 <ferror@plt+0xcd28>  // b.lo, b.ul, b.last
  4105ac:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4105b0:	mov	w2, #0x5                   	// #5
  4105b4:	mov	x0, xzr
  4105b8:	add	x1, x1, #0x2b
  4105bc:	bl	403700 <dcgettext@plt>
  4105c0:	ldurb	w1, [x29, #-23]
  4105c4:	bl	4037a0 <printf@plt>
  4105c8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4105cc:	mov	w2, #0x5                   	// #5
  4105d0:	mov	x0, xzr
  4105d4:	add	x1, x1, #0x4e
  4105d8:	bl	403700 <dcgettext@plt>
  4105dc:	ldurb	w1, [x29, #-22]
  4105e0:	bl	4037a0 <printf@plt>
  4105e4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4105e8:	mov	w2, #0x5                   	// #5
  4105ec:	mov	x0, xzr
  4105f0:	add	x1, x1, #0x71
  4105f4:	bl	403700 <dcgettext@plt>
  4105f8:	ldur	w1, [x29, #-20]
  4105fc:	bl	4037a0 <printf@plt>
  410600:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410604:	mov	w2, #0x5                   	// #5
  410608:	mov	x0, xzr
  41060c:	add	x1, x1, #0x94
  410610:	bl	403700 <dcgettext@plt>
  410614:	ldurb	w1, [x29, #-16]
  410618:	bl	4037a0 <printf@plt>
  41061c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410620:	mov	w2, #0x5                   	// #5
  410624:	mov	x0, xzr
  410628:	add	x1, x1, #0xb7
  41062c:	bl	403700 <dcgettext@plt>
  410630:	ldurb	w1, [x29, #-15]
  410634:	bl	4037a0 <printf@plt>
  410638:	ldurb	w8, [x29, #-16]
  41063c:	adrp	x21, 43d000 <warn@@Base+0xbc6c>
  410640:	add	x21, x21, #0x13c
  410644:	cbnz	w8, 410668 <ferror@plt+0xcdc8>
  410648:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41064c:	mov	w2, #0x5                   	// #5
  410650:	mov	x0, xzr
  410654:	add	x1, x1, #0xda
  410658:	bl	403700 <dcgettext@plt>
  41065c:	bl	431394 <warn@@Base>
  410660:	mov	w8, #0x1                   	// #1
  410664:	sturb	w8, [x29, #-16]
  410668:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41066c:	ldurb	w8, [x29, #-22]
  410670:	strb	wzr, [x9, #128]
  410674:	ldurb	w9, [x29, #-15]
  410678:	mov	w10, #0x1                   	// #1
  41067c:	adrp	x11, 45b000 <_bfd_std_section+0x3110>
  410680:	str	w10, [x11, #104]
  410684:	str	w10, [x25, #112]
  410688:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  41068c:	str	w8, [x10, #120]
  410690:	add	x8, x26, x9
  410694:	cmp	x8, x22
  410698:	str	xzr, [x27, #88]
  41069c:	str	wzr, [x24, #96]
  4106a0:	str	wzr, [x20, #136]
  4106a4:	b.cs	411c48 <ferror@plt+0xe3a8>  // b.hs, b.nlast
  4106a8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4106ac:	mov	w2, #0x5                   	// #5
  4106b0:	mov	x0, xzr
  4106b4:	add	x1, x1, #0x130
  4106b8:	bl	403700 <dcgettext@plt>
  4106bc:	bl	4037a0 <printf@plt>
  4106c0:	ldurb	w8, [x29, #-15]
  4106c4:	cmp	w8, #0x2
  4106c8:	b.cc	410718 <ferror@plt+0xce78>  // b.lo, b.ul, b.last
  4106cc:	adrp	x23, 43d000 <warn@@Base+0xbc6c>
  4106d0:	mov	x20, xzr
  4106d4:	add	x23, x23, #0x154
  4106d8:	ldrb	w3, [x26, x20]
  4106dc:	mov	w4, #0x5                   	// #5
  4106e0:	mov	x0, xzr
  4106e4:	mov	x1, x21
  4106e8:	mov	x2, x23
  4106ec:	bl	4035d0 <dcngettext@plt>
  4106f0:	ldrb	w2, [x26, x20]
  4106f4:	add	x19, x20, #0x1
  4106f8:	mov	w1, w19
  4106fc:	bl	4037a0 <printf@plt>
  410700:	ldurb	w8, [x29, #-15]
  410704:	add	x9, x20, #0x2
  410708:	mov	x20, x19
  41070c:	cmp	x9, x8
  410710:	b.cc	4106d8 <ferror@plt+0xce38>  // b.lo, b.ul, b.last
  410714:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  410718:	ldurh	w9, [x29, #-40]
  41071c:	add	x8, x26, x8
  410720:	sub	x21, x8, #0x1
  410724:	cmp	w9, #0x5
  410728:	b.cc	4107ec <ferror@plt+0xcf4c>  // b.lo, b.ul, b.last
  41072c:	ldur	x1, [x29, #-88]
  410730:	mov	w0, #0xb                   	// #11
  410734:	bl	4198dc <ferror@plt+0x1603c>
  410738:	ldp	x19, x20, [x29, #-80]
  41073c:	sub	x3, x29, #0x30
  410740:	mov	w5, #0x1                   	// #1
  410744:	mov	x0, x21
  410748:	mov	x1, x20
  41074c:	mov	x2, x22
  410750:	mov	x4, x19
  410754:	bl	420774 <ferror@plt+0x1ced4>
  410758:	sub	x3, x29, #0x30
  41075c:	mov	x1, x20
  410760:	mov	x2, x22
  410764:	mov	x4, x19
  410768:	mov	w5, wzr
  41076c:	bl	420774 <ferror@plt+0x1ced4>
  410770:	mov	x21, x0
  410774:	b	410ab8 <ferror@plt+0xd218>
  410778:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  41077c:	mov	x0, x19
  410780:	add	x1, x1, #0x4d9
  410784:	bl	4034b0 <strcmp@plt>
  410788:	cbz	w0, 4104f0 <ferror@plt+0xcc50>
  41078c:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  410790:	add	x8, x8, #0xf78
  410794:	ldp	q0, q1, [x8]
  410798:	ldr	x8, [x8, #32]
  41079c:	stur	x22, [x29, #-56]
  4107a0:	stp	q0, q1, [x29, #-48]
  4107a4:	tst	w8, #0xff
  4107a8:	stur	x8, [x29, #-16]
  4107ac:	b.eq	411c54 <ferror@plt+0xe3b4>  // b.none
  4107b0:	ldurb	w8, [x29, #-22]
  4107b4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4107b8:	strb	wzr, [x9, #128]
  4107bc:	mov	w9, #0x1                   	// #1
  4107c0:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  4107c4:	str	w9, [x10, #104]
  4107c8:	str	w9, [x25, #112]
  4107cc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4107d0:	mov	x26, xzr
  4107d4:	str	xzr, [x27, #88]
  4107d8:	str	wzr, [x24, #96]
  4107dc:	str	w8, [x9, #120]
  4107e0:	str	wzr, [x20, #136]
  4107e4:	mov	x20, x22
  4107e8:	b	410adc <ferror@plt+0xd23c>
  4107ec:	ldrb	w8, [x21]
  4107f0:	cbz	w8, 410874 <ferror@plt+0xcfd4>
  4107f4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4107f8:	mov	w2, #0x5                   	// #5
  4107fc:	mov	x0, xzr
  410800:	add	x1, x1, #0x18e
  410804:	bl	403700 <dcgettext@plt>
  410808:	ldur	x8, [x29, #-72]
  41080c:	sub	x1, x21, x8
  410810:	bl	4037a0 <printf@plt>
  410814:	cmp	x21, x22
  410818:	b.cs	410864 <ferror@plt+0xcfc4>  // b.hs, b.nlast
  41081c:	mov	w19, #0x1                   	// #1
  410820:	ldrb	w8, [x21]
  410824:	cbz	w8, 410864 <ferror@plt+0xcfc4>
  410828:	sub	x23, x22, x21
  41082c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410830:	add	x0, x0, #0x1b5
  410834:	mov	w1, w19
  410838:	mov	w2, w23
  41083c:	mov	x3, x21
  410840:	bl	4037a0 <printf@plt>
  410844:	mov	x0, x21
  410848:	mov	x1, x23
  41084c:	bl	403020 <strnlen@plt>
  410850:	add	x8, x0, x21
  410854:	add	x21, x8, #0x1
  410858:	cmp	x21, x22
  41085c:	add	w19, w19, #0x1
  410860:	b.cc	410820 <ferror@plt+0xcf80>  // b.lo, b.ul, b.last
  410864:	ldur	x8, [x29, #-96]
  410868:	cmp	x21, x8
  41086c:	b.cc	41088c <ferror@plt+0xcfec>  // b.lo, b.ul, b.last
  410870:	b	411c3c <ferror@plt+0xe39c>
  410874:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410878:	mov	w2, #0x5                   	// #5
  41087c:	mov	x0, xzr
  410880:	add	x1, x1, #0x16d
  410884:	bl	403700 <dcgettext@plt>
  410888:	bl	4037a0 <printf@plt>
  41088c:	ldrb	w8, [x21, #1]!
  410890:	cbz	w8, 410a9c <ferror@plt+0xd1fc>
  410894:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410898:	mov	w2, #0x5                   	// #5
  41089c:	mov	x0, xzr
  4108a0:	add	x1, x1, #0x1e1
  4108a4:	bl	403700 <dcgettext@plt>
  4108a8:	ldur	x8, [x29, #-72]
  4108ac:	sub	x1, x21, x8
  4108b0:	bl	4037a0 <printf@plt>
  4108b4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4108b8:	mov	w2, #0x5                   	// #5
  4108bc:	mov	x0, xzr
  4108c0:	add	x1, x1, #0x208
  4108c4:	bl	403700 <dcgettext@plt>
  4108c8:	bl	4037a0 <printf@plt>
  4108cc:	cmp	x21, x22
  4108d0:	b.cs	410ab4 <ferror@plt+0xd214>  // b.hs, b.nlast
  4108d4:	ldrb	w8, [x21]
  4108d8:	cbz	w8, 410ab4 <ferror@plt+0xd214>
  4108dc:	ldr	w8, [x20, #136]
  4108e0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4108e4:	add	x0, x0, #0x7c9
  4108e8:	add	w1, w8, #0x1
  4108ec:	str	w1, [x20, #136]
  4108f0:	bl	4037a0 <printf@plt>
  4108f4:	sub	x28, x22, x21
  4108f8:	mov	x0, x21
  4108fc:	mov	x1, x28
  410900:	bl	403020 <strnlen@plt>
  410904:	add	x8, x0, x21
  410908:	add	x19, x8, #0x1
  41090c:	sub	x3, x29, #0x3c
  410910:	sub	x4, x29, #0x40
  410914:	mov	x0, x19
  410918:	mov	x1, x22
  41091c:	mov	w2, wzr
  410920:	bl	40abec <ferror@plt+0x734c>
  410924:	ldp	w8, w9, [x29, #-64]
  410928:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41092c:	mov	x23, x0
  410930:	add	x1, x1, #0xc61
  410934:	add	x19, x19, x9
  410938:	tbnz	w8, #0, 410948 <ferror@plt+0xd0a8>
  41093c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410940:	add	x1, x1, #0xc72
  410944:	tbz	w8, #1, 410958 <ferror@plt+0xd0b8>
  410948:	mov	w2, #0x5                   	// #5
  41094c:	mov	x0, xzr
  410950:	bl	403700 <dcgettext@plt>
  410954:	bl	4312d0 <error@@Base>
  410958:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41095c:	add	x0, x0, #0xe2d
  410960:	mov	x1, x23
  410964:	mov	w2, wzr
  410968:	bl	41aa68 <ferror@plt+0x171c8>
  41096c:	mov	x1, x0
  410970:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410974:	add	x0, x0, #0xd81
  410978:	bl	4037a0 <printf@plt>
  41097c:	sub	x3, x29, #0x3c
  410980:	sub	x4, x29, #0x40
  410984:	mov	x0, x19
  410988:	mov	x1, x22
  41098c:	mov	w2, wzr
  410990:	bl	40abec <ferror@plt+0x734c>
  410994:	ldp	w8, w9, [x29, #-64]
  410998:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41099c:	mov	x23, x0
  4109a0:	add	x1, x1, #0xc61
  4109a4:	add	x19, x19, x9
  4109a8:	tbnz	w8, #0, 4109b8 <ferror@plt+0xd118>
  4109ac:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4109b0:	add	x1, x1, #0xc72
  4109b4:	tbz	w8, #1, 4109c8 <ferror@plt+0xd128>
  4109b8:	mov	w2, #0x5                   	// #5
  4109bc:	mov	x0, xzr
  4109c0:	bl	403700 <dcgettext@plt>
  4109c4:	bl	4312d0 <error@@Base>
  4109c8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4109cc:	add	x0, x0, #0xe2d
  4109d0:	mov	x1, x23
  4109d4:	mov	w2, wzr
  4109d8:	bl	41aa68 <ferror@plt+0x171c8>
  4109dc:	mov	x1, x0
  4109e0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4109e4:	add	x0, x0, #0xd81
  4109e8:	bl	4037a0 <printf@plt>
  4109ec:	sub	x3, x29, #0x3c
  4109f0:	sub	x4, x29, #0x40
  4109f4:	mov	x0, x19
  4109f8:	mov	x1, x22
  4109fc:	mov	w2, wzr
  410a00:	bl	40abec <ferror@plt+0x734c>
  410a04:	ldp	w8, w9, [x29, #-64]
  410a08:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410a0c:	mov	x23, x0
  410a10:	add	x1, x1, #0xc61
  410a14:	add	x19, x19, x9
  410a18:	tbnz	w8, #0, 410a28 <ferror@plt+0xd188>
  410a1c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410a20:	add	x1, x1, #0xc72
  410a24:	tbz	w8, #1, 410a38 <ferror@plt+0xd198>
  410a28:	mov	w2, #0x5                   	// #5
  410a2c:	mov	x0, xzr
  410a30:	bl	403700 <dcgettext@plt>
  410a34:	bl	4312d0 <error@@Base>
  410a38:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410a3c:	add	x0, x0, #0xe2d
  410a40:	mov	x1, x23
  410a44:	mov	w2, wzr
  410a48:	bl	41aa68 <ferror@plt+0x171c8>
  410a4c:	mov	x1, x0
  410a50:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410a54:	add	x0, x0, #0xd81
  410a58:	bl	4037a0 <printf@plt>
  410a5c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410a60:	add	x0, x0, #0x1ba
  410a64:	mov	w1, w28
  410a68:	mov	x2, x21
  410a6c:	bl	4037a0 <printf@plt>
  410a70:	cmp	x19, x22
  410a74:	mov	x21, x19
  410a78:	b.ne	4108cc <ferror@plt+0xd02c>  // b.any
  410a7c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410a80:	mov	w2, #0x5                   	// #5
  410a84:	mov	x0, xzr
  410a88:	add	x1, x1, #0x224
  410a8c:	bl	403700 <dcgettext@plt>
  410a90:	bl	431394 <warn@@Base>
  410a94:	mov	x21, x22
  410a98:	b	410ab4 <ferror@plt+0xd214>
  410a9c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410aa0:	mov	w2, #0x5                   	// #5
  410aa4:	mov	x0, xzr
  410aa8:	add	x1, x1, #0x1c0
  410aac:	bl	403700 <dcgettext@plt>
  410ab0:	bl	4037a0 <printf@plt>
  410ab4:	add	x21, x21, #0x1
  410ab8:	mov	w0, #0xa                   	// #10
  410abc:	bl	403800 <putchar@plt>
  410ac0:	ldp	q0, q1, [x29, #-48]
  410ac4:	ldur	x8, [x29, #-16]
  410ac8:	ldur	x20, [x29, #-56]
  410acc:	adrp	x9, 45a000 <_bfd_std_section+0x2110>
  410ad0:	add	x9, x9, #0xf78
  410ad4:	stp	q0, q1, [x9]
  410ad8:	str	x8, [x9, #32]
  410adc:	mov	w2, #0x5                   	// #5
  410ae0:	cmp	x21, x20
  410ae4:	b.cs	411c10 <ferror@plt+0xe370>  // b.hs, b.nlast
  410ae8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410aec:	mov	x0, xzr
  410af0:	add	x1, x1, #0x260
  410af4:	bl	403700 <dcgettext@plt>
  410af8:	bl	4037a0 <printf@plt>
  410afc:	ldur	x8, [x29, #-72]
  410b00:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410b04:	add	x0, x0, #0x27a
  410b08:	sub	x1, x21, x8
  410b0c:	bl	4037a0 <printf@plt>
  410b10:	mov	x28, x21
  410b14:	ldrb	w19, [x28], #1
  410b18:	ldurb	w8, [x29, #-15]
  410b1c:	cmp	w19, w8
  410b20:	b.cs	410bd0 <ferror@plt+0xd330>  // b.hs, b.nlast
  410b24:	cmp	w19, #0xc
  410b28:	b.hi	410db0 <ferror@plt+0xd510>  // b.pmore
  410b2c:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  410b30:	add	x11, x11, #0xa42
  410b34:	adr	x9, 410b44 <ferror@plt+0xd2a4>
  410b38:	ldrh	w10, [x11, x19, lsl #1]
  410b3c:	add	x9, x9, x10, lsl #2
  410b40:	br	x9
  410b44:	ldurb	w23, [x29, #-22]
  410b48:	sub	x3, x29, #0x3c
  410b4c:	sub	x4, x29, #0x40
  410b50:	mov	x0, x28
  410b54:	mov	x1, x22
  410b58:	mov	w2, wzr
  410b5c:	bl	40abec <ferror@plt+0x734c>
  410b60:	ldp	w8, w19, [x29, #-64]
  410b64:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410b68:	mov	x9, x0
  410b6c:	add	x1, x1, #0xc61
  410b70:	tbnz	w8, #0, 410b80 <ferror@plt+0xd2e0>
  410b74:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410b78:	add	x1, x1, #0xc72
  410b7c:	tbz	w8, #1, 410b98 <ferror@plt+0xd2f8>
  410b80:	mov	w2, #0x5                   	// #5
  410b84:	mov	x0, xzr
  410b88:	mov	x21, x9
  410b8c:	bl	403700 <dcgettext@plt>
  410b90:	bl	4312d0 <error@@Base>
  410b94:	mov	x9, x21
  410b98:	cbz	x9, 410bb4 <ferror@plt+0xd314>
  410b9c:	add	x21, x28, x19
  410ba0:	cmp	x21, x22
  410ba4:	b.eq	410bb4 <ferror@plt+0xd314>  // b.none
  410ba8:	sub	x8, x22, x21
  410bac:	cmp	x9, x8
  410bb0:	b.ls	411458 <ferror@plt+0xdbb8>  // b.plast
  410bb4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410bb8:	mov	w2, #0x5                   	// #5
  410bbc:	mov	x0, xzr
  410bc0:	add	x1, x1, #0x70e
  410bc4:	bl	403700 <dcgettext@plt>
  410bc8:	bl	431394 <warn@@Base>
  410bcc:	b	411b58 <ferror@plt+0xe2b8>
  410bd0:	ldurb	w9, [x29, #-23]
  410bd4:	ldurb	w10, [x29, #-16]
  410bd8:	sub	w8, w19, w8
  410bdc:	and	w21, w8, #0xff
  410be0:	cmp	w9, #0x1
  410be4:	udiv	w19, w21, w10
  410be8:	b.ne	410c6c <ferror@plt+0xd3cc>  // b.any
  410bec:	ldurb	w8, [x29, #-24]
  410bf0:	ldr	x9, [x27, #88]
  410bf4:	mul	x19, x8, x19
  410bf8:	add	x8, x19, x9
  410bfc:	str	x8, [x27, #88]
  410c00:	cbz	x19, 410c08 <ferror@plt+0xd368>
  410c04:	str	wzr, [x24, #96]
  410c08:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410c0c:	mov	w2, #0x5                   	// #5
  410c10:	mov	x0, xzr
  410c14:	add	x1, x1, #0x286
  410c18:	bl	403700 <dcgettext@plt>
  410c1c:	mov	x23, x0
  410c20:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410c24:	add	x0, x0, #0xe2d
  410c28:	mov	x1, x19
  410c2c:	mov	w2, wzr
  410c30:	bl	41aa68 <ferror@plt+0x171c8>
  410c34:	ldr	x1, [x27, #88]
  410c38:	mov	x19, x0
  410c3c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410c40:	add	x0, x0, #0xb63
  410c44:	mov	w2, wzr
  410c48:	bl	41aa68 <ferror@plt+0x171c8>
  410c4c:	adrp	x4, 436000 <warn@@Base+0x4c6c>
  410c50:	mov	x3, x0
  410c54:	mov	x0, x23
  410c58:	mov	w1, w21
  410c5c:	mov	x2, x19
  410c60:	add	x4, x4, #0x850
  410c64:	bl	4037a0 <printf@plt>
  410c68:	b	410d08 <ferror@plt+0xd468>
  410c6c:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  410c70:	ldrb	w8, [x13, #128]
  410c74:	ldurb	w10, [x29, #-24]
  410c78:	ldr	x11, [x27, #88]
  410c7c:	add	w8, w8, w19
  410c80:	udiv	w12, w8, w9
  410c84:	mul	x10, x10, x12
  410c88:	msub	w8, w12, w9, w8
  410c8c:	add	x9, x10, x11
  410c90:	str	x9, [x27, #88]
  410c94:	strb	w8, [x13, #128]
  410c98:	cbz	x10, 410ca0 <ferror@plt+0xd400>
  410c9c:	str	wzr, [x24, #96]
  410ca0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410ca4:	mov	w2, #0x5                   	// #5
  410ca8:	mov	x0, xzr
  410cac:	add	x1, x1, #0x2bb
  410cb0:	bl	403700 <dcgettext@plt>
  410cb4:	mov	x23, x0
  410cb8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410cbc:	add	x0, x0, #0xe2d
  410cc0:	mov	x1, x19
  410cc4:	mov	w2, wzr
  410cc8:	bl	41aa68 <ferror@plt+0x171c8>
  410ccc:	ldr	x1, [x27, #88]
  410cd0:	mov	x19, x0
  410cd4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410cd8:	add	x0, x0, #0xb63
  410cdc:	mov	w2, wzr
  410ce0:	bl	41aa68 <ferror@plt+0x171c8>
  410ce4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  410ce8:	ldrb	w4, [x8, #128]
  410cec:	adrp	x5, 436000 <warn@@Base+0x4c6c>
  410cf0:	mov	x3, x0
  410cf4:	mov	x0, x23
  410cf8:	mov	w1, w21
  410cfc:	mov	x2, x19
  410d00:	add	x5, x5, #0x850
  410d04:	bl	4037a0 <printf@plt>
  410d08:	ldurb	w8, [x29, #-16]
  410d0c:	ldursw	x9, [x29, #-20]
  410d10:	ldr	w10, [x25, #112]
  410d14:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410d18:	udiv	w11, w21, w8
  410d1c:	msub	w8, w11, w8, w21
  410d20:	add	x19, x9, x8
  410d24:	add	w8, w10, w19
  410d28:	mov	w2, #0x5                   	// #5
  410d2c:	mov	x0, xzr
  410d30:	add	x1, x1, #0x2f4
  410d34:	str	w8, [x25, #112]
  410d38:	bl	403700 <dcgettext@plt>
  410d3c:	mov	x21, x0
  410d40:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410d44:	add	x0, x0, #0x6cc
  410d48:	mov	x1, x19
  410d4c:	mov	w2, wzr
  410d50:	bl	41aa68 <ferror@plt+0x171c8>
  410d54:	ldr	w2, [x25, #112]
  410d58:	mov	x1, x0
  410d5c:	mov	x0, x21
  410d60:	bl	4037a0 <printf@plt>
  410d64:	ldr	w8, [x24, #96]
  410d68:	cbz	w8, 410d8c <ferror@plt+0xd4ec>
  410d6c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410d70:	mov	w2, #0x5                   	// #5
  410d74:	mov	x0, xzr
  410d78:	add	x1, x1, #0x30a
  410d7c:	bl	403700 <dcgettext@plt>
  410d80:	ldr	w1, [x24, #96]
  410d84:	bl	4037a0 <printf@plt>
  410d88:	b	410d94 <ferror@plt+0xd4f4>
  410d8c:	mov	w0, #0xa                   	// #10
  410d90:	bl	403800 <putchar@plt>
  410d94:	ldr	w8, [x24, #96]
  410d98:	add	w8, w8, #0x1
  410d9c:	str	w8, [x24, #96]
  410da0:	mov	x21, x28
  410da4:	cmp	x21, x20
  410da8:	b.cc	410afc <ferror@plt+0xd25c>  // b.lo, b.ul, b.last
  410dac:	b	411c28 <ferror@plt+0xe388>
  410db0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410db4:	mov	w2, #0x5                   	// #5
  410db8:	mov	x0, xzr
  410dbc:	add	x1, x1, #0x4b4
  410dc0:	bl	403700 <dcgettext@plt>
  410dc4:	mov	w1, w19
  410dc8:	bl	4037a0 <printf@plt>
  410dcc:	cbz	x26, 410e74 <ferror@plt+0xd5d4>
  410dd0:	add	x8, x19, x26
  410dd4:	ldurb	w8, [x8, #-1]
  410dd8:	cbz	w8, 410e74 <ferror@plt+0xd5d4>
  410ddc:	add	w21, w8, #0x1
  410de0:	sub	x3, x29, #0x3c
  410de4:	sub	x4, x29, #0x40
  410de8:	mov	x0, x28
  410dec:	mov	x1, x22
  410df0:	mov	w2, wzr
  410df4:	bl	40abec <ferror@plt+0x734c>
  410df8:	ldp	w8, w9, [x29, #-64]
  410dfc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410e00:	mov	x19, x0
  410e04:	add	x1, x1, #0xc61
  410e08:	add	x28, x28, x9
  410e0c:	tbnz	w8, #0, 410e1c <ferror@plt+0xd57c>
  410e10:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410e14:	add	x1, x1, #0xc72
  410e18:	tbz	w8, #1, 410e2c <ferror@plt+0xd58c>
  410e1c:	mov	w2, #0x5                   	// #5
  410e20:	mov	x0, xzr
  410e24:	bl	403700 <dcgettext@plt>
  410e28:	bl	4312d0 <error@@Base>
  410e2c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410e30:	add	x0, x0, #0xb63
  410e34:	mov	x1, x19
  410e38:	mov	w2, wzr
  410e3c:	bl	41aa68 <ferror@plt+0x171c8>
  410e40:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  410e44:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  410e48:	mov	x1, x0
  410e4c:	cmp	w21, #0x2
  410e50:	add	x8, x8, #0x95
  410e54:	add	x9, x9, #0x850
  410e58:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410e5c:	csel	x2, x9, x8, eq  // eq = none
  410e60:	add	x0, x0, #0x2b4
  410e64:	bl	4037a0 <printf@plt>
  410e68:	sub	w21, w21, #0x1
  410e6c:	cmp	w21, #0x1
  410e70:	b.gt	410de0 <ferror@plt+0xd540>
  410e74:	mov	w0, #0xa                   	// #10
  410e78:	bl	403800 <putchar@plt>
  410e7c:	b	410da0 <ferror@plt+0xd500>
  410e80:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410e84:	mov	w2, #0x5                   	// #5
  410e88:	mov	x0, xzr
  410e8c:	add	x1, x1, #0x316
  410e90:	bl	403700 <dcgettext@plt>
  410e94:	bl	4037a0 <printf@plt>
  410e98:	b	410d64 <ferror@plt+0xd4c4>
  410e9c:	sub	x3, x29, #0x3c
  410ea0:	sub	x4, x29, #0x40
  410ea4:	mov	x0, x28
  410ea8:	mov	x1, x22
  410eac:	mov	w2, wzr
  410eb0:	bl	40abec <ferror@plt+0x734c>
  410eb4:	ldp	w8, w9, [x29, #-64]
  410eb8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410ebc:	mov	x19, x0
  410ec0:	add	x1, x1, #0xc61
  410ec4:	add	x21, x28, x9
  410ec8:	tbnz	w8, #0, 410ed8 <ferror@plt+0xd638>
  410ecc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410ed0:	add	x1, x1, #0xc72
  410ed4:	tbz	w8, #1, 410ee8 <ferror@plt+0xd648>
  410ed8:	mov	w2, #0x5                   	// #5
  410edc:	mov	x0, xzr
  410ee0:	bl	403700 <dcgettext@plt>
  410ee4:	bl	4312d0 <error@@Base>
  410ee8:	ldurb	w8, [x29, #-23]
  410eec:	cmp	x8, #0x1
  410ef0:	b.ne	4112cc <ferror@plt+0xda2c>  // b.any
  410ef4:	ldurb	w8, [x29, #-24]
  410ef8:	ldr	x9, [x27, #88]
  410efc:	mul	x19, x19, x8
  410f00:	add	x8, x19, x9
  410f04:	str	x8, [x27, #88]
  410f08:	cbz	x19, 410f10 <ferror@plt+0xd670>
  410f0c:	str	wzr, [x24, #96]
  410f10:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410f14:	mov	w2, #0x5                   	// #5
  410f18:	mov	x0, xzr
  410f1c:	add	x1, x1, #0x31d
  410f20:	bl	403700 <dcgettext@plt>
  410f24:	mov	x23, x0
  410f28:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  410f2c:	add	x0, x0, #0xe2d
  410f30:	mov	x1, x19
  410f34:	mov	w2, wzr
  410f38:	bl	41aa68 <ferror@plt+0x171c8>
  410f3c:	ldr	x1, [x27, #88]
  410f40:	mov	x19, x0
  410f44:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410f48:	add	x0, x0, #0xb63
  410f4c:	mov	w2, wzr
  410f50:	bl	41aa68 <ferror@plt+0x171c8>
  410f54:	adrp	x3, 436000 <warn@@Base+0x4c6c>
  410f58:	mov	x2, x0
  410f5c:	mov	x0, x23
  410f60:	mov	x1, x19
  410f64:	add	x3, x3, #0x850
  410f68:	bl	4037a0 <printf@plt>
  410f6c:	b	410da4 <ferror@plt+0xd504>
  410f70:	sub	x3, x29, #0x3c
  410f74:	sub	x4, x29, #0x40
  410f78:	mov	w2, #0x1                   	// #1
  410f7c:	mov	x0, x28
  410f80:	mov	x1, x22
  410f84:	bl	40abec <ferror@plt+0x734c>
  410f88:	ldp	w8, w9, [x29, #-64]
  410f8c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410f90:	mov	x19, x0
  410f94:	add	x1, x1, #0xc61
  410f98:	add	x21, x28, x9
  410f9c:	tbnz	w8, #0, 410fac <ferror@plt+0xd70c>
  410fa0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  410fa4:	add	x1, x1, #0xc72
  410fa8:	tbz	w8, #1, 410fbc <ferror@plt+0xd71c>
  410fac:	mov	w2, #0x5                   	// #5
  410fb0:	mov	x0, xzr
  410fb4:	bl	403700 <dcgettext@plt>
  410fb8:	bl	4312d0 <error@@Base>
  410fbc:	ldr	w8, [x25, #112]
  410fc0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  410fc4:	mov	w2, #0x5                   	// #5
  410fc8:	mov	x0, xzr
  410fcc:	add	w8, w8, w19
  410fd0:	add	x1, x1, #0x35d
  410fd4:	str	w8, [x25, #112]
  410fd8:	bl	403700 <dcgettext@plt>
  410fdc:	mov	x23, x0
  410fe0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  410fe4:	add	x0, x0, #0x6cc
  410fe8:	mov	x1, x19
  410fec:	mov	w2, wzr
  410ff0:	bl	41aa68 <ferror@plt+0x171c8>
  410ff4:	ldr	w2, [x25, #112]
  410ff8:	mov	x1, x0
  410ffc:	mov	x0, x23
  411000:	bl	4037a0 <printf@plt>
  411004:	b	410da4 <ferror@plt+0xd504>
  411008:	sub	x3, x29, #0x3c
  41100c:	sub	x4, x29, #0x40
  411010:	mov	x0, x28
  411014:	mov	x1, x22
  411018:	mov	w2, wzr
  41101c:	bl	40abec <ferror@plt+0x734c>
  411020:	ldp	w8, w9, [x29, #-64]
  411024:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411028:	mov	x19, x0
  41102c:	add	x1, x1, #0xc61
  411030:	add	x21, x28, x9
  411034:	tbnz	w8, #0, 411044 <ferror@plt+0xd7a4>
  411038:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41103c:	add	x1, x1, #0xc72
  411040:	tbz	w8, #1, 411054 <ferror@plt+0xd7b4>
  411044:	mov	w2, #0x5                   	// #5
  411048:	mov	x0, xzr
  41104c:	bl	403700 <dcgettext@plt>
  411050:	bl	4312d0 <error@@Base>
  411054:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411058:	mov	w2, #0x5                   	// #5
  41105c:	mov	x0, xzr
  411060:	add	x1, x1, #0x379
  411064:	bl	403700 <dcgettext@plt>
  411068:	mov	x23, x0
  41106c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411070:	add	x0, x0, #0xe2d
  411074:	mov	x1, x19
  411078:	mov	w2, wzr
  41107c:	bl	41aa68 <ferror@plt+0x171c8>
  411080:	mov	x1, x0
  411084:	mov	x0, x23
  411088:	bl	4037a0 <printf@plt>
  41108c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411090:	str	w19, [x8, #104]
  411094:	b	410da4 <ferror@plt+0xd504>
  411098:	sub	x3, x29, #0x3c
  41109c:	sub	x4, x29, #0x40
  4110a0:	mov	x0, x28
  4110a4:	mov	x1, x22
  4110a8:	mov	w2, wzr
  4110ac:	bl	40abec <ferror@plt+0x734c>
  4110b0:	ldp	w8, w9, [x29, #-64]
  4110b4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4110b8:	mov	x19, x0
  4110bc:	add	x1, x1, #0xc61
  4110c0:	add	x21, x28, x9
  4110c4:	tbnz	w8, #0, 4110d4 <ferror@plt+0xd834>
  4110c8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4110cc:	add	x1, x1, #0xc72
  4110d0:	tbz	w8, #1, 4110e4 <ferror@plt+0xd844>
  4110d4:	mov	w2, #0x5                   	// #5
  4110d8:	mov	x0, xzr
  4110dc:	bl	403700 <dcgettext@plt>
  4110e0:	bl	4312d0 <error@@Base>
  4110e4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4110e8:	mov	w2, #0x5                   	// #5
  4110ec:	mov	x0, xzr
  4110f0:	add	x1, x1, #0x3ad
  4110f4:	b	4112a0 <ferror@plt+0xda00>
  4110f8:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  4110fc:	ldr	w8, [x23, #120]
  411100:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411104:	mov	w2, #0x5                   	// #5
  411108:	mov	x0, xzr
  41110c:	cmp	w8, #0x0
  411110:	add	x1, x1, #0x3c1
  411114:	cset	w19, eq  // eq = none
  411118:	bl	403700 <dcgettext@plt>
  41111c:	mov	x21, x0
  411120:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411124:	add	x0, x0, #0x6cc
  411128:	mov	x1, x19
  41112c:	mov	w2, wzr
  411130:	bl	41aa68 <ferror@plt+0x171c8>
  411134:	mov	x1, x0
  411138:	mov	x0, x21
  41113c:	bl	4037a0 <printf@plt>
  411140:	str	w19, [x23, #120]
  411144:	b	410da0 <ferror@plt+0xd500>
  411148:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41114c:	mov	w2, #0x5                   	// #5
  411150:	mov	x0, xzr
  411154:	add	x1, x1, #0x3d6
  411158:	b	411238 <ferror@plt+0xd998>
  41115c:	ldurb	w9, [x29, #-16]
  411160:	ldurb	w10, [x29, #-23]
  411164:	eor	w8, w8, #0xff
  411168:	udiv	w19, w8, w9
  41116c:	cbz	w10, 4113f0 <ferror@plt+0xdb50>
  411170:	ldurb	w8, [x29, #-24]
  411174:	ldr	x9, [x27, #88]
  411178:	mul	x19, x8, x19
  41117c:	add	x8, x19, x9
  411180:	str	x8, [x27, #88]
  411184:	cbz	x19, 41118c <ferror@plt+0xd8ec>
  411188:	str	wzr, [x24, #96]
  41118c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411190:	mov	w2, #0x5                   	// #5
  411194:	mov	x0, xzr
  411198:	add	x1, x1, #0x3e9
  41119c:	bl	403700 <dcgettext@plt>
  4111a0:	mov	x21, x0
  4111a4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4111a8:	add	x0, x0, #0xe2d
  4111ac:	mov	x1, x19
  4111b0:	mov	w2, wzr
  4111b4:	bl	41aa68 <ferror@plt+0x171c8>
  4111b8:	ldr	x1, [x27, #88]
  4111bc:	mov	x19, x0
  4111c0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4111c4:	add	x0, x0, #0xb63
  4111c8:	mov	w2, wzr
  4111cc:	bl	41aa68 <ferror@plt+0x171c8>
  4111d0:	adrp	x3, 436000 <warn@@Base+0x4c6c>
  4111d4:	mov	x2, x0
  4111d8:	mov	x0, x21
  4111dc:	mov	x1, x19
  4111e0:	add	x3, x3, #0x850
  4111e4:	bl	4037a0 <printf@plt>
  4111e8:	b	410da0 <ferror@plt+0xd500>
  4111ec:	add	x21, x21, #0x3
  4111f0:	cmp	x21, x22
  4111f4:	b.cs	411368 <ferror@plt+0xdac8>  // b.hs, b.nlast
  4111f8:	mov	w1, #0x2                   	// #2
  4111fc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411200:	ldr	x8, [x8, #696]
  411204:	mov	x0, x28
  411208:	blr	x8
  41120c:	mov	x19, x0
  411210:	b	411384 <ferror@plt+0xdae4>
  411214:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411218:	mov	w2, #0x5                   	// #5
  41121c:	mov	x0, xzr
  411220:	add	x1, x1, #0x469
  411224:	b	411238 <ferror@plt+0xd998>
  411228:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41122c:	mov	w2, #0x5                   	// #5
  411230:	mov	x0, xzr
  411234:	add	x1, x1, #0x485
  411238:	bl	403700 <dcgettext@plt>
  41123c:	bl	4037a0 <printf@plt>
  411240:	b	410da0 <ferror@plt+0xd500>
  411244:	sub	x3, x29, #0x3c
  411248:	sub	x4, x29, #0x40
  41124c:	mov	x0, x28
  411250:	mov	x1, x22
  411254:	mov	w2, wzr
  411258:	bl	40abec <ferror@plt+0x734c>
  41125c:	ldp	w8, w9, [x29, #-64]
  411260:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411264:	mov	x19, x0
  411268:	add	x1, x1, #0xc61
  41126c:	add	x21, x28, x9
  411270:	tbnz	w8, #0, 411280 <ferror@plt+0xd9e0>
  411274:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411278:	add	x1, x1, #0xc72
  41127c:	tbz	w8, #1, 411290 <ferror@plt+0xd9f0>
  411280:	mov	w2, #0x5                   	// #5
  411284:	mov	x0, xzr
  411288:	bl	403700 <dcgettext@plt>
  41128c:	bl	4312d0 <error@@Base>
  411290:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411294:	mov	w2, #0x5                   	// #5
  411298:	mov	x0, xzr
  41129c:	add	x1, x1, #0x4a3
  4112a0:	bl	403700 <dcgettext@plt>
  4112a4:	mov	x23, x0
  4112a8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4112ac:	add	x0, x0, #0xe2d
  4112b0:	mov	x1, x19
  4112b4:	mov	w2, wzr
  4112b8:	bl	41aa68 <ferror@plt+0x171c8>
  4112bc:	mov	x1, x0
  4112c0:	mov	x0, x23
  4112c4:	bl	4037a0 <printf@plt>
  4112c8:	b	410da4 <ferror@plt+0xd504>
  4112cc:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  4112d0:	ldrb	w9, [x13, #128]
  4112d4:	ldurb	w10, [x29, #-24]
  4112d8:	ldr	x11, [x27, #88]
  4112dc:	add	x9, x19, x9
  4112e0:	udiv	x12, x9, x8
  4112e4:	mul	x10, x12, x10
  4112e8:	msub	w8, w12, w8, w9
  4112ec:	add	x9, x11, w10, uxtw
  4112f0:	str	x9, [x27, #88]
  4112f4:	strb	w8, [x13, #128]
  4112f8:	cbz	w10, 411300 <ferror@plt+0xda60>
  4112fc:	str	wzr, [x24, #96]
  411300:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411304:	mov	w2, #0x5                   	// #5
  411308:	mov	x0, xzr
  41130c:	add	x1, x1, #0x33b
  411310:	bl	403700 <dcgettext@plt>
  411314:	mov	x23, x0
  411318:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41131c:	add	x0, x0, #0xe2d
  411320:	mov	x1, x19
  411324:	mov	w2, wzr
  411328:	bl	41aa68 <ferror@plt+0x171c8>
  41132c:	ldr	x1, [x27, #88]
  411330:	mov	x19, x0
  411334:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411338:	add	x0, x0, #0xb63
  41133c:	mov	w2, wzr
  411340:	bl	41aa68 <ferror@plt+0x171c8>
  411344:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411348:	ldrb	w3, [x8, #128]
  41134c:	adrp	x4, 436000 <warn@@Base+0x4c6c>
  411350:	mov	x2, x0
  411354:	mov	x0, x23
  411358:	mov	x1, x19
  41135c:	add	x4, x4, #0x850
  411360:	bl	4037a0 <printf@plt>
  411364:	b	410da4 <ferror@plt+0xd504>
  411368:	cmp	x28, x22
  41136c:	b.cs	411380 <ferror@plt+0xdae0>  // b.hs, b.nlast
  411370:	sub	w1, w22, w28
  411374:	sub	w8, w1, #0x1
  411378:	cmp	w8, #0x7
  41137c:	b.ls	4111fc <ferror@plt+0xd95c>  // b.plast
  411380:	mov	x19, xzr
  411384:	ldr	x8, [x27, #88]
  411388:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41138c:	mov	w2, #0x5                   	// #5
  411390:	mov	x0, xzr
  411394:	add	x8, x8, x19
  411398:	str	x8, [x27, #88]
  41139c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4113a0:	add	x1, x1, #0x43b
  4113a4:	strb	wzr, [x8, #128]
  4113a8:	bl	403700 <dcgettext@plt>
  4113ac:	mov	x23, x0
  4113b0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4113b4:	add	x0, x0, #0xe2d
  4113b8:	mov	x1, x19
  4113bc:	mov	w2, wzr
  4113c0:	bl	41aa68 <ferror@plt+0x171c8>
  4113c4:	ldr	x1, [x27, #88]
  4113c8:	mov	x19, x0
  4113cc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4113d0:	add	x0, x0, #0xb63
  4113d4:	mov	w2, wzr
  4113d8:	bl	41aa68 <ferror@plt+0x171c8>
  4113dc:	mov	x2, x0
  4113e0:	mov	x0, x23
  4113e4:	mov	x1, x19
  4113e8:	bl	4037a0 <printf@plt>
  4113ec:	b	410da4 <ferror@plt+0xd504>
  4113f0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4113f4:	mov	w2, #0x5                   	// #5
  4113f8:	mov	x0, xzr
  4113fc:	add	x1, x1, #0x410
  411400:	bl	403700 <dcgettext@plt>
  411404:	mov	x21, x0
  411408:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41140c:	add	x0, x0, #0xe2d
  411410:	mov	x1, x19
  411414:	mov	w2, wzr
  411418:	bl	41aa68 <ferror@plt+0x171c8>
  41141c:	ldr	x1, [x27, #88]
  411420:	mov	x19, x0
  411424:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411428:	add	x0, x0, #0xb63
  41142c:	mov	w2, wzr
  411430:	bl	41aa68 <ferror@plt+0x171c8>
  411434:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411438:	ldrb	w3, [x8, #128]
  41143c:	adrp	x4, 436000 <warn@@Base+0x4c6c>
  411440:	mov	x2, x0
  411444:	mov	x0, x21
  411448:	mov	x1, x19
  41144c:	add	x4, x4, #0x850
  411450:	bl	4037a0 <printf@plt>
  411454:	b	410da0 <ferror@plt+0xd500>
  411458:	stur	x9, [x29, #-112]
  41145c:	str	x19, [sp, #120]
  411460:	mov	x8, x21
  411464:	ldrb	w19, [x8], #1
  411468:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41146c:	mov	w2, #0x5                   	// #5
  411470:	mov	x0, xzr
  411474:	add	x1, x1, #0x73a
  411478:	str	x8, [sp, #104]
  41147c:	bl	403700 <dcgettext@plt>
  411480:	mov	w1, w19
  411484:	bl	4037a0 <printf@plt>
  411488:	sub	w8, w19, #0x1
  41148c:	cmp	w8, #0x1f
  411490:	b.hi	4114f8 <ferror@plt+0xdc58>  // b.pmore
  411494:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  411498:	add	x11, x11, #0xa5c
  41149c:	adr	x9, 4114ac <ferror@plt+0xdc0c>
  4114a0:	ldrh	w10, [x11, x8, lsl #1]
  4114a4:	add	x9, x9, x10, lsl #2
  4114a8:	br	x9
  4114ac:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4114b0:	mov	w2, #0x5                   	// #5
  4114b4:	mov	x0, xzr
  4114b8:	add	x1, x1, #0x751
  4114bc:	bl	403700 <dcgettext@plt>
  4114c0:	bl	4037a0 <printf@plt>
  4114c4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4114c8:	strb	wzr, [x8, #128]
  4114cc:	mov	w8, #0x1                   	// #1
  4114d0:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4114d4:	str	w8, [x9, #104]
  4114d8:	str	w8, [x25, #112]
  4114dc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4114e0:	str	w23, [x8, #120]
  4114e4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4114e8:	str	xzr, [x27, #88]
  4114ec:	str	wzr, [x24, #96]
  4114f0:	str	wzr, [x8, #136]
  4114f4:	b	411b4c <ferror@plt+0xe2ac>
  4114f8:	cmp	w19, #0x80
  4114fc:	b.ne	411798 <ferror@plt+0xdef8>  // b.any
  411500:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411504:	add	x0, x0, #0x334
  411508:	bl	403450 <puts@plt>
  41150c:	ldur	x8, [x29, #-112]
  411510:	ldr	x23, [sp, #104]
  411514:	cmp	x8, #0x2
  411518:	b.lt	411b4c <ferror@plt+0xe2ac>  // b.tstop
  41151c:	ldur	x8, [x29, #-112]
  411520:	add	x21, x21, x8
  411524:	sub	x3, x29, #0x3c
  411528:	sub	x4, x29, #0x40
  41152c:	mov	x0, x23
  411530:	mov	x1, x21
  411534:	mov	w2, wzr
  411538:	bl	40abec <ferror@plt+0x734c>
  41153c:	ldp	w8, w9, [x29, #-64]
  411540:	mov	x19, x0
  411544:	lsr	x10, x0, #32
  411548:	cbz	x10, 411554 <ferror@plt+0xdcb4>
  41154c:	orr	w8, w8, #0x2
  411550:	stur	w8, [x29, #-64]
  411554:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411558:	add	x23, x23, x9
  41155c:	add	x1, x1, #0xc61
  411560:	tbnz	w8, #0, 411570 <ferror@plt+0xdcd0>
  411564:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411568:	add	x1, x1, #0xc72
  41156c:	tbz	w8, #1, 411580 <ferror@plt+0xdce0>
  411570:	mov	w2, #0x5                   	// #5
  411574:	mov	x0, xzr
  411578:	bl	403700 <dcgettext@plt>
  41157c:	bl	4312d0 <error@@Base>
  411580:	cmp	w19, #0x3
  411584:	b.eq	4115a8 <ferror@plt+0xdd08>  // b.none
  411588:	cmp	w19, #0x2
  41158c:	b.eq	41171c <ferror@plt+0xde7c>  // b.none
  411590:	cmp	w19, #0x1
  411594:	b.ne	411bd8 <ferror@plt+0xe338>  // b.any
  411598:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41159c:	add	x0, x0, #0x356
  4115a0:	bl	403450 <puts@plt>
  4115a4:	b	41178c <ferror@plt+0xdeec>
  4115a8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4115ac:	add	x0, x0, #0x83f
  4115b0:	bl	4037a0 <printf@plt>
  4115b4:	sub	x3, x29, #0x3c
  4115b8:	sub	x4, x29, #0x40
  4115bc:	mov	x0, x23
  4115c0:	mov	x1, x21
  4115c4:	mov	w2, wzr
  4115c8:	bl	40abec <ferror@plt+0x734c>
  4115cc:	ldp	w8, w9, [x29, #-64]
  4115d0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4115d4:	mov	x2, x0
  4115d8:	add	x1, x1, #0xc61
  4115dc:	add	x19, x23, x9
  4115e0:	tbnz	w8, #0, 4115f0 <ferror@plt+0xdd50>
  4115e4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4115e8:	add	x1, x1, #0xc72
  4115ec:	tbz	w8, #1, 411608 <ferror@plt+0xdd68>
  4115f0:	mov	x23, x2
  4115f4:	mov	w2, #0x5                   	// #5
  4115f8:	mov	x0, xzr
  4115fc:	bl	403700 <dcgettext@plt>
  411600:	bl	4312d0 <error@@Base>
  411604:	mov	x2, x23
  411608:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41160c:	add	x0, x0, #0xe2d
  411610:	mov	x1, x2
  411614:	mov	w2, wzr
  411618:	bl	41aa68 <ferror@plt+0x171c8>
  41161c:	mov	x1, x0
  411620:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411624:	add	x0, x0, #0x85c
  411628:	bl	4037a0 <printf@plt>
  41162c:	sub	x3, x29, #0x3c
  411630:	sub	x4, x29, #0x40
  411634:	mov	x0, x19
  411638:	mov	x1, x21
  41163c:	mov	w2, wzr
  411640:	mov	x23, x21
  411644:	bl	40abec <ferror@plt+0x734c>
  411648:	ldp	w8, w9, [x29, #-64]
  41164c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411650:	mov	x21, x0
  411654:	add	x1, x1, #0xc61
  411658:	add	x19, x19, x9
  41165c:	tbnz	w8, #0, 41166c <ferror@plt+0xddcc>
  411660:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411664:	add	x1, x1, #0xc72
  411668:	tbz	w8, #1, 41167c <ferror@plt+0xdddc>
  41166c:	mov	w2, #0x5                   	// #5
  411670:	mov	x0, xzr
  411674:	bl	403700 <dcgettext@plt>
  411678:	bl	4312d0 <error@@Base>
  41167c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411680:	add	x0, x0, #0xe2d
  411684:	mov	x1, x21
  411688:	mov	w2, wzr
  41168c:	bl	41aa68 <ferror@plt+0x171c8>
  411690:	mov	x1, x0
  411694:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411698:	add	x0, x0, #0x860
  41169c:	bl	4037a0 <printf@plt>
  4116a0:	sub	x3, x29, #0x3c
  4116a4:	sub	x4, x29, #0x40
  4116a8:	mov	x0, x19
  4116ac:	mov	x1, x23
  4116b0:	mov	w2, wzr
  4116b4:	mov	x21, x23
  4116b8:	bl	40abec <ferror@plt+0x734c>
  4116bc:	ldp	w8, w9, [x29, #-64]
  4116c0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4116c4:	mov	x2, x0
  4116c8:	add	x1, x1, #0xc61
  4116cc:	add	x23, x19, x9
  4116d0:	tbnz	w8, #0, 4116e0 <ferror@plt+0xde40>
  4116d4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4116d8:	add	x1, x1, #0xc72
  4116dc:	tbz	w8, #1, 4116f8 <ferror@plt+0xde58>
  4116e0:	mov	x19, x2
  4116e4:	mov	w2, #0x5                   	// #5
  4116e8:	mov	x0, xzr
  4116ec:	bl	403700 <dcgettext@plt>
  4116f0:	bl	4312d0 <error@@Base>
  4116f4:	mov	x2, x19
  4116f8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4116fc:	add	x0, x0, #0xe2d
  411700:	mov	x1, x2
  411704:	mov	w2, wzr
  411708:	bl	41aa68 <ferror@plt+0x171c8>
  41170c:	mov	x1, x0
  411710:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411714:	add	x0, x0, #0x864
  411718:	b	411788 <ferror@plt+0xdee8>
  41171c:	sub	x3, x29, #0x3c
  411720:	sub	x4, x29, #0x40
  411724:	mov	x0, x23
  411728:	mov	x1, x21
  41172c:	mov	w2, wzr
  411730:	bl	40abec <ferror@plt+0x734c>
  411734:	ldp	w8, w9, [x29, #-64]
  411738:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41173c:	mov	x19, x0
  411740:	add	x1, x1, #0xc61
  411744:	add	x23, x23, x9
  411748:	tbnz	w8, #0, 411758 <ferror@plt+0xdeb8>
  41174c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411750:	add	x1, x1, #0xc72
  411754:	tbz	w8, #1, 411768 <ferror@plt+0xdec8>
  411758:	mov	w2, #0x5                   	// #5
  41175c:	mov	x0, xzr
  411760:	bl	403700 <dcgettext@plt>
  411764:	bl	4312d0 <error@@Base>
  411768:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41176c:	add	x0, x0, #0xe2d
  411770:	mov	x1, x19
  411774:	mov	w2, wzr
  411778:	bl	41aa68 <ferror@plt+0x171c8>
  41177c:	mov	x1, x0
  411780:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411784:	add	x0, x0, #0x816
  411788:	bl	4037a0 <printf@plt>
  41178c:	cmp	x23, x21
  411790:	b.cc	411524 <ferror@plt+0xdc84>  // b.lo, b.ul, b.last
  411794:	b	411b4c <ferror@plt+0xe2ac>
  411798:	ldur	x9, [x29, #-112]
  41179c:	sxtb	w8, w19
  4117a0:	cmp	w8, #0x0
  4117a4:	adrp	x8, 43d000 <warn@@Base+0xbc6c>
  4117a8:	sub	w19, w9, #0x1
  4117ac:	adrp	x9, 43d000 <warn@@Base+0xbc6c>
  4117b0:	add	x8, x8, #0x8a0
  4117b4:	add	x9, x9, #0x891
  4117b8:	csel	x1, x9, x8, lt  // lt = tstop
  4117bc:	mov	w2, #0x5                   	// #5
  4117c0:	mov	x0, xzr
  4117c4:	bl	403700 <dcgettext@plt>
  4117c8:	bl	4037a0 <printf@plt>
  4117cc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4117d0:	mov	w2, #0x5                   	// #5
  4117d4:	mov	x0, xzr
  4117d8:	add	x1, x1, #0x8aa
  4117dc:	bl	403700 <dcgettext@plt>
  4117e0:	mov	w1, w19
  4117e4:	bl	4037a0 <printf@plt>
  4117e8:	ldr	x23, [sp, #104]
  4117ec:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  4117f0:	add	x21, x21, #0x309
  4117f4:	cbz	w19, 41180c <ferror@plt+0xdf6c>
  4117f8:	ldrb	w1, [x23], #1
  4117fc:	mov	x0, x21
  411800:	bl	4037a0 <printf@plt>
  411804:	subs	w19, w19, #0x1
  411808:	b.ne	4117f8 <ferror@plt+0xdf58>  // b.any
  41180c:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  411810:	add	x0, x0, #0xb24
  411814:	b	411b48 <ferror@plt+0xe2a8>
  411818:	ldr	x0, [sp, #104]
  41181c:	sub	x3, x29, #0x3c
  411820:	sub	x4, x29, #0x40
  411824:	mov	x1, x22
  411828:	mov	w2, wzr
  41182c:	bl	40abec <ferror@plt+0x734c>
  411830:	ldur	w8, [x29, #-64]
  411834:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411838:	mov	x19, x0
  41183c:	add	x1, x1, #0xc61
  411840:	tbnz	w8, #0, 411850 <ferror@plt+0xdfb0>
  411844:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411848:	add	x1, x1, #0xc72
  41184c:	tbz	w8, #1, 411860 <ferror@plt+0xdfc0>
  411850:	mov	w2, #0x5                   	// #5
  411854:	mov	x0, xzr
  411858:	bl	403700 <dcgettext@plt>
  41185c:	bl	4312d0 <error@@Base>
  411860:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411864:	mov	w2, #0x5                   	// #5
  411868:	mov	x0, xzr
  41186c:	add	x1, x1, #0x7fd
  411870:	bl	403700 <dcgettext@plt>
  411874:	mov	x21, x0
  411878:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41187c:	add	x0, x0, #0xe2d
  411880:	mov	x1, x19
  411884:	mov	w2, wzr
  411888:	bl	41aa68 <ferror@plt+0x171c8>
  41188c:	mov	x1, x0
  411890:	mov	x0, x21
  411894:	bl	4037a0 <printf@plt>
  411898:	b	411b4c <ferror@plt+0xe2ac>
  41189c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4118a0:	add	x0, x0, #0x450
  4118a4:	b	411b48 <ferror@plt+0xe2a8>
  4118a8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4118ac:	add	x0, x0, #0x3c9
  4118b0:	b	411b48 <ferror@plt+0xe2a8>
  4118b4:	ldur	x8, [x29, #-112]
  4118b8:	sub	x19, x8, #0x1
  4118bc:	cmp	x19, #0x9
  4118c0:	b.cc	411b60 <ferror@plt+0xe2c0>  // b.lo, b.ul, b.last
  4118c4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4118c8:	mov	w2, #0x5                   	// #5
  4118cc:	mov	x0, xzr
  4118d0:	add	x1, x1, #0x763
  4118d4:	bl	403700 <dcgettext@plt>
  4118d8:	mov	x1, x19
  4118dc:	bl	431394 <warn@@Base>
  4118e0:	b	411b88 <ferror@plt+0xe2e8>
  4118e4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4118e8:	mov	w2, #0x5                   	// #5
  4118ec:	mov	x0, xzr
  4118f0:	add	x1, x1, #0x7ab
  4118f4:	bl	403700 <dcgettext@plt>
  4118f8:	bl	4037a0 <printf@plt>
  4118fc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411900:	mov	w2, #0x5                   	// #5
  411904:	mov	x0, xzr
  411908:	add	x1, x1, #0x208
  41190c:	bl	403700 <dcgettext@plt>
  411910:	bl	4037a0 <printf@plt>
  411914:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  411918:	ldr	w8, [x9, #136]
  41191c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411920:	add	x0, x0, #0x7c8
  411924:	add	w1, w8, #0x1
  411928:	str	w1, [x9, #136]
  41192c:	bl	4037a0 <printf@plt>
  411930:	ldr	x21, [sp, #104]
  411934:	sub	x1, x22, x21
  411938:	mov	x0, x21
  41193c:	bl	403020 <strnlen@plt>
  411940:	add	x8, x0, x21
  411944:	add	x19, x8, #0x1
  411948:	mov	x23, x0
  41194c:	sub	x3, x29, #0x3c
  411950:	sub	x4, x29, #0x40
  411954:	mov	x0, x19
  411958:	mov	x1, x22
  41195c:	mov	w2, wzr
  411960:	bl	40abec <ferror@plt+0x734c>
  411964:	ldp	w8, w9, [x29, #-64]
  411968:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41196c:	add	x1, x1, #0xc61
  411970:	str	x0, [sp, #96]
  411974:	add	x19, x19, x9
  411978:	tbnz	w8, #0, 411988 <ferror@plt+0xe0e8>
  41197c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411980:	add	x1, x1, #0xc72
  411984:	tbz	w8, #1, 411998 <ferror@plt+0xe0f8>
  411988:	mov	w2, #0x5                   	// #5
  41198c:	mov	x0, xzr
  411990:	bl	403700 <dcgettext@plt>
  411994:	bl	4312d0 <error@@Base>
  411998:	ldr	x1, [sp, #96]
  41199c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4119a0:	add	x0, x0, #0xe2d
  4119a4:	mov	w2, wzr
  4119a8:	bl	41aa68 <ferror@plt+0x171c8>
  4119ac:	mov	x1, x0
  4119b0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4119b4:	add	x0, x0, #0xd81
  4119b8:	bl	4037a0 <printf@plt>
  4119bc:	sub	x3, x29, #0x3c
  4119c0:	sub	x4, x29, #0x40
  4119c4:	mov	x0, x19
  4119c8:	mov	x1, x22
  4119cc:	mov	w2, wzr
  4119d0:	bl	40abec <ferror@plt+0x734c>
  4119d4:	ldp	w8, w9, [x29, #-64]
  4119d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4119dc:	add	x1, x1, #0xc61
  4119e0:	str	x0, [sp, #96]
  4119e4:	add	x19, x19, x9
  4119e8:	tbnz	w8, #0, 4119f8 <ferror@plt+0xe158>
  4119ec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4119f0:	add	x1, x1, #0xc72
  4119f4:	tbz	w8, #1, 411a08 <ferror@plt+0xe168>
  4119f8:	mov	w2, #0x5                   	// #5
  4119fc:	mov	x0, xzr
  411a00:	bl	403700 <dcgettext@plt>
  411a04:	bl	4312d0 <error@@Base>
  411a08:	ldr	x1, [sp, #96]
  411a0c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411a10:	add	x0, x0, #0xe2d
  411a14:	mov	w2, wzr
  411a18:	bl	41aa68 <ferror@plt+0x171c8>
  411a1c:	mov	x1, x0
  411a20:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411a24:	add	x0, x0, #0xd81
  411a28:	bl	4037a0 <printf@plt>
  411a2c:	sub	x3, x29, #0x3c
  411a30:	sub	x4, x29, #0x40
  411a34:	mov	x0, x19
  411a38:	mov	x1, x22
  411a3c:	mov	w2, wzr
  411a40:	bl	40abec <ferror@plt+0x734c>
  411a44:	ldp	w8, w9, [x29, #-64]
  411a48:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411a4c:	add	x1, x1, #0xc61
  411a50:	str	x0, [sp, #96]
  411a54:	add	x19, x19, x9
  411a58:	tbnz	w8, #0, 411a68 <ferror@plt+0xe1c8>
  411a5c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  411a60:	add	x1, x1, #0xc72
  411a64:	tbz	w8, #1, 411a78 <ferror@plt+0xe1d8>
  411a68:	mov	w2, #0x5                   	// #5
  411a6c:	mov	x0, xzr
  411a70:	bl	403700 <dcgettext@plt>
  411a74:	bl	4312d0 <error@@Base>
  411a78:	ldr	x1, [sp, #96]
  411a7c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411a80:	add	x0, x0, #0xe2d
  411a84:	mov	w2, wzr
  411a88:	bl	41aa68 <ferror@plt+0x171c8>
  411a8c:	mov	x1, x0
  411a90:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411a94:	add	x0, x0, #0xd81
  411a98:	bl	4037a0 <printf@plt>
  411a9c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411aa0:	add	x0, x0, #0x7cf
  411aa4:	mov	w1, w23
  411aa8:	mov	x2, x21
  411aac:	bl	4037a0 <printf@plt>
  411ab0:	cmp	x19, x22
  411ab4:	b.eq	411ad0 <ferror@plt+0xe230>  // b.none
  411ab8:	ldr	x9, [sp, #120]
  411abc:	ldur	x10, [x29, #-112]
  411ac0:	sub	x8, x19, x28
  411ac4:	add	x9, x10, x9
  411ac8:	cmp	x8, x9
  411acc:	b.eq	411b4c <ferror@plt+0xe2ac>  // b.none
  411ad0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411ad4:	mov	w2, #0x5                   	// #5
  411ad8:	mov	x0, xzr
  411adc:	add	x1, x1, #0x7d6
  411ae0:	bl	403700 <dcgettext@plt>
  411ae4:	bl	431394 <warn@@Base>
  411ae8:	b	411b4c <ferror@plt+0xe2ac>
  411aec:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411af0:	add	x0, x0, #0x467
  411af4:	b	411b48 <ferror@plt+0xe2a8>
  411af8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411afc:	add	x0, x0, #0x43a
  411b00:	b	411b48 <ferror@plt+0xe2a8>
  411b04:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b08:	add	x0, x0, #0x41b
  411b0c:	b	411b48 <ferror@plt+0xe2a8>
  411b10:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b14:	add	x0, x0, #0x400
  411b18:	b	411b48 <ferror@plt+0xe2a8>
  411b1c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b20:	add	x0, x0, #0x3e9
  411b24:	b	411b48 <ferror@plt+0xe2a8>
  411b28:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b2c:	add	x0, x0, #0x3aa
  411b30:	b	411b48 <ferror@plt+0xe2a8>
  411b34:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b38:	add	x0, x0, #0x387
  411b3c:	b	411b48 <ferror@plt+0xe2a8>
  411b40:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  411b44:	add	x0, x0, #0x371
  411b48:	bl	403450 <puts@plt>
  411b4c:	ldr	x19, [sp, #120]
  411b50:	ldur	x8, [x29, #-112]
  411b54:	add	x19, x8, x19
  411b58:	add	x21, x28, x19
  411b5c:	b	410da4 <ferror@plt+0xd504>
  411b60:	ldr	x0, [sp, #104]
  411b64:	add	x8, x0, x19
  411b68:	cmp	x8, x22
  411b6c:	b.cc	411b7c <ferror@plt+0xe2dc>  // b.lo, b.ul, b.last
  411b70:	cmp	x0, x22
  411b74:	b.cs	411b88 <ferror@plt+0xe2e8>  // b.hs, b.nlast
  411b78:	sub	x19, x22, x0
  411b7c:	sub	w8, w19, #0x1
  411b80:	cmp	w8, #0x7
  411b84:	b.ls	411bf8 <ferror@plt+0xe358>  // b.plast
  411b88:	mov	x19, xzr
  411b8c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411b90:	mov	w2, #0x5                   	// #5
  411b94:	mov	x0, xzr
  411b98:	add	x1, x1, #0x796
  411b9c:	bl	403700 <dcgettext@plt>
  411ba0:	mov	x21, x0
  411ba4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  411ba8:	add	x0, x0, #0xb63
  411bac:	mov	x1, x19
  411bb0:	mov	w2, wzr
  411bb4:	bl	41aa68 <ferror@plt+0x171c8>
  411bb8:	mov	x1, x0
  411bbc:	mov	x0, x21
  411bc0:	bl	4037a0 <printf@plt>
  411bc4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411bc8:	str	x19, [x27, #88]
  411bcc:	str	wzr, [x24, #96]
  411bd0:	strb	wzr, [x8, #128]
  411bd4:	b	411b4c <ferror@plt+0xe2ac>
  411bd8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411bdc:	mov	w2, #0x5                   	// #5
  411be0:	mov	x0, xzr
  411be4:	add	x1, x1, #0x86a
  411be8:	bl	403700 <dcgettext@plt>
  411bec:	mov	w1, w19
  411bf0:	bl	4037a0 <printf@plt>
  411bf4:	b	411b4c <ferror@plt+0xe2ac>
  411bf8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411bfc:	ldr	x8, [x8, #696]
  411c00:	mov	w1, w19
  411c04:	blr	x8
  411c08:	mov	x19, x0
  411c0c:	b	411b8c <ferror@plt+0xe2ec>
  411c10:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411c14:	mov	x0, xzr
  411c18:	add	x1, x1, #0x243
  411c1c:	bl	403700 <dcgettext@plt>
  411c20:	bl	4037a0 <printf@plt>
  411c24:	b	411c30 <ferror@plt+0xe390>
  411c28:	mov	w0, #0xa                   	// #10
  411c2c:	bl	403800 <putchar@plt>
  411c30:	cmp	x21, x22
  411c34:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  411c38:	b.cc	4104d0 <ferror@plt+0xcc30>  // b.lo, b.ul, b.last
  411c3c:	mov	w8, #0x1                   	// #1
  411c40:	stur	w8, [x29, #-100]
  411c44:	b	411c70 <ferror@plt+0xe3d0>
  411c48:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411c4c:	add	x1, x1, #0x107
  411c50:	b	411c5c <ferror@plt+0xe3bc>
  411c54:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  411c58:	add	x1, x1, #0xf25
  411c5c:	mov	w2, #0x5                   	// #5
  411c60:	mov	x0, xzr
  411c64:	bl	403700 <dcgettext@plt>
  411c68:	bl	431394 <warn@@Base>
  411c6c:	stur	wzr, [x29, #-100]
  411c70:	ldr	x19, [sp, #112]
  411c74:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  411c78:	ldrb	w8, [x20, #644]
  411c7c:	tbz	w8, #1, 4135c8 <ferror@plt+0xfd28>
  411c80:	ldur	x0, [x29, #-80]
  411c84:	mov	w1, wzr
  411c88:	bl	41a5f0 <ferror@plt+0x16d50>
  411c8c:	cmp	x19, #0x1
  411c90:	mov	w20, #0x1                   	// #1
  411c94:	b.lt	4135cc <ferror@plt+0xfd2c>  // b.tstop
  411c98:	ldur	x21, [x29, #-72]
  411c9c:	adrp	x23, 43c000 <warn@@Base+0xac6c>
  411ca0:	add	x23, x23, #0xf18
  411ca4:	ldur	x8, [x29, #-80]
  411ca8:	mov	w2, #0xc                   	// #12
  411cac:	mov	x1, x23
  411cb0:	ldr	x19, [x8, #16]
  411cb4:	mov	x0, x19
  411cb8:	bl	403210 <strncmp@plt>
  411cbc:	cbz	w0, 411d84 <ferror@plt+0xe4e4>
  411cc0:	ldur	x0, [x29, #-80]
  411cc4:	sub	x3, x29, #0x30
  411cc8:	sub	x4, x29, #0x38
  411ccc:	mov	x1, x21
  411cd0:	mov	x2, x22
  411cd4:	bl	42027c <ferror@plt+0x1c9dc>
  411cd8:	cbz	x0, 413614 <ferror@plt+0xfd74>
  411cdc:	ldurb	w8, [x29, #-16]
  411ce0:	mov	x21, x0
  411ce4:	cbnz	w8, 411d04 <ferror@plt+0xe464>
  411ce8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  411cec:	mov	w2, #0x5                   	// #5
  411cf0:	mov	x0, xzr
  411cf4:	add	x1, x1, #0xda
  411cf8:	bl	403700 <dcgettext@plt>
  411cfc:	bl	431394 <warn@@Base>
  411d00:	sturb	w20, [x29, #-16]
  411d04:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  411d08:	str	xzr, [x9, #88]
  411d0c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  411d10:	str	wzr, [x9, #96]
  411d14:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  411d18:	ldurb	w8, [x29, #-22]
  411d1c:	strb	wzr, [x9, #128]
  411d20:	ldurb	w9, [x29, #-15]
  411d24:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411d28:	str	w20, [x10, #104]
  411d2c:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411d30:	str	w20, [x10, #112]
  411d34:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411d38:	str	w8, [x10, #120]
  411d3c:	add	x8, x21, x9
  411d40:	sub	x19, x8, #0x1
  411d44:	cmp	x19, x22
  411d48:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411d4c:	str	wzr, [x8, #136]
  411d50:	b.cs	413584 <ferror@plt+0xfce4>  // b.hs, b.nlast
  411d54:	ldurh	w8, [x29, #-40]
  411d58:	str	x21, [sp, #104]
  411d5c:	cmp	w8, #0x5
  411d60:	b.cc	411e18 <ferror@plt+0xe578>  // b.lo, b.ul, b.last
  411d64:	ldur	x1, [x29, #-88]
  411d68:	mov	w0, #0xb                   	// #11
  411d6c:	bl	4198dc <ferror@plt+0x1603c>
  411d70:	add	x20, x19, #0x1
  411d74:	cmp	x20, x22
  411d78:	b.cs	411e94 <ferror@plt+0xe5f4>  // b.hs, b.nlast
  411d7c:	mov	w1, #0x1                   	// #1
  411d80:	b	411eb0 <ferror@plt+0xe610>
  411d84:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  411d88:	mov	x0, x19
  411d8c:	add	x1, x1, #0x4d9
  411d90:	bl	4034b0 <strcmp@plt>
  411d94:	cbz	w0, 411cc0 <ferror@plt+0xe420>
  411d98:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  411d9c:	add	x8, x8, #0xfa0
  411da0:	ldp	q0, q1, [x8]
  411da4:	ldr	x8, [x8, #32]
  411da8:	stur	x22, [x29, #-56]
  411dac:	stp	q0, q1, [x29, #-48]
  411db0:	tst	w8, #0xff
  411db4:	stur	x8, [x29, #-16]
  411db8:	b.eq	4135fc <ferror@plt+0xfd5c>  // b.none
  411dbc:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411dc0:	str	xzr, [x10, #88]
  411dc4:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411dc8:	ldurb	w8, [x29, #-22]
  411dcc:	str	wzr, [x10, #96]
  411dd0:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411dd4:	mov	w9, #0x1                   	// #1
  411dd8:	strb	wzr, [x10, #128]
  411ddc:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411de0:	str	w9, [x10, #104]
  411de4:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  411de8:	str	w9, [x10, #112]
  411dec:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  411df0:	str	w8, [x9, #120]
  411df4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411df8:	stur	xzr, [x29, #-112]
  411dfc:	stur	xzr, [x29, #-96]
  411e00:	mov	w25, wzr
  411e04:	mov	x19, xzr
  411e08:	str	xzr, [sp, #104]
  411e0c:	str	wzr, [x8, #136]
  411e10:	mov	x28, x22
  411e14:	b	412978 <ferror@plt+0xf0d8>
  411e18:	ldrb	w8, [x19]
  411e1c:	cbz	w8, 411f24 <ferror@plt+0xe684>
  411e20:	mov	x24, xzr
  411e24:	mov	x25, xzr
  411e28:	mov	x21, x19
  411e2c:	sub	x1, x22, x21
  411e30:	mov	x0, x21
  411e34:	bl	403020 <strnlen@plt>
  411e38:	add	x8, x0, x21
  411e3c:	add	x21, x8, #0x1
  411e40:	cmp	x21, x22
  411e44:	b.cs	41356c <ferror@plt+0xfccc>  // b.hs, b.nlast
  411e48:	ldrb	w8, [x21]
  411e4c:	add	x25, x25, #0x1
  411e50:	add	x24, x24, #0x8
  411e54:	cbnz	w8, 411e2c <ferror@plt+0xe58c>
  411e58:	mov	x0, x24
  411e5c:	bl	403290 <xmalloc@plt>
  411e60:	ldrb	w8, [x19]
  411e64:	mov	x26, x0
  411e68:	cbz	w8, 411e8c <ferror@plt+0xe5ec>
  411e6c:	mov	x20, x26
  411e70:	sub	x1, x19, x22
  411e74:	mov	x0, x19
  411e78:	str	x19, [x20], #8
  411e7c:	bl	403020 <strnlen@plt>
  411e80:	add	x19, x0, x19
  411e84:	ldrb	w8, [x19, #1]!
  411e88:	cbnz	w8, 411e70 <ferror@plt+0xe5d0>
  411e8c:	mov	x19, x21
  411e90:	b	411f2c <ferror@plt+0xe68c>
  411e94:	sub	w1, w22, w19
  411e98:	sub	w8, w1, #0x1
  411e9c:	cmp	w8, #0x7
  411ea0:	b.ls	411eb0 <ferror@plt+0xe610>  // b.plast
  411ea4:	mov	w23, #0x1                   	// #1
  411ea8:	mov	x24, xzr
  411eac:	b	41214c <ferror@plt+0xe8ac>
  411eb0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  411eb4:	ldr	x8, [x8, #696]
  411eb8:	mov	x0, x19
  411ebc:	blr	x8
  411ec0:	ands	x24, x0, #0xff
  411ec4:	b.eq	412148 <ferror@plt+0xe8a8>  // b.none
  411ec8:	mov	x21, x24
  411ecc:	mov	x19, x20
  411ed0:	sub	x3, x29, #0x3c
  411ed4:	mov	x0, x19
  411ed8:	mov	x1, x22
  411edc:	mov	w2, wzr
  411ee0:	mov	x4, xzr
  411ee4:	bl	40abec <ferror@plt+0x734c>
  411ee8:	ldur	w8, [x29, #-60]
  411eec:	sub	x3, x29, #0x3c
  411ef0:	mov	x1, x22
  411ef4:	mov	w2, wzr
  411ef8:	add	x19, x19, x8
  411efc:	mov	x0, x19
  411f00:	mov	x4, xzr
  411f04:	bl	40abec <ferror@plt+0x734c>
  411f08:	ldur	w8, [x29, #-60]
  411f0c:	subs	x21, x21, #0x1
  411f10:	add	x19, x19, x8
  411f14:	b.ne	411ed0 <ferror@plt+0xe630>  // b.any
  411f18:	mov	w23, #0x1                   	// #1
  411f1c:	stur	wzr, [x29, #-96]
  411f20:	b	412158 <ferror@plt+0xe8b8>
  411f24:	mov	x25, xzr
  411f28:	mov	x26, xzr
  411f2c:	add	x24, x19, #0x1
  411f30:	cmp	x24, x22
  411f34:	stur	x25, [x29, #-112]
  411f38:	b.cs	412138 <ferror@plt+0xe898>  // b.hs, b.nlast
  411f3c:	ldrb	w8, [x24]
  411f40:	cbz	w8, 412138 <ferror@plt+0xe898>
  411f44:	mov	w25, wzr
  411f48:	mov	x21, x24
  411f4c:	sub	x1, x22, x21
  411f50:	mov	x0, x21
  411f54:	bl	403020 <strnlen@plt>
  411f58:	add	x8, x0, x21
  411f5c:	add	x19, x8, #0x1
  411f60:	sub	x3, x29, #0x3c
  411f64:	mov	x0, x19
  411f68:	mov	x1, x22
  411f6c:	mov	w2, wzr
  411f70:	mov	x4, xzr
  411f74:	bl	40abec <ferror@plt+0x734c>
  411f78:	ldur	w8, [x29, #-60]
  411f7c:	sub	x3, x29, #0x3c
  411f80:	mov	x1, x22
  411f84:	mov	w2, wzr
  411f88:	add	x19, x19, x8
  411f8c:	mov	x0, x19
  411f90:	mov	x4, xzr
  411f94:	bl	40abec <ferror@plt+0x734c>
  411f98:	ldur	w8, [x29, #-60]
  411f9c:	sub	x3, x29, #0x3c
  411fa0:	mov	x1, x22
  411fa4:	mov	w2, wzr
  411fa8:	add	x19, x19, x8
  411fac:	mov	x0, x19
  411fb0:	mov	x4, xzr
  411fb4:	bl	40abec <ferror@plt+0x734c>
  411fb8:	ldur	w8, [x29, #-60]
  411fbc:	add	x21, x19, x8
  411fc0:	cmp	x21, x22
  411fc4:	b.cs	413578 <ferror@plt+0xfcd8>  // b.hs, b.nlast
  411fc8:	ldrb	w8, [x21]
  411fcc:	add	w25, w25, #0x1
  411fd0:	cbnz	w8, 411f4c <ferror@plt+0xe6ac>
  411fd4:	mov	w8, #0x18                  	// #24
  411fd8:	umull	x0, w25, w8
  411fdc:	bl	403290 <xmalloc@plt>
  411fe0:	ldrb	w8, [x24]
  411fe4:	mov	x19, x0
  411fe8:	cbz	w8, 412130 <ferror@plt+0xe890>
  411fec:	add	x20, x19, #0x10
  411ff0:	sub	x1, x22, x24
  411ff4:	mov	x0, x24
  411ff8:	mov	x23, x19
  411ffc:	stur	x24, [x20, #-16]
  412000:	bl	403020 <strnlen@plt>
  412004:	add	x8, x0, x24
  412008:	add	x19, x8, #0x1
  41200c:	sub	x3, x29, #0x3c
  412010:	sub	x4, x29, #0x40
  412014:	mov	x0, x19
  412018:	mov	x1, x22
  41201c:	mov	w2, wzr
  412020:	bl	40abec <ferror@plt+0x734c>
  412024:	ldp	w8, w9, [x29, #-64]
  412028:	lsr	x10, x0, #32
  41202c:	stur	w0, [x20, #-8]
  412030:	add	x24, x19, x9
  412034:	cbz	x10, 412040 <ferror@plt+0xe7a0>
  412038:	orr	w8, w8, #0x2
  41203c:	stur	w8, [x29, #-64]
  412040:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412044:	add	x1, x1, #0xc61
  412048:	tbnz	w8, #0, 412058 <ferror@plt+0xe7b8>
  41204c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412050:	add	x1, x1, #0xc72
  412054:	tbz	w8, #1, 412068 <ferror@plt+0xe7c8>
  412058:	mov	w2, #0x5                   	// #5
  41205c:	mov	x0, xzr
  412060:	bl	403700 <dcgettext@plt>
  412064:	bl	4312d0 <error@@Base>
  412068:	sub	x3, x29, #0x3c
  41206c:	sub	x4, x29, #0x40
  412070:	mov	x0, x24
  412074:	mov	x1, x22
  412078:	mov	w2, wzr
  41207c:	bl	40abec <ferror@plt+0x734c>
  412080:	ldp	w8, w9, [x29, #-64]
  412084:	lsr	x10, x0, #32
  412088:	mov	x19, x23
  41208c:	stur	w0, [x20, #-4]
  412090:	add	x24, x24, x9
  412094:	cbz	x10, 4120a0 <ferror@plt+0xe800>
  412098:	orr	w8, w8, #0x2
  41209c:	stur	w8, [x29, #-64]
  4120a0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4120a4:	add	x1, x1, #0xc61
  4120a8:	tbnz	w8, #0, 4120b8 <ferror@plt+0xe818>
  4120ac:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4120b0:	add	x1, x1, #0xc72
  4120b4:	tbz	w8, #1, 4120c8 <ferror@plt+0xe828>
  4120b8:	mov	w2, #0x5                   	// #5
  4120bc:	mov	x0, xzr
  4120c0:	bl	403700 <dcgettext@plt>
  4120c4:	bl	4312d0 <error@@Base>
  4120c8:	sub	x3, x29, #0x3c
  4120cc:	sub	x4, x29, #0x40
  4120d0:	mov	x0, x24
  4120d4:	mov	x1, x22
  4120d8:	mov	w2, wzr
  4120dc:	bl	40abec <ferror@plt+0x734c>
  4120e0:	ldp	w8, w9, [x29, #-64]
  4120e4:	lsr	x10, x0, #32
  4120e8:	str	w0, [x20]
  4120ec:	add	x24, x24, x9
  4120f0:	cbz	x10, 4120fc <ferror@plt+0xe85c>
  4120f4:	orr	w8, w8, #0x2
  4120f8:	stur	w8, [x29, #-64]
  4120fc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412100:	add	x1, x1, #0xc61
  412104:	tbnz	w8, #0, 412114 <ferror@plt+0xe874>
  412108:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41210c:	add	x1, x1, #0xc72
  412110:	tbz	w8, #1, 412124 <ferror@plt+0xe884>
  412114:	mov	w2, #0x5                   	// #5
  412118:	mov	x0, xzr
  41211c:	bl	403700 <dcgettext@plt>
  412120:	bl	4312d0 <error@@Base>
  412124:	ldrb	w8, [x24]
  412128:	add	x20, x20, #0x18
  41212c:	cbnz	w8, 411ff0 <ferror@plt+0xe750>
  412130:	mov	x24, x21
  412134:	b	412140 <ferror@plt+0xe8a0>
  412138:	mov	w25, wzr
  41213c:	mov	x19, xzr
  412140:	add	x21, x24, #0x1
  412144:	b	41282c <ferror@plt+0xef8c>
  412148:	mov	w23, #0x1                   	// #1
  41214c:	mov	w8, #0x1                   	// #1
  412150:	stur	w8, [x29, #-96]
  412154:	mov	x19, x20
  412158:	sub	x3, x29, #0x3c
  41215c:	sub	x4, x29, #0x40
  412160:	mov	x0, x19
  412164:	mov	x1, x22
  412168:	mov	w2, wzr
  41216c:	bl	40abec <ferror@plt+0x734c>
  412170:	ldp	w8, w9, [x29, #-64]
  412174:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412178:	mov	x21, x0
  41217c:	add	x1, x1, #0xc61
  412180:	add	x19, x19, x9
  412184:	tbnz	w8, #0, 412194 <ferror@plt+0xe8f4>
  412188:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41218c:	add	x1, x1, #0xc72
  412190:	tbz	w8, #1, 4121a4 <ferror@plt+0xe904>
  412194:	mov	w2, #0x5                   	// #5
  412198:	mov	x0, xzr
  41219c:	bl	403700 <dcgettext@plt>
  4121a0:	bl	4312d0 <error@@Base>
  4121a4:	cmp	x19, x22
  4121a8:	b.eq	4135a4 <ferror@plt+0xfd04>  // b.none
  4121ac:	lsl	x0, x21, #3
  4121b0:	bl	403290 <xmalloc@plt>
  4121b4:	stur	x21, [x29, #-112]
  4121b8:	cbz	x21, 4123d0 <ferror@plt+0xeb30>
  4121bc:	stp	x24, x20, [sp, #112]
  4121c0:	mov	x20, x0
  4121c4:	mov	x28, xzr
  4121c8:	ldur	w8, [x29, #-96]
  4121cc:	tbnz	w8, #0, 41237c <ferror@plt+0xeadc>
  4121d0:	ldp	x26, x21, [sp, #112]
  4121d4:	sub	x3, x29, #0x3c
  4121d8:	sub	x4, x29, #0x40
  4121dc:	mov	x0, x21
  4121e0:	mov	x1, x22
  4121e4:	mov	w2, wzr
  4121e8:	bl	40abec <ferror@plt+0x734c>
  4121ec:	ldp	w8, w9, [x29, #-64]
  4121f0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4121f4:	mov	x25, x0
  4121f8:	add	x1, x1, #0xc61
  4121fc:	add	x21, x21, x9
  412200:	tbnz	w8, #0, 412210 <ferror@plt+0xe970>
  412204:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412208:	add	x1, x1, #0xc72
  41220c:	tbz	w8, #1, 412220 <ferror@plt+0xe980>
  412210:	mov	w2, #0x5                   	// #5
  412214:	mov	x0, xzr
  412218:	bl	403700 <dcgettext@plt>
  41221c:	bl	4312d0 <error@@Base>
  412220:	sub	x3, x29, #0x3c
  412224:	sub	x4, x29, #0x40
  412228:	mov	x0, x21
  41222c:	mov	x1, x22
  412230:	mov	w2, wzr
  412234:	bl	40abec <ferror@plt+0x734c>
  412238:	ldp	w8, w27, [x29, #-64]
  41223c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412240:	mov	x24, x0
  412244:	add	x1, x1, #0xc61
  412248:	tbnz	w8, #0, 412258 <ferror@plt+0xe9b8>
  41224c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412250:	add	x1, x1, #0xc72
  412254:	tbz	w8, #1, 412268 <ferror@plt+0xe9c8>
  412258:	mov	w2, #0x5                   	// #5
  41225c:	mov	x0, xzr
  412260:	bl	403700 <dcgettext@plt>
  412264:	bl	4312d0 <error@@Base>
  412268:	cmp	x19, x22
  41226c:	b.eq	412398 <ferror@plt+0xeaf8>  // b.none
  412270:	cmp	x25, #0x1
  412274:	add	x21, x21, x27
  412278:	b.ne	412318 <ferror@plt+0xea78>  // b.any
  41227c:	cmp	x24, #0x1f
  412280:	b.eq	412294 <ferror@plt+0xe9f4>  // b.none
  412284:	cmp	x24, #0x8
  412288:	b.ne	412318 <ferror@plt+0xea78>  // b.any
  41228c:	str	x19, [x20, x28, lsl #3]
  412290:	b	412318 <ferror@plt+0xea78>
  412294:	ldur	w25, [x29, #-12]
  412298:	cmp	w25, #0x9
  41229c:	b.cc	4122d0 <ferror@plt+0xea30>  // b.lo, b.ul, b.last
  4122a0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4122a4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  4122a8:	mov	w4, #0x5                   	// #5
  4122ac:	mov	x0, xzr
  4122b0:	add	x1, x1, #0x1b5
  4122b4:	add	x2, x2, #0x1fd
  4122b8:	mov	x3, x25
  4122bc:	bl	4035d0 <dcngettext@plt>
  4122c0:	mov	w2, #0x8                   	// #8
  4122c4:	mov	w1, w25
  4122c8:	bl	4312d0 <error@@Base>
  4122cc:	mov	w25, #0x8                   	// #8
  4122d0:	add	x8, x19, w25, uxtw
  4122d4:	cmp	x8, x22
  4122d8:	b.cc	4122e8 <ferror@plt+0xea48>  // b.lo, b.ul, b.last
  4122dc:	cmp	x19, x22
  4122e0:	b.cs	4122f4 <ferror@plt+0xea54>  // b.hs, b.nlast
  4122e4:	sub	w25, w22, w19
  4122e8:	sub	w8, w25, #0x1
  4122ec:	cmp	w8, #0x7
  4122f0:	b.ls	4122fc <ferror@plt+0xea5c>  // b.plast
  4122f4:	mov	x0, xzr
  4122f8:	b	412310 <ferror@plt+0xea70>
  4122fc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412300:	ldr	x8, [x8, #696]
  412304:	mov	x0, x19
  412308:	mov	w1, w25
  41230c:	blr	x8
  412310:	bl	41d15c <ferror@plt+0x198bc>
  412314:	str	x0, [x20, x28, lsl #3]
  412318:	mov	w10, #0xffffffff            	// #-1
  41231c:	str	w10, [sp, #56]
  412320:	mov	w10, #0x9                   	// #9
  412324:	ldur	w8, [x29, #-12]
  412328:	ldurh	w9, [x29, #-40]
  41232c:	strb	w10, [sp, #48]
  412330:	ldur	x10, [x29, #-80]
  412334:	ldur	x3, [x29, #-72]
  412338:	mov	x0, xzr
  41233c:	mov	x1, x24
  412340:	mov	x2, xzr
  412344:	mov	x4, x19
  412348:	mov	x5, x22
  41234c:	mov	x6, xzr
  412350:	mov	x7, xzr
  412354:	str	xzr, [sp, #40]
  412358:	str	x10, [sp, #32]
  41235c:	str	w23, [sp, #24]
  412360:	str	xzr, [sp, #16]
  412364:	str	w9, [sp, #8]
  412368:	str	x8, [sp]
  41236c:	bl	41abc8 <ferror@plt+0x17328>
  412370:	subs	x26, x26, #0x1
  412374:	mov	x19, x0
  412378:	b.ne	4121d4 <ferror@plt+0xe934>  // b.any
  41237c:	ldur	x8, [x29, #-112]
  412380:	cmp	x19, x22
  412384:	b.eq	4123b0 <ferror@plt+0xeb10>  // b.none
  412388:	add	x28, x28, #0x1
  41238c:	cmp	x28, x8
  412390:	b.ne	4121c8 <ferror@plt+0xe928>  // b.any
  412394:	b	4123d4 <ferror@plt+0xeb34>
  412398:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41239c:	mov	w2, #0x5                   	// #5
  4123a0:	mov	x0, xzr
  4123a4:	add	x1, x1, #0x8e7
  4123a8:	bl	403700 <dcgettext@plt>
  4123ac:	bl	431394 <warn@@Base>
  4123b0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4123b4:	mov	w2, #0x5                   	// #5
  4123b8:	mov	x0, xzr
  4123bc:	add	x1, x1, #0x8e7
  4123c0:	bl	403700 <dcgettext@plt>
  4123c4:	bl	431394 <warn@@Base>
  4123c8:	mov	x19, x22
  4123cc:	b	4123d4 <ferror@plt+0xeb34>
  4123d0:	mov	x20, x0
  4123d4:	add	x24, x19, #0x1
  4123d8:	cmp	x24, x22
  4123dc:	b.cs	412458 <ferror@plt+0xebb8>  // b.hs, b.nlast
  4123e0:	mov	w1, #0x1                   	// #1
  4123e4:	mov	x26, x20
  4123e8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4123ec:	ldr	x8, [x8, #696]
  4123f0:	mov	x0, x19
  4123f4:	blr	x8
  4123f8:	ands	x27, x0, #0xff
  4123fc:	b.eq	412478 <ferror@plt+0xebd8>  // b.none
  412400:	mov	x20, x27
  412404:	mov	x19, x24
  412408:	sub	x3, x29, #0x3c
  41240c:	mov	x0, x19
  412410:	mov	x1, x22
  412414:	mov	w2, wzr
  412418:	mov	x4, xzr
  41241c:	bl	40abec <ferror@plt+0x734c>
  412420:	ldur	w8, [x29, #-60]
  412424:	sub	x3, x29, #0x3c
  412428:	mov	x1, x22
  41242c:	mov	w2, wzr
  412430:	add	x19, x19, x8
  412434:	mov	x0, x19
  412438:	mov	x4, xzr
  41243c:	bl	40abec <ferror@plt+0x734c>
  412440:	ldur	w8, [x29, #-60]
  412444:	subs	x20, x20, #0x1
  412448:	add	x19, x19, x8
  41244c:	b.ne	412408 <ferror@plt+0xeb68>  // b.any
  412450:	str	wzr, [sp, #96]
  412454:	b	412484 <ferror@plt+0xebe4>
  412458:	cmp	x19, x22
  41245c:	mov	x26, x20
  412460:	b.cs	412474 <ferror@plt+0xebd4>  // b.hs, b.nlast
  412464:	sub	w1, w22, w19
  412468:	sub	w8, w1, #0x1
  41246c:	cmp	w8, #0x7
  412470:	b.ls	4123e8 <ferror@plt+0xeb48>  // b.plast
  412474:	mov	x27, xzr
  412478:	mov	w8, #0x1                   	// #1
  41247c:	str	w8, [sp, #96]
  412480:	mov	x19, x24
  412484:	sub	x3, x29, #0x3c
  412488:	sub	x4, x29, #0x40
  41248c:	mov	x0, x19
  412490:	mov	x1, x22
  412494:	mov	w2, wzr
  412498:	bl	40abec <ferror@plt+0x734c>
  41249c:	ldp	w8, w9, [x29, #-64]
  4124a0:	mov	x25, x0
  4124a4:	lsr	x10, x0, #32
  4124a8:	cbz	x10, 4124b4 <ferror@plt+0xec14>
  4124ac:	orr	w8, w8, #0x2
  4124b0:	stur	w8, [x29, #-64]
  4124b4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4124b8:	add	x21, x19, x9
  4124bc:	add	x1, x1, #0xc61
  4124c0:	tbnz	w8, #0, 4124d0 <ferror@plt+0xec30>
  4124c4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4124c8:	add	x1, x1, #0xc72
  4124cc:	tbz	w8, #1, 4124e0 <ferror@plt+0xec40>
  4124d0:	mov	w2, #0x5                   	// #5
  4124d4:	mov	x0, xzr
  4124d8:	bl	403700 <dcgettext@plt>
  4124dc:	bl	4312d0 <error@@Base>
  4124e0:	cmp	x21, x22
  4124e4:	b.eq	4135b0 <ferror@plt+0xfd10>  // b.none
  4124e8:	and	x20, x25, #0xffffffff
  4124ec:	add	x8, x20, x20, lsl #1
  4124f0:	lsl	x1, x8, #3
  4124f4:	mov	w0, #0x1                   	// #1
  4124f8:	bl	403840 <xcalloc@plt>
  4124fc:	mov	x19, x0
  412500:	str	x20, [sp, #80]
  412504:	cbz	x20, 41282c <ferror@plt+0xef8c>
  412508:	mov	x28, xzr
  41250c:	stp	x27, x24, [sp, #64]
  412510:	stur	x26, [x29, #-96]
  412514:	str	x19, [sp, #88]
  412518:	ldr	w8, [sp, #96]
  41251c:	tbnz	w8, #0, 4127d0 <ferror@plt+0xef30>
  412520:	mov	w8, #0x18                  	// #24
  412524:	madd	x8, x28, x8, x19
  412528:	ldp	x19, x24, [sp, #64]
  41252c:	str	x8, [sp, #112]
  412530:	add	x8, x8, #0x8
  412534:	str	x8, [sp, #120]
  412538:	sub	x3, x29, #0x3c
  41253c:	sub	x4, x29, #0x40
  412540:	mov	x0, x24
  412544:	mov	x1, x22
  412548:	mov	w2, wzr
  41254c:	bl	40abec <ferror@plt+0x734c>
  412550:	ldp	w8, w9, [x29, #-64]
  412554:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412558:	mov	x27, x0
  41255c:	add	x1, x1, #0xc61
  412560:	add	x24, x24, x9
  412564:	tbnz	w8, #0, 412574 <ferror@plt+0xecd4>
  412568:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41256c:	add	x1, x1, #0xc72
  412570:	tbz	w8, #1, 412584 <ferror@plt+0xece4>
  412574:	mov	w2, #0x5                   	// #5
  412578:	mov	x0, xzr
  41257c:	bl	403700 <dcgettext@plt>
  412580:	bl	4312d0 <error@@Base>
  412584:	sub	x3, x29, #0x3c
  412588:	sub	x4, x29, #0x40
  41258c:	mov	x0, x24
  412590:	mov	x1, x22
  412594:	mov	w2, wzr
  412598:	bl	40abec <ferror@plt+0x734c>
  41259c:	ldp	w8, w20, [x29, #-64]
  4125a0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4125a4:	mov	x26, x0
  4125a8:	add	x1, x1, #0xc61
  4125ac:	tbnz	w8, #0, 4125bc <ferror@plt+0xed1c>
  4125b0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4125b4:	add	x1, x1, #0xc72
  4125b8:	tbz	w8, #1, 4125cc <ferror@plt+0xed2c>
  4125bc:	mov	w2, #0x5                   	// #5
  4125c0:	mov	x0, xzr
  4125c4:	bl	403700 <dcgettext@plt>
  4125c8:	bl	4312d0 <error@@Base>
  4125cc:	cmp	x21, x22
  4125d0:	b.eq	4127f0 <ferror@plt+0xef50>  // b.none
  4125d4:	cmp	x27, #0x2
  4125d8:	add	x24, x24, x20
  4125dc:	b.eq	412604 <ferror@plt+0xed64>  // b.none
  4125e0:	cmp	x27, #0x1
  4125e4:	b.ne	41276c <ferror@plt+0xeecc>  // b.any
  4125e8:	cmp	x26, #0x1f
  4125ec:	b.eq	412630 <ferror@plt+0xed90>  // b.none
  4125f0:	cmp	x26, #0x8
  4125f4:	b.ne	41276c <ferror@plt+0xeecc>  // b.any
  4125f8:	ldr	x8, [sp, #112]
  4125fc:	str	x21, [x8]
  412600:	b	41276c <ferror@plt+0xeecc>
  412604:	cmp	x26, #0x5
  412608:	b.eq	412698 <ferror@plt+0xedf8>  // b.none
  41260c:	cmp	x26, #0xf
  412610:	b.eq	4126ac <ferror@plt+0xee0c>  // b.none
  412614:	cmp	x26, #0xb
  412618:	b.ne	41276c <ferror@plt+0xeecc>  // b.any
  41261c:	add	x8, x21, #0x1
  412620:	cmp	x8, x22
  412624:	b.cs	41270c <ferror@plt+0xee6c>  // b.hs, b.nlast
  412628:	mov	w1, #0x1                   	// #1
  41262c:	b	412730 <ferror@plt+0xee90>
  412630:	ldur	w27, [x29, #-12]
  412634:	cmp	w27, #0x9
  412638:	b.cc	41266c <ferror@plt+0xedcc>  // b.lo, b.ul, b.last
  41263c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412640:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  412644:	mov	w4, #0x5                   	// #5
  412648:	mov	x0, xzr
  41264c:	add	x1, x1, #0x1b5
  412650:	add	x2, x2, #0x1fd
  412654:	mov	x3, x27
  412658:	bl	4035d0 <dcngettext@plt>
  41265c:	mov	w2, #0x8                   	// #8
  412660:	mov	w1, w27
  412664:	bl	4312d0 <error@@Base>
  412668:	mov	w27, #0x8                   	// #8
  41266c:	add	x8, x21, w27, uxtw
  412670:	cmp	x8, x22
  412674:	b.cc	412684 <ferror@plt+0xede4>  // b.lo, b.ul, b.last
  412678:	cmp	x21, x22
  41267c:	b.cs	412690 <ferror@plt+0xedf0>  // b.hs, b.nlast
  412680:	sub	w27, w22, w21
  412684:	sub	w8, w27, #0x1
  412688:	cmp	w8, #0x7
  41268c:	b.ls	41274c <ferror@plt+0xeeac>  // b.plast
  412690:	mov	x0, xzr
  412694:	b	412760 <ferror@plt+0xeec0>
  412698:	add	x8, x21, #0x2
  41269c:	cmp	x8, x22
  4126a0:	b.cs	41270c <ferror@plt+0xee6c>  // b.hs, b.nlast
  4126a4:	mov	w1, #0x2                   	// #2
  4126a8:	b	412730 <ferror@plt+0xee90>
  4126ac:	sub	x3, x29, #0x3c
  4126b0:	sub	x4, x29, #0x40
  4126b4:	mov	x0, x21
  4126b8:	mov	x1, x22
  4126bc:	mov	w2, wzr
  4126c0:	bl	40abec <ferror@plt+0x734c>
  4126c4:	ldur	w8, [x29, #-64]
  4126c8:	ldr	x10, [sp, #120]
  4126cc:	lsr	x9, x0, #32
  4126d0:	str	w0, [x10]
  4126d4:	cbz	x9, 4126e0 <ferror@plt+0xee40>
  4126d8:	orr	w8, w8, #0x2
  4126dc:	stur	w8, [x29, #-64]
  4126e0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4126e4:	add	x1, x1, #0xc61
  4126e8:	tbnz	w8, #0, 4126f8 <ferror@plt+0xee58>
  4126ec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4126f0:	add	x1, x1, #0xc72
  4126f4:	tbz	w8, #1, 41276c <ferror@plt+0xeecc>
  4126f8:	mov	w2, #0x5                   	// #5
  4126fc:	mov	x0, xzr
  412700:	bl	403700 <dcgettext@plt>
  412704:	bl	4312d0 <error@@Base>
  412708:	b	41276c <ferror@plt+0xeecc>
  41270c:	cmp	x21, x22
  412710:	b.cs	412724 <ferror@plt+0xee84>  // b.hs, b.nlast
  412714:	sub	w1, w22, w21
  412718:	sub	w8, w1, #0x1
  41271c:	cmp	w8, #0x8
  412720:	b.cc	412730 <ferror@plt+0xee90>  // b.lo, b.ul, b.last
  412724:	ldr	x8, [sp, #120]
  412728:	str	wzr, [x8]
  41272c:	b	41276c <ferror@plt+0xeecc>
  412730:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412734:	ldr	x8, [x8, #696]
  412738:	mov	x0, x21
  41273c:	blr	x8
  412740:	ldr	x8, [sp, #120]
  412744:	str	w0, [x8]
  412748:	b	41276c <ferror@plt+0xeecc>
  41274c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412750:	ldr	x8, [x8, #696]
  412754:	mov	x0, x21
  412758:	mov	w1, w27
  41275c:	blr	x8
  412760:	bl	41d15c <ferror@plt+0x198bc>
  412764:	ldr	x8, [sp, #112]
  412768:	str	x0, [x8]
  41276c:	mov	w10, #0xffffffff            	// #-1
  412770:	str	w10, [sp, #56]
  412774:	mov	w10, #0x9                   	// #9
  412778:	ldur	w8, [x29, #-12]
  41277c:	ldurh	w9, [x29, #-40]
  412780:	strb	w10, [sp, #48]
  412784:	ldur	x10, [x29, #-80]
  412788:	ldur	x3, [x29, #-72]
  41278c:	mov	x0, xzr
  412790:	mov	x1, x26
  412794:	mov	x2, xzr
  412798:	mov	x4, x21
  41279c:	mov	x5, x22
  4127a0:	mov	x6, xzr
  4127a4:	mov	x7, xzr
  4127a8:	str	xzr, [sp, #40]
  4127ac:	str	x10, [sp, #32]
  4127b0:	str	w23, [sp, #24]
  4127b4:	str	xzr, [sp, #16]
  4127b8:	str	w9, [sp, #8]
  4127bc:	str	x8, [sp]
  4127c0:	bl	41abc8 <ferror@plt+0x17328>
  4127c4:	subs	x19, x19, #0x1
  4127c8:	mov	x21, x0
  4127cc:	b.ne	412538 <ferror@plt+0xec98>  // b.any
  4127d0:	cmp	x21, x22
  4127d4:	b.eq	412808 <ferror@plt+0xef68>  // b.none
  4127d8:	ldp	x8, x19, [sp, #80]
  4127dc:	add	x28, x28, #0x1
  4127e0:	cmp	x28, x8
  4127e4:	b.ne	412518 <ferror@plt+0xec78>  // b.any
  4127e8:	ldur	x26, [x29, #-96]
  4127ec:	b	41282c <ferror@plt+0xef8c>
  4127f0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4127f4:	mov	w2, #0x5                   	// #5
  4127f8:	mov	x0, xzr
  4127fc:	add	x1, x1, #0x66b
  412800:	bl	403700 <dcgettext@plt>
  412804:	bl	431394 <warn@@Base>
  412808:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41280c:	mov	w2, #0x5                   	// #5
  412810:	mov	x0, xzr
  412814:	add	x1, x1, #0x66b
  412818:	bl	403700 <dcgettext@plt>
  41281c:	bl	431394 <warn@@Base>
  412820:	ldur	x26, [x29, #-96]
  412824:	ldr	x19, [sp, #88]
  412828:	mov	x21, x22
  41282c:	cbz	x19, 412940 <ferror@plt+0xf0a0>
  412830:	cbz	x26, 4128a4 <ferror@plt+0xf004>
  412834:	ldr	w24, [x19, #8]
  412838:	cbz	w24, 4128c0 <ferror@plt+0xf020>
  41283c:	ldur	x20, [x29, #-112]
  412840:	cbz	x20, 4128cc <ferror@plt+0xf02c>
  412844:	cmp	x20, x24
  412848:	b.cs	4128e8 <ferror@plt+0xf048>  // b.hs, b.nlast
  41284c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412850:	mov	w2, #0x5                   	// #5
  412854:	mov	x0, xzr
  412858:	add	x1, x1, #0x955
  41285c:	bl	403700 <dcgettext@plt>
  412860:	mov	x23, x19
  412864:	mov	x19, x0
  412868:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41286c:	add	x0, x0, #0xe2d
  412870:	mov	x1, x20
  412874:	mov	w2, wzr
  412878:	bl	41aa68 <ferror@plt+0x171c8>
  41287c:	mov	x2, x0
  412880:	mov	x0, x19
  412884:	mov	w1, w24
  412888:	mov	x19, x23
  41288c:	bl	431394 <warn@@Base>
  412890:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  412894:	mov	w2, #0x5                   	// #5
  412898:	mov	x0, xzr
  41289c:	add	x1, x1, #0x32a
  4128a0:	b	4128dc <ferror@plt+0xf03c>
  4128a4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4128a8:	mov	w2, #0x5                   	// #5
  4128ac:	mov	x0, xzr
  4128b0:	add	x1, x1, #0x942
  4128b4:	bl	403700 <dcgettext@plt>
  4128b8:	ldr	x1, [x19]
  4128bc:	b	41293c <ferror@plt+0xf09c>
  4128c0:	adrp	x24, 436000 <warn@@Base+0x4c6c>
  4128c4:	add	x24, x24, #0x94a
  4128c8:	b	4128f0 <ferror@plt+0xf050>
  4128cc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4128d0:	mov	w2, #0x5                   	// #5
  4128d4:	mov	x0, xzr
  4128d8:	add	x1, x1, #0x94b
  4128dc:	bl	403700 <dcgettext@plt>
  4128e0:	mov	x24, x0
  4128e4:	b	4128f0 <ferror@plt+0xf050>
  4128e8:	sub	w8, w24, #0x1
  4128ec:	ldr	x24, [x26, w8, uxtw #3]
  4128f0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4128f4:	ldr	w8, [x8, #632]
  4128f8:	cbnz	w8, 41290c <ferror@plt+0xf06c>
  4128fc:	mov	x0, x24
  412900:	bl	402fd0 <strlen@plt>
  412904:	cmp	x0, #0x4b
  412908:	b.hi	412930 <ferror@plt+0xf090>  // b.pmore
  41290c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412910:	mov	w2, #0x5                   	// #5
  412914:	mov	x0, xzr
  412918:	add	x1, x1, #0x984
  41291c:	bl	403700 <dcgettext@plt>
  412920:	ldr	x2, [x19]
  412924:	mov	x1, x24
  412928:	bl	4037a0 <printf@plt>
  41292c:	b	412940 <ferror@plt+0xf0a0>
  412930:	ldr	x1, [x19]
  412934:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  412938:	add	x0, x0, #0x4f3
  41293c:	bl	4037a0 <printf@plt>
  412940:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412944:	mov	w2, #0x5                   	// #5
  412948:	mov	x0, xzr
  41294c:	add	x1, x1, #0x990
  412950:	stur	x26, [x29, #-96]
  412954:	bl	403700 <dcgettext@plt>
  412958:	bl	4037a0 <printf@plt>
  41295c:	ldp	q0, q1, [x29, #-48]
  412960:	ldur	x8, [x29, #-16]
  412964:	ldur	x28, [x29, #-56]
  412968:	adrp	x9, 45a000 <_bfd_std_section+0x2110>
  41296c:	add	x9, x9, #0xfa0
  412970:	stp	q0, q1, [x9]
  412974:	str	x8, [x9, #32]
  412978:	cmp	x21, x28
  41297c:	b.cs	413534 <ferror@plt+0xfc94>  // b.hs, b.nlast
  412980:	ldur	x8, [x29, #-96]
  412984:	ldur	x9, [x29, #-112]
  412988:	cmp	x8, #0x0
  41298c:	cset	w8, eq  // eq = none
  412990:	cmp	x9, #0x0
  412994:	cset	w9, eq  // eq = none
  412998:	orr	w8, w9, w8
  41299c:	str	w8, [sp, #120]
  4129a0:	mov	x8, x21
  4129a4:	ldrb	w26, [x21], #1
  4129a8:	ldurb	w9, [x29, #-15]
  4129ac:	cmp	w26, w9
  4129b0:	b.cs	412ac4 <ferror@plt+0xf224>  // b.hs, b.nlast
  4129b4:	cmp	w26, #0xc
  4129b8:	b.hi	412d7c <ferror@plt+0xf4dc>  // b.pmore
  4129bc:	adrp	x12, 436000 <warn@@Base+0x4c6c>
  4129c0:	add	x12, x12, #0xa9c
  4129c4:	adr	x10, 4129d4 <ferror@plt+0xf134>
  4129c8:	ldrh	w11, [x12, x26, lsl #1]
  4129cc:	add	x10, x10, x11, lsl #2
  4129d0:	br	x10
  4129d4:	sub	x3, x29, #0x3c
  4129d8:	sub	x4, x29, #0x40
  4129dc:	mov	x0, x21
  4129e0:	mov	x1, x28
  4129e4:	mov	w2, wzr
  4129e8:	mov	x23, x19
  4129ec:	bl	40abec <ferror@plt+0x734c>
  4129f0:	ldp	w8, w19, [x29, #-64]
  4129f4:	mov	x24, x0
  4129f8:	lsr	x9, x0, #32
  4129fc:	cbz	x9, 412a08 <ferror@plt+0xf168>
  412a00:	orr	w8, w8, #0x2
  412a04:	stur	w8, [x29, #-64]
  412a08:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412a0c:	add	x1, x1, #0xc61
  412a10:	tbnz	w8, #0, 412a20 <ferror@plt+0xf180>
  412a14:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412a18:	add	x1, x1, #0xc72
  412a1c:	tbz	w8, #1, 412a30 <ferror@plt+0xf190>
  412a20:	mov	w2, #0x5                   	// #5
  412a24:	mov	x0, xzr
  412a28:	bl	403700 <dcgettext@plt>
  412a2c:	bl	4312d0 <error@@Base>
  412a30:	cbz	w24, 413100 <ferror@plt+0xf860>
  412a34:	add	x27, x21, x19
  412a38:	and	x20, x24, #0xffffffff
  412a3c:	add	x12, x27, x20
  412a40:	cmp	x12, x28
  412a44:	b.hi	413100 <ferror@plt+0xf860>  // b.pmore
  412a48:	ldrb	w19, [x27], #1
  412a4c:	sub	w8, w19, #0x1
  412a50:	cmp	w8, #0x3
  412a54:	neg	w26, w19
  412a58:	b.hi	41326c <ferror@plt+0xf9cc>  // b.pmore
  412a5c:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  412a60:	add	x11, x11, #0xab6
  412a64:	adr	x9, 412a7c <ferror@plt+0xf1dc>
  412a68:	ldrh	w10, [x11, x8, lsl #1]
  412a6c:	add	x9, x9, x10, lsl #2
  412a70:	mov	x21, x12
  412a74:	mov	x19, x23
  412a78:	br	x9
  412a7c:	sub	w21, w24, #0x1
  412a80:	cmp	w21, #0x9
  412a84:	b.cc	4134ac <ferror@plt+0xfc0c>  // b.lo, b.ul, b.last
  412a88:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412a8c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  412a90:	mov	w3, w21
  412a94:	mov	w4, #0x5                   	// #5
  412a98:	mov	x0, xzr
  412a9c:	add	x1, x1, #0x1b5
  412aa0:	add	x2, x2, #0x1fd
  412aa4:	mov	x24, x12
  412aa8:	bl	4035d0 <dcngettext@plt>
  412aac:	mov	w2, #0x8                   	// #8
  412ab0:	mov	w1, w21
  412ab4:	mov	w19, #0x8                   	// #8
  412ab8:	bl	4312d0 <error@@Base>
  412abc:	mov	x12, x24
  412ac0:	b	4134b0 <ferror@plt+0xfc10>
  412ac4:	ldurb	w11, [x29, #-23]
  412ac8:	ldurb	w8, [x29, #-16]
  412acc:	sub	w9, w26, w9
  412ad0:	and	w10, w9, #0xff
  412ad4:	cmp	w11, #0x1
  412ad8:	udiv	w10, w10, w8
  412adc:	b.ne	412b50 <ferror@plt+0xf2b0>  // b.any
  412ae0:	ldurb	w11, [x29, #-24]
  412ae4:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  412ae8:	ldr	x12, [x13, #88]
  412aec:	mul	x11, x11, x10
  412af0:	add	x12, x11, x12
  412af4:	str	x12, [x13, #88]
  412af8:	cbz	x11, 412b04 <ferror@plt+0xf264>
  412afc:	adrp	x11, 45b000 <_bfd_std_section+0x3110>
  412b00:	str	wzr, [x11, #96]
  412b04:	ldur	w11, [x29, #-20]
  412b08:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  412b0c:	ldr	w12, [x13, #112]
  412b10:	msub	w8, w10, w8, w9
  412b14:	add	w8, w11, w8, uxtb
  412b18:	mov	w20, wzr
  412b1c:	add	w8, w8, w12
  412b20:	str	w8, [x13, #112]
  412b24:	cbz	x19, 412b88 <ferror@plt+0xf2e8>
  412b28:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412b2c:	ldr	w8, [x8, #104]
  412b30:	mov	x23, x19
  412b34:	sub	w19, w8, #0x1
  412b38:	cmp	w19, w25
  412b3c:	b.cs	412ba4 <ferror@plt+0xf304>  // b.hs, b.nlast
  412b40:	mov	w8, #0x18                  	// #24
  412b44:	umull	x8, w19, w8
  412b48:	ldr	x27, [x23, x8]
  412b4c:	b	412bd8 <ferror@plt+0xf338>
  412b50:	adrp	x17, 45b000 <_bfd_std_section+0x3110>
  412b54:	ldrb	w12, [x17, #128]
  412b58:	ldurb	w13, [x29, #-24]
  412b5c:	adrp	x16, 45b000 <_bfd_std_section+0x3110>
  412b60:	ldr	x14, [x16, #88]
  412b64:	add	w12, w12, w10
  412b68:	udiv	w15, w12, w11
  412b6c:	mul	x13, x13, x15
  412b70:	msub	w11, w15, w11, w12
  412b74:	add	x12, x13, x14
  412b78:	str	x12, [x16, #88]
  412b7c:	strb	w11, [x17, #128]
  412b80:	cbnz	x13, 412afc <ferror@plt+0xf25c>
  412b84:	b	412b04 <ferror@plt+0xf264>
  412b88:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412b8c:	mov	w2, #0x5                   	// #5
  412b90:	mov	x0, xzr
  412b94:	add	x1, x1, #0x94b
  412b98:	bl	403700 <dcgettext@plt>
  412b9c:	mov	x27, x0
  412ba0:	b	412bdc <ferror@plt+0xf33c>
  412ba4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412ba8:	mov	w2, #0x5                   	// #5
  412bac:	mov	x0, xzr
  412bb0:	add	x1, x1, #0xae1
  412bb4:	bl	403700 <dcgettext@plt>
  412bb8:	mov	w1, w19
  412bbc:	bl	431394 <warn@@Base>
  412bc0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  412bc4:	mov	w2, #0x5                   	// #5
  412bc8:	mov	x0, xzr
  412bcc:	add	x1, x1, #0x32a
  412bd0:	bl	403700 <dcgettext@plt>
  412bd4:	mov	x27, x0
  412bd8:	mov	x19, x23
  412bdc:	mov	x0, x27
  412be0:	bl	402fd0 <strlen@plt>
  412be4:	mov	x26, x0
  412be8:	cmp	x0, #0x24
  412bec:	b.cc	412c18 <ferror@plt+0xf378>  // b.lo, b.ul, b.last
  412bf0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412bf4:	ldr	w8, [x8, #632]
  412bf8:	cbnz	w8, 412c18 <ferror@plt+0xf378>
  412bfc:	mov	w0, #0x24                  	// #36
  412c00:	bl	403290 <xmalloc@plt>
  412c04:	add	x8, x27, x26
  412c08:	mov	x24, x0
  412c0c:	sub	x1, x8, #0x23
  412c10:	mov	w2, #0x24                  	// #36
  412c14:	b	412c38 <ferror@plt+0xf398>
  412c18:	mov	x23, x19
  412c1c:	add	x19, x26, #0x1
  412c20:	mov	x0, x19
  412c24:	bl	403290 <xmalloc@plt>
  412c28:	mov	x24, x0
  412c2c:	mov	x1, x27
  412c30:	mov	x2, x19
  412c34:	mov	x19, x23
  412c38:	bl	403730 <strncpy@plt>
  412c3c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412c40:	ldr	w2, [x9, #112]
  412c44:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412c48:	ldurb	w8, [x29, #-23]
  412c4c:	ldr	x3, [x9, #88]
  412c50:	cmp	x26, #0x24
  412c54:	b.cc	412c78 <ferror@plt+0xf3d8>  // b.lo, b.ul, b.last
  412c58:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412c5c:	ldr	w9, [x9, #632]
  412c60:	cbz	w9, 412c78 <ferror@plt+0xf3d8>
  412c64:	cmp	w8, #0x1
  412c68:	b.ne	412c94 <ferror@plt+0xf3f4>  // b.any
  412c6c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412c70:	add	x0, x0, #0xb30
  412c74:	b	412c88 <ferror@plt+0xf3e8>
  412c78:	cmp	w8, #0x1
  412c7c:	b.ne	412ca8 <ferror@plt+0xf408>  // b.any
  412c80:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412c84:	add	x0, x0, #0xb04
  412c88:	mov	x1, x24
  412c8c:	bl	4037a0 <printf@plt>
  412c90:	b	412cc0 <ferror@plt+0xf420>
  412c94:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412c98:	ldrb	w4, [x8, #128]
  412c9c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412ca0:	add	x0, x0, #0xb41
  412ca4:	b	412cb8 <ferror@plt+0xf418>
  412ca8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412cac:	ldrb	w4, [x8, #128]
  412cb0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412cb4:	add	x0, x0, #0xb18
  412cb8:	mov	x1, x24
  412cbc:	bl	4037a0 <printf@plt>
  412cc0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412cc4:	ldr	w1, [x8, #96]
  412cc8:	cbz	w1, 412cdc <ferror@plt+0xf43c>
  412ccc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412cd0:	add	x0, x0, #0xb56
  412cd4:	bl	4037a0 <printf@plt>
  412cd8:	b	412ce8 <ferror@plt+0xf448>
  412cdc:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  412ce0:	add	x0, x0, #0x257
  412ce4:	bl	4037a0 <printf@plt>
  412ce8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412cec:	ldr	w8, [x8, #120]
  412cf0:	cbz	w8, 412d00 <ferror@plt+0xf460>
  412cf4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412cf8:	add	x0, x0, #0xb5c
  412cfc:	bl	4037a0 <printf@plt>
  412d00:	mov	w0, #0xa                   	// #10
  412d04:	bl	403800 <putchar@plt>
  412d08:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412d0c:	ldr	w8, [x9, #96]
  412d10:	add	w8, w8, #0x1
  412d14:	str	w8, [x9, #96]
  412d18:	cbz	w20, 412d64 <ferror@plt+0xf4c4>
  412d1c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412d20:	str	xzr, [x9, #88]
  412d24:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412d28:	ldurb	w8, [x29, #-22]
  412d2c:	str	wzr, [x9, #96]
  412d30:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412d34:	strb	wzr, [x9, #128]
  412d38:	mov	w9, #0x1                   	// #1
  412d3c:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  412d40:	str	w9, [x10, #104]
  412d44:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  412d48:	str	w9, [x10, #112]
  412d4c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412d50:	str	w8, [x9, #120]
  412d54:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412d58:	mov	w0, #0xa                   	// #10
  412d5c:	str	wzr, [x8, #136]
  412d60:	bl	403800 <putchar@plt>
  412d64:	mov	x0, x24
  412d68:	bl	403510 <free@plt>
  412d6c:	cmp	x21, x28
  412d70:	mov	x8, x21
  412d74:	b.cc	4129a4 <ferror@plt+0xf104>  // b.lo, b.ul, b.last
  412d78:	b	413534 <ferror@plt+0xfc94>
  412d7c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412d80:	mov	w2, #0x5                   	// #5
  412d84:	mov	x0, xzr
  412d88:	add	x1, x1, #0x4b4
  412d8c:	bl	403700 <dcgettext@plt>
  412d90:	mov	w1, w26
  412d94:	bl	4037a0 <printf@plt>
  412d98:	ldr	x8, [sp, #104]
  412d9c:	adrp	x20, 43d000 <warn@@Base+0xbc6c>
  412da0:	add	x20, x20, #0xb63
  412da4:	cbz	x8, 413200 <ferror@plt+0xf960>
  412da8:	add	x8, x26, x8
  412dac:	ldurb	w8, [x8, #-1]
  412db0:	mov	x23, x19
  412db4:	cbz	w8, 413204 <ferror@plt+0xf964>
  412db8:	add	w19, w8, #0x1
  412dbc:	sub	x3, x29, #0x3c
  412dc0:	sub	x4, x29, #0x40
  412dc4:	mov	x0, x21
  412dc8:	mov	x1, x22
  412dcc:	mov	w2, wzr
  412dd0:	bl	40abec <ferror@plt+0x734c>
  412dd4:	ldp	w8, w9, [x29, #-64]
  412dd8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412ddc:	mov	x24, x0
  412de0:	add	x1, x1, #0xc61
  412de4:	add	x21, x21, x9
  412de8:	tbnz	w8, #0, 412df8 <ferror@plt+0xf558>
  412dec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412df0:	add	x1, x1, #0xc72
  412df4:	tbz	w8, #1, 412e08 <ferror@plt+0xf568>
  412df8:	mov	w2, #0x5                   	// #5
  412dfc:	mov	x0, xzr
  412e00:	bl	403700 <dcgettext@plt>
  412e04:	bl	4312d0 <error@@Base>
  412e08:	mov	x0, x20
  412e0c:	mov	x1, x24
  412e10:	mov	w2, wzr
  412e14:	bl	41aa68 <ferror@plt+0x171c8>
  412e18:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  412e1c:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  412e20:	mov	x1, x0
  412e24:	cmp	w19, #0x2
  412e28:	add	x8, x8, #0x95
  412e2c:	add	x9, x9, #0x850
  412e30:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  412e34:	csel	x2, x9, x8, eq  // eq = none
  412e38:	add	x0, x0, #0x2b4
  412e3c:	bl	4037a0 <printf@plt>
  412e40:	sub	w19, w19, #0x1
  412e44:	cmp	w19, #0x1
  412e48:	b.gt	412dbc <ferror@plt+0xf51c>
  412e4c:	b	413204 <ferror@plt+0xf964>
  412e50:	sub	x3, x29, #0x3c
  412e54:	sub	x4, x29, #0x40
  412e58:	mov	x0, x21
  412e5c:	mov	x1, x22
  412e60:	mov	w2, wzr
  412e64:	bl	40abec <ferror@plt+0x734c>
  412e68:	ldp	w8, w9, [x29, #-64]
  412e6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412e70:	mov	x24, x0
  412e74:	add	x1, x1, #0xc61
  412e78:	add	x21, x21, x9
  412e7c:	tbnz	w8, #0, 412e8c <ferror@plt+0xf5ec>
  412e80:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412e84:	add	x1, x1, #0xc72
  412e88:	tbz	w8, #1, 412e9c <ferror@plt+0xf5fc>
  412e8c:	mov	w2, #0x5                   	// #5
  412e90:	mov	x0, xzr
  412e94:	bl	403700 <dcgettext@plt>
  412e98:	bl	4312d0 <error@@Base>
  412e9c:	ldurb	w8, [x29, #-23]
  412ea0:	cmp	x8, #0x1
  412ea4:	b.ne	413120 <ferror@plt+0xf880>  // b.any
  412ea8:	ldurb	w8, [x29, #-24]
  412eac:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  412eb0:	ldr	x9, [x10, #88]
  412eb4:	mul	x8, x24, x8
  412eb8:	add	x9, x8, x9
  412ebc:	str	x9, [x10, #88]
  412ec0:	cbnz	x8, 4131a0 <ferror@plt+0xf900>
  412ec4:	b	412d6c <ferror@plt+0xf4cc>
  412ec8:	sub	x3, x29, #0x3c
  412ecc:	sub	x4, x29, #0x40
  412ed0:	mov	w2, #0x1                   	// #1
  412ed4:	mov	x0, x21
  412ed8:	mov	x1, x22
  412edc:	bl	40abec <ferror@plt+0x734c>
  412ee0:	ldp	w8, w9, [x29, #-64]
  412ee4:	mov	x24, x0
  412ee8:	cmp	x0, w24, sxtw
  412eec:	b.eq	412ef8 <ferror@plt+0xf658>  // b.none
  412ef0:	orr	w8, w8, #0x2
  412ef4:	stur	w8, [x29, #-64]
  412ef8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412efc:	add	x21, x21, x9
  412f00:	add	x1, x1, #0xc61
  412f04:	tbnz	w8, #0, 412f14 <ferror@plt+0xf674>
  412f08:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412f0c:	add	x1, x1, #0xc72
  412f10:	tbz	w8, #1, 412f24 <ferror@plt+0xf684>
  412f14:	mov	w2, #0x5                   	// #5
  412f18:	mov	x0, xzr
  412f1c:	bl	403700 <dcgettext@plt>
  412f20:	bl	4312d0 <error@@Base>
  412f24:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  412f28:	ldr	w8, [x9, #112]
  412f2c:	add	w8, w8, w24
  412f30:	str	w8, [x9, #112]
  412f34:	b	412d6c <ferror@plt+0xf4cc>
  412f38:	sub	x3, x29, #0x3c
  412f3c:	sub	x4, x29, #0x40
  412f40:	mov	x0, x21
  412f44:	mov	x1, x22
  412f48:	mov	w2, wzr
  412f4c:	bl	40abec <ferror@plt+0x734c>
  412f50:	ldp	w8, w9, [x29, #-64]
  412f54:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412f58:	mov	x24, x0
  412f5c:	add	x1, x1, #0xc61
  412f60:	add	x21, x21, x9
  412f64:	tbnz	w8, #0, 412f74 <ferror@plt+0xf6d4>
  412f68:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  412f6c:	add	x1, x1, #0xc72
  412f70:	tbz	w8, #1, 412f84 <ferror@plt+0xf6e4>
  412f74:	mov	w2, #0x5                   	// #5
  412f78:	mov	x0, xzr
  412f7c:	bl	403700 <dcgettext@plt>
  412f80:	bl	4312d0 <error@@Base>
  412f84:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  412f88:	sub	w26, w24, #0x1
  412f8c:	str	w24, [x8, #104]
  412f90:	cbz	x19, 413158 <ferror@plt+0xf8b8>
  412f94:	cbz	w25, 413158 <ferror@plt+0xf8b8>
  412f98:	cmp	w26, w25
  412f9c:	b.cs	41322c <ferror@plt+0xf98c>  // b.hs, b.nlast
  412fa0:	mov	w8, #0x18                  	// #24
  412fa4:	mov	x23, x19
  412fa8:	umaddl	x19, w26, w8, x19
  412fac:	ldr	w24, [x19, #8]
  412fb0:	cbz	w24, 41327c <ferror@plt+0xf9dc>
  412fb4:	ldr	w8, [sp, #120]
  412fb8:	cbz	w8, 413444 <ferror@plt+0xfba4>
  412fbc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  412fc0:	mov	w2, #0x5                   	// #5
  412fc4:	mov	x0, xzr
  412fc8:	add	x1, x1, #0xa70
  412fcc:	bl	403700 <dcgettext@plt>
  412fd0:	ldr	x1, [x19]
  412fd4:	mov	w2, w24
  412fd8:	bl	4037a0 <printf@plt>
  412fdc:	b	413118 <ferror@plt+0xf878>
  412fe0:	sub	x3, x29, #0x3c
  412fe4:	sub	x4, x29, #0x40
  412fe8:	mov	x0, x21
  412fec:	mov	x1, x22
  412ff0:	mov	w2, wzr
  412ff4:	bl	40abec <ferror@plt+0x734c>
  412ff8:	ldp	w8, w9, [x29, #-64]
  412ffc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413000:	add	x1, x1, #0xc61
  413004:	add	x21, x21, x9
  413008:	tbnz	w8, #0, 413018 <ferror@plt+0xf778>
  41300c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413010:	add	x1, x1, #0xc72
  413014:	tbz	w8, #1, 412d6c <ferror@plt+0xf4cc>
  413018:	mov	w2, #0x5                   	// #5
  41301c:	mov	x0, xzr
  413020:	bl	403700 <dcgettext@plt>
  413024:	bl	4312d0 <error@@Base>
  413028:	b	412d6c <ferror@plt+0xf4cc>
  41302c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  413030:	ldr	w8, [x9, #120]
  413034:	cmp	w8, #0x0
  413038:	cset	w8, eq  // eq = none
  41303c:	str	w8, [x9, #120]
  413040:	b	412d6c <ferror@plt+0xf4cc>
  413044:	ldurb	w10, [x29, #-23]
  413048:	ldurb	w8, [x29, #-16]
  41304c:	eor	w9, w9, #0xff
  413050:	cmp	w10, #0x1
  413054:	udiv	w8, w9, w8
  413058:	b.ne	41316c <ferror@plt+0xf8cc>  // b.any
  41305c:	ldurb	w9, [x29, #-24]
  413060:	adrp	x11, 45b000 <_bfd_std_section+0x3110>
  413064:	ldr	x10, [x11, #88]
  413068:	mul	x8, x9, x8
  41306c:	add	x9, x8, x10
  413070:	str	x9, [x11, #88]
  413074:	cbnz	x8, 4131a0 <ferror@plt+0xf900>
  413078:	b	412d6c <ferror@plt+0xf4cc>
  41307c:	mov	x20, x19
  413080:	add	x19, x8, #0x3
  413084:	cmp	x19, x22
  413088:	b.cs	4131ac <ferror@plt+0xf90c>  // b.hs, b.nlast
  41308c:	mov	w1, #0x2                   	// #2
  413090:	b	4131cc <ferror@plt+0xf92c>
  413094:	sub	x3, x29, #0x3c
  413098:	sub	x4, x29, #0x40
  41309c:	mov	x0, x21
  4130a0:	mov	x1, x22
  4130a4:	mov	w2, wzr
  4130a8:	bl	40abec <ferror@plt+0x734c>
  4130ac:	ldp	w8, w9, [x29, #-64]
  4130b0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4130b4:	mov	x24, x0
  4130b8:	add	x1, x1, #0xc61
  4130bc:	add	x21, x21, x9
  4130c0:	tbnz	w8, #0, 4130d0 <ferror@plt+0xf830>
  4130c4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4130c8:	add	x1, x1, #0xc72
  4130cc:	tbz	w8, #1, 4130e0 <ferror@plt+0xf840>
  4130d0:	mov	w2, #0x5                   	// #5
  4130d4:	mov	x0, xzr
  4130d8:	bl	403700 <dcgettext@plt>
  4130dc:	bl	4312d0 <error@@Base>
  4130e0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4130e4:	mov	w2, #0x5                   	// #5
  4130e8:	mov	x0, xzr
  4130ec:	add	x1, x1, #0xacf
  4130f0:	bl	403700 <dcgettext@plt>
  4130f4:	mov	x1, x24
  4130f8:	bl	4037a0 <printf@plt>
  4130fc:	b	412d6c <ferror@plt+0xf4cc>
  413100:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413104:	mov	w2, #0x5                   	// #5
  413108:	mov	x0, xzr
  41310c:	add	x1, x1, #0x70e
  413110:	bl	403700 <dcgettext@plt>
  413114:	bl	431394 <warn@@Base>
  413118:	mov	x19, x23
  41311c:	b	412d6c <ferror@plt+0xf4cc>
  413120:	adrp	x14, 45b000 <_bfd_std_section+0x3110>
  413124:	ldrb	w9, [x14, #128]
  413128:	ldurb	w10, [x29, #-24]
  41312c:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  413130:	ldr	x11, [x13, #88]
  413134:	add	x9, x24, x9
  413138:	udiv	x12, x9, x8
  41313c:	mul	x10, x12, x10
  413140:	msub	w8, w12, w8, w9
  413144:	add	x9, x11, w10, uxtw
  413148:	str	x9, [x13, #88]
  41314c:	strb	w8, [x14, #128]
  413150:	cbnz	w10, 4131a0 <ferror@plt+0xf900>
  413154:	b	412d6c <ferror@plt+0xf4cc>
  413158:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41315c:	mov	w2, #0x5                   	// #5
  413160:	mov	x0, xzr
  413164:	add	x1, x1, #0xa00
  413168:	b	41325c <ferror@plt+0xf9bc>
  41316c:	adrp	x14, 45b000 <_bfd_std_section+0x3110>
  413170:	ldrb	w9, [x14, #128]
  413174:	ldurb	w11, [x29, #-24]
  413178:	adrp	x13, 45b000 <_bfd_std_section+0x3110>
  41317c:	ldr	x12, [x13, #88]
  413180:	add	w8, w9, w8
  413184:	udiv	w9, w8, w10
  413188:	mul	x11, x11, x9
  41318c:	msub	w8, w9, w10, w8
  413190:	add	x9, x12, x11
  413194:	str	x9, [x13, #88]
  413198:	strb	w8, [x14, #128]
  41319c:	cbz	w11, 412d6c <ferror@plt+0xf4cc>
  4131a0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4131a4:	str	wzr, [x8, #96]
  4131a8:	b	412d6c <ferror@plt+0xf4cc>
  4131ac:	cmp	x21, x22
  4131b0:	b.cs	4131c4 <ferror@plt+0xf924>  // b.hs, b.nlast
  4131b4:	sub	w1, w22, w21
  4131b8:	sub	w8, w1, #0x1
  4131bc:	cmp	w8, #0x7
  4131c0:	b.ls	4131cc <ferror@plt+0xf92c>  // b.plast
  4131c4:	mov	x0, xzr
  4131c8:	b	4131dc <ferror@plt+0xf93c>
  4131cc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4131d0:	ldr	x8, [x8, #696]
  4131d4:	mov	x0, x21
  4131d8:	blr	x8
  4131dc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4131e0:	ldr	x8, [x9, #88]
  4131e4:	mov	x21, x19
  4131e8:	mov	x19, x20
  4131ec:	add	x8, x8, x0
  4131f0:	str	x8, [x9, #88]
  4131f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4131f8:	strb	wzr, [x8, #128]
  4131fc:	b	412d6c <ferror@plt+0xf4cc>
  413200:	mov	x23, x19
  413204:	mov	w0, #0xa                   	// #10
  413208:	bl	403800 <putchar@plt>
  41320c:	mov	x19, x23
  413210:	cmn	w26, #0x1
  413214:	cset	w20, eq  // eq = none
  413218:	cmp	w26, #0x1
  41321c:	b.eq	412b24 <ferror@plt+0xf284>  // b.none
  413220:	cmn	w26, #0x1
  413224:	b.eq	412b24 <ferror@plt+0xf284>  // b.none
  413228:	b	412d6c <ferror@plt+0xf4cc>
  41322c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413230:	mov	w2, #0x5                   	// #5
  413234:	mov	x0, xzr
  413238:	add	x1, x1, #0xa1d
  41323c:	bl	403700 <dcgettext@plt>
  413240:	mov	w1, w24
  413244:	mov	w2, w25
  413248:	bl	431394 <warn@@Base>
  41324c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413250:	mov	w2, #0x5                   	// #5
  413254:	mov	x0, xzr
  413258:	add	x1, x1, #0xa41
  41325c:	bl	403700 <dcgettext@plt>
  413260:	mov	w1, w26
  413264:	bl	4037a0 <printf@plt>
  413268:	b	412d6c <ferror@plt+0xf4cc>
  41326c:	cmp	w19, #0x16
  413270:	b.ne	413418 <ferror@plt+0xfb78>  // b.any
  413274:	mov	x21, x12
  413278:	b	41320c <ferror@plt+0xf96c>
  41327c:	ldr	x1, [x19]
  413280:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  413284:	add	x0, x0, #0xa64
  413288:	bl	4037a0 <printf@plt>
  41328c:	b	413118 <ferror@plt+0xf878>
  413290:	add	w8, w25, #0x1
  413294:	mov	x0, x19
  413298:	mov	w19, #0x18                  	// #24
  41329c:	umull	x1, w8, w19
  4132a0:	str	w8, [sp, #112]
  4132a4:	mov	x20, x12
  4132a8:	bl	4031e0 <xrealloc@plt>
  4132ac:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4132b0:	ldr	w8, [x9, #136]
  4132b4:	mov	x23, x0
  4132b8:	umaddl	x21, w25, w19, x0
  4132bc:	mov	x0, x27
  4132c0:	add	w8, w8, #0x1
  4132c4:	mov	w24, w25
  4132c8:	str	w8, [x9, #136]
  4132cc:	str	x27, [x21]
  4132d0:	bl	402fd0 <strlen@plt>
  4132d4:	add	x8, x0, x27
  4132d8:	add	x19, x8, #0x1
  4132dc:	sub	x3, x29, #0x3c
  4132e0:	sub	x4, x29, #0x40
  4132e4:	mov	x0, x19
  4132e8:	mov	x1, x20
  4132ec:	mov	w2, wzr
  4132f0:	mov	x27, x20
  4132f4:	bl	40abec <ferror@plt+0x734c>
  4132f8:	ldur	w9, [x29, #-60]
  4132fc:	str	w0, [x21, #8]
  413300:	ldur	w8, [x29, #-64]
  413304:	lsr	x10, x0, #32
  413308:	add	x21, x19, x9
  41330c:	cbz	x10, 413318 <ferror@plt+0xfa78>
  413310:	orr	w8, w8, #0x2
  413314:	stur	w8, [x29, #-64]
  413318:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41331c:	add	x1, x1, #0xc61
  413320:	tbnz	w8, #0, 413330 <ferror@plt+0xfa90>
  413324:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413328:	add	x1, x1, #0xc72
  41332c:	tbz	w8, #1, 413340 <ferror@plt+0xfaa0>
  413330:	mov	w2, #0x5                   	// #5
  413334:	mov	x0, xzr
  413338:	bl	403700 <dcgettext@plt>
  41333c:	bl	4312d0 <error@@Base>
  413340:	sub	x3, x29, #0x3c
  413344:	sub	x4, x29, #0x40
  413348:	mov	x0, x21
  41334c:	mov	x1, x27
  413350:	mov	w2, wzr
  413354:	bl	40abec <ferror@plt+0x734c>
  413358:	mov	w8, #0x18                  	// #24
  41335c:	madd	x8, x24, x8, x23
  413360:	ldur	w9, [x29, #-60]
  413364:	str	w0, [x8, #12]
  413368:	ldur	w8, [x29, #-64]
  41336c:	mov	x19, x23
  413370:	lsr	x10, x0, #32
  413374:	add	x21, x21, x9
  413378:	cbz	x10, 413384 <ferror@plt+0xfae4>
  41337c:	orr	w8, w8, #0x2
  413380:	stur	w8, [x29, #-64]
  413384:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413388:	add	x1, x1, #0xc61
  41338c:	tbnz	w8, #0, 41339c <ferror@plt+0xfafc>
  413390:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413394:	add	x1, x1, #0xc72
  413398:	tbz	w8, #1, 4133ac <ferror@plt+0xfb0c>
  41339c:	mov	w2, #0x5                   	// #5
  4133a0:	mov	x0, xzr
  4133a4:	bl	403700 <dcgettext@plt>
  4133a8:	bl	4312d0 <error@@Base>
  4133ac:	sub	x3, x29, #0x3c
  4133b0:	sub	x4, x29, #0x40
  4133b4:	mov	x0, x21
  4133b8:	mov	x1, x27
  4133bc:	mov	w2, wzr
  4133c0:	bl	40abec <ferror@plt+0x734c>
  4133c4:	mov	w8, #0x18                  	// #24
  4133c8:	madd	x8, x24, x8, x19
  4133cc:	str	w0, [x8, #16]
  4133d0:	ldur	w8, [x29, #-64]
  4133d4:	lsr	x9, x0, #32
  4133d8:	cbz	x9, 4133e4 <ferror@plt+0xfb44>
  4133dc:	orr	w8, w8, #0x2
  4133e0:	stur	w8, [x29, #-64]
  4133e4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4133e8:	add	x1, x1, #0xc61
  4133ec:	tbnz	w8, #0, 4133fc <ferror@plt+0xfb5c>
  4133f0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4133f4:	add	x1, x1, #0xc72
  4133f8:	tbz	w8, #1, 41340c <ferror@plt+0xfb6c>
  4133fc:	mov	w2, #0x5                   	// #5
  413400:	mov	x0, xzr
  413404:	bl	403700 <dcgettext@plt>
  413408:	bl	4312d0 <error@@Base>
  41340c:	ldr	w25, [sp, #112]
  413410:	mov	x21, x27
  413414:	b	413210 <ferror@plt+0xf970>
  413418:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41341c:	mov	w2, #0x5                   	// #5
  413420:	mov	x0, xzr
  413424:	add	x1, x1, #0x9e6
  413428:	mov	x20, x12
  41342c:	bl	403700 <dcgettext@plt>
  413430:	sub	x2, x27, x21
  413434:	mov	w1, w19
  413438:	bl	4037a0 <printf@plt>
  41343c:	mov	x21, x20
  413440:	b	41320c <ferror@plt+0xf96c>
  413444:	ldur	x20, [x29, #-112]
  413448:	cmp	x20, x24
  41344c:	b.cs	413514 <ferror@plt+0xfc74>  // b.hs, b.nlast
  413450:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413454:	mov	w2, #0x5                   	// #5
  413458:	mov	x0, xzr
  41345c:	add	x1, x1, #0x955
  413460:	bl	403700 <dcgettext@plt>
  413464:	mov	x19, x0
  413468:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41346c:	add	x0, x0, #0xe2d
  413470:	mov	x1, x20
  413474:	mov	w2, wzr
  413478:	bl	41aa68 <ferror@plt+0x171c8>
  41347c:	mov	x2, x0
  413480:	mov	x0, x19
  413484:	mov	w1, w24
  413488:	bl	431394 <warn@@Base>
  41348c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413490:	mov	w2, #0x5                   	// #5
  413494:	mov	x0, xzr
  413498:	add	x1, x1, #0xa9d
  41349c:	bl	403700 <dcgettext@plt>
  4134a0:	mov	w1, w24
  4134a4:	bl	4037a0 <printf@plt>
  4134a8:	b	413118 <ferror@plt+0xf878>
  4134ac:	mov	w19, w21
  4134b0:	add	x8, x27, w19, uxtw
  4134b4:	cmp	x20, #0x1
  4134b8:	csel	w9, w21, wzr, hi  // hi = pmore
  4134bc:	cmp	x8, x12
  4134c0:	csel	w1, w19, w9, cc  // cc = lo, ul, last
  4134c4:	sub	w8, w1, #0x1
  4134c8:	cmp	w8, #0x7
  4134cc:	b.ls	4134d8 <ferror@plt+0xfc38>  // b.plast
  4134d0:	mov	x0, xzr
  4134d4:	b	4134f0 <ferror@plt+0xfc50>
  4134d8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4134dc:	ldr	x8, [x8, #696]
  4134e0:	mov	x0, x27
  4134e4:	mov	x19, x12
  4134e8:	blr	x8
  4134ec:	mov	x12, x19
  4134f0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4134f4:	str	x0, [x8, #88]
  4134f8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4134fc:	strb	wzr, [x8, #128]
  413500:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  413504:	mov	x19, x23
  413508:	str	wzr, [x8, #96]
  41350c:	mov	x21, x12
  413510:	b	413210 <ferror@plt+0xf970>
  413514:	ldur	x9, [x29, #-96]
  413518:	sub	w8, w24, #0x1
  41351c:	ldr	x2, [x19]
  413520:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  413524:	ldr	x1, [x9, w8, uxtw #3]
  413528:	add	x0, x0, #0xac6
  41352c:	bl	4037a0 <printf@plt>
  413530:	b	413118 <ferror@plt+0xf878>
  413534:	cbz	x19, 413540 <ferror@plt+0xfca0>
  413538:	mov	x0, x19
  41353c:	bl	403510 <free@plt>
  413540:	ldur	x0, [x29, #-96]
  413544:	adrp	x23, 43c000 <warn@@Base+0xac6c>
  413548:	mov	w20, #0x1                   	// #1
  41354c:	add	x23, x23, #0xf18
  413550:	cbz	x0, 413558 <ferror@plt+0xfcb8>
  413554:	bl	403510 <free@plt>
  413558:	mov	w0, #0xa                   	// #10
  41355c:	bl	403800 <putchar@plt>
  413560:	cmp	x21, x22
  413564:	b.cc	411ca4 <ferror@plt+0xe404>  // b.lo, b.ul, b.last
  413568:	b	4135c8 <ferror@plt+0xfd28>
  41356c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413570:	add	x1, x1, #0x901
  413574:	b	4135b8 <ferror@plt+0xfd18>
  413578:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41357c:	add	x1, x1, #0x924
  413580:	b	4135b8 <ferror@plt+0xfd18>
  413584:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413588:	add	x1, x1, #0x8b6
  41358c:	mov	w2, #0x5                   	// #5
  413590:	mov	x0, xzr
  413594:	bl	403700 <dcgettext@plt>
  413598:	ldurb	w1, [x29, #-15]
  41359c:	bl	431394 <warn@@Base>
  4135a0:	b	413614 <ferror@plt+0xfd74>
  4135a4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4135a8:	add	x1, x1, #0x8e7
  4135ac:	b	4135b8 <ferror@plt+0xfd18>
  4135b0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4135b4:	add	x1, x1, #0x66b
  4135b8:	mov	w2, #0x5                   	// #5
  4135bc:	mov	x0, xzr
  4135c0:	bl	403700 <dcgettext@plt>
  4135c4:	bl	431394 <warn@@Base>
  4135c8:	mov	w20, #0x1                   	// #1
  4135cc:	ldur	w8, [x29, #-100]
  4135d0:	ldp	x22, x21, [sp, #304]
  4135d4:	ldp	x24, x23, [sp, #288]
  4135d8:	ldp	x26, x25, [sp, #272]
  4135dc:	cmp	w8, #0x0
  4135e0:	cset	w8, ne  // ne = any
  4135e4:	and	w0, w8, w20
  4135e8:	ldp	x20, x19, [sp, #320]
  4135ec:	ldp	x28, x27, [sp, #256]
  4135f0:	ldp	x29, x30, [sp, #240]
  4135f4:	add	sp, sp, #0x150
  4135f8:	ret
  4135fc:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  413600:	add	x1, x1, #0xf25
  413604:	mov	w2, #0x5                   	// #5
  413608:	mov	x0, xzr
  41360c:	bl	403700 <dcgettext@plt>
  413610:	bl	431394 <warn@@Base>
  413614:	mov	w20, wzr
  413618:	b	4135cc <ferror@plt+0xfd2c>
  41361c:	stp	x29, x30, [sp, #-16]!
  413620:	mov	w2, wzr
  413624:	mov	x29, sp
  413628:	bl	420cf4 <ferror@plt+0x1d454>
  41362c:	mov	w0, #0x1                   	// #1
  413630:	ldp	x29, x30, [sp], #16
  413634:	ret
  413638:	stp	x29, x30, [sp, #-16]!
  41363c:	mov	w2, #0x1                   	// #1
  413640:	mov	x29, sp
  413644:	bl	420cf4 <ferror@plt+0x1d454>
  413648:	mov	w0, #0x1                   	// #1
  41364c:	ldp	x29, x30, [sp], #16
  413650:	ret
  413654:	sub	sp, sp, #0x70
  413658:	stp	x29, x30, [sp, #16]
  41365c:	stp	x28, x27, [sp, #32]
  413660:	stp	x26, x25, [sp, #48]
  413664:	stp	x24, x23, [sp, #64]
  413668:	stp	x22, x21, [sp, #80]
  41366c:	stp	x20, x19, [sp, #96]
  413670:	ldr	x25, [x0, #32]
  413674:	ldr	x19, [x0, #48]
  413678:	mov	w1, wzr
  41367c:	add	x29, sp, #0x10
  413680:	bl	41a5f0 <ferror@plt+0x16d50>
  413684:	cmp	x19, #0x1
  413688:	b.lt	413960 <ferror@plt+0x100c0>  // b.tstop
  41368c:	adrp	x28, 43a000 <warn@@Base+0x8c6c>
  413690:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  413694:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  413698:	adrp	x22, 43d000 <warn@@Base+0xbc6c>
  41369c:	adrp	x23, 43d000 <warn@@Base+0xbc6c>
  4136a0:	adrp	x24, 43d000 <warn@@Base+0xbc6c>
  4136a4:	add	x19, x25, x19
  4136a8:	add	x28, x28, #0xc61
  4136ac:	add	x20, x20, #0xc72
  4136b0:	add	x21, x21, #0xabe
  4136b4:	add	x22, x22, #0xd43
  4136b8:	add	x23, x23, #0xccf
  4136bc:	add	x24, x24, #0xd00
  4136c0:	ldrb	w8, [x25], #1
  4136c4:	sub	w9, w8, #0x1
  4136c8:	cmp	w9, #0x3
  4136cc:	b.hi	413760 <ferror@plt+0xfec0>  // b.pmore
  4136d0:	adr	x8, 4136e0 <ferror@plt+0xfe40>
  4136d4:	ldrb	w10, [x21, x9]
  4136d8:	add	x8, x8, x10, lsl #2
  4136dc:	br	x8
  4136e0:	sub	x3, x29, #0x4
  4136e4:	add	x4, sp, #0x8
  4136e8:	mov	x0, x25
  4136ec:	mov	x1, x19
  4136f0:	mov	w2, wzr
  4136f4:	bl	40abec <ferror@plt+0x734c>
  4136f8:	ldur	w9, [x29, #-4]
  4136fc:	ldr	w8, [sp, #8]
  413700:	mov	x26, x0
  413704:	lsr	x10, x0, #32
  413708:	add	x27, x25, x9
  41370c:	cbz	x10, 413718 <ferror@plt+0xfe78>
  413710:	orr	w8, w8, #0x2
  413714:	str	w8, [sp, #8]
  413718:	mov	x1, x28
  41371c:	tbnz	w8, #0, 413728 <ferror@plt+0xfe88>
  413720:	mov	x1, x20
  413724:	tbz	w8, #1, 413738 <ferror@plt+0xfe98>
  413728:	mov	w2, #0x5                   	// #5
  41372c:	mov	x0, xzr
  413730:	bl	403700 <dcgettext@plt>
  413734:	bl	4312d0 <error@@Base>
  413738:	sub	x1, x19, x27
  41373c:	mov	x0, x27
  413740:	bl	403020 <strnlen@plt>
  413744:	add	x8, x0, x27
  413748:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  41374c:	add	x25, x8, #0x1
  413750:	mov	w2, #0x5                   	// #5
  413754:	mov	x0, xzr
  413758:	add	x1, x1, #0xd16
  41375c:	b	413860 <ferror@plt+0xffc0>
  413760:	cmp	w8, #0xff
  413764:	b.ne	413958 <ferror@plt+0x100b8>  // b.any
  413768:	sub	x3, x29, #0x4
  41376c:	add	x4, sp, #0x8
  413770:	mov	x0, x25
  413774:	mov	x1, x19
  413778:	mov	w2, wzr
  41377c:	bl	40abec <ferror@plt+0x734c>
  413780:	ldur	w9, [x29, #-4]
  413784:	ldr	w8, [sp, #8]
  413788:	mov	x26, x0
  41378c:	lsr	x10, x0, #32
  413790:	add	x27, x25, x9
  413794:	cbz	x10, 4137a0 <ferror@plt+0xff00>
  413798:	orr	w8, w8, #0x2
  41379c:	str	w8, [sp, #8]
  4137a0:	mov	x1, x28
  4137a4:	tbnz	w8, #0, 4137b0 <ferror@plt+0xff10>
  4137a8:	mov	x1, x20
  4137ac:	tbz	w8, #1, 4137c0 <ferror@plt+0xff20>
  4137b0:	mov	w2, #0x5                   	// #5
  4137b4:	mov	x0, xzr
  4137b8:	bl	403700 <dcgettext@plt>
  4137bc:	bl	4312d0 <error@@Base>
  4137c0:	sub	x1, x19, x27
  4137c4:	mov	x0, x27
  4137c8:	bl	403020 <strnlen@plt>
  4137cc:	add	x8, x0, x27
  4137d0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4137d4:	add	x25, x8, #0x1
  4137d8:	mov	w2, #0x5                   	// #5
  4137dc:	mov	x0, xzr
  4137e0:	add	x1, x1, #0xd6f
  4137e4:	b	413860 <ferror@plt+0xffc0>
  4137e8:	sub	x3, x29, #0x4
  4137ec:	add	x4, sp, #0x8
  4137f0:	mov	x0, x25
  4137f4:	mov	x1, x19
  4137f8:	mov	w2, wzr
  4137fc:	bl	40abec <ferror@plt+0x734c>
  413800:	ldur	w9, [x29, #-4]
  413804:	ldr	w8, [sp, #8]
  413808:	mov	x26, x0
  41380c:	lsr	x10, x0, #32
  413810:	add	x27, x25, x9
  413814:	cbz	x10, 413820 <ferror@plt+0xff80>
  413818:	orr	w8, w8, #0x2
  41381c:	str	w8, [sp, #8]
  413820:	mov	x1, x28
  413824:	tbnz	w8, #0, 413830 <ferror@plt+0xff90>
  413828:	mov	x1, x20
  41382c:	tbz	w8, #1, 413840 <ferror@plt+0xffa0>
  413830:	mov	w2, #0x5                   	// #5
  413834:	mov	x0, xzr
  413838:	bl	403700 <dcgettext@plt>
  41383c:	bl	4312d0 <error@@Base>
  413840:	sub	x1, x19, x27
  413844:	mov	x0, x27
  413848:	bl	403020 <strnlen@plt>
  41384c:	add	x8, x0, x27
  413850:	add	x25, x8, #0x1
  413854:	mov	w2, #0x5                   	// #5
  413858:	mov	x0, xzr
  41385c:	mov	x1, x22
  413860:	bl	403700 <dcgettext@plt>
  413864:	mov	w1, w26
  413868:	mov	x2, x27
  41386c:	bl	4037a0 <printf@plt>
  413870:	b	413958 <ferror@plt+0x100b8>
  413874:	sub	x3, x29, #0x4
  413878:	add	x4, sp, #0x8
  41387c:	mov	x0, x25
  413880:	mov	x1, x19
  413884:	mov	w2, wzr
  413888:	bl	40abec <ferror@plt+0x734c>
  41388c:	ldur	w9, [x29, #-4]
  413890:	ldr	w8, [sp, #8]
  413894:	mov	x26, x0
  413898:	lsr	x10, x0, #32
  41389c:	add	x25, x25, x9
  4138a0:	cbz	x10, 4138ac <ferror@plt+0x1000c>
  4138a4:	orr	w8, w8, #0x2
  4138a8:	str	w8, [sp, #8]
  4138ac:	mov	x1, x28
  4138b0:	tbnz	w8, #0, 4138bc <ferror@plt+0x1001c>
  4138b4:	mov	x1, x20
  4138b8:	tbz	w8, #1, 4138cc <ferror@plt+0x1002c>
  4138bc:	mov	w2, #0x5                   	// #5
  4138c0:	mov	x0, xzr
  4138c4:	bl	403700 <dcgettext@plt>
  4138c8:	bl	4312d0 <error@@Base>
  4138cc:	sub	x3, x29, #0x4
  4138d0:	add	x4, sp, #0x8
  4138d4:	mov	x0, x25
  4138d8:	mov	x1, x19
  4138dc:	mov	w2, wzr
  4138e0:	bl	40abec <ferror@plt+0x734c>
  4138e4:	ldur	w9, [x29, #-4]
  4138e8:	ldr	w8, [sp, #8]
  4138ec:	mov	x27, x0
  4138f0:	lsr	x10, x0, #32
  4138f4:	cbz	x10, 413900 <ferror@plt+0x10060>
  4138f8:	orr	w8, w8, #0x2
  4138fc:	str	w8, [sp, #8]
  413900:	add	x25, x25, x9
  413904:	mov	x1, x28
  413908:	tbnz	w8, #0, 413914 <ferror@plt+0x10074>
  41390c:	mov	x1, x20
  413910:	tbz	w8, #1, 413924 <ferror@plt+0x10084>
  413914:	mov	w2, #0x5                   	// #5
  413918:	mov	x0, xzr
  41391c:	bl	403700 <dcgettext@plt>
  413920:	bl	4312d0 <error@@Base>
  413924:	mov	w2, #0x5                   	// #5
  413928:	mov	x0, xzr
  41392c:	mov	x1, x23
  413930:	bl	403700 <dcgettext@plt>
  413934:	mov	w1, w26
  413938:	mov	w2, w27
  41393c:	bl	4037a0 <printf@plt>
  413940:	b	413958 <ferror@plt+0x100b8>
  413944:	mov	w2, #0x5                   	// #5
  413948:	mov	x0, xzr
  41394c:	mov	x1, x24
  413950:	bl	403700 <dcgettext@plt>
  413954:	bl	4037a0 <printf@plt>
  413958:	cmp	x25, x19
  41395c:	b.cc	4136c0 <ferror@plt+0xfe20>  // b.lo, b.ul, b.last
  413960:	ldp	x20, x19, [sp, #96]
  413964:	ldp	x22, x21, [sp, #80]
  413968:	ldp	x24, x23, [sp, #64]
  41396c:	ldp	x26, x25, [sp, #48]
  413970:	ldp	x28, x27, [sp, #32]
  413974:	ldp	x29, x30, [sp, #16]
  413978:	mov	w0, #0x1                   	// #1
  41397c:	add	sp, sp, #0x70
  413980:	ret
  413984:	stp	x29, x30, [sp, #-96]!
  413988:	stp	x28, x27, [sp, #16]
  41398c:	stp	x26, x25, [sp, #32]
  413990:	stp	x24, x23, [sp, #48]
  413994:	stp	x22, x21, [sp, #64]
  413998:	stp	x20, x19, [sp, #80]
  41399c:	mov	x29, sp
  4139a0:	sub	sp, sp, #0x890
  4139a4:	ldr	x23, [x0, #32]
  4139a8:	ldr	x20, [x0, #48]
  4139ac:	mov	x21, x0
  4139b0:	mov	w0, #0xa                   	// #10
  4139b4:	mov	x19, x1
  4139b8:	bl	4198dc <ferror@plt+0x1603c>
  4139bc:	mov	w0, #0x4                   	// #4
  4139c0:	mov	x1, x19
  4139c4:	bl	4198dc <ferror@plt+0x1603c>
  4139c8:	mov	x0, x21
  4139cc:	mov	w1, wzr
  4139d0:	bl	41a5f0 <ferror@plt+0x16d50>
  4139d4:	cmp	x20, #0x1
  4139d8:	b.lt	4148b4 <ferror@plt+0x11014>  // b.tstop
  4139dc:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  4139e0:	str	x21, [sp, #96]
  4139e4:	add	x21, x23, x20
  4139e8:	mov	w9, #0x2                   	// #2
  4139ec:	adrp	x27, 45b000 <_bfd_std_section+0x3110>
  4139f0:	add	x25, x25, #0xc61
  4139f4:	mov	x20, x23
  4139f8:	add	x22, x20, #0x2
  4139fc:	sub	w8, w21, w20
  413a00:	cmp	x22, x21
  413a04:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  413a08:	sub	w8, w1, #0x1
  413a0c:	cmp	w8, #0x7
  413a10:	b.hi	41491c <ferror@plt+0x1107c>  // b.pmore
  413a14:	ldr	x8, [x27, #696]
  413a18:	mov	x0, x20
  413a1c:	blr	x8
  413a20:	mov	x26, x0
  413a24:	orr	w8, w26, #0x1
  413a28:	cmp	w8, #0x5
  413a2c:	b.ne	41491c <ferror@plt+0x1107c>  // b.any
  413a30:	add	x24, x20, #0x3
  413a34:	cmp	x24, x21
  413a38:	sub	x19, x20, x23
  413a3c:	b.cs	413a58 <ferror@plt+0x101b8>  // b.hs, b.nlast
  413a40:	mov	w1, #0x1                   	// #1
  413a44:	ldr	x8, [x27, #696]
  413a48:	mov	x0, x22
  413a4c:	blr	x8
  413a50:	mov	x20, x0
  413a54:	b	413a74 <ferror@plt+0x101d4>
  413a58:	cmp	x22, x21
  413a5c:	b.cs	413a70 <ferror@plt+0x101d0>  // b.hs, b.nlast
  413a60:	sub	w1, w21, w22
  413a64:	sub	w8, w1, #0x1
  413a68:	cmp	w8, #0x7
  413a6c:	b.ls	413a44 <ferror@plt+0x101a4>  // b.plast
  413a70:	mov	w20, wzr
  413a74:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  413a78:	tst	w20, #0x1
  413a7c:	mov	w8, #0x4                   	// #4
  413a80:	mov	w9, #0x8                   	// #8
  413a84:	mov	w2, #0x5                   	// #5
  413a88:	mov	x0, xzr
  413a8c:	add	x1, x1, #0xf78
  413a90:	csel	w28, w8, w9, eq  // eq = none
  413a94:	bl	403700 <dcgettext@plt>
  413a98:	mov	x1, x19
  413a9c:	bl	4037a0 <printf@plt>
  413aa0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413aa4:	mov	w2, #0x5                   	// #5
  413aa8:	mov	x0, xzr
  413aac:	add	x1, x1, #0xde5
  413ab0:	bl	403700 <dcgettext@plt>
  413ab4:	mov	w1, w26
  413ab8:	bl	4037a0 <printf@plt>
  413abc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413ac0:	mov	w2, #0x5                   	// #5
  413ac4:	mov	x0, xzr
  413ac8:	add	x1, x1, #0xe08
  413acc:	bl	403700 <dcgettext@plt>
  413ad0:	mov	w1, w28
  413ad4:	bl	4037a0 <printf@plt>
  413ad8:	tbnz	w20, #1, 413ae4 <ferror@plt+0x10244>
  413adc:	mov	x22, xzr
  413ae0:	b	413b44 <ferror@plt+0x102a4>
  413ae4:	add	x19, x24, x28
  413ae8:	cmp	x19, x21
  413aec:	mov	w1, w28
  413af0:	b.cc	413b00 <ferror@plt+0x10260>  // b.lo, b.ul, b.last
  413af4:	cmp	x24, x21
  413af8:	b.cs	413b0c <ferror@plt+0x1026c>  // b.hs, b.nlast
  413afc:	sub	w1, w21, w24
  413b00:	sub	w8, w1, #0x1
  413b04:	cmp	w8, #0x7
  413b08:	b.ls	413b14 <ferror@plt+0x10274>  // b.plast
  413b0c:	mov	x22, xzr
  413b10:	b	413b24 <ferror@plt+0x10284>
  413b14:	ldr	x8, [x27, #696]
  413b18:	mov	x0, x24
  413b1c:	blr	x8
  413b20:	mov	x22, x0
  413b24:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413b28:	mov	w2, #0x5                   	// #5
  413b2c:	mov	x0, xzr
  413b30:	add	x1, x1, #0xe2b
  413b34:	bl	403700 <dcgettext@plt>
  413b38:	mov	x1, x22
  413b3c:	bl	4037a0 <printf@plt>
  413b40:	mov	x24, x19
  413b44:	stp	x22, x20, [sp, #104]
  413b48:	tbnz	w20, #2, 413b58 <ferror@plt+0x102b8>
  413b4c:	str	xzr, [sp, #120]
  413b50:	mov	x22, x24
  413b54:	b	413d6c <ferror@plt+0x104cc>
  413b58:	add	x22, x24, #0x1
  413b5c:	cmp	x22, x21
  413b60:	b.cs	413d30 <ferror@plt+0x10490>  // b.hs, b.nlast
  413b64:	mov	w1, #0x1                   	// #1
  413b68:	ldr	x8, [x27, #696]
  413b6c:	mov	x0, x24
  413b70:	blr	x8
  413b74:	mov	x19, x0
  413b78:	add	x0, sp, #0x80
  413b7c:	mov	w2, #0x800                 	// #2048
  413b80:	mov	w1, wzr
  413b84:	bl	403280 <memset@plt>
  413b88:	str	x19, [sp, #88]
  413b8c:	cbz	w19, 413d64 <ferror@plt+0x104c4>
  413b90:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413b94:	mov	w2, #0x5                   	// #5
  413b98:	mov	x0, xzr
  413b9c:	add	x1, x1, #0xe51
  413ba0:	bl	403700 <dcgettext@plt>
  413ba4:	bl	4037a0 <printf@plt>
  413ba8:	mov	w20, wzr
  413bac:	add	x19, x22, #0x1
  413bb0:	cmp	x19, x21
  413bb4:	b.cs	413bd0 <ferror@plt+0x10330>  // b.hs, b.nlast
  413bb8:	mov	w1, #0x1                   	// #1
  413bbc:	ldr	x8, [x27, #696]
  413bc0:	mov	x0, x22
  413bc4:	blr	x8
  413bc8:	mov	x25, x0
  413bcc:	b	413bec <ferror@plt+0x1034c>
  413bd0:	cmp	x22, x21
  413bd4:	b.cs	413be8 <ferror@plt+0x10348>  // b.hs, b.nlast
  413bd8:	sub	w1, w21, w22
  413bdc:	sub	w8, w1, #0x1
  413be0:	cmp	w8, #0x7
  413be4:	b.ls	413bbc <ferror@plt+0x1031c>  // b.plast
  413be8:	mov	w25, wzr
  413bec:	add	x8, sp, #0x80
  413bf0:	sub	x3, x29, #0xc
  413bf4:	sub	x4, x29, #0x10
  413bf8:	mov	x0, x19
  413bfc:	mov	x1, x21
  413c00:	mov	w2, wzr
  413c04:	str	x19, [x8, w25, uxtw #3]
  413c08:	bl	40abec <ferror@plt+0x734c>
  413c0c:	ldp	w8, w9, [x29, #-16]
  413c10:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413c14:	mov	x24, x0
  413c18:	add	x1, x1, #0xc61
  413c1c:	add	x22, x19, x9
  413c20:	tbnz	w8, #0, 413c30 <ferror@plt+0x10390>
  413c24:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413c28:	add	x1, x1, #0xc72
  413c2c:	tbz	w8, #1, 413c40 <ferror@plt+0x103a0>
  413c30:	mov	w2, #0x5                   	// #5
  413c34:	mov	x0, xzr
  413c38:	bl	403700 <dcgettext@plt>
  413c3c:	bl	4312d0 <error@@Base>
  413c40:	mov	w2, #0x5                   	// #5
  413c44:	mov	x0, xzr
  413c48:	cbz	x24, 413cf8 <ferror@plt+0x10458>
  413c4c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413c50:	add	x1, x1, #0xe94
  413c54:	bl	403700 <dcgettext@plt>
  413c58:	mov	w1, w25
  413c5c:	bl	4037a0 <printf@plt>
  413c60:	mov	x0, x22
  413c64:	add	x22, x0, #0x1
  413c68:	cmp	x22, x21
  413c6c:	b.cs	413c78 <ferror@plt+0x103d8>  // b.hs, b.nlast
  413c70:	mov	w1, #0x1                   	// #1
  413c74:	b	413c90 <ferror@plt+0x103f0>
  413c78:	cmp	x0, x21
  413c7c:	b.cs	4148bc <ferror@plt+0x1101c>  // b.hs, b.nlast
  413c80:	sub	w1, w21, w0
  413c84:	sub	w8, w1, #0x1
  413c88:	cmp	w8, #0x8
  413c8c:	b.cs	4148bc <ferror@plt+0x1101c>  // b.hs, b.nlast
  413c90:	ldr	x8, [x27, #696]
  413c94:	blr	x8
  413c98:	and	x19, x0, #0xffffffff
  413c9c:	mov	x25, x0
  413ca0:	mov	x0, x19
  413ca4:	bl	41cf60 <ferror@plt+0x196c0>
  413ca8:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  413cac:	adrp	x9, 43e000 <warn@@Base+0xcc6c>
  413cb0:	mov	x1, x0
  413cb4:	cmp	x24, #0x1
  413cb8:	add	x8, x8, #0x95
  413cbc:	add	x9, x9, #0x31b
  413cc0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  413cc4:	csel	x2, x9, x8, eq  // eq = none
  413cc8:	add	x0, x0, #0xc2c
  413ccc:	bl	4037a0 <printf@plt>
  413cd0:	sub	w8, w25, #0x3
  413cd4:	cmp	w8, #0xd
  413cd8:	b.cs	413cec <ferror@plt+0x1044c>  // b.hs, b.nlast
  413cdc:	subs	x24, x24, #0x1
  413ce0:	mov	x0, x22
  413ce4:	b.ne	413c64 <ferror@plt+0x103c4>  // b.any
  413ce8:	b	413d0c <ferror@plt+0x1046c>
  413cec:	cmp	w25, #0x17
  413cf0:	b.eq	413cdc <ferror@plt+0x1043c>  // b.none
  413cf4:	b	4148f0 <ferror@plt+0x11050>
  413cf8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413cfc:	add	x1, x1, #0xe70
  413d00:	bl	403700 <dcgettext@plt>
  413d04:	mov	w1, w25
  413d08:	bl	4037a0 <printf@plt>
  413d0c:	ldr	x8, [sp, #88]
  413d10:	add	w20, w20, #0x1
  413d14:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  413d18:	add	x25, x25, #0xc61
  413d1c:	cmp	w20, w8
  413d20:	add	x8, sp, #0x80
  413d24:	str	x8, [sp, #120]
  413d28:	b.ne	413bac <ferror@plt+0x1030c>  // b.any
  413d2c:	b	413d6c <ferror@plt+0x104cc>
  413d30:	cmp	x24, x21
  413d34:	b.cs	413d48 <ferror@plt+0x104a8>  // b.hs, b.nlast
  413d38:	sub	w1, w21, w24
  413d3c:	sub	w8, w1, #0x1
  413d40:	cmp	w8, #0x8
  413d44:	b.cc	413b68 <ferror@plt+0x102c8>  // b.lo, b.ul, b.last
  413d48:	add	x8, sp, #0x80
  413d4c:	add	x0, sp, #0x80
  413d50:	mov	w2, #0x800                 	// #2048
  413d54:	mov	w1, wzr
  413d58:	str	x8, [sp, #120]
  413d5c:	bl	403280 <memset@plt>
  413d60:	b	413d6c <ferror@plt+0x104cc>
  413d64:	add	x8, sp, #0x80
  413d68:	str	x8, [sp, #120]
  413d6c:	mov	w0, #0xa                   	// #10
  413d70:	bl	403800 <putchar@plt>
  413d74:	cmp	x22, x21
  413d78:	b.cs	414890 <ferror@plt+0x10ff0>  // b.hs, b.nlast
  413d7c:	add	x20, x22, #0x1
  413d80:	cmp	x20, x21
  413d84:	b.cs	413d90 <ferror@plt+0x104f0>  // b.hs, b.nlast
  413d88:	mov	w1, #0x1                   	// #1
  413d8c:	b	413da0 <ferror@plt+0x10500>
  413d90:	sub	w1, w21, w22
  413d94:	sub	w8, w1, #0x1
  413d98:	cmp	w8, #0x8
  413d9c:	b.cs	4148ac <ferror@plt+0x1100c>  // b.hs, b.nlast
  413da0:	ldr	x8, [x27, #696]
  413da4:	mov	x0, x22
  413da8:	blr	x8
  413dac:	mov	x24, x0
  413db0:	cmp	w24, #0xa
  413db4:	b.hi	413e54 <ferror@plt+0x105b4>  // b.pmore
  413db8:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  413dbc:	and	x8, x24, #0xffffffff
  413dc0:	add	x11, x11, #0xac2
  413dc4:	adr	x9, 413dd4 <ferror@plt+0x10534>
  413dc8:	ldrh	w10, [x11, x8, lsl #1]
  413dcc:	add	x9, x9, x10, lsl #2
  413dd0:	br	x9
  413dd4:	sub	x3, x29, #0xc
  413dd8:	sub	x4, x29, #0x10
  413ddc:	mov	x0, x20
  413de0:	mov	x1, x21
  413de4:	mov	w2, wzr
  413de8:	bl	40abec <ferror@plt+0x734c>
  413dec:	ldp	w8, w9, [x29, #-16]
  413df0:	mov	x19, x0
  413df4:	lsr	x10, x0, #32
  413df8:	add	x22, x20, x9
  413dfc:	cbz	x10, 413e08 <ferror@plt+0x10568>
  413e00:	orr	w8, w8, #0x2
  413e04:	stur	w8, [x29, #-16]
  413e08:	mov	x1, x25
  413e0c:	tbnz	w8, #0, 413e1c <ferror@plt+0x1057c>
  413e10:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413e14:	add	x1, x1, #0xc72
  413e18:	tbz	w8, #1, 413e2c <ferror@plt+0x1058c>
  413e1c:	mov	w2, #0x5                   	// #5
  413e20:	mov	x0, xzr
  413e24:	bl	403700 <dcgettext@plt>
  413e28:	bl	4312d0 <error@@Base>
  413e2c:	sub	x1, x21, x22
  413e30:	mov	x0, x22
  413e34:	bl	403020 <strnlen@plt>
  413e38:	add	x8, x0, x22
  413e3c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413e40:	add	x20, x8, #0x1
  413e44:	mov	w2, #0x5                   	// #5
  413e48:	mov	x0, xzr
  413e4c:	add	x1, x1, #0xfc0
  413e50:	b	414000 <ferror@plt+0x10760>
  413e54:	ldr	x8, [sp, #120]
  413e58:	cbz	x8, 414960 <ferror@plt+0x110c0>
  413e5c:	ldr	x19, [x8, w24, uxtw #3]
  413e60:	cbz	x19, 414960 <ferror@plt+0x110c0>
  413e64:	sub	x3, x29, #0xc
  413e68:	sub	x4, x29, #0x10
  413e6c:	mov	x0, x19
  413e70:	mov	x1, x21
  413e74:	mov	w2, wzr
  413e78:	bl	40abec <ferror@plt+0x734c>
  413e7c:	mov	x1, x25
  413e80:	ldp	w8, w25, [x29, #-16]
  413e84:	mov	x22, x0
  413e88:	tbnz	w8, #0, 413e98 <ferror@plt+0x105f8>
  413e8c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413e90:	add	x1, x1, #0xc72
  413e94:	tbz	w8, #1, 413ea8 <ferror@plt+0x10608>
  413e98:	mov	w2, #0x5                   	// #5
  413e9c:	mov	x0, xzr
  413ea0:	bl	403700 <dcgettext@plt>
  413ea4:	bl	4312d0 <error@@Base>
  413ea8:	cbz	x22, 41450c <ferror@plt+0x10c6c>
  413eac:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  413eb0:	mov	w2, #0x5                   	// #5
  413eb4:	mov	x0, xzr
  413eb8:	add	x1, x1, #0x160
  413ebc:	add	x19, x19, x25
  413ec0:	bl	403700 <dcgettext@plt>
  413ec4:	mov	w1, w24
  413ec8:	bl	4037a0 <printf@plt>
  413ecc:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  413ed0:	add	x25, x25, #0xc61
  413ed4:	add	x24, x19, #0x1
  413ed8:	cmp	x24, x21
  413edc:	b.cs	413ef4 <ferror@plt+0x10654>  // b.hs, b.nlast
  413ee0:	mov	w1, #0x1                   	// #1
  413ee4:	ldr	x8, [x27, #696]
  413ee8:	mov	x0, x19
  413eec:	blr	x8
  413ef0:	b	413f10 <ferror@plt+0x10670>
  413ef4:	cmp	x19, x21
  413ef8:	b.cs	413f0c <ferror@plt+0x1066c>  // b.hs, b.nlast
  413efc:	sub	w1, w21, w19
  413f00:	sub	w8, w1, #0x1
  413f04:	cmp	w8, #0x7
  413f08:	b.ls	413ee4 <ferror@plt+0x10644>  // b.plast
  413f0c:	mov	x0, xzr
  413f10:	mov	w8, #0xffffffff            	// #-1
  413f14:	sxtw	x1, w0
  413f18:	str	w8, [sp, #56]
  413f1c:	mov	w8, #0x20                  	// #32
  413f20:	mov	x0, xzr
  413f24:	mov	x2, xzr
  413f28:	mov	x3, x23
  413f2c:	mov	x4, x20
  413f30:	mov	x5, x21
  413f34:	mov	x6, xzr
  413f38:	mov	x7, xzr
  413f3c:	stp	xzr, xzr, [sp, #32]
  413f40:	strb	w8, [sp, #48]
  413f44:	str	wzr, [sp, #24]
  413f48:	str	xzr, [sp, #16]
  413f4c:	str	w26, [sp, #8]
  413f50:	str	x28, [sp]
  413f54:	bl	41abc8 <ferror@plt+0x17328>
  413f58:	cmp	x22, #0x1
  413f5c:	mov	x20, x0
  413f60:	b.eq	413f6c <ferror@plt+0x106cc>  // b.none
  413f64:	mov	w0, #0x2c                  	// #44
  413f68:	bl	403800 <putchar@plt>
  413f6c:	subs	x22, x22, #0x1
  413f70:	mov	x19, x24
  413f74:	b.ne	413ed4 <ferror@plt+0x10634>  // b.any
  413f78:	mov	w0, #0xa                   	// #10
  413f7c:	bl	403800 <putchar@plt>
  413f80:	b	414864 <ferror@plt+0x10fc4>
  413f84:	sub	x3, x29, #0xc
  413f88:	sub	x4, x29, #0x10
  413f8c:	mov	x0, x20
  413f90:	mov	x1, x21
  413f94:	mov	w2, wzr
  413f98:	bl	40abec <ferror@plt+0x734c>
  413f9c:	ldp	w8, w9, [x29, #-16]
  413fa0:	mov	x19, x0
  413fa4:	lsr	x10, x0, #32
  413fa8:	add	x22, x20, x9
  413fac:	cbz	x10, 413fb8 <ferror@plt+0x10718>
  413fb0:	orr	w8, w8, #0x2
  413fb4:	stur	w8, [x29, #-16]
  413fb8:	mov	x1, x25
  413fbc:	tbnz	w8, #0, 413fcc <ferror@plt+0x1072c>
  413fc0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  413fc4:	add	x1, x1, #0xc72
  413fc8:	tbz	w8, #1, 413fdc <ferror@plt+0x1073c>
  413fcc:	mov	w2, #0x5                   	// #5
  413fd0:	mov	x0, xzr
  413fd4:	bl	403700 <dcgettext@plt>
  413fd8:	bl	4312d0 <error@@Base>
  413fdc:	sub	x1, x21, x22
  413fe0:	mov	x0, x22
  413fe4:	bl	403020 <strnlen@plt>
  413fe8:	add	x8, x0, x22
  413fec:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  413ff0:	add	x20, x8, #0x1
  413ff4:	mov	w2, #0x5                   	// #5
  413ff8:	mov	x0, xzr
  413ffc:	add	x1, x1, #0xfeb
  414000:	bl	403700 <dcgettext@plt>
  414004:	mov	w1, w19
  414008:	mov	x2, x22
  41400c:	b	4144d0 <ferror@plt+0x10c30>
  414010:	sub	x3, x29, #0xc
  414014:	sub	x4, x29, #0x10
  414018:	mov	x0, x20
  41401c:	mov	x1, x21
  414020:	mov	w2, wzr
  414024:	bl	40abec <ferror@plt+0x734c>
  414028:	ldp	w8, w9, [x29, #-16]
  41402c:	mov	x24, x0
  414030:	lsr	x10, x0, #32
  414034:	add	x19, x20, x9
  414038:	cbz	x10, 414044 <ferror@plt+0x107a4>
  41403c:	orr	w8, w8, #0x2
  414040:	stur	w8, [x29, #-16]
  414044:	mov	x1, x25
  414048:	tbnz	w8, #0, 414058 <ferror@plt+0x107b8>
  41404c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  414050:	add	x1, x1, #0xc72
  414054:	tbz	w8, #1, 414068 <ferror@plt+0x107c8>
  414058:	mov	w2, #0x5                   	// #5
  41405c:	mov	x0, xzr
  414060:	bl	403700 <dcgettext@plt>
  414064:	bl	4312d0 <error@@Base>
  414068:	sub	x3, x29, #0xc
  41406c:	sub	x4, x29, #0x10
  414070:	mov	x0, x19
  414074:	mov	x1, x21
  414078:	mov	w2, wzr
  41407c:	bl	40abec <ferror@plt+0x734c>
  414080:	ldp	w8, w9, [x29, #-16]
  414084:	mov	x25, x0
  414088:	lsr	x10, x0, #32
  41408c:	cbz	x10, 414098 <ferror@plt+0x107f8>
  414090:	orr	w8, w8, #0x2
  414094:	stur	w8, [x29, #-16]
  414098:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41409c:	add	x20, x19, x9
  4140a0:	add	x1, x1, #0xc61
  4140a4:	tbnz	w8, #0, 4140b4 <ferror@plt+0x10814>
  4140a8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4140ac:	add	x1, x1, #0xc72
  4140b0:	tbz	w8, #1, 4140c4 <ferror@plt+0x10824>
  4140b4:	mov	w2, #0x5                   	// #5
  4140b8:	mov	x0, xzr
  4140bc:	bl	403700 <dcgettext@plt>
  4140c0:	bl	4312d0 <error@@Base>
  4140c4:	ldr	x8, [sp, #112]
  4140c8:	tbnz	w8, #1, 414384 <ferror@plt+0x10ae4>
  4140cc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4140d0:	mov	w2, #0x5                   	// #5
  4140d4:	mov	x0, xzr
  4140d8:	add	x1, x1, #0xefe
  4140dc:	bl	403700 <dcgettext@plt>
  4140e0:	bl	4312d0 <error@@Base>
  4140e4:	b	41483c <ferror@plt+0x10f9c>
  4140e8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4140ec:	mov	w2, #0x5                   	// #5
  4140f0:	mov	x0, xzr
  4140f4:	add	x1, x1, #0xfac
  4140f8:	bl	403700 <dcgettext@plt>
  4140fc:	bl	4037a0 <printf@plt>
  414100:	b	414864 <ferror@plt+0x10fc4>
  414104:	sub	x3, x29, #0xc
  414108:	sub	x4, x29, #0x10
  41410c:	mov	x0, x20
  414110:	mov	x1, x21
  414114:	mov	w2, wzr
  414118:	bl	40abec <ferror@plt+0x734c>
  41411c:	ldp	w8, w9, [x29, #-16]
  414120:	mov	x22, x0
  414124:	lsr	x10, x0, #32
  414128:	cbz	x10, 414134 <ferror@plt+0x10894>
  41412c:	orr	w8, w8, #0x2
  414130:	stur	w8, [x29, #-16]
  414134:	add	x19, x20, x9
  414138:	mov	x1, x25
  41413c:	tbnz	w8, #0, 41414c <ferror@plt+0x108ac>
  414140:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  414144:	add	x1, x1, #0xc72
  414148:	tbz	w8, #1, 41415c <ferror@plt+0x108bc>
  41414c:	mov	w2, #0x5                   	// #5
  414150:	mov	x0, xzr
  414154:	bl	403700 <dcgettext@plt>
  414158:	bl	4312d0 <error@@Base>
  41415c:	add	x20, x19, x28
  414160:	cmp	x20, x21
  414164:	mov	w1, w28
  414168:	b.cc	414178 <ferror@plt+0x108d8>  // b.lo, b.ul, b.last
  41416c:	cmp	x19, x21
  414170:	b.cs	414184 <ferror@plt+0x108e4>  // b.hs, b.nlast
  414174:	sub	w1, w21, w19
  414178:	sub	w8, w1, #0x1
  41417c:	cmp	w8, #0x7
  414180:	b.ls	41440c <ferror@plt+0x10b6c>  // b.plast
  414184:	mov	x0, xzr
  414188:	b	414418 <ferror@plt+0x10b78>
  41418c:	sub	x3, x29, #0xc
  414190:	sub	x4, x29, #0x10
  414194:	mov	x0, x20
  414198:	mov	x1, x21
  41419c:	mov	w2, wzr
  4141a0:	bl	40abec <ferror@plt+0x734c>
  4141a4:	ldp	w8, w9, [x29, #-16]
  4141a8:	mov	x22, x0
  4141ac:	lsr	x10, x0, #32
  4141b0:	cbz	x10, 4141bc <ferror@plt+0x1091c>
  4141b4:	orr	w8, w8, #0x2
  4141b8:	stur	w8, [x29, #-16]
  4141bc:	add	x19, x20, x9
  4141c0:	mov	x1, x25
  4141c4:	tbnz	w8, #0, 4141d4 <ferror@plt+0x10934>
  4141c8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4141cc:	add	x1, x1, #0xc72
  4141d0:	tbz	w8, #1, 4141e4 <ferror@plt+0x10944>
  4141d4:	mov	w2, #0x5                   	// #5
  4141d8:	mov	x0, xzr
  4141dc:	bl	403700 <dcgettext@plt>
  4141e0:	bl	4312d0 <error@@Base>
  4141e4:	add	x20, x19, x28
  4141e8:	cmp	x20, x21
  4141ec:	mov	w1, w28
  4141f0:	b.cc	414200 <ferror@plt+0x10960>  // b.lo, b.ul, b.last
  4141f4:	cmp	x19, x21
  4141f8:	b.cs	41420c <ferror@plt+0x1096c>  // b.hs, b.nlast
  4141fc:	sub	w1, w21, w19
  414200:	sub	w8, w1, #0x1
  414204:	cmp	w8, #0x7
  414208:	b.ls	414434 <ferror@plt+0x10b94>  // b.plast
  41420c:	mov	x0, xzr
  414210:	b	414440 <ferror@plt+0x10ba0>
  414214:	add	x22, x20, x28
  414218:	cmp	x22, x21
  41421c:	mov	w1, w28
  414220:	b.cc	414230 <ferror@plt+0x10990>  // b.lo, b.ul, b.last
  414224:	cmp	x20, x21
  414228:	b.cs	41423c <ferror@plt+0x1099c>  // b.hs, b.nlast
  41422c:	sub	w1, w21, w20
  414230:	sub	w8, w1, #0x1
  414234:	cmp	w8, #0x7
  414238:	b.ls	41445c <ferror@plt+0x10bbc>  // b.plast
  41423c:	mov	x19, xzr
  414240:	b	41446c <ferror@plt+0x10bcc>
  414244:	sub	x3, x29, #0xc
  414248:	sub	x4, x29, #0x10
  41424c:	mov	x0, x20
  414250:	mov	x1, x21
  414254:	mov	w2, wzr
  414258:	bl	40abec <ferror@plt+0x734c>
  41425c:	ldp	w8, w9, [x29, #-16]
  414260:	mov	x22, x0
  414264:	lsr	x10, x0, #32
  414268:	cbz	x10, 414274 <ferror@plt+0x109d4>
  41426c:	orr	w8, w8, #0x2
  414270:	stur	w8, [x29, #-16]
  414274:	add	x19, x20, x9
  414278:	mov	x1, x25
  41427c:	tbnz	w8, #0, 41428c <ferror@plt+0x109ec>
  414280:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  414284:	add	x1, x1, #0xc72
  414288:	tbz	w8, #1, 41429c <ferror@plt+0x109fc>
  41428c:	mov	w2, #0x5                   	// #5
  414290:	mov	x0, xzr
  414294:	bl	403700 <dcgettext@plt>
  414298:	bl	4312d0 <error@@Base>
  41429c:	add	x20, x19, x28
  4142a0:	cmp	x20, x21
  4142a4:	mov	w1, w28
  4142a8:	b.cc	4142b8 <ferror@plt+0x10a18>  // b.lo, b.ul, b.last
  4142ac:	cmp	x19, x21
  4142b0:	b.cs	4142c4 <ferror@plt+0x10a24>  // b.hs, b.nlast
  4142b4:	sub	w1, w21, w19
  4142b8:	sub	w8, w1, #0x1
  4142bc:	cmp	w8, #0x7
  4142c0:	b.ls	414480 <ferror@plt+0x10be0>  // b.plast
  4142c4:	mov	x19, xzr
  4142c8:	b	414490 <ferror@plt+0x10bf0>
  4142cc:	sub	x3, x29, #0xc
  4142d0:	sub	x4, x29, #0x10
  4142d4:	mov	x0, x20
  4142d8:	mov	x1, x21
  4142dc:	mov	w2, wzr
  4142e0:	bl	40abec <ferror@plt+0x734c>
  4142e4:	ldp	w8, w9, [x29, #-16]
  4142e8:	mov	x22, x0
  4142ec:	lsr	x10, x0, #32
  4142f0:	cbz	x10, 4142fc <ferror@plt+0x10a5c>
  4142f4:	orr	w8, w8, #0x2
  4142f8:	stur	w8, [x29, #-16]
  4142fc:	add	x19, x20, x9
  414300:	mov	x1, x25
  414304:	tbnz	w8, #0, 414314 <ferror@plt+0x10a74>
  414308:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41430c:	add	x1, x1, #0xc72
  414310:	tbz	w8, #1, 414324 <ferror@plt+0x10a84>
  414314:	mov	w2, #0x5                   	// #5
  414318:	mov	x0, xzr
  41431c:	bl	403700 <dcgettext@plt>
  414320:	bl	4312d0 <error@@Base>
  414324:	add	x20, x19, x28
  414328:	cmp	x20, x21
  41432c:	mov	w1, w28
  414330:	b.cc	414340 <ferror@plt+0x10aa0>  // b.lo, b.ul, b.last
  414334:	cmp	x19, x21
  414338:	b.cs	41434c <ferror@plt+0x10aac>  // b.hs, b.nlast
  41433c:	sub	w1, w21, w19
  414340:	sub	w8, w1, #0x1
  414344:	cmp	w8, #0x7
  414348:	b.ls	4144a4 <ferror@plt+0x10c04>  // b.plast
  41434c:	mov	x19, xzr
  414350:	b	4144b4 <ferror@plt+0x10c14>
  414354:	add	x22, x20, x28
  414358:	cmp	x22, x21
  41435c:	mov	w1, w28
  414360:	b.cc	414370 <ferror@plt+0x10ad0>  // b.lo, b.ul, b.last
  414364:	cmp	x20, x21
  414368:	b.cs	41437c <ferror@plt+0x10adc>  // b.hs, b.nlast
  41436c:	sub	w1, w21, w20
  414370:	sub	w8, w1, #0x1
  414374:	cmp	w8, #0x7
  414378:	b.ls	4144d8 <ferror@plt+0x10c38>  // b.plast
  41437c:	mov	x19, xzr
  414380:	b	4144e8 <ferror@plt+0x10c48>
  414384:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  414388:	ldr	x8, [x8, #3544]
  41438c:	cbz	x8, 41483c <ferror@plt+0x10f9c>
  414390:	and	x9, x25, #0xffffffff
  414394:	str	x9, [sp, #80]
  414398:	cbz	x9, 41483c <ferror@plt+0x10f9c>
  41439c:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  4143a0:	ldr	x9, [x9, #3560]
  4143a4:	ldr	x10, [sp, #104]
  4143a8:	cmp	x9, x10
  4143ac:	b.ls	41483c <ferror@plt+0x10f9c>  // b.plast
  4143b0:	ldr	x10, [sp, #104]
  4143b4:	add	x11, x8, x9
  4143b8:	str	x11, [sp, #88]
  4143bc:	add	x0, x8, x10
  4143c0:	add	x22, x0, #0x4
  4143c4:	cmp	x22, x11
  4143c8:	b.cs	41452c <ferror@plt+0x10c8c>  // b.hs, b.nlast
  4143cc:	mov	w1, #0x4                   	// #4
  4143d0:	ldr	x8, [x27, #696]
  4143d4:	blr	x8
  4143d8:	mov	w8, #0xffffffff            	// #-1
  4143dc:	cmp	x0, x8
  4143e0:	b.ne	414550 <ferror@plt+0x10cb0>  // b.any
  4143e4:	ldr	x11, [sp, #88]
  4143e8:	add	x19, x22, #0x8
  4143ec:	cmp	x19, x11
  4143f0:	b.cs	414568 <ferror@plt+0x10cc8>  // b.hs, b.nlast
  4143f4:	mov	w1, #0x8                   	// #8
  4143f8:	ldr	x8, [x27, #696]
  4143fc:	mov	x0, x22
  414400:	blr	x8
  414404:	ldr	x11, [sp, #88]
  414408:	b	414584 <ferror@plt+0x10ce4>
  41440c:	ldr	x8, [x27, #696]
  414410:	mov	x0, x19
  414414:	blr	x8
  414418:	bl	41d09c <ferror@plt+0x197fc>
  41441c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414420:	mov	x19, x0
  414424:	mov	w2, #0x5                   	// #5
  414428:	mov	x0, xzr
  41442c:	add	x1, x1, #0x15
  414430:	b	4144c4 <ferror@plt+0x10c24>
  414434:	ldr	x8, [x27, #696]
  414438:	mov	x0, x19
  41443c:	blr	x8
  414440:	bl	41d09c <ferror@plt+0x197fc>
  414444:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414448:	mov	x19, x0
  41444c:	mov	w2, #0x5                   	// #5
  414450:	mov	x0, xzr
  414454:	add	x1, x1, #0x45
  414458:	b	4144c4 <ferror@plt+0x10c24>
  41445c:	ldr	x8, [x27, #696]
  414460:	mov	x0, x20
  414464:	blr	x8
  414468:	mov	x19, x0
  41446c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414470:	mov	w2, #0x5                   	// #5
  414474:	mov	x0, xzr
  414478:	add	x1, x1, #0x74
  41447c:	b	4144f8 <ferror@plt+0x10c58>
  414480:	ldr	x8, [x27, #696]
  414484:	mov	x0, x19
  414488:	blr	x8
  41448c:	mov	x19, x0
  414490:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414494:	mov	w2, #0x5                   	// #5
  414498:	mov	x0, xzr
  41449c:	add	x1, x1, #0x97
  4144a0:	b	4144c4 <ferror@plt+0x10c24>
  4144a4:	ldr	x8, [x27, #696]
  4144a8:	mov	x0, x19
  4144ac:	blr	x8
  4144b0:	mov	x19, x0
  4144b4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4144b8:	mov	w2, #0x5                   	// #5
  4144bc:	mov	x0, xzr
  4144c0:	add	x1, x1, #0xd0
  4144c4:	bl	403700 <dcgettext@plt>
  4144c8:	mov	w1, w22
  4144cc:	mov	x2, x19
  4144d0:	bl	4037a0 <printf@plt>
  4144d4:	b	414864 <ferror@plt+0x10fc4>
  4144d8:	ldr	x8, [x27, #696]
  4144dc:	mov	x0, x20
  4144e0:	blr	x8
  4144e4:	mov	x19, x0
  4144e8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4144ec:	mov	w2, #0x5                   	// #5
  4144f0:	mov	x0, xzr
  4144f4:	add	x1, x1, #0x108
  4144f8:	bl	403700 <dcgettext@plt>
  4144fc:	mov	x1, x19
  414500:	bl	4037a0 <printf@plt>
  414504:	mov	x20, x22
  414508:	b	414864 <ferror@plt+0x10fc4>
  41450c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414510:	mov	w2, #0x5                   	// #5
  414514:	mov	x0, xzr
  414518:	add	x1, x1, #0x150
  41451c:	bl	403700 <dcgettext@plt>
  414520:	mov	w1, w24
  414524:	bl	4037a0 <printf@plt>
  414528:	b	41485c <ferror@plt+0x10fbc>
  41452c:	cmp	x9, x10
  414530:	b.le	414544 <ferror@plt+0x10ca4>
  414534:	sub	w1, w11, w0
  414538:	sub	w8, w1, #0x1
  41453c:	cmp	w8, #0x7
  414540:	b.ls	4143d0 <ferror@plt+0x10b30>  // b.plast
  414544:	mov	w8, #0x5                   	// #5
  414548:	mov	x0, xzr
  41454c:	b	414558 <ferror@plt+0x10cb8>
  414550:	ldr	x11, [sp, #88]
  414554:	mov	w8, #0x5                   	// #5
  414558:	mov	x19, x22
  41455c:	str	x8, [sp, #72]
  414560:	mov	w8, #0x4                   	// #4
  414564:	b	414590 <ferror@plt+0x10cf0>
  414568:	cmp	x22, x11
  41456c:	b.cs	414580 <ferror@plt+0x10ce0>  // b.hs, b.nlast
  414570:	sub	w1, w11, w22
  414574:	sub	w8, w1, #0x1
  414578:	cmp	w8, #0x7
  41457c:	b.ls	4143f8 <ferror@plt+0x10b58>  // b.plast
  414580:	mov	x0, xzr
  414584:	mov	w8, #0x9                   	// #9
  414588:	str	x8, [sp, #72]
  41458c:	mov	w8, #0xc                   	// #12
  414590:	adds	x8, x0, x8
  414594:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  414598:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  41459c:	ldr	x9, [x9, #3560]
  4145a0:	cmp	x8, x9
  4145a4:	b.hi	41483c <ferror@plt+0x10f9c>  // b.pmore
  4145a8:	add	x22, x19, #0x2
  4145ac:	cmp	x22, x11
  4145b0:	b.cs	41464c <ferror@plt+0x10dac>  // b.hs, b.nlast
  4145b4:	mov	w1, #0x2                   	// #2
  4145b8:	ldr	x8, [x27, #696]
  4145bc:	mov	x0, x19
  4145c0:	blr	x8
  4145c4:	ldr	x9, [sp, #88]
  4145c8:	sub	w8, w0, #0x2
  4145cc:	cmp	w8, #0x2
  4145d0:	b.hi	41483c <ferror@plt+0x10f9c>  // b.pmore
  4145d4:	ldr	x8, [sp, #72]
  4145d8:	cmp	w0, #0x3
  4145dc:	add	x8, x22, x8
  4145e0:	cinc	x8, x8, hi  // hi = pmore
  4145e4:	add	x19, x8, #0x4
  4145e8:	cmp	x19, x9
  4145ec:	add	x0, x8, #0x3
  4145f0:	b.cs	414668 <ferror@plt+0x10dc8>  // b.hs, b.nlast
  4145f4:	mov	w1, #0x1                   	// #1
  4145f8:	ldr	x8, [x27, #696]
  4145fc:	blr	x8
  414600:	ldr	x9, [sp, #88]
  414604:	cbz	w0, 41483c <ferror@plt+0x10f9c>
  414608:	sub	w8, w0, #0x1
  41460c:	add	x8, x19, x8
  414610:	cmp	x8, x9
  414614:	str	x8, [sp, #72]
  414618:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  41461c:	ldr	x19, [sp, #72]
  414620:	ldrb	w8, [x19]
  414624:	cbz	w8, 414684 <ferror@plt+0x10de4>
  414628:	sub	x1, x9, x19
  41462c:	mov	x0, x19
  414630:	bl	403020 <strnlen@plt>
  414634:	ldr	x9, [sp, #88]
  414638:	add	x8, x0, x19
  41463c:	add	x19, x8, #0x1
  414640:	cmp	x19, x9
  414644:	b.cc	414620 <ferror@plt+0x10d80>  // b.lo, b.ul, b.last
  414648:	b	41483c <ferror@plt+0x10f9c>
  41464c:	cmp	x19, x11
  414650:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  414654:	sub	w1, w11, w19
  414658:	sub	w8, w1, #0x1
  41465c:	cmp	w8, #0x7
  414660:	b.ls	4145b8 <ferror@plt+0x10d18>  // b.plast
  414664:	b	41483c <ferror@plt+0x10f9c>
  414668:	cmp	x0, x9
  41466c:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  414670:	sub	w1, w9, w0
  414674:	sub	w8, w1, #0x1
  414678:	cmp	w8, #0x7
  41467c:	b.ls	4145f8 <ferror@plt+0x10d58>  // b.plast
  414680:	b	41483c <ferror@plt+0x10f9c>
  414684:	add	x0, x19, #0x1
  414688:	cmp	x0, x9
  41468c:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  414690:	ldr	x22, [sp, #80]
  414694:	ldrb	w8, [x0]
  414698:	cmp	x22, #0x2
  41469c:	b.cc	414730 <ferror@plt+0x10e90>  // b.lo, b.ul, b.last
  4146a0:	cbz	w8, 414730 <ferror@plt+0x10e90>
  4146a4:	sub	x1, x9, x0
  4146a8:	mov	x19, x0
  4146ac:	bl	403020 <strnlen@plt>
  4146b0:	ldr	x1, [sp, #88]
  4146b4:	add	x8, x0, x19
  4146b8:	add	x19, x8, #0x1
  4146bc:	sub	x3, x29, #0xc
  4146c0:	mov	x0, x19
  4146c4:	mov	w2, wzr
  4146c8:	mov	x4, xzr
  4146cc:	bl	40abec <ferror@plt+0x734c>
  4146d0:	ldur	w8, [x29, #-12]
  4146d4:	ldr	x1, [sp, #88]
  4146d8:	sub	x3, x29, #0xc
  4146dc:	mov	w2, wzr
  4146e0:	add	x19, x19, x8
  4146e4:	mov	x0, x19
  4146e8:	mov	x4, xzr
  4146ec:	bl	40abec <ferror@plt+0x734c>
  4146f0:	ldur	w8, [x29, #-12]
  4146f4:	ldr	x1, [sp, #88]
  4146f8:	sub	x3, x29, #0xc
  4146fc:	mov	w2, wzr
  414700:	add	x19, x19, x8
  414704:	mov	x0, x19
  414708:	mov	x4, xzr
  41470c:	bl	40abec <ferror@plt+0x734c>
  414710:	ldur	w8, [x29, #-12]
  414714:	ldr	x9, [sp, #88]
  414718:	sub	x22, x22, #0x1
  41471c:	str	x22, [sp, #80]
  414720:	add	x0, x19, x8
  414724:	cmp	x0, x9
  414728:	b.cc	414690 <ferror@plt+0x10df0>  // b.lo, b.ul, b.last
  41472c:	b	41483c <ferror@plt+0x10f9c>
  414730:	cbz	w8, 41483c <ferror@plt+0x10f9c>
  414734:	sub	x1, x9, x0
  414738:	str	x0, [sp, #80]
  41473c:	bl	403020 <strnlen@plt>
  414740:	ldp	x8, x1, [sp, #80]
  414744:	add	x8, x0, x8
  414748:	add	x0, x8, #0x1
  41474c:	cmp	x0, x1
  414750:	b.cs	41483c <ferror@plt+0x10f9c>  // b.hs, b.nlast
  414754:	sub	x3, x29, #0xc
  414758:	sub	x4, x29, #0x10
  41475c:	mov	w2, wzr
  414760:	bl	40abec <ferror@plt+0x734c>
  414764:	ldur	w8, [x29, #-16]
  414768:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41476c:	mov	x19, x0
  414770:	add	x1, x1, #0xc61
  414774:	tbnz	w8, #0, 414784 <ferror@plt+0x10ee4>
  414778:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41477c:	add	x1, x1, #0xc72
  414780:	tbz	w8, #1, 414794 <ferror@plt+0x10ef4>
  414784:	mov	w2, #0x5                   	// #5
  414788:	mov	x0, xzr
  41478c:	bl	403700 <dcgettext@plt>
  414790:	bl	4312d0 <error@@Base>
  414794:	cbz	x19, 4147e0 <ferror@plt+0x10f40>
  414798:	ldr	x9, [sp, #88]
  41479c:	ldr	x8, [sp, #72]
  4147a0:	cmp	x19, #0x2
  4147a4:	ldrb	w8, [x8]
  4147a8:	b.cc	4147ec <ferror@plt+0x10f4c>  // b.lo, b.ul, b.last
  4147ac:	cbz	w8, 4147ec <ferror@plt+0x10f4c>
  4147b0:	ldr	x22, [sp, #72]
  4147b4:	sub	x1, x9, x22
  4147b8:	mov	x0, x22
  4147bc:	bl	403020 <strnlen@plt>
  4147c0:	ldr	x9, [sp, #88]
  4147c4:	add	x8, x0, x22
  4147c8:	add	x8, x8, #0x1
  4147cc:	sub	x19, x19, #0x1
  4147d0:	cmp	x8, x9
  4147d4:	str	x8, [sp, #72]
  4147d8:	b.cc	41479c <ferror@plt+0x10efc>  // b.lo, b.ul, b.last
  4147dc:	b	41483c <ferror@plt+0x10f9c>
  4147e0:	ldr	x19, [sp, #80]
  4147e4:	str	xzr, [sp, #72]
  4147e8:	b	4147f4 <ferror@plt+0x10f54>
  4147ec:	ldr	x19, [sp, #80]
  4147f0:	cbz	w8, 41483c <ferror@plt+0x10f9c>
  4147f4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4147f8:	mov	w2, #0x5                   	// #5
  4147fc:	mov	x0, xzr
  414800:	add	x1, x1, #0xf6c
  414804:	bl	403700 <dcgettext@plt>
  414808:	ldr	x9, [sp, #72]
  41480c:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  414810:	add	x8, x8, #0x850
  414814:	mov	w1, w24
  414818:	cmp	x9, #0x0
  41481c:	csel	x3, x9, x8, ne  // ne = any
  414820:	adrp	x9, 43f000 <warn@@Base+0xdc6c>
  414824:	add	x9, x9, #0x643
  414828:	csel	x4, x9, x8, ne  // ne = any
  41482c:	mov	w2, w25
  414830:	mov	x5, x19
  414834:	bl	4037a0 <printf@plt>
  414838:	b	41485c <ferror@plt+0x10fbc>
  41483c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  414840:	mov	w2, #0x5                   	// #5
  414844:	mov	x0, xzr
  414848:	add	x1, x1, #0xf3d
  41484c:	bl	403700 <dcgettext@plt>
  414850:	mov	w1, w24
  414854:	mov	w2, w25
  414858:	bl	4037a0 <printf@plt>
  41485c:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  414860:	add	x25, x25, #0xc61
  414864:	cmp	x20, x21
  414868:	mov	x22, x20
  41486c:	b.cc	413d7c <ferror@plt+0x104dc>  // b.lo, b.ul, b.last
  414870:	b	414890 <ferror@plt+0x10ff0>
  414874:	mov	w0, #0xa                   	// #10
  414878:	bl	403800 <putchar@plt>
  41487c:	cmp	x20, x21
  414880:	mov	w0, #0x1                   	// #1
  414884:	mov	w9, #0x2                   	// #2
  414888:	b.cc	4139f8 <ferror@plt+0x10158>  // b.lo, b.ul, b.last
  41488c:	b	414940 <ferror@plt+0x110a0>
  414890:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  414894:	add	x1, x1, #0xed4
  414898:	mov	w2, #0x5                   	// #5
  41489c:	mov	x0, xzr
  4148a0:	bl	403700 <dcgettext@plt>
  4148a4:	bl	4312d0 <error@@Base>
  4148a8:	b	41493c <ferror@plt+0x1109c>
  4148ac:	mov	w0, #0xa                   	// #10
  4148b0:	bl	403800 <putchar@plt>
  4148b4:	mov	w0, #0x1                   	// #1
  4148b8:	b	414940 <ferror@plt+0x110a0>
  4148bc:	mov	x0, xzr
  4148c0:	bl	41cf60 <ferror@plt+0x196c0>
  4148c4:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  4148c8:	adrp	x9, 43e000 <warn@@Base+0xcc6c>
  4148cc:	mov	x1, x0
  4148d0:	cmp	x24, #0x1
  4148d4:	add	x8, x8, #0x95
  4148d8:	add	x9, x9, #0x31b
  4148dc:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  4148e0:	csel	x2, x9, x8, eq  // eq = none
  4148e4:	add	x0, x0, #0xc2c
  4148e8:	bl	4037a0 <printf@plt>
  4148ec:	mov	x19, xzr
  4148f0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4148f4:	add	x1, x1, #0xeb2
  4148f8:	mov	w2, #0x5                   	// #5
  4148fc:	mov	x0, xzr
  414900:	bl	403700 <dcgettext@plt>
  414904:	mov	x20, x0
  414908:	mov	x0, x19
  41490c:	bl	41cf60 <ferror@plt+0x196c0>
  414910:	mov	x1, x0
  414914:	mov	x0, x20
  414918:	b	414938 <ferror@plt+0x11098>
  41491c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  414920:	add	x1, x1, #0xda3
  414924:	mov	w2, #0x5                   	// #5
  414928:	mov	x0, xzr
  41492c:	bl	403700 <dcgettext@plt>
  414930:	ldr	x8, [sp, #96]
  414934:	ldr	x1, [x8, #16]
  414938:	bl	4312d0 <error@@Base>
  41493c:	mov	w0, wzr
  414940:	add	sp, sp, #0x890
  414944:	ldp	x20, x19, [sp, #80]
  414948:	ldp	x22, x21, [sp, #64]
  41494c:	ldp	x24, x23, [sp, #48]
  414950:	ldp	x26, x25, [sp, #32]
  414954:	ldp	x28, x27, [sp, #16]
  414958:	ldp	x29, x30, [sp], #96
  41495c:	ret
  414960:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414964:	add	x1, x1, #0x12f
  414968:	mov	w2, #0x5                   	// #5
  41496c:	mov	x0, xzr
  414970:	bl	403700 <dcgettext@plt>
  414974:	mov	w1, w24
  414978:	bl	4312d0 <error@@Base>
  41497c:	b	41493c <ferror@plt+0x1109c>
  414980:	stp	x29, x30, [sp, #-96]!
  414984:	stp	x28, x27, [sp, #16]
  414988:	stp	x26, x25, [sp, #32]
  41498c:	stp	x24, x23, [sp, #48]
  414990:	stp	x22, x21, [sp, #64]
  414994:	stp	x20, x19, [sp, #80]
  414998:	ldr	x23, [x0, #48]
  41499c:	mov	x20, x0
  4149a0:	mov	x29, sp
  4149a4:	cbz	x23, 414a84 <ferror@plt+0x111e4>
  4149a8:	ldp	x24, x19, [x20, #32]
  4149ac:	mov	x0, x20
  4149b0:	mov	w1, wzr
  4149b4:	bl	41a5f0 <ferror@plt+0x16d50>
  4149b8:	adrp	x20, 43e000 <warn@@Base+0xcc6c>
  4149bc:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  4149c0:	adrp	x22, 436000 <warn@@Base+0x4c6c>
  4149c4:	mov	w25, #0x10                  	// #16
  4149c8:	add	x20, x20, #0x18c
  4149cc:	add	x21, x21, #0x198
  4149d0:	mov	w26, #0x2e                  	// #46
  4149d4:	add	x22, x22, #0x25d
  4149d8:	cmp	x23, #0x10
  4149dc:	mov	x0, x20
  4149e0:	mov	x1, x19
  4149e4:	csel	x27, x23, x25, cc  // cc = lo, ul, last
  4149e8:	bl	4037a0 <printf@plt>
  4149ec:	mov	x28, xzr
  4149f0:	cmp	x28, x27
  4149f4:	b.cs	414a08 <ferror@plt+0x11168>  // b.hs, b.nlast
  4149f8:	ldrb	w1, [x24, x28]
  4149fc:	mov	x0, x21
  414a00:	bl	4037a0 <printf@plt>
  414a04:	b	414a10 <ferror@plt+0x11170>
  414a08:	mov	x0, x22
  414a0c:	bl	4037a0 <printf@plt>
  414a10:	mvn	w8, w28
  414a14:	tst	x8, #0x3
  414a18:	b.ne	414a24 <ferror@plt+0x11184>  // b.any
  414a1c:	mov	w0, #0x20                  	// #32
  414a20:	bl	403800 <putchar@plt>
  414a24:	add	x28, x28, #0x1
  414a28:	cmp	x28, #0x10
  414a2c:	b.ne	4149f0 <ferror@plt+0x11150>  // b.any
  414a30:	cbz	x27, 414a5c <ferror@plt+0x111bc>
  414a34:	mov	x28, xzr
  414a38:	ldrsb	w8, [x24, x28]
  414a3c:	and	w9, w8, #0xff
  414a40:	cmn	w8, #0x1
  414a44:	ccmp	w9, #0x1f, #0x0, gt
  414a48:	csel	w0, w9, w26, hi  // hi = pmore
  414a4c:	bl	403800 <putchar@plt>
  414a50:	add	x28, x28, #0x1
  414a54:	cmp	x28, x27
  414a58:	b.cc	414a38 <ferror@plt+0x11198>  // b.lo, b.ul, b.last
  414a5c:	mov	w0, #0xa                   	// #10
  414a60:	bl	403800 <putchar@plt>
  414a64:	add	x24, x24, x27
  414a68:	subs	x23, x23, x27
  414a6c:	add	x19, x27, x19
  414a70:	b.ne	4149d8 <ferror@plt+0x11138>  // b.any
  414a74:	mov	w0, #0xa                   	// #10
  414a78:	bl	403800 <putchar@plt>
  414a7c:	mov	w0, #0x1                   	// #1
  414a80:	b	414aa4 <ferror@plt+0x11204>
  414a84:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414a88:	add	x1, x1, #0x171
  414a8c:	mov	w2, #0x5                   	// #5
  414a90:	mov	x0, xzr
  414a94:	bl	403700 <dcgettext@plt>
  414a98:	ldr	x1, [x20, #16]
  414a9c:	bl	4037a0 <printf@plt>
  414aa0:	mov	w0, wzr
  414aa4:	ldp	x20, x19, [sp, #80]
  414aa8:	ldp	x22, x21, [sp, #64]
  414aac:	ldp	x24, x23, [sp, #48]
  414ab0:	ldp	x26, x25, [sp, #32]
  414ab4:	ldp	x28, x27, [sp, #16]
  414ab8:	ldp	x29, x30, [sp], #96
  414abc:	ret
  414ac0:	sub	sp, sp, #0x140
  414ac4:	stp	x29, x30, [sp, #224]
  414ac8:	stp	x28, x27, [sp, #240]
  414acc:	stp	x26, x25, [sp, #256]
  414ad0:	stp	x24, x23, [sp, #272]
  414ad4:	stp	x22, x21, [sp, #288]
  414ad8:	stp	x20, x19, [sp, #304]
  414adc:	ldr	x28, [x0, #32]
  414ae0:	add	x29, sp, #0xe0
  414ae4:	mov	x22, x0
  414ae8:	mov	x19, x1
  414aec:	stp	xzr, x28, [x29, #-32]
  414af0:	ldr	x21, [x0, #16]
  414af4:	mov	w1, #0x2e                  	// #46
  414af8:	mov	x0, x21
  414afc:	bl	4033a0 <strrchr@plt>
  414b00:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  414b04:	mov	x20, x0
  414b08:	add	x1, x1, #0x2fb
  414b0c:	mov	x0, x21
  414b10:	bl	4036d0 <strstr@plt>
  414b14:	stur	x0, [x29, #-104]
  414b18:	cbz	x20, 414b3c <ferror@plt+0x1129c>
  414b1c:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  414b20:	add	x1, x1, #0x504
  414b24:	mov	x0, x20
  414b28:	bl	4034b0 <strcmp@plt>
  414b2c:	cmp	w0, #0x0
  414b30:	cset	w8, eq  // eq = none
  414b34:	stur	w8, [x29, #-108]
  414b38:	b	414b40 <ferror@plt+0x112a0>
  414b3c:	stur	wzr, [x29, #-108]
  414b40:	ldr	x23, [x22, #48]
  414b44:	cbz	x23, 414b88 <ferror@plt+0x112e8>
  414b48:	ldur	x8, [x29, #-104]
  414b4c:	stur	x22, [x29, #-72]
  414b50:	stur	x23, [x29, #-88]
  414b54:	cbz	x8, 414ba8 <ferror@plt+0x11308>
  414b58:	cmp	x23, #0x4
  414b5c:	mov	x8, x23
  414b60:	add	x23, x28, x23
  414b64:	b.gt	414cac <ferror@plt+0x1140c>
  414b68:	cmp	x8, #0x1
  414b6c:	b.lt	414b80 <ferror@plt+0x112e0>  // b.tstop
  414b70:	sub	w1, w23, w28
  414b74:	sub	w8, w1, #0x1
  414b78:	cmp	w8, #0x8
  414b7c:	b.cc	414cb0 <ferror@plt+0x11410>  // b.lo, b.ul, b.last
  414b80:	add	x21, x28, #0x4
  414b84:	b	416554 <ferror@plt+0x12cb4>
  414b88:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414b8c:	add	x1, x1, #0x171
  414b90:	mov	w2, #0x5                   	// #5
  414b94:	mov	x0, xzr
  414b98:	bl	403700 <dcgettext@plt>
  414b9c:	ldr	x1, [x22, #16]
  414ba0:	bl	4037a0 <printf@plt>
  414ba4:	b	4165d4 <ferror@plt+0x12d34>
  414ba8:	mov	x20, xzr
  414bac:	mov	x0, x19
  414bb0:	bl	41f818 <ferror@plt+0x1bf78>
  414bb4:	cbz	w0, 414d04 <ferror@plt+0x11464>
  414bb8:	adrp	x25, 458000 <_bfd_std_section+0x110>
  414bbc:	ldr	w8, [x25, #1328]
  414bc0:	adrp	x11, 458000 <_bfd_std_section+0x110>
  414bc4:	cbz	w8, 414d24 <ferror@plt+0x11484>
  414bc8:	ldr	x11, [x11, #1320]
  414bcc:	mov	w13, #0x1                   	// #1
  414bd0:	mov	x10, xzr
  414bd4:	mov	w9, wzr
  414bd8:	mov	x14, xzr
  414bdc:	mov	x15, xzr
  414be0:	mov	w21, wzr
  414be4:	mov	w12, wzr
  414be8:	stur	w13, [x29, #-60]
  414bec:	mov	w13, #0x68                  	// #104
  414bf0:	madd	x16, x10, x13, x11
  414bf4:	ldr	w16, [x16, #72]
  414bf8:	ldur	w17, [x29, #-60]
  414bfc:	cmp	w16, w9
  414c00:	csel	w9, w16, w9, hi  // hi = pmore
  414c04:	cbz	w17, 414c94 <ferror@plt+0x113f4>
  414c08:	cbz	w16, 414c94 <ferror@plt+0x113f4>
  414c0c:	cbz	w12, 414c18 <ferror@plt+0x11378>
  414c10:	mov	w17, wzr
  414c14:	b	414c34 <ferror@plt+0x11394>
  414c18:	madd	x12, x10, x13, x11
  414c1c:	ldp	x14, x12, [x12, #48]
  414c20:	mov	w17, #0x1                   	// #1
  414c24:	mov	w21, w10
  414c28:	ldr	x14, [x14]
  414c2c:	ldr	x15, [x12]
  414c30:	mov	w12, #0x1                   	// #1
  414c34:	cmp	w17, w16
  414c38:	b.cs	414c94 <ferror@plt+0x113f4>  // b.hs, b.nlast
  414c3c:	madd	x18, x10, x13, x11
  414c40:	ldr	x18, [x18, #48]
  414c44:	madd	x0, x10, x13, x11
  414c48:	add	x0, x0, #0x38
  414c4c:	ldr	x1, [x18, x17, lsl #3]
  414c50:	cmp	x14, x1
  414c54:	b.hi	414c90 <ferror@plt+0x113f0>  // b.pmore
  414c58:	ldr	x2, [x0]
  414c5c:	cmp	x14, x1
  414c60:	ldr	x2, [x2, x17, lsl #3]
  414c64:	b.ne	414c70 <ferror@plt+0x113d0>  // b.any
  414c68:	cmp	x15, x2
  414c6c:	b.hi	414c90 <ferror@plt+0x113f0>  // b.pmore
  414c70:	add	x17, x17, #0x1
  414c74:	cmp	w16, w17
  414c78:	mov	x14, x1
  414c7c:	mov	x15, x2
  414c80:	b.ne	414c4c <ferror@plt+0x113ac>  // b.any
  414c84:	mov	x15, x2
  414c88:	mov	x14, x1
  414c8c:	b	414c94 <ferror@plt+0x113f4>
  414c90:	stur	wzr, [x29, #-60]
  414c94:	add	x10, x10, #0x1
  414c98:	cmp	x10, x8
  414c9c:	b.cc	414bf0 <ferror@plt+0x11350>  // b.lo, b.ul, b.last
  414ca0:	mov	w19, w9
  414ca4:	cbnz	w12, 414d4c <ferror@plt+0x114ac>
  414ca8:	b	414d34 <ferror@plt+0x11494>
  414cac:	mov	w1, #0x4                   	// #4
  414cb0:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  414cb4:	ldr	x8, [x20, #696]
  414cb8:	mov	x0, x28
  414cbc:	blr	x8
  414cc0:	mov	w8, #0xffffffff            	// #-1
  414cc4:	cmp	x0, x8
  414cc8:	add	x0, x28, #0x4
  414ccc:	b.ne	414cfc <ferror@plt+0x1145c>  // b.any
  414cd0:	ldur	x9, [x29, #-88]
  414cd4:	add	x21, x28, #0xc
  414cd8:	cmp	x9, #0xc
  414cdc:	b.gt	416548 <ferror@plt+0x12ca8>
  414ce0:	cmp	x9, #0x5
  414ce4:	b.lt	416554 <ferror@plt+0x12cb4>  // b.tstop
  414ce8:	sub	w8, w9, #0x5
  414cec:	cmp	w8, #0x7
  414cf0:	b.hi	416554 <ferror@plt+0x12cb4>  // b.pmore
  414cf4:	sub	w1, w9, #0x4
  414cf8:	b	41654c <ferror@plt+0x12cac>
  414cfc:	mov	x21, x0
  414d00:	b	416554 <ferror@plt+0x12cb4>
  414d04:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414d08:	add	x1, x1, #0x21f
  414d0c:	mov	w2, #0x5                   	// #5
  414d10:	mov	x0, xzr
  414d14:	bl	403700 <dcgettext@plt>
  414d18:	ldr	x1, [x22, #16]
  414d1c:	bl	431394 <warn@@Base>
  414d20:	b	4165d4 <ferror@plt+0x12d34>
  414d24:	mov	w8, #0x1                   	// #1
  414d28:	mov	x19, xzr
  414d2c:	mov	w21, wzr
  414d30:	stur	w8, [x29, #-60]
  414d34:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414d38:	add	x1, x1, #0x272
  414d3c:	mov	w2, #0x5                   	// #5
  414d40:	mov	x0, xzr
  414d44:	bl	403700 <dcgettext@plt>
  414d48:	bl	4312d0 <error@@Base>
  414d4c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  414d50:	ldr	x8, [x8, #1320]
  414d54:	mov	w9, #0x68                  	// #104
  414d58:	mov	w22, w21
  414d5c:	umaddl	x9, w21, w9, x8
  414d60:	ldr	w9, [x9, #72]
  414d64:	cbz	w9, 414df0 <ferror@plt+0x11550>
  414d68:	mov	w9, #0x68                  	// #104
  414d6c:	madd	x9, x22, x9, x8
  414d70:	ldr	x9, [x9, #48]
  414d74:	ldr	x9, [x9]
  414d78:	cmp	x9, x20
  414d7c:	b.eq	414df0 <ferror@plt+0x11550>  // b.none
  414d80:	mov	w9, #0x68                  	// #104
  414d84:	madd	x8, x22, x9, x8
  414d88:	ldr	x8, [x8, #56]
  414d8c:	ldr	x8, [x8]
  414d90:	cmp	x8, x20
  414d94:	b.eq	414df0 <ferror@plt+0x11550>  // b.none
  414d98:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414d9c:	add	x1, x1, #0x29d
  414da0:	mov	w2, #0x5                   	// #5
  414da4:	mov	x0, xzr
  414da8:	bl	403700 <dcgettext@plt>
  414dac:	adrp	x8, 458000 <_bfd_std_section+0x110>
  414db0:	ldr	x8, [x8, #1320]
  414db4:	mov	w9, #0x68                  	// #104
  414db8:	mov	x21, x0
  414dbc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  414dc0:	madd	x8, x22, x9, x8
  414dc4:	ldr	x8, [x8, #48]
  414dc8:	ldur	x9, [x29, #-72]
  414dcc:	add	x0, x0, #0xb63
  414dd0:	mov	w2, wzr
  414dd4:	ldr	x1, [x8]
  414dd8:	ldr	x20, [x9, #16]
  414ddc:	bl	41aa68 <ferror@plt+0x171c8>
  414de0:	mov	x2, x0
  414de4:	mov	x0, x21
  414de8:	mov	x1, x20
  414dec:	bl	431394 <warn@@Base>
  414df0:	ldur	w21, [x29, #-60]
  414df4:	cbz	w21, 414e00 <ferror@plt+0x11560>
  414df8:	mov	x26, xzr
  414dfc:	b	414e10 <ferror@plt+0x11570>
  414e00:	mov	w1, #0x4                   	// #4
  414e04:	mov	x0, x19
  414e08:	bl	40afac <ferror@plt+0x770c>
  414e0c:	mov	x26, x0
  414e10:	ldur	x20, [x29, #-72]
  414e14:	mov	w1, wzr
  414e18:	adrp	x19, 458000 <_bfd_std_section+0x110>
  414e1c:	mov	x0, x20
  414e20:	bl	41a5f0 <ferror@plt+0x16d50>
  414e24:	mov	x0, x20
  414e28:	mov	x1, xzr
  414e2c:	bl	4039bc <ferror@plt+0x11c>
  414e30:	cbz	w0, 414e4c <ferror@plt+0x115ac>
  414e34:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414e38:	add	x1, x1, #0x2c9
  414e3c:	mov	w2, #0x5                   	// #5
  414e40:	mov	x0, xzr
  414e44:	bl	403700 <dcgettext@plt>
  414e48:	bl	4037a0 <printf@plt>
  414e4c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  414e50:	add	x1, x1, #0x31d
  414e54:	mov	w2, #0x5                   	// #5
  414e58:	mov	x0, xzr
  414e5c:	bl	403700 <dcgettext@plt>
  414e60:	bl	4037a0 <printf@plt>
  414e64:	ldr	w8, [x25, #1328]
  414e68:	cmp	w22, w8
  414e6c:	b.cs	4164e0 <ferror@plt+0x12c40>  // b.hs, b.nlast
  414e70:	mov	w20, wzr
  414e74:	mov	w25, #0x68                  	// #104
  414e78:	str	x28, [sp, #104]
  414e7c:	stur	x26, [x29, #-80]
  414e80:	cbnz	w21, 414ee0 <ferror@plt+0x11640>
  414e84:	ldr	x8, [x19, #1320]
  414e88:	madd	x9, x22, x25, x8
  414e8c:	ldr	w10, [x9, #72]!
  414e90:	cbz	w10, 414eac <ferror@plt+0x1160c>
  414e94:	mov	x11, xzr
  414e98:	str	w11, [x26, x11, lsl #2]
  414e9c:	ldr	w10, [x9]
  414ea0:	add	x11, x11, #0x1
  414ea4:	cmp	x11, x10
  414ea8:	b.cc	414e98 <ferror@plt+0x115f8>  // b.lo, b.ul, b.last
  414eac:	madd	x8, x22, x25, x8
  414eb0:	ldr	x9, [x8, #48]
  414eb4:	adrp	x11, 45a000 <_bfd_std_section+0x2110>
  414eb8:	adrp	x3, 421000 <ferror@plt+0x1d760>
  414ebc:	mov	w1, w10
  414ec0:	str	x9, [x11, #4048]
  414ec4:	ldr	x8, [x8, #56]
  414ec8:	adrp	x9, 45a000 <_bfd_std_section+0x2110>
  414ecc:	mov	w2, #0x4                   	// #4
  414ed0:	mov	x0, x26
  414ed4:	add	x3, x3, #0x1ac
  414ed8:	str	x8, [x9, #4056]
  414edc:	bl	4030e0 <qsort@plt>
  414ee0:	ldr	x8, [x19, #1320]
  414ee4:	madd	x9, x22, x25, x8
  414ee8:	ldr	w9, [x9, #72]
  414eec:	cbz	w9, 4164bc <ferror@plt+0x12c1c>
  414ef0:	mov	x27, xzr
  414ef4:	mov	w9, #0x1                   	// #1
  414ef8:	stur	w9, [x29, #-40]
  414efc:	mov	w9, w27
  414f00:	cbnz	w21, 414f0c <ferror@plt+0x1166c>
  414f04:	ldur	x9, [x29, #-80]
  414f08:	ldr	w9, [x9, x27, lsl #2]
  414f0c:	madd	x10, x22, x25, x8
  414f10:	ldr	x12, [x10, #48]
  414f14:	cbz	x27, 414f74 <ferror@plt+0x116d4>
  414f18:	sub	w10, w27, #0x1
  414f1c:	mov	w11, w10
  414f20:	cbnz	w21, 414f2c <ferror@plt+0x1168c>
  414f24:	ldur	x11, [x29, #-80]
  414f28:	ldr	w11, [x11, w10, uxtw #2]
  414f2c:	ldr	x11, [x12, w11, uxtw #3]
  414f30:	ldr	x26, [x12, w9, uxtw #3]
  414f34:	mov	w9, w9
  414f38:	cmp	x11, x26
  414f3c:	b.ne	414f7c <ferror@plt+0x116dc>  // b.any
  414f40:	madd	x12, x22, x25, x8
  414f44:	ldr	x12, [x12, #56]
  414f48:	cbnz	w21, 414f54 <ferror@plt+0x116b4>
  414f4c:	ldur	x13, [x29, #-80]
  414f50:	ldr	w10, [x13, w10, uxtw #2]
  414f54:	ldr	x10, [x12, w10, uxtw #3]
  414f58:	ldr	x12, [x12, x9, lsl #3]
  414f5c:	mov	x26, x11
  414f60:	cmp	x10, x12
  414f64:	b.ne	414f7c <ferror@plt+0x116dc>  // b.any
  414f68:	stur	w20, [x29, #-36]
  414f6c:	adrp	x19, 458000 <_bfd_std_section+0x110>
  414f70:	b	41527c <ferror@plt+0x119dc>
  414f74:	ldr	x26, [x12, w9, uxtw #3]
  414f78:	mov	w9, w9
  414f7c:	madd	x8, x22, x25, x8
  414f80:	ldp	x10, x11, [x8, #56]
  414f84:	ldr	x8, [x8, #24]
  414f88:	mov	w24, #0x68                  	// #104
  414f8c:	add	x21, x28, x26
  414f90:	ldr	x19, [x10, x9, lsl #3]
  414f94:	stur	x8, [x29, #-56]
  414f98:	ldr	w8, [x11, x9, lsl #2]
  414f9c:	cmn	x19, #0x1
  414fa0:	stur	w8, [x29, #-44]
  414fa4:	add	x8, x28, x19
  414fa8:	csel	x25, xzr, x8, eq  // eq = none
  414fac:	cbz	x25, 414fe4 <ferror@plt+0x11744>
  414fb0:	cmp	x25, x21
  414fb4:	b.cs	414fe4 <ferror@plt+0x11744>  // b.hs, b.nlast
  414fb8:	ldur	x0, [x29, #-72]
  414fbc:	sub	x1, x29, #0x20
  414fc0:	mov	w2, w22
  414fc4:	mov	x3, x21
  414fc8:	stur	x25, [x29, #-32]
  414fcc:	bl	421208 <ferror@plt+0x1d968>
  414fd0:	ldur	x8, [x29, #-24]
  414fd4:	cmp	x8, x25
  414fd8:	b.ne	414fe4 <ferror@plt+0x11744>  // b.any
  414fdc:	ldur	x8, [x29, #-32]
  414fe0:	stur	x8, [x29, #-24]
  414fe4:	mov	w9, #0x1                   	// #1
  414fe8:	cbz	w20, 415040 <ferror@plt+0x117a0>
  414fec:	ldur	w8, [x29, #-40]
  414ff0:	cbz	w8, 415040 <ferror@plt+0x117a0>
  414ff4:	ldur	x23, [x29, #-24]
  414ff8:	cmp	x23, x21
  414ffc:	b.cs	415014 <ferror@plt+0x11774>  // b.hs, b.nlast
  415000:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415004:	mov	w2, #0x5                   	// #5
  415008:	mov	x0, xzr
  41500c:	add	x1, x1, #0x358
  415010:	b	415028 <ferror@plt+0x11788>
  415014:	b.ls	415038 <ferror@plt+0x11798>  // b.plast
  415018:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41501c:	mov	w2, #0x5                   	// #5
  415020:	mov	x0, xzr
  415024:	add	x1, x1, #0x390
  415028:	bl	403700 <dcgettext@plt>
  41502c:	sub	x1, x23, x28
  415030:	mov	x2, x26
  415034:	bl	431394 <warn@@Base>
  415038:	ldur	x23, [x29, #-88]
  41503c:	mov	w9, w20
  415040:	cmp	x26, x23
  415044:	stp	x25, x21, [x29, #-32]
  415048:	stur	w9, [x29, #-36]
  41504c:	b.cs	415078 <ferror@plt+0x117d8>  // b.hs, b.nlast
  415050:	cmp	x19, x23
  415054:	b.cc	4150a0 <ferror@plt+0x11800>  // b.lo, b.ul, b.last
  415058:	cbz	x25, 4150a0 <ferror@plt+0x11800>
  41505c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415060:	mov	w2, #0x5                   	// #5
  415064:	mov	x0, xzr
  415068:	add	x1, x1, #0x3cc
  41506c:	bl	403700 <dcgettext@plt>
  415070:	mov	x1, x19
  415074:	b	415090 <ferror@plt+0x117f0>
  415078:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41507c:	mov	w2, #0x5                   	// #5
  415080:	mov	x0, xzr
  415084:	add	x1, x1, #0x3d1
  415088:	bl	403700 <dcgettext@plt>
  41508c:	mov	x1, x26
  415090:	bl	431394 <warn@@Base>
  415094:	ldur	w21, [x29, #-60]
  415098:	adrp	x19, 458000 <_bfd_std_section+0x110>
  41509c:	b	415278 <ferror@plt+0x119d8>
  4150a0:	ldur	x8, [x29, #-104]
  4150a4:	cbz	x8, 4150d0 <ferror@plt+0x11830>
  4150a8:	ldur	w8, [x29, #-108]
  4150ac:	adrp	x19, 458000 <_bfd_std_section+0x110>
  4150b0:	cbz	w8, 415134 <ferror@plt+0x11894>
  4150b4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4150b8:	mov	w2, #0x5                   	// #5
  4150bc:	mov	x0, xzr
  4150c0:	add	x1, x1, #0x407
  4150c4:	bl	403700 <dcgettext@plt>
  4150c8:	bl	431394 <warn@@Base>
  4150cc:	b	415210 <ferror@plt+0x11970>
  4150d0:	ldur	x8, [x29, #-72]
  4150d4:	adrp	x19, 458000 <_bfd_std_section+0x110>
  4150d8:	ldr	x9, [x8, #32]
  4150dc:	ldr	x10, [x8, #48]
  4150e0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4150e4:	ldr	w8, [x8, #1328]
  4150e8:	add	x10, x9, x10
  4150ec:	ldur	w9, [x29, #-108]
  4150f0:	cmp	x22, x8
  4150f4:	stur	x10, [x29, #-96]
  4150f8:	cbz	w9, 415180 <ferror@plt+0x118e0>
  4150fc:	b.cs	4151cc <ferror@plt+0x1192c>  // b.hs, b.nlast
  415100:	ldr	x8, [x19, #1320]
  415104:	madd	x8, x22, x24, x8
  415108:	ldr	w20, [x8]
  41510c:	sub	w9, w20, #0x2
  415110:	cmp	w9, #0x6
  415114:	b.ls	4152ac <ferror@plt+0x11a0c>  // b.plast
  415118:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41511c:	mov	w2, #0x5                   	// #5
  415120:	mov	x0, xzr
  415124:	add	x1, x1, #0x52a
  415128:	bl	403700 <dcgettext@plt>
  41512c:	mov	w1, w20
  415130:	b	415174 <ferror@plt+0x118d4>
  415134:	adrp	x8, 458000 <_bfd_std_section+0x110>
  415138:	ldr	w8, [x8, #1328]
  41513c:	cmp	x22, x8
  415140:	b.cs	4151e0 <ferror@plt+0x11940>  // b.hs, b.nlast
  415144:	ldr	x8, [x19, #1320]
  415148:	madd	x8, x22, x24, x8
  41514c:	ldr	w20, [x8]
  415150:	sub	w9, w20, #0x2
  415154:	cmp	w9, #0x6
  415158:	b.ls	4158c0 <ferror@plt+0x12020>  // b.plast
  41515c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415160:	mov	w2, #0x5                   	// #5
  415164:	mov	x0, xzr
  415168:	add	x1, x1, #0x52a
  41516c:	bl	403700 <dcgettext@plt>
  415170:	mov	w1, w20
  415174:	mov	w2, w22
  415178:	bl	431394 <warn@@Base>
  41517c:	b	415210 <ferror@plt+0x11970>
  415180:	b.cs	4151f4 <ferror@plt+0x11954>  // b.hs, b.nlast
  415184:	ldr	x8, [x19, #1320]
  415188:	madd	x9, x22, x24, x8
  41518c:	ldr	w8, [x9]
  415190:	str	x8, [sp, #96]
  415194:	sub	w8, w8, #0x2
  415198:	cmp	w8, #0x6
  41519c:	b.ls	4158f8 <ferror@plt+0x12058>  // b.plast
  4151a0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4151a4:	mov	w2, #0x5                   	// #5
  4151a8:	mov	x0, xzr
  4151ac:	add	x1, x1, #0x52a
  4151b0:	bl	403700 <dcgettext@plt>
  4151b4:	ldr	x1, [sp, #96]
  4151b8:	mov	w2, w22
  4151bc:	bl	431394 <warn@@Base>
  4151c0:	mov	x24, x25
  4151c4:	mov	x28, x21
  4151c8:	b	415940 <ferror@plt+0x120a0>
  4151cc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4151d0:	mov	w2, #0x5                   	// #5
  4151d4:	mov	x0, xzr
  4151d8:	add	x1, x1, #0x4f9
  4151dc:	b	415204 <ferror@plt+0x11964>
  4151e0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4151e4:	mov	w2, #0x5                   	// #5
  4151e8:	mov	x0, xzr
  4151ec:	add	x1, x1, #0x680
  4151f0:	b	415204 <ferror@plt+0x11964>
  4151f4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4151f8:	mov	w2, #0x5                   	// #5
  4151fc:	mov	x0, xzr
  415200:	add	x1, x1, #0x616
  415204:	bl	403700 <dcgettext@plt>
  415208:	mov	w1, w22
  41520c:	bl	431394 <warn@@Base>
  415210:	mov	x24, x25
  415214:	mov	x28, x21
  415218:	cmp	x25, x28
  41521c:	b.eq	4152a0 <ferror@plt+0x11a00>  // b.none
  415220:	ldur	w8, [x29, #-40]
  415224:	cbz	w8, 4152a0 <ferror@plt+0x11a00>
  415228:	cbz	x25, 4152a0 <ferror@plt+0x11a00>
  41522c:	cmp	x24, x21
  415230:	ldur	w21, [x29, #-60]
  415234:	b.eq	415254 <ferror@plt+0x119b4>  // b.none
  415238:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41523c:	mov	w2, #0x5                   	// #5
  415240:	mov	x0, xzr
  415244:	add	x1, x1, #0x422
  415248:	bl	403700 <dcgettext@plt>
  41524c:	bl	431394 <warn@@Base>
  415250:	stur	wzr, [x29, #-40]
  415254:	cbz	x25, 415274 <ferror@plt+0x119d4>
  415258:	cmp	x25, x28
  41525c:	b.ne	415274 <ferror@plt+0x119d4>  // b.any
  415260:	ldur	x0, [x29, #-72]
  415264:	sub	x1, x29, #0x18
  415268:	mov	w2, w22
  41526c:	mov	x3, x24
  415270:	bl	421208 <ferror@plt+0x1d968>
  415274:	ldr	x28, [sp, #104]
  415278:	mov	w25, #0x68                  	// #104
  41527c:	ldr	x8, [x19, #1320]
  415280:	add	x27, x27, #0x1
  415284:	madd	x9, x22, x25, x8
  415288:	ldr	w9, [x9, #72]
  41528c:	cmp	x27, x9
  415290:	ldur	w9, [x29, #-36]
  415294:	mov	w20, w9
  415298:	b.cc	414efc <ferror@plt+0x1165c>  // b.lo, b.ul, b.last
  41529c:	b	4164c0 <ferror@plt+0x12c20>
  4152a0:	ldur	w21, [x29, #-60]
  4152a4:	cbnz	x25, 415258 <ferror@plt+0x119b8>
  4152a8:	b	415274 <ferror@plt+0x119d4>
  4152ac:	ldr	x19, [x8, #16]
  4152b0:	ldp	w24, w28, [x8, #4]
  4152b4:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4152b8:	add	x0, x0, #0x4d1
  4152bc:	mov	x1, x26
  4152c0:	bl	4037a0 <printf@plt>
  4152c4:	ldur	x12, [x29, #-96]
  4152c8:	cmp	x21, x12
  4152cc:	b.cs	415914 <ferror@plt+0x12074>  // b.hs, b.nlast
  4152d0:	str	w24, [sp, #72]
  4152d4:	str	x19, [sp, #80]
  4152d8:	sub	x8, x26, x21
  4152dc:	mov	x19, x21
  4152e0:	mov	x24, x25
  4152e4:	str	w20, [sp, #88]
  4152e8:	stur	x8, [x29, #-56]
  4152ec:	str	w28, [sp, #96]
  4152f0:	add	x28, x19, #0x1
  4152f4:	cmp	x28, x12
  4152f8:	b.cs	415304 <ferror@plt+0x11a64>  // b.hs, b.nlast
  4152fc:	mov	w1, #0x1                   	// #1
  415300:	b	415320 <ferror@plt+0x11a80>
  415304:	sub	w1, w12, w19
  415308:	sub	w8, w1, #0x1
  41530c:	cmp	w8, #0x7
  415310:	b.ls	415320 <ferror@plt+0x11a80>  // b.plast
  415314:	mov	w23, wzr
  415318:	cbnz	x24, 41533c <ferror@plt+0x11a9c>
  41531c:	b	415448 <ferror@plt+0x11ba8>
  415320:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  415324:	ldr	x8, [x8, #696]
  415328:	mov	x0, x19
  41532c:	blr	x8
  415330:	ldur	x12, [x29, #-96]
  415334:	mov	x23, x0
  415338:	cbz	x24, 415448 <ferror@plt+0x11ba8>
  41533c:	sub	w8, w23, #0x2
  415340:	cmp	w8, #0x2
  415344:	b.hi	415448 <ferror@plt+0x11ba8>  // b.pmore
  415348:	add	x8, x26, x24
  41534c:	sub	x8, x8, x21
  415350:	sub	x3, x29, #0xc
  415354:	sub	x4, x29, #0x10
  415358:	mov	x0, x24
  41535c:	mov	x1, x12
  415360:	mov	w2, wzr
  415364:	str	x8, [sp, #64]
  415368:	bl	40abec <ferror@plt+0x734c>
  41536c:	ldp	w8, w9, [x29, #-16]
  415370:	mov	x10, x24
  415374:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415378:	mov	x24, x0
  41537c:	add	x20, x10, x9
  415380:	add	x1, x1, #0xc61
  415384:	tbnz	w8, #0, 415394 <ferror@plt+0x11af4>
  415388:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41538c:	add	x1, x1, #0xc72
  415390:	tbz	w8, #1, 4153a4 <ferror@plt+0x11b04>
  415394:	mov	w2, #0x5                   	// #5
  415398:	mov	x0, xzr
  41539c:	bl	403700 <dcgettext@plt>
  4153a0:	bl	4312d0 <error@@Base>
  4153a4:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4153a8:	mov	w1, #0xf                   	// #15
  4153ac:	add	x0, x0, #0x4f1
  4153b0:	mov	x2, x24
  4153b4:	bl	4037a0 <printf@plt>
  4153b8:	ldur	x1, [x29, #-96]
  4153bc:	sub	x3, x29, #0xc
  4153c0:	sub	x4, x29, #0x10
  4153c4:	mov	x0, x20
  4153c8:	mov	w2, wzr
  4153cc:	bl	40abec <ferror@plt+0x734c>
  4153d0:	ldp	w8, w9, [x29, #-16]
  4153d4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4153d8:	mov	x24, x0
  4153dc:	add	x1, x1, #0xc61
  4153e0:	add	x20, x20, x9
  4153e4:	tbnz	w8, #0, 4153f4 <ferror@plt+0x11b54>
  4153e8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4153ec:	add	x1, x1, #0xc72
  4153f0:	tbz	w8, #1, 415404 <ferror@plt+0x11b64>
  4153f4:	mov	w2, #0x5                   	// #5
  4153f8:	mov	x0, xzr
  4153fc:	bl	403700 <dcgettext@plt>
  415400:	bl	4312d0 <error@@Base>
  415404:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415408:	mov	w1, #0xf                   	// #15
  41540c:	add	x0, x0, #0x4f1
  415410:	mov	x2, x24
  415414:	bl	4037a0 <printf@plt>
  415418:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41541c:	mov	w2, #0x5                   	// #5
  415420:	mov	x0, xzr
  415424:	add	x1, x1, #0x59b
  415428:	bl	403700 <dcgettext@plt>
  41542c:	ldr	x1, [sp, #64]
  415430:	adrp	x3, 436000 <warn@@Base+0x4c6c>
  415434:	mov	w2, #0x8                   	// #8
  415438:	add	x3, x3, #0x850
  41543c:	bl	4037a0 <printf@plt>
  415440:	ldur	x12, [x29, #-96]
  415444:	mov	x24, x20
  415448:	cmp	w23, #0x4
  41544c:	b.hi	416404 <ferror@plt+0x12b64>  // b.pmore
  415450:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  415454:	mov	w8, w23
  415458:	add	x11, x11, #0xad8
  41545c:	adr	x9, 41546c <ferror@plt+0x11bcc>
  415460:	ldrh	w10, [x11, x8, lsl #1]
  415464:	add	x9, x9, x10, lsl #2
  415468:	br	x9
  41546c:	sub	x3, x29, #0xc
  415470:	sub	x4, x29, #0x10
  415474:	mov	x0, x28
  415478:	mov	x1, x12
  41547c:	mov	w2, wzr
  415480:	bl	40abec <ferror@plt+0x734c>
  415484:	ldp	w8, w9, [x29, #-16]
  415488:	mov	x20, x0
  41548c:	lsr	x10, x0, #32
  415490:	cbz	x10, 41549c <ferror@plt+0x11bfc>
  415494:	orr	w8, w8, #0x2
  415498:	stur	w8, [x29, #-16]
  41549c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4154a0:	add	x19, x28, x9
  4154a4:	add	x1, x1, #0xc61
  4154a8:	tbnz	w8, #0, 4154b8 <ferror@plt+0x11c18>
  4154ac:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4154b0:	add	x1, x1, #0xc72
  4154b4:	tbz	w8, #1, 4154c8 <ferror@plt+0x11c28>
  4154b8:	mov	w2, #0x5                   	// #5
  4154bc:	mov	x0, xzr
  4154c0:	bl	403700 <dcgettext@plt>
  4154c4:	bl	4312d0 <error@@Base>
  4154c8:	adrp	x23, 45a000 <_bfd_std_section+0x2110>
  4154cc:	add	x23, x23, #0xfe0
  4154d0:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  4154d4:	mov	w1, #0xf                   	// #15
  4154d8:	mov	x0, x23
  4154dc:	add	x2, x2, #0xb51
  4154e0:	mov	w3, w20
  4154e4:	bl	403150 <snprintf@plt>
  4154e8:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4154ec:	mov	w1, #0x8                   	// #8
  4154f0:	add	x0, x0, #0x5b4
  4154f4:	mov	x2, x23
  4154f8:	bl	4037a0 <printf@plt>
  4154fc:	cmp	x24, #0x0
  415500:	mov	w8, #0x15                  	// #21
  415504:	mov	w9, #0x9                   	// #9
  415508:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  41550c:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  415510:	csel	w1, w9, w8, eq  // eq = none
  415514:	add	x0, x0, #0x70c
  415518:	add	x2, x2, #0x850
  41551c:	bl	4037a0 <printf@plt>
  415520:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415524:	mov	w2, #0x5                   	// #5
  415528:	mov	x0, xzr
  41552c:	add	x1, x1, #0x5c8
  415530:	bl	403700 <dcgettext@plt>
  415534:	bl	4037a0 <printf@plt>
  415538:	b	415898 <ferror@plt+0x11ff8>
  41553c:	sub	x3, x29, #0xc
  415540:	sub	x4, x29, #0x10
  415544:	mov	x0, x28
  415548:	mov	x1, x12
  41554c:	mov	w2, wzr
  415550:	bl	40abec <ferror@plt+0x734c>
  415554:	ldp	w8, w9, [x29, #-16]
  415558:	mov	x20, x0
  41555c:	lsr	x10, x0, #32
  415560:	add	x19, x28, x9
  415564:	cbz	x10, 415570 <ferror@plt+0x11cd0>
  415568:	orr	w8, w8, #0x2
  41556c:	stur	w8, [x29, #-16]
  415570:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415574:	add	x1, x1, #0xc61
  415578:	tbnz	w8, #0, 415588 <ferror@plt+0x11ce8>
  41557c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415580:	add	x1, x1, #0xc72
  415584:	tbz	w8, #1, 415598 <ferror@plt+0x11cf8>
  415588:	mov	w2, #0x5                   	// #5
  41558c:	mov	x0, xzr
  415590:	bl	403700 <dcgettext@plt>
  415594:	bl	4312d0 <error@@Base>
  415598:	adrp	x23, 45a000 <_bfd_std_section+0x2110>
  41559c:	add	x23, x23, #0xfe0
  4155a0:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  4155a4:	mov	w1, #0xf                   	// #15
  4155a8:	mov	x0, x23
  4155ac:	add	x2, x2, #0xb51
  4155b0:	mov	w3, w20
  4155b4:	bl	403150 <snprintf@plt>
  4155b8:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4155bc:	mov	w1, #0x8                   	// #8
  4155c0:	add	x0, x0, #0x5b4
  4155c4:	mov	x2, x23
  4155c8:	bl	4037a0 <printf@plt>
  4155cc:	ldur	x1, [x29, #-96]
  4155d0:	sub	x3, x29, #0xc
  4155d4:	sub	x4, x29, #0x10
  4155d8:	mov	x0, x19
  4155dc:	mov	w2, wzr
  4155e0:	bl	40abec <ferror@plt+0x734c>
  4155e4:	ldp	w8, w9, [x29, #-16]
  4155e8:	mov	x20, x0
  4155ec:	lsr	x10, x0, #32
  4155f0:	cbz	x10, 4155fc <ferror@plt+0x11d5c>
  4155f4:	orr	w8, w8, #0x2
  4155f8:	stur	w8, [x29, #-16]
  4155fc:	ldur	x23, [x29, #-88]
  415600:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415604:	mov	x28, x24
  415608:	add	x19, x19, x9
  41560c:	add	x1, x1, #0xc61
  415610:	tbnz	w8, #0, 415620 <ferror@plt+0x11d80>
  415614:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415618:	add	x1, x1, #0xc72
  41561c:	tbz	w8, #1, 415630 <ferror@plt+0x11d90>
  415620:	mov	w2, #0x5                   	// #5
  415624:	mov	x0, xzr
  415628:	bl	403700 <dcgettext@plt>
  41562c:	bl	4312d0 <error@@Base>
  415630:	adrp	x24, 45a000 <_bfd_std_section+0x2110>
  415634:	add	x24, x24, #0xfe0
  415638:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  41563c:	mov	w1, #0xf                   	// #15
  415640:	mov	x0, x24
  415644:	add	x2, x2, #0xb51
  415648:	mov	w3, w20
  41564c:	bl	403150 <snprintf@plt>
  415650:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415654:	mov	w1, #0x8                   	// #8
  415658:	add	x0, x0, #0x5b4
  41565c:	mov	x2, x24
  415660:	bl	4037a0 <printf@plt>
  415664:	mov	x24, x28
  415668:	ldur	x9, [x29, #-96]
  41566c:	ldr	w28, [sp, #96]
  415670:	b	4157e0 <ferror@plt+0x11f40>
  415674:	sub	x3, x29, #0xc
  415678:	sub	x4, x29, #0x10
  41567c:	mov	x0, x28
  415680:	mov	x1, x12
  415684:	mov	w2, wzr
  415688:	bl	40abec <ferror@plt+0x734c>
  41568c:	ldp	w8, w9, [x29, #-16]
  415690:	mov	x19, x0
  415694:	lsr	x10, x0, #32
  415698:	cbz	x10, 4156a4 <ferror@plt+0x11e04>
  41569c:	orr	w8, w8, #0x2
  4156a0:	stur	w8, [x29, #-16]
  4156a4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4156a8:	add	x20, x28, x9
  4156ac:	add	x1, x1, #0xc61
  4156b0:	tbnz	w8, #0, 4156c0 <ferror@plt+0x11e20>
  4156b4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4156b8:	add	x1, x1, #0xc72
  4156bc:	tbz	w8, #1, 4156d0 <ferror@plt+0x11e30>
  4156c0:	mov	w2, #0x5                   	// #5
  4156c4:	mov	x0, xzr
  4156c8:	bl	403700 <dcgettext@plt>
  4156cc:	bl	4312d0 <error@@Base>
  4156d0:	adrp	x23, 45a000 <_bfd_std_section+0x2110>
  4156d4:	add	x23, x23, #0xfe0
  4156d8:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  4156dc:	mov	w1, #0xf                   	// #15
  4156e0:	mov	x0, x23
  4156e4:	add	x2, x2, #0xb51
  4156e8:	mov	w3, w19
  4156ec:	bl	403150 <snprintf@plt>
  4156f0:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4156f4:	mov	w1, #0x8                   	// #8
  4156f8:	add	x0, x0, #0x5b4
  4156fc:	mov	x2, x23
  415700:	bl	4037a0 <printf@plt>
  415704:	ldur	x8, [x29, #-96]
  415708:	ldr	w28, [sp, #96]
  41570c:	add	x19, x20, #0x4
  415710:	cmp	x19, x8
  415714:	b.cs	415734 <ferror@plt+0x11e94>  // b.hs, b.nlast
  415718:	ldur	x23, [x29, #-88]
  41571c:	b	415794 <ferror@plt+0x11ef4>
  415720:	add	x20, x19, #0x5
  415724:	cmp	x20, x12
  415728:	b.cs	41573c <ferror@plt+0x11e9c>  // b.hs, b.nlast
  41572c:	mov	w1, #0x4                   	// #4
  415730:	b	41575c <ferror@plt+0x11ebc>
  415734:	ldur	x23, [x29, #-88]
  415738:	b	41579c <ferror@plt+0x11efc>
  41573c:	cmp	x28, x12
  415740:	b.cs	415754 <ferror@plt+0x11eb4>  // b.hs, b.nlast
  415744:	sub	w1, w12, w28
  415748:	sub	w8, w1, #0x1
  41574c:	cmp	w8, #0x7
  415750:	b.ls	41575c <ferror@plt+0x11ebc>  // b.plast
  415754:	mov	w1, wzr
  415758:	b	415770 <ferror@plt+0x11ed0>
  41575c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  415760:	ldr	x8, [x8, #696]
  415764:	mov	x0, x28
  415768:	blr	x8
  41576c:	mov	x1, x0
  415770:	ldur	x23, [x29, #-88]
  415774:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415778:	add	x0, x0, #0x5e8
  41577c:	bl	4037a0 <printf@plt>
  415780:	ldur	x8, [x29, #-96]
  415784:	ldr	w28, [sp, #96]
  415788:	add	x19, x19, #0x9
  41578c:	cmp	x19, x8
  415790:	b.cs	41579c <ferror@plt+0x11efc>  // b.hs, b.nlast
  415794:	mov	w1, #0x4                   	// #4
  415798:	b	4157bc <ferror@plt+0x11f1c>
  41579c:	cmp	x20, x8
  4157a0:	b.cs	4157b4 <ferror@plt+0x11f14>  // b.hs, b.nlast
  4157a4:	sub	w1, w8, w20
  4157a8:	sub	w8, w1, #0x1
  4157ac:	cmp	w8, #0x7
  4157b0:	b.ls	4157bc <ferror@plt+0x11f1c>  // b.plast
  4157b4:	mov	w1, wzr
  4157b8:	b	4157d0 <ferror@plt+0x11f30>
  4157bc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4157c0:	ldr	x8, [x8, #696]
  4157c4:	mov	x0, x20
  4157c8:	blr	x8
  4157cc:	mov	x1, x0
  4157d0:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4157d4:	add	x0, x0, #0x5e8
  4157d8:	bl	4037a0 <printf@plt>
  4157dc:	ldur	x9, [x29, #-96]
  4157e0:	add	x20, x19, #0x2
  4157e4:	cmp	x20, x9
  4157e8:	b.hi	41591c <ferror@plt+0x1207c>  // b.pmore
  4157ec:	b.cs	41580c <ferror@plt+0x11f6c>  // b.hs, b.nlast
  4157f0:	mov	w1, #0x2                   	// #2
  4157f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4157f8:	ldr	x8, [x8, #696]
  4157fc:	mov	x0, x19
  415800:	blr	x8
  415804:	ldur	x9, [x29, #-96]
  415808:	b	415828 <ferror@plt+0x11f88>
  41580c:	cmp	x19, x9
  415810:	b.cs	415824 <ferror@plt+0x11f84>  // b.hs, b.nlast
  415814:	sub	w1, w9, w19
  415818:	sub	w8, w1, #0x1
  41581c:	cmp	w8, #0x7
  415820:	b.ls	4157f4 <ferror@plt+0x11f54>  // b.plast
  415824:	mov	x0, xzr
  415828:	add	x19, x20, w0, uxth
  41582c:	cmp	x19, x9
  415830:	b.hi	4163d0 <ferror@plt+0x12b30>  // b.pmore
  415834:	and	x23, x0, #0xffff
  415838:	mov	w0, #0x28                  	// #40
  41583c:	bl	403800 <putchar@plt>
  415840:	ldr	w1, [sp, #88]
  415844:	ldr	w2, [sp, #72]
  415848:	ldr	x5, [sp, #80]
  41584c:	ldur	x6, [x29, #-72]
  415850:	mov	x0, x20
  415854:	mov	w3, w28
  415858:	mov	x4, x23
  41585c:	bl	41d974 <ferror@plt+0x1a0d4>
  415860:	mov	w20, w0
  415864:	mov	w0, #0x29                  	// #41
  415868:	bl	403800 <putchar@plt>
  41586c:	ldur	w8, [x29, #-44]
  415870:	cbnz	w8, 415890 <ferror@plt+0x11ff0>
  415874:	cbz	w20, 415890 <ferror@plt+0x11ff0>
  415878:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41587c:	mov	w2, #0x5                   	// #5
  415880:	mov	x0, xzr
  415884:	add	x1, x1, #0x669
  415888:	bl	403700 <dcgettext@plt>
  41588c:	bl	4037a0 <printf@plt>
  415890:	mov	w0, #0xa                   	// #10
  415894:	bl	403800 <putchar@plt>
  415898:	ldur	x8, [x29, #-56]
  41589c:	ldur	x23, [x29, #-88]
  4158a0:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4158a4:	add	x0, x0, #0x4d1
  4158a8:	add	x1, x8, x19
  4158ac:	bl	4037a0 <printf@plt>
  4158b0:	ldur	x12, [x29, #-96]
  4158b4:	cmp	x19, x12
  4158b8:	b.cc	4152f0 <ferror@plt+0x11a50>  // b.lo, b.ul, b.last
  4158bc:	b	41591c <ferror@plt+0x1207c>
  4158c0:	ldur	x10, [x29, #-72]
  4158c4:	add	x28, x21, #0x1
  4158c8:	ldr	x9, [x10, #32]
  4158cc:	ldr	x10, [x10, #48]
  4158d0:	add	x19, x9, x10
  4158d4:	cmp	x28, x19
  4158d8:	b.ls	415948 <ferror@plt+0x120a8>  // b.plast
  4158dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4158e0:	str	x8, [sp, #96]
  4158e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4158e8:	mov	x24, x25
  4158ec:	mov	x23, x21
  4158f0:	stur	x8, [x29, #-96]
  4158f4:	b	415ec0 <ferror@plt+0x12620>
  4158f8:	ldr	x8, [sp, #96]
  4158fc:	add	x8, x21, x8, lsl #1
  415900:	cmp	x8, x10
  415904:	b.ls	415ee4 <ferror@plt+0x12644>  // b.plast
  415908:	mov	x24, x25
  41590c:	mov	x28, x21
  415910:	b	416358 <ferror@plt+0x12ab8>
  415914:	mov	x24, x25
  415918:	mov	x19, x21
  41591c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415920:	mov	w2, #0x5                   	// #5
  415924:	mov	x0, xzr
  415928:	add	x1, x1, #0x560
  41592c:	bl	403700 <dcgettext@plt>
  415930:	mov	x1, x26
  415934:	bl	431394 <warn@@Base>
  415938:	stp	x24, x19, [x29, #-32]
  41593c:	mov	x28, x19
  415940:	adrp	x19, 458000 <_bfd_std_section+0x110>
  415944:	b	415218 <ferror@plt+0x11978>
  415948:	ldr	x9, [x8, #16]
  41594c:	mov	x23, x21
  415950:	mov	x24, x25
  415954:	str	x9, [sp, #32]
  415958:	ldp	w9, w8, [x8, #4]
  41595c:	str	x19, [sp, #40]
  415960:	str	w8, [sp, #16]
  415964:	lsl	w8, w20, #1
  415968:	sub	w8, w8, #0x1
  41596c:	str	w8, [sp, #80]
  415970:	sub	x8, x26, x21
  415974:	stp	x20, x8, [sp, #48]
  415978:	mov	x8, #0xffffffffffffffff    	// #-1
  41597c:	stur	x8, [x29, #-96]
  415980:	mov	x8, #0xffffffffffffffff    	// #-1
  415984:	str	w9, [sp, #28]
  415988:	str	x8, [sp, #96]
  41598c:	ldr	x8, [sp, #56]
  415990:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415994:	add	x0, x0, #0x4d1
  415998:	add	x1, x8, x23
  41599c:	bl	4037a0 <printf@plt>
  4159a0:	cmp	x28, x19
  4159a4:	b.cs	4159b0 <ferror@plt+0x12110>  // b.hs, b.nlast
  4159a8:	mov	w1, #0x1                   	// #1
  4159ac:	b	4159c8 <ferror@plt+0x12128>
  4159b0:	cmp	x23, x19
  4159b4:	b.cs	41637c <ferror@plt+0x12adc>  // b.hs, b.nlast
  4159b8:	sub	w1, w19, w23
  4159bc:	sub	w8, w1, #0x1
  4159c0:	cmp	w8, #0x7
  4159c4:	b.hi	41637c <ferror@plt+0x12adc>  // b.pmore
  4159c8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4159cc:	ldr	x8, [x8, #696]
  4159d0:	mov	x0, x23
  4159d4:	blr	x8
  4159d8:	mov	x20, x0
  4159dc:	cbz	x24, 415adc <ferror@plt+0x1223c>
  4159e0:	cmp	w20, #0x4
  4159e4:	b.ne	415adc <ferror@plt+0x1223c>  // b.any
  4159e8:	add	x8, x26, x24
  4159ec:	sub	x3, x29, #0xc
  4159f0:	sub	x4, x29, #0x10
  4159f4:	mov	x0, x24
  4159f8:	mov	x1, x19
  4159fc:	mov	w2, wzr
  415a00:	sub	x23, x8, x21
  415a04:	bl	40abec <ferror@plt+0x734c>
  415a08:	ldp	w8, w9, [x29, #-16]
  415a0c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415a10:	add	x1, x1, #0xc61
  415a14:	stur	x0, [x29, #-96]
  415a18:	add	x20, x24, x9
  415a1c:	tbnz	w8, #0, 415a2c <ferror@plt+0x1218c>
  415a20:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415a24:	add	x1, x1, #0xc72
  415a28:	tbz	w8, #1, 415a3c <ferror@plt+0x1219c>
  415a2c:	mov	w2, #0x5                   	// #5
  415a30:	mov	x0, xzr
  415a34:	bl	403700 <dcgettext@plt>
  415a38:	bl	4312d0 <error@@Base>
  415a3c:	ldr	w1, [sp, #80]
  415a40:	ldur	x2, [x29, #-96]
  415a44:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415a48:	add	x0, x0, #0x4f1
  415a4c:	bl	4037a0 <printf@plt>
  415a50:	sub	x3, x29, #0xc
  415a54:	sub	x4, x29, #0x10
  415a58:	mov	x0, x20
  415a5c:	mov	x1, x19
  415a60:	mov	w2, wzr
  415a64:	bl	40abec <ferror@plt+0x734c>
  415a68:	ldp	w8, w9, [x29, #-16]
  415a6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415a70:	add	x1, x1, #0xc61
  415a74:	str	x0, [sp, #96]
  415a78:	add	x24, x20, x9
  415a7c:	tbnz	w8, #0, 415a8c <ferror@plt+0x121ec>
  415a80:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415a84:	add	x1, x1, #0xc72
  415a88:	tbz	w8, #1, 415a9c <ferror@plt+0x121fc>
  415a8c:	mov	w2, #0x5                   	// #5
  415a90:	mov	x0, xzr
  415a94:	bl	403700 <dcgettext@plt>
  415a98:	bl	4312d0 <error@@Base>
  415a9c:	ldr	w1, [sp, #80]
  415aa0:	ldr	x2, [sp, #96]
  415aa4:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415aa8:	add	x0, x0, #0x4f1
  415aac:	bl	4037a0 <printf@plt>
  415ab0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415ab4:	mov	w2, #0x5                   	// #5
  415ab8:	mov	x0, xzr
  415abc:	add	x1, x1, #0x59b
  415ac0:	bl	403700 <dcgettext@plt>
  415ac4:	adrp	x3, 436000 <warn@@Base+0x4c6c>
  415ac8:	mov	w2, #0x8                   	// #8
  415acc:	mov	x1, x23
  415ad0:	add	x3, x3, #0x850
  415ad4:	bl	4037a0 <printf@plt>
  415ad8:	b	415b00 <ferror@plt+0x12260>
  415adc:	cmp	w20, #0x9
  415ae0:	b.hi	416474 <ferror@plt+0x12bd4>  // b.pmore
  415ae4:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  415ae8:	mov	w8, w20
  415aec:	add	x11, x11, #0xae2
  415af0:	adr	x9, 415b00 <ferror@plt+0x12260>
  415af4:	ldrh	w10, [x11, x8, lsl #1]
  415af8:	add	x9, x9, x10, lsl #2
  415afc:	br	x9
  415b00:	sub	x3, x29, #0xc
  415b04:	sub	x4, x29, #0x10
  415b08:	mov	x0, x28
  415b0c:	mov	x1, x19
  415b10:	mov	w2, wzr
  415b14:	str	x24, [sp, #72]
  415b18:	bl	40abec <ferror@plt+0x734c>
  415b1c:	ldp	w8, w9, [x29, #-16]
  415b20:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415b24:	mov	x23, x0
  415b28:	add	x1, x1, #0xc61
  415b2c:	add	x20, x28, x9
  415b30:	tbnz	w8, #0, 415b40 <ferror@plt+0x122a0>
  415b34:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415b38:	add	x1, x1, #0xc72
  415b3c:	tbz	w8, #1, 415b50 <ferror@plt+0x122b0>
  415b40:	mov	w2, #0x5                   	// #5
  415b44:	mov	x0, xzr
  415b48:	bl	403700 <dcgettext@plt>
  415b4c:	bl	4312d0 <error@@Base>
  415b50:	sub	x3, x29, #0xc
  415b54:	sub	x4, x29, #0x10
  415b58:	mov	x0, x20
  415b5c:	mov	x1, x19
  415b60:	mov	w2, wzr
  415b64:	bl	40abec <ferror@plt+0x734c>
  415b68:	ldp	w8, w9, [x29, #-16]
  415b6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415b70:	add	x1, x1, #0xc61
  415b74:	str	x0, [sp, #88]
  415b78:	add	x28, x20, x9
  415b7c:	tbnz	w8, #0, 415b8c <ferror@plt+0x122ec>
  415b80:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415b84:	add	x1, x1, #0xc72
  415b88:	tbz	w8, #1, 415b9c <ferror@plt+0x122fc>
  415b8c:	mov	w2, #0x5                   	// #5
  415b90:	mov	x0, xzr
  415b94:	bl	403700 <dcgettext@plt>
  415b98:	bl	4312d0 <error@@Base>
  415b9c:	add	x8, x28, #0x2
  415ba0:	cmp	x8, x19
  415ba4:	b.hi	4163dc <ferror@plt+0x12b3c>  // b.pmore
  415ba8:	sub	x3, x29, #0xc
  415bac:	sub	x4, x29, #0x10
  415bb0:	mov	x0, x28
  415bb4:	mov	x1, x19
  415bb8:	mov	w2, wzr
  415bbc:	bl	40abec <ferror@plt+0x734c>
  415bc0:	ldp	w8, w9, [x29, #-16]
  415bc4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415bc8:	add	x1, x1, #0xc61
  415bcc:	str	x0, [sp, #64]
  415bd0:	add	x28, x28, x9
  415bd4:	tbnz	w8, #0, 415be4 <ferror@plt+0x12344>
  415bd8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415bdc:	add	x1, x1, #0xc72
  415be0:	tbz	w8, #1, 415bf4 <ferror@plt+0x12354>
  415be4:	mov	w2, #0x5                   	// #5
  415be8:	mov	x0, xzr
  415bec:	bl	403700 <dcgettext@plt>
  415bf0:	bl	4312d0 <error@@Base>
  415bf4:	ldur	x19, [x29, #-56]
  415bf8:	mov	x24, x23
  415bfc:	mov	x0, xzr
  415c00:	add	x1, x23, x19
  415c04:	ldr	x23, [sp, #48]
  415c08:	mov	w2, w23
  415c0c:	bl	41aa68 <ferror@plt+0x171c8>
  415c10:	adrp	x20, 43b000 <warn@@Base+0x9c6c>
  415c14:	add	x20, x20, #0xf18
  415c18:	mov	x1, x0
  415c1c:	mov	x0, x20
  415c20:	bl	4037a0 <printf@plt>
  415c24:	ldr	x8, [sp, #88]
  415c28:	mov	x0, xzr
  415c2c:	mov	w2, w23
  415c30:	add	x1, x8, x19
  415c34:	bl	41aa68 <ferror@plt+0x171c8>
  415c38:	mov	x1, x0
  415c3c:	mov	x0, x20
  415c40:	bl	4037a0 <printf@plt>
  415c44:	mov	w0, #0x28                  	// #40
  415c48:	bl	403800 <putchar@plt>
  415c4c:	mov	w1, w23
  415c50:	ldr	x23, [sp, #64]
  415c54:	ldr	w2, [sp, #28]
  415c58:	ldr	w3, [sp, #16]
  415c5c:	ldr	x5, [sp, #32]
  415c60:	ldur	x6, [x29, #-72]
  415c64:	mov	x0, x28
  415c68:	mov	x4, x23
  415c6c:	bl	41d974 <ferror@plt+0x1a0d4>
  415c70:	mov	w20, w0
  415c74:	mov	w0, #0x29                  	// #41
  415c78:	bl	403800 <putchar@plt>
  415c7c:	ldur	w8, [x29, #-44]
  415c80:	cbnz	w8, 415ca0 <ferror@plt+0x12400>
  415c84:	cbz	w20, 415ca0 <ferror@plt+0x12400>
  415c88:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  415c8c:	mov	w2, #0x5                   	// #5
  415c90:	mov	x0, xzr
  415c94:	add	x1, x1, #0x669
  415c98:	bl	403700 <dcgettext@plt>
  415c9c:	bl	4037a0 <printf@plt>
  415ca0:	ldur	x8, [x29, #-96]
  415ca4:	ldr	x9, [sp, #96]
  415ca8:	ldr	x19, [sp, #40]
  415cac:	cmp	x8, x9
  415cb0:	b.ne	415ce4 <ferror@plt+0x12444>  // b.any
  415cb4:	ldr	x8, [sp, #88]
  415cb8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415cbc:	add	x1, x1, #0x661
  415cc0:	cmp	x24, x8
  415cc4:	b.ne	415ce4 <ferror@plt+0x12444>  // b.any
  415cc8:	mov	w2, #0x5                   	// #5
  415ccc:	mov	x0, xzr
  415cd0:	bl	403700 <dcgettext@plt>
  415cd4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  415cd8:	ldr	x1, [x8, #3816]
  415cdc:	bl	402fe0 <fputs@plt>
  415ce0:	b	415d14 <ferror@plt+0x12474>
  415ce4:	ldur	x8, [x29, #-96]
  415ce8:	ldr	x9, [sp, #96]
  415cec:	cmp	x8, x9
  415cf0:	ldr	x9, [sp, #88]
  415cf4:	cset	w8, hi  // hi = pmore
  415cf8:	cmp	x24, x9
  415cfc:	cset	w9, eq  // eq = none
  415d00:	b.hi	415e5c <ferror@plt+0x125bc>  // b.pmore
  415d04:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415d08:	and	w8, w8, w9
  415d0c:	add	x1, x1, #0x671
  415d10:	cbnz	w8, 415cc8 <ferror@plt+0x12428>
  415d14:	mov	w0, #0xa                   	// #10
  415d18:	bl	403800 <putchar@plt>
  415d1c:	ldr	x24, [sp, #72]
  415d20:	mov	x8, #0xffffffffffffffff    	// #-1
  415d24:	add	x23, x28, x23
  415d28:	str	x8, [sp, #96]
  415d2c:	mov	x8, #0xffffffffffffffff    	// #-1
  415d30:	stur	x8, [x29, #-96]
  415d34:	b	415eb4 <ferror@plt+0x12614>
  415d38:	ldr	x8, [sp, #48]
  415d3c:	add	x23, x28, x8
  415d40:	cmp	x23, x19
  415d44:	mov	w1, w8
  415d48:	b.cc	415d58 <ferror@plt+0x124b8>  // b.lo, b.ul, b.last
  415d4c:	cmp	x28, x19
  415d50:	b.cs	415d64 <ferror@plt+0x124c4>  // b.hs, b.nlast
  415d54:	sub	w1, w19, w28
  415d58:	sub	w8, w1, #0x1
  415d5c:	cmp	w8, #0x7
  415d60:	b.ls	415e68 <ferror@plt+0x125c8>  // b.plast
  415d64:	mov	x1, xzr
  415d68:	b	415e7c <ferror@plt+0x125dc>
  415d6c:	cbz	x24, 415d88 <ferror@plt+0x124e8>
  415d70:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415d74:	mov	w2, #0x5                   	// #5
  415d78:	mov	x0, xzr
  415d7c:	add	x1, x1, #0x6c0
  415d80:	bl	403700 <dcgettext@plt>
  415d84:	bl	4037a0 <printf@plt>
  415d88:	sub	x3, x29, #0xc
  415d8c:	sub	x4, x29, #0x10
  415d90:	mov	x0, x28
  415d94:	mov	x1, x19
  415d98:	mov	w2, wzr
  415d9c:	bl	40abec <ferror@plt+0x734c>
  415da0:	ldp	w8, w9, [x29, #-16]
  415da4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415da8:	add	x1, x1, #0xc61
  415dac:	stur	x0, [x29, #-96]
  415db0:	add	x20, x28, x9
  415db4:	tbnz	w8, #0, 415dc4 <ferror@plt+0x12524>
  415db8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415dbc:	add	x1, x1, #0xc72
  415dc0:	tbz	w8, #1, 415dd4 <ferror@plt+0x12534>
  415dc4:	mov	w2, #0x5                   	// #5
  415dc8:	mov	x0, xzr
  415dcc:	bl	403700 <dcgettext@plt>
  415dd0:	bl	4312d0 <error@@Base>
  415dd4:	ldr	w1, [sp, #80]
  415dd8:	ldur	x2, [x29, #-96]
  415ddc:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415de0:	add	x0, x0, #0x4f1
  415de4:	bl	4037a0 <printf@plt>
  415de8:	sub	x3, x29, #0xc
  415dec:	sub	x4, x29, #0x10
  415df0:	mov	x0, x20
  415df4:	mov	x1, x19
  415df8:	mov	w2, wzr
  415dfc:	bl	40abec <ferror@plt+0x734c>
  415e00:	ldp	w8, w9, [x29, #-16]
  415e04:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415e08:	add	x1, x1, #0xc61
  415e0c:	str	x0, [sp, #96]
  415e10:	add	x23, x20, x9
  415e14:	tbnz	w8, #0, 415e24 <ferror@plt+0x12584>
  415e18:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  415e1c:	add	x1, x1, #0xc72
  415e20:	tbz	w8, #1, 415e34 <ferror@plt+0x12594>
  415e24:	mov	w2, #0x5                   	// #5
  415e28:	mov	x0, xzr
  415e2c:	bl	403700 <dcgettext@plt>
  415e30:	bl	4312d0 <error@@Base>
  415e34:	ldr	w1, [sp, #80]
  415e38:	ldr	x2, [sp, #96]
  415e3c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415e40:	add	x0, x0, #0x4f1
  415e44:	bl	4037a0 <printf@plt>
  415e48:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415e4c:	mov	w2, #0x5                   	// #5
  415e50:	mov	x0, xzr
  415e54:	add	x1, x1, #0x6f4
  415e58:	b	415eac <ferror@plt+0x1260c>
  415e5c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415e60:	add	x1, x1, #0x671
  415e64:	b	415cc8 <ferror@plt+0x12428>
  415e68:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  415e6c:	ldr	x8, [x8, #696]
  415e70:	mov	x0, x28
  415e74:	blr	x8
  415e78:	mov	x1, x0
  415e7c:	mov	x0, xzr
  415e80:	ldr	x2, [sp, #48]
  415e84:	stur	x1, [x29, #-56]
  415e88:	bl	41aa68 <ferror@plt+0x171c8>
  415e8c:	mov	x1, x0
  415e90:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  415e94:	add	x0, x0, #0xf18
  415e98:	bl	4037a0 <printf@plt>
  415e9c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415ea0:	mov	w2, #0x5                   	// #5
  415ea4:	mov	x0, xzr
  415ea8:	add	x1, x1, #0x651
  415eac:	bl	403700 <dcgettext@plt>
  415eb0:	bl	4037a0 <printf@plt>
  415eb4:	add	x28, x23, #0x1
  415eb8:	cmp	x28, x19
  415ebc:	b.ls	41598c <ferror@plt+0x120ec>  // b.plast
  415ec0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  415ec4:	mov	w2, #0x5                   	// #5
  415ec8:	mov	x0, xzr
  415ecc:	add	x1, x1, #0x560
  415ed0:	bl	403700 <dcgettext@plt>
  415ed4:	mov	x1, x26
  415ed8:	bl	431394 <warn@@Base>
  415edc:	mov	x28, x23
  415ee0:	b	416394 <ferror@plt+0x12af4>
  415ee4:	ldr	x10, [x9, #16]
  415ee8:	mov	x8, xzr
  415eec:	mov	x28, x21
  415ef0:	mov	x24, x25
  415ef4:	str	x10, [sp, #16]
  415ef8:	ldp	w10, w9, [x9, #4]
  415efc:	stp	w9, w10, [sp, #8]
  415f00:	ldr	x9, [sp, #96]
  415f04:	mov	x10, #0xfffffffffffffffe    	// #-2
  415f08:	lsl	x11, x9, #1
  415f0c:	lsl	w9, w9, #3
  415f10:	sub	w9, w9, #0x1
  415f14:	lsl	x9, x10, x9
  415f18:	mvn	x9, x9
  415f1c:	stp	x11, x9, [sp, #40]
  415f20:	sub	w9, w11, #0x1
  415f24:	str	w9, [sp, #28]
  415f28:	add	x20, x8, x26
  415f2c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  415f30:	add	x0, x0, #0x4d1
  415f34:	mov	x1, x20
  415f38:	mov	x19, x24
  415f3c:	bl	4037a0 <printf@plt>
  415f40:	ldr	x8, [sp, #96]
  415f44:	ldur	x9, [x29, #-96]
  415f48:	add	x24, x28, x8
  415f4c:	cmp	x24, x9
  415f50:	mov	w1, w8
  415f54:	b.cc	415f64 <ferror@plt+0x126c4>  // b.lo, b.ul, b.last
  415f58:	cmp	x28, x9
  415f5c:	b.cs	415f70 <ferror@plt+0x126d0>  // b.hs, b.nlast
  415f60:	sub	w1, w9, w28
  415f64:	sub	w8, w1, #0x1
  415f68:	cmp	w8, #0x7
  415f6c:	b.ls	415f78 <ferror@plt+0x126d8>  // b.plast
  415f70:	str	xzr, [sp, #80]
  415f74:	b	415f90 <ferror@plt+0x126f0>
  415f78:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  415f7c:	ldr	x8, [x8, #696]
  415f80:	mov	x0, x28
  415f84:	blr	x8
  415f88:	ldur	x9, [x29, #-96]
  415f8c:	str	x0, [sp, #80]
  415f90:	ldr	x8, [sp, #96]
  415f94:	add	x28, x24, x8
  415f98:	cmp	x28, x9
  415f9c:	mov	w1, w8
  415fa0:	b.cc	415fb0 <ferror@plt+0x12710>  // b.lo, b.ul, b.last
  415fa4:	cmp	x24, x9
  415fa8:	b.cs	415fbc <ferror@plt+0x1271c>  // b.hs, b.nlast
  415fac:	sub	w1, w9, w24
  415fb0:	sub	w8, w1, #0x1
  415fb4:	cmp	w8, #0x7
  415fb8:	b.ls	415fc4 <ferror@plt+0x12724>  // b.plast
  415fbc:	mov	x0, xzr
  415fc0:	b	415fd8 <ferror@plt+0x12738>
  415fc4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  415fc8:	ldr	x8, [x8, #696]
  415fcc:	mov	x0, x24
  415fd0:	blr	x8
  415fd4:	ldur	x9, [x29, #-96]
  415fd8:	mov	x24, x19
  415fdc:	ldr	x19, [sp, #80]
  415fe0:	str	x0, [sp, #88]
  415fe4:	orr	x8, x0, x19
  415fe8:	cbnz	x8, 416018 <ferror@plt+0x12778>
  415fec:	ldur	x0, [x29, #-72]
  415ff0:	mov	x1, x20
  415ff4:	bl	4039bc <ferror@plt+0x11c>
  415ff8:	ldur	x9, [x29, #-96]
  415ffc:	cbnz	w0, 416018 <ferror@plt+0x12778>
  416000:	ldr	x8, [sp, #96]
  416004:	ldur	x0, [x29, #-72]
  416008:	add	x1, x20, x8
  41600c:	bl	4039bc <ferror@plt+0x11c>
  416010:	ldur	x9, [x29, #-96]
  416014:	cbz	w0, 4164a0 <ferror@plt+0x12c00>
  416018:	ldr	x10, [sp, #48]
  41601c:	bics	xzr, x10, x19
  416020:	b.ne	4160ac <ferror@plt+0x1280c>  // b.any
  416024:	ldr	x8, [sp, #88]
  416028:	and	x8, x8, x10
  41602c:	cmp	x8, x10
  416030:	b.eq	4160ac <ferror@plt+0x1280c>  // b.none
  416034:	mov	x1, x19
  416038:	ldr	x19, [sp, #96]
  41603c:	mov	x0, xzr
  416040:	mov	w2, w19
  416044:	bl	41aa68 <ferror@plt+0x171c8>
  416048:	mov	x1, x0
  41604c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  416050:	add	x0, x0, #0xf18
  416054:	bl	4037a0 <printf@plt>
  416058:	mov	x20, x23
  41605c:	mov	x23, x24
  416060:	ldr	x24, [sp, #88]
  416064:	mov	x0, xzr
  416068:	mov	w2, w19
  41606c:	mov	x1, x24
  416070:	bl	41aa68 <ferror@plt+0x171c8>
  416074:	mov	x1, x0
  416078:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41607c:	add	x0, x0, #0xf18
  416080:	bl	4037a0 <printf@plt>
  416084:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416088:	mov	w2, #0x5                   	// #5
  41608c:	mov	x0, xzr
  416090:	add	x1, x1, #0x651
  416094:	bl	403700 <dcgettext@plt>
  416098:	bl	4037a0 <printf@plt>
  41609c:	stur	x24, [x29, #-56]
  4160a0:	mov	x24, x23
  4160a4:	mov	x23, x20
  4160a8:	b	416340 <ferror@plt+0x12aa0>
  4160ac:	cbz	x24, 4161ac <ferror@plt+0x1290c>
  4160b0:	add	x8, x26, x24
  4160b4:	sub	x8, x8, x21
  4160b8:	sub	x3, x29, #0xc
  4160bc:	sub	x4, x29, #0x10
  4160c0:	mov	x0, x24
  4160c4:	mov	x1, x9
  4160c8:	mov	w2, wzr
  4160cc:	str	x8, [sp, #72]
  4160d0:	bl	40abec <ferror@plt+0x734c>
  4160d4:	ldp	w8, w9, [x29, #-16]
  4160d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4160dc:	add	x1, x1, #0xc61
  4160e0:	str	x0, [sp, #64]
  4160e4:	add	x20, x24, x9
  4160e8:	tbnz	w8, #0, 4160f8 <ferror@plt+0x12858>
  4160ec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4160f0:	add	x1, x1, #0xc72
  4160f4:	tbz	w8, #1, 416108 <ferror@plt+0x12868>
  4160f8:	mov	w2, #0x5                   	// #5
  4160fc:	mov	x0, xzr
  416100:	bl	403700 <dcgettext@plt>
  416104:	bl	4312d0 <error@@Base>
  416108:	ldr	w1, [sp, #28]
  41610c:	ldr	x2, [sp, #64]
  416110:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  416114:	add	x0, x0, #0x4f1
  416118:	bl	4037a0 <printf@plt>
  41611c:	ldur	x1, [x29, #-96]
  416120:	sub	x3, x29, #0xc
  416124:	sub	x4, x29, #0x10
  416128:	mov	x0, x20
  41612c:	mov	w2, wzr
  416130:	bl	40abec <ferror@plt+0x734c>
  416134:	ldp	w8, w9, [x29, #-16]
  416138:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41613c:	add	x1, x1, #0xc61
  416140:	str	x0, [sp, #56]
  416144:	add	x24, x20, x9
  416148:	tbnz	w8, #0, 416158 <ferror@plt+0x128b8>
  41614c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  416150:	add	x1, x1, #0xc72
  416154:	tbz	w8, #1, 416168 <ferror@plt+0x128c8>
  416158:	mov	w2, #0x5                   	// #5
  41615c:	mov	x0, xzr
  416160:	bl	403700 <dcgettext@plt>
  416164:	bl	4312d0 <error@@Base>
  416168:	ldr	w1, [sp, #28]
  41616c:	ldr	x2, [sp, #56]
  416170:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  416174:	add	x0, x0, #0x4f1
  416178:	bl	4037a0 <printf@plt>
  41617c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416180:	mov	w2, #0x5                   	// #5
  416184:	mov	x0, xzr
  416188:	add	x1, x1, #0x59b
  41618c:	bl	403700 <dcgettext@plt>
  416190:	ldr	x1, [sp, #72]
  416194:	adrp	x3, 436000 <warn@@Base+0x4c6c>
  416198:	mov	w2, #0x8                   	// #8
  41619c:	add	x3, x3, #0x850
  4161a0:	bl	4037a0 <printf@plt>
  4161a4:	ldur	x9, [x29, #-96]
  4161a8:	b	4161bc <ferror@plt+0x1291c>
  4161ac:	mov	x8, #0xffffffffffffffff    	// #-1
  4161b0:	str	x8, [sp, #64]
  4161b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4161b8:	str	x8, [sp, #56]
  4161bc:	add	x20, x28, #0x2
  4161c0:	cmp	x20, x9
  4161c4:	b.hi	416358 <ferror@plt+0x12ab8>  // b.pmore
  4161c8:	str	x24, [sp, #72]
  4161cc:	b.cs	4161d8 <ferror@plt+0x12938>  // b.hs, b.nlast
  4161d0:	mov	w1, #0x2                   	// #2
  4161d4:	b	4161f8 <ferror@plt+0x12958>
  4161d8:	cmp	x28, x9
  4161dc:	b.cs	4161f0 <ferror@plt+0x12950>  // b.hs, b.nlast
  4161e0:	sub	w1, w9, w28
  4161e4:	sub	w8, w1, #0x1
  4161e8:	cmp	w8, #0x7
  4161ec:	b.ls	4161f8 <ferror@plt+0x12958>  // b.plast
  4161f0:	mov	x0, xzr
  4161f4:	b	41620c <ferror@plt+0x1296c>
  4161f8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4161fc:	ldr	x8, [x8, #696]
  416200:	mov	x0, x28
  416204:	blr	x8
  416208:	ldur	x9, [x29, #-96]
  41620c:	add	x28, x20, w0, uxth
  416210:	cmp	x28, x9
  416214:	b.hi	416448 <ferror@plt+0x12ba8>  // b.pmore
  416218:	and	x8, x0, #0xffff
  41621c:	str	x8, [sp, #32]
  416220:	mov	x8, x19
  416224:	ldur	x19, [x29, #-56]
  416228:	ldr	x23, [sp, #96]
  41622c:	mov	x0, xzr
  416230:	add	x1, x8, x19
  416234:	mov	w2, w23
  416238:	bl	41aa68 <ferror@plt+0x171c8>
  41623c:	adrp	x24, 43b000 <warn@@Base+0x9c6c>
  416240:	add	x24, x24, #0xf18
  416244:	mov	x1, x0
  416248:	mov	x0, x24
  41624c:	bl	4037a0 <printf@plt>
  416250:	ldr	x8, [sp, #88]
  416254:	mov	x0, xzr
  416258:	mov	w2, w23
  41625c:	add	x1, x8, x19
  416260:	bl	41aa68 <ferror@plt+0x171c8>
  416264:	mov	x1, x0
  416268:	mov	x0, x24
  41626c:	bl	4037a0 <printf@plt>
  416270:	mov	w0, #0x28                  	// #40
  416274:	bl	403800 <putchar@plt>
  416278:	ldp	w3, w2, [sp, #8]
  41627c:	ldr	x4, [sp, #32]
  416280:	ldr	x5, [sp, #16]
  416284:	ldur	x6, [x29, #-72]
  416288:	mov	x0, x20
  41628c:	mov	w1, w23
  416290:	bl	41d974 <ferror@plt+0x1a0d4>
  416294:	mov	w20, w0
  416298:	mov	w0, #0x29                  	// #41
  41629c:	bl	403800 <putchar@plt>
  4162a0:	ldur	w8, [x29, #-44]
  4162a4:	cbnz	w8, 4162c4 <ferror@plt+0x12a24>
  4162a8:	cbz	w20, 4162c4 <ferror@plt+0x12a24>
  4162ac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  4162b0:	mov	w2, #0x5                   	// #5
  4162b4:	mov	x0, xzr
  4162b8:	add	x1, x1, #0x669
  4162bc:	bl	403700 <dcgettext@plt>
  4162c0:	bl	4037a0 <printf@plt>
  4162c4:	ldp	x9, x10, [sp, #80]
  4162c8:	ldur	x23, [x29, #-88]
  4162cc:	ldr	x24, [sp, #72]
  4162d0:	cmp	x9, x10
  4162d4:	b.ne	4162ec <ferror@plt+0x12a4c>  // b.any
  4162d8:	ldp	x11, x8, [sp, #56]
  4162dc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4162e0:	add	x1, x1, #0x661
  4162e4:	cmp	x8, x11
  4162e8:	b.eq	416320 <ferror@plt+0x12a80>  // b.none
  4162ec:	ldp	x11, x8, [sp, #56]
  4162f0:	cmp	x8, x11
  4162f4:	cset	w8, hi  // hi = pmore
  4162f8:	cmp	x9, x10
  4162fc:	cset	w9, eq  // eq = none
  416300:	b.hi	416318 <ferror@plt+0x12a78>  // b.pmore
  416304:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416308:	and	w8, w9, w8
  41630c:	add	x1, x1, #0x671
  416310:	cbz	w8, 416338 <ferror@plt+0x12a98>
  416314:	b	416320 <ferror@plt+0x12a80>
  416318:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41631c:	add	x1, x1, #0x671
  416320:	mov	w2, #0x5                   	// #5
  416324:	mov	x0, xzr
  416328:	bl	403700 <dcgettext@plt>
  41632c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  416330:	ldr	x1, [x8, #3816]
  416334:	bl	402fe0 <fputs@plt>
  416338:	mov	w0, #0xa                   	// #10
  41633c:	bl	403800 <putchar@plt>
  416340:	ldr	x8, [sp, #40]
  416344:	ldur	x9, [x29, #-96]
  416348:	add	x8, x28, x8
  41634c:	cmp	x8, x9
  416350:	sub	x8, x28, x21
  416354:	b.ls	415f28 <ferror@plt+0x12688>  // b.plast
  416358:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41635c:	mov	w2, #0x5                   	// #5
  416360:	mov	x0, xzr
  416364:	add	x1, x1, #0x560
  416368:	bl	403700 <dcgettext@plt>
  41636c:	mov	x1, x26
  416370:	bl	431394 <warn@@Base>
  416374:	adrp	x19, 458000 <_bfd_std_section+0x110>
  416378:	b	4163c8 <ferror@plt+0x12b28>
  41637c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416380:	mov	w2, #0x5                   	// #5
  416384:	mov	x0, xzr
  416388:	add	x1, x1, #0x5b9
  41638c:	bl	403700 <dcgettext@plt>
  416390:	bl	4037a0 <printf@plt>
  416394:	ldur	x23, [x29, #-88]
  416398:	adrp	x19, 458000 <_bfd_std_section+0x110>
  41639c:	ldur	x8, [x29, #-96]
  4163a0:	ldr	x9, [sp, #96]
  4163a4:	and	x8, x8, x9
  4163a8:	cmn	x8, #0x1
  4163ac:	b.eq	4163c8 <ferror@plt+0x12b28>  // b.none
  4163b0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4163b4:	mov	w2, #0x5                   	// #5
  4163b8:	mov	x0, xzr
  4163bc:	add	x1, x1, #0x725
  4163c0:	bl	403700 <dcgettext@plt>
  4163c4:	bl	4037a0 <printf@plt>
  4163c8:	stp	x24, x28, [x29, #-32]
  4163cc:	b	415218 <ferror@plt+0x11978>
  4163d0:	ldur	x23, [x29, #-88]
  4163d4:	mov	x19, x20
  4163d8:	b	41591c <ferror@plt+0x1207c>
  4163dc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4163e0:	mov	w2, #0x5                   	// #5
  4163e4:	mov	x0, xzr
  4163e8:	add	x1, x1, #0x560
  4163ec:	bl	403700 <dcgettext@plt>
  4163f0:	mov	x1, x26
  4163f4:	bl	431394 <warn@@Base>
  4163f8:	ldur	x23, [x29, #-88]
  4163fc:	ldr	x24, [sp, #72]
  416400:	b	416398 <ferror@plt+0x12af8>
  416404:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416408:	mov	w2, #0x5                   	// #5
  41640c:	mov	x0, xzr
  416410:	add	x1, x1, #0x5ee
  416414:	bl	403700 <dcgettext@plt>
  416418:	mov	w1, w23
  41641c:	bl	431394 <warn@@Base>
  416420:	stp	x24, x28, [x29, #-32]
  416424:	b	416498 <ferror@plt+0x12bf8>
  416428:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41642c:	mov	w2, #0x5                   	// #5
  416430:	mov	x0, xzr
  416434:	add	x1, x1, #0x5b9
  416438:	stp	x24, x28, [x29, #-32]
  41643c:	bl	403700 <dcgettext@plt>
  416440:	bl	4037a0 <printf@plt>
  416444:	b	416498 <ferror@plt+0x12bf8>
  416448:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41644c:	mov	w2, #0x5                   	// #5
  416450:	mov	x0, xzr
  416454:	add	x1, x1, #0x560
  416458:	bl	403700 <dcgettext@plt>
  41645c:	mov	x1, x26
  416460:	bl	431394 <warn@@Base>
  416464:	ldur	x23, [x29, #-88]
  416468:	ldr	x24, [sp, #72]
  41646c:	mov	x28, x20
  416470:	b	416374 <ferror@plt+0x12ad4>
  416474:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416478:	mov	w2, #0x5                   	// #5
  41647c:	mov	x0, xzr
  416480:	add	x1, x1, #0x700
  416484:	bl	403700 <dcgettext@plt>
  416488:	mov	w1, w20
  41648c:	bl	4312d0 <error@@Base>
  416490:	mov	x24, x25
  416494:	mov	x28, x21
  416498:	ldur	x23, [x29, #-88]
  41649c:	b	415940 <ferror@plt+0x120a0>
  4164a0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4164a4:	mov	w2, #0x5                   	// #5
  4164a8:	mov	x0, xzr
  4164ac:	add	x1, x1, #0x5b9
  4164b0:	bl	403700 <dcgettext@plt>
  4164b4:	bl	4037a0 <printf@plt>
  4164b8:	b	416374 <ferror@plt+0x12ad4>
  4164bc:	mov	w9, w20
  4164c0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4164c4:	ldr	w8, [x8, #1328]
  4164c8:	ldur	x26, [x29, #-80]
  4164cc:	add	x22, x22, #0x1
  4164d0:	mov	w20, w9
  4164d4:	cmp	x22, x8
  4164d8:	b.cc	414e80 <ferror@plt+0x115e0>  // b.lo, b.ul, b.last
  4164dc:	ldur	x28, [x29, #-24]
  4164e0:	ldur	x19, [x29, #-72]
  4164e4:	ldr	x8, [x19, #32]
  4164e8:	ldr	x9, [x19, #48]
  4164ec:	add	x8, x8, x9
  4164f0:	cmp	x28, x8
  4164f4:	b.cs	416530 <ferror@plt+0x12c90>  // b.hs, b.nlast
  4164f8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4164fc:	adrp	x2, 43e000 <warn@@Base+0xcc6c>
  416500:	sub	x3, x8, x28
  416504:	add	x1, x1, #0x469
  416508:	add	x2, x2, #0x49c
  41650c:	mov	w4, #0x5                   	// #5
  416510:	mov	x0, xzr
  416514:	bl	4035d0 <dcngettext@plt>
  416518:	ldr	x8, [x19, #32]
  41651c:	ldr	x9, [x19, #48]
  416520:	ldr	x2, [x19, #16]
  416524:	add	x8, x8, x9
  416528:	sub	x1, x8, x28
  41652c:	bl	431394 <warn@@Base>
  416530:	mov	w0, #0xa                   	// #10
  416534:	bl	403800 <putchar@plt>
  416538:	mov	x0, x26
  41653c:	bl	403510 <free@plt>
  416540:	mov	w0, #0x1                   	// #1
  416544:	b	4165d8 <ferror@plt+0x12d38>
  416548:	mov	w1, #0x8                   	// #8
  41654c:	ldr	x8, [x20, #696]
  416550:	blr	x8
  416554:	add	x20, x21, #0x2
  416558:	cmp	x20, x23
  41655c:	b.cs	416594 <ferror@plt+0x12cf4>  // b.hs, b.nlast
  416560:	mov	w1, #0x2                   	// #2
  416564:	adrp	x24, 45b000 <_bfd_std_section+0x3110>
  416568:	ldr	x8, [x24, #696]
  41656c:	mov	x0, x21
  416570:	blr	x8
  416574:	and	w22, w0, #0xffff
  416578:	cmp	w22, #0x5
  41657c:	b.ne	4165b0 <ferror@plt+0x12d10>  // b.any
  416580:	add	x22, x21, #0x3
  416584:	cmp	x22, x23
  416588:	b.cs	4165f8 <ferror@plt+0x12d58>  // b.hs, b.nlast
  41658c:	mov	w1, #0x1                   	// #1
  416590:	b	416610 <ferror@plt+0x12d70>
  416594:	cmp	x21, x23
  416598:	b.cs	4165ac <ferror@plt+0x12d0c>  // b.hs, b.nlast
  41659c:	sub	w1, w23, w21
  4165a0:	sub	w8, w1, #0x1
  4165a4:	cmp	w8, #0x7
  4165a8:	b.ls	416564 <ferror@plt+0x12cc4>  // b.plast
  4165ac:	mov	w22, wzr
  4165b0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4165b4:	add	x1, x1, #0x19e
  4165b8:	mov	w2, #0x5                   	// #5
  4165bc:	mov	x0, xzr
  4165c0:	bl	403700 <dcgettext@plt>
  4165c4:	ldur	x8, [x29, #-72]
  4165c8:	mov	w2, w22
  4165cc:	ldr	x1, [x8, #16]
  4165d0:	bl	431394 <warn@@Base>
  4165d4:	mov	w0, wzr
  4165d8:	ldp	x20, x19, [sp, #304]
  4165dc:	ldp	x22, x21, [sp, #288]
  4165e0:	ldp	x24, x23, [sp, #272]
  4165e4:	ldp	x26, x25, [sp, #256]
  4165e8:	ldp	x28, x27, [sp, #240]
  4165ec:	ldp	x29, x30, [sp, #224]
  4165f0:	add	sp, sp, #0x140
  4165f4:	ret
  4165f8:	cmp	x20, x23
  4165fc:	b.cs	41661c <ferror@plt+0x12d7c>  // b.hs, b.nlast
  416600:	sub	w1, w23, w20
  416604:	sub	w8, w1, #0x1
  416608:	cmp	w8, #0x7
  41660c:	b.hi	41661c <ferror@plt+0x12d7c>  // b.pmore
  416610:	ldr	x8, [x24, #696]
  416614:	mov	x0, x20
  416618:	blr	x8
  41661c:	add	x20, x21, #0x4
  416620:	cmp	x20, x23
  416624:	b.cs	416630 <ferror@plt+0x12d90>  // b.hs, b.nlast
  416628:	mov	w1, #0x1                   	// #1
  41662c:	b	416648 <ferror@plt+0x12da8>
  416630:	cmp	x22, x23
  416634:	b.cs	416668 <ferror@plt+0x12dc8>  // b.hs, b.nlast
  416638:	sub	w1, w23, w22
  41663c:	sub	w8, w1, #0x1
  416640:	cmp	w8, #0x7
  416644:	b.hi	416668 <ferror@plt+0x12dc8>  // b.pmore
  416648:	ldr	x8, [x24, #696]
  41664c:	mov	x0, x22
  416650:	blr	x8
  416654:	ands	w22, w0, #0xff
  416658:	b.eq	416668 <ferror@plt+0x12dc8>  // b.none
  41665c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  416660:	add	x1, x1, #0x573
  416664:	b	4165b8 <ferror@plt+0x12d18>
  416668:	add	x21, x21, #0x8
  41666c:	cmp	x21, x23
  416670:	b.cs	4166ac <ferror@plt+0x12e0c>  // b.hs, b.nlast
  416674:	mov	w1, #0x4                   	// #4
  416678:	ldr	x8, [x24, #696]
  41667c:	mov	x0, x20
  416680:	blr	x8
  416684:	mov	x20, x0
  416688:	cbz	w20, 4166c4 <ferror@plt+0x12e24>
  41668c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416690:	add	x1, x1, #0x1e2
  416694:	mov	w2, #0x5                   	// #5
  416698:	mov	x0, xzr
  41669c:	bl	403700 <dcgettext@plt>
  4166a0:	ldur	x8, [x29, #-72]
  4166a4:	mov	w2, w20
  4166a8:	b	4165cc <ferror@plt+0x12d2c>
  4166ac:	cmp	x20, x23
  4166b0:	b.cs	4166c4 <ferror@plt+0x12e24>  // b.hs, b.nlast
  4166b4:	sub	w1, w23, w20
  4166b8:	sub	w8, w1, #0x1
  4166bc:	cmp	w8, #0x7
  4166c0:	b.ls	416678 <ferror@plt+0x12dd8>  // b.plast
  4166c4:	ldur	x22, [x29, #-72]
  4166c8:	ldur	x23, [x29, #-88]
  4166cc:	sub	x20, x21, x28
  4166d0:	b	414bac <ferror@plt+0x1130c>
  4166d4:	sub	sp, sp, #0xa0
  4166d8:	stp	x29, x30, [sp, #64]
  4166dc:	stp	x28, x27, [sp, #80]
  4166e0:	stp	x26, x25, [sp, #96]
  4166e4:	stp	x24, x23, [sp, #112]
  4166e8:	stp	x22, x21, [sp, #128]
  4166ec:	stp	x20, x19, [sp, #144]
  4166f0:	mov	x19, x0
  4166f4:	ldr	x20, [x0, #32]
  4166f8:	ldr	x21, [x0, #48]
  4166fc:	ldr	x0, [x0, #16]
  416700:	mov	x23, x1
  416704:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  416708:	add	x1, x1, #0x383
  41670c:	add	x29, sp, #0x40
  416710:	bl	4036d0 <strstr@plt>
  416714:	cbz	x21, 416764 <ferror@plt+0x12ec4>
  416718:	mov	x28, x0
  41671c:	mov	x24, x20
  416720:	add	x26, x20, x21
  416724:	cbz	x0, 416784 <ferror@plt+0x12ee4>
  416728:	cmp	x21, #0x0
  41672c:	csel	w8, w21, wzr, gt
  416730:	cmp	x21, #0x5
  416734:	mov	w9, #0x4                   	// #4
  416738:	csel	w1, w8, w9, lt  // lt = tstop
  41673c:	sub	w8, w1, #0x1
  416740:	stp	x28, x24, [x29, #-16]
  416744:	cmp	w8, #0x8
  416748:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  41674c:	b.cc	416a58 <ferror@plt+0x131b8>  // b.lo, b.ul, b.last
  416750:	mov	x25, xzr
  416754:	add	x24, x20, #0x4
  416758:	mov	x8, #0xfffffffffffffffc    	// #-4
  41675c:	mov	w9, #0x4                   	// #4
  416760:	b	416b04 <ferror@plt+0x13264>
  416764:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416768:	add	x1, x1, #0x171
  41676c:	mov	w2, #0x5                   	// #5
  416770:	mov	x0, xzr
  416774:	bl	403700 <dcgettext@plt>
  416778:	ldr	x1, [x19, #16]
  41677c:	bl	4037a0 <printf@plt>
  416780:	b	416cc0 <ferror@plt+0x13420>
  416784:	mov	w27, wzr
  416788:	mov	x25, x24
  41678c:	mov	x0, x23
  416790:	bl	41f818 <ferror@plt+0x1bf78>
  416794:	cbz	w0, 416ac0 <ferror@plt+0x13220>
  416798:	str	x20, [sp, #32]
  41679c:	adrp	x20, 458000 <_bfd_std_section+0x110>
  4167a0:	ldr	w8, [x20, #1328]
  4167a4:	cbz	w8, 416aa0 <ferror@plt+0x13200>
  4167a8:	adrp	x22, 458000 <_bfd_std_section+0x110>
  4167ac:	ldr	x11, [x22, #1320]
  4167b0:	mov	x10, xzr
  4167b4:	mov	w9, wzr
  4167b8:	add	x11, x11, #0x60
  4167bc:	ldr	w12, [x11], #104
  4167c0:	add	x10, x10, #0x1
  4167c4:	cmp	x10, x8
  4167c8:	add	w9, w12, w9
  4167cc:	b.cc	4167bc <ferror@plt+0x12f1c>  // b.lo, b.ul, b.last
  4167d0:	cbz	w9, 416aa0 <ferror@plt+0x13200>
  4167d4:	mov	w23, w9
  4167d8:	lsl	x0, x23, #4
  4167dc:	bl	403290 <xmalloc@plt>
  4167e0:	ldr	w8, [x20, #1328]
  4167e4:	mov	x20, x0
  4167e8:	cbz	w8, 416834 <ferror@plt+0x12f94>
  4167ec:	ldr	x10, [x22, #1320]
  4167f0:	mov	x9, xzr
  4167f4:	mov	w11, #0x68                  	// #104
  4167f8:	mov	x12, x20
  4167fc:	madd	x13, x9, x11, x10
  416800:	ldr	w14, [x13, #96]
  416804:	cbz	w14, 416828 <ferror@plt+0x12f88>
  416808:	madd	x15, x9, x11, x10
  41680c:	ldr	x15, [x15, #88]
  416810:	mov	x16, xzr
  416814:	ldr	x17, [x15, x16, lsl #3]
  416818:	add	x16, x16, #0x1
  41681c:	cmp	x16, x14
  416820:	stp	x17, x13, [x12], #16
  416824:	b.cc	416814 <ferror@plt+0x12f74>  // b.lo, b.ul, b.last
  416828:	add	x9, x9, #0x1
  41682c:	cmp	x9, x8
  416830:	b.cc	4167fc <ferror@plt+0x12f5c>  // b.lo, b.ul, b.last
  416834:	adrp	x3, 421000 <ferror@plt+0x1d760>
  416838:	add	x3, x3, #0x3c4
  41683c:	mov	w2, #0x10                  	// #16
  416840:	mov	x0, x20
  416844:	mov	x1, x23
  416848:	stur	x25, [x29, #-24]
  41684c:	stur	x24, [x29, #-8]
  416850:	str	x26, [sp, #16]
  416854:	bl	4030e0 <qsort@plt>
  416858:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41685c:	ldr	w8, [x8, #1280]
  416860:	cbz	w8, 41688c <ferror@plt+0x12fec>
  416864:	ldr	x8, [x20]
  416868:	cbz	x8, 41688c <ferror@plt+0x12fec>
  41686c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416870:	add	x1, x1, #0x84e
  416874:	mov	w2, #0x5                   	// #5
  416878:	mov	x0, xzr
  41687c:	bl	403700 <dcgettext@plt>
  416880:	ldr	x1, [x19, #16]
  416884:	ldr	x2, [x20]
  416888:	bl	431394 <warn@@Base>
  41688c:	mov	x0, x19
  416890:	mov	w1, wzr
  416894:	bl	41a5f0 <ferror@plt+0x16d50>
  416898:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41689c:	add	x1, x1, #0x878
  4168a0:	mov	w2, #0x5                   	// #5
  4168a4:	mov	x0, xzr
  4168a8:	bl	403700 <dcgettext@plt>
  4168ac:	bl	4037a0 <printf@plt>
  4168b0:	adrp	x8, 421000 <ferror@plt+0x1d760>
  4168b4:	adrp	x9, 421000 <ferror@plt+0x1d760>
  4168b8:	add	x8, x8, #0x8d4
  4168bc:	add	x9, x9, #0x3e4
  4168c0:	cmp	x28, #0x0
  4168c4:	adrp	x22, 43e000 <warn@@Base+0xcc6c>
  4168c8:	mov	x26, xzr
  4168cc:	and	w25, w27, #0xff
  4168d0:	str	x20, [sp]
  4168d4:	add	x20, x20, #0x8
  4168d8:	add	x22, x22, #0x893
  4168dc:	csel	x8, x9, x8, ne  // ne = any
  4168e0:	str	x8, [sp, #8]
  4168e4:	stur	x28, [x29, #-16]
  4168e8:	str	x21, [sp, #24]
  4168ec:	ldr	x8, [x20]
  4168f0:	mov	w24, w25
  4168f4:	cbnz	x28, 4168fc <ferror@plt+0x1305c>
  4168f8:	ldr	w24, [x8]
  4168fc:	ldur	x27, [x20, #-8]
  416900:	sub	w9, w24, #0x2
  416904:	cmp	w9, #0x7
  416908:	b.cc	41692c <ferror@plt+0x1308c>  // b.lo, b.ul, b.last
  41690c:	mov	w2, #0x5                   	// #5
  416910:	mov	x0, xzr
  416914:	mov	x1, x22
  416918:	bl	403700 <dcgettext@plt>
  41691c:	mov	w1, w24
  416920:	mov	x2, x27
  416924:	bl	431394 <warn@@Base>
  416928:	b	416a34 <ferror@plt+0x13194>
  41692c:	tbnz	x27, #63, 41699c <ferror@plt+0x130fc>
  416930:	cmp	x27, x21
  416934:	b.ge	41699c <ferror@plt+0x130fc>  // b.tcont
  416938:	ldr	x28, [x8, #24]
  41693c:	ldr	x8, [sp, #32]
  416940:	add	x22, x8, x27
  416944:	cbz	x26, 416a04 <ferror@plt+0x13164>
  416948:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41694c:	ldr	w8, [x8, #1280]
  416950:	cbz	w8, 416a04 <ferror@plt+0x13164>
  416954:	mov	x21, x23
  416958:	mov	x23, x19
  41695c:	ldur	x19, [x29, #-24]
  416960:	cmp	x19, x22
  416964:	b.cs	4169c0 <ferror@plt+0x13120>  // b.hs, b.nlast
  416968:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41696c:	mov	w2, #0x5                   	// #5
  416970:	mov	x0, xzr
  416974:	add	x1, x1, #0x8fa
  416978:	bl	403700 <dcgettext@plt>
  41697c:	ldr	x8, [sp, #32]
  416980:	ldr	x3, [x23, #16]
  416984:	mov	x2, x27
  416988:	sub	x1, x19, x8
  41698c:	mov	x19, x23
  416990:	bl	431394 <warn@@Base>
  416994:	mov	x23, x21
  416998:	b	416a04 <ferror@plt+0x13164>
  41699c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4169a0:	mov	w2, #0x5                   	// #5
  4169a4:	mov	x0, xzr
  4169a8:	add	x1, x1, #0x8ce
  4169ac:	bl	403700 <dcgettext@plt>
  4169b0:	mov	x1, x27
  4169b4:	mov	w2, w26
  4169b8:	bl	431394 <warn@@Base>
  4169bc:	b	416a34 <ferror@plt+0x13194>
  4169c0:	mov	x19, x23
  4169c4:	mov	x23, x21
  4169c8:	b.ls	416a04 <ferror@plt+0x13164>  // b.plast
  4169cc:	ldur	x8, [x29, #-8]
  4169d0:	cmp	x22, x8
  4169d4:	b.eq	416a24 <ferror@plt+0x13184>  // b.none
  4169d8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4169dc:	mov	w2, #0x5                   	// #5
  4169e0:	mov	x0, xzr
  4169e4:	add	x1, x1, #0x92a
  4169e8:	bl	403700 <dcgettext@plt>
  4169ec:	ldr	x8, [sp, #32]
  4169f0:	ldur	x9, [x29, #-24]
  4169f4:	ldr	x3, [x19, #16]
  4169f8:	mov	x2, x27
  4169fc:	sub	x1, x9, x8
  416a00:	bl	431394 <warn@@Base>
  416a04:	ldp	x8, x1, [sp, #8]
  416a08:	mov	x0, x22
  416a0c:	mov	w2, w24
  416a10:	mov	x3, x27
  416a14:	mov	x4, x28
  416a18:	blr	x8
  416a1c:	stur	x22, [x29, #-8]
  416a20:	stur	x22, [x29, #-24]
  416a24:	ldur	x28, [x29, #-16]
  416a28:	ldr	x21, [sp, #24]
  416a2c:	adrp	x22, 43e000 <warn@@Base+0xcc6c>
  416a30:	add	x22, x22, #0x893
  416a34:	add	x26, x26, #0x1
  416a38:	cmp	x26, x23
  416a3c:	add	x20, x20, #0x10
  416a40:	b.cc	4168ec <ferror@plt+0x1304c>  // b.lo, b.ul, b.last
  416a44:	mov	w0, #0xa                   	// #10
  416a48:	bl	403800 <putchar@plt>
  416a4c:	ldr	x0, [sp]
  416a50:	bl	403510 <free@plt>
  416a54:	b	416ab8 <ferror@plt+0x13218>
  416a58:	ldr	x8, [x28, #696]
  416a5c:	mov	x0, x24
  416a60:	blr	x8
  416a64:	mov	w8, #0xffffffff            	// #-1
  416a68:	mov	x25, x0
  416a6c:	cmp	x0, x8
  416a70:	add	x0, x20, #0x4
  416a74:	b.ne	416adc <ferror@plt+0x1323c>  // b.any
  416a78:	cmp	x21, #0xc
  416a7c:	add	x24, x20, #0xc
  416a80:	b.gt	416aec <ferror@plt+0x1324c>
  416a84:	cmp	x21, #0x5
  416a88:	b.lt	416a98 <ferror@plt+0x131f8>  // b.tstop
  416a8c:	sub	w8, w21, #0x5
  416a90:	cmp	w8, #0x7
  416a94:	b.ls	416d10 <ferror@plt+0x13470>  // b.plast
  416a98:	mov	x25, xzr
  416a9c:	b	416afc <ferror@plt+0x1325c>
  416aa0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416aa4:	add	x1, x1, #0x826
  416aa8:	mov	w2, #0x5                   	// #5
  416aac:	mov	x0, xzr
  416ab0:	bl	403700 <dcgettext@plt>
  416ab4:	bl	4037a0 <printf@plt>
  416ab8:	mov	w0, #0x1                   	// #1
  416abc:	b	416cc4 <ferror@plt+0x13424>
  416ac0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416ac4:	add	x1, x1, #0x21f
  416ac8:	mov	w2, #0x5                   	// #5
  416acc:	mov	x0, xzr
  416ad0:	bl	403700 <dcgettext@plt>
  416ad4:	ldr	x1, [x19, #16]
  416ad8:	b	416bc0 <ferror@plt+0x13320>
  416adc:	mov	x8, #0xfffffffffffffffc    	// #-4
  416ae0:	mov	w9, #0x4                   	// #4
  416ae4:	mov	x24, x0
  416ae8:	b	416b04 <ferror@plt+0x13264>
  416aec:	mov	w1, #0x8                   	// #8
  416af0:	ldr	x8, [x28, #696]
  416af4:	blr	x8
  416af8:	mov	x25, x0
  416afc:	mov	x8, #0xfffffffffffffff8    	// #-8
  416b00:	mov	w9, #0xc                   	// #12
  416b04:	ldr	x10, [x19, #48]
  416b08:	add	x9, x9, x25
  416b0c:	cmp	x9, x10
  416b10:	b.ls	416b2c <ferror@plt+0x1328c>  // b.plast
  416b14:	ldr	x9, [x19, #32]
  416b18:	add	x8, x8, x24
  416b1c:	mov	x0, x19
  416b20:	sub	x1, x8, x9
  416b24:	bl	4039bc <ferror@plt+0x11c>
  416b28:	cbz	w0, 416ba8 <ferror@plt+0x13308>
  416b2c:	add	x22, x24, #0x2
  416b30:	cmp	x22, x26
  416b34:	b.cs	416b40 <ferror@plt+0x132a0>  // b.hs, b.nlast
  416b38:	mov	w1, #0x2                   	// #2
  416b3c:	b	416b58 <ferror@plt+0x132b8>
  416b40:	cmp	x24, x26
  416b44:	b.cs	416b8c <ferror@plt+0x132ec>  // b.hs, b.nlast
  416b48:	sub	w1, w26, w24
  416b4c:	sub	w8, w1, #0x1
  416b50:	cmp	w8, #0x7
  416b54:	b.hi	416b8c <ferror@plt+0x132ec>  // b.pmore
  416b58:	ldr	x8, [x28, #696]
  416b5c:	mov	x0, x24
  416b60:	blr	x8
  416b64:	and	x8, x0, #0xffff
  416b68:	cmp	x8, #0x5
  416b6c:	b.ne	416b8c <ferror@plt+0x132ec>  // b.any
  416b70:	mov	x8, x26
  416b74:	add	x26, x24, #0x3
  416b78:	cmp	x26, x8
  416b7c:	b.cs	416bc8 <ferror@plt+0x13328>  // b.hs, b.nlast
  416b80:	mov	x25, x8
  416b84:	mov	w1, #0x1                   	// #1
  416b88:	b	416be4 <ferror@plt+0x13344>
  416b8c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416b90:	add	x1, x1, #0x7a7
  416b94:	mov	w2, #0x5                   	// #5
  416b98:	mov	x0, xzr
  416b9c:	bl	403700 <dcgettext@plt>
  416ba0:	bl	431394 <warn@@Base>
  416ba4:	b	416cc0 <ferror@plt+0x13420>
  416ba8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416bac:	add	x1, x1, #0x74c
  416bb0:	mov	w2, #0x5                   	// #5
  416bb4:	mov	x0, xzr
  416bb8:	bl	403700 <dcgettext@plt>
  416bbc:	mov	x1, x25
  416bc0:	bl	431394 <warn@@Base>
  416bc4:	b	416cc0 <ferror@plt+0x13420>
  416bc8:	cmp	x22, x8
  416bcc:	b.cs	416bf8 <ferror@plt+0x13358>  // b.hs, b.nlast
  416bd0:	sub	w1, w8, w22
  416bd4:	mov	x25, x8
  416bd8:	sub	w8, w1, #0x1
  416bdc:	cmp	w8, #0x7
  416be0:	b.hi	416bfc <ferror@plt+0x1335c>  // b.pmore
  416be4:	ldr	x8, [x28, #696]
  416be8:	mov	x0, x22
  416bec:	blr	x8
  416bf0:	mov	x27, x0
  416bf4:	b	416c00 <ferror@plt+0x13360>
  416bf8:	mov	x25, x8
  416bfc:	mov	w27, wzr
  416c00:	add	x22, x24, #0x4
  416c04:	mov	x8, x25
  416c08:	cmp	x22, x25
  416c0c:	b.cs	416c1c <ferror@plt+0x1337c>  // b.hs, b.nlast
  416c10:	mov	x25, x8
  416c14:	mov	w1, #0x1                   	// #1
  416c18:	b	416c38 <ferror@plt+0x13398>
  416c1c:	mov	x25, x8
  416c20:	cmp	x26, x8
  416c24:	b.cs	416c6c <ferror@plt+0x133cc>  // b.hs, b.nlast
  416c28:	sub	w1, w25, w26
  416c2c:	sub	w8, w1, #0x1
  416c30:	cmp	w8, #0x7
  416c34:	b.hi	416c6c <ferror@plt+0x133cc>  // b.pmore
  416c38:	ldr	x8, [x28, #696]
  416c3c:	mov	x0, x26
  416c40:	blr	x8
  416c44:	ands	w26, w0, #0xff
  416c48:	b.eq	416c6c <ferror@plt+0x133cc>  // b.none
  416c4c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  416c50:	add	x1, x1, #0x573
  416c54:	mov	w2, #0x5                   	// #5
  416c58:	mov	x0, xzr
  416c5c:	bl	403700 <dcgettext@plt>
  416c60:	ldr	x1, [x19, #16]
  416c64:	mov	w2, w26
  416c68:	b	416cbc <ferror@plt+0x1341c>
  416c6c:	add	x8, x24, #0x8
  416c70:	mov	x26, x25
  416c74:	mov	x25, x8
  416c78:	cmp	x8, x26
  416c7c:	b.cs	416ce4 <ferror@plt+0x13444>  // b.hs, b.nlast
  416c80:	ldur	x24, [x29, #-8]
  416c84:	mov	w1, #0x4                   	// #4
  416c88:	ldr	x8, [x28, #696]
  416c8c:	mov	x0, x22
  416c90:	blr	x8
  416c94:	ldur	x28, [x29, #-16]
  416c98:	mov	x22, x0
  416c9c:	cbz	w22, 41678c <ferror@plt+0x12eec>
  416ca0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416ca4:	add	x1, x1, #0x7e9
  416ca8:	mov	w2, #0x5                   	// #5
  416cac:	mov	x0, xzr
  416cb0:	bl	403700 <dcgettext@plt>
  416cb4:	ldr	x1, [x19, #16]
  416cb8:	mov	w2, w22
  416cbc:	bl	431394 <warn@@Base>
  416cc0:	mov	w0, wzr
  416cc4:	ldp	x20, x19, [sp, #144]
  416cc8:	ldp	x22, x21, [sp, #128]
  416ccc:	ldp	x24, x23, [sp, #112]
  416cd0:	ldp	x26, x25, [sp, #96]
  416cd4:	ldp	x28, x27, [sp, #80]
  416cd8:	ldp	x29, x30, [sp, #64]
  416cdc:	add	sp, sp, #0xa0
  416ce0:	ret
  416ce4:	cmp	x22, x26
  416ce8:	b.cs	416d08 <ferror@plt+0x13468>  // b.hs, b.nlast
  416cec:	ldur	x24, [x29, #-8]
  416cf0:	sub	w1, w26, w22
  416cf4:	sub	w8, w1, #0x1
  416cf8:	cmp	w8, #0x7
  416cfc:	b.ls	416c88 <ferror@plt+0x133e8>  // b.plast
  416d00:	ldur	x28, [x29, #-16]
  416d04:	b	41678c <ferror@plt+0x12eec>
  416d08:	ldp	x28, x24, [x29, #-16]
  416d0c:	b	41678c <ferror@plt+0x12eec>
  416d10:	sub	w1, w21, #0x4
  416d14:	b	416af0 <ferror@plt+0x13250>
  416d18:	stp	x29, x30, [sp, #-32]!
  416d1c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416d20:	str	x19, [sp, #16]
  416d24:	mov	x19, x0
  416d28:	add	x1, x1, #0x9b8
  416d2c:	mov	w2, #0x5                   	// #5
  416d30:	mov	x0, xzr
  416d34:	mov	x29, sp
  416d38:	bl	403700 <dcgettext@plt>
  416d3c:	ldr	x1, [x19, #16]
  416d40:	bl	4037a0 <printf@plt>
  416d44:	ldr	x19, [sp, #16]
  416d48:	mov	w0, #0x1                   	// #1
  416d4c:	ldp	x29, x30, [sp], #32
  416d50:	ret
  416d54:	ldr	w2, [x0, #56]
  416d58:	mov	w4, #0x1                   	// #1
  416d5c:	mov	w3, wzr
  416d60:	b	40b3e8 <ferror@plt+0x7b48>
  416d64:	sub	sp, sp, #0xa0
  416d68:	stp	x29, x30, [sp, #64]
  416d6c:	stp	x28, x27, [sp, #80]
  416d70:	stp	x26, x25, [sp, #96]
  416d74:	stp	x24, x23, [sp, #112]
  416d78:	stp	x22, x21, [sp, #128]
  416d7c:	stp	x20, x19, [sp, #144]
  416d80:	ldr	x21, [x0, #32]
  416d84:	mov	w1, wzr
  416d88:	add	x29, sp, #0x40
  416d8c:	mov	x19, x0
  416d90:	bl	41a5f0 <ferror@plt+0x16d50>
  416d94:	ldr	x8, [x19, #48]
  416d98:	cmp	x8, #0x17
  416d9c:	b.hi	416dac <ferror@plt+0x1350c>  // b.pmore
  416da0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416da4:	add	x1, x1, #0x9fb
  416da8:	b	416f10 <ferror@plt+0x13670>
  416dac:	mov	w1, #0x4                   	// #4
  416db0:	mov	x0, x21
  416db4:	bl	43157c <warn@@Base+0x1e8>
  416db8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416dbc:	mov	x20, x0
  416dc0:	add	x1, x1, #0xa20
  416dc4:	mov	w2, #0x5                   	// #5
  416dc8:	mov	x0, xzr
  416dcc:	bl	403700 <dcgettext@plt>
  416dd0:	and	x22, x20, #0xffffffff
  416dd4:	mov	x1, x22
  416dd8:	bl	4037a0 <printf@plt>
  416ddc:	sub	w8, w20, #0x3
  416de0:	cmp	w8, #0x6
  416de4:	b.cc	416e04 <ferror@plt+0x13564>  // b.lo, b.ul, b.last
  416de8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416dec:	add	x1, x1, #0xa2d
  416df0:	mov	w2, #0x5                   	// #5
  416df4:	mov	x0, xzr
  416df8:	bl	403700 <dcgettext@plt>
  416dfc:	mov	x1, x22
  416e00:	b	416f20 <ferror@plt+0x13680>
  416e04:	cmp	w20, #0x3
  416e08:	b.hi	416e28 <ferror@plt+0x13588>  // b.pmore
  416e0c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416e10:	add	x1, x1, #0xa47
  416e14:	mov	w2, #0x5                   	// #5
  416e18:	mov	x0, xzr
  416e1c:	bl	403700 <dcgettext@plt>
  416e20:	bl	431394 <warn@@Base>
  416e24:	b	416e30 <ferror@plt+0x13590>
  416e28:	cmp	w20, #0x4
  416e2c:	b.ne	416f48 <ferror@plt+0x136a8>  // b.any
  416e30:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416e34:	add	x1, x1, #0xa7a
  416e38:	mov	w2, #0x5                   	// #5
  416e3c:	mov	x0, xzr
  416e40:	bl	403700 <dcgettext@plt>
  416e44:	bl	431394 <warn@@Base>
  416e48:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416e4c:	add	x1, x1, #0xab0
  416e50:	mov	w2, #0x5                   	// #5
  416e54:	mov	x0, xzr
  416e58:	bl	403700 <dcgettext@plt>
  416e5c:	bl	431394 <warn@@Base>
  416e60:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416e64:	add	x1, x1, #0xadf
  416e68:	mov	w2, #0x5                   	// #5
  416e6c:	mov	x0, xzr
  416e70:	bl	403700 <dcgettext@plt>
  416e74:	bl	431394 <warn@@Base>
  416e78:	add	x0, x21, #0x4
  416e7c:	mov	w1, #0x4                   	// #4
  416e80:	bl	43157c <warn@@Base+0x1e8>
  416e84:	mov	x25, x0
  416e88:	add	x0, x21, #0x8
  416e8c:	mov	w1, #0x4                   	// #4
  416e90:	bl	43157c <warn@@Base+0x1e8>
  416e94:	mov	x22, x0
  416e98:	add	x0, x21, #0xc
  416e9c:	mov	w1, #0x4                   	// #4
  416ea0:	bl	43157c <warn@@Base+0x1e8>
  416ea4:	mov	x23, x0
  416ea8:	add	x0, x21, #0x10
  416eac:	mov	w1, #0x4                   	// #4
  416eb0:	bl	43157c <warn@@Base+0x1e8>
  416eb4:	mov	x24, x0
  416eb8:	add	x0, x21, #0x14
  416ebc:	mov	w1, #0x4                   	// #4
  416ec0:	bl	43157c <warn@@Base+0x1e8>
  416ec4:	ldr	x8, [x19, #48]
  416ec8:	and	x26, x25, #0xffffffff
  416ecc:	cmp	x26, x8
  416ed0:	b.hi	416f08 <ferror@plt+0x13668>  // b.pmore
  416ed4:	and	x27, x22, #0xffffffff
  416ed8:	cmp	x27, x8
  416edc:	b.hi	416f08 <ferror@plt+0x13668>  // b.pmore
  416ee0:	and	x9, x23, #0xffffffff
  416ee4:	cmp	x9, x8
  416ee8:	b.hi	416f08 <ferror@plt+0x13668>  // b.pmore
  416eec:	and	x12, x24, #0xffffffff
  416ef0:	cmp	x12, x8
  416ef4:	b.hi	416f08 <ferror@plt+0x13668>  // b.pmore
  416ef8:	and	x13, x0, #0xffffffff
  416efc:	mov	x20, x0
  416f00:	cmp	x13, x8
  416f04:	b.ls	416f5c <ferror@plt+0x136bc>  // b.plast
  416f08:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416f0c:	add	x1, x1, #0xb0e
  416f10:	mov	w2, #0x5                   	// #5
  416f14:	mov	x0, xzr
  416f18:	bl	403700 <dcgettext@plt>
  416f1c:	ldr	x1, [x19, #16]
  416f20:	bl	431394 <warn@@Base>
  416f24:	mov	w0, wzr
  416f28:	ldp	x20, x19, [sp, #144]
  416f2c:	ldp	x22, x21, [sp, #128]
  416f30:	ldp	x24, x23, [sp, #112]
  416f34:	ldp	x26, x25, [sp, #96]
  416f38:	ldp	x28, x27, [sp, #80]
  416f3c:	ldp	x29, x30, [sp, #64]
  416f40:	add	sp, sp, #0xa0
  416f44:	ret
  416f48:	cmp	w20, #0x5
  416f4c:	b.ls	416e48 <ferror@plt+0x135a8>  // b.plast
  416f50:	cmp	w20, #0x6
  416f54:	b.eq	416e60 <ferror@plt+0x135c0>  // b.none
  416f58:	b	416e78 <ferror@plt+0x135d8>
  416f5c:	subs	w14, w22, w25
  416f60:	b.cs	416f84 <ferror@plt+0x136e4>  // b.hs, b.nlast
  416f64:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416f68:	add	x1, x1, #0xb31
  416f6c:	mov	w2, #0x5                   	// #5
  416f70:	mov	x0, xzr
  416f74:	bl	403700 <dcgettext@plt>
  416f78:	mov	w1, w22
  416f7c:	mov	w2, w25
  416f80:	b	416ffc <ferror@plt+0x1375c>
  416f84:	subs	w10, w23, w22
  416f88:	b.cs	416fac <ferror@plt+0x1370c>  // b.hs, b.nlast
  416f8c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416f90:	add	x1, x1, #0xb5d
  416f94:	mov	w2, #0x5                   	// #5
  416f98:	mov	x0, xzr
  416f9c:	bl	403700 <dcgettext@plt>
  416fa0:	mov	w1, w23
  416fa4:	mov	w2, w22
  416fa8:	b	416ffc <ferror@plt+0x1375c>
  416fac:	subs	w11, w24, w23
  416fb0:	stur	w11, [x29, #-16]
  416fb4:	b.cs	416fd8 <ferror@plt+0x13738>  // b.hs, b.nlast
  416fb8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416fbc:	add	x1, x1, #0xb94
  416fc0:	mov	w2, #0x5                   	// #5
  416fc4:	mov	x0, xzr
  416fc8:	bl	403700 <dcgettext@plt>
  416fcc:	mov	w1, w24
  416fd0:	mov	w2, w23
  416fd4:	b	416ffc <ferror@plt+0x1375c>
  416fd8:	subs	w16, w20, w24
  416fdc:	b.cs	417004 <ferror@plt+0x13764>  // b.hs, b.nlast
  416fe0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  416fe4:	add	x1, x1, #0xbd5
  416fe8:	mov	w2, #0x5                   	// #5
  416fec:	mov	x0, xzr
  416ff0:	bl	403700 <dcgettext@plt>
  416ff4:	mov	w1, w20
  416ff8:	mov	w2, w24
  416ffc:	bl	431394 <warn@@Base>
  417000:	b	416f24 <ferror@plt+0x13684>
  417004:	ldr	x11, [x19, #32]
  417008:	add	x15, x21, x9
  41700c:	ldur	w9, [x29, #-16]
  417010:	stur	x15, [x29, #-24]
  417014:	add	x8, x11, x8
  417018:	add	x9, x15, w9, uxtw
  41701c:	cmp	x9, x8
  417020:	b.ls	417040 <ferror@plt+0x137a0>  // b.plast
  417024:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417028:	add	x1, x1, #0xc16
  41702c:	mov	w2, #0x5                   	// #5
  417030:	mov	x0, xzr
  417034:	bl	403700 <dcgettext@plt>
  417038:	bl	431394 <warn@@Base>
  41703c:	b	416f24 <ferror@plt+0x13684>
  417040:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417044:	lsr	w8, w10, #3
  417048:	add	x1, x1, #0xc44
  41704c:	mov	w2, #0x5                   	// #5
  417050:	mov	x0, xzr
  417054:	stur	w16, [x29, #-28]
  417058:	stp	x13, x12, [sp, #8]
  41705c:	str	w14, [sp, #4]
  417060:	lsr	w28, w14, #3
  417064:	stur	x8, [x29, #-8]
  417068:	bl	403700 <dcgettext@plt>
  41706c:	bl	4037a0 <printf@plt>
  417070:	cbz	w28, 4170dc <ferror@plt+0x1383c>
  417074:	mov	w22, wzr
  417078:	mov	x24, xzr
  41707c:	add	x23, x21, x26
  417080:	mov	w1, #0x8                   	// #8
  417084:	mov	x0, x23
  417088:	bl	43157c <warn@@Base+0x1e8>
  41708c:	mov	x25, x0
  417090:	add	x0, x23, #0x8
  417094:	mov	w1, #0x8                   	// #8
  417098:	bl	43157c <warn@@Base+0x1e8>
  41709c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4170a0:	mov	x26, x0
  4170a4:	mov	w2, #0x5                   	// #5
  4170a8:	mov	x0, xzr
  4170ac:	add	x1, x1, #0xc50
  4170b0:	bl	403700 <dcgettext@plt>
  4170b4:	add	x8, x25, x26
  4170b8:	sub	x3, x8, #0x1
  4170bc:	mov	w1, w22
  4170c0:	mov	x2, x25
  4170c4:	bl	4037a0 <printf@plt>
  4170c8:	add	x24, x24, #0x2
  4170cc:	add	x23, x23, #0x10
  4170d0:	cmp	x24, x28
  4170d4:	add	w22, w22, #0x1
  4170d8:	b.cc	417080 <ferror@plt+0x137e0>  // b.lo, b.ul, b.last
  4170dc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4170e0:	add	x1, x1, #0xc65
  4170e4:	mov	w2, #0x5                   	// #5
  4170e8:	mov	x0, xzr
  4170ec:	bl	403700 <dcgettext@plt>
  4170f0:	bl	4037a0 <printf@plt>
  4170f4:	ldur	x8, [x29, #-8]
  4170f8:	adrp	x28, 458000 <_bfd_std_section+0x110>
  4170fc:	cbz	w8, 4171cc <ferror@plt+0x1392c>
  417100:	adrp	x26, 43b000 <warn@@Base+0x9c6c>
  417104:	mov	w22, wzr
  417108:	mov	x25, xzr
  41710c:	add	x23, x21, x27
  417110:	add	x26, x26, #0xf18
  417114:	mov	w1, #0x8                   	// #8
  417118:	mov	x0, x23
  41711c:	bl	43157c <warn@@Base+0x1e8>
  417120:	mov	x27, x0
  417124:	add	x0, x23, #0x8
  417128:	mov	w1, #0x8                   	// #8
  41712c:	bl	43157c <warn@@Base+0x1e8>
  417130:	mov	x28, x0
  417134:	add	x0, x23, #0x10
  417138:	mov	w1, #0x8                   	// #8
  41713c:	bl	43157c <warn@@Base+0x1e8>
  417140:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417144:	mov	x24, x0
  417148:	mov	w2, #0x5                   	// #5
  41714c:	mov	x0, xzr
  417150:	add	x1, x1, #0xc71
  417154:	bl	403700 <dcgettext@plt>
  417158:	mov	w1, w22
  41715c:	mov	x2, x27
  417160:	mov	x3, x28
  417164:	adrp	x28, 458000 <_bfd_std_section+0x110>
  417168:	bl	4037a0 <printf@plt>
  41716c:	ldrsw	x8, [x28, #1436]
  417170:	adrp	x10, 458000 <_bfd_std_section+0x110>
  417174:	add	x10, x10, #0x5a0
  417178:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41717c:	add	w9, w8, #0x1
  417180:	add	x27, x10, x8, lsl #6
  417184:	and	w8, w9, #0xf
  417188:	mov	w1, #0x40                  	// #64
  41718c:	mov	x0, x27
  417190:	add	x2, x2, #0xc21
  417194:	mov	x3, x24
  417198:	str	w8, [x28, #1436]
  41719c:	bl	403150 <snprintf@plt>
  4171a0:	mov	x0, x26
  4171a4:	mov	x1, x27
  4171a8:	bl	4037a0 <printf@plt>
  4171ac:	mov	w0, #0xa                   	// #10
  4171b0:	bl	403800 <putchar@plt>
  4171b4:	ldur	x8, [x29, #-8]
  4171b8:	add	x25, x25, #0x3
  4171bc:	add	w22, w22, #0x1
  4171c0:	add	x23, x23, #0x18
  4171c4:	cmp	x25, x8
  4171c8:	b.cc	417114 <ferror@plt+0x13874>  // b.lo, b.ul, b.last
  4171cc:	ldur	w8, [x29, #-28]
  4171d0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4171d4:	add	x1, x1, #0xc84
  4171d8:	mov	w2, #0x5                   	// #5
  4171dc:	lsr	w8, w8, #3
  4171e0:	mov	x0, xzr
  4171e4:	str	x8, [sp, #24]
  4171e8:	bl	403700 <dcgettext@plt>
  4171ec:	bl	4037a0 <printf@plt>
  4171f0:	ldur	w8, [x29, #-16]
  4171f4:	cbz	w8, 417304 <ferror@plt+0x13a64>
  4171f8:	ldur	w8, [x29, #-16]
  4171fc:	adrp	x22, 458000 <_bfd_std_section+0x110>
  417200:	adrp	x23, 43a000 <warn@@Base+0x8c6c>
  417204:	mov	w24, wzr
  417208:	sub	w8, w8, #0x14
  41720c:	add	x22, x22, #0x5a0
  417210:	add	x23, x23, #0xc21
  417214:	stur	w8, [x29, #-28]
  417218:	ldur	x8, [x29, #-24]
  41721c:	mov	w1, #0x8                   	// #8
  417220:	add	x25, x8, w24, uxtw
  417224:	mov	x0, x25
  417228:	bl	43157c <warn@@Base+0x1e8>
  41722c:	mov	x26, x0
  417230:	add	x0, x25, #0x8
  417234:	mov	w1, #0x8                   	// #8
  417238:	bl	43157c <warn@@Base+0x1e8>
  41723c:	mov	x27, x0
  417240:	add	x0, x25, #0x10
  417244:	mov	w1, #0x4                   	// #4
  417248:	bl	43157c <warn@@Base+0x1e8>
  41724c:	ldrsw	x8, [x28, #1436]
  417250:	stur	x0, [x29, #-8]
  417254:	mov	w1, #0x40                  	// #64
  417258:	mov	x2, x23
  41725c:	add	w9, w8, #0x1
  417260:	add	x28, x22, x8, lsl #6
  417264:	and	w8, w9, #0xf
  417268:	adrp	x9, 458000 <_bfd_std_section+0x110>
  41726c:	mov	x0, x28
  417270:	mov	x3, x26
  417274:	str	w8, [x9, #1436]
  417278:	bl	403150 <snprintf@plt>
  41727c:	adrp	x25, 43b000 <warn@@Base+0x9c6c>
  417280:	add	x25, x25, #0xf18
  417284:	mov	x0, x25
  417288:	mov	x1, x28
  41728c:	adrp	x28, 458000 <_bfd_std_section+0x110>
  417290:	bl	4037a0 <printf@plt>
  417294:	ldrsw	x8, [x28, #1436]
  417298:	mov	w1, #0x40                  	// #64
  41729c:	mov	x2, x23
  4172a0:	mov	x3, x27
  4172a4:	add	w9, w8, #0x1
  4172a8:	add	x26, x22, x8, lsl #6
  4172ac:	and	w8, w9, #0xf
  4172b0:	mov	x0, x26
  4172b4:	str	w8, [x28, #1436]
  4172b8:	bl	403150 <snprintf@plt>
  4172bc:	mov	x0, x25
  4172c0:	mov	x1, x26
  4172c4:	bl	4037a0 <printf@plt>
  4172c8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  4172cc:	mov	w2, #0x5                   	// #5
  4172d0:	mov	x0, xzr
  4172d4:	add	x1, x1, #0x968
  4172d8:	bl	403700 <dcgettext@plt>
  4172dc:	ldur	x8, [x29, #-8]
  4172e0:	and	x1, x8, #0xffffffff
  4172e4:	bl	4037a0 <printf@plt>
  4172e8:	ldur	w8, [x29, #-16]
  4172ec:	add	w24, w24, #0x14
  4172f0:	cmp	w24, w8
  4172f4:	b.cs	417304 <ferror@plt+0x13a64>  // b.hs, b.nlast
  4172f8:	ldur	w8, [x29, #-28]
  4172fc:	cmp	w24, w8
  417300:	b.ls	417218 <ferror@plt+0x13978>  // b.plast
  417304:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417308:	add	x1, x1, #0xc95
  41730c:	mov	w2, #0x5                   	// #5
  417310:	mov	x0, xzr
  417314:	bl	403700 <dcgettext@plt>
  417318:	bl	4037a0 <printf@plt>
  41731c:	ldr	x23, [sp, #24]
  417320:	cbz	w23, 4175c8 <ferror@plt+0x13d28>
  417324:	ldr	x8, [sp, #16]
  417328:	adrp	x28, 43e000 <warn@@Base+0xcc6c>
  41732c:	mov	x22, xzr
  417330:	add	x28, x28, #0xcfc
  417334:	add	x25, x21, x8
  417338:	ldr	x8, [sp, #8]
  41733c:	add	x26, x21, x8
  417340:	ldr	w8, [sp, #4]
  417344:	stp	x26, x25, [x29, #-24]
  417348:	lsr	w8, w8, #4
  41734c:	stur	w8, [x29, #-8]
  417350:	add	x24, x25, x22, lsl #3
  417354:	mov	w1, #0x4                   	// #4
  417358:	mov	x0, x24
  41735c:	bl	43157c <warn@@Base+0x1e8>
  417360:	mov	x21, x0
  417364:	add	x0, x24, #0x4
  417368:	mov	w1, #0x4                   	// #4
  41736c:	bl	43157c <warn@@Base+0x1e8>
  417370:	mov	x24, x0
  417374:	orr	w8, w24, w21
  417378:	cbz	w8, 417484 <ferror@plt+0x13be4>
  41737c:	ldr	x9, [x19, #32]
  417380:	ldr	x8, [x19, #48]
  417384:	add	x3, x26, w21, uxtw
  417388:	add	x9, x9, x8
  41738c:	cmp	x3, x9
  417390:	b.cs	4173ac <ferror@plt+0x13b0c>  // b.hs, b.nlast
  417394:	add	w9, w21, w20
  417398:	sub	w2, w8, w9
  41739c:	mov	x0, x28
  4173a0:	mov	w1, w22
  4173a4:	bl	4037a0 <printf@plt>
  4173a8:	b	4173ec <ferror@plt+0x13b4c>
  4173ac:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4173b0:	mov	w2, #0x5                   	// #5
  4173b4:	mov	x0, xzr
  4173b8:	add	x1, x1, #0xca5
  4173bc:	bl	403700 <dcgettext@plt>
  4173c0:	mov	w1, w22
  4173c4:	mov	w2, w21
  4173c8:	bl	4037a0 <printf@plt>
  4173cc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4173d0:	mov	w2, #0x5                   	// #5
  4173d4:	mov	x0, xzr
  4173d8:	add	x1, x1, #0xcc0
  4173dc:	bl	403700 <dcgettext@plt>
  4173e0:	mov	w1, w21
  4173e4:	mov	w2, w22
  4173e8:	bl	431394 <warn@@Base>
  4173ec:	ldr	x8, [x19, #32]
  4173f0:	ldr	x9, [x19, #48]
  4173f4:	add	x21, x26, w24, uxtw
  4173f8:	add	x8, x8, x9
  4173fc:	sub	x8, x8, #0x3
  417400:	cmp	x21, x8
  417404:	b.cs	417448 <ferror@plt+0x13ba8>  // b.hs, b.nlast
  417408:	mov	w1, #0x4                   	// #4
  41740c:	mov	x0, x21
  417410:	bl	43157c <warn@@Base+0x1e8>
  417414:	mov	x24, x0
  417418:	lsl	w8, w24, #2
  41741c:	cmp	w8, w24
  417420:	b.cs	417498 <ferror@plt+0x13bf8>  // b.hs, b.nlast
  417424:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  417428:	add	x0, x0, #0xd69
  41742c:	mov	w1, w24
  417430:	bl	4037a0 <printf@plt>
  417434:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417438:	mov	w2, #0x5                   	// #5
  41743c:	mov	x0, xzr
  417440:	add	x1, x1, #0xd86
  417444:	b	417474 <ferror@plt+0x13bd4>
  417448:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41744c:	mov	w2, #0x5                   	// #5
  417450:	mov	x0, xzr
  417454:	add	x1, x1, #0xd08
  417458:	bl	403700 <dcgettext@plt>
  41745c:	mov	w1, w24
  417460:	bl	4037a0 <printf@plt>
  417464:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417468:	mov	w2, #0x5                   	// #5
  41746c:	mov	x0, xzr
  417470:	add	x1, x1, #0xd28
  417474:	bl	403700 <dcgettext@plt>
  417478:	mov	w1, w24
  41747c:	mov	w2, w22
  417480:	bl	431394 <warn@@Base>
  417484:	add	x22, x22, #0x1
  417488:	cmp	x22, x23
  41748c:	mov	w0, #0x1                   	// #1
  417490:	b.ne	417350 <ferror@plt+0x13ab0>  // b.any
  417494:	b	416f28 <ferror@plt+0x13688>
  417498:	add	x27, x21, #0x4
  41749c:	add	x8, x27, x8
  4174a0:	cmp	x8, x26
  4174a4:	b.cc	417424 <ferror@plt+0x13b84>  // b.lo, b.ul, b.last
  4174a8:	ldr	x9, [x19, #32]
  4174ac:	ldr	x10, [x19, #48]
  4174b0:	add	x9, x9, x10
  4174b4:	cmp	x8, x9
  4174b8:	b.cs	417424 <ferror@plt+0x13b84>  // b.hs, b.nlast
  4174bc:	cmp	w24, #0x2
  4174c0:	b.cc	4174d0 <ferror@plt+0x13c30>  // b.lo, b.ul, b.last
  4174c4:	mov	w0, #0xa                   	// #10
  4174c8:	bl	403800 <putchar@plt>
  4174cc:	b	4174d4 <ferror@plt+0x13c34>
  4174d0:	cbz	w24, 4175bc <ferror@plt+0x13d1c>
  4174d4:	cmp	w24, #0x1
  4174d8:	mov	w8, #0x20                  	// #32
  4174dc:	mov	w9, #0x9                   	// #9
  4174e0:	mov	x25, xzr
  4174e4:	csel	w21, w9, w8, hi  // hi = pmore
  4174e8:	and	x28, x24, #0xffffffff
  4174ec:	and	x8, x25, #0xfffffffc
  4174f0:	add	x0, x27, x8
  4174f4:	mov	w1, #0x4                   	// #4
  4174f8:	bl	43157c <warn@@Base+0x1e8>
  4174fc:	ldur	w9, [x29, #-8]
  417500:	mov	x26, x0
  417504:	and	w8, w26, #0xffffff
  417508:	adrp	x10, 43e000 <warn@@Base+0xcc6c>
  41750c:	cmp	w8, w9
  417510:	adrp	x11, 43e000 <warn@@Base+0xcc6c>
  417514:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  417518:	add	x10, x10, #0xdbd
  41751c:	add	x11, x11, #0xdc4
  417520:	ubfx	x23, x0, #28, #3
  417524:	csel	x0, x11, x10, cc  // cc = lo, ul, last
  417528:	sub	w2, w8, w9
  41752c:	mov	w1, w21
  417530:	bl	4037a0 <printf@plt>
  417534:	adrp	x8, 43e000 <warn@@Base+0xcc6c>
  417538:	adrp	x9, 43e000 <warn@@Base+0xcc6c>
  41753c:	cmp	w26, #0x0
  417540:	add	x8, x8, #0xddb
  417544:	add	x9, x9, #0xdd4
  417548:	csel	x1, x9, x8, lt  // lt = tstop
  41754c:	mov	w2, #0x5                   	// #5
  417550:	mov	x0, xzr
  417554:	bl	403700 <dcgettext@plt>
  417558:	adrp	x8, 438000 <warn@@Base+0x6c6c>
  41755c:	add	x8, x8, #0xf38
  417560:	ldr	x1, [x8, x23, lsl #3]
  417564:	mov	x26, x0
  417568:	mov	w2, #0x5                   	// #5
  41756c:	mov	x0, xzr
  417570:	bl	403700 <dcgettext@plt>
  417574:	mov	x2, x0
  417578:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  41757c:	add	x0, x0, #0xdca
  417580:	mov	x1, x26
  417584:	bl	4037a0 <printf@plt>
  417588:	cmp	w24, #0x2
  41758c:	b.cc	417598 <ferror@plt+0x13cf8>  // b.lo, b.ul, b.last
  417590:	mov	w0, #0xa                   	// #10
  417594:	bl	403800 <putchar@plt>
  417598:	subs	x28, x28, #0x1
  41759c:	add	x25, x25, #0x4
  4175a0:	b.ne	4174ec <ferror@plt+0x13c4c>  // b.any
  4175a4:	ldr	x23, [sp, #24]
  4175a8:	ldp	x26, x25, [x29, #-24]
  4175ac:	adrp	x28, 43e000 <warn@@Base+0xcc6c>
  4175b0:	cmp	w24, #0x1
  4175b4:	add	x28, x28, #0xcfc
  4175b8:	b.hi	417484 <ferror@plt+0x13be4>  // b.pmore
  4175bc:	mov	w0, #0xa                   	// #10
  4175c0:	bl	403800 <putchar@plt>
  4175c4:	b	417484 <ferror@plt+0x13be4>
  4175c8:	mov	w0, #0x1                   	// #1
  4175cc:	b	416f28 <ferror@plt+0x13688>
  4175d0:	sub	sp, sp, #0x120
  4175d4:	stp	x29, x30, [sp, #192]
  4175d8:	stp	x28, x27, [sp, #208]
  4175dc:	stp	x26, x25, [sp, #224]
  4175e0:	stp	x24, x23, [sp, #240]
  4175e4:	stp	x22, x21, [sp, #256]
  4175e8:	stp	x20, x19, [sp, #272]
  4175ec:	ldr	x21, [x0, #32]
  4175f0:	ldr	x20, [x0, #48]
  4175f4:	mov	x19, x1
  4175f8:	mov	w1, wzr
  4175fc:	add	x29, sp, #0xc0
  417600:	mov	x24, x0
  417604:	bl	41a5f0 <ferror@plt+0x16d50>
  417608:	mov	w0, #0xa                   	// #10
  41760c:	mov	x1, x19
  417610:	bl	4198dc <ferror@plt+0x1603c>
  417614:	cmp	x20, #0x1
  417618:	b.lt	4184b0 <ferror@plt+0x14c10>  // b.tstop
  41761c:	adrp	x23, 43a000 <warn@@Base+0x8c6c>
  417620:	add	x22, x21, x20
  417624:	add	x23, x23, #0xc61
  417628:	stur	x24, [x29, #-80]
  41762c:	str	x22, [sp, #64]
  417630:	add	x20, x21, #0x4
  417634:	sub	w8, w22, w21
  417638:	cmp	x20, x22
  41763c:	mov	w10, #0x4                   	// #4
  417640:	csel	w1, w10, w8, cc  // cc = lo, ul, last
  417644:	sub	w8, w1, #0x1
  417648:	cmp	w8, #0x7
  41764c:	b.ls	417658 <ferror@plt+0x13db8>  // b.plast
  417650:	mov	x19, xzr
  417654:	b	4176a4 <ferror@plt+0x13e04>
  417658:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41765c:	ldr	x8, [x8, #696]
  417660:	mov	x0, x21
  417664:	blr	x8
  417668:	mov	w8, #0xffffffff            	// #-1
  41766c:	cmp	x0, x8
  417670:	b.ne	41769c <ferror@plt+0x13dfc>  // b.any
  417674:	add	x25, x21, #0xc
  417678:	cmp	x25, x22
  41767c:	b.cs	4176ac <ferror@plt+0x13e0c>  // b.hs, b.nlast
  417680:	mov	w1, #0x8                   	// #8
  417684:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417688:	ldr	x8, [x8, #696]
  41768c:	mov	x0, x20
  417690:	blr	x8
  417694:	mov	x19, x0
  417698:	b	4176c8 <ferror@plt+0x13e28>
  41769c:	mov	x19, x0
  4176a0:	mov	w10, #0x4                   	// #4
  4176a4:	mov	x25, x20
  4176a8:	b	4176cc <ferror@plt+0x13e2c>
  4176ac:	cmp	x20, x22
  4176b0:	b.cs	4176c4 <ferror@plt+0x13e24>  // b.hs, b.nlast
  4176b4:	sub	w1, w22, w20
  4176b8:	sub	w8, w1, #0x1
  4176bc:	cmp	w8, #0x7
  4176c0:	b.ls	417684 <ferror@plt+0x13de4>  // b.plast
  4176c4:	mov	x19, xzr
  4176c8:	mov	w10, #0x8                   	// #8
  4176cc:	ldr	x8, [x24, #32]
  4176d0:	adrp	x22, 43e000 <warn@@Base+0xcc6c>
  4176d4:	add	x22, x22, #0xf1b
  4176d8:	sub	x8, x25, x8
  4176dc:	adds	x8, x8, x19
  4176e0:	b.cs	4184b8 <ferror@plt+0x14c18>  // b.hs, b.nlast
  4176e4:	ldr	x9, [x24, #48]
  4176e8:	cmp	x8, x9
  4176ec:	b.hi	4184b8 <ferror@plt+0x14c18>  // b.pmore
  4176f0:	cmp	x19, #0x0
  4176f4:	csel	w8, w19, wzr, gt
  4176f8:	cmp	x19, #0x3
  4176fc:	mov	w9, #0x2                   	// #2
  417700:	csel	w1, w8, w9, lt  // lt = tstop
  417704:	sub	w8, w1, #0x1
  417708:	cmp	w8, #0x7
  41770c:	mov	w20, wzr
  417710:	stur	x10, [x29, #-32]
  417714:	b.hi	41772c <ferror@plt+0x13e8c>  // b.pmore
  417718:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41771c:	ldr	x8, [x8, #696]
  417720:	mov	x0, x25
  417724:	blr	x8
  417728:	mov	x20, x0
  41772c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417730:	mov	w2, #0x5                   	// #5
  417734:	mov	x0, xzr
  417738:	add	x1, x1, #0xa20
  41773c:	bl	403700 <dcgettext@plt>
  417740:	and	x1, x20, #0xffff
  417744:	and	w20, w20, #0xffff
  417748:	bl	4037a0 <printf@plt>
  41774c:	cmp	w20, #0x5
  417750:	b.ne	418504 <ferror@plt+0x14c64>  // b.any
  417754:	cmp	x19, #0x4
  417758:	b.gt	417778 <ferror@plt+0x13ed8>
  41775c:	cmp	x19, #0x3
  417760:	b.lt	417770 <ferror@plt+0x13ed0>  // b.tstop
  417764:	sub	w8, w19, #0x3
  417768:	cmp	w8, #0x8
  41776c:	b.cc	4183b4 <ferror@plt+0x14b14>  // b.lo, b.ul, b.last
  417770:	add	x24, x25, #0x8
  417774:	b	4177f4 <ferror@plt+0x13f54>
  417778:	mov	w1, #0x2                   	// #2
  41777c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417780:	ldr	x8, [x8, #696]
  417784:	add	x0, x25, #0x2
  417788:	blr	x8
  41778c:	ands	w20, w0, #0xffff
  417790:	b.eq	4177b0 <ferror@plt+0x13f10>  // b.none
  417794:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417798:	mov	w2, #0x5                   	// #5
  41779c:	mov	x0, xzr
  4177a0:	add	x1, x1, #0xe1d
  4177a4:	bl	403700 <dcgettext@plt>
  4177a8:	mov	w1, w20
  4177ac:	bl	431394 <warn@@Base>
  4177b0:	cmp	x19, #0x8
  4177b4:	add	x24, x25, #0x8
  4177b8:	b.gt	4177d8 <ferror@plt+0x13f38>
  4177bc:	cmp	x19, #0x5
  4177c0:	b.lt	4177f4 <ferror@plt+0x13f54>  // b.tstop
  4177c4:	sub	w8, w19, #0x5
  4177c8:	cmp	w8, #0x7
  4177cc:	b.hi	4177f4 <ferror@plt+0x13f54>  // b.pmore
  4177d0:	sub	w1, w19, #0x4
  4177d4:	b	4177dc <ferror@plt+0x13f3c>
  4177d8:	mov	w1, #0x4                   	// #4
  4177dc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4177e0:	ldr	x8, [x8, #696]
  4177e4:	add	x0, x25, #0x4
  4177e8:	blr	x8
  4177ec:	mov	x27, x0
  4177f0:	cbnz	w27, 417810 <ferror@plt+0x13f70>
  4177f4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4177f8:	mov	w2, #0x5                   	// #5
  4177fc:	mov	x0, xzr
  417800:	add	x1, x1, #0xe53
  417804:	bl	403700 <dcgettext@plt>
  417808:	bl	431394 <warn@@Base>
  41780c:	mov	w27, wzr
  417810:	cmp	x19, #0xc
  417814:	add	x8, x25, x19
  417818:	stur	x8, [x29, #-24]
  41781c:	stur	x21, [x29, #-40]
  417820:	b.gt	417840 <ferror@plt+0x13fa0>
  417824:	cmp	x19, #0x9
  417828:	b.lt	417838 <ferror@plt+0x13f98>  // b.tstop
  41782c:	sub	w8, w19, #0x9
  417830:	cmp	w8, #0x7
  417834:	b.ls	4183bc <ferror@plt+0x14b1c>  // b.plast
  417838:	mov	w24, wzr
  41783c:	b	417874 <ferror@plt+0x13fd4>
  417840:	mov	w1, #0x4                   	// #4
  417844:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417848:	ldr	x8, [x8, #696]
  41784c:	mov	x0, x24
  417850:	blr	x8
  417854:	cmp	x19, #0x10
  417858:	mov	x24, x0
  41785c:	b.gt	41799c <ferror@plt+0x140fc>
  417860:	cmp	x19, #0xd
  417864:	b.lt	417874 <ferror@plt+0x13fd4>  // b.tstop
  417868:	sub	w8, w19, #0xd
  41786c:	cmp	w8, #0x7
  417870:	b.ls	418408 <ferror@plt+0x14b68>  // b.plast
  417874:	stur	xzr, [x29, #-48]
  417878:	mov	w28, wzr
  41787c:	stur	xzr, [x29, #-64]
  417880:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  417884:	add	x21, x21, #0xefb
  417888:	stur	xzr, [x29, #-72]
  41788c:	mov	w19, wzr
  417890:	mov	x20, x25
  417894:	add	x25, x25, #0x20
  417898:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41789c:	mov	w2, #0x5                   	// #5
  4178a0:	mov	x0, xzr
  4178a4:	add	x1, x1, #0xede
  4178a8:	bl	403700 <dcgettext@plt>
  4178ac:	bl	4037a0 <printf@plt>
  4178b0:	cbz	w19, 41798c <ferror@plt+0x140ec>
  4178b4:	mov	w21, #0x1                   	// #1
  4178b8:	mov	w22, w19
  4178bc:	ldur	x8, [x29, #-24]
  4178c0:	mov	x0, x25
  4178c4:	add	x25, x25, #0x1
  4178c8:	cmp	x25, x8
  4178cc:	b.cs	417910 <ferror@plt+0x14070>  // b.hs, b.nlast
  4178d0:	mov	w1, #0x1                   	// #1
  4178d4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4178d8:	ldr	x8, [x8, #696]
  4178dc:	blr	x8
  4178e0:	and	w26, w0, #0xff
  4178e4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  4178e8:	add	x0, x0, #0x309
  4178ec:	mov	w1, w26
  4178f0:	bl	4037a0 <printf@plt>
  4178f4:	cbz	w26, 41793c <ferror@plt+0x1409c>
  4178f8:	adrp	x8, 455000 <warn@@Base+0x23c6c>
  4178fc:	add	x8, x8, #0x3b0
  417900:	ldrh	w8, [x8, w26, uxtw #1]
  417904:	lsl	w8, w8, #27
  417908:	and	w21, w21, w8, asr #31
  41790c:	b	41793c <ferror@plt+0x1409c>
  417910:	cmp	x0, x8
  417914:	b.cs	41792c <ferror@plt+0x1408c>  // b.hs, b.nlast
  417918:	ldur	x8, [x29, #-24]
  41791c:	sub	w1, w8, w0
  417920:	sub	w8, w1, #0x1
  417924:	cmp	w8, #0x8
  417928:	b.cc	4178d4 <ferror@plt+0x14034>  // b.lo, b.ul, b.last
  41792c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  417930:	add	x0, x0, #0x309
  417934:	mov	w1, wzr
  417938:	bl	4037a0 <printf@plt>
  41793c:	subs	w22, w22, #0x1
  417940:	b.ne	4178bc <ferror@plt+0x1401c>  // b.any
  417944:	cbz	w21, 4179d8 <ferror@plt+0x14138>
  417948:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  41794c:	add	x0, x0, #0xef3
  417950:	bl	4037a0 <printf@plt>
  417954:	adrp	x22, 43e000 <warn@@Base+0xcc6c>
  417958:	add	x22, x22, #0xf1b
  41795c:	cbz	w19, 417a28 <ferror@plt+0x14188>
  417960:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  417964:	add	x20, x20, #0x20
  417968:	mov	w19, w19
  41796c:	add	x21, x21, #0xefb
  417970:	ldrb	w0, [x20]
  417974:	cbz	w0, 417a30 <ferror@plt+0x14190>
  417978:	bl	403800 <putchar@plt>
  41797c:	subs	x19, x19, #0x1
  417980:	add	x20, x20, #0x1
  417984:	b.ne	417970 <ferror@plt+0x140d0>  // b.any
  417988:	b	417a30 <ferror@plt+0x14190>
  41798c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  417990:	add	x0, x0, #0xef3
  417994:	bl	4037a0 <printf@plt>
  417998:	b	417a30 <ferror@plt+0x14190>
  41799c:	mov	w1, #0x4                   	// #4
  4179a0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4179a4:	ldr	x8, [x8, #696]
  4179a8:	add	x0, x25, #0xc
  4179ac:	blr	x8
  4179b0:	cmp	x19, #0x14
  4179b4:	stur	x0, [x29, #-48]
  4179b8:	b.gt	4179ec <ferror@plt+0x1414c>
  4179bc:	cmp	x19, #0x11
  4179c0:	b.lt	417878 <ferror@plt+0x13fd8>  // b.tstop
  4179c4:	sub	w8, w19, #0x11
  4179c8:	cmp	w8, #0x7
  4179cc:	b.hi	417878 <ferror@plt+0x13fd8>  // b.pmore
  4179d0:	sub	w1, w19, #0x10
  4179d4:	b	4179f0 <ferror@plt+0x14150>
  4179d8:	adrp	x22, 43e000 <warn@@Base+0xcc6c>
  4179dc:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  4179e0:	add	x22, x22, #0xf1b
  4179e4:	add	x21, x21, #0xefb
  4179e8:	b	417a3c <ferror@plt+0x1419c>
  4179ec:	mov	w1, #0x4                   	// #4
  4179f0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4179f4:	ldr	x8, [x8, #696]
  4179f8:	add	x0, x25, #0x10
  4179fc:	blr	x8
  417a00:	cmp	x19, #0x18
  417a04:	mov	x28, x0
  417a08:	b.gt	4183c4 <ferror@plt+0x14b24>
  417a0c:	cmp	x19, #0x15
  417a10:	b.lt	41787c <ferror@plt+0x13fdc>  // b.tstop
  417a14:	sub	w8, w19, #0x15
  417a18:	cmp	w8, #0x7
  417a1c:	b.hi	41787c <ferror@plt+0x13fdc>  // b.pmore
  417a20:	sub	w1, w19, #0x14
  417a24:	b	4183c8 <ferror@plt+0x14b28>
  417a28:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  417a2c:	add	x21, x21, #0xefb
  417a30:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  417a34:	add	x0, x0, #0xef8
  417a38:	bl	4037a0 <printf@plt>
  417a3c:	mov	w0, #0xa                   	// #10
  417a40:	bl	403800 <putchar@plt>
  417a44:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417a48:	mov	w2, #0x5                   	// #5
  417a4c:	mov	x0, xzr
  417a50:	add	x1, x1, #0xc45
  417a54:	bl	403700 <dcgettext@plt>
  417a58:	bl	4037a0 <printf@plt>
  417a5c:	cbz	w27, 417ae0 <ferror@plt+0x14240>
  417a60:	mov	w26, wzr
  417a64:	ldp	x8, x9, [x29, #-32]
  417a68:	add	x19, x25, x8
  417a6c:	cmp	x19, x9
  417a70:	b.cs	417a7c <ferror@plt+0x141dc>  // b.hs, b.nlast
  417a74:	mov	w1, w8
  417a78:	b	417a88 <ferror@plt+0x141e8>
  417a7c:	cmp	x25, x9
  417a80:	b.cs	417a94 <ferror@plt+0x141f4>  // b.hs, b.nlast
  417a84:	sub	w1, w9, w25
  417a88:	sub	w8, w1, #0x1
  417a8c:	cmp	w8, #0x7
  417a90:	b.ls	417a9c <ferror@plt+0x141fc>  // b.plast
  417a94:	mov	x25, xzr
  417a98:	b	417ab0 <ferror@plt+0x14210>
  417a9c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417aa0:	ldr	x8, [x8, #696]
  417aa4:	mov	x0, x25
  417aa8:	blr	x8
  417aac:	mov	x25, x0
  417ab0:	mov	w2, #0x5                   	// #5
  417ab4:	mov	x0, xzr
  417ab8:	mov	x1, x21
  417abc:	bl	403700 <dcgettext@plt>
  417ac0:	mov	w1, w26
  417ac4:	mov	x2, x25
  417ac8:	bl	4037a0 <printf@plt>
  417acc:	add	w26, w26, #0x1
  417ad0:	cmp	w27, w26
  417ad4:	mov	x25, x19
  417ad8:	b.ne	417a64 <ferror@plt+0x141c4>  // b.any
  417adc:	b	417ae4 <ferror@plt+0x14244>
  417ae0:	mov	x19, x25
  417ae4:	mov	w0, #0xa                   	// #10
  417ae8:	bl	403800 <putchar@plt>
  417aec:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417af0:	mov	w2, #0x5                   	// #5
  417af4:	mov	x0, xzr
  417af8:	add	x1, x1, #0xc66
  417afc:	bl	403700 <dcgettext@plt>
  417b00:	bl	4037a0 <printf@plt>
  417b04:	cbz	w24, 417b90 <ferror@plt+0x142f0>
  417b08:	ldur	x20, [x29, #-24]
  417b0c:	ldur	x27, [x29, #-48]
  417b10:	mov	w26, wzr
  417b14:	ldur	x8, [x29, #-32]
  417b18:	add	x25, x19, x8
  417b1c:	cmp	x25, x20
  417b20:	b.cs	417b2c <ferror@plt+0x1428c>  // b.hs, b.nlast
  417b24:	mov	w1, w8
  417b28:	b	417b38 <ferror@plt+0x14298>
  417b2c:	cmp	x19, x20
  417b30:	b.cs	417b44 <ferror@plt+0x142a4>  // b.hs, b.nlast
  417b34:	sub	w1, w20, w19
  417b38:	sub	w8, w1, #0x1
  417b3c:	cmp	w8, #0x7
  417b40:	b.ls	417b4c <ferror@plt+0x142ac>  // b.plast
  417b44:	mov	x19, xzr
  417b48:	b	417b60 <ferror@plt+0x142c0>
  417b4c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417b50:	ldr	x8, [x8, #696]
  417b54:	mov	x0, x19
  417b58:	blr	x8
  417b5c:	mov	x19, x0
  417b60:	mov	w2, #0x5                   	// #5
  417b64:	mov	x0, xzr
  417b68:	mov	x1, x21
  417b6c:	bl	403700 <dcgettext@plt>
  417b70:	mov	w1, w26
  417b74:	mov	x2, x19
  417b78:	bl	4037a0 <printf@plt>
  417b7c:	add	w26, w26, #0x1
  417b80:	cmp	w24, w26
  417b84:	mov	x19, x25
  417b88:	b.ne	417b14 <ferror@plt+0x14274>  // b.any
  417b8c:	b	417b9c <ferror@plt+0x142fc>
  417b90:	ldur	x20, [x29, #-24]
  417b94:	ldur	x27, [x29, #-48]
  417b98:	mov	x25, x19
  417b9c:	mov	w0, #0xa                   	// #10
  417ba0:	bl	403800 <putchar@plt>
  417ba4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417ba8:	mov	w2, #0x5                   	// #5
  417bac:	mov	x0, xzr
  417bb0:	add	x1, x1, #0xf08
  417bb4:	bl	403700 <dcgettext@plt>
  417bb8:	bl	4037a0 <printf@plt>
  417bbc:	cbz	w27, 417c84 <ferror@plt+0x143e4>
  417bc0:	mov	w19, wzr
  417bc4:	add	x21, x25, #0x8
  417bc8:	cmp	x21, x20
  417bcc:	b.cs	417bec <ferror@plt+0x1434c>  // b.hs, b.nlast
  417bd0:	mov	w1, #0x8                   	// #8
  417bd4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  417bd8:	ldr	x8, [x8, #696]
  417bdc:	mov	x0, x25
  417be0:	blr	x8
  417be4:	mov	x24, x0
  417be8:	b	417c08 <ferror@plt+0x14368>
  417bec:	cmp	x25, x20
  417bf0:	b.cs	417c04 <ferror@plt+0x14364>  // b.hs, b.nlast
  417bf4:	sub	w1, w20, w25
  417bf8:	sub	w8, w1, #0x1
  417bfc:	cmp	w8, #0x7
  417c00:	b.ls	417bd4 <ferror@plt+0x14334>  // b.plast
  417c04:	mov	x24, xzr
  417c08:	mov	w2, #0x5                   	// #5
  417c0c:	mov	x0, xzr
  417c10:	mov	x1, x22
  417c14:	bl	403700 <dcgettext@plt>
  417c18:	mov	w1, w19
  417c1c:	bl	4037a0 <printf@plt>
  417c20:	adrp	x10, 458000 <_bfd_std_section+0x110>
  417c24:	ldrsw	x8, [x10, #1436]
  417c28:	adrp	x11, 458000 <_bfd_std_section+0x110>
  417c2c:	add	x11, x11, #0x5a0
  417c30:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  417c34:	add	w9, w8, #0x1
  417c38:	add	x25, x11, x8, lsl #6
  417c3c:	and	w8, w9, #0xf
  417c40:	mov	w1, #0x40                  	// #64
  417c44:	mov	x0, x25
  417c48:	add	x2, x2, #0xc21
  417c4c:	mov	x3, x24
  417c50:	str	w8, [x10, #1436]
  417c54:	bl	403150 <snprintf@plt>
  417c58:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  417c5c:	add	x0, x0, #0xf18
  417c60:	mov	x1, x25
  417c64:	bl	4037a0 <printf@plt>
  417c68:	mov	w0, #0xa                   	// #10
  417c6c:	bl	403800 <putchar@plt>
  417c70:	add	w19, w19, #0x1
  417c74:	cmp	w27, w19
  417c78:	mov	x25, x21
  417c7c:	b.ne	417bc4 <ferror@plt+0x14324>  // b.any
  417c80:	b	417c88 <ferror@plt+0x143e8>
  417c84:	mov	x21, x25
  417c88:	mov	w0, #0xa                   	// #10
  417c8c:	bl	403800 <putchar@plt>
  417c90:	ldur	x22, [x29, #-64]
  417c94:	add	x8, x21, w28, uxtw #2
  417c98:	stur	x8, [x29, #-56]
  417c9c:	add	x9, x8, w22, uxtw #2
  417ca0:	ldur	x8, [x29, #-32]
  417ca4:	str	x9, [sp, #88]
  417ca8:	mul	w8, w22, w8
  417cac:	add	x9, x9, x8
  417cb0:	add	x19, x9, x8
  417cb4:	ldur	x8, [x29, #-72]
  417cb8:	str	x9, [sp, #80]
  417cbc:	add	x25, x19, w8, uxtw
  417cc0:	cmp	x25, x20
  417cc4:	b.hi	418520 <ferror@plt+0x14c80>  // b.pmore
  417cc8:	mov	w26, w28
  417ccc:	mov	w8, w22
  417cd0:	mov	x24, xzr
  417cd4:	stur	x8, [x29, #-88]
  417cd8:	cbz	w28, 417cf4 <ferror@plt+0x14454>
  417cdc:	mov	x8, x26
  417ce0:	ldr	w9, [x21], #4
  417ce4:	cmp	w9, #0x0
  417ce8:	cinc	x24, x24, ne  // ne = any
  417cec:	subs	x8, x8, #0x1
  417cf0:	b.ne	417ce0 <ferror@plt+0x14440>  // b.any
  417cf4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417cf8:	adrp	x2, 43e000 <warn@@Base+0xcc6c>
  417cfc:	mov	w4, #0x5                   	// #5
  417d00:	mov	x0, xzr
  417d04:	add	x1, x1, #0xf77
  417d08:	add	x2, x2, #0xf90
  417d0c:	mov	x3, x26
  417d10:	bl	4035d0 <dcngettext@plt>
  417d14:	mov	x1, x24
  417d18:	mov	x2, x26
  417d1c:	bl	4037a0 <printf@plt>
  417d20:	cbz	w22, 417d94 <ferror@plt+0x144f4>
  417d24:	ldur	x9, [x29, #-88]
  417d28:	mov	x8, xzr
  417d2c:	mov	x10, xzr
  417d30:	mov	x27, xzr
  417d34:	mov	x26, xzr
  417d38:	mov	w12, wzr
  417d3c:	lsl	x9, x9, #2
  417d40:	ldur	x11, [x29, #-56]
  417d44:	ldr	w11, [x11, x8]
  417d48:	cbz	x8, 417d80 <ferror@plt+0x144e0>
  417d4c:	udiv	w13, w12, w28
  417d50:	udiv	w14, w11, w28
  417d54:	msub	w12, w13, w28, w12
  417d58:	msub	w13, w14, w28, w11
  417d5c:	cmp	w12, w13
  417d60:	b.ne	417d7c <ferror@plt+0x144dc>  // b.any
  417d64:	add	x12, x10, #0x1
  417d68:	cmp	x27, x12
  417d6c:	add	x26, x26, #0x1
  417d70:	csinc	x27, x27, x10, hi  // hi = pmore
  417d74:	mov	x10, x12
  417d78:	b	417d80 <ferror@plt+0x144e0>
  417d7c:	mov	x10, xzr
  417d80:	add	x8, x8, #0x4
  417d84:	cmp	x9, x8
  417d88:	mov	w12, w11
  417d8c:	b.ne	417d40 <ferror@plt+0x144a0>  // b.any
  417d90:	b	417d9c <ferror@plt+0x144fc>
  417d94:	mov	x26, xzr
  417d98:	mov	x27, xzr
  417d9c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417da0:	mov	w2, #0x5                   	// #5
  417da4:	mov	x0, xzr
  417da8:	add	x1, x1, #0xfaa
  417dac:	bl	403700 <dcgettext@plt>
  417db0:	ldur	x20, [x29, #-88]
  417db4:	mov	x2, x26
  417db8:	mov	x3, x27
  417dbc:	mov	x1, x20
  417dc0:	bl	4037a0 <printf@plt>
  417dc4:	add	x8, x26, x24
  417dc8:	cmp	x8, x20
  417dcc:	b.ne	418594 <ferror@plt+0x14cf4>  // b.any
  417dd0:	ldur	x27, [x29, #-24]
  417dd4:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  417dd8:	mov	x28, xzr
  417ddc:	mov	x26, xzr
  417de0:	mov	x21, xzr
  417de4:	add	x20, x20, #0xc72
  417de8:	sub	x3, x29, #0xc
  417dec:	sub	x4, x29, #0x10
  417df0:	mov	x0, x19
  417df4:	mov	x1, x25
  417df8:	mov	w2, wzr
  417dfc:	bl	40abec <ferror@plt+0x734c>
  417e00:	ldp	w8, w22, [x29, #-16]
  417e04:	mov	x24, x0
  417e08:	mov	x1, x23
  417e0c:	tbnz	w8, #0, 417e18 <ferror@plt+0x14578>
  417e10:	mov	x1, x20
  417e14:	tbz	w8, #1, 417e28 <ferror@plt+0x14588>
  417e18:	mov	w2, #0x5                   	// #5
  417e1c:	mov	x0, xzr
  417e20:	bl	403700 <dcgettext@plt>
  417e24:	bl	4312d0 <error@@Base>
  417e28:	cbz	x24, 417f90 <ferror@plt+0x146f0>
  417e2c:	cmp	x26, x21
  417e30:	b.ne	417e54 <ferror@plt+0x145b4>  // b.any
  417e34:	lsl	x8, x26, #1
  417e38:	cmp	x8, #0x100
  417e3c:	mov	w9, #0x100                 	// #256
  417e40:	csel	x21, x8, x9, hi  // hi = pmore
  417e44:	lsl	x1, x21, #4
  417e48:	mov	x0, x28
  417e4c:	bl	4031e0 <xrealloc@plt>
  417e50:	mov	x28, x0
  417e54:	cmp	x26, x21
  417e58:	b.cs	418574 <ferror@plt+0x14cd4>  // b.hs, b.nlast
  417e5c:	add	x19, x19, x22
  417e60:	cmp	x26, #0x1
  417e64:	add	x22, x28, x26, lsl #4
  417e68:	mov	x8, x28
  417e6c:	b.lt	417eb4 <ferror@plt+0x14614>  // b.tstop
  417e70:	ldr	x9, [x8], #16
  417e74:	cmp	x9, x24
  417e78:	b.eq	417e88 <ferror@plt+0x145e8>  // b.none
  417e7c:	cmp	x8, x22
  417e80:	b.cc	417e70 <ferror@plt+0x145d0>  // b.lo, b.ul, b.last
  417e84:	b	417eb4 <ferror@plt+0x14614>
  417e88:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  417e8c:	mov	w2, #0x5                   	// #5
  417e90:	mov	x0, xzr
  417e94:	add	x1, x1, #0x88
  417e98:	bl	403700 <dcgettext@plt>
  417e9c:	ldur	x8, [x29, #-80]
  417ea0:	ldur	x9, [x29, #-40]
  417ea4:	mov	x1, x24
  417ea8:	ldr	x8, [x8, #32]
  417eac:	sub	x2, x9, x8
  417eb0:	bl	431394 <warn@@Base>
  417eb4:	sub	x3, x29, #0xc
  417eb8:	mov	x0, x19
  417ebc:	mov	x1, x25
  417ec0:	mov	w2, wzr
  417ec4:	mov	x4, xzr
  417ec8:	stur	x21, [x29, #-48]
  417ecc:	mov	x21, x27
  417ed0:	mov	x27, x28
  417ed4:	mov	x28, x26
  417ed8:	stp	x24, x19, [x22]
  417edc:	bl	40abec <ferror@plt+0x734c>
  417ee0:	ldur	w8, [x29, #-12]
  417ee4:	add	x19, x19, x8
  417ee8:	sub	x3, x29, #0xc
  417eec:	sub	x4, x29, #0x10
  417ef0:	mov	x0, x19
  417ef4:	mov	x1, x25
  417ef8:	mov	w2, wzr
  417efc:	bl	40abec <ferror@plt+0x734c>
  417f00:	ldp	w8, w9, [x29, #-16]
  417f04:	mov	x24, x0
  417f08:	mov	x1, x23
  417f0c:	add	x19, x19, x9
  417f10:	tbnz	w8, #0, 417f1c <ferror@plt+0x1467c>
  417f14:	mov	x1, x20
  417f18:	tbz	w8, #1, 417f2c <ferror@plt+0x1468c>
  417f1c:	mov	w2, #0x5                   	// #5
  417f20:	mov	x0, xzr
  417f24:	bl	403700 <dcgettext@plt>
  417f28:	bl	4312d0 <error@@Base>
  417f2c:	sub	x3, x29, #0xc
  417f30:	sub	x4, x29, #0x10
  417f34:	mov	x0, x19
  417f38:	mov	x1, x25
  417f3c:	mov	w2, wzr
  417f40:	bl	40abec <ferror@plt+0x734c>
  417f44:	ldp	w8, w9, [x29, #-16]
  417f48:	mov	x26, x0
  417f4c:	mov	x1, x23
  417f50:	add	x19, x19, x9
  417f54:	tbnz	w8, #0, 417f60 <ferror@plt+0x146c0>
  417f58:	mov	x1, x20
  417f5c:	tbz	w8, #1, 417f70 <ferror@plt+0x146d0>
  417f60:	mov	w2, #0x5                   	// #5
  417f64:	mov	x0, xzr
  417f68:	bl	403700 <dcgettext@plt>
  417f6c:	bl	4312d0 <error@@Base>
  417f70:	orr	x8, x26, x24
  417f74:	cbnz	x8, 417ee8 <ferror@plt+0x14648>
  417f78:	mov	x26, x28
  417f7c:	add	x26, x28, #0x1
  417f80:	mov	x28, x27
  417f84:	mov	x27, x21
  417f88:	ldur	x21, [x29, #-48]
  417f8c:	b	417de8 <ferror@plt+0x14548>
  417f90:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  417f94:	mov	w2, #0x5                   	// #5
  417f98:	mov	x0, xzr
  417f9c:	add	x1, x1, #0xc95
  417fa0:	bl	403700 <dcgettext@plt>
  417fa4:	bl	4037a0 <printf@plt>
  417fa8:	ldur	x8, [x29, #-64]
  417fac:	cbz	w8, 418394 <ferror@plt+0x14af4>
  417fb0:	mov	x20, xzr
  417fb4:	add	x21, x28, x26, lsl #4
  417fb8:	stur	x26, [x29, #-72]
  417fbc:	str	x28, [sp, #72]
  417fc0:	ldur	x9, [x29, #-32]
  417fc4:	ldr	x8, [sp, #88]
  417fc8:	mul	w22, w9, w20
  417fcc:	add	x0, x8, x22
  417fd0:	add	x8, x0, x9
  417fd4:	cmp	x8, x27
  417fd8:	mov	w1, w9
  417fdc:	b.cc	417fec <ferror@plt+0x1474c>  // b.lo, b.ul, b.last
  417fe0:	cmp	x0, x27
  417fe4:	b.cs	417ff8 <ferror@plt+0x14758>  // b.hs, b.nlast
  417fe8:	sub	w1, w27, w0
  417fec:	sub	w8, w1, #0x1
  417ff0:	cmp	w8, #0x7
  417ff4:	b.ls	418000 <ferror@plt+0x14760>  // b.plast
  417ff8:	mov	x19, xzr
  417ffc:	b	418014 <ferror@plt+0x14774>
  418000:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  418004:	ldr	x8, [x8, #696]
  418008:	blr	x8
  41800c:	ldur	x9, [x29, #-32]
  418010:	mov	x19, x0
  418014:	ldr	x8, [sp, #80]
  418018:	mov	w1, w9
  41801c:	add	x0, x8, x22
  418020:	add	x8, x0, x9
  418024:	cmp	x8, x27
  418028:	b.cc	418038 <ferror@plt+0x14798>  // b.lo, b.ul, b.last
  41802c:	cmp	x0, x27
  418030:	b.cs	418044 <ferror@plt+0x147a4>  // b.hs, b.nlast
  418034:	sub	w1, w27, w0
  418038:	sub	w8, w1, #0x1
  41803c:	cmp	w8, #0x7
  418040:	b.ls	41804c <ferror@plt+0x147ac>  // b.plast
  418044:	mov	x26, xzr
  418048:	b	41805c <ferror@plt+0x147bc>
  41804c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  418050:	ldr	x8, [x8, #696]
  418054:	blr	x8
  418058:	mov	x26, x0
  41805c:	ldur	x8, [x29, #-56]
  418060:	mov	x0, x19
  418064:	ldr	w27, [x8, x20, lsl #2]
  418068:	bl	41d09c <ferror@plt+0x197fc>
  41806c:	mov	x3, x0
  418070:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  418074:	add	x0, x0, #0xc9
  418078:	mov	w1, w20
  41807c:	mov	w2, w27
  418080:	stur	x20, [x29, #-64]
  418084:	bl	4037a0 <printf@plt>
  418088:	ldur	x27, [x29, #-24]
  41808c:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  418090:	add	x19, x25, x26
  418094:	mov	x8, #0xffffffffffffffff    	// #-1
  418098:	mov	w22, #0xfffffffe            	// #-2
  41809c:	add	x20, x20, #0xc72
  4180a0:	stur	x8, [x29, #-48]
  4180a4:	str	x19, [sp, #96]
  4180a8:	sub	x3, x29, #0xc
  4180ac:	sub	x4, x29, #0x10
  4180b0:	mov	x0, x19
  4180b4:	mov	x1, x27
  4180b8:	mov	w2, wzr
  4180bc:	bl	40abec <ferror@plt+0x734c>
  4180c0:	ldp	w8, w24, [x29, #-16]
  4180c4:	mov	x26, x0
  4180c8:	mov	x1, x23
  4180cc:	tbnz	w8, #0, 4180d8 <ferror@plt+0x14838>
  4180d0:	mov	x1, x20
  4180d4:	tbz	w8, #1, 4180e8 <ferror@plt+0x14848>
  4180d8:	mov	w2, #0x5                   	// #5
  4180dc:	mov	x0, xzr
  4180e0:	bl	403700 <dcgettext@plt>
  4180e4:	bl	4312d0 <error@@Base>
  4180e8:	cmn	w22, #0x1
  4180ec:	b.eq	41831c <ferror@plt+0x14a7c>  // b.none
  4180f0:	cbz	x26, 418358 <ferror@plt+0x14ab8>
  4180f4:	tbnz	w22, #31, 418128 <ferror@plt+0x14888>
  4180f8:	ldur	x8, [x29, #-48]
  4180fc:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418100:	add	x9, x9, #0x25e
  418104:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  418108:	cmp	x8, #0x0
  41810c:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  418110:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  418114:	add	x8, x8, #0xe1
  418118:	csel	x1, x9, x8, eq  // eq = none
  41811c:	add	x0, x0, #0xd9
  418120:	mov	x2, x26
  418124:	bl	4037a0 <printf@plt>
  418128:	ldur	x8, [x29, #-72]
  41812c:	cmp	x8, #0x1
  418130:	b.lt	41832c <ferror@plt+0x14a8c>  // b.tstop
  418134:	add	x19, x19, x24
  418138:	mov	x8, x28
  41813c:	ldr	x9, [x8]
  418140:	cmp	x9, x26
  418144:	b.eq	418158 <ferror@plt+0x148b8>  // b.none
  418148:	add	x8, x8, #0x10
  41814c:	cmp	x8, x21
  418150:	b.cc	41813c <ferror@plt+0x1489c>  // b.lo, b.ul, b.last
  418154:	b	41832c <ferror@plt+0x14a8c>
  418158:	ldr	x26, [x8, #8]
  41815c:	sub	x3, x29, #0xc
  418160:	sub	x4, x29, #0x10
  418164:	mov	x1, x25
  418168:	mov	x0, x26
  41816c:	mov	w2, wzr
  418170:	bl	40abec <ferror@plt+0x734c>
  418174:	ldp	w8, w20, [x29, #-16]
  418178:	mov	x27, x0
  41817c:	mov	x1, x23
  418180:	tbnz	w8, #0, 418190 <ferror@plt+0x148f0>
  418184:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  418188:	add	x1, x1, #0xc72
  41818c:	tbz	w8, #1, 4181a0 <ferror@plt+0x14900>
  418190:	mov	w2, #0x5                   	// #5
  418194:	mov	x0, xzr
  418198:	bl	403700 <dcgettext@plt>
  41819c:	bl	4312d0 <error@@Base>
  4181a0:	add	x28, x26, x20
  4181a4:	tbnz	w22, #31, 4181c0 <ferror@plt+0x14920>
  4181a8:	mov	x0, x27
  4181ac:	bl	41a9f4 <ferror@plt+0x17154>
  4181b0:	mov	x1, x0
  4181b4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  4181b8:	add	x0, x0, #0xe11
  4181bc:	bl	4037a0 <printf@plt>
  4181c0:	lsr	w24, w22, #31
  4181c4:	sub	x3, x29, #0xc
  4181c8:	sub	x4, x29, #0x10
  4181cc:	mov	x0, x28
  4181d0:	mov	x1, x25
  4181d4:	mov	w2, wzr
  4181d8:	bl	40abec <ferror@plt+0x734c>
  4181dc:	ldp	w8, w9, [x29, #-16]
  4181e0:	mov	x26, x0
  4181e4:	mov	x1, x23
  4181e8:	add	x28, x28, x9
  4181ec:	tbnz	w8, #0, 4181fc <ferror@plt+0x1495c>
  4181f0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4181f4:	add	x1, x1, #0xc72
  4181f8:	tbz	w8, #1, 41820c <ferror@plt+0x1496c>
  4181fc:	mov	w2, #0x5                   	// #5
  418200:	mov	x0, xzr
  418204:	bl	403700 <dcgettext@plt>
  418208:	bl	4312d0 <error@@Base>
  41820c:	sub	x3, x29, #0xc
  418210:	sub	x4, x29, #0x10
  418214:	mov	x0, x28
  418218:	mov	x1, x25
  41821c:	mov	w2, wzr
  418220:	bl	40abec <ferror@plt+0x734c>
  418224:	ldp	w8, w20, [x29, #-16]
  418228:	mov	x27, x0
  41822c:	mov	x1, x23
  418230:	tbnz	w8, #0, 418240 <ferror@plt+0x149a0>
  418234:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  418238:	add	x1, x1, #0xc72
  41823c:	tbz	w8, #1, 418250 <ferror@plt+0x149b0>
  418240:	mov	w2, #0x5                   	// #5
  418244:	mov	x0, xzr
  418248:	bl	403700 <dcgettext@plt>
  41824c:	bl	4312d0 <error@@Base>
  418250:	orr	x8, x27, x26
  418254:	cbz	x8, 418304 <ferror@plt+0x14a64>
  418258:	add	x28, x28, x20
  41825c:	tbnz	w22, #31, 4182ac <ferror@plt+0x14a0c>
  418260:	mov	w0, w26
  418264:	bl	43430c <warn@@Base+0x2f78>
  418268:	mov	x1, x0
  41826c:	cbnz	x0, 4182a0 <ferror@plt+0x14a00>
  418270:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418274:	mov	w2, #0x5                   	// #5
  418278:	add	x1, x1, #0x133
  41827c:	bl	403700 <dcgettext@plt>
  418280:	adrp	x20, 45a000 <_bfd_std_section+0x2110>
  418284:	add	x20, x20, #0xfef
  418288:	mov	x2, x0
  41828c:	mov	w1, #0x64                  	// #100
  418290:	mov	x0, x20
  418294:	mov	x3, x26
  418298:	bl	403150 <snprintf@plt>
  41829c:	mov	x1, x20
  4182a0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  4182a4:	add	x0, x0, #0xe11
  4182a8:	bl	4037a0 <printf@plt>
  4182ac:	mov	w8, #0xffffffff            	// #-1
  4182b0:	str	w8, [sp, #56]
  4182b4:	mov	w8, #0x3d                  	// #61
  4182b8:	strb	w8, [sp, #48]
  4182bc:	mov	w8, #0x5                   	// #5
  4182c0:	str	w8, [sp, #8]
  4182c4:	ldur	x8, [x29, #-32]
  4182c8:	ldur	x3, [x29, #-40]
  4182cc:	ldur	x5, [x29, #-24]
  4182d0:	mov	x0, xzr
  4182d4:	mov	x1, x27
  4182d8:	mov	x2, xzr
  4182dc:	mov	x4, x19
  4182e0:	mov	x6, xzr
  4182e4:	mov	x7, xzr
  4182e8:	stp	xzr, xzr, [sp, #32]
  4182ec:	str	w24, [sp, #24]
  4182f0:	str	xzr, [sp, #16]
  4182f4:	str	x8, [sp]
  4182f8:	bl	41abc8 <ferror@plt+0x17328>
  4182fc:	mov	x19, x0
  418300:	b	4181c4 <ferror@plt+0x14924>
  418304:	ldur	x27, [x29, #-24]
  418308:	ldr	x28, [sp, #72]
  41830c:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  418310:	add	w22, w22, #0x1
  418314:	add	x20, x20, #0xc72
  418318:	b	4180a8 <ferror@plt+0x14808>
  41831c:	ldr	x19, [sp, #96]
  418320:	mov	w22, wzr
  418324:	stur	x26, [x29, #-48]
  418328:	b	4180a8 <ferror@plt+0x14808>
  41832c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418330:	mov	w2, #0x5                   	// #5
  418334:	mov	x0, xzr
  418338:	add	x1, x1, #0xe4
  41833c:	bl	403700 <dcgettext@plt>
  418340:	ldur	x8, [x29, #-80]
  418344:	ldur	x9, [x29, #-40]
  418348:	mov	x1, x26
  41834c:	ldr	x8, [x8, #32]
  418350:	sub	x2, x9, x8
  418354:	bl	431394 <warn@@Base>
  418358:	cmp	w22, #0x0
  41835c:	b.gt	418378 <ferror@plt+0x14ad8>
  418360:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418364:	mov	w2, #0x5                   	// #5
  418368:	mov	x0, xzr
  41836c:	add	x1, x1, #0x125
  418370:	bl	403700 <dcgettext@plt>
  418374:	bl	4037a0 <printf@plt>
  418378:	mov	w0, #0xa                   	// #10
  41837c:	bl	403800 <putchar@plt>
  418380:	ldur	x20, [x29, #-64]
  418384:	ldur	x8, [x29, #-88]
  418388:	add	x20, x20, #0x1
  41838c:	cmp	x20, x8
  418390:	b.ne	417fc0 <ferror@plt+0x14720>  // b.any
  418394:	mov	x0, x28
  418398:	bl	403510 <free@plt>
  41839c:	ldr	x22, [sp, #64]
  4183a0:	ldur	x24, [x29, #-80]
  4183a4:	mov	x21, x27
  4183a8:	cmp	x27, x22
  4183ac:	b.cc	417630 <ferror@plt+0x13d90>  // b.lo, b.ul, b.last
  4183b0:	b	4184b0 <ferror@plt+0x14c10>
  4183b4:	sub	w1, w19, #0x2
  4183b8:	b	41777c <ferror@plt+0x13edc>
  4183bc:	sub	w1, w19, #0x8
  4183c0:	b	417844 <ferror@plt+0x13fa4>
  4183c4:	mov	w1, #0x4                   	// #4
  4183c8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4183cc:	ldr	x8, [x8, #696]
  4183d0:	add	x0, x25, #0x14
  4183d4:	blr	x8
  4183d8:	cmp	x19, #0x1c
  4183dc:	stur	x0, [x29, #-64]
  4183e0:	b.gt	418410 <ferror@plt+0x14b70>
  4183e4:	cmp	x19, #0x19
  4183e8:	b.lt	417880 <ferror@plt+0x13fe0>  // b.tstop
  4183ec:	sub	w8, w19, #0x19
  4183f0:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  4183f4:	cmp	w8, #0x8
  4183f8:	add	x21, x21, #0xefb
  4183fc:	b.cs	417888 <ferror@plt+0x13fe8>  // b.hs, b.nlast
  418400:	sub	w1, w19, #0x18
  418404:	b	41841c <ferror@plt+0x14b7c>
  418408:	sub	w1, w19, #0xc
  41840c:	b	4179a0 <ferror@plt+0x14100>
  418410:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  418414:	mov	w1, #0x4                   	// #4
  418418:	add	x21, x21, #0xefb
  41841c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  418420:	ldr	x8, [x8, #696]
  418424:	add	x0, x25, #0x18
  418428:	blr	x8
  41842c:	cmp	x19, #0x20
  418430:	mov	x20, x25
  418434:	add	x25, x25, #0x20
  418438:	stur	x0, [x29, #-72]
  41843c:	b.gt	41845c <ferror@plt+0x14bbc>
  418440:	cmp	x19, #0x1d
  418444:	b.lt	418454 <ferror@plt+0x14bb4>  // b.tstop
  418448:	sub	w8, w19, #0x1d
  41844c:	cmp	w8, #0x7
  418450:	b.ls	418464 <ferror@plt+0x14bc4>  // b.plast
  418454:	mov	w19, wzr
  418458:	b	417898 <ferror@plt+0x13ff8>
  41845c:	mov	w1, #0x4                   	// #4
  418460:	b	418468 <ferror@plt+0x14bc8>
  418464:	sub	w1, w19, #0x1c
  418468:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41846c:	ldr	x8, [x8, #696]
  418470:	add	x0, x20, #0x1c
  418474:	blr	x8
  418478:	mov	x19, x0
  41847c:	tst	w19, #0x3
  418480:	b.eq	417898 <ferror@plt+0x13ff8>  // b.none
  418484:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  418488:	mov	w2, #0x5                   	// #5
  41848c:	mov	x0, xzr
  418490:	add	x1, x1, #0xe88
  418494:	bl	403700 <dcgettext@plt>
  418498:	mov	w1, w19
  41849c:	bl	431394 <warn@@Base>
  4184a0:	neg	w8, w19
  4184a4:	and	w8, w8, #0x3
  4184a8:	add	w19, w8, w19
  4184ac:	b	417898 <ferror@plt+0x13ff8>
  4184b0:	mov	w0, #0x1                   	// #1
  4184b4:	b	418554 <ferror@plt+0x14cb4>
  4184b8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4184bc:	add	x1, x1, #0x84f
  4184c0:	mov	w2, #0x5                   	// #5
  4184c4:	mov	x0, xzr
  4184c8:	bl	403700 <dcgettext@plt>
  4184cc:	ldr	x8, [x24, #32]
  4184d0:	ldr	x22, [x24, #16]
  4184d4:	mov	x20, x0
  4184d8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4184dc:	add	x0, x0, #0xb63
  4184e0:	mov	x1, x19
  4184e4:	mov	w2, wzr
  4184e8:	sub	x21, x21, x8
  4184ec:	bl	41aa68 <ferror@plt+0x171c8>
  4184f0:	mov	x3, x0
  4184f4:	mov	x0, x20
  4184f8:	mov	x1, x22
  4184fc:	mov	x2, x21
  418500:	b	41854c <ferror@plt+0x14cac>
  418504:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  418508:	add	x1, x1, #0xde2
  41850c:	mov	w2, #0x5                   	// #5
  418510:	mov	x0, xzr
  418514:	bl	403700 <dcgettext@plt>
  418518:	bl	431394 <warn@@Base>
  41851c:	b	418550 <ferror@plt+0x14cb0>
  418520:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  418524:	add	x1, x1, #0xf22
  418528:	mov	w2, #0x5                   	// #5
  41852c:	mov	x0, xzr
  418530:	bl	403700 <dcgettext@plt>
  418534:	ldur	x8, [x29, #-80]
  418538:	ldur	x9, [x29, #-40]
  41853c:	ldr	x8, [x8, #32]
  418540:	sub	x1, x25, x8
  418544:	sub	x2, x20, x8
  418548:	sub	x3, x9, x8
  41854c:	bl	431394 <warn@@Base>
  418550:	mov	w0, wzr
  418554:	ldp	x20, x19, [sp, #272]
  418558:	ldp	x22, x21, [sp, #256]
  41855c:	ldp	x24, x23, [sp, #240]
  418560:	ldp	x26, x25, [sp, #224]
  418564:	ldp	x28, x27, [sp, #208]
  418568:	ldp	x29, x30, [sp, #192]
  41856c:	add	sp, sp, #0x120
  418570:	ret
  418574:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  418578:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41857c:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  418580:	add	x0, x0, #0x5b
  418584:	add	x1, x1, #0xb27
  418588:	add	x3, x3, #0x23
  41858c:	mov	w2, #0x2323                	// #8995
  418590:	bl	4037c0 <__assert_fail@plt>
  418594:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  418598:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41859c:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4185a0:	add	x0, x0, #0xff3
  4185a4:	add	x1, x1, #0xb27
  4185a8:	add	x3, x3, #0x23
  4185ac:	mov	w2, #0x2308                	// #8968
  4185b0:	bl	4037c0 <__assert_fail@plt>
  4185b4:	ldr	w2, [x0, #56]
  4185b8:	mov	w4, #0x1                   	// #1
  4185bc:	mov	w3, wzr
  4185c0:	b	40b3e8 <ferror@plt+0x7b48>
  4185c4:	stp	x29, x30, [sp, #-32]!
  4185c8:	ldr	x8, [x0, #48]
  4185cc:	str	x19, [sp, #16]
  4185d0:	mov	x29, sp
  4185d4:	cbz	x8, 4185e0 <ferror@plt+0x14d40>
  4185d8:	mov	w0, #0x1                   	// #1
  4185dc:	b	418604 <ferror@plt+0x14d64>
  4185e0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4185e4:	mov	x19, x0
  4185e8:	add	x1, x1, #0x171
  4185ec:	mov	w2, #0x5                   	// #5
  4185f0:	mov	x0, xzr
  4185f4:	bl	403700 <dcgettext@plt>
  4185f8:	ldr	x1, [x19, #16]
  4185fc:	bl	4037a0 <printf@plt>
  418600:	mov	w0, wzr
  418604:	ldr	x19, [sp, #16]
  418608:	ldp	x29, x30, [sp], #32
  41860c:	ret
  418610:	sub	sp, sp, #0x70
  418614:	stp	x29, x30, [sp, #16]
  418618:	stp	x28, x27, [sp, #32]
  41861c:	stp	x26, x25, [sp, #48]
  418620:	stp	x24, x23, [sp, #64]
  418624:	stp	x22, x21, [sp, #80]
  418628:	stp	x20, x19, [sp, #96]
  41862c:	ldr	x8, [x0, #48]
  418630:	mov	x27, x0
  418634:	add	x29, sp, #0x10
  418638:	cbz	x8, 4186f8 <ferror@plt+0x14e58>
  41863c:	mov	x0, x1
  418640:	bl	41f818 <ferror@plt+0x1bf78>
  418644:	cbz	w0, 418718 <ferror@plt+0x14e78>
  418648:	mov	x0, x27
  41864c:	mov	w1, wzr
  418650:	bl	41a5f0 <ferror@plt+0x16d50>
  418654:	adrp	x23, 458000 <_bfd_std_section+0x110>
  418658:	ldr	w8, [x23, #1328]
  41865c:	mov	w1, #0x8                   	// #8
  418660:	add	w0, w8, #0x1
  418664:	bl	403840 <xcalloc@plt>
  418668:	ldr	w8, [x23, #1328]
  41866c:	mov	x20, x0
  418670:	cbz	w8, 41873c <ferror@plt+0x14e9c>
  418674:	adrp	x22, 43f000 <warn@@Base+0xdc6c>
  418678:	mov	x21, xzr
  41867c:	mov	w19, wzr
  418680:	mov	w24, #0x20                  	// #32
  418684:	adrp	x25, 458000 <_bfd_std_section+0x110>
  418688:	mov	w26, #0xffffffff            	// #-1
  41868c:	add	x22, x22, #0x14a
  418690:	ldr	x9, [x25, #1320]
  418694:	add	x9, x9, x24
  418698:	ldr	x10, [x9], #-32
  41869c:	cmp	x10, x26
  4186a0:	b.eq	4186e4 <ferror@plt+0x14e44>  // b.none
  4186a4:	ldr	x11, [x27, #48]
  4186a8:	cmp	x10, x11
  4186ac:	b.cs	4186c0 <ferror@plt+0x14e20>  // b.hs, b.nlast
  4186b0:	add	w10, w19, #0x1
  4186b4:	str	x9, [x20, w19, uxtw #3]
  4186b8:	mov	w19, w10
  4186bc:	b	4186e4 <ferror@plt+0x14e44>
  4186c0:	mov	w2, #0x5                   	// #5
  4186c4:	mov	x0, xzr
  4186c8:	mov	x1, x22
  4186cc:	bl	403700 <dcgettext@plt>
  4186d0:	ldr	x8, [x25, #1320]
  4186d4:	mov	w2, w21
  4186d8:	ldr	x1, [x8, x24]
  4186dc:	bl	431394 <warn@@Base>
  4186e0:	ldr	w8, [x23, #1328]
  4186e4:	add	x21, x21, #0x1
  4186e8:	cmp	x21, w8, uxtw
  4186ec:	add	x24, x24, #0x68
  4186f0:	b.cc	418690 <ferror@plt+0x14df0>  // b.lo, b.ul, b.last
  4186f4:	b	418740 <ferror@plt+0x14ea0>
  4186f8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4186fc:	add	x1, x1, #0x171
  418700:	mov	w2, #0x5                   	// #5
  418704:	mov	x0, xzr
  418708:	bl	403700 <dcgettext@plt>
  41870c:	ldr	x1, [x27, #16]
  418710:	bl	4037a0 <printf@plt>
  418714:	b	418734 <ferror@plt+0x14e94>
  418718:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  41871c:	add	x1, x1, #0x21f
  418720:	mov	w2, #0x5                   	// #5
  418724:	mov	x0, xzr
  418728:	bl	403700 <dcgettext@plt>
  41872c:	ldr	x1, [x27, #16]
  418730:	bl	431394 <warn@@Base>
  418734:	mov	w0, wzr
  418738:	b	418898 <ferror@plt+0x14ff8>
  41873c:	mov	w19, wzr
  418740:	mov	w0, #0x68                  	// #104
  418744:	bl	403290 <xmalloc@plt>
  418748:	str	x0, [x20, w19, uxtw #3]
  41874c:	ldr	x8, [x27, #48]
  418750:	adrp	x3, 421000 <ferror@plt+0x1d760>
  418754:	mov	w1, w19
  418758:	add	x3, x3, #0xb44
  41875c:	str	x8, [x0, #32]
  418760:	mov	w2, #0x8                   	// #8
  418764:	mov	x0, x20
  418768:	stp	x27, x1, [sp]
  41876c:	bl	4030e0 <qsort@plt>
  418770:	cbz	w19, 418884 <ferror@plt+0x14fe4>
  418774:	adrp	x25, 43f000 <warn@@Base+0xdc6c>
  418778:	adrp	x26, 43b000 <warn@@Base+0x9c6c>
  41877c:	mov	x24, xzr
  418780:	adrp	x19, 45b000 <_bfd_std_section+0x3110>
  418784:	add	x25, x25, #0x1b8
  418788:	add	x26, x26, #0xf18
  41878c:	ldr	x8, [x20, x24, lsl #3]
  418790:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418794:	mov	w2, #0x5                   	// #5
  418798:	mov	x0, xzr
  41879c:	ldr	w27, [x8]
  4187a0:	add	x1, x1, #0x180
  4187a4:	bl	403700 <dcgettext@plt>
  4187a8:	ldr	x8, [x20, x24, lsl #3]
  4187ac:	mov	x22, x0
  4187b0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4187b4:	add	x0, x0, #0xb63
  4187b8:	ldr	x1, [x8, #16]
  4187bc:	mov	w2, wzr
  4187c0:	bl	41aa68 <ferror@plt+0x171c8>
  4187c4:	mov	x1, x0
  4187c8:	mov	x0, x22
  4187cc:	bl	4037a0 <printf@plt>
  4187d0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4187d4:	mov	w2, #0x5                   	// #5
  4187d8:	mov	x0, xzr
  4187dc:	add	x1, x1, #0x1a8
  4187e0:	bl	403700 <dcgettext@plt>
  4187e4:	bl	4037a0 <printf@plt>
  4187e8:	ldr	x8, [x20, x24, lsl #3]
  4187ec:	add	x24, x24, #0x1
  4187f0:	ldr	x9, [x20, x24, lsl #3]
  4187f4:	ldr	x8, [x8, #32]
  4187f8:	ldr	x9, [x9, #32]
  4187fc:	cmp	x8, x9
  418800:	b.ge	418878 <ferror@plt+0x14fd8>  // b.tcont
  418804:	ldr	x10, [sp]
  418808:	mov	w28, wzr
  41880c:	ldr	x10, [x10, #32]
  418810:	add	x21, x10, x9
  418814:	add	x22, x10, x8
  418818:	ldr	x8, [x19, #696]
  41881c:	mov	x0, x22
  418820:	mov	w1, w27
  418824:	blr	x8
  418828:	mov	x23, x0
  41882c:	mov	w2, #0x5                   	// #5
  418830:	mov	x0, xzr
  418834:	mov	x1, x25
  418838:	bl	403700 <dcgettext@plt>
  41883c:	mov	w1, w28
  418840:	bl	4037a0 <printf@plt>
  418844:	mov	x0, xzr
  418848:	mov	x1, x23
  41884c:	mov	w2, w27
  418850:	bl	41aa68 <ferror@plt+0x171c8>
  418854:	mov	x1, x0
  418858:	mov	x0, x26
  41885c:	bl	4037a0 <printf@plt>
  418860:	mov	w0, #0xa                   	// #10
  418864:	bl	403800 <putchar@plt>
  418868:	add	x22, x22, x27
  41886c:	cmp	x22, x21
  418870:	add	w28, w28, #0x1
  418874:	b.cc	418818 <ferror@plt+0x14f78>  // b.lo, b.ul, b.last
  418878:	ldr	x8, [sp, #8]
  41887c:	cmp	x24, x8
  418880:	b.ne	41878c <ferror@plt+0x14eec>  // b.any
  418884:	mov	w0, #0xa                   	// #10
  418888:	bl	403800 <putchar@plt>
  41888c:	mov	x0, x20
  418890:	bl	403510 <free@plt>
  418894:	mov	w0, #0x1                   	// #1
  418898:	ldp	x20, x19, [sp, #96]
  41889c:	ldp	x22, x21, [sp, #80]
  4188a0:	ldp	x24, x23, [sp, #64]
  4188a4:	ldp	x26, x25, [sp, #48]
  4188a8:	ldp	x28, x27, [sp, #32]
  4188ac:	ldp	x29, x30, [sp, #16]
  4188b0:	add	sp, sp, #0x70
  4188b4:	ret
  4188b8:	mov	w1, #0x1                   	// #1
  4188bc:	b	4199a4 <ferror@plt+0x16104>
  4188c0:	stp	x29, x30, [sp, #-64]!
  4188c4:	mov	w1, wzr
  4188c8:	str	x23, [sp, #16]
  4188cc:	stp	x22, x21, [sp, #32]
  4188d0:	stp	x20, x19, [sp, #48]
  4188d4:	mov	x29, sp
  4188d8:	mov	x19, x0
  4188dc:	bl	41a5f0 <ferror@plt+0x16d50>
  4188e0:	ldr	x20, [x19, #32]
  4188e4:	ldr	x22, [x19, #48]
  4188e8:	mov	x0, x20
  4188ec:	mov	x1, x22
  4188f0:	bl	403020 <strnlen@plt>
  4188f4:	and	x23, x0, #0xffffffff
  4188f8:	cmp	x23, x22
  4188fc:	b.ne	41891c <ferror@plt+0x1507c>  // b.any
  418900:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418904:	add	x1, x1, #0x1be
  418908:	mov	w2, #0x5                   	// #5
  41890c:	mov	x0, xzr
  418910:	bl	403700 <dcgettext@plt>
  418914:	bl	431394 <warn@@Base>
  418918:	b	418a4c <ferror@plt+0x151ac>
  41891c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418920:	mov	x21, x0
  418924:	add	x1, x1, #0x1e9
  418928:	mov	w2, #0x5                   	// #5
  41892c:	mov	x0, xzr
  418930:	bl	403700 <dcgettext@plt>
  418934:	mov	x1, x20
  418938:	bl	4037a0 <printf@plt>
  41893c:	ldr	x0, [x19, #16]
  418940:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  418944:	add	x1, x1, #0x611
  418948:	mov	w2, #0xe                   	// #14
  41894c:	bl	403210 <strncmp@plt>
  418950:	cbz	w0, 418984 <ferror@plt+0x150e4>
  418954:	ldr	x8, [x19, #48]
  418958:	add	w9, w21, #0x1
  41895c:	sub	x20, x8, x9
  418960:	cmp	x20, #0x13
  418964:	b.hi	4189a8 <ferror@plt+0x15108>  // b.pmore
  418968:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  41896c:	add	x1, x1, #0x274
  418970:	mov	w2, #0x5                   	// #5
  418974:	mov	x0, xzr
  418978:	bl	403700 <dcgettext@plt>
  41897c:	mov	x1, x20
  418980:	b	418a48 <ferror@plt+0x151a8>
  418984:	ldr	x9, [x19, #48]
  418988:	add	w8, w21, #0x4
  41898c:	and	w8, w8, #0xfffffffc
  418990:	add	w21, w8, #0x4
  418994:	cmp	x9, x21
  418998:	b.cs	4189ec <ferror@plt+0x1514c>  // b.hs, b.nlast
  41899c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4189a0:	add	x1, x1, #0x209
  4189a4:	b	418908 <ferror@plt+0x15068>
  4189a8:	ldr	x8, [x19, #32]
  4189ac:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4189b0:	add	x1, x1, #0x298
  4189b4:	mov	w2, #0x5                   	// #5
  4189b8:	add	x8, x8, x23
  4189bc:	mov	x0, xzr
  4189c0:	add	x19, x8, #0x1
  4189c4:	bl	403700 <dcgettext@plt>
  4189c8:	mov	x1, x20
  4189cc:	bl	4037a0 <printf@plt>
  4189d0:	mov	x1, x19
  4189d4:	sxtw	x0, w0
  4189d8:	mov	x2, x20
  4189dc:	bl	40c6b0 <ferror@plt+0x8e10>
  4189e0:	mov	w0, #0xa                   	// #10
  4189e4:	bl	403800 <putchar@plt>
  4189e8:	b	418a54 <ferror@plt+0x151b4>
  4189ec:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4189f0:	ldr	x9, [x9, #696]
  4189f4:	add	x0, x20, w8, uxtw
  4189f8:	mov	w1, #0x4                   	// #4
  4189fc:	blr	x9
  418a00:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418a04:	mov	x20, x0
  418a08:	add	x1, x1, #0x227
  418a0c:	mov	w2, #0x5                   	// #5
  418a10:	mov	x0, xzr
  418a14:	bl	403700 <dcgettext@plt>
  418a18:	mov	w1, w20
  418a1c:	bl	4037a0 <printf@plt>
  418a20:	ldr	x8, [x19, #48]
  418a24:	cmp	x8, x21
  418a28:	b.ls	418a54 <ferror@plt+0x151b4>  // b.plast
  418a2c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  418a30:	add	x1, x1, #0x239
  418a34:	mov	w2, #0x5                   	// #5
  418a38:	mov	x0, xzr
  418a3c:	bl	403700 <dcgettext@plt>
  418a40:	ldr	x8, [x19, #48]
  418a44:	sub	x1, x8, x21
  418a48:	bl	431394 <warn@@Base>
  418a4c:	mov	w0, wzr
  418a50:	b	418a60 <ferror@plt+0x151c0>
  418a54:	mov	w0, #0xa                   	// #10
  418a58:	bl	403800 <putchar@plt>
  418a5c:	mov	w0, #0x1                   	// #1
  418a60:	ldp	x20, x19, [sp, #48]
  418a64:	ldp	x22, x21, [sp, #32]
  418a68:	ldr	x23, [sp, #16]
  418a6c:	ldp	x29, x30, [sp], #64
  418a70:	ret
  418a74:	adrp	x8, 458000 <_bfd_std_section+0x110>
  418a78:	ldr	x8, [x8, #1336]
  418a7c:	cbz	x8, 418a9c <ferror@plt+0x151fc>
  418a80:	adrp	x9, 458000 <_bfd_std_section+0x110>
  418a84:	ldr	w9, [x9, #1344]
  418a88:	cmp	w9, w0
  418a8c:	b.ls	418a9c <ferror@plt+0x151fc>  // b.plast
  418a90:	ldr	x0, [x8, w0, uxtw #3]
  418a94:	cbz	x0, 418a9c <ferror@plt+0x151fc>
  418a98:	ret
  418a9c:	mov	x0, xzr
  418aa0:	ret
  418aa4:	stp	x29, x30, [sp, #-32]!
  418aa8:	cmp	w0, #0x3f
  418aac:	str	x19, [sp, #16]
  418ab0:	mov	x29, sp
  418ab4:	b.hi	418ac8 <ferror@plt+0x15228>  // b.pmore
  418ab8:	adrp	x8, 438000 <warn@@Base+0x6c6c>
  418abc:	add	x8, x8, #0x538
  418ac0:	ldr	x19, [x8, w0, uxtw #3]
  418ac4:	b	418b24 <ferror@plt+0x15284>
  418ac8:	and	w8, w0, #0xfffff000
  418acc:	cmp	w8, #0x1, lsl #12
  418ad0:	b.ne	418b20 <ferror@plt+0x15280>  // b.any
  418ad4:	mov	w8, #0x1aff                	// #6911
  418ad8:	cmp	w0, w8
  418adc:	b.le	418b34 <ferror@plt+0x15294>
  418ae0:	mov	w8, #0x1bff                	// #7167
  418ae4:	cmp	w0, w8
  418ae8:	b.le	418b80 <ferror@plt+0x152e0>
  418aec:	mov	w8, #0xffffe400            	// #-7168
  418af0:	add	w8, w0, w8
  418af4:	cmp	w8, #0x9f
  418af8:	b.hi	418dbc <ferror@plt+0x1551c>  // b.pmore
  418afc:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418b00:	add	x9, x9, #0xccc
  418b04:	adr	x10, 418b14 <ferror@plt+0x15274>
  418b08:	ldrh	w11, [x9, x8, lsl #1]
  418b0c:	add	x10, x10, x11, lsl #2
  418b10:	br	x10
  418b14:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418b18:	add	x19, x19, #0xb68
  418b1c:	b	418b24 <ferror@plt+0x15284>
  418b20:	mov	x19, xzr
  418b24:	mov	x0, x19
  418b28:	ldr	x19, [sp, #16]
  418b2c:	ldp	x29, x30, [sp], #32
  418b30:	ret
  418b34:	mov	w8, #0x12ff                	// #4863
  418b38:	cmp	w0, w8
  418b3c:	b.le	418bc4 <ferror@plt+0x15324>
  418b40:	mov	w8, #0x137f                	// #4991
  418b44:	cmp	w0, w8
  418b48:	b.gt	418c10 <ferror@plt+0x15370>
  418b4c:	mov	w8, #0xffffed00            	// #-4864
  418b50:	add	w8, w0, w8
  418b54:	cmp	w8, #0x44
  418b58:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418b5c:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418b60:	add	x9, x9, #0xb3a
  418b64:	adr	x10, 418b74 <ferror@plt+0x152d4>
  418b68:	ldrh	w11, [x9, x8, lsl #1]
  418b6c:	add	x10, x10, x11, lsl #2
  418b70:	br	x10
  418b74:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418b78:	add	x19, x19, #0xa60
  418b7c:	b	418b24 <ferror@plt+0x15284>
  418b80:	mov	w8, #0xffffe500            	// #-6912
  418b84:	add	w8, w0, w8
  418b88:	cmp	w8, #0x1f
  418b8c:	b.ls	418c50 <ferror@plt+0x153b0>  // b.plast
  418b90:	mov	w8, #0xffffe480            	// #-7040
  418b94:	add	w8, w0, w8
  418b98:	cmp	w8, #0x1f
  418b9c:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418ba0:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418ba4:	add	x9, x9, #0xc8c
  418ba8:	adr	x10, 418bb8 <ferror@plt+0x15318>
  418bac:	ldrh	w11, [x9, x8, lsl #1]
  418bb0:	add	x10, x10, x11, lsl #2
  418bb4:	br	x10
  418bb8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418bbc:	add	x19, x19, #0xd06
  418bc0:	b	418b24 <ferror@plt+0x15284>
  418bc4:	mov	w8, #0x113f                	// #4415
  418bc8:	cmp	w0, w8
  418bcc:	b.gt	418c74 <ferror@plt+0x153d4>
  418bd0:	sub	w8, w0, #0x1, lsl #12
  418bd4:	cmp	w8, #0x5
  418bd8:	b.ls	418d04 <ferror@plt+0x15464>  // b.plast
  418bdc:	mov	w8, #0xffffef00            	// #-4352
  418be0:	add	w8, w0, w8
  418be4:	cmp	w8, #0x6
  418be8:	b.hi	418d64 <ferror@plt+0x154c4>  // b.pmore
  418bec:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418bf0:	add	x9, x9, #0xb0c
  418bf4:	adr	x10, 418c04 <ferror@plt+0x15364>
  418bf8:	ldrh	w11, [x9, x8, lsl #1]
  418bfc:	add	x10, x10, x11, lsl #2
  418c00:	br	x10
  418c04:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418c08:	add	x19, x19, #0x9f9
  418c0c:	b	418b24 <ferror@plt+0x15284>
  418c10:	mov	w8, #0x179f                	// #6047
  418c14:	cmp	w0, w8
  418c18:	b.gt	418cc4 <ferror@plt+0x15424>
  418c1c:	mov	w8, #0xffffec80            	// #-4992
  418c20:	add	w8, w0, w8
  418c24:	cmp	w8, #0x3f
  418c28:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418c2c:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418c30:	add	x9, x9, #0xbc4
  418c34:	adr	x10, 418c44 <ferror@plt+0x153a4>
  418c38:	ldrh	w11, [x9, x8, lsl #1]
  418c3c:	add	x10, x10, x11, lsl #2
  418c40:	br	x10
  418c44:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  418c48:	add	x19, x19, #0x8c
  418c4c:	b	418b24 <ferror@plt+0x15284>
  418c50:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418c54:	add	x9, x9, #0xc4c
  418c58:	adr	x10, 418c68 <ferror@plt+0x153c8>
  418c5c:	ldrh	w11, [x9, x8, lsl #1]
  418c60:	add	x10, x10, x11, lsl #2
  418c64:	br	x10
  418c68:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418c6c:	add	x19, x19, #0xb67
  418c70:	b	418b24 <ferror@plt+0x15284>
  418c74:	mov	w8, #0x11ff                	// #4607
  418c78:	cmp	w0, w8
  418c7c:	b.le	418d30 <ferror@plt+0x15490>
  418c80:	mov	w8, #0xffffee00            	// #-4608
  418c84:	add	w8, w0, w8
  418c88:	cmp	w8, #0x5
  418c8c:	b.ls	418d98 <ferror@plt+0x154f8>  // b.plast
  418c90:	mov	w8, #0xffffedc0            	// #-4672
  418c94:	add	w8, w0, w8
  418c98:	cmp	w8, #0x4
  418c9c:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418ca0:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418ca4:	add	x9, x9, #0xb30
  418ca8:	adr	x10, 418cb8 <ferror@plt+0x15418>
  418cac:	ldrh	w11, [x9, x8, lsl #1]
  418cb0:	add	x10, x10, x11, lsl #2
  418cb4:	br	x10
  418cb8:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  418cbc:	add	x19, x19, #0x6a
  418cc0:	b	418b24 <ferror@plt+0x15284>
  418cc4:	mov	w8, #0x17af                	// #6063
  418cc8:	cmp	w0, w8
  418ccc:	b.gt	418df0 <ferror@plt+0x15550>
  418cd0:	mov	w8, #0xffffe860            	// #-6048
  418cd4:	add	w8, w0, w8
  418cd8:	cmp	w8, #0x3
  418cdc:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418ce0:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418ce4:	add	x9, x9, #0xc44
  418ce8:	adr	x10, 418cf8 <ferror@plt+0x15458>
  418cec:	ldrh	w11, [x9, x8, lsl #1]
  418cf0:	add	x10, x10, x11, lsl #2
  418cf4:	br	x10
  418cf8:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  418cfc:	add	x19, x19, #0x19
  418d00:	b	418b24 <ferror@plt+0x15284>
  418d04:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418d08:	add	x9, x9, #0xaf6
  418d0c:	adr	x10, 418b24 <ferror@plt+0x15284>
  418d10:	ldrh	w11, [x9, x8, lsl #1]
  418d14:	add	x10, x10, x11, lsl #2
  418d18:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418d1c:	add	x19, x19, #0x9ad
  418d20:	br	x10
  418d24:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418d28:	add	x19, x19, #0x9de
  418d2c:	b	418b24 <ferror@plt+0x15284>
  418d30:	mov	w8, #0xffffeec0            	// #-4416
  418d34:	add	w8, w0, w8
  418d38:	cmp	w8, #0x4
  418d3c:	b.hi	4197d4 <ferror@plt+0x15f34>  // b.pmore
  418d40:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418d44:	add	x9, x9, #0xb1a
  418d48:	adr	x10, 418d58 <ferror@plt+0x154b8>
  418d4c:	ldrh	w11, [x9, x8, lsl #1]
  418d50:	add	x10, x10, x11, lsl #2
  418d54:	br	x10
  418d58:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418d5c:	add	x19, x19, #0xa1b
  418d60:	b	418b24 <ferror@plt+0x15284>
  418d64:	mov	w8, #0xffffefc0            	// #-4160
  418d68:	add	w8, w0, w8
  418d6c:	cmp	w8, #0x4
  418d70:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418d74:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418d78:	add	x9, x9, #0xb02
  418d7c:	adr	x10, 418d8c <ferror@plt+0x154ec>
  418d80:	ldrh	w11, [x9, x8, lsl #1]
  418d84:	add	x10, x10, x11, lsl #2
  418d88:	br	x10
  418d8c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418d90:	add	x19, x19, #0x9bf
  418d94:	b	418b24 <ferror@plt+0x15284>
  418d98:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418d9c:	add	x9, x9, #0xb24
  418da0:	adr	x10, 418db0 <ferror@plt+0x15510>
  418da4:	ldrh	w11, [x9, x8, lsl #1]
  418da8:	add	x10, x10, x11, lsl #2
  418dac:	br	x10
  418db0:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  418db4:	add	x19, x19, #0x48
  418db8:	b	418b24 <ferror@plt+0x15284>
  418dbc:	mov	w8, #0xffffe0ef            	// #-7953
  418dc0:	add	w8, w0, w8
  418dc4:	cmp	w8, #0x3
  418dc8:	b.hi	4198b8 <ferror@plt+0x16018>  // b.pmore
  418dcc:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  418dd0:	add	x9, x9, #0xe0c
  418dd4:	adr	x10, 418de4 <ferror@plt+0x15544>
  418dd8:	ldrh	w11, [x9, x8, lsl #1]
  418ddc:	add	x10, x10, x11, lsl #2
  418de0:	br	x10
  418de4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418de8:	add	x19, x19, #0xa3f
  418dec:	b	418b24 <ferror@plt+0x15284>
  418df0:	mov	w8, #0x17b0                	// #6064
  418df4:	cmp	w0, w8
  418df8:	b.eq	4198a0 <ferror@plt+0x16000>  // b.none
  418dfc:	mov	w8, #0x17b1                	// #6065
  418e00:	cmp	w0, w8
  418e04:	b.eq	4198ac <ferror@plt+0x1600c>  // b.none
  418e08:	mov	w8, #0x17b2                	// #6066
  418e0c:	cmp	w0, w8
  418e10:	b.ne	4198b8 <ferror@plt+0x16018>  // b.any
  418e14:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  418e18:	add	x19, x19, #0x3f
  418e1c:	b	418b24 <ferror@plt+0x15284>
  418e20:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e24:	add	x19, x19, #0x9ee
  418e28:	b	418b24 <ferror@plt+0x15284>
  418e2c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e30:	add	x19, x19, #0xb6f
  418e34:	b	418b24 <ferror@plt+0x15284>
  418e38:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e3c:	add	x19, x19, #0xb78
  418e40:	b	418b24 <ferror@plt+0x15284>
  418e44:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e48:	add	x19, x19, #0xb85
  418e4c:	b	418b24 <ferror@plt+0x15284>
  418e50:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e54:	add	x19, x19, #0xb92
  418e58:	b	418b24 <ferror@plt+0x15284>
  418e5c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e60:	add	x19, x19, #0xb9f
  418e64:	b	418b24 <ferror@plt+0x15284>
  418e68:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e6c:	add	x19, x19, #0xbac
  418e70:	b	418b24 <ferror@plt+0x15284>
  418e74:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e78:	add	x19, x19, #0xbb9
  418e7c:	b	418b24 <ferror@plt+0x15284>
  418e80:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e84:	add	x19, x19, #0xbc6
  418e88:	b	418b24 <ferror@plt+0x15284>
  418e8c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e90:	add	x19, x19, #0xbd3
  418e94:	b	418b24 <ferror@plt+0x15284>
  418e98:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418e9c:	add	x19, x19, #0xbe1
  418ea0:	b	418b24 <ferror@plt+0x15284>
  418ea4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ea8:	add	x19, x19, #0xbef
  418eac:	b	418b24 <ferror@plt+0x15284>
  418eb0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418eb4:	add	x19, x19, #0xbfd
  418eb8:	b	418b24 <ferror@plt+0x15284>
  418ebc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ec0:	add	x19, x19, #0xc0b
  418ec4:	b	418b24 <ferror@plt+0x15284>
  418ec8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ecc:	add	x19, x19, #0xc19
  418ed0:	b	418b24 <ferror@plt+0x15284>
  418ed4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ed8:	add	x19, x19, #0xc27
  418edc:	b	418b24 <ferror@plt+0x15284>
  418ee0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ee4:	add	x19, x19, #0xc35
  418ee8:	b	418b24 <ferror@plt+0x15284>
  418eec:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ef0:	add	x19, x19, #0xc43
  418ef4:	b	418b24 <ferror@plt+0x15284>
  418ef8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418efc:	add	x19, x19, #0xc51
  418f00:	b	418b24 <ferror@plt+0x15284>
  418f04:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f08:	add	x19, x19, #0xc5f
  418f0c:	b	418b24 <ferror@plt+0x15284>
  418f10:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f14:	add	x19, x19, #0xc6d
  418f18:	b	418b24 <ferror@plt+0x15284>
  418f1c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f20:	add	x19, x19, #0xc7b
  418f24:	b	418b24 <ferror@plt+0x15284>
  418f28:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f2c:	add	x19, x19, #0xc89
  418f30:	b	418b24 <ferror@plt+0x15284>
  418f34:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f38:	add	x19, x19, #0xc97
  418f3c:	b	418b24 <ferror@plt+0x15284>
  418f40:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f44:	add	x19, x19, #0xca5
  418f48:	b	418b24 <ferror@plt+0x15284>
  418f4c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f50:	add	x19, x19, #0xcb3
  418f54:	b	418b24 <ferror@plt+0x15284>
  418f58:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f5c:	add	x19, x19, #0xcc1
  418f60:	b	418b24 <ferror@plt+0x15284>
  418f64:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f68:	add	x19, x19, #0xccf
  418f6c:	b	418b24 <ferror@plt+0x15284>
  418f70:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f74:	add	x19, x19, #0xcdd
  418f78:	b	418b24 <ferror@plt+0x15284>
  418f7c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f80:	add	x19, x19, #0xceb
  418f84:	b	418b24 <ferror@plt+0x15284>
  418f88:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f8c:	add	x19, x19, #0xcf9
  418f90:	b	418b24 <ferror@plt+0x15284>
  418f94:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418f98:	add	x19, x19, #0xd07
  418f9c:	b	418b24 <ferror@plt+0x15284>
  418fa0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fa4:	add	x19, x19, #0x9f3
  418fa8:	b	418b24 <ferror@plt+0x15284>
  418fac:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fb0:	add	x19, x19, #0xd0f
  418fb4:	b	418b24 <ferror@plt+0x15284>
  418fb8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fbc:	add	x19, x19, #0xd19
  418fc0:	b	418b24 <ferror@plt+0x15284>
  418fc4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fc8:	add	x19, x19, #0xd27
  418fcc:	b	418b24 <ferror@plt+0x15284>
  418fd0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fd4:	add	x19, x19, #0xd35
  418fd8:	b	418b24 <ferror@plt+0x15284>
  418fdc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fe0:	add	x19, x19, #0xd43
  418fe4:	b	418b24 <ferror@plt+0x15284>
  418fe8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418fec:	add	x19, x19, #0xd51
  418ff0:	b	418b24 <ferror@plt+0x15284>
  418ff4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  418ff8:	add	x19, x19, #0xd5f
  418ffc:	b	418b24 <ferror@plt+0x15284>
  419000:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419004:	add	x19, x19, #0xd6d
  419008:	b	418b24 <ferror@plt+0x15284>
  41900c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419010:	add	x19, x19, #0xd7b
  419014:	b	418b24 <ferror@plt+0x15284>
  419018:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41901c:	add	x19, x19, #0xd8a
  419020:	b	418b24 <ferror@plt+0x15284>
  419024:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419028:	add	x19, x19, #0xd99
  41902c:	b	418b24 <ferror@plt+0x15284>
  419030:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419034:	add	x19, x19, #0xda8
  419038:	b	418b24 <ferror@plt+0x15284>
  41903c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419040:	add	x19, x19, #0xdb7
  419044:	b	418b24 <ferror@plt+0x15284>
  419048:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41904c:	add	x19, x19, #0xdc6
  419050:	b	418b24 <ferror@plt+0x15284>
  419054:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419058:	add	x19, x19, #0xdd5
  41905c:	b	418b24 <ferror@plt+0x15284>
  419060:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419064:	add	x19, x19, #0xde4
  419068:	b	418b24 <ferror@plt+0x15284>
  41906c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419070:	add	x19, x19, #0xdf3
  419074:	b	418b24 <ferror@plt+0x15284>
  419078:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41907c:	add	x19, x19, #0xe02
  419080:	b	418b24 <ferror@plt+0x15284>
  419084:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419088:	add	x19, x19, #0xe11
  41908c:	b	418b24 <ferror@plt+0x15284>
  419090:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419094:	add	x19, x19, #0xe20
  419098:	b	418b24 <ferror@plt+0x15284>
  41909c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190a0:	add	x19, x19, #0xe2f
  4190a4:	b	418b24 <ferror@plt+0x15284>
  4190a8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190ac:	add	x19, x19, #0xe3e
  4190b0:	b	418b24 <ferror@plt+0x15284>
  4190b4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190b8:	add	x19, x19, #0xe4d
  4190bc:	b	418b24 <ferror@plt+0x15284>
  4190c0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190c4:	add	x19, x19, #0xe5c
  4190c8:	b	418b24 <ferror@plt+0x15284>
  4190cc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190d0:	add	x19, x19, #0xe6b
  4190d4:	b	418b24 <ferror@plt+0x15284>
  4190d8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190dc:	add	x19, x19, #0xe7a
  4190e0:	b	418b24 <ferror@plt+0x15284>
  4190e4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190e8:	add	x19, x19, #0xe89
  4190ec:	b	418b24 <ferror@plt+0x15284>
  4190f0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4190f4:	add	x19, x19, #0xe98
  4190f8:	b	418b24 <ferror@plt+0x15284>
  4190fc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419100:	add	x19, x19, #0xea7
  419104:	b	418b24 <ferror@plt+0x15284>
  419108:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41910c:	add	x19, x19, #0xeb6
  419110:	b	418b24 <ferror@plt+0x15284>
  419114:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419118:	add	x19, x19, #0xa68
  41911c:	b	418b24 <ferror@plt+0x15284>
  419120:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419124:	add	x19, x19, #0xa6d
  419128:	b	418b24 <ferror@plt+0x15284>
  41912c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419130:	add	x19, x19, #0xa75
  419134:	b	418b24 <ferror@plt+0x15284>
  419138:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41913c:	add	x19, x19, #0xa7d
  419140:	b	418b24 <ferror@plt+0x15284>
  419144:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419148:	add	x19, x19, #0xa81
  41914c:	b	418b24 <ferror@plt+0x15284>
  419150:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419154:	add	x19, x19, #0xa87
  419158:	b	418b24 <ferror@plt+0x15284>
  41915c:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419160:	add	x19, x19, #0xb7
  419164:	b	418b24 <ferror@plt+0x15284>
  419168:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  41916c:	add	x19, x19, #0xc3
  419170:	b	418b24 <ferror@plt+0x15284>
  419174:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419178:	add	x19, x19, #0xcf
  41917c:	b	418b24 <ferror@plt+0x15284>
  419180:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419184:	add	x19, x19, #0xec4
  419188:	b	418b24 <ferror@plt+0x15284>
  41918c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419190:	add	x19, x19, #0xecf
  419194:	b	418b24 <ferror@plt+0x15284>
  419198:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41919c:	add	x19, x19, #0xeda
  4191a0:	b	418b24 <ferror@plt+0x15284>
  4191a4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191a8:	add	x19, x19, #0xee5
  4191ac:	b	418b24 <ferror@plt+0x15284>
  4191b0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191b4:	add	x19, x19, #0xef0
  4191b8:	b	418b24 <ferror@plt+0x15284>
  4191bc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191c0:	add	x19, x19, #0xefb
  4191c4:	b	418b24 <ferror@plt+0x15284>
  4191c8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191cc:	add	x19, x19, #0xf06
  4191d0:	b	418b24 <ferror@plt+0x15284>
  4191d4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191d8:	add	x19, x19, #0xf11
  4191dc:	b	418b24 <ferror@plt+0x15284>
  4191e0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191e4:	add	x19, x19, #0xf1d
  4191e8:	b	418b24 <ferror@plt+0x15284>
  4191ec:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191f0:	add	x19, x19, #0xf29
  4191f4:	b	418b24 <ferror@plt+0x15284>
  4191f8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4191fc:	add	x19, x19, #0xf35
  419200:	b	418b24 <ferror@plt+0x15284>
  419204:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419208:	add	x19, x19, #0xf41
  41920c:	b	418b24 <ferror@plt+0x15284>
  419210:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419214:	add	x19, x19, #0xf4d
  419218:	b	418b24 <ferror@plt+0x15284>
  41921c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419220:	add	x19, x19, #0xf59
  419224:	b	418b24 <ferror@plt+0x15284>
  419228:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41922c:	add	x19, x19, #0xf65
  419230:	b	418b24 <ferror@plt+0x15284>
  419234:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419238:	add	x19, x19, #0xf71
  41923c:	b	418b24 <ferror@plt+0x15284>
  419240:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419244:	add	x19, x19, #0xf7d
  419248:	b	418b24 <ferror@plt+0x15284>
  41924c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419250:	add	x19, x19, #0xf89
  419254:	b	418b24 <ferror@plt+0x15284>
  419258:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41925c:	add	x19, x19, #0xf95
  419260:	b	418b24 <ferror@plt+0x15284>
  419264:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419268:	add	x19, x19, #0xfa1
  41926c:	b	418b24 <ferror@plt+0x15284>
  419270:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419274:	add	x19, x19, #0xfad
  419278:	b	418b24 <ferror@plt+0x15284>
  41927c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419280:	add	x19, x19, #0xfb9
  419284:	b	418b24 <ferror@plt+0x15284>
  419288:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41928c:	add	x19, x19, #0xfc5
  419290:	b	418b24 <ferror@plt+0x15284>
  419294:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419298:	add	x19, x19, #0xfd1
  41929c:	b	418b24 <ferror@plt+0x15284>
  4192a0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192a4:	add	x19, x19, #0xfdd
  4192a8:	b	418b24 <ferror@plt+0x15284>
  4192ac:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192b0:	add	x19, x19, #0xfe9
  4192b4:	b	418b24 <ferror@plt+0x15284>
  4192b8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192bc:	add	x19, x19, #0xff5
  4192c0:	b	418b24 <ferror@plt+0x15284>
  4192c4:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4192c8:	add	x19, x19, #0x1
  4192cc:	b	418b24 <ferror@plt+0x15284>
  4192d0:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4192d4:	add	x19, x19, #0xd
  4192d8:	b	418b24 <ferror@plt+0x15284>
  4192dc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192e0:	add	x19, x19, #0xa92
  4192e4:	b	418b24 <ferror@plt+0x15284>
  4192e8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192ec:	add	x19, x19, #0xa9b
  4192f0:	b	418b24 <ferror@plt+0x15284>
  4192f4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4192f8:	add	x19, x19, #0xaa0
  4192fc:	b	418b24 <ferror@plt+0x15284>
  419300:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419304:	add	x19, x19, #0xaa7
  419308:	b	418b24 <ferror@plt+0x15284>
  41930c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419310:	add	x19, x19, #0xaad
  419314:	b	418b24 <ferror@plt+0x15284>
  419318:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41931c:	add	x19, x19, #0xd0e
  419320:	b	418b24 <ferror@plt+0x15284>
  419324:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419328:	add	x19, x19, #0xd18
  41932c:	b	418b24 <ferror@plt+0x15284>
  419330:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419334:	add	x19, x19, #0xd26
  419338:	b	418b24 <ferror@plt+0x15284>
  41933c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419340:	add	x19, x19, #0xd34
  419344:	b	418b24 <ferror@plt+0x15284>
  419348:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41934c:	add	x19, x19, #0xd42
  419350:	b	418b24 <ferror@plt+0x15284>
  419354:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419358:	add	x19, x19, #0xd50
  41935c:	b	418b24 <ferror@plt+0x15284>
  419360:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419364:	add	x19, x19, #0xd5e
  419368:	b	418b24 <ferror@plt+0x15284>
  41936c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419370:	add	x19, x19, #0xd6c
  419374:	b	418b24 <ferror@plt+0x15284>
  419378:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41937c:	add	x19, x19, #0xd7a
  419380:	b	418b24 <ferror@plt+0x15284>
  419384:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419388:	add	x19, x19, #0xd89
  41938c:	b	418b24 <ferror@plt+0x15284>
  419390:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419394:	add	x19, x19, #0xd98
  419398:	b	418b24 <ferror@plt+0x15284>
  41939c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193a0:	add	x19, x19, #0xda7
  4193a4:	b	418b24 <ferror@plt+0x15284>
  4193a8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193ac:	add	x19, x19, #0xdb6
  4193b0:	b	418b24 <ferror@plt+0x15284>
  4193b4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193b8:	add	x19, x19, #0xdc5
  4193bc:	b	418b24 <ferror@plt+0x15284>
  4193c0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193c4:	add	x19, x19, #0xdd4
  4193c8:	b	418b24 <ferror@plt+0x15284>
  4193cc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193d0:	add	x19, x19, #0xde3
  4193d4:	b	418b24 <ferror@plt+0x15284>
  4193d8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193dc:	add	x19, x19, #0xdf2
  4193e0:	b	418b24 <ferror@plt+0x15284>
  4193e4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193e8:	add	x19, x19, #0xe01
  4193ec:	b	418b24 <ferror@plt+0x15284>
  4193f0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4193f4:	add	x19, x19, #0xe10
  4193f8:	b	418b24 <ferror@plt+0x15284>
  4193fc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419400:	add	x19, x19, #0xe1f
  419404:	b	418b24 <ferror@plt+0x15284>
  419408:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41940c:	add	x19, x19, #0xe2e
  419410:	b	418b24 <ferror@plt+0x15284>
  419414:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419418:	add	x19, x19, #0xe3d
  41941c:	b	418b24 <ferror@plt+0x15284>
  419420:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419424:	add	x19, x19, #0xe4c
  419428:	b	418b24 <ferror@plt+0x15284>
  41942c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419430:	add	x19, x19, #0xe5b
  419434:	b	418b24 <ferror@plt+0x15284>
  419438:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41943c:	add	x19, x19, #0xe6a
  419440:	b	418b24 <ferror@plt+0x15284>
  419444:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419448:	add	x19, x19, #0xe79
  41944c:	b	418b24 <ferror@plt+0x15284>
  419450:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419454:	add	x19, x19, #0xe88
  419458:	b	418b24 <ferror@plt+0x15284>
  41945c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419460:	add	x19, x19, #0xe97
  419464:	b	418b24 <ferror@plt+0x15284>
  419468:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41946c:	add	x19, x19, #0xea6
  419470:	b	418b24 <ferror@plt+0x15284>
  419474:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419478:	add	x19, x19, #0xeb5
  41947c:	b	418b24 <ferror@plt+0x15284>
  419480:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419484:	add	x19, x19, #0xa01
  419488:	b	418b24 <ferror@plt+0x15284>
  41948c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419490:	add	x19, x19, #0xa09
  419494:	b	418b24 <ferror@plt+0x15284>
  419498:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41949c:	add	x19, x19, #0xa11
  4194a0:	b	418b24 <ferror@plt+0x15284>
  4194a4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4194a8:	add	x19, x19, #0xa15
  4194ac:	b	418b24 <ferror@plt+0x15284>
  4194b0:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194b4:	add	x19, x19, #0xc4
  4194b8:	b	418b24 <ferror@plt+0x15284>
  4194bc:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194c0:	add	x19, x19, #0x92
  4194c4:	b	418b24 <ferror@plt+0x15284>
  4194c8:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194cc:	add	x19, x19, #0x99
  4194d0:	b	418b24 <ferror@plt+0x15284>
  4194d4:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194d8:	add	x19, x19, #0xa0
  4194dc:	b	418b24 <ferror@plt+0x15284>
  4194e0:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194e4:	add	x19, x19, #0xa8
  4194e8:	b	418b24 <ferror@plt+0x15284>
  4194ec:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4194f0:	add	x19, x19, #0xaf
  4194f4:	b	418b24 <ferror@plt+0x15284>
  4194f8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4194fc:	add	x19, x19, #0xab1
  419500:	b	418b24 <ferror@plt+0x15284>
  419504:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419508:	add	x19, x19, #0xab9
  41950c:	b	418b24 <ferror@plt+0x15284>
  419510:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419514:	add	x19, x19, #0xac1
  419518:	b	418b24 <ferror@plt+0x15284>
  41951c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419520:	add	x19, x19, #0xac9
  419524:	b	418b24 <ferror@plt+0x15284>
  419528:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41952c:	add	x19, x19, #0xad1
  419530:	b	418b24 <ferror@plt+0x15284>
  419534:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419538:	add	x19, x19, #0xada
  41953c:	b	418b24 <ferror@plt+0x15284>
  419540:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419544:	add	x19, x19, #0xae3
  419548:	b	418b24 <ferror@plt+0x15284>
  41954c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419550:	add	x19, x19, #0xaec
  419554:	b	418b24 <ferror@plt+0x15284>
  419558:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41955c:	add	x19, x19, #0xaf5
  419560:	b	418b24 <ferror@plt+0x15284>
  419564:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419568:	add	x19, x19, #0xafe
  41956c:	b	418b24 <ferror@plt+0x15284>
  419570:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419574:	add	x19, x19, #0xb07
  419578:	b	418b24 <ferror@plt+0x15284>
  41957c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419580:	add	x19, x19, #0xb10
  419584:	b	418b24 <ferror@plt+0x15284>
  419588:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41958c:	add	x19, x19, #0xb19
  419590:	b	418b24 <ferror@plt+0x15284>
  419594:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419598:	add	x19, x19, #0xb22
  41959c:	b	418b24 <ferror@plt+0x15284>
  4195a0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195a4:	add	x19, x19, #0xb2b
  4195a8:	b	418b24 <ferror@plt+0x15284>
  4195ac:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195b0:	add	x19, x19, #0xb35
  4195b4:	b	418b24 <ferror@plt+0x15284>
  4195b8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195bc:	add	x19, x19, #0xb3f
  4195c0:	b	418b24 <ferror@plt+0x15284>
  4195c4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195c8:	add	x19, x19, #0xb49
  4195cc:	b	418b24 <ferror@plt+0x15284>
  4195d0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195d4:	add	x19, x19, #0xb53
  4195d8:	b	418b24 <ferror@plt+0x15284>
  4195dc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195e0:	add	x19, x19, #0xb5d
  4195e4:	b	418b24 <ferror@plt+0x15284>
  4195e8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195ec:	add	x19, x19, #0xb6e
  4195f0:	b	418b24 <ferror@plt+0x15284>
  4195f4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4195f8:	add	x19, x19, #0xb77
  4195fc:	b	418b24 <ferror@plt+0x15284>
  419600:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419604:	add	x19, x19, #0xb84
  419608:	b	418b24 <ferror@plt+0x15284>
  41960c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419610:	add	x19, x19, #0xb91
  419614:	b	418b24 <ferror@plt+0x15284>
  419618:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41961c:	add	x19, x19, #0xb9e
  419620:	b	418b24 <ferror@plt+0x15284>
  419624:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419628:	add	x19, x19, #0xbab
  41962c:	b	418b24 <ferror@plt+0x15284>
  419630:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419634:	add	x19, x19, #0xbb8
  419638:	b	418b24 <ferror@plt+0x15284>
  41963c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419640:	add	x19, x19, #0xbc5
  419644:	b	418b24 <ferror@plt+0x15284>
  419648:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41964c:	add	x19, x19, #0xbd2
  419650:	b	418b24 <ferror@plt+0x15284>
  419654:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419658:	add	x19, x19, #0xbe0
  41965c:	b	418b24 <ferror@plt+0x15284>
  419660:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419664:	add	x19, x19, #0xbee
  419668:	b	418b24 <ferror@plt+0x15284>
  41966c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419670:	add	x19, x19, #0xbfc
  419674:	b	418b24 <ferror@plt+0x15284>
  419678:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41967c:	add	x19, x19, #0xc0a
  419680:	b	418b24 <ferror@plt+0x15284>
  419684:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419688:	add	x19, x19, #0xc18
  41968c:	b	418b24 <ferror@plt+0x15284>
  419690:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419694:	add	x19, x19, #0xc26
  419698:	b	418b24 <ferror@plt+0x15284>
  41969c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196a0:	add	x19, x19, #0xc34
  4196a4:	b	418b24 <ferror@plt+0x15284>
  4196a8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196ac:	add	x19, x19, #0xc42
  4196b0:	b	418b24 <ferror@plt+0x15284>
  4196b4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196b8:	add	x19, x19, #0xc50
  4196bc:	b	418b24 <ferror@plt+0x15284>
  4196c0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196c4:	add	x19, x19, #0xc5e
  4196c8:	b	418b24 <ferror@plt+0x15284>
  4196cc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196d0:	add	x19, x19, #0xc6c
  4196d4:	b	418b24 <ferror@plt+0x15284>
  4196d8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196dc:	add	x19, x19, #0xc7a
  4196e0:	b	418b24 <ferror@plt+0x15284>
  4196e4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196e8:	add	x19, x19, #0xc88
  4196ec:	b	418b24 <ferror@plt+0x15284>
  4196f0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4196f4:	add	x19, x19, #0xc96
  4196f8:	b	418b24 <ferror@plt+0x15284>
  4196fc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419700:	add	x19, x19, #0xca4
  419704:	b	418b24 <ferror@plt+0x15284>
  419708:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41970c:	add	x19, x19, #0xcb2
  419710:	b	418b24 <ferror@plt+0x15284>
  419714:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419718:	add	x19, x19, #0xcc0
  41971c:	b	418b24 <ferror@plt+0x15284>
  419720:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419724:	add	x19, x19, #0xcce
  419728:	b	418b24 <ferror@plt+0x15284>
  41972c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419730:	add	x19, x19, #0xcdc
  419734:	b	418b24 <ferror@plt+0x15284>
  419738:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41973c:	add	x19, x19, #0xcea
  419740:	b	418b24 <ferror@plt+0x15284>
  419744:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419748:	add	x19, x19, #0xcf8
  41974c:	b	418b24 <ferror@plt+0x15284>
  419750:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419754:	add	x19, x19, #0x73
  419758:	b	418b24 <ferror@plt+0x15284>
  41975c:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419760:	add	x19, x19, #0x78
  419764:	b	418b24 <ferror@plt+0x15284>
  419768:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  41976c:	add	x19, x19, #0x7f
  419770:	b	418b24 <ferror@plt+0x15284>
  419774:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419778:	add	x19, x19, #0x88
  41977c:	b	418b24 <ferror@plt+0x15284>
  419780:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419784:	add	x19, x19, #0x21
  419788:	b	418b24 <ferror@plt+0x15284>
  41978c:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419790:	add	x19, x19, #0x28
  419794:	b	418b24 <ferror@plt+0x15284>
  419798:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  41979c:	add	x19, x19, #0x2f
  4197a0:	b	418b24 <ferror@plt+0x15284>
  4197a4:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197a8:	add	x19, x19, #0x9e5
  4197ac:	b	418b24 <ferror@plt+0x15284>
  4197b0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197b4:	add	x19, x19, #0x9e9
  4197b8:	b	418b24 <ferror@plt+0x15284>
  4197bc:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197c0:	add	x19, x19, #0x9b5
  4197c4:	b	418b24 <ferror@plt+0x15284>
  4197c8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197cc:	add	x19, x19, #0x9b9
  4197d0:	b	418b24 <ferror@plt+0x15284>
  4197d4:	mov	w8, #0x1180                	// #4480
  4197d8:	cmp	w0, w8
  4197dc:	b.ne	4198b8 <ferror@plt+0x16018>  // b.any
  4197e0:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197e4:	add	x19, x19, #0xa3a
  4197e8:	b	418b24 <ferror@plt+0x15284>
  4197ec:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197f0:	add	x19, x19, #0xa24
  4197f4:	b	418b24 <ferror@plt+0x15284>
  4197f8:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  4197fc:	add	x19, x19, #0xa29
  419800:	b	418b24 <ferror@plt+0x15284>
  419804:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419808:	add	x19, x19, #0xa30
  41980c:	b	418b24 <ferror@plt+0x15284>
  419810:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419814:	add	x19, x19, #0xa36
  419818:	b	418b24 <ferror@plt+0x15284>
  41981c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419820:	add	x19, x19, #0x9c8
  419824:	b	418b24 <ferror@plt+0x15284>
  419828:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41982c:	add	x19, x19, #0x9cd
  419830:	b	418b24 <ferror@plt+0x15284>
  419834:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419838:	add	x19, x19, #0x9d4
  41983c:	b	418b24 <ferror@plt+0x15284>
  419840:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419844:	add	x19, x19, #0x9da
  419848:	b	418b24 <ferror@plt+0x15284>
  41984c:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419850:	add	x19, x19, #0x50
  419854:	b	418b24 <ferror@plt+0x15284>
  419858:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  41985c:	add	x19, x19, #0x58
  419860:	b	418b24 <ferror@plt+0x15284>
  419864:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419868:	add	x19, x19, #0x60
  41986c:	b	418b24 <ferror@plt+0x15284>
  419870:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  419874:	add	x19, x19, #0x64
  419878:	b	418b24 <ferror@plt+0x15284>
  41987c:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419880:	add	x19, x19, #0xa49
  419884:	b	418b24 <ferror@plt+0x15284>
  419888:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  41988c:	add	x19, x19, #0xa51
  419890:	b	418b24 <ferror@plt+0x15284>
  419894:	adrp	x19, 439000 <warn@@Base+0x7c6c>
  419898:	add	x19, x19, #0xa58
  41989c:	b	418b24 <ferror@plt+0x15284>
  4198a0:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4198a4:	add	x19, x19, #0x36
  4198a8:	b	418b24 <ferror@plt+0x15284>
  4198ac:	adrp	x19, 43a000 <warn@@Base+0x8c6c>
  4198b0:	add	x19, x19, #0x3b
  4198b4:	b	418b24 <ferror@plt+0x15284>
  4198b8:	adrp	x19, 458000 <_bfd_std_section+0x110>
  4198bc:	add	x19, x19, #0x544
  4198c0:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  4198c4:	sub	w3, w0, #0x1, lsl #12
  4198c8:	add	x2, x2, #0xdb
  4198cc:	mov	w1, #0xa                   	// #10
  4198d0:	mov	x0, x19
  4198d4:	bl	403150 <snprintf@plt>
  4198d8:	b	418b24 <ferror@plt+0x15284>
  4198dc:	stp	x29, x30, [sp, #-32]!
  4198e0:	stp	x20, x19, [sp, #16]
  4198e4:	mov	x29, sp
  4198e8:	mov	x20, x1
  4198ec:	mov	w19, w0
  4198f0:	bl	4039f8 <ferror@plt+0x158>
  4198f4:	cbz	w0, 419918 <ferror@plt+0x16078>
  4198f8:	adrp	x8, 456000 <memcpy@GLIBC_2.17>
  4198fc:	add	x8, x8, #0xbf8
  419900:	mov	w9, #0x70                  	// #112
  419904:	umaddl	x8, w19, w9, x8
  419908:	ldr	x9, [x8, #24]!
  41990c:	cbz	x9, 419958 <ferror@plt+0x160b8>
  419910:	mov	w0, #0x1                   	// #1
  419914:	b	41994c <ferror@plt+0x160ac>
  419918:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41991c:	ldr	w8, [x8, #620]
  419920:	cbz	w8, 419948 <ferror@plt+0x160a8>
  419924:	adrp	x8, 458000 <_bfd_std_section+0x110>
  419928:	ldr	x20, [x8, #1272]
  41992c:	cbz	x20, 419948 <ferror@plt+0x160a8>
  419930:	ldr	x1, [x20]
  419934:	mov	w0, w19
  419938:	bl	4039f8 <ferror@plt+0x158>
  41993c:	cbnz	w0, 41997c <ferror@plt+0x160dc>
  419940:	ldr	x20, [x20, #16]
  419944:	cbnz	x20, 419930 <ferror@plt+0x16090>
  419948:	mov	w0, wzr
  41994c:	ldp	x20, x19, [sp, #16]
  419950:	ldp	x29, x30, [sp], #32
  419954:	ret
  419958:	adrp	x9, 458000 <_bfd_std_section+0x110>
  41995c:	ldr	x9, [x9, #1272]
  419960:	cbz	x9, 419910 <ferror@plt+0x16070>
  419964:	ldr	x10, [x9]
  419968:	cmp	x10, x20
  41996c:	b.eq	419998 <ferror@plt+0x160f8>  // b.none
  419970:	ldr	x9, [x9, #16]
  419974:	cbnz	x9, 419964 <ferror@plt+0x160c4>
  419978:	b	419910 <ferror@plt+0x16070>
  41997c:	ldr	x8, [x20, #8]
  419980:	adrp	x9, 456000 <memcpy@GLIBC_2.17>
  419984:	add	x9, x9, #0xbf8
  419988:	mov	w10, #0x70                  	// #112
  41998c:	umaddl	x9, w19, w10, x9
  419990:	str	x8, [x9, #24]
  419994:	b	419910 <ferror@plt+0x16070>
  419998:	ldr	x9, [x9, #8]
  41999c:	str	x9, [x8]
  4199a0:	b	419910 <ferror@plt+0x16070>
  4199a4:	sub	sp, sp, #0x120
  4199a8:	stp	x29, x30, [sp, #192]
  4199ac:	stp	x28, x27, [sp, #208]
  4199b0:	stp	x26, x25, [sp, #224]
  4199b4:	stp	x24, x23, [sp, #240]
  4199b8:	stp	x22, x21, [sp, #256]
  4199bc:	stp	x20, x19, [sp, #272]
  4199c0:	ldr	x22, [x0, #32]
  4199c4:	mov	x24, x0
  4199c8:	add	x29, sp, #0xc0
  4199cc:	cbz	x22, 4199e8 <ferror@plt+0x16148>
  4199d0:	ldr	x21, [x24, #48]
  4199d4:	cmp	x21, #0x17
  4199d8:	b.hi	419a28 <ferror@plt+0x16188>  // b.pmore
  4199dc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4199e0:	add	x1, x1, #0x182
  4199e4:	b	4199f0 <ferror@plt+0x16150>
  4199e8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4199ec:	add	x1, x1, #0x16d
  4199f0:	mov	w2, #0x5                   	// #5
  4199f4:	mov	x0, xzr
  4199f8:	bl	403700 <dcgettext@plt>
  4199fc:	ldr	x1, [x24, #16]
  419a00:	bl	431394 <warn@@Base>
  419a04:	mov	w0, wzr
  419a08:	ldp	x20, x19, [sp, #272]
  419a0c:	ldp	x22, x21, [sp, #256]
  419a10:	ldp	x24, x23, [sp, #240]
  419a14:	ldp	x26, x25, [sp, #224]
  419a18:	ldp	x28, x27, [sp, #208]
  419a1c:	ldp	x29, x30, [sp, #192]
  419a20:	add	sp, sp, #0x120
  419a24:	ret
  419a28:	cmp	x21, #0x0
  419a2c:	csel	w8, w21, wzr, gt
  419a30:	cmp	x21, #0x5
  419a34:	mov	w9, #0x4                   	// #4
  419a38:	mov	w19, w1
  419a3c:	csel	w1, w8, w9, lt  // lt = tstop
  419a40:	sub	w8, w1, #0x1
  419a44:	mov	w26, wzr
  419a48:	cmp	w8, #0x7
  419a4c:	b.hi	419a88 <ferror@plt+0x161e8>  // b.pmore
  419a50:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  419a54:	ldr	x8, [x8, #696]
  419a58:	mov	x0, x22
  419a5c:	blr	x8
  419a60:	mov	x26, x0
  419a64:	cmp	w26, #0x2
  419a68:	b.cc	419a88 <ferror@plt+0x161e8>  // b.lo, b.ul, b.last
  419a6c:	cmp	x21, #0x9
  419a70:	b.ge	419aac <ferror@plt+0x1620c>  // b.tcont
  419a74:	str	wzr, [sp, #84]
  419a78:	mov	w28, wzr
  419a7c:	mov	w27, wzr
  419a80:	mov	w23, #0x1                   	// #1
  419a84:	b	419b00 <ferror@plt+0x16260>
  419a88:	mov	w20, wzr
  419a8c:	mov	w25, wzr
  419a90:	mov	w23, wzr
  419a94:	mov	w28, wzr
  419a98:	cmp	x21, #0xd
  419a9c:	mov	w27, wzr
  419aa0:	str	wzr, [sp, #84]
  419aa4:	b.ge	419ac8 <ferror@plt+0x16228>  // b.tcont
  419aa8:	b	419b00 <ferror@plt+0x16260>
  419aac:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  419ab0:	ldr	x8, [x8, #696]
  419ab4:	add	x0, x22, #0x4
  419ab8:	mov	w1, #0x4                   	// #4
  419abc:	blr	x8
  419ac0:	mov	x20, x0
  419ac4:	mov	w25, #0x1                   	// #1
  419ac8:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  419acc:	ldr	x8, [x23, #696]
  419ad0:	add	x0, x22, #0x8
  419ad4:	mov	w1, #0x4                   	// #4
  419ad8:	blr	x8
  419adc:	ldr	x8, [x23, #696]
  419ae0:	mov	x28, x0
  419ae4:	add	x0, x22, #0xc
  419ae8:	mov	w1, #0x4                   	// #4
  419aec:	blr	x8
  419af0:	mov	x27, x0
  419af4:	mov	w23, w25
  419af8:	mov	w8, w20
  419afc:	str	w20, [sp, #84]
  419b00:	mov	w20, w27
  419b04:	cbz	w19, 419b88 <ferror@plt+0x162e8>
  419b08:	mov	x0, x24
  419b0c:	mov	w1, wzr
  419b10:	bl	41a5f0 <ferror@plt+0x16d50>
  419b14:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419b18:	add	x1, x1, #0x246
  419b1c:	mov	w2, #0x5                   	// #5
  419b20:	mov	x0, xzr
  419b24:	bl	403700 <dcgettext@plt>
  419b28:	mov	w1, w26
  419b2c:	bl	4037a0 <printf@plt>
  419b30:	cbz	w23, 419b50 <ferror@plt+0x162b0>
  419b34:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419b38:	add	x1, x1, #0x265
  419b3c:	mov	w2, #0x5                   	// #5
  419b40:	mov	x0, xzr
  419b44:	bl	403700 <dcgettext@plt>
  419b48:	ldr	w1, [sp, #84]
  419b4c:	bl	4037a0 <printf@plt>
  419b50:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419b54:	add	x1, x1, #0x284
  419b58:	mov	w2, #0x5                   	// #5
  419b5c:	mov	x0, xzr
  419b60:	bl	403700 <dcgettext@plt>
  419b64:	mov	w1, w28
  419b68:	bl	4037a0 <printf@plt>
  419b6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419b70:	add	x1, x1, #0x2a3
  419b74:	mov	w2, #0x5                   	// #5
  419b78:	mov	x0, xzr
  419b7c:	bl	403700 <dcgettext@plt>
  419b80:	mov	w1, w20
  419b84:	bl	4037a0 <printf@plt>
  419b88:	cmp	x21, #0x10
  419b8c:	str	x28, [sp, #64]
  419b90:	b.lt	419c14 <ferror@plt+0x16374>  // b.tstop
  419b94:	add	x23, x22, #0x10
  419b98:	add	x28, x22, x21
  419b9c:	add	x22, x23, w27, uxtw #3
  419ba0:	cmp	x22, x28
  419ba4:	b.hi	419c14 <ferror@plt+0x16374>  // b.pmore
  419ba8:	add	x8, x22, w27, uxtw #2
  419bac:	cmp	x8, x28
  419bb0:	str	x8, [sp, #96]
  419bb4:	b.hi	419c14 <ferror@plt+0x16374>  // b.pmore
  419bb8:	cmp	w26, #0x2
  419bbc:	str	x20, [sp, #72]
  419bc0:	b.eq	419c44 <ferror@plt+0x163a4>  // b.none
  419bc4:	cmp	w26, #0x1
  419bc8:	b.ne	419db0 <ferror@plt+0x16510>  // b.any
  419bcc:	cbnz	w19, 419e38 <ferror@plt+0x16598>
  419bd0:	ldr	x8, [sp, #96]
  419bd4:	adrp	x9, 458000 <_bfd_std_section+0x110>
  419bd8:	ldr	x0, [x9, #1304]
  419bdc:	sub	x8, x28, x8
  419be0:	add	x9, x8, #0x3
  419be4:	cmp	x8, #0x0
  419be8:	csel	x8, x9, x8, lt  // lt = tstop
  419bec:	asr	x8, x8, #2
  419bf0:	cbz	x0, 419e14 <ferror@plt+0x16574>
  419bf4:	adrp	x9, 458000 <_bfd_std_section+0x110>
  419bf8:	ldr	w9, [x9, #1296]
  419bfc:	mov	w2, #0x4                   	// #4
  419c00:	add	w1, w9, w8
  419c04:	adrp	x8, 458000 <_bfd_std_section+0x110>
  419c08:	str	w1, [x8, #1392]
  419c0c:	bl	40b008 <ferror@plt+0x7768>
  419c10:	b	419e30 <ferror@plt+0x16590>
  419c14:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419c18:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  419c1c:	add	x1, x1, #0x2c3
  419c20:	add	x2, x2, #0x2e8
  419c24:	mov	w4, #0x5                   	// #5
  419c28:	mov	x0, xzr
  419c2c:	mov	x3, x20
  419c30:	bl	4035d0 <dcngettext@plt>
  419c34:	ldr	x1, [x24, #16]
  419c38:	mov	w2, w20
  419c3c:	bl	431394 <warn@@Base>
  419c40:	b	419a04 <ferror@plt+0x16164>
  419c44:	ldr	w25, [sp, #84]
  419c48:	ldr	x9, [sp, #96]
  419c4c:	ldr	x0, [x24, #16]
  419c50:	str	x23, [sp, #16]
  419c54:	mov	w8, w25
  419c58:	add	x10, x9, w25, uxtw #2
  419c5c:	ldr	x9, [sp, #64]
  419c60:	lsl	x21, x8, #2
  419c64:	str	x22, [sp, #56]
  419c68:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  419c6c:	mov	w23, w9
  419c70:	umulh	x8, x21, x23
  419c74:	mul	x22, x21, x23
  419c78:	cmp	xzr, x8
  419c7c:	add	x8, x10, x22
  419c80:	add	x1, x1, #0x601
  419c84:	cset	w20, ne  // ne = any
  419c88:	stp	x10, x8, [sp, #24]
  419c8c:	bl	4034b0 <strcmp@plt>
  419c90:	mov	w26, w0
  419c94:	cbz	w25, 419cc8 <ferror@plt+0x16428>
  419c98:	ldr	x8, [sp, #32]
  419c9c:	add	x8, x8, x22
  419ca0:	cmp	x8, x28
  419ca4:	b.hi	419dd4 <ferror@plt+0x16534>  // b.pmore
  419ca8:	ldr	x8, [sp, #32]
  419cac:	cmp	x8, x28
  419cb0:	b.hi	419dd4 <ferror@plt+0x16534>  // b.pmore
  419cb4:	tbnz	x22, #63, 419dd4 <ferror@plt+0x16534>
  419cb8:	ldr	x8, [sp, #24]
  419cbc:	cmp	x8, x28
  419cc0:	b.hi	419dd4 <ferror@plt+0x16534>  // b.pmore
  419cc4:	cbnz	w20, 419dd4 <ferror@plt+0x16534>
  419cc8:	adrp	x20, 443000 <warn@@Base+0x11c6c>
  419ccc:	adrp	x22, 443000 <warn@@Base+0x11c6c>
  419cd0:	add	x20, x20, #0x97f
  419cd4:	add	x22, x22, #0x186
  419cd8:	str	w26, [sp, #12]
  419cdc:	cbz	w19, 419de0 <ferror@plt+0x16540>
  419ce0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419ce4:	add	x1, x1, #0x389
  419ce8:	mov	w2, #0x5                   	// #5
  419cec:	mov	x0, xzr
  419cf0:	bl	403700 <dcgettext@plt>
  419cf4:	bl	4037a0 <printf@plt>
  419cf8:	cmp	w26, #0x0
  419cfc:	csel	x1, x22, x20, eq  // eq = none
  419d00:	mov	w2, #0x5                   	// #5
  419d04:	mov	x0, xzr
  419d08:	bl	403700 <dcgettext@plt>
  419d0c:	mov	x1, x0
  419d10:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  419d14:	add	x0, x0, #0x399
  419d18:	bl	4037a0 <printf@plt>
  419d1c:	ldr	w8, [sp, #84]
  419d20:	ldr	x22, [sp, #56]
  419d24:	cbz	w8, 419d9c <ferror@plt+0x164fc>
  419d28:	adrp	x23, 43a000 <warn@@Base+0x8c6c>
  419d2c:	mov	x20, xzr
  419d30:	add	x23, x23, #0x3a9
  419d34:	ldr	x9, [sp, #96]
  419d38:	and	x8, x20, #0xfffffffc
  419d3c:	add	x0, x9, x8
  419d40:	add	x8, x0, #0x4
  419d44:	cmp	x8, x28
  419d48:	b.cs	419d54 <ferror@plt+0x164b4>  // b.hs, b.nlast
  419d4c:	mov	w1, #0x4                   	// #4
  419d50:	b	419d74 <ferror@plt+0x164d4>
  419d54:	cmp	x0, x28
  419d58:	b.cs	419d6c <ferror@plt+0x164cc>  // b.hs, b.nlast
  419d5c:	sub	w1, w28, w0
  419d60:	sub	w8, w1, #0x1
  419d64:	cmp	w8, #0x7
  419d68:	b.ls	419d74 <ferror@plt+0x164d4>  // b.plast
  419d6c:	mov	w0, wzr
  419d70:	b	419d80 <ferror@plt+0x164e0>
  419d74:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  419d78:	ldr	x8, [x8, #696]
  419d7c:	blr	x8
  419d80:	bl	41a700 <ferror@plt+0x16e60>
  419d84:	mov	x1, x0
  419d88:	mov	x0, x23
  419d8c:	bl	4037a0 <printf@plt>
  419d90:	add	x20, x20, #0x4
  419d94:	cmp	x21, x20
  419d98:	b.ne	419d34 <ferror@plt+0x16494>  // b.any
  419d9c:	mov	w0, #0xa                   	// #10
  419da0:	bl	403800 <putchar@plt>
  419da4:	ldr	x20, [sp, #72]
  419da8:	str	xzr, [sp, #88]
  419dac:	b	41a064 <ferror@plt+0x167c4>
  419db0:	cbz	w19, 41a588 <ferror@plt+0x16ce8>
  419db4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419db8:	add	x1, x1, #0x4ac
  419dbc:	mov	w2, #0x5                   	// #5
  419dc0:	mov	x0, xzr
  419dc4:	bl	403700 <dcgettext@plt>
  419dc8:	mov	w1, w26
  419dcc:	bl	4037a0 <printf@plt>
  419dd0:	b	41a580 <ferror@plt+0x16ce0>
  419dd4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419dd8:	add	x1, x1, #0x358
  419ddc:	b	4199f0 <ferror@plt+0x16150>
  419de0:	ldr	x20, [sp, #72]
  419de4:	cbz	w26, 41a03c <ferror@plt+0x1679c>
  419de8:	ldr	x9, [sp, #64]
  419dec:	adrp	x8, 458000 <_bfd_std_section+0x110>
  419df0:	mov	w1, #0x88                  	// #136
  419df4:	mov	x0, x23
  419df8:	str	w9, [x8, #1376]
  419dfc:	bl	40b058 <ferror@plt+0x77b8>
  419e00:	ldr	x22, [sp, #56]
  419e04:	adrp	x8, 458000 <_bfd_std_section+0x110>
  419e08:	str	x0, [sp, #88]
  419e0c:	str	x0, [x8, #1384]
  419e10:	b	41a064 <ferror@plt+0x167c4>
  419e14:	adrp	x9, 458000 <_bfd_std_section+0x110>
  419e18:	adrp	x10, 458000 <_bfd_std_section+0x110>
  419e1c:	and	x0, x8, #0xffffffff
  419e20:	mov	w1, #0x4                   	// #4
  419e24:	str	w8, [x9, #1392]
  419e28:	str	wzr, [x10, #1296]
  419e2c:	bl	40afac <ferror@plt+0x770c>
  419e30:	adrp	x8, 458000 <_bfd_std_section+0x110>
  419e34:	str	x0, [x8, #1304]
  419e38:	cbz	w20, 41a57c <ferror@plt+0x16cdc>
  419e3c:	adrp	x26, 43d000 <warn@@Base+0xbc6c>
  419e40:	mov	w25, wzr
  419e44:	add	x26, x26, #0x6ca
  419e48:	adrp	x27, 458000 <_bfd_std_section+0x110>
  419e4c:	add	x21, x23, #0x8
  419e50:	cmp	x21, x28
  419e54:	b.ls	419e68 <ferror@plt+0x165c8>  // b.plast
  419e58:	mov	x9, xzr
  419e5c:	mov	x8, xzr
  419e60:	stp	xzr, xzr, [x29, #-24]
  419e64:	b	419e7c <ferror@plt+0x165dc>
  419e68:	sub	x1, x29, #0x10
  419e6c:	sub	x2, x29, #0x18
  419e70:	mov	x0, x23
  419e74:	bl	4317dc <warn@@Base+0x448>
  419e78:	ldp	x9, x8, [x29, #-24]
  419e7c:	adrp	x23, 458000 <_bfd_std_section+0x110>
  419e80:	orr	x8, x9, x8
  419e84:	cbz	x8, 41a018 <ferror@plt+0x16778>
  419e88:	add	x8, x22, #0x4
  419e8c:	cmp	x8, x28
  419e90:	b.cs	419e9c <ferror@plt+0x165fc>  // b.hs, b.nlast
  419e94:	mov	w1, #0x4                   	// #4
  419e98:	b	419ebc <ferror@plt+0x1661c>
  419e9c:	cmp	x22, x28
  419ea0:	b.cs	419eb4 <ferror@plt+0x16614>  // b.hs, b.nlast
  419ea4:	sub	w1, w28, w22
  419ea8:	sub	w8, w1, #0x1
  419eac:	cmp	w8, #0x7
  419eb0:	b.ls	419ebc <ferror@plt+0x1661c>  // b.plast
  419eb4:	mov	x0, xzr
  419eb8:	b	419ecc <ferror@plt+0x1662c>
  419ebc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  419ec0:	ldr	x8, [x8, #696]
  419ec4:	mov	x0, x22
  419ec8:	blr	x8
  419ecc:	ldr	x9, [sp, #96]
  419ed0:	lsl	w8, w0, #2
  419ed4:	str	x22, [sp, #56]
  419ed8:	add	x20, x9, x8
  419edc:	cbz	w19, 419f1c <ferror@plt+0x1667c>
  419ee0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419ee4:	mov	w2, #0x5                   	// #5
  419ee8:	mov	x0, xzr
  419eec:	add	x1, x1, #0x30e
  419ef0:	bl	403700 <dcgettext@plt>
  419ef4:	ldp	x1, x8, [x29, #-24]
  419ef8:	mov	x23, x0
  419efc:	sub	x2, x29, #0x58
  419f00:	mov	x0, x8
  419f04:	bl	41a684 <ferror@plt+0x16de4>
  419f08:	mov	x2, x0
  419f0c:	mov	x0, x23
  419f10:	mov	w1, w25
  419f14:	adrp	x23, 458000 <_bfd_std_section+0x110>
  419f18:	bl	4037a0 <printf@plt>
  419f1c:	cmp	x20, x28
  419f20:	b.cs	41a030 <ferror@plt+0x16790>  // b.hs, b.nlast
  419f24:	add	x22, x20, #0x4
  419f28:	cmp	x22, x28
  419f2c:	b.cs	419f38 <ferror@plt+0x16698>  // b.hs, b.nlast
  419f30:	mov	w1, #0x4                   	// #4
  419f34:	b	419f48 <ferror@plt+0x166a8>
  419f38:	sub	w1, w28, w20
  419f3c:	sub	w8, w1, #0x1
  419f40:	cmp	w8, #0x7
  419f44:	b.hi	419fc0 <ferror@plt+0x16720>  // b.pmore
  419f48:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  419f4c:	ldr	x8, [x8, #696]
  419f50:	mov	x0, x20
  419f54:	blr	x8
  419f58:	mov	x1, x0
  419f5c:	cbz	w1, 419fc0 <ferror@plt+0x16720>
  419f60:	cbz	w19, 419f70 <ferror@plt+0x166d0>
  419f64:	mov	x0, x26
  419f68:	bl	4037a0 <printf@plt>
  419f6c:	b	419fb0 <ferror@plt+0x16710>
  419f70:	ldr	w8, [x27, #1296]
  419f74:	ldr	w9, [x23, #1392]
  419f78:	cmp	w8, w9
  419f7c:	b.cs	419f98 <ferror@plt+0x166f8>  // b.hs, b.nlast
  419f80:	adrp	x9, 458000 <_bfd_std_section+0x110>
  419f84:	ldr	x9, [x9, #1304]
  419f88:	add	w10, w8, #0x1
  419f8c:	str	w10, [x27, #1296]
  419f90:	str	w1, [x9, x8, lsl #2]
  419f94:	b	419fb0 <ferror@plt+0x16710>
  419f98:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419f9c:	mov	w2, #0x5                   	// #5
  419fa0:	mov	x0, xzr
  419fa4:	add	x1, x1, #0x57e
  419fa8:	bl	403700 <dcgettext@plt>
  419fac:	bl	4312d0 <error@@Base>
  419fb0:	cmp	x22, x28
  419fb4:	mov	x20, x22
  419fb8:	b.cc	419f24 <ferror@plt+0x16684>  // b.lo, b.ul, b.last
  419fbc:	b	41a030 <ferror@plt+0x16790>
  419fc0:	cbz	w19, 419fd0 <ferror@plt+0x16730>
  419fc4:	mov	w0, #0xa                   	// #10
  419fc8:	bl	403800 <putchar@plt>
  419fcc:	b	41a010 <ferror@plt+0x16770>
  419fd0:	ldr	w8, [x27, #1296]
  419fd4:	ldr	w9, [x23, #1392]
  419fd8:	cmp	w8, w9
  419fdc:	b.cs	419ff8 <ferror@plt+0x16758>  // b.hs, b.nlast
  419fe0:	adrp	x9, 458000 <_bfd_std_section+0x110>
  419fe4:	ldr	x9, [x9, #1304]
  419fe8:	add	w10, w8, #0x1
  419fec:	str	w10, [x27, #1296]
  419ff0:	str	wzr, [x9, x8, lsl #2]
  419ff4:	b	41a010 <ferror@plt+0x16770>
  419ff8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  419ffc:	mov	w2, #0x5                   	// #5
  41a000:	mov	x0, xzr
  41a004:	add	x1, x1, #0x57e
  41a008:	bl	403700 <dcgettext@plt>
  41a00c:	bl	4312d0 <error@@Base>
  41a010:	ldr	x20, [sp, #72]
  41a014:	ldr	x22, [sp, #56]
  41a018:	add	w25, w25, #0x1
  41a01c:	cmp	w25, w20
  41a020:	add	x22, x22, #0x4
  41a024:	mov	x23, x21
  41a028:	b.ne	419e4c <ferror@plt+0x165ac>  // b.any
  41a02c:	b	41a57c <ferror@plt+0x16cdc>
  41a030:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a034:	add	x1, x1, #0x333
  41a038:	b	4199f0 <ferror@plt+0x16150>
  41a03c:	ldr	x9, [sp, #64]
  41a040:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41a044:	mov	w1, #0x88                  	// #136
  41a048:	mov	x0, x23
  41a04c:	str	w9, [x8, #1360]
  41a050:	bl	40b058 <ferror@plt+0x77b8>
  41a054:	ldr	x22, [sp, #56]
  41a058:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41a05c:	str	x0, [sp, #88]
  41a060:	str	x0, [x8, #1368]
  41a064:	ldr	w8, [sp, #84]
  41a068:	lsl	w8, w8, #2
  41a06c:	str	w8, [sp, #52]
  41a070:	cbz	w20, 41a2a0 <ferror@plt+0x16a00>
  41a074:	ldr	x23, [sp, #16]
  41a078:	mov	w27, wzr
  41a07c:	mov	x26, x22
  41a080:	add	x24, x23, #0x8
  41a084:	cmp	x24, x28
  41a088:	b.ls	41a094 <ferror@plt+0x167f4>  // b.plast
  41a08c:	stp	xzr, xzr, [x29, #-24]
  41a090:	b	41a0a4 <ferror@plt+0x16804>
  41a094:	sub	x1, x29, #0x10
  41a098:	sub	x2, x29, #0x18
  41a09c:	mov	x0, x23
  41a0a0:	bl	4317dc <warn@@Base+0x448>
  41a0a4:	add	x25, x26, #0x4
  41a0a8:	cmp	x25, x28
  41a0ac:	b.cs	41a274 <ferror@plt+0x169d4>  // b.hs, b.nlast
  41a0b0:	mov	w1, #0x4                   	// #4
  41a0b4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a0b8:	ldr	x8, [x8, #696]
  41a0bc:	mov	x0, x26
  41a0c0:	blr	x8
  41a0c4:	mov	x26, x0
  41a0c8:	cbz	w26, 41a28c <ferror@plt+0x169ec>
  41a0cc:	ldr	x8, [sp, #64]
  41a0d0:	cmp	w8, w26
  41a0d4:	b.cc	41a590 <ferror@plt+0x16cf0>  // b.lo, b.ul, b.last
  41a0d8:	cbnz	w19, 41a0fc <ferror@plt+0x1685c>
  41a0dc:	cmp	x24, x28
  41a0e0:	b.cs	41a5d4 <ferror@plt+0x16d34>  // b.hs, b.nlast
  41a0e4:	sub	w9, w26, #0x1
  41a0e8:	mov	w10, #0x88                  	// #136
  41a0ec:	ldr	x8, [x23]
  41a0f0:	umull	x9, w9, w10
  41a0f4:	ldr	x10, [sp, #88]
  41a0f8:	str	x8, [x10, x9]
  41a0fc:	ldr	w8, [sp, #52]
  41a100:	ldr	x9, [sp, #24]
  41a104:	sub	w20, w26, #0x1
  41a108:	mul	w8, w8, w20
  41a10c:	add	x22, x9, x8
  41a110:	cmp	x22, x28
  41a114:	b.hi	41a5b0 <ferror@plt+0x16d10>  // b.pmore
  41a118:	str	x24, [sp, #40]
  41a11c:	cbz	w19, 41a158 <ferror@plt+0x168b8>
  41a120:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a124:	mov	w2, #0x5                   	// #5
  41a128:	mov	x0, xzr
  41a12c:	add	x1, x1, #0x460
  41a130:	bl	403700 <dcgettext@plt>
  41a134:	ldp	x1, x8, [x29, #-24]
  41a138:	mov	x23, x0
  41a13c:	sub	x2, x29, #0x58
  41a140:	mov	x0, x8
  41a144:	bl	41a684 <ferror@plt+0x16de4>
  41a148:	mov	x2, x0
  41a14c:	mov	x0, x23
  41a150:	mov	w1, w27
  41a154:	bl	4037a0 <printf@plt>
  41a158:	ldr	w8, [sp, #84]
  41a15c:	cbz	w8, 41a258 <ferror@plt+0x169b8>
  41a160:	mov	x24, xzr
  41a164:	mov	w20, w20
  41a168:	and	x26, x24, #0xfffffffc
  41a16c:	add	x0, x22, x26
  41a170:	add	x8, x0, #0x4
  41a174:	cmp	x8, x28
  41a178:	b.cs	41a1a8 <ferror@plt+0x16908>  // b.hs, b.nlast
  41a17c:	mov	w1, #0x4                   	// #4
  41a180:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a184:	ldr	x8, [x8, #696]
  41a188:	blr	x8
  41a18c:	mov	x23, x0
  41a190:	cbz	w19, 41a1c8 <ferror@plt+0x16928>
  41a194:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41a198:	add	x0, x0, #0x46d
  41a19c:	mov	w1, w23
  41a1a0:	bl	4037a0 <printf@plt>
  41a1a4:	b	41a24c <ferror@plt+0x169ac>
  41a1a8:	cmp	x0, x28
  41a1ac:	b.cs	41a1c0 <ferror@plt+0x16920>  // b.hs, b.nlast
  41a1b0:	sub	w1, w28, w0
  41a1b4:	sub	w8, w1, #0x1
  41a1b8:	cmp	w8, #0x7
  41a1bc:	b.ls	41a180 <ferror@plt+0x168e0>  // b.plast
  41a1c0:	mov	w23, wzr
  41a1c4:	cbnz	w19, 41a194 <ferror@plt+0x168f4>
  41a1c8:	ldr	x8, [sp, #96]
  41a1cc:	add	x0, x8, x26
  41a1d0:	add	x8, x0, #0x4
  41a1d4:	cmp	x8, x28
  41a1d8:	b.cs	41a218 <ferror@plt+0x16978>  // b.hs, b.nlast
  41a1dc:	mov	w1, #0x4                   	// #4
  41a1e0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a1e4:	ldr	x8, [x8, #696]
  41a1e8:	blr	x8
  41a1ec:	mov	x26, x0
  41a1f0:	cmp	w26, #0x8
  41a1f4:	b.cc	41a234 <ferror@plt+0x16994>  // b.lo, b.ul, b.last
  41a1f8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a1fc:	mov	w2, #0x5                   	// #5
  41a200:	mov	x0, xzr
  41a204:	add	x1, x1, #0x472
  41a208:	bl	403700 <dcgettext@plt>
  41a20c:	mov	w1, w26
  41a210:	bl	431394 <warn@@Base>
  41a214:	b	41a24c <ferror@plt+0x169ac>
  41a218:	cmp	x0, x28
  41a21c:	b.cs	41a230 <ferror@plt+0x16990>  // b.hs, b.nlast
  41a220:	sub	w1, w28, w0
  41a224:	sub	w8, w1, #0x1
  41a228:	cmp	w8, #0x7
  41a22c:	b.ls	41a1e0 <ferror@plt+0x16940>  // b.plast
  41a230:	mov	x26, xzr
  41a234:	ldr	x9, [sp, #88]
  41a238:	mov	w10, #0x88                  	// #136
  41a23c:	mov	w8, w23
  41a240:	madd	x9, x20, x10, x9
  41a244:	add	x9, x9, w26, uxtw #3
  41a248:	str	x8, [x9, #8]
  41a24c:	add	x24, x24, #0x4
  41a250:	cmp	x21, x24
  41a254:	b.ne	41a168 <ferror@plt+0x168c8>  // b.any
  41a258:	ldr	x20, [sp, #72]
  41a25c:	ldr	x22, [sp, #56]
  41a260:	ldr	x24, [sp, #40]
  41a264:	cbz	w19, 41a28c <ferror@plt+0x169ec>
  41a268:	mov	w0, #0xa                   	// #10
  41a26c:	bl	403800 <putchar@plt>
  41a270:	b	41a28c <ferror@plt+0x169ec>
  41a274:	cmp	x26, x28
  41a278:	b.cs	41a28c <ferror@plt+0x169ec>  // b.hs, b.nlast
  41a27c:	sub	w1, w28, w26
  41a280:	sub	w8, w1, #0x1
  41a284:	cmp	w8, #0x7
  41a288:	b.ls	41a0b4 <ferror@plt+0x16814>  // b.plast
  41a28c:	add	w27, w27, #0x1
  41a290:	cmp	w27, w20
  41a294:	mov	x26, x25
  41a298:	mov	x23, x24
  41a29c:	b.ne	41a080 <ferror@plt+0x167e0>  // b.any
  41a2a0:	cbz	w19, 41a2fc <ferror@plt+0x16a5c>
  41a2a4:	mov	w0, #0xa                   	// #10
  41a2a8:	bl	403800 <putchar@plt>
  41a2ac:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a2b0:	add	x1, x1, #0x49e
  41a2b4:	mov	w2, #0x5                   	// #5
  41a2b8:	mov	x0, xzr
  41a2bc:	bl	403700 <dcgettext@plt>
  41a2c0:	bl	4037a0 <printf@plt>
  41a2c4:	ldr	w8, [sp, #12]
  41a2c8:	adrp	x9, 443000 <warn@@Base+0x11c6c>
  41a2cc:	add	x9, x9, #0x186
  41a2d0:	mov	w2, #0x5                   	// #5
  41a2d4:	cmp	w8, #0x0
  41a2d8:	adrp	x8, 443000 <warn@@Base+0x11c6c>
  41a2dc:	add	x8, x8, #0x97f
  41a2e0:	csel	x1, x9, x8, eq  // eq = none
  41a2e4:	mov	x0, xzr
  41a2e8:	bl	403700 <dcgettext@plt>
  41a2ec:	mov	x1, x0
  41a2f0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41a2f4:	add	x0, x0, #0x399
  41a2f8:	bl	4037a0 <printf@plt>
  41a2fc:	ldr	w8, [sp, #84]
  41a300:	cbz	w8, 41a380 <ferror@plt+0x16ae0>
  41a304:	adrp	x23, 43a000 <warn@@Base+0x8c6c>
  41a308:	mov	x20, xzr
  41a30c:	add	x23, x23, #0x3a9
  41a310:	ldr	x9, [sp, #96]
  41a314:	and	x8, x20, #0xfffffffc
  41a318:	add	x0, x9, x8
  41a31c:	add	x8, x0, #0x4
  41a320:	cmp	x8, x28
  41a324:	b.cs	41a35c <ferror@plt+0x16abc>  // b.hs, b.nlast
  41a328:	mov	w1, #0x4                   	// #4
  41a32c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a330:	ldr	x8, [x8, #696]
  41a334:	blr	x8
  41a338:	cbz	w19, 41a34c <ferror@plt+0x16aac>
  41a33c:	bl	41a700 <ferror@plt+0x16e60>
  41a340:	mov	x1, x0
  41a344:	mov	x0, x23
  41a348:	bl	4037a0 <printf@plt>
  41a34c:	add	x20, x20, #0x4
  41a350:	cmp	x21, x20
  41a354:	b.ne	41a310 <ferror@plt+0x16a70>  // b.any
  41a358:	b	41a380 <ferror@plt+0x16ae0>
  41a35c:	cmp	x0, x28
  41a360:	b.cs	41a374 <ferror@plt+0x16ad4>  // b.hs, b.nlast
  41a364:	sub	w1, w28, w0
  41a368:	sub	w8, w1, #0x1
  41a36c:	cmp	w8, #0x7
  41a370:	b.ls	41a32c <ferror@plt+0x16a8c>  // b.plast
  41a374:	mov	w0, wzr
  41a378:	cbnz	w19, 41a33c <ferror@plt+0x16a9c>
  41a37c:	b	41a34c <ferror@plt+0x16aac>
  41a380:	cbz	w19, 41a38c <ferror@plt+0x16aec>
  41a384:	mov	w0, #0xa                   	// #10
  41a388:	bl	403800 <putchar@plt>
  41a38c:	ldr	x8, [sp, #72]
  41a390:	ldr	x0, [sp, #16]
  41a394:	cbz	w8, 41a57c <ferror@plt+0x16cdc>
  41a398:	mov	w25, wzr
  41a39c:	add	x24, x0, #0x8
  41a3a0:	cmp	x24, x28
  41a3a4:	b.ls	41a3b0 <ferror@plt+0x16b10>  // b.plast
  41a3a8:	stp	xzr, xzr, [x29, #-24]
  41a3ac:	b	41a3bc <ferror@plt+0x16b1c>
  41a3b0:	sub	x1, x29, #0x10
  41a3b4:	sub	x2, x29, #0x18
  41a3b8:	bl	4317dc <warn@@Base+0x448>
  41a3bc:	add	x23, x22, #0x4
  41a3c0:	cmp	x23, x28
  41a3c4:	b.cs	41a54c <ferror@plt+0x16cac>  // b.hs, b.nlast
  41a3c8:	mov	w1, #0x4                   	// #4
  41a3cc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a3d0:	ldr	x8, [x8, #696]
  41a3d4:	mov	x0, x22
  41a3d8:	blr	x8
  41a3dc:	mov	x20, x0
  41a3e0:	cbz	w20, 41a564 <ferror@plt+0x16cc4>
  41a3e4:	str	x24, [sp, #64]
  41a3e8:	cbz	w19, 41a424 <ferror@plt+0x16b84>
  41a3ec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a3f0:	mov	w2, #0x5                   	// #5
  41a3f4:	mov	x0, xzr
  41a3f8:	add	x1, x1, #0x460
  41a3fc:	bl	403700 <dcgettext@plt>
  41a400:	ldp	x1, x8, [x29, #-24]
  41a404:	mov	x22, x0
  41a408:	sub	x2, x29, #0x58
  41a40c:	mov	x0, x8
  41a410:	bl	41a684 <ferror@plt+0x16de4>
  41a414:	mov	x2, x0
  41a418:	mov	x0, x22
  41a41c:	mov	w1, w25
  41a420:	bl	4037a0 <printf@plt>
  41a424:	ldr	w8, [sp, #84]
  41a428:	cbz	w8, 41a538 <ferror@plt+0x16c98>
  41a42c:	ldr	w9, [sp, #52]
  41a430:	ldr	x10, [sp, #32]
  41a434:	sub	w8, w20, #0x1
  41a438:	mov	x24, xzr
  41a43c:	mul	w9, w9, w8
  41a440:	add	x27, x10, x9
  41a444:	mov	w26, w8
  41a448:	and	x22, x24, #0xfffffffc
  41a44c:	add	x0, x27, x22
  41a450:	add	x8, x0, #0x4
  41a454:	cmp	x8, x28
  41a458:	b.cs	41a488 <ferror@plt+0x16be8>  // b.hs, b.nlast
  41a45c:	mov	w1, #0x4                   	// #4
  41a460:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a464:	ldr	x8, [x8, #696]
  41a468:	blr	x8
  41a46c:	mov	x20, x0
  41a470:	cbz	w19, 41a4a8 <ferror@plt+0x16c08>
  41a474:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41a478:	add	x0, x0, #0x46d
  41a47c:	mov	w1, w20
  41a480:	bl	4037a0 <printf@plt>
  41a484:	b	41a52c <ferror@plt+0x16c8c>
  41a488:	cmp	x0, x28
  41a48c:	b.cs	41a4a0 <ferror@plt+0x16c00>  // b.hs, b.nlast
  41a490:	sub	w1, w28, w0
  41a494:	sub	w8, w1, #0x1
  41a498:	cmp	w8, #0x7
  41a49c:	b.ls	41a460 <ferror@plt+0x16bc0>  // b.plast
  41a4a0:	mov	w20, wzr
  41a4a4:	cbnz	w19, 41a474 <ferror@plt+0x16bd4>
  41a4a8:	ldr	x8, [sp, #96]
  41a4ac:	add	x0, x8, x22
  41a4b0:	add	x8, x0, #0x4
  41a4b4:	cmp	x8, x28
  41a4b8:	b.cs	41a4f8 <ferror@plt+0x16c58>  // b.hs, b.nlast
  41a4bc:	mov	w1, #0x4                   	// #4
  41a4c0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a4c4:	ldr	x8, [x8, #696]
  41a4c8:	blr	x8
  41a4cc:	mov	x22, x0
  41a4d0:	cmp	w22, #0x8
  41a4d4:	b.cc	41a514 <ferror@plt+0x16c74>  // b.lo, b.ul, b.last
  41a4d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a4dc:	mov	w2, #0x5                   	// #5
  41a4e0:	mov	x0, xzr
  41a4e4:	add	x1, x1, #0x472
  41a4e8:	bl	403700 <dcgettext@plt>
  41a4ec:	mov	w1, w22
  41a4f0:	bl	431394 <warn@@Base>
  41a4f4:	b	41a52c <ferror@plt+0x16c8c>
  41a4f8:	cmp	x0, x28
  41a4fc:	b.cs	41a510 <ferror@plt+0x16c70>  // b.hs, b.nlast
  41a500:	sub	w1, w28, w0
  41a504:	sub	w8, w1, #0x1
  41a508:	cmp	w8, #0x7
  41a50c:	b.ls	41a4c0 <ferror@plt+0x16c20>  // b.plast
  41a510:	mov	x22, xzr
  41a514:	ldr	x9, [sp, #88]
  41a518:	mov	w10, #0x88                  	// #136
  41a51c:	mov	w8, w20
  41a520:	madd	x9, x26, x10, x9
  41a524:	add	x9, x9, w22, uxtw #3
  41a528:	str	x8, [x9, #72]
  41a52c:	add	x24, x24, #0x4
  41a530:	cmp	x21, x24
  41a534:	b.ne	41a448 <ferror@plt+0x16ba8>  // b.any
  41a538:	ldr	x24, [sp, #64]
  41a53c:	cbz	w19, 41a564 <ferror@plt+0x16cc4>
  41a540:	mov	w0, #0xa                   	// #10
  41a544:	bl	403800 <putchar@plt>
  41a548:	b	41a564 <ferror@plt+0x16cc4>
  41a54c:	cmp	x22, x28
  41a550:	b.cs	41a564 <ferror@plt+0x16cc4>  // b.hs, b.nlast
  41a554:	sub	w1, w28, w22
  41a558:	sub	w8, w1, #0x1
  41a55c:	cmp	w8, #0x7
  41a560:	b.ls	41a3cc <ferror@plt+0x16b2c>  // b.plast
  41a564:	ldr	x8, [sp, #72]
  41a568:	add	w25, w25, #0x1
  41a56c:	mov	x22, x23
  41a570:	mov	x0, x24
  41a574:	cmp	w25, w8
  41a578:	b.ne	41a39c <ferror@plt+0x16afc>  // b.any
  41a57c:	cbz	w19, 41a588 <ferror@plt+0x16ce8>
  41a580:	mov	w0, #0xa                   	// #10
  41a584:	bl	403800 <putchar@plt>
  41a588:	mov	w0, #0x1                   	// #1
  41a58c:	b	419a08 <ferror@plt+0x16168>
  41a590:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a594:	add	x1, x1, #0x3ae
  41a598:	mov	w2, #0x5                   	// #5
  41a59c:	mov	x0, xzr
  41a5a0:	bl	403700 <dcgettext@plt>
  41a5a4:	ldr	x2, [sp, #64]
  41a5a8:	mov	w1, w26
  41a5ac:	b	41a5cc <ferror@plt+0x16d2c>
  41a5b0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a5b4:	add	x1, x1, #0x420
  41a5b8:	mov	w2, #0x5                   	// #5
  41a5bc:	mov	x0, xzr
  41a5c0:	bl	403700 <dcgettext@plt>
  41a5c4:	ldr	w2, [sp, #84]
  41a5c8:	mov	w1, w26
  41a5cc:	bl	431394 <warn@@Base>
  41a5d0:	b	419a04 <ferror@plt+0x16164>
  41a5d4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a5d8:	add	x1, x1, #0x3e9
  41a5dc:	mov	w2, #0x5                   	// #5
  41a5e0:	mov	x0, xzr
  41a5e4:	bl	403700 <dcgettext@plt>
  41a5e8:	mov	x1, x23
  41a5ec:	b	419a00 <ferror@plt+0x16160>
  41a5f0:	stp	x29, x30, [sp, #-32]!
  41a5f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41a5f8:	ldr	w8, [x8, #620]
  41a5fc:	str	x19, [sp, #16]
  41a600:	mov	x19, x0
  41a604:	mov	x29, sp
  41a608:	cbz	w1, 41a624 <ferror@plt+0x16d84>
  41a60c:	cbz	w8, 41a654 <ferror@plt+0x16db4>
  41a610:	ldr	x8, [x19, #24]
  41a614:	cbz	x8, 41a654 <ferror@plt+0x16db4>
  41a618:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a61c:	add	x1, x1, #0x4c8
  41a620:	b	41a638 <ferror@plt+0x16d98>
  41a624:	cbz	w8, 41a660 <ferror@plt+0x16dc0>
  41a628:	ldr	x8, [x19, #24]
  41a62c:	cbz	x8, 41a660 <ferror@plt+0x16dc0>
  41a630:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a634:	add	x1, x1, #0x531
  41a638:	mov	w2, #0x5                   	// #5
  41a63c:	mov	x0, xzr
  41a640:	bl	403700 <dcgettext@plt>
  41a644:	ldp	x1, x2, [x19, #16]
  41a648:	ldr	x19, [sp, #16]
  41a64c:	ldp	x29, x30, [sp], #32
  41a650:	b	4037a0 <printf@plt>
  41a654:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a658:	add	x1, x1, #0x505
  41a65c:	b	41a668 <ferror@plt+0x16dc8>
  41a660:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a664:	add	x1, x1, #0x560
  41a668:	mov	w2, #0x5                   	// #5
  41a66c:	mov	x0, xzr
  41a670:	bl	403700 <dcgettext@plt>
  41a674:	ldr	x1, [x19, #16]
  41a678:	ldr	x19, [sp, #16]
  41a67c:	ldp	x29, x30, [sp], #32
  41a680:	b	4037a0 <printf@plt>
  41a684:	stp	x29, x30, [sp, #-48]!
  41a688:	stp	x20, x19, [sp, #32]
  41a68c:	mov	x19, x2
  41a690:	mov	x20, x1
  41a694:	str	x21, [sp, #16]
  41a698:	mov	x29, sp
  41a69c:	cbz	x0, 41a6d4 <ferror@plt+0x16e34>
  41a6a0:	adrp	x2, 43b000 <warn@@Base+0x9c6c>
  41a6a4:	mov	x3, x0
  41a6a8:	add	x2, x2, #0x716
  41a6ac:	mov	w1, #0x40                  	// #64
  41a6b0:	mov	x0, x19
  41a6b4:	mov	w21, #0x40                  	// #64
  41a6b8:	bl	403150 <snprintf@plt>
  41a6bc:	add	x8, x19, w0, sxtw
  41a6c0:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41a6c4:	sub	w1, w21, w0
  41a6c8:	add	x2, x2, #0xd83
  41a6cc:	mov	x0, x8
  41a6d0:	b	41a6e4 <ferror@plt+0x16e44>
  41a6d4:	adrp	x2, 43b000 <warn@@Base+0x9c6c>
  41a6d8:	add	x2, x2, #0x716
  41a6dc:	mov	w1, #0x40                  	// #64
  41a6e0:	mov	x0, x19
  41a6e4:	mov	x3, x20
  41a6e8:	bl	403150 <snprintf@plt>
  41a6ec:	mov	x0, x19
  41a6f0:	ldp	x20, x19, [sp, #32]
  41a6f4:	ldr	x21, [sp, #16]
  41a6f8:	ldp	x29, x30, [sp], #48
  41a6fc:	ret
  41a700:	stp	x29, x30, [sp, #-32]!
  41a704:	sub	w8, w0, #0x1
  41a708:	cmp	w8, #0x8
  41a70c:	str	x19, [sp, #16]
  41a710:	mov	x29, sp
  41a714:	b.cs	41a728 <ferror@plt+0x16e88>  // b.hs, b.nlast
  41a718:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  41a71c:	add	x9, x9, #0xf78
  41a720:	ldr	x0, [x9, w8, sxtw #3]
  41a724:	b	41a74c <ferror@plt+0x16eac>
  41a728:	adrp	x19, 458000 <_bfd_std_section+0x110>
  41a72c:	add	x19, x19, #0x574
  41a730:	adrp	x2, 43d000 <warn@@Base+0xbc6c>
  41a734:	mov	w3, w0
  41a738:	add	x2, x2, #0x6cb
  41a73c:	mov	w1, #0x10                  	// #16
  41a740:	mov	x0, x19
  41a744:	bl	403150 <snprintf@plt>
  41a748:	mov	x0, x19
  41a74c:	ldr	x19, [sp, #16]
  41a750:	ldp	x29, x30, [sp], #32
  41a754:	ret
  41a758:	stp	x29, x30, [sp, #-96]!
  41a75c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41a760:	ldr	x8, [x8, #1416]
  41a764:	str	x27, [sp, #16]
  41a768:	stp	x26, x25, [sp, #32]
  41a76c:	stp	x24, x23, [sp, #48]
  41a770:	stp	x22, x21, [sp, #64]
  41a774:	stp	x20, x19, [sp, #80]
  41a778:	mov	x29, sp
  41a77c:	cbnz	x8, 41a9d0 <ferror@plt+0x17130>
  41a780:	mov	x19, x1
  41a784:	mov	x20, x0
  41a788:	cmp	x0, x1
  41a78c:	b.cs	41a9b8 <ferror@plt+0x17118>  // b.hs, b.nlast
  41a790:	adrp	x24, 43a000 <warn@@Base+0x8c6c>
  41a794:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  41a798:	adrp	x27, 458000 <_bfd_std_section+0x110>
  41a79c:	add	x24, x24, #0xc61
  41a7a0:	add	x25, x25, #0xc72
  41a7a4:	adrp	x26, 458000 <_bfd_std_section+0x110>
  41a7a8:	add	x27, x27, #0x588
  41a7ac:	add	x3, x29, #0x1c
  41a7b0:	add	x4, x29, #0x18
  41a7b4:	mov	x0, x20
  41a7b8:	mov	x1, x19
  41a7bc:	mov	w2, wzr
  41a7c0:	bl	40abec <ferror@plt+0x734c>
  41a7c4:	ldp	w8, w9, [x29, #24]
  41a7c8:	mov	x21, x0
  41a7cc:	mov	x1, x24
  41a7d0:	add	x20, x20, x9
  41a7d4:	tbnz	w8, #0, 41a7e0 <ferror@plt+0x16f40>
  41a7d8:	mov	x1, x25
  41a7dc:	tbz	w8, #1, 41a7f0 <ferror@plt+0x16f50>
  41a7e0:	mov	w2, #0x5                   	// #5
  41a7e4:	mov	x0, xzr
  41a7e8:	bl	403700 <dcgettext@plt>
  41a7ec:	bl	4312d0 <error@@Base>
  41a7f0:	cmp	x20, x19
  41a7f4:	b.eq	41a9d0 <ferror@plt+0x17130>  // b.none
  41a7f8:	cbz	x21, 41a9d4 <ferror@plt+0x17134>
  41a7fc:	add	x3, x29, #0x1c
  41a800:	add	x4, x29, #0x18
  41a804:	mov	x0, x20
  41a808:	mov	x1, x19
  41a80c:	mov	w2, wzr
  41a810:	bl	40abec <ferror@plt+0x734c>
  41a814:	ldp	w8, w9, [x29, #24]
  41a818:	mov	x22, x0
  41a81c:	mov	x1, x24
  41a820:	add	x20, x20, x9
  41a824:	tbnz	w8, #0, 41a830 <ferror@plt+0x16f90>
  41a828:	mov	x1, x25
  41a82c:	tbz	w8, #1, 41a840 <ferror@plt+0x16fa0>
  41a830:	mov	w2, #0x5                   	// #5
  41a834:	mov	x0, xzr
  41a838:	bl	403700 <dcgettext@plt>
  41a83c:	bl	4312d0 <error@@Base>
  41a840:	cmp	x20, x19
  41a844:	b.eq	41a9d0 <ferror@plt+0x17130>  // b.none
  41a848:	ldrb	w23, [x20], #1
  41a84c:	mov	w0, #0x30                  	// #48
  41a850:	bl	4031c0 <malloc@plt>
  41a854:	cbz	x0, 41a884 <ferror@plt+0x16fe4>
  41a858:	ldr	x8, [x26, #2464]
  41a85c:	ldr	x9, [x27]
  41a860:	stp	x21, x22, [x0]
  41a864:	str	w23, [x0, #16]
  41a868:	add	x8, x8, #0x28
  41a86c:	cmp	x9, #0x0
  41a870:	csel	x8, x27, x8, eq  // eq = none
  41a874:	stp	xzr, xzr, [x0, #32]
  41a878:	str	xzr, [x0, #24]
  41a87c:	str	x0, [x8]
  41a880:	str	x0, [x26, #2464]
  41a884:	add	x3, x29, #0x1c
  41a888:	add	x4, x29, #0x18
  41a88c:	mov	x0, x20
  41a890:	mov	x1, x19
  41a894:	mov	w2, wzr
  41a898:	bl	40abec <ferror@plt+0x734c>
  41a89c:	ldp	w8, w9, [x29, #24]
  41a8a0:	mov	x21, x0
  41a8a4:	mov	x1, x24
  41a8a8:	add	x20, x20, x9
  41a8ac:	tbnz	w8, #0, 41a8b8 <ferror@plt+0x17018>
  41a8b0:	mov	x1, x25
  41a8b4:	tbz	w8, #1, 41a8c8 <ferror@plt+0x17028>
  41a8b8:	mov	w2, #0x5                   	// #5
  41a8bc:	mov	x0, xzr
  41a8c0:	bl	403700 <dcgettext@plt>
  41a8c4:	bl	4312d0 <error@@Base>
  41a8c8:	cmp	x20, x19
  41a8cc:	b.eq	41a9b8 <ferror@plt+0x17118>  // b.none
  41a8d0:	add	x3, x29, #0x1c
  41a8d4:	add	x4, x29, #0x18
  41a8d8:	mov	x0, x20
  41a8dc:	mov	x1, x19
  41a8e0:	mov	w2, wzr
  41a8e4:	bl	40abec <ferror@plt+0x734c>
  41a8e8:	ldp	w8, w9, [x29, #24]
  41a8ec:	mov	x22, x0
  41a8f0:	mov	x1, x24
  41a8f4:	add	x20, x20, x9
  41a8f8:	tbnz	w8, #0, 41a904 <ferror@plt+0x17064>
  41a8fc:	mov	x1, x25
  41a900:	tbz	w8, #1, 41a914 <ferror@plt+0x17074>
  41a904:	mov	w2, #0x5                   	// #5
  41a908:	mov	x0, xzr
  41a90c:	bl	403700 <dcgettext@plt>
  41a910:	bl	4312d0 <error@@Base>
  41a914:	cmp	x20, x19
  41a918:	b.eq	41a9b8 <ferror@plt+0x17118>  // b.none
  41a91c:	cmp	x22, #0x21
  41a920:	b.ne	41a974 <ferror@plt+0x170d4>  // b.any
  41a924:	add	x3, x29, #0x1c
  41a928:	add	x4, x29, #0x18
  41a92c:	mov	w2, #0x1                   	// #1
  41a930:	mov	x0, x20
  41a934:	mov	x1, x19
  41a938:	bl	40abec <ferror@plt+0x734c>
  41a93c:	ldp	w8, w9, [x29, #24]
  41a940:	mov	x23, x0
  41a944:	mov	x1, x24
  41a948:	add	x20, x20, x9
  41a94c:	tbnz	w8, #0, 41a958 <ferror@plt+0x170b8>
  41a950:	mov	x1, x25
  41a954:	tbz	w8, #1, 41a968 <ferror@plt+0x170c8>
  41a958:	mov	w2, #0x5                   	// #5
  41a95c:	mov	x0, xzr
  41a960:	bl	403700 <dcgettext@plt>
  41a964:	bl	4312d0 <error@@Base>
  41a968:	cmp	x20, x19
  41a96c:	b.ne	41a978 <ferror@plt+0x170d8>  // b.any
  41a970:	b	41a9b8 <ferror@plt+0x17118>
  41a974:	mov	x23, #0xffffffffffffffff    	// #-1
  41a978:	mov	w0, #0x20                  	// #32
  41a97c:	bl	4031c0 <malloc@plt>
  41a980:	cbz	x0, 41a9ac <ferror@plt+0x1710c>
  41a984:	ldr	x8, [x26, #2464]
  41a988:	stp	x21, x22, [x0]
  41a98c:	stp	x23, xzr, [x0, #16]
  41a990:	mov	x9, x8
  41a994:	ldr	x10, [x9, #24]!
  41a998:	cbz	x10, 41a9a4 <ferror@plt+0x17104>
  41a99c:	ldr	x9, [x8, #32]
  41a9a0:	add	x9, x9, #0x18
  41a9a4:	str	x0, [x9]
  41a9a8:	str	x0, [x8, #32]
  41a9ac:	cbnz	x21, 41a884 <ferror@plt+0x16fe4>
  41a9b0:	cmp	x20, x19
  41a9b4:	b.cc	41a7ac <ferror@plt+0x16f0c>  // b.lo, b.ul, b.last
  41a9b8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41a9bc:	add	x1, x1, #0xc36
  41a9c0:	mov	w2, #0x5                   	// #5
  41a9c4:	mov	x0, xzr
  41a9c8:	bl	403700 <dcgettext@plt>
  41a9cc:	bl	4312d0 <error@@Base>
  41a9d0:	mov	x20, xzr
  41a9d4:	mov	x0, x20
  41a9d8:	ldp	x20, x19, [sp, #80]
  41a9dc:	ldp	x22, x21, [sp, #64]
  41a9e0:	ldp	x24, x23, [sp, #48]
  41a9e4:	ldp	x26, x25, [sp, #32]
  41a9e8:	ldr	x27, [sp, #16]
  41a9ec:	ldp	x29, x30, [sp], #96
  41a9f0:	ret
  41a9f4:	stp	x29, x30, [sp, #-32]!
  41a9f8:	stp	x20, x19, [sp, #16]
  41a9fc:	mov	x29, sp
  41aa00:	mov	x19, x0
  41aa04:	bl	432c80 <warn@@Base+0x18ec>
  41aa08:	mov	x20, x0
  41aa0c:	cbnz	x0, 41aa58 <ferror@plt+0x171b8>
  41aa10:	mov	x8, #0xffffffffffffbf80    	// #-16512
  41aa14:	add	x8, x19, x8
  41aa18:	adrp	x9, 43a000 <warn@@Base+0x8c6c>
  41aa1c:	lsr	x8, x8, #7
  41aa20:	adrp	x10, 43a000 <warn@@Base+0x8c6c>
  41aa24:	add	x9, x9, #0xc9c
  41aa28:	add	x10, x10, #0xc87
  41aa2c:	cmp	x8, #0x17f
  41aa30:	csel	x1, x10, x9, cc  // cc = lo, ul, last
  41aa34:	mov	w2, #0x5                   	// #5
  41aa38:	bl	403700 <dcgettext@plt>
  41aa3c:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41aa40:	add	x20, x20, #0x9a8
  41aa44:	mov	x2, x0
  41aa48:	mov	w1, #0x64                  	// #100
  41aa4c:	mov	x0, x20
  41aa50:	mov	x3, x19
  41aa54:	bl	403150 <snprintf@plt>
  41aa58:	mov	x0, x20
  41aa5c:	ldp	x20, x19, [sp, #16]
  41aa60:	ldp	x29, x30, [sp], #32
  41aa64:	ret
  41aa68:	sub	sp, sp, #0x50
  41aa6c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41aa70:	ldrsw	x9, [x8, #1436]
  41aa74:	adrp	x10, 458000 <_bfd_std_section+0x110>
  41aa78:	add	x10, x10, #0x5a0
  41aa7c:	stp	x20, x19, [sp, #64]
  41aa80:	add	w11, w9, #0x1
  41aa84:	mov	x20, x1
  41aa88:	add	x19, x10, x9, lsl #6
  41aa8c:	and	w9, w11, #0xf
  41aa90:	stp	x29, x30, [sp, #32]
  41aa94:	str	x21, [sp, #48]
  41aa98:	add	x29, sp, #0x20
  41aa9c:	str	w9, [x8, #1436]
  41aaa0:	cbz	w2, 41aadc <ferror@plt+0x1723c>
  41aaa4:	mov	w21, w2
  41aaa8:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41aaac:	add	x2, x2, #0xc21
  41aab0:	mov	w1, #0x40                  	// #64
  41aab4:	mov	x0, x19
  41aab8:	mov	x3, x20
  41aabc:	bl	403150 <snprintf@plt>
  41aac0:	cmp	w21, #0x8
  41aac4:	mov	w8, #0x8                   	// #8
  41aac8:	csel	w8, w21, w8, cc  // cc = lo, ul, last
  41aacc:	mov	w9, #0x10                  	// #16
  41aad0:	sub	w8, w9, w8, lsl #1
  41aad4:	add	x19, x19, x8
  41aad8:	b	41ab2c <ferror@plt+0x1728c>
  41aadc:	mov	x3, x0
  41aae0:	cbz	x0, 41ab00 <ferror@plt+0x17260>
  41aae4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41aae8:	adrp	x2, 43e000 <warn@@Base+0xcc6c>
  41aaec:	add	x1, x1, #0xc2a
  41aaf0:	add	x2, x2, #0xde0
  41aaf4:	mov	x0, sp
  41aaf8:	bl	403090 <sprintf@plt>
  41aafc:	b	41ab18 <ferror@plt+0x17278>
  41ab00:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ab04:	adrp	x2, 43e000 <warn@@Base+0xcc6c>
  41ab08:	add	x1, x1, #0xc31
  41ab0c:	add	x2, x2, #0xde0
  41ab10:	mov	x0, sp
  41ab14:	bl	403090 <sprintf@plt>
  41ab18:	mov	x2, sp
  41ab1c:	mov	w1, #0x40                  	// #64
  41ab20:	mov	x0, x19
  41ab24:	mov	x3, x20
  41ab28:	bl	403150 <snprintf@plt>
  41ab2c:	mov	x0, x19
  41ab30:	ldp	x20, x19, [sp, #64]
  41ab34:	ldr	x21, [sp, #48]
  41ab38:	ldp	x29, x30, [sp, #32]
  41ab3c:	add	sp, sp, #0x50
  41ab40:	ret
  41ab44:	stp	x29, x30, [sp, #-32]!
  41ab48:	stp	x20, x19, [sp, #16]
  41ab4c:	mov	x29, sp
  41ab50:	cbz	x0, 41ab70 <ferror@plt+0x172d0>
  41ab54:	mov	w8, #0x2001                	// #8193
  41ab58:	mov	x19, x0
  41ab5c:	cmp	x0, x8
  41ab60:	b.ne	41ab7c <ferror@plt+0x172dc>  // b.any
  41ab64:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  41ab68:	add	x20, x20, #0xccd
  41ab6c:	b	41abb8 <ferror@plt+0x17318>
  41ab70:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  41ab74:	add	x20, x20, #0xcbe
  41ab78:	b	41abb8 <ferror@plt+0x17318>
  41ab7c:	mov	w0, w19
  41ab80:	bl	43342c <warn@@Base+0x2098>
  41ab84:	mov	x20, x0
  41ab88:	cbnz	x0, 41abb8 <ferror@plt+0x17318>
  41ab8c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ab90:	add	x1, x1, #0xcf5
  41ab94:	mov	w2, #0x5                   	// #5
  41ab98:	bl	403700 <dcgettext@plt>
  41ab9c:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41aba0:	add	x20, x20, #0xa0c
  41aba4:	mov	x2, x0
  41aba8:	mov	w1, #0x64                  	// #100
  41abac:	mov	x0, x20
  41abb0:	mov	x3, x19
  41abb4:	bl	403150 <snprintf@plt>
  41abb8:	mov	x0, x20
  41abbc:	ldp	x20, x19, [sp, #16]
  41abc0:	ldp	x29, x30, [sp], #32
  41abc4:	ret
  41abc8:	sub	sp, sp, #0x160
  41abcc:	stp	x29, x30, [sp, #256]
  41abd0:	stp	x20, x19, [sp, #336]
  41abd4:	add	x29, sp, #0x100
  41abd8:	mov	x19, x4
  41abdc:	cmp	x4, x5
  41abe0:	stp	x28, x27, [sp, #272]
  41abe4:	stp	x26, x25, [sp, #288]
  41abe8:	stp	x24, x23, [sp, #304]
  41abec:	stp	x22, x21, [sp, #320]
  41abf0:	stur	xzr, [x29, #-16]
  41abf4:	b.hi	41ac20 <ferror@plt+0x17380>  // b.pmore
  41abf8:	mov	x22, x7
  41abfc:	mov	x28, x6
  41ac00:	mov	x20, x5
  41ac04:	mov	x24, x2
  41ac08:	mov	x27, x1
  41ac0c:	mov	x26, x0
  41ac10:	cmp	x1, #0x19
  41ac14:	b.eq	41ac60 <ferror@plt+0x173c0>  // b.none
  41ac18:	cmp	x19, x20
  41ac1c:	b.ne	41ac60 <ferror@plt+0x173c0>  // b.any
  41ac20:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ac24:	add	x1, x1, #0xd0b
  41ac28:	mov	w2, #0x5                   	// #5
  41ac2c:	mov	x0, xzr
  41ac30:	bl	403700 <dcgettext@plt>
  41ac34:	bl	431394 <warn@@Base>
  41ac38:	mov	x21, x19
  41ac3c:	mov	x0, x21
  41ac40:	ldp	x20, x19, [sp, #336]
  41ac44:	ldp	x22, x21, [sp, #320]
  41ac48:	ldp	x24, x23, [sp, #304]
  41ac4c:	ldp	x26, x25, [sp, #288]
  41ac50:	ldp	x28, x27, [sp, #272]
  41ac54:	ldp	x29, x30, [sp, #256]
  41ac58:	add	sp, sp, #0x160
  41ac5c:	ret
  41ac60:	ldr	w8, [x29, #152]
  41ac64:	ldr	x23, [x29, #128]
  41ac68:	ldr	w12, [x29, #120]
  41ac6c:	ldr	x13, [x29, #112]
  41ac70:	str	w8, [sp, #108]
  41ac74:	ldrb	w8, [x29, #144]
  41ac78:	sub	x25, x27, #0x1
  41ac7c:	cmp	x25, #0x1e
  41ac80:	str	x3, [sp, #96]
  41ac84:	str	w8, [sp, #120]
  41ac88:	ldr	x8, [x29, #136]
  41ac8c:	stur	w12, [x29, #-116]
  41ac90:	stur	x13, [x29, #-112]
  41ac94:	str	x8, [sp, #112]
  41ac98:	ldr	w8, [x29, #104]
  41ac9c:	stur	w8, [x29, #-120]
  41aca0:	ldr	x8, [x29, #96]
  41aca4:	str	x8, [sp, #128]
  41aca8:	b.hi	41acdc <ferror@plt+0x1743c>  // b.pmore
  41acac:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  41acb0:	add	x8, x8, #0xe14
  41acb4:	adr	x9, 41acc8 <ferror@plt+0x17428>
  41acb8:	ldrh	w10, [x8, x25, lsl #1]
  41acbc:	add	x9, x9, x10, lsl #2
  41acc0:	mov	x21, x19
  41acc4:	br	x9
  41acc8:	add	x21, x19, #0x1
  41accc:	cmp	x21, x20
  41acd0:	b.cs	41ade0 <ferror@plt+0x17540>  // b.hs, b.nlast
  41acd4:	mov	w1, #0x1                   	// #1
  41acd8:	b	41ae00 <ferror@plt+0x17560>
  41acdc:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  41ace0:	add	x8, x27, x8
  41ace4:	cmp	x8, #0x2
  41ace8:	b.cc	41ad4c <ferror@plt+0x174ac>  // b.lo, b.ul, b.last
  41acec:	mov	x8, #0xffffffffffffe0e0    	// #-7968
  41acf0:	add	x8, x27, x8
  41acf4:	cmp	x8, #0x2
  41acf8:	mov	x21, x19
  41acfc:	b.cs	41ae6c <ferror@plt+0x175cc>  // b.hs, b.nlast
  41ad00:	ldr	x9, [sp, #128]
  41ad04:	and	x3, x9, #0xffffffff
  41ad08:	cmp	x3, #0x9
  41ad0c:	b.cc	41ad88 <ferror@plt+0x174e8>  // b.lo, b.ul, b.last
  41ad10:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ad14:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41ad18:	add	x1, x1, #0x1b5
  41ad1c:	add	x2, x2, #0x1fd
  41ad20:	mov	w4, #0x5                   	// #5
  41ad24:	mov	x0, xzr
  41ad28:	bl	4035d0 <dcngettext@plt>
  41ad2c:	mov	w2, #0x8                   	// #8
  41ad30:	ldr	x1, [sp, #128]
  41ad34:	mov	w21, #0x8                   	// #8
  41ad38:	bl	4312d0 <error@@Base>
  41ad3c:	ldur	x13, [x29, #-112]
  41ad40:	ldur	w12, [x29, #-116]
  41ad44:	ldr	x9, [sp, #128]
  41ad48:	b	41ad8c <ferror@plt+0x174ec>
  41ad4c:	sub	x3, x29, #0x58
  41ad50:	sub	x4, x29, #0x18
  41ad54:	mov	x0, x19
  41ad58:	mov	x1, x20
  41ad5c:	mov	w2, wzr
  41ad60:	bl	40abec <ferror@plt+0x734c>
  41ad64:	ldur	w9, [x29, #-88]
  41ad68:	ldur	w8, [x29, #-24]
  41ad6c:	stur	x0, [x29, #-16]
  41ad70:	add	x21, x19, x9
  41ad74:	tbnz	w8, #0, 41ae20 <ferror@plt+0x17580>
  41ad78:	tbz	w8, #1, 41ae38 <ferror@plt+0x17598>
  41ad7c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ad80:	add	x1, x1, #0xc72
  41ad84:	b	41ae28 <ferror@plt+0x17588>
  41ad88:	mov	w21, w9
  41ad8c:	add	x8, x19, w21, uxtw
  41ad90:	cmp	x8, x20
  41ad94:	b.cc	41ada4 <ferror@plt+0x17504>  // b.lo, b.ul, b.last
  41ad98:	cmp	x19, x20
  41ad9c:	b.cs	41adb0 <ferror@plt+0x17510>  // b.hs, b.nlast
  41ada0:	sub	w21, w20, w19
  41ada4:	sub	w8, w21, #0x1
  41ada8:	cmp	w8, #0x7
  41adac:	b.ls	41ae44 <ferror@plt+0x175a4>  // b.plast
  41adb0:	mov	x0, xzr
  41adb4:	b	41ae64 <ferror@plt+0x175c4>
  41adb8:	add	x21, x19, #0x4
  41adbc:	cmp	x21, x20
  41adc0:	b.cs	41ade0 <ferror@plt+0x17540>  // b.hs, b.nlast
  41adc4:	mov	w1, #0x4                   	// #4
  41adc8:	b	41ae00 <ferror@plt+0x17560>
  41adcc:	add	x21, x19, #0x2
  41add0:	cmp	x21, x20
  41add4:	b.cs	41ade0 <ferror@plt+0x17540>  // b.hs, b.nlast
  41add8:	mov	w1, #0x2                   	// #2
  41addc:	b	41ae00 <ferror@plt+0x17560>
  41ade0:	cmp	x19, x20
  41ade4:	b.cs	41adf8 <ferror@plt+0x17558>  // b.hs, b.nlast
  41ade8:	sub	w1, w20, w19
  41adec:	sub	w8, w1, #0x1
  41adf0:	cmp	w8, #0x7
  41adf4:	b.ls	41ae00 <ferror@plt+0x17560>  // b.plast
  41adf8:	mov	x0, xzr
  41adfc:	b	41ae18 <ferror@plt+0x17578>
  41ae00:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41ae04:	ldr	x8, [x8, #696]
  41ae08:	mov	x0, x19
  41ae0c:	blr	x8
  41ae10:	ldur	x13, [x29, #-112]
  41ae14:	ldur	w12, [x29, #-116]
  41ae18:	stur	x0, [x29, #-16]
  41ae1c:	b	41ae6c <ferror@plt+0x175cc>
  41ae20:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ae24:	add	x1, x1, #0xc61
  41ae28:	mov	w2, #0x5                   	// #5
  41ae2c:	mov	x0, xzr
  41ae30:	bl	403700 <dcgettext@plt>
  41ae34:	bl	4312d0 <error@@Base>
  41ae38:	ldur	w12, [x29, #-116]
  41ae3c:	ldur	x13, [x29, #-112]
  41ae40:	b	41ae6c <ferror@plt+0x175cc>
  41ae44:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41ae48:	ldr	x8, [x8, #696]
  41ae4c:	mov	x0, x19
  41ae50:	mov	w1, w21
  41ae54:	blr	x8
  41ae58:	ldur	x13, [x29, #-112]
  41ae5c:	ldur	w12, [x29, #-116]
  41ae60:	ldr	x9, [sp, #128]
  41ae64:	stur	x0, [x29, #-16]
  41ae68:	add	x21, x19, x9
  41ae6c:	mov	w8, #0x1f00                	// #7936
  41ae70:	cmp	x27, x8
  41ae74:	b.gt	41aeb4 <ferror@plt+0x17614>
  41ae78:	cmp	x25, #0x20
  41ae7c:	b.hi	41b650 <ferror@plt+0x17db0>  // b.pmore
  41ae80:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  41ae84:	add	x8, x8, #0xe52
  41ae88:	adr	x9, 41ae9c <ferror@plt+0x175fc>
  41ae8c:	ldrh	w10, [x8, x25, lsl #1]
  41ae90:	add	x9, x9, x10, lsl #2
  41ae94:	mov	x25, xzr
  41ae98:	br	x9
  41ae9c:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41aea0:	ldur	x8, [x29, #-16]
  41aea4:	ldr	w9, [sp, #120]
  41aea8:	add	x1, x8, x28
  41aeac:	and	w24, w9, #0xff
  41aeb0:	b	41b9e4 <ferror@plt+0x18144>
  41aeb4:	mov	w8, #0x1f1f                	// #7967
  41aeb8:	cmp	x27, x8
  41aebc:	b.gt	41af08 <ferror@plt+0x17668>
  41aec0:	mov	w8, #0x1f01                	// #7937
  41aec4:	cmp	x27, x8
  41aec8:	b.eq	41b3f0 <ferror@plt+0x17b50>  // b.none
  41aecc:	mov	w8, #0x1f02                	// #7938
  41aed0:	cmp	x27, x8
  41aed4:	b.ne	41b650 <ferror@plt+0x17db0>  // b.any
  41aed8:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41aedc:	ldr	x0, [x23, #16]
  41aee0:	mov	w1, #0x2e                  	// #46
  41aee4:	bl	4033a0 <strrchr@plt>
  41aee8:	cbz	x0, 41c540 <ferror@plt+0x18ca0>
  41aeec:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  41aef0:	add	x1, x1, #0x504
  41aef4:	bl	4034b0 <strcmp@plt>
  41aef8:	cmp	w0, #0x0
  41aefc:	cset	w8, eq  // eq = none
  41af00:	str	w8, [sp, #88]
  41af04:	b	41c544 <ferror@plt+0x18ca4>
  41af08:	mov	w8, #0x1f20                	// #7968
  41af0c:	cmp	x27, x8
  41af10:	b.eq	41b4a8 <ferror@plt+0x17c08>  // b.none
  41af14:	mov	w8, #0x1f21                	// #7969
  41af18:	cmp	x27, x8
  41af1c:	b.ne	41b650 <ferror@plt+0x17db0>  // b.any
  41af20:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41af24:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41af28:	add	x1, x1, #0xe16
  41af2c:	mov	w2, #0x5                   	// #5
  41af30:	mov	x0, xzr
  41af34:	bl	403700 <dcgettext@plt>
  41af38:	ldur	x1, [x29, #-16]
  41af3c:	ldr	w8, [sp, #120]
  41af40:	mov	x24, x0
  41af44:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41af48:	add	x0, x0, #0xb63
  41af4c:	mov	w2, wzr
  41af50:	and	w25, w8, #0xff
  41af54:	bl	41aa68 <ferror@plt+0x171c8>
  41af58:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41af5c:	ldr	w8, [x8, #620]
  41af60:	mov	x2, x0
  41af64:	str	w25, [sp, #88]
  41af68:	cbz	w8, 41c5a8 <ferror@plt+0x18d08>
  41af6c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41af70:	str	x22, [sp, #120]
  41af74:	mov	x22, x28
  41af78:	mov	x28, x23
  41af7c:	ldr	x23, [x8, #1272]
  41af80:	str	x2, [sp, #80]
  41af84:	cbz	x23, 41c7b4 <ferror@plt+0x18f14>
  41af88:	ldur	x25, [x29, #-16]
  41af8c:	str	x24, [sp, #72]
  41af90:	ldr	x1, [x23]
  41af94:	mov	w0, #0x2a                  	// #42
  41af98:	bl	4039f8 <ferror@plt+0x158>
  41af9c:	cbz	w0, 41afbc <ferror@plt+0x1771c>
  41afa0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  41afa4:	ldr	x8, [x8, #3704]
  41afa8:	cbz	x8, 41afbc <ferror@plt+0x1771c>
  41afac:	adrp	x9, 457000 <_sch_istable+0x1c50>
  41afb0:	ldr	x9, [x9, #3720]
  41afb4:	subs	x24, x9, x25
  41afb8:	b.hi	41cb10 <ferror@plt+0x19270>  // b.pmore
  41afbc:	ldr	x23, [x23, #16]
  41afc0:	cbnz	x23, 41af90 <ferror@plt+0x176f0>
  41afc4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41afc8:	add	x1, x1, #0x99a
  41afcc:	mov	w2, #0x5                   	// #5
  41afd0:	mov	x0, xzr
  41afd4:	bl	403700 <dcgettext@plt>
  41afd8:	mov	x24, x0
  41afdc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41afe0:	add	x0, x0, #0xb63
  41afe4:	mov	x1, x25
  41afe8:	mov	w2, wzr
  41afec:	bl	41aa68 <ferror@plt+0x171c8>
  41aff0:	mov	x1, x0
  41aff4:	mov	x0, x24
  41aff8:	bl	431394 <warn@@Base>
  41affc:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41b000:	add	x1, x1, #0x78a
  41b004:	mov	w2, #0x5                   	// #5
  41b008:	mov	x0, xzr
  41b00c:	bl	403700 <dcgettext@plt>
  41b010:	mov	x23, x28
  41b014:	mov	x28, x22
  41b018:	ldr	x22, [sp, #120]
  41b01c:	ldr	x24, [sp, #72]
  41b020:	b	41c7d4 <ferror@plt+0x18f34>
  41b024:	cbnz	w12, 41b7f8 <ferror@plt+0x17f58>
  41b028:	add	x8, x21, #0x8
  41b02c:	cmp	x8, x20
  41b030:	b.ls	41b798 <ferror@plt+0x17ef8>  // b.plast
  41b034:	mov	x1, xzr
  41b038:	stp	xzr, xzr, [x29, #-24]
  41b03c:	b	41b7ac <ferror@plt+0x17f0c>
  41b040:	sub	x3, x29, #0x58
  41b044:	sub	x4, x29, #0x18
  41b048:	mov	x0, x21
  41b04c:	mov	x1, x20
  41b050:	mov	w2, wzr
  41b054:	bl	40abec <ferror@plt+0x734c>
  41b058:	ldur	w9, [x29, #-88]
  41b05c:	ldur	w8, [x29, #-24]
  41b060:	stur	x0, [x29, #-16]
  41b064:	add	x25, x21, x9
  41b068:	tbnz	w8, #0, 41b198 <ferror@plt+0x178f8>
  41b06c:	tbz	w8, #1, 41b2fc <ferror@plt+0x17a5c>
  41b070:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b074:	add	x1, x1, #0xc72
  41b078:	b	41b1a0 <ferror@plt+0x17900>
  41b07c:	ldur	w8, [x29, #-120]
  41b080:	cmp	w8, #0x2
  41b084:	b.ne	41b4d8 <ferror@plt+0x17c38>  // b.any
  41b088:	and	x3, x22, #0xffffffff
  41b08c:	cmp	x3, #0x9
  41b090:	b.cc	41b6c4 <ferror@plt+0x17e24>  // b.lo, b.ul, b.last
  41b094:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b098:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41b09c:	add	x1, x1, #0x1b5
  41b0a0:	add	x2, x2, #0x1fd
  41b0a4:	mov	w4, #0x5                   	// #5
  41b0a8:	mov	x0, xzr
  41b0ac:	bl	4035d0 <dcngettext@plt>
  41b0b0:	mov	w2, #0x8                   	// #8
  41b0b4:	mov	w1, w22
  41b0b8:	mov	w21, #0x8                   	// #8
  41b0bc:	bl	4312d0 <error@@Base>
  41b0c0:	ldur	x13, [x29, #-112]
  41b0c4:	ldur	w12, [x29, #-116]
  41b0c8:	b	41b6c8 <ferror@plt+0x17e28>
  41b0cc:	sub	x3, x29, #0x58
  41b0d0:	sub	x4, x29, #0x18
  41b0d4:	mov	x0, x19
  41b0d8:	mov	x1, x20
  41b0dc:	mov	w2, wzr
  41b0e0:	mov	x27, x23
  41b0e4:	bl	40abec <ferror@plt+0x734c>
  41b0e8:	ldur	w8, [x29, #-24]
  41b0ec:	ldur	w23, [x29, #-88]
  41b0f0:	mov	x21, x0
  41b0f4:	tbnz	w8, #0, 41b530 <ferror@plt+0x17c90>
  41b0f8:	tbz	w8, #1, 41b548 <ferror@plt+0x17ca8>
  41b0fc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b100:	add	x1, x1, #0xc72
  41b104:	b	41b538 <ferror@plt+0x17c98>
  41b108:	and	x3, x22, #0xffffffff
  41b10c:	cmp	x3, #0x9
  41b110:	b.cc	41b5cc <ferror@plt+0x17d2c>  // b.lo, b.ul, b.last
  41b114:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b118:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41b11c:	add	x1, x1, #0x1b5
  41b120:	add	x2, x2, #0x1fd
  41b124:	mov	w4, #0x5                   	// #5
  41b128:	mov	x0, xzr
  41b12c:	bl	4035d0 <dcngettext@plt>
  41b130:	mov	w2, #0x8                   	// #8
  41b134:	mov	w1, w22
  41b138:	mov	w21, #0x8                   	// #8
  41b13c:	bl	4312d0 <error@@Base>
  41b140:	ldur	x13, [x29, #-112]
  41b144:	ldur	w12, [x29, #-116]
  41b148:	b	41b5d0 <ferror@plt+0x17d30>
  41b14c:	sub	x3, x29, #0x58
  41b150:	sub	x4, x29, #0x18
  41b154:	mov	w2, #0x1                   	// #1
  41b158:	mov	x0, x19
  41b15c:	mov	x1, x20
  41b160:	bl	40abec <ferror@plt+0x734c>
  41b164:	ldur	w9, [x29, #-88]
  41b168:	ldur	w8, [x29, #-24]
  41b16c:	mov	x24, x0
  41b170:	add	x21, x19, x9
  41b174:	tbnz	w8, #0, 41b5fc <ferror@plt+0x17d5c>
  41b178:	tbz	w8, #1, 41b614 <ferror@plt+0x17d74>
  41b17c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b180:	add	x1, x1, #0xc72
  41b184:	b	41b604 <ferror@plt+0x17d64>
  41b188:	mov	w8, #0x1                   	// #1
  41b18c:	mov	x21, x19
  41b190:	stur	x8, [x29, #-16]
  41b194:	b	41b620 <ferror@plt+0x17d80>
  41b198:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b19c:	add	x1, x1, #0xc61
  41b1a0:	mov	w2, #0x5                   	// #5
  41b1a4:	mov	x0, xzr
  41b1a8:	bl	403700 <dcgettext@plt>
  41b1ac:	bl	4312d0 <error@@Base>
  41b1b0:	b	41b2fc <ferror@plt+0x17a5c>
  41b1b4:	cbnz	w12, 41b944 <ferror@plt+0x180a4>
  41b1b8:	add	x8, x21, #0x8
  41b1bc:	cmp	x8, x20
  41b1c0:	b.ls	41b904 <ferror@plt+0x18064>  // b.plast
  41b1c4:	mov	x1, xzr
  41b1c8:	mov	x0, xzr
  41b1cc:	stp	xzr, xzr, [x29, #-24]
  41b1d0:	b	41b918 <ferror@plt+0x18078>
  41b1d4:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b1d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b1dc:	add	x1, x1, #0xda8
  41b1e0:	mov	w2, #0x5                   	// #5
  41b1e4:	mov	x0, xzr
  41b1e8:	bl	403700 <dcgettext@plt>
  41b1ec:	ldur	x1, [x29, #-16]
  41b1f0:	ldr	w8, [sp, #120]
  41b1f4:	str	x0, [sp, #88]
  41b1f8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b1fc:	add	x0, x0, #0xb63
  41b200:	mov	w2, wzr
  41b204:	and	w25, w8, #0xff
  41b208:	bl	41aa68 <ferror@plt+0x171c8>
  41b20c:	ldur	x8, [x29, #-16]
  41b210:	mov	x24, x0
  41b214:	mov	x0, x8
  41b218:	bl	41d09c <ferror@plt+0x197fc>
  41b21c:	b	41b29c <ferror@plt+0x179fc>
  41b220:	cbz	w12, 41b870 <ferror@plt+0x17fd0>
  41b224:	sub	x24, x20, x21
  41b228:	b	41b890 <ferror@plt+0x17ff0>
  41b22c:	add	x25, x21, #0x1
  41b230:	cmp	x25, x20
  41b234:	b.cs	41b2c8 <ferror@plt+0x17a28>  // b.hs, b.nlast
  41b238:	mov	w1, #0x1                   	// #1
  41b23c:	b	41b2e8 <ferror@plt+0x17a48>
  41b240:	add	x25, x21, #0x4
  41b244:	cmp	x25, x20
  41b248:	b.cs	41b2c8 <ferror@plt+0x17a28>  // b.hs, b.nlast
  41b24c:	mov	w1, #0x4                   	// #4
  41b250:	b	41b2e8 <ferror@plt+0x17a48>
  41b254:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b258:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b25c:	add	x1, x1, #0xdce
  41b260:	mov	w2, #0x5                   	// #5
  41b264:	mov	x0, xzr
  41b268:	bl	403700 <dcgettext@plt>
  41b26c:	ldur	x1, [x29, #-16]
  41b270:	ldr	w8, [sp, #120]
  41b274:	str	x0, [sp, #88]
  41b278:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b27c:	add	x0, x0, #0xb63
  41b280:	mov	w2, wzr
  41b284:	and	w25, w8, #0xff
  41b288:	bl	41aa68 <ferror@plt+0x171c8>
  41b28c:	ldur	x8, [x29, #-16]
  41b290:	mov	x24, x0
  41b294:	mov	x0, x8
  41b298:	bl	41d15c <ferror@plt+0x198bc>
  41b29c:	mov	x3, x0
  41b2a0:	ldr	x0, [sp, #88]
  41b2a4:	mov	w1, w25
  41b2a8:	mov	x2, x24
  41b2ac:	bl	4037a0 <printf@plt>
  41b2b0:	b	41ba08 <ferror@plt+0x18168>
  41b2b4:	add	x25, x21, #0x2
  41b2b8:	cmp	x25, x20
  41b2bc:	b.cs	41b2c8 <ferror@plt+0x17a28>  // b.hs, b.nlast
  41b2c0:	mov	w1, #0x2                   	// #2
  41b2c4:	b	41b2e8 <ferror@plt+0x17a48>
  41b2c8:	cmp	x21, x20
  41b2cc:	b.cs	41b2e0 <ferror@plt+0x17a40>  // b.hs, b.nlast
  41b2d0:	sub	w1, w20, w21
  41b2d4:	sub	w8, w1, #0x1
  41b2d8:	cmp	w8, #0x7
  41b2dc:	b.ls	41b2e8 <ferror@plt+0x17a48>  // b.plast
  41b2e0:	mov	x0, xzr
  41b2e4:	b	41b2f8 <ferror@plt+0x17a58>
  41b2e8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b2ec:	ldr	x8, [x8, #696]
  41b2f0:	mov	x0, x21
  41b2f4:	blr	x8
  41b2f8:	stur	x0, [x29, #-16]
  41b2fc:	cmp	x25, x20
  41b300:	b.cs	41b340 <ferror@plt+0x17aa0>  // b.hs, b.nlast
  41b304:	ldur	x21, [x29, #-16]
  41b308:	mov	x24, x23
  41b30c:	sub	x23, x20, x25
  41b310:	cmp	x23, x21
  41b314:	b.cs	41b338 <ferror@plt+0x17a98>  // b.hs, b.nlast
  41b318:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41b31c:	add	x1, x1, #0x71a
  41b320:	mov	w2, #0x5                   	// #5
  41b324:	mov	x0, xzr
  41b328:	bl	403700 <dcgettext@plt>
  41b32c:	mov	x1, x21
  41b330:	bl	431394 <warn@@Base>
  41b334:	mov	x21, x23
  41b338:	mov	x23, x24
  41b33c:	b	41b364 <ferror@plt+0x17ac4>
  41b340:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b344:	add	x1, x1, #0xd90
  41b348:	mov	w2, #0x5                   	// #5
  41b34c:	mov	x0, xzr
  41b350:	bl	403700 <dcgettext@plt>
  41b354:	bl	431394 <warn@@Base>
  41b358:	mov	x21, xzr
  41b35c:	stur	xzr, [x29, #-16]
  41b360:	mov	x25, x20
  41b364:	ldur	w12, [x29, #-116]
  41b368:	ldur	x13, [x29, #-112]
  41b36c:	stur	x21, [x29, #-16]
  41b370:	cbz	w12, 41b37c <ferror@plt+0x17adc>
  41b374:	add	x21, x25, x21
  41b378:	b	41ba14 <ferror@plt+0x18174>
  41b37c:	ldr	w3, [sp, #120]
  41b380:	mov	x0, x25
  41b384:	mov	x1, x21
  41b388:	mov	x2, x20
  41b38c:	bl	41cfc8 <ferror@plt+0x19728>
  41b390:	ldur	x13, [x29, #-112]
  41b394:	ldur	w12, [x29, #-116]
  41b398:	mov	x21, x0
  41b39c:	b	41ba14 <ferror@plt+0x18174>
  41b3a0:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b3a4:	ldr	w8, [sp, #120]
  41b3a8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b3ac:	add	x0, x0, #0x6cc
  41b3b0:	mov	x1, x24
  41b3b4:	mov	w2, wzr
  41b3b8:	and	w25, w8, #0xff
  41b3bc:	bl	41aa68 <ferror@plt+0x171c8>
  41b3c0:	mov	x2, x0
  41b3c4:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b3c8:	add	x0, x0, #0xd4f
  41b3cc:	mov	w1, w25
  41b3d0:	b	41ba04 <ferror@plt+0x18164>
  41b3d4:	cbnz	w12, 41c534 <ferror@plt+0x18c94>
  41b3d8:	add	x24, x21, #0x8
  41b3dc:	cmp	x24, x20
  41b3e0:	b.ls	41b950 <ferror@plt+0x180b0>  // b.plast
  41b3e4:	stur	xzr, [x29, #-88]
  41b3e8:	stur	xzr, [x29, #-24]
  41b3ec:	b	41b960 <ferror@plt+0x180c0>
  41b3f0:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b3f4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b3f8:	add	x1, x1, #0xe51
  41b3fc:	mov	w2, #0x5                   	// #5
  41b400:	mov	x0, xzr
  41b404:	bl	403700 <dcgettext@plt>
  41b408:	ldr	w8, [sp, #120]
  41b40c:	ldur	x1, [x29, #-16]
  41b410:	mov	x25, x0
  41b414:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b418:	and	w8, w8, #0xff
  41b41c:	add	x0, x0, #0xb63
  41b420:	mov	w2, wzr
  41b424:	str	w8, [sp, #120]
  41b428:	bl	41aa68 <ferror@plt+0x171c8>
  41b42c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  41b430:	ldr	x8, [x8, #3144]
  41b434:	mov	x24, x0
  41b438:	cbz	x8, 41c5b4 <ferror@plt+0x18d14>
  41b43c:	ldur	x9, [x29, #-16]
  41b440:	adrp	x10, 457000 <_sch_istable+0x1c50>
  41b444:	ldr	x10, [x10, #3160]
  41b448:	str	x25, [sp, #88]
  41b44c:	mul	x25, x9, x22
  41b450:	add	x9, x25, x22
  41b454:	cmp	x9, x10
  41b458:	b.ls	41c600 <ferror@plt+0x18d60>  // b.plast
  41b45c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41b460:	add	x1, x1, #0x9fd
  41b464:	mov	w2, #0x5                   	// #5
  41b468:	mov	x0, xzr
  41b46c:	bl	403700 <dcgettext@plt>
  41b470:	adrp	x8, 457000 <_sch_istable+0x1c50>
  41b474:	ldr	x8, [x8, #3128]
  41b478:	mov	x1, x25
  41b47c:	mov	w2, wzr
  41b480:	stp	x0, x8, [sp, #72]
  41b484:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b488:	add	x0, x0, #0xb63
  41b48c:	bl	41aa68 <ferror@plt+0x171c8>
  41b490:	mov	x2, x0
  41b494:	ldp	x0, x1, [sp, #72]
  41b498:	bl	431394 <warn@@Base>
  41b49c:	adrp	x3, 43b000 <warn@@Base+0x9c6c>
  41b4a0:	add	x3, x3, #0xa21
  41b4a4:	b	41c62c <ferror@plt+0x18d8c>
  41b4a8:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b4ac:	ldur	x1, [x29, #-16]
  41b4b0:	ldr	w8, [sp, #120]
  41b4b4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b4b8:	add	x0, x0, #0xb63
  41b4bc:	mov	w2, wzr
  41b4c0:	and	w24, w8, #0xff
  41b4c4:	bl	41aa68 <ferror@plt+0x171c8>
  41b4c8:	mov	x2, x0
  41b4cc:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b4d0:	add	x0, x0, #0xd5d
  41b4d4:	b	41ba00 <ferror@plt+0x18160>
  41b4d8:	sub	w8, w8, #0x3
  41b4dc:	cmp	w8, #0x1
  41b4e0:	b.hi	41b6f4 <ferror@plt+0x17e54>  // b.pmore
  41b4e4:	ldr	x9, [sp, #128]
  41b4e8:	and	x3, x9, #0xffffffff
  41b4ec:	cmp	x3, #0x9
  41b4f0:	b.cc	41b8d4 <ferror@plt+0x18034>  // b.lo, b.ul, b.last
  41b4f4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b4f8:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41b4fc:	add	x1, x1, #0x1b5
  41b500:	add	x2, x2, #0x1fd
  41b504:	mov	w4, #0x5                   	// #5
  41b508:	mov	x0, xzr
  41b50c:	bl	4035d0 <dcngettext@plt>
  41b510:	mov	w2, #0x8                   	// #8
  41b514:	ldr	x1, [sp, #128]
  41b518:	mov	w21, #0x8                   	// #8
  41b51c:	bl	4312d0 <error@@Base>
  41b520:	ldur	x13, [x29, #-112]
  41b524:	ldur	w12, [x29, #-116]
  41b528:	ldr	x9, [sp, #128]
  41b52c:	b	41b8d8 <ferror@plt+0x18038>
  41b530:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b534:	add	x1, x1, #0xc61
  41b538:	mov	w2, #0x5                   	// #5
  41b53c:	mov	x0, xzr
  41b540:	bl	403700 <dcgettext@plt>
  41b544:	bl	4312d0 <error@@Base>
  41b548:	ldur	w10, [x29, #-116]
  41b54c:	add	x19, x19, x23
  41b550:	cbnz	w10, 41b57c <ferror@plt+0x17cdc>
  41b554:	ldr	w8, [sp, #120]
  41b558:	mov	x0, x21
  41b55c:	and	w25, w8, #0xff
  41b560:	bl	41cf60 <ferror@plt+0x196c0>
  41b564:	mov	x2, x0
  41b568:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b56c:	add	x0, x0, #0xd4f
  41b570:	mov	w1, w25
  41b574:	bl	4037a0 <printf@plt>
  41b578:	ldur	w10, [x29, #-116]
  41b57c:	ldr	x23, [sp, #96]
  41b580:	cmp	x21, #0x21
  41b584:	b.ne	41b5c4 <ferror@plt+0x17d24>  // b.any
  41b588:	sub	x3, x29, #0x58
  41b58c:	sub	x4, x29, #0x18
  41b590:	mov	w2, #0x1                   	// #1
  41b594:	mov	x0, x19
  41b598:	mov	x1, x20
  41b59c:	bl	40abec <ferror@plt+0x734c>
  41b5a0:	ldur	w9, [x29, #-88]
  41b5a4:	ldur	w8, [x29, #-24]
  41b5a8:	mov	x24, x0
  41b5ac:	add	x19, x19, x9
  41b5b0:	tbnz	w8, #0, 41b71c <ferror@plt+0x17e7c>
  41b5b4:	tbz	w8, #1, 41b734 <ferror@plt+0x17e94>
  41b5b8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b5bc:	add	x1, x1, #0xc72
  41b5c0:	b	41b724 <ferror@plt+0x17e84>
  41b5c4:	ldr	x9, [sp, #128]
  41b5c8:	b	41b73c <ferror@plt+0x17e9c>
  41b5cc:	mov	w21, w22
  41b5d0:	add	x8, x19, w21, uxtw
  41b5d4:	cmp	x8, x20
  41b5d8:	b.cc	41b5e8 <ferror@plt+0x17d48>  // b.lo, b.ul, b.last
  41b5dc:	cmp	x19, x20
  41b5e0:	b.cs	41b5f4 <ferror@plt+0x17d54>  // b.hs, b.nlast
  41b5e4:	sub	w21, w20, w19
  41b5e8:	sub	w8, w21, #0x1
  41b5ec:	cmp	w8, #0x7
  41b5f0:	b.ls	41b670 <ferror@plt+0x17dd0>  // b.plast
  41b5f4:	mov	x0, xzr
  41b5f8:	b	41b68c <ferror@plt+0x17dec>
  41b5fc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b600:	add	x1, x1, #0xc61
  41b604:	mov	w2, #0x5                   	// #5
  41b608:	mov	x0, xzr
  41b60c:	bl	403700 <dcgettext@plt>
  41b610:	bl	4312d0 <error@@Base>
  41b614:	ldur	w12, [x29, #-116]
  41b618:	ldur	x13, [x29, #-112]
  41b61c:	stur	x24, [x29, #-16]
  41b620:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b624:	ldur	x1, [x29, #-16]
  41b628:	ldr	w8, [sp, #120]
  41b62c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b630:	add	x0, x0, #0x6cc
  41b634:	mov	w2, wzr
  41b638:	and	w24, w8, #0xff
  41b63c:	bl	41aa68 <ferror@plt+0x171c8>
  41b640:	mov	x2, x0
  41b644:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b648:	add	x0, x0, #0xd4f
  41b64c:	b	41ba00 <ferror@plt+0x18160>
  41b650:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b654:	add	x1, x1, #0xe6a
  41b658:	mov	w2, #0x5                   	// #5
  41b65c:	mov	x0, xzr
  41b660:	bl	403700 <dcgettext@plt>
  41b664:	mov	x1, x27
  41b668:	bl	431394 <warn@@Base>
  41b66c:	b	41ba08 <ferror@plt+0x18168>
  41b670:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b674:	ldr	x8, [x8, #696]
  41b678:	mov	x0, x19
  41b67c:	mov	w1, w21
  41b680:	blr	x8
  41b684:	ldur	x13, [x29, #-112]
  41b688:	ldur	w12, [x29, #-116]
  41b68c:	add	x21, x19, x22
  41b690:	stur	x0, [x29, #-16]
  41b694:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b698:	ldur	x1, [x29, #-16]
  41b69c:	ldr	w8, [sp, #120]
  41b6a0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b6a4:	add	x0, x0, #0xb63
  41b6a8:	mov	w2, wzr
  41b6ac:	and	w24, w8, #0xff
  41b6b0:	bl	41aa68 <ferror@plt+0x171c8>
  41b6b4:	mov	x2, x0
  41b6b8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b6bc:	add	x0, x0, #0xd6a
  41b6c0:	b	41ba00 <ferror@plt+0x18160>
  41b6c4:	mov	w21, w22
  41b6c8:	add	x8, x19, w21, uxtw
  41b6cc:	cmp	x8, x20
  41b6d0:	b.cc	41b6e0 <ferror@plt+0x17e40>  // b.lo, b.ul, b.last
  41b6d4:	cmp	x19, x20
  41b6d8:	b.cs	41b6ec <ferror@plt+0x17e4c>  // b.hs, b.nlast
  41b6dc:	sub	w21, w20, w19
  41b6e0:	sub	w8, w21, #0x1
  41b6e4:	cmp	w8, #0x7
  41b6e8:	b.ls	41b8ac <ferror@plt+0x1800c>  // b.plast
  41b6ec:	mov	x0, xzr
  41b6f0:	b	41b8c8 <ferror@plt+0x18028>
  41b6f4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b6f8:	add	x1, x1, #0xd1e
  41b6fc:	mov	w2, #0x5                   	// #5
  41b700:	mov	x0, xzr
  41b704:	bl	403700 <dcgettext@plt>
  41b708:	bl	4312d0 <error@@Base>
  41b70c:	ldur	x13, [x29, #-112]
  41b710:	ldur	w12, [x29, #-116]
  41b714:	mov	x21, x19
  41b718:	b	41b9d4 <ferror@plt+0x18134>
  41b71c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41b720:	add	x1, x1, #0xc61
  41b724:	mov	w2, #0x5                   	// #5
  41b728:	mov	x0, xzr
  41b72c:	bl	403700 <dcgettext@plt>
  41b730:	bl	4312d0 <error@@Base>
  41b734:	ldr	x9, [sp, #128]
  41b738:	ldur	w10, [x29, #-116]
  41b73c:	ldr	w8, [sp, #108]
  41b740:	ldur	x11, [x29, #-112]
  41b744:	mov	x0, x26
  41b748:	mov	x1, x21
  41b74c:	str	w8, [sp, #56]
  41b750:	ldr	w8, [sp, #120]
  41b754:	mov	x2, x24
  41b758:	mov	x3, x23
  41b75c:	mov	x4, x19
  41b760:	strb	w8, [sp, #48]
  41b764:	ldr	x8, [sp, #112]
  41b768:	mov	x5, x20
  41b76c:	mov	x6, x28
  41b770:	mov	x7, x22
  41b774:	stp	x27, x8, [sp, #32]
  41b778:	ldur	w8, [x29, #-120]
  41b77c:	str	w10, [sp, #24]
  41b780:	str	x11, [sp, #16]
  41b784:	str	x9, [sp]
  41b788:	str	w8, [sp, #8]
  41b78c:	bl	41abc8 <ferror@plt+0x17328>
  41b790:	mov	x21, x0
  41b794:	b	41ac3c <ferror@plt+0x1739c>
  41b798:	sub	x1, x29, #0x18
  41b79c:	sub	x2, x29, #0x10
  41b7a0:	mov	x0, x21
  41b7a4:	bl	4317dc <warn@@Base+0x448>
  41b7a8:	ldur	x1, [x29, #-16]
  41b7ac:	cmp	x27, #0x14
  41b7b0:	b.ne	41b7c8 <ferror@plt+0x17f28>  // b.any
  41b7b4:	adds	x1, x1, x28
  41b7b8:	b.cc	41b7c8 <ferror@plt+0x17f28>  // b.lo, b.ul, b.last
  41b7bc:	ldur	x8, [x29, #-24]
  41b7c0:	add	x8, x8, #0x1
  41b7c4:	stur	x8, [x29, #-24]
  41b7c8:	ldur	x0, [x29, #-24]
  41b7cc:	ldr	w8, [sp, #120]
  41b7d0:	sub	x2, x29, #0x58
  41b7d4:	and	w24, w8, #0xff
  41b7d8:	bl	41a684 <ferror@plt+0x16de4>
  41b7dc:	mov	x2, x0
  41b7e0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b7e4:	add	x0, x0, #0xd6a
  41b7e8:	mov	w1, w24
  41b7ec:	bl	4037a0 <printf@plt>
  41b7f0:	ldur	w12, [x29, #-116]
  41b7f4:	ldur	x13, [x29, #-112]
  41b7f8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b7fc:	ldr	w8, [x8, #612]
  41b800:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41b804:	ldr	w9, [x9, #648]
  41b808:	orr	w8, w8, w12
  41b80c:	orr	w8, w8, w9
  41b810:	cbz	w8, 41b944 <ferror@plt+0x180a4>
  41b814:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41b818:	ldr	w8, [x8, #1328]
  41b81c:	cbnz	w8, 41b944 <ferror@plt+0x180a4>
  41b820:	add	x8, x21, #0x8
  41b824:	cmp	x8, x20
  41b828:	b.cs	41b84c <ferror@plt+0x17fac>  // b.hs, b.nlast
  41b82c:	mov	w1, #0x8                   	// #8
  41b830:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b834:	ldr	x8, [x8, #696]
  41b838:	mov	x0, x21
  41b83c:	blr	x8
  41b840:	ldur	x13, [x29, #-112]
  41b844:	ldur	w12, [x29, #-116]
  41b848:	b	41b868 <ferror@plt+0x17fc8>
  41b84c:	cmp	x21, x20
  41b850:	b.cs	41b864 <ferror@plt+0x17fc4>  // b.hs, b.nlast
  41b854:	sub	w1, w20, w21
  41b858:	sub	w8, w1, #0x1
  41b85c:	cmp	w8, #0x7
  41b860:	b.ls	41b830 <ferror@plt+0x17f90>  // b.plast
  41b864:	mov	x0, xzr
  41b868:	stur	x0, [x29, #-16]
  41b86c:	b	41b944 <ferror@plt+0x180a4>
  41b870:	ldr	w8, [sp, #120]
  41b874:	sub	x24, x20, x21
  41b878:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b87c:	add	x0, x0, #0xd89
  41b880:	and	w1, w8, #0xff
  41b884:	mov	w2, w24
  41b888:	mov	x3, x21
  41b88c:	bl	4037a0 <printf@plt>
  41b890:	mov	x0, x21
  41b894:	mov	x1, x24
  41b898:	bl	403020 <strnlen@plt>
  41b89c:	add	x8, x0, x21
  41b8a0:	mov	x25, xzr
  41b8a4:	add	x21, x8, #0x1
  41b8a8:	b	41c7f0 <ferror@plt+0x18f50>
  41b8ac:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b8b0:	ldr	x8, [x8, #696]
  41b8b4:	mov	x0, x19
  41b8b8:	mov	w1, w21
  41b8bc:	blr	x8
  41b8c0:	ldur	x13, [x29, #-112]
  41b8c4:	ldur	w12, [x29, #-116]
  41b8c8:	stur	x0, [x29, #-16]
  41b8cc:	add	x21, x19, x22
  41b8d0:	b	41b9d4 <ferror@plt+0x18134>
  41b8d4:	mov	w21, w9
  41b8d8:	add	x8, x19, w21, uxtw
  41b8dc:	cmp	x8, x20
  41b8e0:	b.cc	41b8f0 <ferror@plt+0x18050>  // b.lo, b.ul, b.last
  41b8e4:	cmp	x19, x20
  41b8e8:	b.cs	41b8fc <ferror@plt+0x1805c>  // b.hs, b.nlast
  41b8ec:	sub	w21, w20, w19
  41b8f0:	sub	w8, w21, #0x1
  41b8f4:	cmp	w8, #0x7
  41b8f8:	b.ls	41b9ac <ferror@plt+0x1810c>  // b.plast
  41b8fc:	mov	x0, xzr
  41b900:	b	41b9cc <ferror@plt+0x1812c>
  41b904:	sub	x1, x29, #0x18
  41b908:	sub	x2, x29, #0x10
  41b90c:	mov	x0, x21
  41b910:	bl	4317dc <warn@@Base+0x448>
  41b914:	ldp	x0, x1, [x29, #-24]
  41b918:	ldr	w8, [sp, #120]
  41b91c:	sub	x2, x29, #0x58
  41b920:	and	w24, w8, #0xff
  41b924:	bl	41a684 <ferror@plt+0x16de4>
  41b928:	mov	x2, x0
  41b92c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b930:	add	x0, x0, #0xe3f
  41b934:	mov	w1, w24
  41b938:	bl	4037a0 <printf@plt>
  41b93c:	ldur	w12, [x29, #-116]
  41b940:	ldur	x13, [x29, #-112]
  41b944:	mov	x25, xzr
  41b948:	add	x21, x21, #0x8
  41b94c:	b	41ba14 <ferror@plt+0x18174>
  41b950:	sub	x1, x29, #0x58
  41b954:	sub	x2, x29, #0x18
  41b958:	mov	x0, x21
  41b95c:	bl	4317dc <warn@@Base+0x448>
  41b960:	add	x8, x21, #0x10
  41b964:	cmp	x8, x20
  41b968:	b.ls	41b974 <ferror@plt+0x180d4>  // b.plast
  41b96c:	stp	xzr, xzr, [x29, #-104]
  41b970:	b	41b984 <ferror@plt+0x180e4>
  41b974:	sub	x1, x29, #0x60
  41b978:	sub	x2, x29, #0x68
  41b97c:	mov	x0, x24
  41b980:	bl	4317dc <warn@@Base+0x448>
  41b984:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b988:	ldr	x8, [x8, #696]
  41b98c:	adrp	x9, 431000 <ferror@plt+0x2d760>
  41b990:	add	x9, x9, #0x57c
  41b994:	cmp	x8, x9
  41b998:	b.eq	41c508 <ferror@plt+0x18c68>  // b.none
  41b99c:	ldp	x3, x1, [x29, #-96]
  41b9a0:	ldur	x2, [x29, #-24]
  41b9a4:	ldur	x4, [x29, #-104]
  41b9a8:	b	41c520 <ferror@plt+0x18c80>
  41b9ac:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41b9b0:	ldr	x8, [x8, #696]
  41b9b4:	mov	x0, x19
  41b9b8:	mov	w1, w21
  41b9bc:	blr	x8
  41b9c0:	ldur	x13, [x29, #-112]
  41b9c4:	ldur	w12, [x29, #-116]
  41b9c8:	ldr	x9, [sp, #128]
  41b9cc:	stur	x0, [x29, #-16]
  41b9d0:	add	x21, x19, x9
  41b9d4:	cbnz	w12, 41ba10 <ferror@plt+0x18170>
  41b9d8:	ldr	w8, [sp, #120]
  41b9dc:	ldur	x1, [x29, #-16]
  41b9e0:	and	w24, w8, #0xff
  41b9e4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41b9e8:	add	x0, x0, #0xb63
  41b9ec:	mov	w2, wzr
  41b9f0:	bl	41aa68 <ferror@plt+0x171c8>
  41b9f4:	mov	x2, x0
  41b9f8:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41b9fc:	add	x0, x0, #0xd54
  41ba00:	mov	w1, w24
  41ba04:	bl	4037a0 <printf@plt>
  41ba08:	ldur	x13, [x29, #-112]
  41ba0c:	ldur	w12, [x29, #-116]
  41ba10:	mov	x25, xzr
  41ba14:	ldur	w24, [x29, #-120]
  41ba18:	cbz	x13, 41bdd0 <ferror@plt+0x18530>
  41ba1c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41ba20:	ldr	w8, [x8, #612]
  41ba24:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41ba28:	ldr	w9, [x9, #648]
  41ba2c:	orr	w8, w8, w12
  41ba30:	orr	w8, w8, w9
  41ba34:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41ba38:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41ba3c:	ldr	w8, [x8, #1328]
  41ba40:	cbnz	w8, 41bdd0 <ferror@plt+0x18530>
  41ba44:	cmp	x26, #0x75
  41ba48:	b.le	41bac0 <ferror@plt+0x18220>
  41ba4c:	sub	x8, x26, #0x76
  41ba50:	cmp	x8, #0x10
  41ba54:	b.ls	41bb48 <ferror@plt+0x182a8>  // b.plast
  41ba58:	mov	x8, #0xffffffffffffded0    	// #-8496
  41ba5c:	add	x8, x26, x8
  41ba60:	cmp	x8, #0x7
  41ba64:	b.hi	41bbb0 <ferror@plt+0x18310>  // b.pmore
  41ba68:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41ba6c:	add	x9, x9, #0xe94
  41ba70:	adr	x10, 41ba80 <ferror@plt+0x181e0>
  41ba74:	ldrb	w11, [x9, x8]
  41ba78:	add	x10, x10, x11, lsl #2
  41ba7c:	br	x10
  41ba80:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41ba84:	ldr	w8, [x8, #1428]
  41ba88:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41ba8c:	cmp	x27, #0x7
  41ba90:	b.ne	41c2b8 <ferror@plt+0x18a18>  // b.any
  41ba94:	mov	w0, #0x18                  	// #24
  41ba98:	mov	x24, x23
  41ba9c:	sub	x23, x21, #0x8
  41baa0:	bl	403290 <xmalloc@plt>
  41baa4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41baa8:	ldr	x9, [x8, #1312]
  41baac:	mov	w10, #0x2                   	// #2
  41bab0:	str	w10, [x0]
  41bab4:	str	x23, [x0, #8]
  41bab8:	mov	x23, x24
  41babc:	b	41c448 <ferror@plt+0x18ba8>
  41bac0:	cmp	x26, #0x1a
  41bac4:	b.le	41bbc4 <ferror@plt+0x18324>
  41bac8:	sub	x8, x26, #0x2a
  41bacc:	cmp	x8, #0x2b
  41bad0:	b.hi	41bbfc <ferror@plt+0x1835c>  // b.pmore
  41bad4:	mov	x10, #0x4001                	// #16385
  41bad8:	mov	w9, #0x1                   	// #1
  41badc:	movk	x10, #0x5000, lsl #16
  41bae0:	lsl	x9, x9, x8
  41bae4:	movk	x10, #0x9, lsl #32
  41bae8:	tst	x9, x10
  41baec:	b.ne	41bc58 <ferror@plt+0x183b8>  // b.any
  41baf0:	cmp	x8, #0x16
  41baf4:	b.eq	41bc4c <ferror@plt+0x183ac>  // b.none
  41baf8:	cmp	x8, #0x2b
  41bafc:	b.ne	41bbfc <ferror@plt+0x1835c>  // b.any
  41bb00:	cmp	w24, #0x4
  41bb04:	orr	x9, x27, #0x1
  41bb08:	cset	w8, lt  // lt = tstop
  41bb0c:	cmp	x9, #0x7
  41bb10:	cset	w9, eq  // eq = none
  41bb14:	cmp	x27, #0x17
  41bb18:	b.eq	41bb24 <ferror@plt+0x18284>  // b.none
  41bb1c:	and	w8, w9, w8
  41bb20:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41bb24:	str	x22, [sp, #120]
  41bb28:	mov	x22, x28
  41bb2c:	mov	x28, x23
  41bb30:	ldp	w23, w8, [x13, #96]
  41bb34:	cmp	w23, w8
  41bb38:	b.cs	41c488 <ferror@plt+0x18be8>  // b.hs, b.nlast
  41bb3c:	ldr	x0, [x13, #88]
  41bb40:	mov	w8, w23
  41bb44:	b	41c4b0 <ferror@plt+0x18c10>
  41bb48:	mov	w9, #0x1                   	// #1
  41bb4c:	mov	w10, #0x6100                	// #24832
  41bb50:	lsl	x9, x9, x8
  41bb54:	movk	w10, #0x1, lsl #16
  41bb58:	tst	x9, x10
  41bb5c:	b.ne	41bc58 <ferror@plt+0x183b8>  // b.any
  41bb60:	cbnz	x8, 41ba58 <ferror@plt+0x181b8>
  41bb64:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bb68:	ldr	w8, [x8, #1428]
  41bb6c:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41bb70:	cmp	x27, #0x8
  41bb74:	b.eq	41c31c <ferror@plt+0x18a7c>  // b.none
  41bb78:	mov	w8, #0x1f02                	// #7938
  41bb7c:	cmp	x27, x8
  41bb80:	b.eq	41c2e4 <ferror@plt+0x18a44>  // b.none
  41bb84:	cmp	x27, #0xe
  41bb88:	b.ne	41c344 <ferror@plt+0x18aa4>  // b.any
  41bb8c:	ldur	x0, [x29, #-16]
  41bb90:	bl	41d09c <ferror@plt+0x197fc>
  41bb94:	mov	x24, x0
  41bb98:	mov	w0, #0x18                  	// #24
  41bb9c:	bl	403290 <xmalloc@plt>
  41bba0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bba4:	ldr	x9, [x8, #1312]
  41bba8:	str	wzr, [x0]
  41bbac:	b	41c444 <ferror@plt+0x18ba4>
  41bbb0:	mov	x8, #0xffffffffffffdeef    	// #-8465
  41bbb4:	add	x8, x26, x8
  41bbb8:	cmp	x8, #0x4
  41bbbc:	b.cc	41bc58 <ferror@plt+0x183b8>  // b.lo, b.ul, b.last
  41bbc0:	b	41bdd0 <ferror@plt+0x18530>
  41bbc4:	cmp	x26, #0x2
  41bbc8:	b.eq	41bc58 <ferror@plt+0x183b8>  // b.none
  41bbcc:	cmp	x26, #0x11
  41bbd0:	b.eq	41bbe0 <ferror@plt+0x18340>  // b.none
  41bbd4:	cmp	x26, #0x19
  41bbd8:	b.eq	41bc58 <ferror@plt+0x183b8>  // b.none
  41bbdc:	b	41bdd0 <ferror@plt+0x18530>
  41bbe0:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bbe4:	ldrb	w8, [x8, #1424]
  41bbe8:	cmp	w8, #0x1
  41bbec:	b.ne	41bdd0 <ferror@plt+0x18530>  // b.any
  41bbf0:	ldur	x8, [x29, #-16]
  41bbf4:	str	x8, [x13, #24]
  41bbf8:	b	41bdd0 <ferror@plt+0x18530>
  41bbfc:	cmp	x26, #0x1b
  41bc00:	b.ne	41bdd0 <ferror@plt+0x18530>  // b.any
  41bc04:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bc08:	ldr	w8, [x8, #1428]
  41bc0c:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41bc10:	cmp	x27, #0x1e
  41bc14:	b.gt	41c400 <ferror@plt+0x18b60>
  41bc18:	cmp	x27, #0x8
  41bc1c:	b.eq	41c844 <ferror@plt+0x18fa4>  // b.none
  41bc20:	cmp	x27, #0xe
  41bc24:	b.ne	41c7fc <ferror@plt+0x18f5c>  // b.any
  41bc28:	ldur	x0, [x29, #-16]
  41bc2c:	bl	41d09c <ferror@plt+0x197fc>
  41bc30:	b	41c428 <ferror@plt+0x18b88>
  41bc34:	ldur	x8, [x29, #-16]
  41bc38:	str	x8, [x13, #32]
  41bc3c:	b	41bdd0 <ferror@plt+0x18530>
  41bc40:	ldur	x8, [x29, #-16]
  41bc44:	str	x8, [x13, #40]
  41bc48:	b	41bdd0 <ferror@plt+0x18530>
  41bc4c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bc50:	mov	w9, #0x1                   	// #1
  41bc54:	strb	w9, [x8, #1432]
  41bc58:	cmp	w24, #0x4
  41bc5c:	orr	x9, x27, #0x1
  41bc60:	cset	w8, lt  // lt = tstop
  41bc64:	cmp	x9, #0x7
  41bc68:	cset	w9, eq  // eq = none
  41bc6c:	cmp	x27, #0x17
  41bc70:	b.eq	41bc7c <ferror@plt+0x183dc>  // b.none
  41bc74:	and	w8, w9, w8
  41bc78:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41bc7c:	str	x22, [sp, #120]
  41bc80:	mov	x22, x28
  41bc84:	mov	x28, x23
  41bc88:	ldp	w23, w8, [x13, #72]
  41bc8c:	cmp	w23, w8
  41bc90:	b.cc	41bcf8 <ferror@plt+0x18458>  // b.lo, b.ul, b.last
  41bc94:	ldr	x0, [x13, #48]
  41bc98:	add	w24, w8, #0x400
  41bc9c:	mov	w2, #0x8                   	// #8
  41bca0:	mov	x1, x24
  41bca4:	bl	40b008 <ferror@plt+0x7768>
  41bca8:	ldur	x8, [x29, #-112]
  41bcac:	ldur	x9, [x29, #-112]
  41bcb0:	mov	w2, #0x8                   	// #8
  41bcb4:	mov	x1, x24
  41bcb8:	ldr	x8, [x8, #56]
  41bcbc:	str	x0, [x9, #48]
  41bcc0:	mov	x0, x8
  41bcc4:	bl	40b008 <ferror@plt+0x7768>
  41bcc8:	ldur	x8, [x29, #-112]
  41bccc:	ldur	x9, [x29, #-112]
  41bcd0:	mov	w2, #0x4                   	// #4
  41bcd4:	mov	x1, x24
  41bcd8:	ldr	x8, [x8, #64]
  41bcdc:	str	x0, [x9, #56]
  41bce0:	mov	x0, x8
  41bce4:	bl	40b008 <ferror@plt+0x7768>
  41bce8:	ldur	x13, [x29, #-112]
  41bcec:	str	x0, [x13, #64]
  41bcf0:	str	w24, [x13, #76]
  41bcf4:	ldp	w24, w12, [x29, #-120]
  41bcf8:	ldr	x8, [sp, #112]
  41bcfc:	cbz	x8, 41bd10 <ferror@plt+0x18470>
  41bd00:	ldr	x8, [x8, #48]
  41bd04:	ldur	x9, [x29, #-16]
  41bd08:	add	x8, x9, x8
  41bd0c:	stur	x8, [x29, #-16]
  41bd10:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bd14:	ldrb	w8, [x8, #1432]
  41bd18:	ldr	x9, [x13, #64]
  41bd1c:	mov	w10, #0x2137                	// #8503
  41bd20:	cmp	x26, x10
  41bd24:	str	w8, [x9, x23, lsl #2]
  41bd28:	b.ne	41bd68 <ferror@plt+0x184c8>  // b.any
  41bd2c:	ldr	w8, [x13, #80]
  41bd30:	cmp	w8, w23
  41bd34:	b.hi	41cec0 <ferror@plt+0x19620>  // b.pmore
  41bd38:	ldr	w9, [x13, #72]
  41bd3c:	mov	x23, x28
  41bd40:	cmp	w8, w9
  41bd44:	b.ls	41bdb4 <ferror@plt+0x18514>  // b.plast
  41bd48:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41bd4c:	add	x1, x1, #0xfe6
  41bd50:	mov	w2, #0x5                   	// #5
  41bd54:	mov	x0, xzr
  41bd58:	bl	403700 <dcgettext@plt>
  41bd5c:	bl	431394 <warn@@Base>
  41bd60:	ldur	w12, [x29, #-116]
  41bd64:	b	41bdc8 <ferror@plt+0x18528>
  41bd68:	ldr	w8, [x13, #72]
  41bd6c:	ldr	w9, [x13, #80]
  41bd70:	cmp	w8, w9
  41bd74:	b.ls	41bd98 <ferror@plt+0x184f8>  // b.plast
  41bd78:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41bd7c:	add	x1, x1, #0xe82
  41bd80:	mov	w2, #0x5                   	// #5
  41bd84:	mov	x0, xzr
  41bd88:	bl	403700 <dcgettext@plt>
  41bd8c:	bl	431394 <warn@@Base>
  41bd90:	ldur	w12, [x29, #-116]
  41bd94:	b	41bdac <ferror@plt+0x1850c>
  41bd98:	ldur	x9, [x29, #-16]
  41bd9c:	ldr	x10, [x13, #48]
  41bda0:	add	w8, w8, #0x1
  41bda4:	str	x9, [x10, x23, lsl #3]
  41bda8:	str	w8, [x13, #72]
  41bdac:	mov	x23, x28
  41bdb0:	b	41bdc8 <ferror@plt+0x18528>
  41bdb4:	ldur	x9, [x29, #-16]
  41bdb8:	ldr	x10, [x13, #56]
  41bdbc:	add	w11, w8, #0x1
  41bdc0:	str	x9, [x10, x8, lsl #3]
  41bdc4:	str	w11, [x13, #80]
  41bdc8:	mov	x28, x22
  41bdcc:	ldr	x22, [sp, #120]
  41bdd0:	cbz	x26, 41ac3c <ferror@plt+0x1739c>
  41bdd4:	cbnz	w12, 41ac3c <ferror@plt+0x1739c>
  41bdd8:	cmp	x26, #0x5d
  41bddc:	b.gt	41be3c <ferror@plt+0x1859c>
  41bde0:	sub	x8, x26, #0x20
  41bde4:	cmp	x8, #0x31
  41bde8:	b.hi	41beb0 <ferror@plt+0x18610>  // b.pmore
  41bdec:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41bdf0:	add	x9, x9, #0xebe
  41bdf4:	adr	x10, 41ac3c <ferror@plt+0x1739c>
  41bdf8:	ldrh	w11, [x9, x8, lsl #1]
  41bdfc:	add	x10, x10, x11, lsl #2
  41be00:	br	x10
  41be04:	mov	w0, #0x9                   	// #9
  41be08:	bl	403800 <putchar@plt>
  41be0c:	ldur	x8, [x29, #-16]
  41be10:	cmp	x8, #0x3
  41be14:	b.hi	41c760 <ferror@plt+0x18ec0>  // b.pmore
  41be18:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41be1c:	add	x9, x9, #0xfba
  41be20:	adr	x10, 41be30 <ferror@plt+0x18590>
  41be24:	ldrh	w11, [x9, x8, lsl #1]
  41be28:	add	x10, x10, x11, lsl #2
  41be2c:	br	x10
  41be30:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41be34:	add	x1, x1, #0x51
  41be38:	b	41c074 <ferror@plt+0x187d4>
  41be3c:	mov	w8, #0x2110                	// #8464
  41be40:	cmp	x26, x8
  41be44:	b.gt	41bf14 <ferror@plt+0x18674>
  41be48:	sub	x8, x26, #0x6b
  41be4c:	cmp	x8, #0x20
  41be50:	b.hi	41bf28 <ferror@plt+0x18688>  // b.pmore
  41be54:	mov	w9, #0x1                   	// #1
  41be58:	lsl	x9, x9, x8
  41be5c:	mov	w10, #0xb080000             	// #185073664
  41be60:	tst	x9, x10
  41be64:	b.ne	41bfe4 <ferror@plt+0x18744>  // b.any
  41be68:	mov	w9, #0x1                   	// #1
  41be6c:	lsl	x9, x9, x8
  41be70:	mov	w10, #0x31                  	// #49
  41be74:	tst	x9, x10
  41be78:	b.ne	41bed4 <ferror@plt+0x18634>  // b.any
  41be7c:	cmp	x8, #0x20
  41be80:	b.ne	41bf28 <ferror@plt+0x18688>  // b.any
  41be84:	mov	w0, #0x9                   	// #9
  41be88:	bl	403800 <putchar@plt>
  41be8c:	ldur	x8, [x29, #-16]
  41be90:	cmp	x8, #0x2
  41be94:	b.eq	41c6c4 <ferror@plt+0x18e24>  // b.none
  41be98:	cmp	x8, #0x1
  41be9c:	b.eq	41c6ac <ferror@plt+0x18e0c>  // b.none
  41bea0:	cbnz	x8, 41c454 <ferror@plt+0x18bb4>
  41bea4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41bea8:	add	x1, x1, #0x636
  41beac:	b	41c074 <ferror@plt+0x187d4>
  41beb0:	sub	x8, x26, #0x9
  41beb4:	cmp	x8, #0x10
  41beb8:	b.hi	41bf64 <ferror@plt+0x186c4>  // b.pmore
  41bebc:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41bec0:	add	x9, x9, #0xe9c
  41bec4:	adr	x10, 41ac3c <ferror@plt+0x1739c>
  41bec8:	ldrh	w11, [x9, x8, lsl #1]
  41becc:	add	x10, x10, x11, lsl #2
  41bed0:	br	x10
  41bed4:	cmp	x27, #0x18
  41bed8:	b.ne	41ac3c <ferror@plt+0x1739c>  // b.any
  41bedc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41bee0:	add	x0, x0, #0x666
  41bee4:	bl	4037a0 <printf@plt>
  41bee8:	ldur	x4, [x29, #-16]
  41beec:	mov	x0, x25
  41bef0:	mov	w1, w22
  41bef4:	ldr	x2, [sp, #128]
  41bef8:	mov	w3, w24
  41befc:	mov	x5, x28
  41bf00:	mov	x6, x23
  41bf04:	bl	41d974 <ferror@plt+0x1a0d4>
  41bf08:	mov	w0, #0x29                  	// #41
  41bf0c:	bl	403800 <putchar@plt>
  41bf10:	b	41ac3c <ferror@plt+0x1739c>
  41bf14:	mov	x8, #0xffffffffffffdeef    	// #-8465
  41bf18:	add	x8, x26, x8
  41bf1c:	cmp	x8, #0x4
  41bf20:	b.cc	41bfe4 <ferror@plt+0x18744>  // b.lo, b.ul, b.last
  41bf24:	b	41ac3c <ferror@plt+0x1739c>
  41bf28:	cmp	x26, #0x5e
  41bf2c:	b.eq	41c1cc <ferror@plt+0x1892c>  // b.none
  41bf30:	cmp	x26, #0x65
  41bf34:	b.ne	41ac3c <ferror@plt+0x1739c>  // b.any
  41bf38:	mov	w0, #0x9                   	// #9
  41bf3c:	bl	403800 <putchar@plt>
  41bf40:	ldur	x8, [x29, #-16]
  41bf44:	cmp	x8, #0x2
  41bf48:	b.eq	41c6d0 <ferror@plt+0x18e30>  // b.none
  41bf4c:	cmp	x8, #0x1
  41bf50:	b.eq	41c6b8 <ferror@plt+0x18e18>  // b.none
  41bf54:	cbnz	x8, 41c6dc <ferror@plt+0x18e3c>
  41bf58:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41bf5c:	add	x0, x0, #0x472
  41bf60:	b	41c080 <ferror@plt+0x187e0>
  41bf64:	cmp	x26, #0x2
  41bf68:	b.eq	41bfe4 <ferror@plt+0x18744>  // b.none
  41bf6c:	b	41ac3c <ferror@plt+0x1739c>
  41bf70:	mov	w0, #0x9                   	// #9
  41bf74:	bl	403800 <putchar@plt>
  41bf78:	ldur	x8, [x29, #-16]
  41bf7c:	cmp	x8, #0x3
  41bf80:	b.eq	41c64c <ferror@plt+0x18dac>  // b.none
  41bf84:	cmp	x8, #0x2
  41bf88:	b.eq	41c640 <ferror@plt+0x18da0>  // b.none
  41bf8c:	cmp	x8, #0x1
  41bf90:	b.ne	41c658 <ferror@plt+0x18db8>  // b.any
  41bf94:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41bf98:	add	x0, x0, #0x407
  41bf9c:	b	41c080 <ferror@plt+0x187e0>
  41bfa0:	mov	w0, #0x9                   	// #9
  41bfa4:	bl	403800 <putchar@plt>
  41bfa8:	ldur	x8, [x29, #-16]
  41bfac:	cmp	x8, #0x12
  41bfb0:	b.hi	41c5d0 <ferror@plt+0x18d30>  // b.pmore
  41bfb4:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41bfb8:	add	x9, x9, #0xf3e
  41bfbc:	adr	x10, 41bfcc <ferror@plt+0x1872c>
  41bfc0:	ldrh	w11, [x9, x8, lsl #1]
  41bfc4:	add	x10, x10, x11, lsl #2
  41bfc8:	br	x10
  41bfcc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41bfd0:	add	x0, x0, #0x278
  41bfd4:	b	41c080 <ferror@plt+0x187e0>
  41bfd8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41bfdc:	mov	w9, #0x1                   	// #1
  41bfe0:	strb	w9, [x8, #1432]
  41bfe4:	cmp	w24, #0x4
  41bfe8:	orr	x9, x27, #0x1
  41bfec:	cset	w8, lt  // lt = tstop
  41bff0:	cmp	x9, #0x7
  41bff4:	cset	w9, eq  // eq = none
  41bff8:	cmp	x27, #0x17
  41bffc:	b.eq	41c008 <ferror@plt+0x18768>  // b.none
  41c000:	and	w8, w9, w8
  41c004:	cbz	w8, 41c020 <ferror@plt+0x18780>
  41c008:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c00c:	add	x1, x1, #0x655
  41c010:	mov	w2, #0x5                   	// #5
  41c014:	mov	x0, xzr
  41c018:	bl	403700 <dcgettext@plt>
  41c01c:	bl	4037a0 <printf@plt>
  41c020:	cbz	x25, 41ac3c <ferror@plt+0x1739c>
  41c024:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c028:	add	x0, x0, #0x666
  41c02c:	bl	4037a0 <printf@plt>
  41c030:	ldur	x4, [x29, #-16]
  41c034:	mov	x0, x25
  41c038:	mov	w1, w22
  41c03c:	ldr	x2, [sp, #128]
  41c040:	mov	w3, w24
  41c044:	mov	x5, x28
  41c048:	mov	x6, x23
  41c04c:	bl	41d974 <ferror@plt+0x1a0d4>
  41c050:	mov	w19, w0
  41c054:	mov	w0, #0x29                  	// #41
  41c058:	bl	403800 <putchar@plt>
  41c05c:	cbz	w19, 41ac3c <ferror@plt+0x1739c>
  41c060:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c064:	ldrb	w8, [x8, #1432]
  41c068:	tbnz	w8, #0, 41ac3c <ferror@plt+0x1739c>
  41c06c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c070:	add	x1, x1, #0x669
  41c074:	mov	w2, #0x5                   	// #5
  41c078:	mov	x0, xzr
  41c07c:	bl	403700 <dcgettext@plt>
  41c080:	bl	4037a0 <printf@plt>
  41c084:	b	41ac3c <ferror@plt+0x1739c>
  41c088:	mov	w0, #0x9                   	// #9
  41c08c:	bl	403800 <putchar@plt>
  41c090:	ldur	x8, [x29, #-16]
  41c094:	sub	x9, x8, #0x1
  41c098:	cmp	x9, #0x4
  41c09c:	b.hi	41c460 <ferror@plt+0x18bc0>  // b.pmore
  41c0a0:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  41c0a4:	add	x8, x8, #0xf2c
  41c0a8:	adr	x10, 41c0b8 <ferror@plt+0x18818>
  41c0ac:	ldrh	w11, [x8, x9, lsl #1]
  41c0b0:	add	x10, x10, x11, lsl #2
  41c0b4:	br	x10
  41c0b8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c0bc:	add	x0, x0, #0x52e
  41c0c0:	b	41c080 <ferror@plt+0x187e0>
  41c0c4:	mov	w0, #0x9                   	// #9
  41c0c8:	bl	403800 <putchar@plt>
  41c0cc:	ldur	x22, [x29, #-16]
  41c0d0:	cbz	x22, 41c47c <ferror@plt+0x18bdc>
  41c0d4:	cmp	x27, #0xa
  41c0d8:	b.hi	41cacc <ferror@plt+0x1922c>  // b.pmore
  41c0dc:	mov	w8, #0x1                   	// #1
  41c0e0:	lsl	x8, x8, x27
  41c0e4:	mov	w9, #0x618                 	// #1560
  41c0e8:	tst	x8, x9
  41c0ec:	b.eq	41cacc <ferror@plt+0x1922c>  // b.none
  41c0f0:	cmp	x22, #0x2
  41c0f4:	b.cs	41c664 <ferror@plt+0x18dc4>  // b.hs, b.nlast
  41c0f8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41c0fc:	add	x0, x0, #0x32a
  41c100:	bl	403450 <puts@plt>
  41c104:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c108:	add	x1, x1, #0xa69
  41c10c:	b	41cae0 <ferror@plt+0x19240>
  41c110:	mov	w0, #0x9                   	// #9
  41c114:	bl	403800 <putchar@plt>
  41c118:	ldur	x8, [x29, #-16]
  41c11c:	cmp	x8, #0x2
  41c120:	b.eq	41c694 <ferror@plt+0x18df4>  // b.none
  41c124:	cmp	x8, #0x1
  41c128:	b.eq	41c688 <ferror@plt+0x18de8>  // b.none
  41c12c:	cbnz	x8, 41c6a0 <ferror@plt+0x18e00>
  41c130:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c134:	add	x0, x0, #0x4b0
  41c138:	b	41c080 <ferror@plt+0x187e0>
  41c13c:	ldr	w19, [sp, #108]
  41c140:	cmp	w19, #0xff
  41c144:	b.hi	41ac3c <ferror@plt+0x1739c>  // b.pmore
  41c148:	ldr	x0, [sp, #96]
  41c14c:	ldur	x8, [x29, #-16]
  41c150:	sub	x9, x20, x0
  41c154:	cmp	x8, x9
  41c158:	b.cs	41ac3c <ferror@plt+0x1739c>  // b.hs, b.nlast
  41c15c:	ldr	x4, [sp, #128]
  41c160:	add	x1, x0, x8
  41c164:	sub	x6, x29, #0x58
  41c168:	mov	x2, x20
  41c16c:	mov	x3, x22
  41c170:	mov	w5, w24
  41c174:	mov	w7, wzr
  41c178:	stur	wzr, [x29, #-88]
  41c17c:	bl	41d3c4 <ferror@plt+0x19b24>
  41c180:	ldur	w8, [x29, #-88]
  41c184:	adrp	x9, 458000 <_bfd_std_section+0x110>
  41c188:	add	x9, x9, #0xa70
  41c18c:	str	w8, [x9, w19, uxtw #2]
  41c190:	b	41ac3c <ferror@plt+0x1739c>
  41c194:	mov	w0, #0x9                   	// #9
  41c198:	bl	403800 <putchar@plt>
  41c19c:	ldur	x8, [x29, #-16]
  41c1a0:	cmp	x8, #0x3
  41c1a4:	b.hi	41c79c <ferror@plt+0x18efc>  // b.pmore
  41c1a8:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41c1ac:	add	x9, x9, #0xf36
  41c1b0:	adr	x10, 41c1c0 <ferror@plt+0x18920>
  41c1b4:	ldrh	w11, [x9, x8, lsl #1]
  41c1b8:	add	x10, x10, x11, lsl #2
  41c1bc:	br	x10
  41c1c0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c1c4:	add	x0, x0, #0x4e5
  41c1c8:	b	41c080 <ferror@plt+0x187e0>
  41c1cc:	mov	w0, #0x9                   	// #9
  41c1d0:	bl	403800 <putchar@plt>
  41c1d4:	ldur	x8, [x29, #-16]
  41c1d8:	sub	x8, x8, #0x1
  41c1dc:	cmp	x8, #0x4
  41c1e0:	b.hi	41c454 <ferror@plt+0x18bb4>  // b.pmore
  41c1e4:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  41c1e8:	add	x9, x9, #0xf22
  41c1ec:	adr	x10, 41c1fc <ferror@plt+0x1895c>
  41c1f0:	ldrh	w11, [x9, x8, lsl #1]
  41c1f4:	add	x10, x10, x11, lsl #2
  41c1f8:	br	x10
  41c1fc:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c200:	add	x1, x1, #0xb78
  41c204:	b	41c074 <ferror@plt+0x187d4>
  41c208:	mov	w0, #0x9                   	// #9
  41c20c:	bl	403800 <putchar@plt>
  41c210:	ldur	x8, [x29, #-16]
  41c214:	cmp	x8, #0x3
  41c218:	b.eq	41c6f4 <ferror@plt+0x18e54>  // b.none
  41c21c:	cmp	x8, #0x2
  41c220:	b.eq	41c700 <ferror@plt+0x18e60>  // b.none
  41c224:	cmp	x8, #0x1
  41c228:	b.ne	41c70c <ferror@plt+0x18e6c>  // b.any
  41c22c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c230:	add	x0, x0, #0x43e
  41c234:	b	41c080 <ferror@plt+0x187e0>
  41c238:	cmp	x27, #0x14
  41c23c:	b.gt	41c370 <ferror@plt+0x18ad0>
  41c240:	sub	x8, x27, #0x11
  41c244:	cmp	x8, #0x3
  41c248:	b.cc	41c394 <ferror@plt+0x18af4>  // b.lo, b.ul, b.last
  41c24c:	b	41c38c <ferror@plt+0x18aec>
  41c250:	mov	w0, #0x9                   	// #9
  41c254:	bl	403800 <putchar@plt>
  41c258:	ldur	x8, [x29, #-16]
  41c25c:	cmp	x8, #0x0
  41c260:	b.gt	41c3e4 <ferror@plt+0x18b44>
  41c264:	cmn	x8, #0x1
  41c268:	b.eq	41c3f4 <ferror@plt+0x18b54>  // b.none
  41c26c:	cbnz	x8, 41ac3c <ferror@plt+0x1739c>
  41c270:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c274:	add	x0, x0, #0x5bc
  41c278:	b	41c080 <ferror@plt+0x187e0>
  41c27c:	mov	w0, #0x9                   	// #9
  41c280:	bl	403800 <putchar@plt>
  41c284:	ldur	x8, [x29, #-16]
  41c288:	sub	x9, x8, #0x1
  41c28c:	cmp	x9, #0x23
  41c290:	b.hi	41cb58 <ferror@plt+0x192b8>  // b.pmore
  41c294:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  41c298:	add	x8, x8, #0xf72
  41c29c:	adr	x10, 41c2ac <ferror@plt+0x18a0c>
  41c2a0:	ldrh	w11, [x8, x9, lsl #1]
  41c2a4:	add	x10, x10, x11, lsl #2
  41c2a8:	br	x10
  41c2ac:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c2b0:	add	x0, x0, #0xd2
  41c2b4:	b	41c080 <ferror@plt+0x187e0>
  41c2b8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c2bc:	add	x1, x1, #0x29
  41c2c0:	mov	w2, #0x5                   	// #5
  41c2c4:	mov	x0, xzr
  41c2c8:	bl	403700 <dcgettext@plt>
  41c2cc:	stur	x0, [x29, #-112]
  41c2d0:	mov	x0, x27
  41c2d4:	bl	41cf60 <ferror@plt+0x196c0>
  41c2d8:	mov	x24, x0
  41c2dc:	mov	w0, #0x2131                	// #8497
  41c2e0:	b	41c824 <ferror@plt+0x18f84>
  41c2e4:	ldur	x0, [x29, #-16]
  41c2e8:	ldr	x1, [sp, #112]
  41c2ec:	ldr	x2, [sp, #128]
  41c2f0:	mov	w3, wzr
  41c2f4:	bl	41d21c <ferror@plt+0x1997c>
  41c2f8:	mov	x24, x0
  41c2fc:	mov	w0, #0x18                  	// #24
  41c300:	bl	403290 <xmalloc@plt>
  41c304:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c308:	ldr	x9, [x8, #1312]
  41c30c:	str	x24, [x0, #8]
  41c310:	ldp	w24, w12, [x29, #-120]
  41c314:	str	wzr, [x0]
  41c318:	b	41c338 <ferror@plt+0x18a98>
  41c31c:	mov	w0, #0x18                  	// #24
  41c320:	bl	403290 <xmalloc@plt>
  41c324:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c328:	ldur	w12, [x29, #-116]
  41c32c:	ldr	x9, [x8, #1312]
  41c330:	str	wzr, [x0]
  41c334:	str	x19, [x0, #8]
  41c338:	str	x9, [x0, #16]
  41c33c:	str	x0, [x8, #1312]
  41c340:	b	41bdd0 <ferror@plt+0x18530>
  41c344:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c348:	add	x1, x1, #0x29
  41c34c:	mov	w2, #0x5                   	// #5
  41c350:	mov	x0, xzr
  41c354:	bl	403700 <dcgettext@plt>
  41c358:	stur	x0, [x29, #-112]
  41c35c:	mov	x0, x27
  41c360:	bl	41cf60 <ferror@plt+0x196c0>
  41c364:	mov	x24, x0
  41c368:	mov	x0, x26
  41c36c:	b	41c824 <ferror@plt+0x18f84>
  41c370:	cmp	x27, #0x15
  41c374:	b.eq	41c394 <ferror@plt+0x18af4>  // b.none
  41c378:	cmp	x27, #0x20
  41c37c:	b.eq	41ac3c <ferror@plt+0x1739c>  // b.none
  41c380:	mov	w8, #0x1f20                	// #7968
  41c384:	cmp	x27, x8
  41c388:	b.eq	41ac3c <ferror@plt+0x1739c>  // b.none
  41c38c:	ldur	x8, [x29, #-16]
  41c390:	b	41c3a0 <ferror@plt+0x18b00>
  41c394:	ldur	x8, [x29, #-16]
  41c398:	add	x8, x8, x28
  41c39c:	stur	x8, [x29, #-16]
  41c3a0:	ldr	x9, [x23, #48]
  41c3a4:	cmp	x8, x9
  41c3a8:	b.cs	41c4c4 <ferror@plt+0x18c24>  // b.hs, b.nlast
  41c3ac:	ldr	x9, [x23, #32]
  41c3b0:	sub	x3, x29, #0x58
  41c3b4:	sub	x4, x29, #0x18
  41c3b8:	mov	x1, x20
  41c3bc:	add	x0, x9, x8
  41c3c0:	mov	w2, wzr
  41c3c4:	bl	40abec <ferror@plt+0x734c>
  41c3c8:	ldur	w8, [x29, #-24]
  41c3cc:	mov	x19, x0
  41c3d0:	tbnz	w8, #0, 41c89c <ferror@plt+0x18ffc>
  41c3d4:	tbz	w8, #1, 41c8b4 <ferror@plt+0x19014>
  41c3d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41c3dc:	add	x1, x1, #0xc72
  41c3e0:	b	41c8a4 <ferror@plt+0x19004>
  41c3e4:	cmp	x8, #0x1
  41c3e8:	b.eq	41c7a8 <ferror@plt+0x18f08>  // b.none
  41c3ec:	cmp	x8, #0xff
  41c3f0:	b.ne	41ac3c <ferror@plt+0x1739c>  // b.any
  41c3f4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c3f8:	add	x1, x1, #0x5b0
  41c3fc:	b	41c074 <ferror@plt+0x187d4>
  41c400:	ldr	x2, [sp, #128]
  41c404:	cmp	x27, #0x1f
  41c408:	b.eq	41c864 <ferror@plt+0x18fc4>  // b.none
  41c40c:	mov	w8, #0x1f02                	// #7938
  41c410:	cmp	x27, x8
  41c414:	b.ne	41c7fc <ferror@plt+0x18f5c>  // b.any
  41c418:	ldur	x0, [x29, #-16]
  41c41c:	ldr	x1, [sp, #112]
  41c420:	mov	w3, wzr
  41c424:	bl	41d21c <ferror@plt+0x1997c>
  41c428:	mov	x24, x0
  41c42c:	mov	w0, #0x18                  	// #24
  41c430:	bl	403290 <xmalloc@plt>
  41c434:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c438:	ldr	x9, [x8, #1312]
  41c43c:	mov	w10, #0x1                   	// #1
  41c440:	str	w10, [x0]
  41c444:	str	x24, [x0, #8]
  41c448:	str	x9, [x0, #16]
  41c44c:	str	x0, [x8, #1312]
  41c450:	b	41c838 <ferror@plt+0x18f98>
  41c454:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c458:	add	x1, x1, #0x627
  41c45c:	b	41c074 <ferror@plt+0x187d4>
  41c460:	subs	x9, x8, #0x40
  41c464:	b.eq	41c95c <ferror@plt+0x190bc>  // b.none
  41c468:	cmp	x8, #0x41
  41c46c:	b.ne	41c968 <ferror@plt+0x190c8>  // b.any
  41c470:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c474:	add	x0, x0, #0x574
  41c478:	b	41c080 <ferror@plt+0x187e0>
  41c47c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c480:	add	x0, x0, #0xa32
  41c484:	b	41c080 <ferror@plt+0x187e0>
  41c488:	ldr	x0, [x13, #88]
  41c48c:	add	w24, w8, #0x400
  41c490:	mov	w2, #0x8                   	// #8
  41c494:	mov	x1, x24
  41c498:	bl	40b008 <ferror@plt+0x7768>
  41c49c:	ldur	x13, [x29, #-112]
  41c4a0:	str	x0, [x13, #88]
  41c4a4:	str	w24, [x13, #100]
  41c4a8:	ldr	w8, [x13, #96]
  41c4ac:	ldp	w24, w12, [x29, #-120]
  41c4b0:	ldur	x9, [x29, #-16]
  41c4b4:	add	w8, w8, #0x1
  41c4b8:	str	x9, [x0, x23, lsl #3]
  41c4bc:	str	w8, [x13, #96]
  41c4c0:	b	41bdac <ferror@plt+0x1850c>
  41c4c4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c4c8:	add	x1, x1, #0x685
  41c4cc:	mov	w2, #0x5                   	// #5
  41c4d0:	mov	x0, xzr
  41c4d4:	bl	403700 <dcgettext@plt>
  41c4d8:	ldur	x1, [x29, #-16]
  41c4dc:	mov	x20, x0
  41c4e0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41c4e4:	add	x0, x0, #0xb63
  41c4e8:	mov	w2, wzr
  41c4ec:	bl	41aa68 <ferror@plt+0x171c8>
  41c4f0:	ldr	x8, [x23, #32]
  41c4f4:	mov	x1, x0
  41c4f8:	mov	x0, x20
  41c4fc:	sub	x2, x19, x8
  41c500:	bl	431394 <warn@@Base>
  41c504:	b	41ac3c <ferror@plt+0x1739c>
  41c508:	ldp	x1, x3, [x29, #-96]
  41c50c:	ldur	x4, [x29, #-24]
  41c510:	ldur	x2, [x29, #-104]
  41c514:	stp	x3, x1, [x29, #-96]
  41c518:	stur	x4, [x29, #-104]
  41c51c:	stur	x2, [x29, #-24]
  41c520:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41c524:	add	x0, x0, #0xd71
  41c528:	bl	4037a0 <printf@plt>
  41c52c:	ldur	w12, [x29, #-116]
  41c530:	ldur	x13, [x29, #-112]
  41c534:	mov	x25, xzr
  41c538:	add	x21, x21, #0x10
  41c53c:	b	41ba14 <ferror@plt+0x18174>
  41c540:	str	wzr, [sp, #88]
  41c544:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41c548:	add	x1, x1, #0xdf9
  41c54c:	mov	w2, #0x5                   	// #5
  41c550:	mov	x0, xzr
  41c554:	bl	403700 <dcgettext@plt>
  41c558:	ldur	x1, [x29, #-16]
  41c55c:	ldr	w8, [sp, #120]
  41c560:	str	x0, [sp, #80]
  41c564:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41c568:	add	x0, x0, #0xb63
  41c56c:	mov	w2, wzr
  41c570:	and	w24, w8, #0xff
  41c574:	bl	41aa68 <ferror@plt+0x171c8>
  41c578:	ldur	x8, [x29, #-16]
  41c57c:	ldr	x1, [sp, #112]
  41c580:	ldr	x2, [sp, #128]
  41c584:	ldr	w3, [sp, #88]
  41c588:	mov	x25, x0
  41c58c:	mov	x0, x8
  41c590:	bl	41d21c <ferror@plt+0x1997c>
  41c594:	mov	x3, x0
  41c598:	ldr	x0, [sp, #80]
  41c59c:	mov	w1, w24
  41c5a0:	mov	x2, x25
  41c5a4:	b	41c7e8 <ferror@plt+0x18f48>
  41c5a8:	adrp	x25, 436000 <warn@@Base+0x4c6c>
  41c5ac:	add	x25, x25, #0x850
  41c5b0:	b	41c7dc <ferror@plt+0x18f3c>
  41c5b4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c5b8:	add	x1, x1, #0x9e4
  41c5bc:	mov	w2, #0x5                   	// #5
  41c5c0:	mov	x0, xzr
  41c5c4:	bl	403700 <dcgettext@plt>
  41c5c8:	mov	x3, x0
  41c5cc:	b	41c630 <ferror@plt+0x18d90>
  41c5d0:	sub	x9, x8, #0x80
  41c5d4:	cmp	x9, #0x6
  41c5d8:	b.hi	41cca4 <ferror@plt+0x19404>  // b.pmore
  41c5dc:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  41c5e0:	add	x8, x8, #0xf64
  41c5e4:	adr	x10, 41c5f4 <ferror@plt+0x18d54>
  41c5e8:	ldrh	w11, [x8, x9, lsl #1]
  41c5ec:	add	x10, x10, x11, lsl #2
  41c5f0:	br	x10
  41c5f4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c5f8:	add	x0, x0, #0x35d
  41c5fc:	b	41c080 <ferror@plt+0x187e0>
  41c600:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41c604:	ldr	x9, [x9, #696]
  41c608:	add	x0, x8, x25
  41c60c:	mov	w1, w22
  41c610:	blr	x9
  41c614:	mov	x1, x0
  41c618:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41c61c:	add	x0, x0, #0xb63
  41c620:	mov	w2, wzr
  41c624:	bl	41aa68 <ferror@plt+0x171c8>
  41c628:	mov	x3, x0
  41c62c:	ldr	x25, [sp, #88]
  41c630:	ldr	w1, [sp, #120]
  41c634:	mov	x0, x25
  41c638:	mov	x2, x24
  41c63c:	b	41c7e8 <ferror@plt+0x18f48>
  41c640:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c644:	add	x0, x0, #0x410
  41c648:	b	41c080 <ferror@plt+0x187e0>
  41c64c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c650:	add	x0, x0, #0x41c
  41c654:	b	41c080 <ferror@plt+0x187e0>
  41c658:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c65c:	add	x1, x1, #0x426
  41c660:	b	41c074 <ferror@plt+0x187d4>
  41c664:	ldr	w8, [sp, #108]
  41c668:	sub	x27, x21, x22
  41c66c:	sub	w8, w8, #0x1
  41c670:	cmp	w8, #0xff
  41c674:	b.hi	41c97c <ferror@plt+0x190dc>  // b.pmore
  41c678:	adrp	x9, 458000 <_bfd_std_section+0x110>
  41c67c:	add	x9, x9, #0xa70
  41c680:	ldr	w19, [x9, w8, uxtw #2]
  41c684:	b	41c980 <ferror@plt+0x190e0>
  41c688:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c68c:	add	x0, x0, #0x4b7
  41c690:	b	41c080 <ferror@plt+0x187e0>
  41c694:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c698:	add	x0, x0, #0x4c1
  41c69c:	b	41c080 <ferror@plt+0x187e0>
  41c6a0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c6a4:	add	x1, x1, #0x4d0
  41c6a8:	b	41c074 <ferror@plt+0x187d4>
  41c6ac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c6b0:	add	x1, x1, #0x63b
  41c6b4:	b	41c074 <ferror@plt+0x187d4>
  41c6b8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c6bc:	add	x0, x0, #0x47c
  41c6c0:	b	41c080 <ferror@plt+0x187e0>
  41c6c4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c6c8:	add	x1, x1, #0x646
  41c6cc:	b	41c074 <ferror@plt+0x187d4>
  41c6d0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c6d4:	add	x0, x0, #0x482
  41c6d8:	b	41c080 <ferror@plt+0x187e0>
  41c6dc:	sub	x8, x8, #0x40
  41c6e0:	cmp	x8, #0xbf
  41c6e4:	b.hi	41caf4 <ferror@plt+0x19254>  // b.pmore
  41c6e8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c6ec:	add	x1, x1, #0x48b
  41c6f0:	b	41c074 <ferror@plt+0x187d4>
  41c6f4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c6f8:	add	x0, x0, #0x451
  41c6fc:	b	41c080 <ferror@plt+0x187e0>
  41c700:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c704:	add	x0, x0, #0x446
  41c708:	b	41c080 <ferror@plt+0x187e0>
  41c70c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c710:	add	x1, x1, #0x45d
  41c714:	b	41c074 <ferror@plt+0x187d4>
  41c718:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c71c:	add	x1, x1, #0x69
  41c720:	b	41c074 <ferror@plt+0x187d4>
  41c724:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c728:	add	x1, x1, #0x8a
  41c72c:	b	41c074 <ferror@plt+0x187d4>
  41c730:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c734:	add	x1, x1, #0x5f
  41c738:	b	41c074 <ferror@plt+0x187d4>
  41c73c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c740:	add	x0, x0, #0x500
  41c744:	b	41c080 <ferror@plt+0x187e0>
  41c748:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c74c:	add	x0, x0, #0x4f6
  41c750:	b	41c080 <ferror@plt+0x187e0>
  41c754:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c758:	add	x0, x0, #0x50c
  41c75c:	b	41c080 <ferror@plt+0x187e0>
  41c760:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c764:	add	x1, x1, #0xab
  41c768:	mov	w2, #0x5                   	// #5
  41c76c:	mov	x0, xzr
  41c770:	bl	403700 <dcgettext@plt>
  41c774:	ldur	x1, [x29, #-16]
  41c778:	mov	x19, x0
  41c77c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41c780:	add	x0, x0, #0xb63
  41c784:	mov	w2, wzr
  41c788:	bl	41aa68 <ferror@plt+0x171c8>
  41c78c:	mov	x1, x0
  41c790:	mov	x0, x19
  41c794:	bl	4037a0 <printf@plt>
  41c798:	b	41ac3c <ferror@plt+0x1739c>
  41c79c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c7a0:	add	x1, x1, #0x51f
  41c7a4:	b	41c074 <ferror@plt+0x187d4>
  41c7a8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c7ac:	add	x0, x0, #0x5c8
  41c7b0:	b	41c080 <ferror@plt+0x187e0>
  41c7b4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c7b8:	add	x1, x1, #0x956
  41c7bc:	mov	w2, #0x5                   	// #5
  41c7c0:	mov	x0, xzr
  41c7c4:	bl	403700 <dcgettext@plt>
  41c7c8:	mov	x23, x28
  41c7cc:	mov	x28, x22
  41c7d0:	ldr	x22, [sp, #120]
  41c7d4:	mov	x25, x0
  41c7d8:	ldr	x2, [sp, #80]
  41c7dc:	ldr	w1, [sp, #88]
  41c7e0:	mov	x0, x24
  41c7e4:	mov	x3, x25
  41c7e8:	bl	4037a0 <printf@plt>
  41c7ec:	mov	x25, xzr
  41c7f0:	ldur	w12, [x29, #-116]
  41c7f4:	ldur	x13, [x29, #-112]
  41c7f8:	b	41ba14 <ferror@plt+0x18174>
  41c7fc:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c800:	add	x1, x1, #0x29
  41c804:	mov	w2, #0x5                   	// #5
  41c808:	mov	x0, xzr
  41c80c:	bl	403700 <dcgettext@plt>
  41c810:	stur	x0, [x29, #-112]
  41c814:	mov	x0, x27
  41c818:	bl	41cf60 <ferror@plt+0x196c0>
  41c81c:	mov	x24, x0
  41c820:	mov	w0, #0x1b                  	// #27
  41c824:	bl	41ab44 <ferror@plt+0x172a4>
  41c828:	mov	x2, x0
  41c82c:	ldur	x0, [x29, #-112]
  41c830:	mov	x1, x24
  41c834:	bl	431394 <warn@@Base>
  41c838:	ldur	w24, [x29, #-120]
  41c83c:	ldur	w12, [x29, #-116]
  41c840:	b	41bdd0 <ferror@plt+0x18530>
  41c844:	mov	w0, #0x18                  	// #24
  41c848:	bl	403290 <xmalloc@plt>
  41c84c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c850:	ldr	x9, [x8, #1312]
  41c854:	mov	w10, #0x1                   	// #1
  41c858:	str	w10, [x0]
  41c85c:	str	x19, [x0, #8]
  41c860:	b	41c890 <ferror@plt+0x18ff0>
  41c864:	ldur	x0, [x29, #-16]
  41c868:	bl	41d15c <ferror@plt+0x198bc>
  41c86c:	mov	x24, x0
  41c870:	mov	w0, #0x18                  	// #24
  41c874:	bl	403290 <xmalloc@plt>
  41c878:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c87c:	ldr	x9, [x8, #1312]
  41c880:	str	x24, [x0, #8]
  41c884:	ldur	w24, [x29, #-120]
  41c888:	mov	w10, #0x1                   	// #1
  41c88c:	str	w10, [x0]
  41c890:	str	x9, [x0, #16]
  41c894:	str	x0, [x8, #1312]
  41c898:	b	41c83c <ferror@plt+0x18f9c>
  41c89c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41c8a0:	add	x1, x1, #0xc61
  41c8a4:	mov	w2, #0x5                   	// #5
  41c8a8:	mov	x0, xzr
  41c8ac:	bl	403700 <dcgettext@plt>
  41c8b0:	bl	4312d0 <error@@Base>
  41c8b4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c8b8:	add	x1, x1, #0x6dc
  41c8bc:	mov	w2, #0x5                   	// #5
  41c8c0:	mov	x0, xzr
  41c8c4:	bl	403700 <dcgettext@plt>
  41c8c8:	mov	x1, x19
  41c8cc:	bl	4037a0 <printf@plt>
  41c8d0:	cmp	x27, #0x10
  41c8d4:	b.eq	41cba0 <ferror@plt+0x19300>  // b.none
  41c8d8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41c8dc:	ldr	x8, [x8, #1416]
  41c8e0:	cbz	x8, 41cba0 <ferror@plt+0x19300>
  41c8e4:	ldr	x9, [x8]
  41c8e8:	cmp	x9, x19
  41c8ec:	b.eq	41cb88 <ferror@plt+0x192e8>  // b.none
  41c8f0:	ldr	x8, [x8, #40]
  41c8f4:	cbnz	x8, 41c8e4 <ferror@plt+0x19044>
  41c8f8:	b	41cba0 <ferror@plt+0x19300>
  41c8fc:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c900:	add	x1, x1, #0x5eb
  41c904:	b	41c074 <ferror@plt+0x187d4>
  41c908:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c90c:	add	x1, x1, #0x613
  41c910:	b	41c074 <ferror@plt+0x187d4>
  41c914:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c918:	add	x1, x1, #0x5d7
  41c91c:	b	41c074 <ferror@plt+0x187d4>
  41c920:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c924:	add	x1, x1, #0x600
  41c928:	b	41c074 <ferror@plt+0x187d4>
  41c92c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c930:	add	x0, x0, #0x558
  41c934:	b	41c080 <ferror@plt+0x187e0>
  41c938:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c93c:	add	x0, x0, #0x537
  41c940:	b	41c080 <ferror@plt+0x187e0>
  41c944:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c948:	add	x0, x0, #0x541
  41c94c:	b	41c080 <ferror@plt+0x187e0>
  41c950:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c954:	add	x0, x0, #0x54a
  41c958:	b	41c080 <ferror@plt+0x187e0>
  41c95c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41c960:	add	x0, x0, #0x568
  41c964:	b	41c080 <ferror@plt+0x187e0>
  41c968:	cmp	x9, #0xbf
  41c96c:	b.hi	41cb7c <ferror@plt+0x192dc>  // b.pmore
  41c970:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41c974:	add	x1, x1, #0x58c
  41c978:	b	41c074 <ferror@plt+0x187d4>
  41c97c:	mov	w19, wzr
  41c980:	mov	w0, #0x28                  	// #40
  41c984:	bl	403800 <putchar@plt>
  41c988:	adrp	x23, 436000 <warn@@Base+0x4c6c>
  41c98c:	adrp	x24, 436000 <warn@@Base+0x4c6c>
  41c990:	adrp	x25, 43b000 <warn@@Base+0x9c6c>
  41c994:	adrp	x28, 45b000 <_bfd_std_section+0x3110>
  41c998:	add	x23, x23, #0x949
  41c99c:	add	x24, x24, #0x95
  41c9a0:	add	x25, x25, #0xaff
  41c9a4:	add	x26, x27, #0x1
  41c9a8:	cmp	x26, x20
  41c9ac:	b.cs	41c9c4 <ferror@plt+0x19124>  // b.hs, b.nlast
  41c9b0:	mov	w1, #0x1                   	// #1
  41c9b4:	ldr	x8, [x28, #696]
  41c9b8:	mov	x0, x27
  41c9bc:	blr	x8
  41c9c0:	b	41c9e0 <ferror@plt+0x19140>
  41c9c4:	cmp	x27, x20
  41c9c8:	b.cs	41c9dc <ferror@plt+0x1913c>  // b.hs, b.nlast
  41c9cc:	sub	w1, w20, w27
  41c9d0:	sub	w8, w1, #0x1
  41c9d4:	cmp	w8, #0x7
  41c9d8:	b.ls	41c9b4 <ferror@plt+0x19114>  // b.plast
  41c9dc:	mov	w0, wzr
  41c9e0:	subs	x22, x22, #0x1
  41c9e4:	b.eq	41cee0 <ferror@plt+0x19640>  // b.none
  41c9e8:	and	w8, w0, #0xff
  41c9ec:	cmp	w8, #0x1
  41c9f0:	b.eq	41ca28 <ferror@plt+0x19188>  // b.none
  41c9f4:	cbnz	w8, 41ca9c <ferror@plt+0x191fc>
  41c9f8:	mov	x0, x25
  41c9fc:	bl	4037a0 <printf@plt>
  41ca00:	sub	x1, x29, #0x58
  41ca04:	mov	x0, x26
  41ca08:	mov	x2, x20
  41ca0c:	mov	w3, w19
  41ca10:	bl	41f5c8 <ferror@plt+0x1bd28>
  41ca14:	ldur	w8, [x29, #-88]
  41ca18:	cbz	w8, 41cf00 <ferror@plt+0x19660>
  41ca1c:	subs	x22, x22, x8
  41ca20:	b.cs	41ca88 <ferror@plt+0x191e8>  // b.hs, b.nlast
  41ca24:	b	41cf00 <ferror@plt+0x19660>
  41ca28:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ca2c:	add	x0, x0, #0xb2d
  41ca30:	bl	4037a0 <printf@plt>
  41ca34:	sub	x1, x29, #0x58
  41ca38:	mov	x0, x26
  41ca3c:	mov	x2, x20
  41ca40:	mov	w3, w19
  41ca44:	bl	41f5c8 <ferror@plt+0x1bd28>
  41ca48:	ldur	w8, [x29, #-88]
  41ca4c:	cbz	w8, 41cf20 <ferror@plt+0x19680>
  41ca50:	subs	x22, x22, x8
  41ca54:	b.cc	41cf20 <ferror@plt+0x19680>  // b.lo, b.ul, b.last
  41ca58:	mov	x0, x23
  41ca5c:	add	x26, x26, x8
  41ca60:	bl	4037a0 <printf@plt>
  41ca64:	sub	x1, x29, #0x58
  41ca68:	mov	x0, x26
  41ca6c:	mov	x2, x20
  41ca70:	mov	w3, w19
  41ca74:	bl	41f5c8 <ferror@plt+0x1bd28>
  41ca78:	ldur	w8, [x29, #-88]
  41ca7c:	cbz	w8, 41cf40 <ferror@plt+0x196a0>
  41ca80:	subs	x22, x22, x8
  41ca84:	b.cc	41cf40 <ferror@plt+0x196a0>  // b.lo, b.ul, b.last
  41ca88:	add	x27, x26, x8
  41ca8c:	cbz	x22, 41cb00 <ferror@plt+0x19260>
  41ca90:	mov	x0, x24
  41ca94:	bl	4037a0 <printf@plt>
  41ca98:	b	41c9a4 <ferror@plt+0x19104>
  41ca9c:	and	w19, w0, #0xff
  41caa0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41caa4:	add	x0, x0, #0x32a
  41caa8:	bl	403450 <puts@plt>
  41caac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cab0:	add	x1, x1, #0xb34
  41cab4:	mov	w2, #0x5                   	// #5
  41cab8:	mov	x0, xzr
  41cabc:	bl	403700 <dcgettext@plt>
  41cac0:	mov	w1, w19
  41cac4:	bl	431394 <warn@@Base>
  41cac8:	b	41ac3c <ferror@plt+0x1739c>
  41cacc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41cad0:	add	x0, x0, #0x32a
  41cad4:	bl	403450 <puts@plt>
  41cad8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cadc:	add	x1, x1, #0xa3c
  41cae0:	mov	w2, #0x5                   	// #5
  41cae4:	mov	x0, xzr
  41cae8:	bl	403700 <dcgettext@plt>
  41caec:	bl	431394 <warn@@Base>
  41caf0:	b	41ac3c <ferror@plt+0x1739c>
  41caf4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41caf8:	add	x1, x1, #0x49c
  41cafc:	b	41c074 <ferror@plt+0x187d4>
  41cb00:	cbz	w19, 41cba8 <ferror@plt+0x19308>
  41cb04:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cb08:	add	x0, x0, #0xb6d
  41cb0c:	b	41c080 <ferror@plt+0x187e0>
  41cb10:	add	x25, x8, x25
  41cb14:	mov	x0, x25
  41cb18:	mov	x1, x24
  41cb1c:	bl	403020 <strnlen@plt>
  41cb20:	cmp	x0, x24
  41cb24:	mov	x23, x28
  41cb28:	mov	x28, x22
  41cb2c:	ldr	x22, [sp, #120]
  41cb30:	ldp	x24, x2, [sp, #72]
  41cb34:	b.ne	41c7dc <ferror@plt+0x18f3c>  // b.any
  41cb38:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cb3c:	add	x1, x1, #0x96b
  41cb40:	mov	w2, #0x5                   	// #5
  41cb44:	mov	x0, xzr
  41cb48:	bl	403700 <dcgettext@plt>
  41cb4c:	ldr	x2, [sp, #80]
  41cb50:	mov	x25, x0
  41cb54:	b	41c7dc <ferror@plt+0x18f3c>
  41cb58:	mov	w9, #0x8001                	// #32769
  41cb5c:	cmp	x8, x9
  41cb60:	b.eq	41cde8 <ferror@plt+0x19548>  // b.none
  41cb64:	mov	w9, #0x8765                	// #34661
  41cb68:	cmp	x8, x9
  41cb6c:	b.ne	41cdf4 <ferror@plt+0x19554>  // b.any
  41cb70:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cb74:	add	x0, x0, #0x189
  41cb78:	b	41c080 <ferror@plt+0x187e0>
  41cb7c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cb80:	add	x1, x1, #0x59b
  41cb84:	b	41c074 <ferror@plt+0x187d4>
  41cb88:	ldr	x0, [x8, #8]
  41cb8c:	bl	41a9f4 <ferror@plt+0x17154>
  41cb90:	mov	x1, x0
  41cb94:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cb98:	add	x0, x0, #0xdbd
  41cb9c:	bl	4037a0 <printf@plt>
  41cba0:	mov	w0, #0x5d                  	// #93
  41cba4:	b	41bf0c <ferror@plt+0x1866c>
  41cba8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbac:	add	x0, x0, #0xb77
  41cbb0:	b	41c080 <ferror@plt+0x187e0>
  41cbb4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbb8:	add	x0, x0, #0x291
  41cbbc:	b	41c080 <ferror@plt+0x187e0>
  41cbc0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbc4:	add	x0, x0, #0x29b
  41cbc8:	b	41c080 <ferror@plt+0x187e0>
  41cbcc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbd0:	add	x0, x0, #0x2ab
  41cbd4:	b	41c080 <ferror@plt+0x187e0>
  41cbd8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbdc:	add	x0, x0, #0x2d1
  41cbe0:	b	41c080 <ferror@plt+0x187e0>
  41cbe4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbe8:	add	x0, x0, #0x304
  41cbec:	b	41c080 <ferror@plt+0x187e0>
  41cbf0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cbf4:	add	x0, x0, #0x315
  41cbf8:	b	41c080 <ferror@plt+0x187e0>
  41cbfc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc00:	add	x0, x0, #0x32d
  41cc04:	b	41c080 <ferror@plt+0x187e0>
  41cc08:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc0c:	add	x0, x0, #0x2e3
  41cc10:	b	41c080 <ferror@plt+0x187e0>
  41cc14:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc18:	add	x0, x0, #0x33e
  41cc1c:	b	41c080 <ferror@plt+0x187e0>
  41cc20:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc24:	add	x0, x0, #0x37f
  41cc28:	b	41c080 <ferror@plt+0x187e0>
  41cc2c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc30:	add	x0, x0, #0x3a3
  41cc34:	b	41c080 <ferror@plt+0x187e0>
  41cc38:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc3c:	add	x0, x0, #0x27f
  41cc40:	b	41c080 <ferror@plt+0x187e0>
  41cc44:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc48:	add	x0, x0, #0xb6e
  41cc4c:	b	41c080 <ferror@plt+0x187e0>
  41cc50:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc54:	add	x0, x0, #0x2b3
  41cc58:	b	41c080 <ferror@plt+0x187e0>
  41cc5c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc60:	add	x0, x0, #0xb78
  41cc64:	b	41c080 <ferror@plt+0x187e0>
  41cc68:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc6c:	add	x0, x0, #0x2c1
  41cc70:	b	41c080 <ferror@plt+0x187e0>
  41cc74:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc78:	add	x0, x0, #0x2f3
  41cc7c:	b	41c080 <ferror@plt+0x187e0>
  41cc80:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc84:	add	x0, x0, #0x31e
  41cc88:	b	41c080 <ferror@plt+0x187e0>
  41cc8c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc90:	add	x0, x0, #0x34f
  41cc94:	b	41c080 <ferror@plt+0x187e0>
  41cc98:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cc9c:	add	x0, x0, #0x355
  41cca0:	b	41c080 <ferror@plt+0x187e0>
  41cca4:	and	x8, x8, #0xffffffffffffff80
  41cca8:	cmp	x8, #0x80
  41ccac:	b.ne	41cea8 <ferror@plt+0x19608>  // b.any
  41ccb0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41ccb4:	add	x1, x1, #0x3e4
  41ccb8:	b	41c074 <ferror@plt+0x187d4>
  41ccbc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ccc0:	add	x0, x0, #0x36a
  41ccc4:	b	41c080 <ferror@plt+0x187e0>
  41ccc8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cccc:	add	x0, x0, #0x38d
  41ccd0:	b	41c080 <ferror@plt+0x187e0>
  41ccd4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ccd8:	add	x0, x0, #0x3b5
  41ccdc:	b	41c080 <ferror@plt+0x187e0>
  41cce0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cce4:	add	x0, x0, #0x3cc
  41cce8:	b	41c080 <ferror@plt+0x187e0>
  41ccec:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ccf0:	add	x0, x0, #0xdb
  41ccf4:	b	41c080 <ferror@plt+0x187e0>
  41ccf8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ccfc:	add	x0, x0, #0xe8
  41cd00:	b	41c080 <ferror@plt+0x187e0>
  41cd04:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd08:	add	x0, x0, #0xee
  41cd0c:	b	41c080 <ferror@plt+0x187e0>
  41cd10:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd14:	add	x0, x0, #0xf4
  41cd18:	b	41c080 <ferror@plt+0x187e0>
  41cd1c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd20:	add	x0, x0, #0x10a
  41cd24:	b	41c080 <ferror@plt+0x187e0>
  41cd28:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd2c:	add	x0, x0, #0x124
  41cd30:	b	41c080 <ferror@plt+0x187e0>
  41cd34:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd38:	add	x0, x0, #0x13d
  41cd3c:	b	41c080 <ferror@plt+0x187e0>
  41cd40:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd44:	add	x0, x0, #0x144
  41cd48:	b	41c080 <ferror@plt+0x187e0>
  41cd4c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd50:	add	x0, x0, #0x158
  41cd54:	b	41c080 <ferror@plt+0x187e0>
  41cd58:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd5c:	add	x0, x0, #0x165
  41cd60:	b	41c080 <ferror@plt+0x187e0>
  41cd64:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd68:	add	x0, x0, #0x16b
  41cd6c:	b	41c080 <ferror@plt+0x187e0>
  41cd70:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd74:	add	x0, x0, #0x179
  41cd78:	b	41c080 <ferror@plt+0x187e0>
  41cd7c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd80:	add	x0, x0, #0x1ab
  41cd84:	b	41c080 <ferror@plt+0x187e0>
  41cd88:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd8c:	add	x0, x0, #0x1b4
  41cd90:	b	41c080 <ferror@plt+0x187e0>
  41cd94:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cd98:	add	x0, x0, #0x1ce
  41cd9c:	b	41c080 <ferror@plt+0x187e0>
  41cda0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cda4:	add	x0, x0, #0x1d6
  41cda8:	b	41c080 <ferror@plt+0x187e0>
  41cdac:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cdb0:	add	x0, x0, #0x1e6
  41cdb4:	b	41c080 <ferror@plt+0x187e0>
  41cdb8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cdbc:	add	x0, x0, #0x203
  41cdc0:	b	41c080 <ferror@plt+0x187e0>
  41cdc4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cdc8:	add	x0, x0, #0x213
  41cdcc:	b	41c080 <ferror@plt+0x187e0>
  41cdd0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cdd4:	add	x0, x0, #0x220
  41cdd8:	b	41c080 <ferror@plt+0x187e0>
  41cddc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cde0:	add	x0, x0, #0x22d
  41cde4:	b	41c080 <ferror@plt+0x187e0>
  41cde8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cdec:	add	x0, x0, #0x23c
  41cdf0:	b	41c080 <ferror@plt+0x187e0>
  41cdf4:	and	x8, x8, #0xffffffffffff8000
  41cdf8:	cmp	x8, #0x8, lsl #12
  41cdfc:	b.ne	41ceb4 <ferror@plt+0x19614>  // b.any
  41ce00:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41ce04:	add	x1, x1, #0x24d
  41ce08:	b	41c768 <ferror@plt+0x18ec8>
  41ce0c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce10:	add	x0, x0, #0xff
  41ce14:	b	41c080 <ferror@plt+0x187e0>
  41ce18:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce1c:	add	x0, x0, #0x117
  41ce20:	b	41c080 <ferror@plt+0x187e0>
  41ce24:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce28:	add	x0, x0, #0x132
  41ce2c:	b	41c080 <ferror@plt+0x187e0>
  41ce30:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce34:	add	x0, x0, #0x14f
  41ce38:	b	41c080 <ferror@plt+0x187e0>
  41ce3c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce40:	add	x0, x0, #0x19e
  41ce44:	b	41c080 <ferror@plt+0x187e0>
  41ce48:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce4c:	add	x0, x0, #0x1a2
  41ce50:	b	41c080 <ferror@plt+0x187e0>
  41ce54:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce58:	add	x0, x0, #0x1b9
  41ce5c:	b	41c080 <ferror@plt+0x187e0>
  41ce60:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce64:	add	x0, x0, #0x1c4
  41ce68:	b	41c080 <ferror@plt+0x187e0>
  41ce6c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce70:	add	x0, x0, #0x1de
  41ce74:	b	41c080 <ferror@plt+0x187e0>
  41ce78:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce7c:	add	x0, x0, #0x1ed
  41ce80:	b	41c080 <ferror@plt+0x187e0>
  41ce84:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce88:	add	x0, x0, #0x1f3
  41ce8c:	b	41c080 <ferror@plt+0x187e0>
  41ce90:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ce94:	add	x0, x0, #0x1fb
  41ce98:	b	41c080 <ferror@plt+0x187e0>
  41ce9c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cea0:	add	x0, x0, #0x20b
  41cea4:	b	41c080 <ferror@plt+0x187e0>
  41cea8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41ceac:	add	x1, x1, #0x3f8
  41ceb0:	b	41c074 <ferror@plt+0x187d4>
  41ceb4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41ceb8:	add	x1, x1, #0x26a
  41cebc:	b	41c768 <ferror@plt+0x18ec8>
  41cec0:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41cec4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41cec8:	adrp	x3, 43a000 <warn@@Base+0x8c6c>
  41cecc:	add	x0, x0, #0xec5
  41ced0:	add	x1, x1, #0xb27
  41ced4:	add	x3, x3, #0xee8
  41ced8:	mov	w2, #0x9aa                 	// #2474
  41cedc:	bl	4037c0 <__assert_fail@plt>
  41cee0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cee4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41cee8:	adrp	x3, 43b000 <warn@@Base+0x9c6c>
  41ceec:	add	x0, x0, #0xa95
  41cef0:	add	x1, x1, #0xb27
  41cef4:	add	x3, x3, #0xaa0
  41cef8:	mov	w2, #0x811                 	// #2065
  41cefc:	bl	4037c0 <__assert_fail@plt>
  41cf00:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cf04:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41cf08:	adrp	x3, 43b000 <warn@@Base+0x9c6c>
  41cf0c:	add	x0, x0, #0xb06
  41cf10:	add	x1, x1, #0xb27
  41cf14:	add	x3, x3, #0xaa0
  41cf18:	mov	w2, #0x817                 	// #2071
  41cf1c:	bl	4037c0 <__assert_fail@plt>
  41cf20:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cf24:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41cf28:	adrp	x3, 43b000 <warn@@Base+0x9c6c>
  41cf2c:	add	x0, x0, #0xb06
  41cf30:	add	x1, x1, #0xb27
  41cf34:	add	x3, x3, #0xaa0
  41cf38:	mov	w2, #0x81f                 	// #2079
  41cf3c:	bl	4037c0 <__assert_fail@plt>
  41cf40:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41cf44:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41cf48:	adrp	x3, 43b000 <warn@@Base+0x9c6c>
  41cf4c:	add	x0, x0, #0xb06
  41cf50:	add	x1, x1, #0xb27
  41cf54:	add	x3, x3, #0xaa0
  41cf58:	mov	w2, #0x825                 	// #2085
  41cf5c:	bl	4037c0 <__assert_fail@plt>
  41cf60:	stp	x29, x30, [sp, #-32]!
  41cf64:	stp	x20, x19, [sp, #16]
  41cf68:	mov	x29, sp
  41cf6c:	cbz	x0, 41cfb0 <ferror@plt+0x19710>
  41cf70:	mov	x19, x0
  41cf74:	bl	433188 <warn@@Base+0x1df4>
  41cf78:	mov	x20, x0
  41cf7c:	cbnz	x0, 41cfb8 <ferror@plt+0x19718>
  41cf80:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cf84:	add	x1, x1, #0x702
  41cf88:	mov	w2, #0x5                   	// #5
  41cf8c:	bl	403700 <dcgettext@plt>
  41cf90:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41cf94:	add	x20, x20, #0xe70
  41cf98:	mov	x2, x0
  41cf9c:	mov	w1, #0x64                  	// #100
  41cfa0:	mov	x0, x20
  41cfa4:	mov	x3, x19
  41cfa8:	bl	403150 <snprintf@plt>
  41cfac:	b	41cfb8 <ferror@plt+0x19718>
  41cfb0:	adrp	x20, 43b000 <warn@@Base+0x9c6c>
  41cfb4:	add	x20, x20, #0x6f1
  41cfb8:	mov	x0, x20
  41cfbc:	ldp	x20, x19, [sp, #16]
  41cfc0:	ldp	x29, x30, [sp], #32
  41cfc4:	ret
  41cfc8:	stp	x29, x30, [sp, #-64]!
  41cfcc:	stp	x22, x21, [sp, #32]
  41cfd0:	mov	x21, x1
  41cfd4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41cfd8:	stp	x20, x19, [sp, #48]
  41cfdc:	mov	x20, x2
  41cfe0:	mov	x19, x0
  41cfe4:	add	x1, x1, #0x73f
  41cfe8:	mov	w2, #0x5                   	// #5
  41cfec:	mov	x0, xzr
  41cff0:	str	x23, [sp, #16]
  41cff4:	mov	x29, sp
  41cff8:	mov	w22, w3
  41cffc:	bl	403700 <dcgettext@plt>
  41d000:	mov	x23, x0
  41d004:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41d008:	add	x0, x0, #0xe2d
  41d00c:	mov	x1, x21
  41d010:	mov	w2, wzr
  41d014:	and	w22, w22, #0xff
  41d018:	bl	41aa68 <ferror@plt+0x171c8>
  41d01c:	mov	x2, x0
  41d020:	mov	x0, x23
  41d024:	mov	w1, w22
  41d028:	bl	4037a0 <printf@plt>
  41d02c:	cmp	x19, x20
  41d030:	b.hi	41d084 <ferror@plt+0x197e4>  // b.pmore
  41d034:	sub	x8, x20, x19
  41d038:	cmp	x8, x21
  41d03c:	csel	x22, x8, x21, cc  // cc = lo, ul, last
  41d040:	cbz	x22, 41d080 <ferror@plt+0x197e0>
  41d044:	adrp	x21, 43e000 <warn@@Base+0xcc6c>
  41d048:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  41d04c:	add	x21, x21, #0xc7f
  41d050:	ldr	x8, [x23, #696]
  41d054:	mov	w1, #0x1                   	// #1
  41d058:	mov	x0, x19
  41d05c:	sub	x22, x22, #0x1
  41d060:	add	x20, x19, #0x1
  41d064:	blr	x8
  41d068:	mov	x1, x0
  41d06c:	mov	x0, x21
  41d070:	bl	4037a0 <printf@plt>
  41d074:	mov	x19, x20
  41d078:	cbnz	x22, 41d050 <ferror@plt+0x197b0>
  41d07c:	b	41d084 <ferror@plt+0x197e4>
  41d080:	mov	x20, x19
  41d084:	mov	x0, x20
  41d088:	ldp	x20, x19, [sp, #48]
  41d08c:	ldp	x22, x21, [sp, #32]
  41d090:	ldr	x23, [sp, #16]
  41d094:	ldp	x29, x30, [sp], #64
  41d098:	ret
  41d09c:	stp	x29, x30, [sp, #-32]!
  41d0a0:	stp	x20, x19, [sp, #16]
  41d0a4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  41d0a8:	ldr	x8, [x8, #120]
  41d0ac:	mov	x29, sp
  41d0b0:	cbz	x8, 41d0ec <ferror@plt+0x1984c>
  41d0b4:	adrp	x9, 457000 <_sch_istable+0x1c50>
  41d0b8:	ldr	x9, [x9, #136]
  41d0bc:	mov	x19, x0
  41d0c0:	subs	x20, x9, x0
  41d0c4:	b.ls	41d0f8 <ferror@plt+0x19858>  // b.plast
  41d0c8:	add	x19, x8, x19
  41d0cc:	mov	x0, x19
  41d0d0:	mov	x1, x20
  41d0d4:	bl	403020 <strnlen@plt>
  41d0d8:	cmp	x0, x20
  41d0dc:	b.ne	41d14c <ferror@plt+0x198ac>  // b.any
  41d0e0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d0e4:	add	x1, x1, #0x79e
  41d0e8:	b	41d138 <ferror@plt+0x19898>
  41d0ec:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d0f0:	add	x1, x1, #0x751
  41d0f4:	b	41d138 <ferror@plt+0x19898>
  41d0f8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d0fc:	add	x1, x1, #0x769
  41d100:	mov	w2, #0x5                   	// #5
  41d104:	mov	x0, xzr
  41d108:	bl	403700 <dcgettext@plt>
  41d10c:	mov	x20, x0
  41d110:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41d114:	add	x0, x0, #0xb63
  41d118:	mov	x1, x19
  41d11c:	mov	w2, wzr
  41d120:	bl	41aa68 <ferror@plt+0x171c8>
  41d124:	mov	x1, x0
  41d128:	mov	x0, x20
  41d12c:	bl	431394 <warn@@Base>
  41d130:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d134:	add	x1, x1, #0x78a
  41d138:	ldp	x20, x19, [sp, #16]
  41d13c:	mov	w2, #0x5                   	// #5
  41d140:	mov	x0, xzr
  41d144:	ldp	x29, x30, [sp], #32
  41d148:	b	403700 <dcgettext@plt>
  41d14c:	mov	x0, x19
  41d150:	ldp	x20, x19, [sp, #16]
  41d154:	ldp	x29, x30, [sp], #32
  41d158:	ret
  41d15c:	stp	x29, x30, [sp, #-32]!
  41d160:	stp	x20, x19, [sp, #16]
  41d164:	adrp	x8, 457000 <_sch_istable+0x1c50>
  41d168:	ldr	x8, [x8, #232]
  41d16c:	mov	x29, sp
  41d170:	cbz	x8, 41d1ac <ferror@plt+0x1990c>
  41d174:	adrp	x9, 457000 <_sch_istable+0x1c50>
  41d178:	ldr	x9, [x9, #248]
  41d17c:	mov	x19, x0
  41d180:	subs	x20, x9, x0
  41d184:	b.ls	41d1b8 <ferror@plt+0x19918>  // b.plast
  41d188:	add	x19, x8, x19
  41d18c:	mov	x0, x19
  41d190:	mov	x1, x20
  41d194:	bl	403020 <strnlen@plt>
  41d198:	cmp	x0, x20
  41d19c:	b.ne	41d20c <ferror@plt+0x1996c>  // b.any
  41d1a0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d1a4:	add	x1, x1, #0x80c
  41d1a8:	b	41d1f8 <ferror@plt+0x19958>
  41d1ac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d1b0:	add	x1, x1, #0x7c9
  41d1b4:	b	41d1f8 <ferror@plt+0x19958>
  41d1b8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d1bc:	add	x1, x1, #0x7e6
  41d1c0:	mov	w2, #0x5                   	// #5
  41d1c4:	mov	x0, xzr
  41d1c8:	bl	403700 <dcgettext@plt>
  41d1cc:	mov	x20, x0
  41d1d0:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41d1d4:	add	x0, x0, #0xb63
  41d1d8:	mov	x1, x19
  41d1dc:	mov	w2, wzr
  41d1e0:	bl	41aa68 <ferror@plt+0x171c8>
  41d1e4:	mov	x1, x0
  41d1e8:	mov	x0, x20
  41d1ec:	bl	431394 <warn@@Base>
  41d1f0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d1f4:	add	x1, x1, #0x78a
  41d1f8:	ldp	x20, x19, [sp, #16]
  41d1fc:	mov	w2, #0x5                   	// #5
  41d200:	mov	x0, xzr
  41d204:	ldp	x29, x30, [sp], #32
  41d208:	b	403700 <dcgettext@plt>
  41d20c:	mov	x0, x19
  41d210:	ldp	x20, x19, [sp, #16]
  41d214:	ldp	x29, x30, [sp], #32
  41d218:	ret
  41d21c:	stp	x29, x30, [sp, #-48]!
  41d220:	stp	x20, x19, [sp, #32]
  41d224:	cmp	w3, #0x0
  41d228:	mov	w8, #0x23                  	// #35
  41d22c:	adrp	x20, 456000 <memcpy@GLIBC_2.17>
  41d230:	mov	w10, #0x70                  	// #112
  41d234:	cinc	x9, x8, ne  // ne = any
  41d238:	add	x20, x20, #0xbf8
  41d23c:	stp	x22, x21, [sp, #16]
  41d240:	madd	x8, x9, x10, x20
  41d244:	ldr	x8, [x8, #32]
  41d248:	mov	w10, #0xa                   	// #10
  41d24c:	mov	w11, #0x22                  	// #34
  41d250:	csel	x21, x11, x10, ne  // ne = any
  41d254:	mov	x29, sp
  41d258:	cbz	x8, 41d2e4 <ferror@plt+0x19a44>
  41d25c:	mul	x19, x2, x0
  41d260:	cbz	x1, 41d26c <ferror@plt+0x199cc>
  41d264:	ldr	x10, [x1, #56]
  41d268:	add	x19, x10, x19
  41d26c:	mov	w10, #0x70                  	// #112
  41d270:	madd	x9, x9, x10, x20
  41d274:	ldr	x9, [x9, #48]
  41d278:	cmp	x19, x9
  41d27c:	b.cs	41d2f8 <ferror@plt+0x19a58>  // b.hs, b.nlast
  41d280:	mov	w9, #0x70                  	// #112
  41d284:	madd	x22, x21, x9, x20
  41d288:	ldr	x9, [x22, #32]!
  41d28c:	cbz	x9, 41d33c <ferror@plt+0x19a9c>
  41d290:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41d294:	ldr	x9, [x9, #696]
  41d298:	add	x0, x8, x19
  41d29c:	mov	w1, w2
  41d2a0:	blr	x9
  41d2a4:	mov	w8, #0x70                  	// #112
  41d2a8:	madd	x8, x21, x8, x20
  41d2ac:	ldp	x9, x8, [x8, #40]
  41d2b0:	sub	x19, x0, x9
  41d2b4:	subs	x20, x8, x19
  41d2b8:	b.ls	41d36c <ferror@plt+0x19acc>  // b.plast
  41d2bc:	ldr	x8, [x22]
  41d2c0:	mov	x1, x20
  41d2c4:	add	x19, x8, x19
  41d2c8:	mov	x0, x19
  41d2cc:	bl	403020 <strnlen@plt>
  41d2d0:	cmp	x0, x20
  41d2d4:	b.ne	41d3b0 <ferror@plt+0x19b10>  // b.any
  41d2d8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d2dc:	add	x1, x1, #0x936
  41d2e0:	b	41d354 <ferror@plt+0x19ab4>
  41d2e4:	adrp	x8, 43b000 <warn@@Base+0x9c6c>
  41d2e8:	adrp	x9, 43b000 <warn@@Base+0x9c6c>
  41d2ec:	add	x8, x8, #0x860
  41d2f0:	add	x9, x9, #0x83c
  41d2f4:	b	41d34c <ferror@plt+0x19aac>
  41d2f8:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d2fc:	add	x1, x1, #0x880
  41d300:	mov	w2, #0x5                   	// #5
  41d304:	mov	x0, xzr
  41d308:	bl	403700 <dcgettext@plt>
  41d30c:	mov	x20, x0
  41d310:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41d314:	add	x0, x0, #0xb63
  41d318:	mov	x1, x19
  41d31c:	mov	w2, wzr
  41d320:	bl	41aa68 <ferror@plt+0x171c8>
  41d324:	mov	x1, x0
  41d328:	mov	x0, x20
  41d32c:	bl	431394 <warn@@Base>
  41d330:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d334:	add	x1, x1, #0x8aa
  41d338:	b	41d354 <ferror@plt+0x19ab4>
  41d33c:	adrp	x8, 43b000 <warn@@Base+0x9c6c>
  41d340:	adrp	x9, 43b000 <warn@@Base+0x9c6c>
  41d344:	add	x8, x8, #0x751
  41d348:	add	x9, x9, #0x8c4
  41d34c:	cmp	w3, #0x0
  41d350:	csel	x1, x9, x8, ne  // ne = any
  41d354:	ldp	x20, x19, [sp, #32]
  41d358:	ldp	x22, x21, [sp, #16]
  41d35c:	mov	w2, #0x5                   	// #5
  41d360:	mov	x0, xzr
  41d364:	ldp	x29, x30, [sp], #48
  41d368:	b	403700 <dcgettext@plt>
  41d36c:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d370:	add	x1, x1, #0x8e0
  41d374:	mov	w2, #0x5                   	// #5
  41d378:	mov	x0, xzr
  41d37c:	bl	403700 <dcgettext@plt>
  41d380:	mov	x20, x0
  41d384:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41d388:	add	x0, x0, #0xb63
  41d38c:	mov	x1, x19
  41d390:	mov	w2, wzr
  41d394:	bl	41aa68 <ferror@plt+0x171c8>
  41d398:	mov	x1, x0
  41d39c:	mov	x0, x20
  41d3a0:	bl	431394 <warn@@Base>
  41d3a4:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41d3a8:	add	x1, x1, #0x913
  41d3ac:	b	41d354 <ferror@plt+0x19ab4>
  41d3b0:	mov	x0, x19
  41d3b4:	ldp	x20, x19, [sp, #32]
  41d3b8:	ldp	x22, x21, [sp, #16]
  41d3bc:	ldp	x29, x30, [sp], #48
  41d3c0:	ret
  41d3c4:	sub	sp, sp, #0x90
  41d3c8:	stp	x29, x30, [sp, #48]
  41d3cc:	add	x29, sp, #0x30
  41d3d0:	stp	x26, x25, [sp, #80]
  41d3d4:	stp	x24, x23, [sp, #96]
  41d3d8:	stp	x22, x21, [sp, #112]
  41d3dc:	mov	x22, x4
  41d3e0:	mov	x23, x3
  41d3e4:	mov	x24, x2
  41d3e8:	mov	x26, x1
  41d3ec:	mov	x25, x0
  41d3f0:	sub	x3, x29, #0x4
  41d3f4:	sub	x4, x29, #0x8
  41d3f8:	mov	x0, x1
  41d3fc:	mov	x1, x2
  41d400:	mov	w2, wzr
  41d404:	stp	x28, x27, [sp, #64]
  41d408:	stp	x20, x19, [sp, #128]
  41d40c:	stur	w7, [x29, #-12]
  41d410:	mov	x20, x6
  41d414:	mov	w21, w5
  41d418:	str	wzr, [x6]
  41d41c:	bl	40abec <ferror@plt+0x734c>
  41d420:	ldp	w8, w19, [x29, #-8]
  41d424:	mov	x27, x0
  41d428:	tbnz	w8, #0, 41d43c <ferror@plt+0x19b9c>
  41d42c:	tbz	w8, #1, 41d454 <ferror@plt+0x19bb4>
  41d430:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d434:	add	x1, x1, #0xc72
  41d438:	b	41d444 <ferror@plt+0x19ba4>
  41d43c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d440:	add	x1, x1, #0xc61
  41d444:	mov	w2, #0x5                   	// #5
  41d448:	mov	x0, xzr
  41d44c:	bl	403700 <dcgettext@plt>
  41d450:	bl	4312d0 <error@@Base>
  41d454:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41d458:	ldr	x8, [x8, #1416]
  41d45c:	cbz	x8, 41d954 <ferror@plt+0x1a0b4>
  41d460:	add	x28, x26, x19
  41d464:	ldr	x9, [x8]
  41d468:	cmp	x9, x27
  41d46c:	b.eq	41d47c <ferror@plt+0x19bdc>  // b.none
  41d470:	ldr	x8, [x8, #40]
  41d474:	cbnz	x8, 41d464 <ferror@plt+0x19bc4>
  41d478:	b	41d954 <ferror@plt+0x1a0b4>
  41d47c:	ldr	x26, [x8, #24]
  41d480:	cbz	x26, 41d954 <ferror@plt+0x1a0b4>
  41d484:	sub	x8, x24, x25
  41d488:	stp	x20, x8, [sp, #16]
  41d48c:	sub	w8, w21, #0x3
  41d490:	str	w8, [sp, #4]
  41d494:	and	x19, x22, #0xffffffff
  41d498:	and	x8, x23, #0xffffffff
  41d49c:	str	x8, [sp, #8]
  41d4a0:	ldr	x8, [x26]
  41d4a4:	cbz	x8, 41d954 <ferror@plt+0x1a0b4>
  41d4a8:	ldr	x8, [x26, #8]
  41d4ac:	sub	x9, x8, #0x1
  41d4b0:	cmp	x9, #0x1f
  41d4b4:	b.hi	41d50c <ferror@plt+0x19c6c>  // b.pmore
  41d4b8:	adrp	x11, 436000 <warn@@Base+0x4c6c>
  41d4bc:	add	x11, x11, #0xfc2
  41d4c0:	adr	x8, 41d4d4 <ferror@plt+0x19c34>
  41d4c4:	ldrh	w10, [x11, x9, lsl #1]
  41d4c8:	add	x8, x8, x10, lsl #2
  41d4cc:	mov	w27, #0x1                   	// #1
  41d4d0:	br	x8
  41d4d4:	mov	x20, x25
  41d4d8:	mov	x25, x23
  41d4dc:	mov	w23, w21
  41d4e0:	mov	x21, x19
  41d4e4:	add	x19, x28, #0x1
  41d4e8:	cmp	x19, x24
  41d4ec:	b.cs	41d62c <ferror@plt+0x19d8c>  // b.hs, b.nlast
  41d4f0:	mov	w1, #0x1                   	// #1
  41d4f4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d4f8:	ldr	x8, [x8, #696]
  41d4fc:	mov	x0, x28
  41d500:	blr	x8
  41d504:	mov	x27, x0
  41d508:	b	41d648 <ferror@plt+0x19da8>
  41d50c:	mov	x9, #0xffffffffffffe0ff    	// #-7937
  41d510:	add	x9, x8, x9
  41d514:	cmp	x9, #0x2
  41d518:	b.cc	41d530 <ferror@plt+0x19c90>  // b.lo, b.ul, b.last
  41d51c:	mov	x9, #0xffffffffffffe0e0    	// #-7968
  41d520:	add	x8, x8, x9
  41d524:	cmp	x8, #0x2
  41d528:	b.cc	41d7fc <ferror@plt+0x19f5c>  // b.lo, b.ul, b.last
  41d52c:	b	41d954 <ferror@plt+0x1a0b4>
  41d530:	sub	x3, x29, #0x4
  41d534:	sub	x4, x29, #0x8
  41d538:	mov	x0, x28
  41d53c:	mov	x1, x24
  41d540:	mov	w2, wzr
  41d544:	bl	40abec <ferror@plt+0x734c>
  41d548:	ldp	w8, w9, [x29, #-8]
  41d54c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d550:	mov	x27, x0
  41d554:	add	x1, x1, #0xc61
  41d558:	add	x28, x28, x9
  41d55c:	tbnz	w8, #0, 41d56c <ferror@plt+0x19ccc>
  41d560:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d564:	add	x1, x1, #0xc72
  41d568:	tbz	w8, #1, 41d880 <ferror@plt+0x19fe0>
  41d56c:	mov	w2, #0x5                   	// #5
  41d570:	mov	x0, xzr
  41d574:	bl	403700 <dcgettext@plt>
  41d578:	bl	4312d0 <error@@Base>
  41d57c:	b	41d880 <ferror@plt+0x19fe0>
  41d580:	mov	x27, xzr
  41d584:	add	x28, x28, #0x8
  41d588:	b	41d880 <ferror@plt+0x19fe0>
  41d58c:	mov	x20, x22
  41d590:	mov	x22, x25
  41d594:	mov	x25, x23
  41d598:	mov	w23, w21
  41d59c:	mov	x21, x19
  41d5a0:	add	x19, x28, #0x2
  41d5a4:	cmp	x19, x24
  41d5a8:	b.cs	41d5dc <ferror@plt+0x19d3c>  // b.hs, b.nlast
  41d5ac:	mov	w1, #0x2                   	// #2
  41d5b0:	b	41d5fc <ferror@plt+0x19d5c>
  41d5b4:	mov	x20, x22
  41d5b8:	mov	x22, x25
  41d5bc:	mov	x25, x23
  41d5c0:	mov	w23, w21
  41d5c4:	mov	x21, x19
  41d5c8:	add	x19, x28, #0x4
  41d5cc:	cmp	x19, x24
  41d5d0:	b.cs	41d5dc <ferror@plt+0x19d3c>  // b.hs, b.nlast
  41d5d4:	mov	w1, #0x4                   	// #4
  41d5d8:	b	41d5fc <ferror@plt+0x19d5c>
  41d5dc:	cmp	x28, x24
  41d5e0:	b.cs	41d5f4 <ferror@plt+0x19d54>  // b.hs, b.nlast
  41d5e4:	sub	w1, w24, w28
  41d5e8:	sub	w8, w1, #0x1
  41d5ec:	cmp	w8, #0x7
  41d5f0:	b.ls	41d5fc <ferror@plt+0x19d5c>  // b.plast
  41d5f4:	mov	x27, xzr
  41d5f8:	b	41d610 <ferror@plt+0x19d70>
  41d5fc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d600:	ldr	x8, [x8, #696]
  41d604:	mov	x0, x28
  41d608:	blr	x8
  41d60c:	mov	x27, x0
  41d610:	mov	x28, x19
  41d614:	mov	x19, x21
  41d618:	mov	w21, w23
  41d61c:	mov	x23, x25
  41d620:	mov	x25, x22
  41d624:	mov	x22, x20
  41d628:	b	41d65c <ferror@plt+0x19dbc>
  41d62c:	cmp	x28, x24
  41d630:	b.cs	41d644 <ferror@plt+0x19da4>  // b.hs, b.nlast
  41d634:	sub	w1, w24, w28
  41d638:	sub	w8, w1, #0x1
  41d63c:	cmp	w8, #0x7
  41d640:	b.ls	41d4f4 <ferror@plt+0x19c54>  // b.plast
  41d644:	mov	x27, xzr
  41d648:	mov	x28, x19
  41d64c:	mov	x19, x21
  41d650:	mov	w21, w23
  41d654:	mov	x23, x25
  41d658:	mov	x25, x20
  41d65c:	ldr	x20, [sp, #16]
  41d660:	b	41d880 <ferror@plt+0x19fe0>
  41d664:	add	x8, x28, #0x4
  41d668:	cmp	x8, x24
  41d66c:	b.cs	41d770 <ferror@plt+0x19ed0>  // b.hs, b.nlast
  41d670:	mov	w1, #0x4                   	// #4
  41d674:	b	41d790 <ferror@plt+0x19ef0>
  41d678:	sub	x1, x24, x28
  41d67c:	mov	x0, x28
  41d680:	bl	403020 <strnlen@plt>
  41d684:	add	x8, x0, x28
  41d688:	mov	x27, xzr
  41d68c:	b	41d7e8 <ferror@plt+0x19f48>
  41d690:	add	x8, x28, #0x1
  41d694:	cmp	x8, x24
  41d698:	b.cs	41d7b0 <ferror@plt+0x19f10>  // b.hs, b.nlast
  41d69c:	mov	w1, #0x1                   	// #1
  41d6a0:	b	41d7d0 <ferror@plt+0x19f30>
  41d6a4:	cmp	w21, #0x2
  41d6a8:	b.ne	41d7f0 <ferror@plt+0x19f50>  // b.any
  41d6ac:	ldr	x8, [sp, #8]
  41d6b0:	mov	w27, w23
  41d6b4:	cmp	x8, #0x9
  41d6b8:	b.cc	41d6ec <ferror@plt+0x19e4c>  // b.lo, b.ul, b.last
  41d6bc:	ldr	x3, [sp, #8]
  41d6c0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d6c4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41d6c8:	mov	w4, #0x5                   	// #5
  41d6cc:	mov	x0, xzr
  41d6d0:	add	x1, x1, #0x1b5
  41d6d4:	add	x2, x2, #0x1fd
  41d6d8:	bl	4035d0 <dcngettext@plt>
  41d6dc:	mov	w2, #0x8                   	// #8
  41d6e0:	mov	w1, w23
  41d6e4:	mov	w27, #0x8                   	// #8
  41d6e8:	bl	4312d0 <error@@Base>
  41d6ec:	add	x8, x28, w27, uxtw
  41d6f0:	cmp	x8, x24
  41d6f4:	b.cc	41d704 <ferror@plt+0x19e64>  // b.lo, b.ul, b.last
  41d6f8:	cmp	x28, x24
  41d6fc:	b.cs	41d710 <ferror@plt+0x19e70>  // b.hs, b.nlast
  41d700:	sub	w27, w24, w28
  41d704:	sub	w8, w27, #0x1
  41d708:	cmp	w8, #0x7
  41d70c:	b.ls	41d750 <ferror@plt+0x19eb0>  // b.plast
  41d710:	mov	x27, xzr
  41d714:	b	41d768 <ferror@plt+0x19ec8>
  41d718:	add	x8, x28, #0x2
  41d71c:	cmp	x8, x24
  41d720:	b.cs	41d914 <ferror@plt+0x1a074>  // b.hs, b.nlast
  41d724:	mov	w1, #0x2                   	// #2
  41d728:	b	41d934 <ferror@plt+0x1a094>
  41d72c:	sub	x3, x29, #0x4
  41d730:	sub	x4, x29, #0x8
  41d734:	mov	w2, #0x1                   	// #1
  41d738:	mov	x0, x28
  41d73c:	mov	x1, x24
  41d740:	b	41d544 <ferror@plt+0x19ca4>
  41d744:	mov	x27, xzr
  41d748:	add	x28, x28, #0x10
  41d74c:	b	41d880 <ferror@plt+0x19fe0>
  41d750:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d754:	ldr	x8, [x8, #696]
  41d758:	mov	x0, x28
  41d75c:	mov	w1, w27
  41d760:	blr	x8
  41d764:	mov	x27, x0
  41d768:	add	x28, x28, x23
  41d76c:	b	41d880 <ferror@plt+0x19fe0>
  41d770:	cmp	x28, x24
  41d774:	b.cs	41d788 <ferror@plt+0x19ee8>  // b.hs, b.nlast
  41d778:	sub	w1, w24, w28
  41d77c:	sub	w8, w1, #0x1
  41d780:	cmp	w8, #0x7
  41d784:	b.ls	41d790 <ferror@plt+0x19ef0>  // b.plast
  41d788:	mov	x27, xzr
  41d78c:	b	41d7a4 <ferror@plt+0x19f04>
  41d790:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d794:	ldr	x8, [x8, #696]
  41d798:	mov	x0, x28
  41d79c:	blr	x8
  41d7a0:	mov	x27, x0
  41d7a4:	add	x8, x27, x28
  41d7a8:	add	x28, x8, #0x4
  41d7ac:	b	41d880 <ferror@plt+0x19fe0>
  41d7b0:	cmp	x28, x24
  41d7b4:	b.cs	41d7c8 <ferror@plt+0x19f28>  // b.hs, b.nlast
  41d7b8:	sub	w1, w24, w28
  41d7bc:	sub	w8, w1, #0x1
  41d7c0:	cmp	w8, #0x7
  41d7c4:	b.ls	41d7d0 <ferror@plt+0x19f30>  // b.plast
  41d7c8:	mov	x27, xzr
  41d7cc:	b	41d7e4 <ferror@plt+0x19f44>
  41d7d0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d7d4:	ldr	x8, [x8, #696]
  41d7d8:	mov	x0, x28
  41d7dc:	blr	x8
  41d7e0:	mov	x27, x0
  41d7e4:	add	x8, x27, x28
  41d7e8:	add	x28, x8, #0x1
  41d7ec:	b	41d880 <ferror@plt+0x19fe0>
  41d7f0:	ldr	w8, [sp, #4]
  41d7f4:	cmp	w8, #0x1
  41d7f8:	b.hi	41d954 <ferror@plt+0x1a0b4>  // b.pmore
  41d7fc:	cmp	x19, #0x9
  41d800:	mov	w27, w22
  41d804:	b.cc	41d838 <ferror@plt+0x19f98>  // b.lo, b.ul, b.last
  41d808:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41d80c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41d810:	mov	w4, #0x5                   	// #5
  41d814:	mov	x0, xzr
  41d818:	add	x1, x1, #0x1b5
  41d81c:	add	x2, x2, #0x1fd
  41d820:	mov	x3, x19
  41d824:	bl	4035d0 <dcngettext@plt>
  41d828:	mov	w2, #0x8                   	// #8
  41d82c:	mov	w1, w22
  41d830:	mov	w27, #0x8                   	// #8
  41d834:	bl	4312d0 <error@@Base>
  41d838:	add	x8, x28, w27, uxtw
  41d83c:	cmp	x8, x24
  41d840:	b.cc	41d850 <ferror@plt+0x19fb0>  // b.lo, b.ul, b.last
  41d844:	cmp	x28, x24
  41d848:	b.cs	41d85c <ferror@plt+0x19fbc>  // b.hs, b.nlast
  41d84c:	sub	w27, w24, w28
  41d850:	sub	w8, w27, #0x1
  41d854:	cmp	w8, #0x7
  41d858:	b.ls	41d864 <ferror@plt+0x19fc4>  // b.plast
  41d85c:	mov	x27, xzr
  41d860:	b	41d87c <ferror@plt+0x19fdc>
  41d864:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d868:	ldr	x8, [x8, #696]
  41d86c:	mov	x0, x28
  41d870:	mov	w1, w27
  41d874:	blr	x8
  41d878:	mov	x27, x0
  41d87c:	add	x28, x28, x22
  41d880:	cmp	x28, x24
  41d884:	csel	x28, x24, x28, hi  // hi = pmore
  41d888:	cbz	x28, 41d954 <ferror@plt+0x1a0b4>
  41d88c:	ldr	x8, [x26]
  41d890:	cmp	x8, #0x3e
  41d894:	b.eq	41d8dc <ferror@plt+0x1a03c>  // b.none
  41d898:	cmp	x8, #0x49
  41d89c:	b.ne	41d8fc <ferror@plt+0x1a05c>  // b.any
  41d8a0:	ldur	w8, [x29, #-12]
  41d8a4:	cbnz	w8, 41d954 <ferror@plt+0x1a0b4>
  41d8a8:	ldr	x8, [sp, #24]
  41d8ac:	cmp	x27, x8
  41d8b0:	b.cs	41d954 <ferror@plt+0x1a0b4>  // b.hs, b.nlast
  41d8b4:	add	x1, x25, x27
  41d8b8:	mov	w7, #0x1                   	// #1
  41d8bc:	mov	x0, x25
  41d8c0:	mov	x2, x24
  41d8c4:	mov	x3, x23
  41d8c8:	mov	x4, x22
  41d8cc:	mov	w5, w21
  41d8d0:	mov	x6, x20
  41d8d4:	bl	41d3c4 <ferror@plt+0x19b24>
  41d8d8:	b	41d8fc <ferror@plt+0x1a05c>
  41d8dc:	cmp	x27, #0xe
  41d8e0:	b.hi	41d908 <ferror@plt+0x1a068>  // b.pmore
  41d8e4:	mov	w8, #0x1                   	// #1
  41d8e8:	lsl	x8, x8, x27
  41d8ec:	mov	w9, #0x4186                	// #16774
  41d8f0:	tst	x8, x9
  41d8f4:	b.eq	41d908 <ferror@plt+0x1a068>  // b.none
  41d8f8:	str	wzr, [x20]
  41d8fc:	ldr	x26, [x26, #24]
  41d900:	cbnz	x26, 41d4a0 <ferror@plt+0x19c00>
  41d904:	b	41d954 <ferror@plt+0x1a0b4>
  41d908:	mov	w8, #0x1                   	// #1
  41d90c:	str	w8, [x20]
  41d910:	b	41d8fc <ferror@plt+0x1a05c>
  41d914:	cmp	x28, x24
  41d918:	b.cs	41d92c <ferror@plt+0x1a08c>  // b.hs, b.nlast
  41d91c:	sub	w1, w24, w28
  41d920:	sub	w8, w1, #0x1
  41d924:	cmp	w8, #0x7
  41d928:	b.ls	41d934 <ferror@plt+0x1a094>  // b.plast
  41d92c:	mov	x27, xzr
  41d930:	b	41d948 <ferror@plt+0x1a0a8>
  41d934:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41d938:	ldr	x8, [x8, #696]
  41d93c:	mov	x0, x28
  41d940:	blr	x8
  41d944:	mov	x27, x0
  41d948:	add	x8, x27, x28
  41d94c:	add	x28, x8, #0x2
  41d950:	b	41d880 <ferror@plt+0x19fe0>
  41d954:	ldp	x20, x19, [sp, #128]
  41d958:	ldp	x22, x21, [sp, #112]
  41d95c:	ldp	x24, x23, [sp, #96]
  41d960:	ldp	x26, x25, [sp, #80]
  41d964:	ldp	x28, x27, [sp, #64]
  41d968:	ldp	x29, x30, [sp, #48]
  41d96c:	add	sp, sp, #0x90
  41d970:	ret
  41d974:	sub	sp, sp, #0xa0
  41d978:	stp	x29, x30, [sp, #64]
  41d97c:	add	x29, sp, #0x40
  41d980:	cmp	x4, #0x1
  41d984:	stp	x28, x27, [sp, #80]
  41d988:	stp	x26, x25, [sp, #96]
  41d98c:	stp	x24, x23, [sp, #112]
  41d990:	stp	x22, x21, [sp, #128]
  41d994:	stp	x20, x19, [sp, #144]
  41d998:	stur	x0, [x29, #-8]
  41d99c:	b.lt	41f51c <ferror@plt+0x1bc7c>  // b.tstop
  41d9a0:	mov	w8, w1
  41d9a4:	adrp	x22, 437000 <warn@@Base+0x5c6c>
  41d9a8:	mov	x21, x5
  41d9ac:	mov	w23, w2
  41d9b0:	mov	w24, w1
  41d9b4:	mov	w19, wzr
  41d9b8:	add	x25, x0, x4
  41d9bc:	stp	x6, x8, [sp, #24]
  41d9c0:	mov	w8, w2
  41d9c4:	add	x22, x22, #0x2
  41d9c8:	stur	w3, [x29, #-20]
  41d9cc:	str	x8, [sp, #16]
  41d9d0:	add	x8, x0, #0x1
  41d9d4:	stur	x8, [x29, #-8]
  41d9d8:	ldrb	w28, [x0]
  41d9dc:	sub	w9, w28, #0x3
  41d9e0:	cmp	w9, #0xfa
  41d9e4:	b.hi	41f524 <ferror@plt+0x1bc84>  // b.pmore
  41d9e8:	adr	x10, 41d9f8 <ferror@plt+0x1a158>
  41d9ec:	ldrh	w11, [x22, x9, lsl #1]
  41d9f0:	add	x10, x10, x11, lsl #2
  41d9f4:	br	x10
  41d9f8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41d9fc:	sub	w1, w28, #0x30
  41da00:	add	x0, x0, #0xda6
  41da04:	bl	4037a0 <printf@plt>
  41da08:	b	41f41c <ferror@plt+0x1bb7c>
  41da0c:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41da10:	ldr	x8, [x8, #1288]
  41da14:	sub	w26, w28, #0x50
  41da18:	cbz	x8, 41da2c <ferror@plt+0x1a18c>
  41da1c:	mov	w0, w26
  41da20:	blr	x8
  41da24:	mov	x20, x0
  41da28:	cbnz	x0, 41da4c <ferror@plt+0x1a1ac>
  41da2c:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41da30:	add	x20, x20, #0xed4
  41da34:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41da38:	add	x2, x2, #0xdd
  41da3c:	mov	w1, #0x40                  	// #64
  41da40:	mov	x0, x20
  41da44:	mov	w3, w26
  41da48:	bl	403150 <snprintf@plt>
  41da4c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41da50:	add	x0, x0, #0xdb2
  41da54:	mov	w1, w26
  41da58:	mov	x2, x20
  41da5c:	bl	4037a0 <printf@plt>
  41da60:	b	41f41c <ferror@plt+0x1bb7c>
  41da64:	sub	x3, x29, #0xc
  41da68:	sub	x4, x29, #0x10
  41da6c:	mov	w2, #0x1                   	// #1
  41da70:	mov	x0, x8
  41da74:	mov	x1, x25
  41da78:	bl	40abec <ferror@plt+0x734c>
  41da7c:	ldp	w8, w9, [x29, #-16]
  41da80:	ldur	x10, [x29, #-8]
  41da84:	mov	x27, x0
  41da88:	add	x9, x10, x9
  41da8c:	stur	x9, [x29, #-8]
  41da90:	tbnz	w8, #0, 41daa4 <ferror@plt+0x1a204>
  41da94:	tbz	w8, #1, 41dabc <ferror@plt+0x1a21c>
  41da98:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41da9c:	add	x1, x1, #0xc72
  41daa0:	b	41daac <ferror@plt+0x1a20c>
  41daa4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41daa8:	add	x1, x1, #0xc61
  41daac:	mov	w2, #0x5                   	// #5
  41dab0:	mov	x0, xzr
  41dab4:	bl	403700 <dcgettext@plt>
  41dab8:	bl	4312d0 <error@@Base>
  41dabc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41dac0:	ldr	x8, [x8, #1288]
  41dac4:	sub	w26, w28, #0x70
  41dac8:	cbz	x8, 41dadc <ferror@plt+0x1a23c>
  41dacc:	mov	w0, w26
  41dad0:	blr	x8
  41dad4:	mov	x28, x0
  41dad8:	cbnz	x0, 41dafc <ferror@plt+0x1a25c>
  41dadc:	adrp	x28, 458000 <_bfd_std_section+0x110>
  41dae0:	add	x28, x28, #0xed4
  41dae4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41dae8:	add	x2, x2, #0xdd
  41daec:	mov	w1, #0x40                  	// #64
  41daf0:	mov	x0, x28
  41daf4:	mov	w3, w26
  41daf8:	bl	403150 <snprintf@plt>
  41dafc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41db00:	add	x0, x0, #0x6cc
  41db04:	mov	x1, x27
  41db08:	mov	w2, wzr
  41db0c:	bl	41aa68 <ferror@plt+0x171c8>
  41db10:	mov	x3, x0
  41db14:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41db18:	add	x0, x0, #0xdc3
  41db1c:	mov	w1, w26
  41db20:	mov	x2, x28
  41db24:	bl	4037a0 <printf@plt>
  41db28:	b	41f41c <ferror@plt+0x1bb7c>
  41db2c:	ldur	w9, [x29, #-20]
  41db30:	str	w19, [sp, #12]
  41db34:	mov	x19, x21
  41db38:	adrp	x26, 43b000 <warn@@Base+0x9c6c>
  41db3c:	adrp	x21, 43b000 <warn@@Base+0x9c6c>
  41db40:	cmp	w9, #0x2
  41db44:	add	x26, x26, #0xfe0
  41db48:	add	x21, x21, #0xfc9
  41db4c:	b.eq	41e80c <ferror@plt+0x1af6c>  // b.none
  41db50:	cmn	w9, #0x1
  41db54:	b.eq	41f578 <ferror@plt+0x1bcd8>  // b.none
  41db58:	mov	w20, w23
  41db5c:	cmp	w23, #0x9
  41db60:	b.cc	41db98 <ferror@plt+0x1a2f8>  // b.lo, b.ul, b.last
  41db64:	ldr	x3, [sp, #16]
  41db68:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41db6c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41db70:	add	x1, x1, #0x1b5
  41db74:	add	x2, x2, #0x1fd
  41db78:	mov	w4, #0x5                   	// #5
  41db7c:	mov	x0, xzr
  41db80:	bl	4035d0 <dcngettext@plt>
  41db84:	mov	w2, #0x8                   	// #8
  41db88:	mov	w1, w23
  41db8c:	mov	w20, #0x8                   	// #8
  41db90:	bl	4312d0 <error@@Base>
  41db94:	ldur	x8, [x29, #-8]
  41db98:	add	x9, x8, w20, uxtw
  41db9c:	cmp	x9, x25
  41dba0:	b.cc	41dbb0 <ferror@plt+0x1a310>  // b.lo, b.ul, b.last
  41dba4:	cmp	x8, x25
  41dba8:	b.cs	41dbbc <ferror@plt+0x1a31c>  // b.hs, b.nlast
  41dbac:	sub	w20, w25, w8
  41dbb0:	sub	w9, w20, #0x1
  41dbb4:	cmp	w9, #0x7
  41dbb8:	b.ls	41f1f0 <ferror@plt+0x1b950>  // b.plast
  41dbbc:	mov	x27, xzr
  41dbc0:	b	41f20c <ferror@plt+0x1b96c>
  41dbc4:	sub	x3, x29, #0xc
  41dbc8:	sub	x4, x29, #0x10
  41dbcc:	mov	x0, x8
  41dbd0:	mov	x1, x25
  41dbd4:	mov	w2, wzr
  41dbd8:	bl	40abec <ferror@plt+0x734c>
  41dbdc:	ldp	w8, w9, [x29, #-16]
  41dbe0:	ldur	x10, [x29, #-8]
  41dbe4:	mov	x26, x0
  41dbe8:	add	x9, x10, x9
  41dbec:	stur	x9, [x29, #-8]
  41dbf0:	tbnz	w8, #0, 41e4b0 <ferror@plt+0x1ac10>
  41dbf4:	tbz	w8, #1, 41e4c8 <ferror@plt+0x1ac28>
  41dbf8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dbfc:	add	x1, x1, #0xc72
  41dc00:	b	41e4b8 <ferror@plt+0x1ac18>
  41dc04:	sub	x3, x29, #0xc
  41dc08:	sub	x4, x29, #0x10
  41dc0c:	mov	x0, x8
  41dc10:	mov	x1, x25
  41dc14:	mov	w2, wzr
  41dc18:	bl	40abec <ferror@plt+0x734c>
  41dc1c:	ldp	w8, w9, [x29, #-16]
  41dc20:	ldur	x10, [x29, #-8]
  41dc24:	mov	x26, x0
  41dc28:	add	x9, x10, x9
  41dc2c:	stur	x9, [x29, #-8]
  41dc30:	tbnz	w8, #0, 41e544 <ferror@plt+0x1aca4>
  41dc34:	tbz	w8, #1, 41e55c <ferror@plt+0x1acbc>
  41dc38:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dc3c:	add	x1, x1, #0xc72
  41dc40:	b	41e54c <ferror@plt+0x1acac>
  41dc44:	sub	x3, x29, #0xc
  41dc48:	sub	x4, x29, #0x10
  41dc4c:	mov	x0, x8
  41dc50:	mov	x1, x25
  41dc54:	mov	w2, wzr
  41dc58:	bl	40abec <ferror@plt+0x734c>
  41dc5c:	ldp	w8, w9, [x29, #-16]
  41dc60:	ldur	x10, [x29, #-8]
  41dc64:	mov	x27, x0
  41dc68:	add	x9, x10, x9
  41dc6c:	stur	x9, [x29, #-8]
  41dc70:	tbnz	w8, #0, 41e5b4 <ferror@plt+0x1ad14>
  41dc74:	tbz	w8, #1, 41e5cc <ferror@plt+0x1ad2c>
  41dc78:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dc7c:	add	x1, x1, #0xc72
  41dc80:	b	41e5bc <ferror@plt+0x1ad1c>
  41dc84:	add	x9, x0, #0x2
  41dc88:	cmp	x9, x25
  41dc8c:	b.cs	41e654 <ferror@plt+0x1adb4>  // b.hs, b.nlast
  41dc90:	mov	w1, #0x1                   	// #1
  41dc94:	b	41e674 <ferror@plt+0x1add4>
  41dc98:	sub	x3, x29, #0xc
  41dc9c:	sub	x4, x29, #0x10
  41dca0:	mov	x0, x8
  41dca4:	mov	x1, x25
  41dca8:	mov	w2, wzr
  41dcac:	bl	40abec <ferror@plt+0x734c>
  41dcb0:	ldp	w8, w9, [x29, #-16]
  41dcb4:	ldur	x10, [x29, #-8]
  41dcb8:	mov	x26, x0
  41dcbc:	add	x9, x10, x9
  41dcc0:	stur	x9, [x29, #-8]
  41dcc4:	tbnz	w8, #0, 41e734 <ferror@plt+0x1ae94>
  41dcc8:	tbz	w8, #1, 41e74c <ferror@plt+0x1aeac>
  41dccc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dcd0:	add	x1, x1, #0xc72
  41dcd4:	b	41e73c <ferror@plt+0x1ae9c>
  41dcd8:	sub	x3, x29, #0xc
  41dcdc:	sub	x4, x29, #0x10
  41dce0:	mov	x0, x8
  41dce4:	mov	x1, x25
  41dce8:	mov	w2, wzr
  41dcec:	bl	40abec <ferror@plt+0x734c>
  41dcf0:	ldp	w8, w9, [x29, #-16]
  41dcf4:	ldur	x10, [x29, #-8]
  41dcf8:	mov	x26, x0
  41dcfc:	add	x9, x10, x9
  41dd00:	stur	x9, [x29, #-8]
  41dd04:	tbnz	w8, #0, 41e764 <ferror@plt+0x1aec4>
  41dd08:	tbz	w8, #1, 41e77c <ferror@plt+0x1aedc>
  41dd0c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dd10:	add	x1, x1, #0xc72
  41dd14:	b	41e76c <ferror@plt+0x1aecc>
  41dd18:	cmp	w24, #0x9
  41dd1c:	mov	w20, w24
  41dd20:	b.cc	41dd58 <ferror@plt+0x1a4b8>  // b.lo, b.ul, b.last
  41dd24:	ldr	x3, [sp, #32]
  41dd28:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dd2c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41dd30:	add	x1, x1, #0x1b5
  41dd34:	add	x2, x2, #0x1fd
  41dd38:	mov	w4, #0x5                   	// #5
  41dd3c:	mov	x0, xzr
  41dd40:	bl	4035d0 <dcngettext@plt>
  41dd44:	mov	w2, #0x8                   	// #8
  41dd48:	mov	w1, w24
  41dd4c:	mov	w20, #0x8                   	// #8
  41dd50:	bl	4312d0 <error@@Base>
  41dd54:	ldur	x8, [x29, #-8]
  41dd58:	add	x9, x8, w20, uxtw
  41dd5c:	cmp	x9, x25
  41dd60:	b.cc	41dd70 <ferror@plt+0x1a4d0>  // b.lo, b.ul, b.last
  41dd64:	cmp	x8, x25
  41dd68:	b.cs	41dd7c <ferror@plt+0x1a4dc>  // b.hs, b.nlast
  41dd6c:	sub	w20, w25, w8
  41dd70:	sub	w9, w20, #0x1
  41dd74:	cmp	w9, #0x7
  41dd78:	b.ls	41f1a8 <ferror@plt+0x1b908>  // b.plast
  41dd7c:	mov	x1, xzr
  41dd80:	b	41f1c4 <ferror@plt+0x1b924>
  41dd84:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dd88:	add	x0, x0, #0xb92
  41dd8c:	b	41e394 <ferror@plt+0x1aaf4>
  41dd90:	add	x9, x0, #0x2
  41dd94:	cmp	x9, x25
  41dd98:	b.cs	41e878 <ferror@plt+0x1afd8>  // b.hs, b.nlast
  41dd9c:	mov	w1, #0x1                   	// #1
  41dda0:	b	41e898 <ferror@plt+0x1aff8>
  41dda4:	add	x9, x0, #0x2
  41dda8:	cmp	x9, x25
  41ddac:	b.cs	41e8c0 <ferror@plt+0x1b020>  // b.hs, b.nlast
  41ddb0:	mov	w1, #0x1                   	// #1
  41ddb4:	b	41e8d0 <ferror@plt+0x1b030>
  41ddb8:	add	x9, x0, #0x3
  41ddbc:	cmp	x9, x25
  41ddc0:	b.cs	41e8e4 <ferror@plt+0x1b044>  // b.hs, b.nlast
  41ddc4:	mov	w1, #0x2                   	// #2
  41ddc8:	b	41e904 <ferror@plt+0x1b064>
  41ddcc:	add	x9, x0, #0x3
  41ddd0:	cmp	x9, x25
  41ddd4:	b.cs	41e92c <ferror@plt+0x1b08c>  // b.hs, b.nlast
  41ddd8:	mov	w1, #0x2                   	// #2
  41dddc:	b	41e93c <ferror@plt+0x1b09c>
  41dde0:	add	x9, x0, #0x5
  41dde4:	cmp	x9, x25
  41dde8:	b.cs	41e950 <ferror@plt+0x1b0b0>  // b.hs, b.nlast
  41ddec:	mov	w1, #0x4                   	// #4
  41ddf0:	b	41e970 <ferror@plt+0x1b0d0>
  41ddf4:	add	x9, x0, #0x5
  41ddf8:	cmp	x9, x25
  41ddfc:	b.cs	41e998 <ferror@plt+0x1b0f8>  // b.hs, b.nlast
  41de00:	mov	w1, #0x4                   	// #4
  41de04:	b	41e9a8 <ferror@plt+0x1b108>
  41de08:	add	x9, x0, #0x5
  41de0c:	cmp	x9, x25
  41de10:	b.cs	41e9bc <ferror@plt+0x1b11c>  // b.hs, b.nlast
  41de14:	mov	w1, #0x4                   	// #4
  41de18:	b	41e9dc <ferror@plt+0x1b13c>
  41de1c:	add	x9, x0, #0x5
  41de20:	cmp	x9, x25
  41de24:	b.cs	41ea20 <ferror@plt+0x1b180>  // b.hs, b.nlast
  41de28:	mov	w1, #0x4                   	// #4
  41de2c:	b	41ea30 <ferror@plt+0x1b190>
  41de30:	sub	x3, x29, #0xc
  41de34:	sub	x4, x29, #0x10
  41de38:	mov	x0, x8
  41de3c:	mov	x1, x25
  41de40:	mov	w2, wzr
  41de44:	bl	40abec <ferror@plt+0x734c>
  41de48:	ldp	w8, w9, [x29, #-16]
  41de4c:	ldur	x10, [x29, #-8]
  41de50:	mov	x26, x0
  41de54:	add	x9, x10, x9
  41de58:	stur	x9, [x29, #-8]
  41de5c:	tbnz	w8, #0, 41ea44 <ferror@plt+0x1b1a4>
  41de60:	tbz	w8, #1, 41ea5c <ferror@plt+0x1b1bc>
  41de64:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41de68:	add	x1, x1, #0xc72
  41de6c:	b	41ea4c <ferror@plt+0x1b1ac>
  41de70:	sub	x3, x29, #0xc
  41de74:	sub	x4, x29, #0x10
  41de78:	mov	w2, #0x1                   	// #1
  41de7c:	mov	x0, x8
  41de80:	mov	x1, x25
  41de84:	bl	40abec <ferror@plt+0x734c>
  41de88:	ldp	w8, w9, [x29, #-16]
  41de8c:	ldur	x10, [x29, #-8]
  41de90:	mov	x26, x0
  41de94:	add	x9, x10, x9
  41de98:	stur	x9, [x29, #-8]
  41de9c:	tbnz	w8, #0, 41ea80 <ferror@plt+0x1b1e0>
  41dea0:	tbz	w8, #1, 41ea98 <ferror@plt+0x1b1f8>
  41dea4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dea8:	add	x1, x1, #0xc72
  41deac:	b	41ea88 <ferror@plt+0x1b1e8>
  41deb0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41deb4:	add	x0, x0, #0xc5a
  41deb8:	b	41e394 <ferror@plt+0x1aaf4>
  41debc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dec0:	add	x0, x0, #0xc64
  41dec4:	b	41e394 <ferror@plt+0x1aaf4>
  41dec8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41decc:	add	x0, x0, #0xc6f
  41ded0:	b	41e394 <ferror@plt+0x1aaf4>
  41ded4:	add	x9, x0, #0x2
  41ded8:	cmp	x9, x25
  41dedc:	b.cs	41eabc <ferror@plt+0x1b21c>  // b.hs, b.nlast
  41dee0:	mov	w1, #0x1                   	// #1
  41dee4:	b	41eadc <ferror@plt+0x1b23c>
  41dee8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41deec:	add	x0, x0, #0xc8a
  41def0:	b	41e394 <ferror@plt+0x1aaf4>
  41def4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41def8:	add	x0, x0, #0xc95
  41defc:	b	41e394 <ferror@plt+0x1aaf4>
  41df00:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df04:	add	x0, x0, #0xc9f
  41df08:	b	41e394 <ferror@plt+0x1aaf4>
  41df0c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df10:	add	x0, x0, #0xcac
  41df14:	b	41e394 <ferror@plt+0x1aaf4>
  41df18:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df1c:	add	x0, x0, #0xcb6
  41df20:	b	41e394 <ferror@plt+0x1aaf4>
  41df24:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df28:	add	x0, x0, #0xcc0
  41df2c:	b	41e394 <ferror@plt+0x1aaf4>
  41df30:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df34:	add	x0, x0, #0xcca
  41df38:	b	41e394 <ferror@plt+0x1aaf4>
  41df3c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df40:	add	x0, x0, #0xcd6
  41df44:	b	41e394 <ferror@plt+0x1aaf4>
  41df48:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df4c:	add	x0, x0, #0xce0
  41df50:	b	41e394 <ferror@plt+0x1aaf4>
  41df54:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df58:	add	x0, x0, #0xcea
  41df5c:	b	41e394 <ferror@plt+0x1aaf4>
  41df60:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df64:	add	x0, x0, #0xcf4
  41df68:	b	41e394 <ferror@plt+0x1aaf4>
  41df6c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df70:	add	x0, x0, #0xcfe
  41df74:	b	41e394 <ferror@plt+0x1aaf4>
  41df78:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41df7c:	add	x0, x0, #0xd07
  41df80:	b	41e394 <ferror@plt+0x1aaf4>
  41df84:	sub	x3, x29, #0xc
  41df88:	sub	x4, x29, #0x10
  41df8c:	mov	x0, x8
  41df90:	mov	x1, x25
  41df94:	mov	w2, wzr
  41df98:	bl	40abec <ferror@plt+0x734c>
  41df9c:	ldp	w8, w9, [x29, #-16]
  41dfa0:	ldur	x10, [x29, #-8]
  41dfa4:	mov	x26, x0
  41dfa8:	add	x9, x10, x9
  41dfac:	stur	x9, [x29, #-8]
  41dfb0:	tbnz	w8, #0, 41eb04 <ferror@plt+0x1b264>
  41dfb4:	tbz	w8, #1, 41eb1c <ferror@plt+0x1b27c>
  41dfb8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41dfbc:	add	x1, x1, #0xc72
  41dfc0:	b	41eb0c <ferror@plt+0x1b26c>
  41dfc4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dfc8:	add	x0, x0, #0xd28
  41dfcc:	b	41e394 <ferror@plt+0x1aaf4>
  41dfd0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dfd4:	add	x0, x0, #0xd32
  41dfd8:	b	41e394 <ferror@plt+0x1aaf4>
  41dfdc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dfe0:	add	x0, x0, #0xd3c
  41dfe4:	b	41e394 <ferror@plt+0x1aaf4>
  41dfe8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41dfec:	add	x0, x0, #0xd47
  41dff0:	b	41e394 <ferror@plt+0x1aaf4>
  41dff4:	add	x9, x0, #0x3
  41dff8:	cmp	x9, x25
  41dffc:	b.cs	41eb40 <ferror@plt+0x1b2a0>  // b.hs, b.nlast
  41e000:	mov	w1, #0x2                   	// #2
  41e004:	b	41eb50 <ferror@plt+0x1b2b0>
  41e008:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e00c:	add	x0, x0, #0xd60
  41e010:	b	41e394 <ferror@plt+0x1aaf4>
  41e014:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e018:	add	x0, x0, #0xd69
  41e01c:	b	41e394 <ferror@plt+0x1aaf4>
  41e020:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e024:	add	x0, x0, #0xd72
  41e028:	b	41e394 <ferror@plt+0x1aaf4>
  41e02c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e030:	add	x0, x0, #0xd7b
  41e034:	b	41e394 <ferror@plt+0x1aaf4>
  41e038:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e03c:	add	x0, x0, #0xd84
  41e040:	b	41e394 <ferror@plt+0x1aaf4>
  41e044:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e048:	add	x0, x0, #0xd8d
  41e04c:	b	41e394 <ferror@plt+0x1aaf4>
  41e050:	add	x9, x0, #0x3
  41e054:	cmp	x9, x25
  41e058:	b.cs	41eb64 <ferror@plt+0x1b2c4>  // b.hs, b.nlast
  41e05c:	mov	w1, #0x2                   	// #2
  41e060:	b	41eb74 <ferror@plt+0x1b2d4>
  41e064:	sub	x3, x29, #0xc
  41e068:	sub	x4, x29, #0x10
  41e06c:	mov	x0, x8
  41e070:	mov	x1, x25
  41e074:	mov	w2, wzr
  41e078:	bl	40abec <ferror@plt+0x734c>
  41e07c:	ldp	w8, w9, [x29, #-16]
  41e080:	ldur	x10, [x29, #-8]
  41e084:	mov	x27, x0
  41e088:	add	x9, x10, x9
  41e08c:	stur	x9, [x29, #-8]
  41e090:	tbnz	w8, #0, 41eb88 <ferror@plt+0x1b2e8>
  41e094:	tbz	w8, #1, 41eba0 <ferror@plt+0x1b300>
  41e098:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e09c:	add	x1, x1, #0xc72
  41e0a0:	b	41eb90 <ferror@plt+0x1b2f0>
  41e0a4:	sub	x3, x29, #0xc
  41e0a8:	sub	x4, x29, #0x10
  41e0ac:	mov	w2, #0x1                   	// #1
  41e0b0:	mov	x0, x8
  41e0b4:	mov	x1, x25
  41e0b8:	bl	40abec <ferror@plt+0x734c>
  41e0bc:	ldp	w8, w9, [x29, #-16]
  41e0c0:	ldur	x10, [x29, #-8]
  41e0c4:	mov	x19, x0
  41e0c8:	add	x9, x10, x9
  41e0cc:	stur	x9, [x29, #-8]
  41e0d0:	tbnz	w8, #0, 41ec0c <ferror@plt+0x1b36c>
  41e0d4:	tbz	w8, #1, 41ec24 <ferror@plt+0x1b384>
  41e0d8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e0dc:	add	x1, x1, #0xc72
  41e0e0:	b	41ec14 <ferror@plt+0x1b374>
  41e0e4:	sub	x3, x29, #0xc
  41e0e8:	sub	x4, x29, #0x10
  41e0ec:	mov	x0, x8
  41e0f0:	mov	x1, x25
  41e0f4:	mov	w2, wzr
  41e0f8:	bl	40abec <ferror@plt+0x734c>
  41e0fc:	ldp	w8, w9, [x29, #-16]
  41e100:	ldur	x10, [x29, #-8]
  41e104:	mov	x28, x0
  41e108:	add	x9, x10, x9
  41e10c:	stur	x9, [x29, #-8]
  41e110:	tbnz	w8, #0, 41ec50 <ferror@plt+0x1b3b0>
  41e114:	tbz	w8, #1, 41ec68 <ferror@plt+0x1b3c8>
  41e118:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e11c:	add	x1, x1, #0xc72
  41e120:	b	41ec58 <ferror@plt+0x1b3b8>
  41e124:	sub	x3, x29, #0xc
  41e128:	sub	x4, x29, #0x10
  41e12c:	mov	x0, x8
  41e130:	mov	x1, x25
  41e134:	mov	w2, wzr
  41e138:	bl	40abec <ferror@plt+0x734c>
  41e13c:	ldp	w8, w9, [x29, #-16]
  41e140:	ldur	x10, [x29, #-8]
  41e144:	mov	x26, x0
  41e148:	add	x9, x10, x9
  41e14c:	stur	x9, [x29, #-8]
  41e150:	tbnz	w8, #0, 41eca8 <ferror@plt+0x1b408>
  41e154:	tbz	w8, #1, 41ecc0 <ferror@plt+0x1b420>
  41e158:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e15c:	add	x1, x1, #0xc72
  41e160:	b	41ecb0 <ferror@plt+0x1b410>
  41e164:	add	x9, x0, #0x2
  41e168:	cmp	x9, x25
  41e16c:	b.cs	41ece4 <ferror@plt+0x1b444>  // b.hs, b.nlast
  41e170:	mov	w1, #0x1                   	// #1
  41e174:	b	41ed04 <ferror@plt+0x1b464>
  41e178:	add	x9, x0, #0x2
  41e17c:	cmp	x9, x25
  41e180:	b.cs	41ed2c <ferror@plt+0x1b48c>  // b.hs, b.nlast
  41e184:	mov	w1, #0x1                   	// #1
  41e188:	b	41ed4c <ferror@plt+0x1b4ac>
  41e18c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e190:	add	x0, x0, #0xe52
  41e194:	b	41e394 <ferror@plt+0x1aaf4>
  41e198:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e19c:	add	x0, x0, #0xe5c
  41e1a0:	b	41e394 <ferror@plt+0x1aaf4>
  41e1a4:	add	x9, x0, #0x3
  41e1a8:	cmp	x9, x25
  41e1ac:	b.cs	41ed74 <ferror@plt+0x1b4d4>  // b.hs, b.nlast
  41e1b0:	mov	w1, #0x2                   	// #2
  41e1b4:	b	41ed84 <ferror@plt+0x1b4e4>
  41e1b8:	add	x9, x0, #0x5
  41e1bc:	cmp	x9, x25
  41e1c0:	b.cs	41ed94 <ferror@plt+0x1b4f4>  // b.hs, b.nlast
  41e1c4:	mov	w1, #0x4                   	// #4
  41e1c8:	b	41eda4 <ferror@plt+0x1b504>
  41e1cc:	ldur	w9, [x29, #-20]
  41e1d0:	cmp	w9, #0x2
  41e1d4:	b.eq	41f0d0 <ferror@plt+0x1b830>  // b.none
  41e1d8:	cmn	w9, #0x1
  41e1dc:	b.eq	41f5ac <ferror@plt+0x1bd0c>  // b.none
  41e1e0:	cmp	w23, #0x9
  41e1e4:	mov	w20, w23
  41e1e8:	b.cc	41e220 <ferror@plt+0x1a980>  // b.lo, b.ul, b.last
  41e1ec:	ldr	x3, [sp, #16]
  41e1f0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e1f4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41e1f8:	add	x1, x1, #0x1b5
  41e1fc:	add	x2, x2, #0x1fd
  41e200:	mov	w4, #0x5                   	// #5
  41e204:	mov	x0, xzr
  41e208:	bl	4035d0 <dcngettext@plt>
  41e20c:	mov	w2, #0x8                   	// #8
  41e210:	mov	w1, w23
  41e214:	mov	w20, #0x8                   	// #8
  41e218:	bl	4312d0 <error@@Base>
  41e21c:	ldur	x8, [x29, #-8]
  41e220:	add	x9, x8, w20, uxtw
  41e224:	cmp	x9, x25
  41e228:	b.cc	41e238 <ferror@plt+0x1a998>  // b.lo, b.ul, b.last
  41e22c:	cmp	x8, x25
  41e230:	b.cs	41e244 <ferror@plt+0x1a9a4>  // b.hs, b.nlast
  41e234:	sub	w20, w25, w8
  41e238:	sub	w9, w20, #0x1
  41e23c:	cmp	w9, #0x7
  41e240:	b.ls	41f444 <ferror@plt+0x1bba4>  // b.plast
  41e244:	mov	x1, xzr
  41e248:	b	41f460 <ferror@plt+0x1bbc0>
  41e24c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e250:	add	x0, x0, #0xed4
  41e254:	b	41e394 <ferror@plt+0x1aaf4>
  41e258:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e25c:	add	x0, x0, #0xeeb
  41e260:	b	41e394 <ferror@plt+0x1aaf4>
  41e264:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e268:	add	x0, x0, #0xf00
  41e26c:	bl	4037a0 <printf@plt>
  41e270:	ldur	x0, [x29, #-8]
  41e274:	sub	x3, x29, #0xc
  41e278:	sub	x4, x29, #0x10
  41e27c:	mov	x1, x25
  41e280:	mov	w2, wzr
  41e284:	bl	40abec <ferror@plt+0x734c>
  41e288:	ldp	w8, w9, [x29, #-16]
  41e28c:	ldur	x10, [x29, #-8]
  41e290:	mov	x27, x0
  41e294:	add	x9, x10, x9
  41e298:	stur	x9, [x29, #-8]
  41e29c:	tbnz	w8, #0, 41edb4 <ferror@plt+0x1b514>
  41e2a0:	tbz	w8, #1, 41edcc <ferror@plt+0x1b52c>
  41e2a4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e2a8:	add	x1, x1, #0xc72
  41e2ac:	b	41edbc <ferror@plt+0x1b51c>
  41e2b0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e2b4:	add	x0, x0, #0xf3a
  41e2b8:	bl	4037a0 <printf@plt>
  41e2bc:	ldur	x0, [x29, #-8]
  41e2c0:	sub	x3, x29, #0xc
  41e2c4:	sub	x4, x29, #0x10
  41e2c8:	mov	x1, x25
  41e2cc:	mov	w2, wzr
  41e2d0:	bl	40abec <ferror@plt+0x734c>
  41e2d4:	ldp	w8, w9, [x29, #-16]
  41e2d8:	ldur	x10, [x29, #-8]
  41e2dc:	mov	x26, x0
  41e2e0:	add	x9, x10, x9
  41e2e4:	stur	x9, [x29, #-8]
  41e2e8:	tbnz	w8, #0, 41ee44 <ferror@plt+0x1b5a4>
  41e2ec:	tbz	w8, #1, 41ee5c <ferror@plt+0x1b5bc>
  41e2f0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e2f4:	add	x1, x1, #0xc72
  41e2f8:	b	41ee4c <ferror@plt+0x1b5ac>
  41e2fc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e300:	add	x0, x0, #0xf28
  41e304:	b	41e394 <ferror@plt+0x1aaf4>
  41e308:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41e30c:	add	x1, x1, #0xf4f
  41e310:	mov	w2, #0x5                   	// #5
  41e314:	mov	x0, xzr
  41e318:	bl	403700 <dcgettext@plt>
  41e31c:	b	41e394 <ferror@plt+0x1aaf4>
  41e320:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e324:	add	x0, x0, #0x1c0
  41e328:	b	41e394 <ferror@plt+0x1aaf4>
  41e32c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e330:	add	x0, x0, #0x1d2
  41e334:	b	41e394 <ferror@plt+0x1aaf4>
  41e338:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e33c:	add	x0, x0, #0x1e5
  41e340:	b	41e394 <ferror@plt+0x1aaf4>
  41e344:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e348:	add	x0, x0, #0x1f8
  41e34c:	b	41e394 <ferror@plt+0x1aaf4>
  41e350:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e354:	add	x0, x0, #0x20b
  41e358:	b	41e394 <ferror@plt+0x1aaf4>
  41e35c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e360:	add	x0, x0, #0x220
  41e364:	b	41e394 <ferror@plt+0x1aaf4>
  41e368:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e36c:	add	x0, x0, #0xf7e
  41e370:	b	41e394 <ferror@plt+0x1aaf4>
  41e374:	cmp	x8, x25
  41e378:	b.cs	41ee78 <ferror@plt+0x1b5d8>  // b.hs, b.nlast
  41e37c:	add	x8, x0, #0x2
  41e380:	stur	x8, [x29, #-8]
  41e384:	ldrb	w20, [x0, #1]
  41e388:	b	41ee7c <ferror@plt+0x1b5dc>
  41e38c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e390:	add	x0, x0, #0x22d
  41e394:	bl	4037a0 <printf@plt>
  41e398:	b	41f41c <ferror@plt+0x1bb7c>
  41e39c:	add	x9, x0, #0x5
  41e3a0:	cmp	x9, x25
  41e3a4:	b.cs	41eec4 <ferror@plt+0x1b624>  // b.hs, b.nlast
  41e3a8:	mov	w1, #0x4                   	// #4
  41e3ac:	b	41eee4 <ferror@plt+0x1b644>
  41e3b0:	sub	x3, x29, #0xc
  41e3b4:	sub	x4, x29, #0x10
  41e3b8:	mov	x0, x8
  41e3bc:	mov	x1, x25
  41e3c0:	mov	w2, wzr
  41e3c4:	bl	40abec <ferror@plt+0x734c>
  41e3c8:	ldp	w8, w9, [x29, #-16]
  41e3cc:	ldur	x10, [x29, #-8]
  41e3d0:	mov	x26, x0
  41e3d4:	add	x9, x10, x9
  41e3d8:	stur	x9, [x29, #-8]
  41e3dc:	tbnz	w8, #0, 41ef24 <ferror@plt+0x1b684>
  41e3e0:	tbz	w8, #1, 41ef3c <ferror@plt+0x1b69c>
  41e3e4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e3e8:	add	x1, x1, #0xc72
  41e3ec:	b	41ef2c <ferror@plt+0x1b68c>
  41e3f0:	sub	x3, x29, #0xc
  41e3f4:	sub	x4, x29, #0x10
  41e3f8:	mov	x0, x8
  41e3fc:	mov	x1, x25
  41e400:	mov	w2, wzr
  41e404:	bl	40abec <ferror@plt+0x734c>
  41e408:	ldp	w8, w9, [x29, #-16]
  41e40c:	ldur	x10, [x29, #-8]
  41e410:	mov	x26, x0
  41e414:	add	x9, x10, x9
  41e418:	stur	x9, [x29, #-8]
  41e41c:	tbnz	w8, #0, 41ef60 <ferror@plt+0x1b6c0>
  41e420:	tbz	w8, #1, 41ef78 <ferror@plt+0x1b6d8>
  41e424:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e428:	add	x1, x1, #0xc72
  41e42c:	b	41ef68 <ferror@plt+0x1b6c8>
  41e430:	ldur	w9, [x29, #-20]
  41e434:	cmp	w9, #0x2
  41e438:	b.eq	41f13c <ferror@plt+0x1b89c>  // b.none
  41e43c:	cmn	w9, #0x1
  41e440:	b.eq	41f5a0 <ferror@plt+0x1bd00>  // b.none
  41e444:	cmp	w23, #0x9
  41e448:	mov	w20, w23
  41e44c:	b.cc	41e484 <ferror@plt+0x1abe4>  // b.lo, b.ul, b.last
  41e450:	ldr	x3, [sp, #16]
  41e454:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e458:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41e45c:	add	x1, x1, #0x1b5
  41e460:	add	x2, x2, #0x1fd
  41e464:	mov	w4, #0x5                   	// #5
  41e468:	mov	x0, xzr
  41e46c:	bl	4035d0 <dcngettext@plt>
  41e470:	mov	w2, #0x8                   	// #8
  41e474:	mov	w1, w23
  41e478:	mov	w20, #0x8                   	// #8
  41e47c:	bl	4312d0 <error@@Base>
  41e480:	ldur	x8, [x29, #-8]
  41e484:	add	x9, x8, w20, uxtw
  41e488:	cmp	x9, x25
  41e48c:	b.cc	41e49c <ferror@plt+0x1abfc>  // b.lo, b.ul, b.last
  41e490:	cmp	x8, x25
  41e494:	b.cs	41e4a8 <ferror@plt+0x1ac08>  // b.hs, b.nlast
  41e498:	sub	w20, w25, w8
  41e49c:	sub	w9, w20, #0x1
  41e4a0:	cmp	w9, #0x7
  41e4a4:	b.ls	41f468 <ferror@plt+0x1bbc8>  // b.plast
  41e4a8:	mov	x1, xzr
  41e4ac:	b	41f484 <ferror@plt+0x1bbe4>
  41e4b0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e4b4:	add	x1, x1, #0xc61
  41e4b8:	mov	w2, #0x5                   	// #5
  41e4bc:	mov	x0, xzr
  41e4c0:	bl	403700 <dcgettext@plt>
  41e4c4:	bl	4312d0 <error@@Base>
  41e4c8:	ldur	x8, [x29, #-8]
  41e4cc:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e4d0:	adrp	x10, 43c000 <warn@@Base+0xac6c>
  41e4d4:	add	x9, x9, #0x21
  41e4d8:	sub	x8, x25, x8
  41e4dc:	cmp	x26, x8
  41e4e0:	add	x10, x10, #0xf
  41e4e4:	csel	x20, x8, x26, hi  // hi = pmore
  41e4e8:	cmp	w28, #0xa3
  41e4ec:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e4f0:	csel	x1, x10, x9, eq  // eq = none
  41e4f4:	add	x0, x0, #0x9
  41e4f8:	bl	4037a0 <printf@plt>
  41e4fc:	ldur	x0, [x29, #-8]
  41e500:	ldur	w3, [x29, #-20]
  41e504:	ldr	x6, [sp, #24]
  41e508:	mov	w1, w24
  41e50c:	mov	w2, w23
  41e510:	mov	x4, x20
  41e514:	mov	x5, x21
  41e518:	bl	41d974 <ferror@plt+0x1a0d4>
  41e51c:	cmp	w0, #0x0
  41e520:	mov	w0, #0x29                  	// #41
  41e524:	csinc	w19, w19, wzr, eq  // eq = none
  41e528:	bl	403800 <putchar@plt>
  41e52c:	ldur	x8, [x29, #-8]
  41e530:	add	x8, x8, x20
  41e534:	cmp	x8, x25
  41e538:	csel	x8, x25, x8, hi  // hi = pmore
  41e53c:	stur	x8, [x29, #-8]
  41e540:	b	41f41c <ferror@plt+0x1bb7c>
  41e544:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e548:	add	x1, x1, #0xc61
  41e54c:	mov	w2, #0x5                   	// #5
  41e550:	mov	x0, xzr
  41e554:	bl	403700 <dcgettext@plt>
  41e558:	bl	4312d0 <error@@Base>
  41e55c:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  41e560:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e564:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41e568:	add	x8, x8, #0x54
  41e56c:	add	x9, x9, #0x43
  41e570:	cmp	w28, #0xa4
  41e574:	add	x1, x26, x21
  41e578:	add	x0, x0, #0xb63
  41e57c:	mov	w2, wzr
  41e580:	csel	x20, x9, x8, eq  // eq = none
  41e584:	bl	41aa68 <ferror@plt+0x171c8>
  41e588:	mov	x2, x0
  41e58c:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e590:	add	x0, x0, #0x37
  41e594:	mov	x1, x20
  41e598:	bl	4037a0 <printf@plt>
  41e59c:	ldur	x8, [x29, #-8]
  41e5a0:	add	x9, x8, #0x1
  41e5a4:	cmp	x9, x25
  41e5a8:	b.cs	41e7c4 <ferror@plt+0x1af24>  // b.hs, b.nlast
  41e5ac:	mov	w1, #0x1                   	// #1
  41e5b0:	b	41e7e4 <ferror@plt+0x1af44>
  41e5b4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e5b8:	add	x1, x1, #0xc61
  41e5bc:	mov	w2, #0x5                   	// #5
  41e5c0:	mov	x0, xzr
  41e5c4:	bl	403700 <dcgettext@plt>
  41e5c8:	bl	4312d0 <error@@Base>
  41e5cc:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  41e5d0:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e5d4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41e5d8:	add	x8, x8, #0x87
  41e5dc:	add	x9, x9, #0x75
  41e5e0:	cmp	w28, #0xa5
  41e5e4:	add	x0, x0, #0xe2d
  41e5e8:	mov	x1, x27
  41e5ec:	mov	w2, wzr
  41e5f0:	csel	x26, x9, x8, eq  // eq = none
  41e5f4:	bl	41aa68 <ferror@plt+0x171c8>
  41e5f8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41e5fc:	ldr	x8, [x8, #1288]
  41e600:	mov	x28, x0
  41e604:	cbz	x8, 41e618 <ferror@plt+0x1ad78>
  41e608:	mov	w0, w27
  41e60c:	blr	x8
  41e610:	mov	x20, x0
  41e614:	cbnz	x0, 41e638 <ferror@plt+0x1ad98>
  41e618:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41e61c:	add	x20, x20, #0xed4
  41e620:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41e624:	add	x2, x2, #0xdd
  41e628:	mov	w1, #0x40                  	// #64
  41e62c:	mov	x0, x20
  41e630:	mov	w3, w27
  41e634:	bl	403150 <snprintf@plt>
  41e638:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e63c:	add	x0, x0, #0x69
  41e640:	mov	x1, x26
  41e644:	mov	x2, x28
  41e648:	mov	x3, x20
  41e64c:	bl	4037a0 <printf@plt>
  41e650:	b	41e6b8 <ferror@plt+0x1ae18>
  41e654:	cmp	x8, x25
  41e658:	b.cs	41e66c <ferror@plt+0x1adcc>  // b.hs, b.nlast
  41e65c:	sub	w1, w25, w8
  41e660:	sub	w9, w1, #0x1
  41e664:	cmp	w9, #0x7
  41e668:	b.ls	41e674 <ferror@plt+0x1add4>  // b.plast
  41e66c:	mov	x2, xzr
  41e670:	b	41e68c <ferror@plt+0x1adec>
  41e674:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e678:	ldr	x9, [x9, #696]
  41e67c:	mov	x0, x8
  41e680:	blr	x9
  41e684:	ldur	x8, [x29, #-8]
  41e688:	mov	x2, x0
  41e68c:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e690:	adrp	x10, 43c000 <warn@@Base+0xac6c>
  41e694:	add	x9, x9, #0xb6
  41e698:	add	x10, x10, #0xa5
  41e69c:	cmp	w28, #0xa6
  41e6a0:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e6a4:	add	x8, x8, #0x1
  41e6a8:	csel	x1, x10, x9, eq  // eq = none
  41e6ac:	add	x0, x0, #0x9d
  41e6b0:	stur	x8, [x29, #-8]
  41e6b4:	bl	4037a0 <printf@plt>
  41e6b8:	ldur	x0, [x29, #-8]
  41e6bc:	sub	x3, x29, #0xc
  41e6c0:	sub	x4, x29, #0x10
  41e6c4:	mov	x1, x25
  41e6c8:	mov	w2, wzr
  41e6cc:	bl	40abec <ferror@plt+0x734c>
  41e6d0:	ldp	w8, w9, [x29, #-16]
  41e6d4:	ldur	x10, [x29, #-8]
  41e6d8:	mov	x26, x0
  41e6dc:	add	x9, x10, x9
  41e6e0:	stur	x9, [x29, #-8]
  41e6e4:	tbnz	w8, #0, 41e6f8 <ferror@plt+0x1ae58>
  41e6e8:	tbz	w8, #1, 41e710 <ferror@plt+0x1ae70>
  41e6ec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e6f0:	add	x1, x1, #0xc72
  41e6f4:	b	41e700 <ferror@plt+0x1ae60>
  41e6f8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e6fc:	add	x1, x1, #0xc61
  41e700:	mov	w2, #0x5                   	// #5
  41e704:	mov	x0, xzr
  41e708:	bl	403700 <dcgettext@plt>
  41e70c:	bl	4312d0 <error@@Base>
  41e710:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41e714:	add	x1, x26, x21
  41e718:	add	x0, x0, #0xb63
  41e71c:	mov	w2, wzr
  41e720:	bl	41aa68 <ferror@plt+0x171c8>
  41e724:	mov	x1, x0
  41e728:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e72c:	add	x0, x0, #0xe82
  41e730:	b	41f418 <ferror@plt+0x1bb78>
  41e734:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e738:	add	x1, x1, #0xc61
  41e73c:	mov	w2, #0x5                   	// #5
  41e740:	mov	x0, xzr
  41e744:	bl	403700 <dcgettext@plt>
  41e748:	bl	4312d0 <error@@Base>
  41e74c:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  41e750:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e754:	add	x8, x8, #0xe3
  41e758:	add	x9, x9, #0xd5
  41e75c:	cmp	w28, #0xa8
  41e760:	b	41e790 <ferror@plt+0x1aef0>
  41e764:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e768:	add	x1, x1, #0xc61
  41e76c:	mov	w2, #0x5                   	// #5
  41e770:	mov	x0, xzr
  41e774:	bl	403700 <dcgettext@plt>
  41e778:	bl	4312d0 <error@@Base>
  41e77c:	adrp	x8, 43c000 <warn@@Base+0xac6c>
  41e780:	adrp	x9, 43c000 <warn@@Base+0xac6c>
  41e784:	add	x8, x8, #0x107
  41e788:	add	x9, x9, #0xf5
  41e78c:	cmp	w28, #0xa9
  41e790:	add	x10, x26, x21
  41e794:	csel	x20, x9, x8, eq  // eq = none
  41e798:	cmp	x26, #0x0
  41e79c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41e7a0:	csel	x1, xzr, x10, eq  // eq = none
  41e7a4:	add	x0, x0, #0xb63
  41e7a8:	mov	w2, wzr
  41e7ac:	bl	41aa68 <ferror@plt+0x171c8>
  41e7b0:	mov	x2, x0
  41e7b4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41e7b8:	add	x0, x0, #0xcb
  41e7bc:	mov	x1, x20
  41e7c0:	b	41ec04 <ferror@plt+0x1b364>
  41e7c4:	cmp	x8, x25
  41e7c8:	b.cs	41e7dc <ferror@plt+0x1af3c>  // b.hs, b.nlast
  41e7cc:	sub	w1, w25, w8
  41e7d0:	sub	w9, w1, #0x1
  41e7d4:	cmp	w9, #0x7
  41e7d8:	b.ls	41e7e4 <ferror@plt+0x1af44>  // b.plast
  41e7dc:	mov	x1, xzr
  41e7e0:	b	41e7fc <ferror@plt+0x1af5c>
  41e7e4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e7e8:	ldr	x9, [x9, #696]
  41e7ec:	mov	x0, x8
  41e7f0:	blr	x9
  41e7f4:	ldur	x8, [x29, #-8]
  41e7f8:	mov	x1, x0
  41e7fc:	add	x0, x8, #0x1
  41e800:	stur	x0, [x29, #-8]
  41e804:	mov	w3, #0x20                  	// #32
  41e808:	b	41ee68 <ferror@plt+0x1b5c8>
  41e80c:	mov	w20, w24
  41e810:	cmp	w24, #0x9
  41e814:	b.cc	41e84c <ferror@plt+0x1afac>  // b.lo, b.ul, b.last
  41e818:	ldr	x3, [sp, #32]
  41e81c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41e820:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41e824:	add	x1, x1, #0x1b5
  41e828:	add	x2, x2, #0x1fd
  41e82c:	mov	w4, #0x5                   	// #5
  41e830:	mov	x0, xzr
  41e834:	bl	4035d0 <dcngettext@plt>
  41e838:	mov	w2, #0x8                   	// #8
  41e83c:	mov	w1, w24
  41e840:	mov	w20, #0x8                   	// #8
  41e844:	bl	4312d0 <error@@Base>
  41e848:	ldur	x8, [x29, #-8]
  41e84c:	add	x9, x8, w20, uxtw
  41e850:	cmp	x9, x25
  41e854:	b.cc	41e864 <ferror@plt+0x1afc4>  // b.lo, b.ul, b.last
  41e858:	cmp	x8, x25
  41e85c:	b.cs	41e870 <ferror@plt+0x1afd0>  // b.hs, b.nlast
  41e860:	sub	w20, w25, w8
  41e864:	sub	w9, w20, #0x1
  41e868:	cmp	w9, #0x7
  41e86c:	b.ls	41f214 <ferror@plt+0x1b974>  // b.plast
  41e870:	mov	x27, xzr
  41e874:	b	41f230 <ferror@plt+0x1b990>
  41e878:	cmp	x8, x25
  41e87c:	b.cs	41e890 <ferror@plt+0x1aff0>  // b.hs, b.nlast
  41e880:	sub	w1, w25, w8
  41e884:	sub	w9, w1, #0x1
  41e888:	cmp	w9, #0x7
  41e88c:	b.ls	41e898 <ferror@plt+0x1aff8>  // b.plast
  41e890:	mov	x1, xzr
  41e894:	b	41e8b0 <ferror@plt+0x1b010>
  41e898:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e89c:	ldr	x9, [x9, #696]
  41e8a0:	mov	x0, x8
  41e8a4:	blr	x9
  41e8a8:	ldur	x8, [x29, #-8]
  41e8ac:	mov	x1, x0
  41e8b0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e8b4:	add	x8, x8, #0x1
  41e8b8:	add	x0, x0, #0xb9e
  41e8bc:	b	41f414 <ferror@plt+0x1bb74>
  41e8c0:	cmp	x8, x25
  41e8c4:	b.cs	41f2ec <ferror@plt+0x1ba4c>  // b.hs, b.nlast
  41e8c8:	subs	w1, w25, w8
  41e8cc:	b.eq	41f2ec <ferror@plt+0x1ba4c>  // b.none
  41e8d0:	mov	x0, x8
  41e8d4:	bl	43175c <warn@@Base+0x3c8>
  41e8d8:	ldur	x8, [x29, #-8]
  41e8dc:	mov	x1, x0
  41e8e0:	b	41f2f0 <ferror@plt+0x1ba50>
  41e8e4:	cmp	x8, x25
  41e8e8:	b.cs	41e8fc <ferror@plt+0x1b05c>  // b.hs, b.nlast
  41e8ec:	sub	w1, w25, w8
  41e8f0:	sub	w9, w1, #0x1
  41e8f4:	cmp	w9, #0x7
  41e8f8:	b.ls	41e904 <ferror@plt+0x1b064>  // b.plast
  41e8fc:	mov	x1, xzr
  41e900:	b	41e91c <ferror@plt+0x1b07c>
  41e904:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e908:	ldr	x9, [x9, #696]
  41e90c:	mov	x0, x8
  41e910:	blr	x9
  41e914:	ldur	x8, [x29, #-8]
  41e918:	mov	x1, x0
  41e91c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e920:	add	x8, x8, #0x2
  41e924:	add	x0, x0, #0xbc4
  41e928:	b	41f414 <ferror@plt+0x1bb74>
  41e92c:	cmp	x8, x25
  41e930:	b.cs	41f300 <ferror@plt+0x1ba60>  // b.hs, b.nlast
  41e934:	subs	w1, w25, w8
  41e938:	b.eq	41f300 <ferror@plt+0x1ba60>  // b.none
  41e93c:	mov	x0, x8
  41e940:	bl	43175c <warn@@Base+0x3c8>
  41e944:	ldur	x8, [x29, #-8]
  41e948:	mov	x1, x0
  41e94c:	b	41f304 <ferror@plt+0x1ba64>
  41e950:	cmp	x8, x25
  41e954:	b.cs	41e968 <ferror@plt+0x1b0c8>  // b.hs, b.nlast
  41e958:	sub	w1, w25, w8
  41e95c:	sub	w9, w1, #0x1
  41e960:	cmp	w9, #0x7
  41e964:	b.ls	41e970 <ferror@plt+0x1b0d0>  // b.plast
  41e968:	mov	x1, xzr
  41e96c:	b	41e988 <ferror@plt+0x1b0e8>
  41e970:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e974:	ldr	x9, [x9, #696]
  41e978:	mov	x0, x8
  41e97c:	blr	x9
  41e980:	ldur	x8, [x29, #-8]
  41e984:	mov	x1, x0
  41e988:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e98c:	add	x8, x8, #0x4
  41e990:	add	x0, x0, #0xbea
  41e994:	b	41f414 <ferror@plt+0x1bb74>
  41e998:	cmp	x8, x25
  41e99c:	b.cs	41f314 <ferror@plt+0x1ba74>  // b.hs, b.nlast
  41e9a0:	subs	w1, w25, w8
  41e9a4:	b.eq	41f314 <ferror@plt+0x1ba74>  // b.none
  41e9a8:	mov	x0, x8
  41e9ac:	bl	43175c <warn@@Base+0x3c8>
  41e9b0:	ldur	x8, [x29, #-8]
  41e9b4:	mov	x1, x0
  41e9b8:	b	41f318 <ferror@plt+0x1ba78>
  41e9bc:	cmp	x8, x25
  41e9c0:	b.cs	41e9d4 <ferror@plt+0x1b134>  // b.hs, b.nlast
  41e9c4:	sub	w1, w25, w8
  41e9c8:	sub	w9, w1, #0x1
  41e9cc:	cmp	w9, #0x7
  41e9d0:	b.ls	41e9dc <ferror@plt+0x1b13c>  // b.plast
  41e9d4:	mov	x1, xzr
  41e9d8:	b	41e9f4 <ferror@plt+0x1b154>
  41e9dc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41e9e0:	ldr	x9, [x9, #696]
  41e9e4:	mov	x0, x8
  41e9e8:	blr	x9
  41e9ec:	ldur	x8, [x29, #-8]
  41e9f0:	mov	x1, x0
  41e9f4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41e9f8:	add	x8, x8, #0x4
  41e9fc:	add	x0, x0, #0xc10
  41ea00:	stur	x8, [x29, #-8]
  41ea04:	bl	4037a0 <printf@plt>
  41ea08:	ldur	x8, [x29, #-8]
  41ea0c:	add	x9, x8, #0x4
  41ea10:	cmp	x9, x25
  41ea14:	b.cs	41ef9c <ferror@plt+0x1b6fc>  // b.hs, b.nlast
  41ea18:	mov	w1, #0x4                   	// #4
  41ea1c:	b	41efbc <ferror@plt+0x1b71c>
  41ea20:	cmp	x8, x25
  41ea24:	b.cs	41f328 <ferror@plt+0x1ba88>  // b.hs, b.nlast
  41ea28:	subs	w1, w25, w8
  41ea2c:	b.eq	41f328 <ferror@plt+0x1ba88>  // b.none
  41ea30:	mov	x0, x8
  41ea34:	bl	43175c <warn@@Base+0x3c8>
  41ea38:	ldur	x8, [x29, #-8]
  41ea3c:	mov	x1, x0
  41ea40:	b	41f32c <ferror@plt+0x1ba8c>
  41ea44:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ea48:	add	x1, x1, #0xc61
  41ea4c:	mov	w2, #0x5                   	// #5
  41ea50:	mov	x0, xzr
  41ea54:	bl	403700 <dcgettext@plt>
  41ea58:	bl	4312d0 <error@@Base>
  41ea5c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41ea60:	add	x0, x0, #0xe2d
  41ea64:	mov	x1, x26
  41ea68:	mov	w2, wzr
  41ea6c:	bl	41aa68 <ferror@plt+0x171c8>
  41ea70:	mov	x1, x0
  41ea74:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ea78:	add	x0, x0, #0xc38
  41ea7c:	b	41f418 <ferror@plt+0x1bb78>
  41ea80:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ea84:	add	x1, x1, #0xc61
  41ea88:	mov	w2, #0x5                   	// #5
  41ea8c:	mov	x0, xzr
  41ea90:	bl	403700 <dcgettext@plt>
  41ea94:	bl	4312d0 <error@@Base>
  41ea98:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41ea9c:	add	x0, x0, #0x6cc
  41eaa0:	mov	x1, x26
  41eaa4:	mov	w2, wzr
  41eaa8:	bl	41aa68 <ferror@plt+0x171c8>
  41eaac:	mov	x1, x0
  41eab0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41eab4:	add	x0, x0, #0xc49
  41eab8:	b	41f418 <ferror@plt+0x1bb78>
  41eabc:	cmp	x8, x25
  41eac0:	b.cs	41ead4 <ferror@plt+0x1b234>  // b.hs, b.nlast
  41eac4:	sub	w1, w25, w8
  41eac8:	sub	w9, w1, #0x1
  41eacc:	cmp	w9, #0x7
  41ead0:	b.ls	41eadc <ferror@plt+0x1b23c>  // b.plast
  41ead4:	mov	x1, xzr
  41ead8:	b	41eaf4 <ferror@plt+0x1b254>
  41eadc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41eae0:	ldr	x9, [x9, #696]
  41eae4:	mov	x0, x8
  41eae8:	blr	x9
  41eaec:	ldur	x8, [x29, #-8]
  41eaf0:	mov	x1, x0
  41eaf4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41eaf8:	add	x8, x8, #0x1
  41eafc:	add	x0, x0, #0xc7a
  41eb00:	b	41f414 <ferror@plt+0x1bb74>
  41eb04:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41eb08:	add	x1, x1, #0xc61
  41eb0c:	mov	w2, #0x5                   	// #5
  41eb10:	mov	x0, xzr
  41eb14:	bl	403700 <dcgettext@plt>
  41eb18:	bl	4312d0 <error@@Base>
  41eb1c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41eb20:	add	x0, x0, #0xe2d
  41eb24:	mov	x1, x26
  41eb28:	mov	w2, wzr
  41eb2c:	bl	41aa68 <ferror@plt+0x171c8>
  41eb30:	mov	x1, x0
  41eb34:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41eb38:	add	x0, x0, #0xd12
  41eb3c:	b	41f418 <ferror@plt+0x1bb78>
  41eb40:	cmp	x8, x25
  41eb44:	b.cs	41f37c <ferror@plt+0x1badc>  // b.hs, b.nlast
  41eb48:	subs	w1, w25, w8
  41eb4c:	b.eq	41f37c <ferror@plt+0x1badc>  // b.none
  41eb50:	mov	x0, x8
  41eb54:	bl	43175c <warn@@Base+0x3c8>
  41eb58:	ldur	x8, [x29, #-8]
  41eb5c:	mov	x1, x0
  41eb60:	b	41f380 <ferror@plt+0x1bae0>
  41eb64:	cmp	x8, x25
  41eb68:	b.cs	41f390 <ferror@plt+0x1baf0>  // b.hs, b.nlast
  41eb6c:	subs	w1, w25, w8
  41eb70:	b.eq	41f390 <ferror@plt+0x1baf0>  // b.none
  41eb74:	mov	x0, x8
  41eb78:	bl	43175c <warn@@Base+0x3c8>
  41eb7c:	ldur	x8, [x29, #-8]
  41eb80:	mov	x1, x0
  41eb84:	b	41f394 <ferror@plt+0x1baf4>
  41eb88:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41eb8c:	add	x1, x1, #0xc61
  41eb90:	mov	w2, #0x5                   	// #5
  41eb94:	mov	x0, xzr
  41eb98:	bl	403700 <dcgettext@plt>
  41eb9c:	bl	4312d0 <error@@Base>
  41eba0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41eba4:	add	x0, x0, #0xe2d
  41eba8:	mov	x1, x27
  41ebac:	mov	w2, wzr
  41ebb0:	bl	41aa68 <ferror@plt+0x171c8>
  41ebb4:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41ebb8:	ldr	x8, [x8, #1288]
  41ebbc:	mov	x26, x0
  41ebc0:	cbz	x8, 41ebd4 <ferror@plt+0x1b334>
  41ebc4:	mov	w0, w27
  41ebc8:	blr	x8
  41ebcc:	mov	x20, x0
  41ebd0:	cbnz	x0, 41ebf4 <ferror@plt+0x1b354>
  41ebd4:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41ebd8:	add	x20, x20, #0xed4
  41ebdc:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41ebe0:	add	x2, x2, #0xdd
  41ebe4:	mov	w1, #0x40                  	// #64
  41ebe8:	mov	x0, x20
  41ebec:	mov	w3, w27
  41ebf0:	bl	403150 <snprintf@plt>
  41ebf4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ebf8:	add	x0, x0, #0xdd9
  41ebfc:	mov	x1, x26
  41ec00:	mov	x2, x20
  41ec04:	bl	4037a0 <printf@plt>
  41ec08:	b	41f41c <ferror@plt+0x1bb7c>
  41ec0c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ec10:	add	x1, x1, #0xc61
  41ec14:	mov	w2, #0x5                   	// #5
  41ec18:	mov	x0, xzr
  41ec1c:	bl	403700 <dcgettext@plt>
  41ec20:	bl	4312d0 <error@@Base>
  41ec24:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41ec28:	add	x0, x0, #0x6cc
  41ec2c:	mov	x1, x19
  41ec30:	mov	w2, wzr
  41ec34:	bl	41aa68 <ferror@plt+0x171c8>
  41ec38:	mov	x1, x0
  41ec3c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ec40:	add	x0, x0, #0xded
  41ec44:	bl	4037a0 <printf@plt>
  41ec48:	mov	w19, #0x1                   	// #1
  41ec4c:	b	41f41c <ferror@plt+0x1bb7c>
  41ec50:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ec54:	add	x1, x1, #0xc61
  41ec58:	mov	w2, #0x5                   	// #5
  41ec5c:	mov	x0, xzr
  41ec60:	bl	403700 <dcgettext@plt>
  41ec64:	bl	4312d0 <error@@Base>
  41ec68:	ldur	x0, [x29, #-8]
  41ec6c:	sub	x3, x29, #0xc
  41ec70:	sub	x4, x29, #0x10
  41ec74:	mov	w2, #0x1                   	// #1
  41ec78:	mov	x1, x25
  41ec7c:	bl	40abec <ferror@plt+0x734c>
  41ec80:	ldp	w8, w9, [x29, #-16]
  41ec84:	ldur	x10, [x29, #-8]
  41ec88:	mov	x27, x0
  41ec8c:	add	x9, x10, x9
  41ec90:	stur	x9, [x29, #-8]
  41ec94:	tbnz	w8, #0, 41efe4 <ferror@plt+0x1b744>
  41ec98:	tbz	w8, #1, 41effc <ferror@plt+0x1b75c>
  41ec9c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41eca0:	add	x1, x1, #0xc72
  41eca4:	b	41efec <ferror@plt+0x1b74c>
  41eca8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ecac:	add	x1, x1, #0xc61
  41ecb0:	mov	w2, #0x5                   	// #5
  41ecb4:	mov	x0, xzr
  41ecb8:	bl	403700 <dcgettext@plt>
  41ecbc:	bl	4312d0 <error@@Base>
  41ecc0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41ecc4:	add	x0, x0, #0xe2d
  41ecc8:	mov	x1, x26
  41eccc:	mov	w2, wzr
  41ecd0:	bl	41aa68 <ferror@plt+0x171c8>
  41ecd4:	mov	x1, x0
  41ecd8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ecdc:	add	x0, x0, #0xe15
  41ece0:	b	41f418 <ferror@plt+0x1bb78>
  41ece4:	cmp	x8, x25
  41ece8:	b.cs	41ecfc <ferror@plt+0x1b45c>  // b.hs, b.nlast
  41ecec:	sub	w1, w25, w8
  41ecf0:	sub	w9, w1, #0x1
  41ecf4:	cmp	w9, #0x7
  41ecf8:	b.ls	41ed04 <ferror@plt+0x1b464>  // b.plast
  41ecfc:	mov	x1, xzr
  41ed00:	b	41ed1c <ferror@plt+0x1b47c>
  41ed04:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41ed08:	ldr	x9, [x9, #696]
  41ed0c:	mov	x0, x8
  41ed10:	blr	x9
  41ed14:	ldur	x8, [x29, #-8]
  41ed18:	mov	x1, x0
  41ed1c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ed20:	add	x8, x8, #0x1
  41ed24:	add	x0, x0, #0xe25
  41ed28:	b	41f414 <ferror@plt+0x1bb74>
  41ed2c:	cmp	x8, x25
  41ed30:	b.cs	41ed44 <ferror@plt+0x1b4a4>  // b.hs, b.nlast
  41ed34:	sub	w1, w25, w8
  41ed38:	sub	w9, w1, #0x1
  41ed3c:	cmp	w9, #0x7
  41ed40:	b.ls	41ed4c <ferror@plt+0x1b4ac>  // b.plast
  41ed44:	mov	x1, xzr
  41ed48:	b	41ed64 <ferror@plt+0x1b4c4>
  41ed4c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41ed50:	ldr	x9, [x9, #696]
  41ed54:	mov	x0, x8
  41ed58:	blr	x9
  41ed5c:	ldur	x8, [x29, #-8]
  41ed60:	mov	x1, x0
  41ed64:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ed68:	add	x8, x8, #0x1
  41ed6c:	add	x0, x0, #0xe3b
  41ed70:	b	41f414 <ferror@plt+0x1bb74>
  41ed74:	cmp	x8, x25
  41ed78:	b.cs	41f3a4 <ferror@plt+0x1bb04>  // b.hs, b.nlast
  41ed7c:	subs	w1, w25, w8
  41ed80:	b.eq	41f3a4 <ferror@plt+0x1bb04>  // b.none
  41ed84:	mov	x0, x8
  41ed88:	bl	43175c <warn@@Base+0x3c8>
  41ed8c:	ldur	x8, [x29, #-8]
  41ed90:	b	41f3a8 <ferror@plt+0x1bb08>
  41ed94:	cmp	x8, x25
  41ed98:	b.cs	41f3d4 <ferror@plt+0x1bb34>  // b.hs, b.nlast
  41ed9c:	subs	w1, w25, w8
  41eda0:	b.eq	41f3d4 <ferror@plt+0x1bb34>  // b.none
  41eda4:	mov	x0, x8
  41eda8:	bl	43175c <warn@@Base+0x3c8>
  41edac:	ldur	x8, [x29, #-8]
  41edb0:	b	41f3d8 <ferror@plt+0x1bb38>
  41edb4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41edb8:	add	x1, x1, #0xc61
  41edbc:	mov	w2, #0x5                   	// #5
  41edc0:	mov	x0, xzr
  41edc4:	bl	403700 <dcgettext@plt>
  41edc8:	bl	4312d0 <error@@Base>
  41edcc:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41edd0:	add	x1, x1, #0xf12
  41edd4:	mov	w2, #0x5                   	// #5
  41edd8:	mov	x0, xzr
  41eddc:	bl	403700 <dcgettext@plt>
  41ede0:	mov	x20, x0
  41ede4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41ede8:	add	x0, x0, #0xe2d
  41edec:	mov	x1, x27
  41edf0:	mov	w2, wzr
  41edf4:	bl	41aa68 <ferror@plt+0x171c8>
  41edf8:	mov	x1, x0
  41edfc:	mov	x0, x20
  41ee00:	bl	4037a0 <printf@plt>
  41ee04:	ldur	x0, [x29, #-8]
  41ee08:	sub	x3, x29, #0xc
  41ee0c:	sub	x4, x29, #0x10
  41ee10:	mov	x1, x25
  41ee14:	mov	w2, wzr
  41ee18:	bl	40abec <ferror@plt+0x734c>
  41ee1c:	ldp	w8, w9, [x29, #-16]
  41ee20:	ldur	x10, [x29, #-8]
  41ee24:	mov	x27, x0
  41ee28:	add	x9, x10, x9
  41ee2c:	stur	x9, [x29, #-8]
  41ee30:	tbnz	w8, #0, 41f080 <ferror@plt+0x1b7e0>
  41ee34:	tbz	w8, #1, 41f098 <ferror@plt+0x1b7f8>
  41ee38:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ee3c:	add	x1, x1, #0xc72
  41ee40:	b	41f088 <ferror@plt+0x1b7e8>
  41ee44:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ee48:	add	x1, x1, #0xc61
  41ee4c:	mov	w2, #0x5                   	// #5
  41ee50:	mov	x0, xzr
  41ee54:	bl	403700 <dcgettext@plt>
  41ee58:	bl	4312d0 <error@@Base>
  41ee5c:	ldur	x0, [x29, #-8]
  41ee60:	mov	w3, #0x20                  	// #32
  41ee64:	mov	x1, x26
  41ee68:	mov	x2, x25
  41ee6c:	bl	41cfc8 <ferror@plt+0x19728>
  41ee70:	stur	x0, [x29, #-8]
  41ee74:	b	41f41c <ferror@plt+0x1bb7c>
  41ee78:	mov	w20, wzr
  41ee7c:	ldr	x2, [sp, #24]
  41ee80:	sub	x0, x29, #0x8
  41ee84:	mov	w1, w20
  41ee88:	mov	x3, x25
  41ee8c:	bl	41f6fc <ferror@plt+0x1be5c>
  41ee90:	mov	x26, x0
  41ee94:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41ee98:	add	x0, x0, #0xf8f
  41ee9c:	mov	w1, w20
  41eea0:	bl	4037a0 <printf@plt>
  41eea4:	mov	x0, xzr
  41eea8:	mov	x1, x26
  41eeac:	mov	w2, w24
  41eeb0:	bl	41aa68 <ferror@plt+0x171c8>
  41eeb4:	mov	x1, x0
  41eeb8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41eebc:	add	x0, x0, #0xf18
  41eec0:	b	41f418 <ferror@plt+0x1bb78>
  41eec4:	cmp	x8, x25
  41eec8:	b.cs	41eedc <ferror@plt+0x1b63c>  // b.hs, b.nlast
  41eecc:	sub	w1, w25, w8
  41eed0:	sub	w9, w1, #0x1
  41eed4:	cmp	w9, #0x7
  41eed8:	b.ls	41eee4 <ferror@plt+0x1b644>  // b.plast
  41eedc:	mov	x0, xzr
  41eee0:	b	41eef8 <ferror@plt+0x1b658>
  41eee4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41eee8:	ldr	x9, [x9, #696]
  41eeec:	mov	x0, x8
  41eef0:	blr	x9
  41eef4:	ldur	x8, [x29, #-8]
  41eef8:	add	x1, x0, x21
  41eefc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41ef00:	add	x8, x8, #0x4
  41ef04:	add	x0, x0, #0xb63
  41ef08:	mov	w2, wzr
  41ef0c:	stur	x8, [x29, #-8]
  41ef10:	bl	41aa68 <ferror@plt+0x171c8>
  41ef14:	mov	x1, x0
  41ef18:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41ef1c:	add	x0, x0, #0x11d
  41ef20:	b	41f418 <ferror@plt+0x1bb78>
  41ef24:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ef28:	add	x1, x1, #0xc61
  41ef2c:	mov	w2, #0x5                   	// #5
  41ef30:	mov	x0, xzr
  41ef34:	bl	403700 <dcgettext@plt>
  41ef38:	bl	4312d0 <error@@Base>
  41ef3c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41ef40:	add	x0, x0, #0xb63
  41ef44:	mov	x1, x26
  41ef48:	mov	w2, wzr
  41ef4c:	bl	41aa68 <ferror@plt+0x171c8>
  41ef50:	mov	x1, x0
  41ef54:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41ef58:	add	x0, x0, #0x13d
  41ef5c:	b	41f418 <ferror@plt+0x1bb78>
  41ef60:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41ef64:	add	x1, x1, #0xc61
  41ef68:	mov	w2, #0x5                   	// #5
  41ef6c:	mov	x0, xzr
  41ef70:	bl	403700 <dcgettext@plt>
  41ef74:	bl	4312d0 <error@@Base>
  41ef78:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41ef7c:	add	x0, x0, #0xb63
  41ef80:	mov	x1, x26
  41ef84:	mov	w2, wzr
  41ef88:	bl	41aa68 <ferror@plt+0x171c8>
  41ef8c:	mov	x1, x0
  41ef90:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41ef94:	add	x0, x0, #0x159
  41ef98:	b	41f418 <ferror@plt+0x1bb78>
  41ef9c:	cmp	x8, x25
  41efa0:	b.cs	41efb4 <ferror@plt+0x1b714>  // b.hs, b.nlast
  41efa4:	sub	w1, w25, w8
  41efa8:	sub	w9, w1, #0x1
  41efac:	cmp	w9, #0x7
  41efb0:	b.ls	41efbc <ferror@plt+0x1b71c>  // b.plast
  41efb4:	mov	x1, xzr
  41efb8:	b	41efd4 <ferror@plt+0x1b734>
  41efbc:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41efc0:	ldr	x9, [x9, #696]
  41efc4:	mov	x0, x8
  41efc8:	blr	x9
  41efcc:	ldur	x8, [x29, #-8]
  41efd0:	mov	x1, x0
  41efd4:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  41efd8:	add	x8, x8, #0x4
  41efdc:	add	x0, x0, #0xa76
  41efe0:	b	41f414 <ferror@plt+0x1bb74>
  41efe4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41efe8:	add	x1, x1, #0xc61
  41efec:	mov	w2, #0x5                   	// #5
  41eff0:	mov	x0, xzr
  41eff4:	bl	403700 <dcgettext@plt>
  41eff8:	bl	4312d0 <error@@Base>
  41effc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41f000:	add	x0, x0, #0xe2d
  41f004:	mov	x1, x28
  41f008:	mov	w2, wzr
  41f00c:	bl	41aa68 <ferror@plt+0x171c8>
  41f010:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41f014:	ldr	x8, [x8, #1288]
  41f018:	mov	x26, x0
  41f01c:	cbz	x8, 41f030 <ferror@plt+0x1b790>
  41f020:	mov	w0, w28
  41f024:	blr	x8
  41f028:	mov	x20, x0
  41f02c:	cbnz	x0, 41f050 <ferror@plt+0x1b7b0>
  41f030:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41f034:	add	x20, x20, #0xed4
  41f038:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41f03c:	add	x2, x2, #0xdd
  41f040:	mov	w1, #0x40                  	// #64
  41f044:	mov	x0, x20
  41f048:	mov	w3, w28
  41f04c:	bl	403150 <snprintf@plt>
  41f050:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f054:	add	x0, x0, #0x6cc
  41f058:	mov	x1, x27
  41f05c:	mov	w2, wzr
  41f060:	bl	41aa68 <ferror@plt+0x171c8>
  41f064:	mov	x3, x0
  41f068:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f06c:	add	x0, x0, #0xdfd
  41f070:	mov	x1, x26
  41f074:	mov	x2, x20
  41f078:	bl	4037a0 <printf@plt>
  41f07c:	b	41f41c <ferror@plt+0x1bb7c>
  41f080:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f084:	add	x1, x1, #0xc61
  41f088:	mov	w2, #0x5                   	// #5
  41f08c:	mov	x0, xzr
  41f090:	bl	403700 <dcgettext@plt>
  41f094:	bl	4312d0 <error@@Base>
  41f098:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41f09c:	add	x1, x1, #0xf1c
  41f0a0:	mov	w2, #0x5                   	// #5
  41f0a4:	mov	x0, xzr
  41f0a8:	bl	403700 <dcgettext@plt>
  41f0ac:	mov	x20, x0
  41f0b0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  41f0b4:	add	x0, x0, #0xe2d
  41f0b8:	mov	x1, x27
  41f0bc:	mov	w2, wzr
  41f0c0:	bl	41aa68 <ferror@plt+0x171c8>
  41f0c4:	mov	x1, x0
  41f0c8:	mov	x0, x20
  41f0cc:	b	41f418 <ferror@plt+0x1bb78>
  41f0d0:	cmp	w24, #0x9
  41f0d4:	mov	w20, w24
  41f0d8:	b.cc	41f110 <ferror@plt+0x1b870>  // b.lo, b.ul, b.last
  41f0dc:	ldr	x3, [sp, #32]
  41f0e0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f0e4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41f0e8:	add	x1, x1, #0x1b5
  41f0ec:	add	x2, x2, #0x1fd
  41f0f0:	mov	w4, #0x5                   	// #5
  41f0f4:	mov	x0, xzr
  41f0f8:	bl	4035d0 <dcngettext@plt>
  41f0fc:	mov	w2, #0x8                   	// #8
  41f100:	mov	w1, w24
  41f104:	mov	w20, #0x8                   	// #8
  41f108:	bl	4312d0 <error@@Base>
  41f10c:	ldur	x8, [x29, #-8]
  41f110:	add	x9, x8, w20, uxtw
  41f114:	cmp	x9, x25
  41f118:	b.cc	41f128 <ferror@plt+0x1b888>  // b.lo, b.ul, b.last
  41f11c:	cmp	x8, x25
  41f120:	b.cs	41f134 <ferror@plt+0x1b894>  // b.hs, b.nlast
  41f124:	sub	w20, w25, w8
  41f128:	sub	w9, w20, #0x1
  41f12c:	cmp	w9, #0x7
  41f130:	b.ls	41f48c <ferror@plt+0x1bbec>  // b.plast
  41f134:	mov	x1, xzr
  41f138:	b	41f4a8 <ferror@plt+0x1bc08>
  41f13c:	cmp	w24, #0x9
  41f140:	mov	w20, w24
  41f144:	b.cc	41f17c <ferror@plt+0x1b8dc>  // b.lo, b.ul, b.last
  41f148:	ldr	x3, [sp, #32]
  41f14c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f150:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41f154:	add	x1, x1, #0x1b5
  41f158:	add	x2, x2, #0x1fd
  41f15c:	mov	w4, #0x5                   	// #5
  41f160:	mov	x0, xzr
  41f164:	bl	4035d0 <dcngettext@plt>
  41f168:	mov	w2, #0x8                   	// #8
  41f16c:	mov	w1, w24
  41f170:	mov	w20, #0x8                   	// #8
  41f174:	bl	4312d0 <error@@Base>
  41f178:	ldur	x8, [x29, #-8]
  41f17c:	add	x9, x8, w20, uxtw
  41f180:	cmp	x9, x25
  41f184:	b.cc	41f194 <ferror@plt+0x1b8f4>  // b.lo, b.ul, b.last
  41f188:	cmp	x8, x25
  41f18c:	b.cs	41f1a0 <ferror@plt+0x1b900>  // b.hs, b.nlast
  41f190:	sub	w20, w25, w8
  41f194:	sub	w9, w20, #0x1
  41f198:	cmp	w9, #0x7
  41f19c:	b.ls	41f4d4 <ferror@plt+0x1bc34>  // b.plast
  41f1a0:	mov	x1, xzr
  41f1a4:	b	41f4f0 <ferror@plt+0x1bc50>
  41f1a8:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f1ac:	ldr	x9, [x9, #696]
  41f1b0:	mov	x0, x8
  41f1b4:	mov	w1, w20
  41f1b8:	blr	x9
  41f1bc:	ldur	x8, [x29, #-8]
  41f1c0:	mov	x1, x0
  41f1c4:	ldr	x9, [sp, #32]
  41f1c8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f1cc:	add	x0, x0, #0xb63
  41f1d0:	mov	w2, wzr
  41f1d4:	add	x8, x8, x9
  41f1d8:	stur	x8, [x29, #-8]
  41f1dc:	bl	41aa68 <ferror@plt+0x171c8>
  41f1e0:	mov	x1, x0
  41f1e4:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f1e8:	add	x0, x0, #0xb83
  41f1ec:	b	41f418 <ferror@plt+0x1bb78>
  41f1f0:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f1f4:	ldr	x9, [x9, #696]
  41f1f8:	mov	x0, x8
  41f1fc:	mov	w1, w20
  41f200:	blr	x9
  41f204:	ldur	x8, [x29, #-8]
  41f208:	mov	x27, x0
  41f20c:	ldr	x9, [sp, #16]
  41f210:	b	41f234 <ferror@plt+0x1b994>
  41f214:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f218:	ldr	x9, [x9, #696]
  41f21c:	mov	x0, x8
  41f220:	mov	w1, w20
  41f224:	blr	x9
  41f228:	ldur	x8, [x29, #-8]
  41f22c:	mov	x27, x0
  41f230:	ldr	x9, [sp, #32]
  41f234:	add	x0, x8, x9
  41f238:	sub	x3, x29, #0xc
  41f23c:	sub	x4, x29, #0x10
  41f240:	mov	w2, #0x1                   	// #1
  41f244:	mov	x1, x25
  41f248:	mov	x20, x26
  41f24c:	stur	x0, [x29, #-8]
  41f250:	bl	40abec <ferror@plt+0x734c>
  41f254:	ldp	w8, w9, [x29, #-16]
  41f258:	ldur	x10, [x29, #-8]
  41f25c:	mov	x26, x0
  41f260:	add	x9, x10, x9
  41f264:	stur	x9, [x29, #-8]
  41f268:	tbnz	w8, #0, 41f27c <ferror@plt+0x1b9dc>
  41f26c:	tbz	w8, #1, 41f294 <ferror@plt+0x1b9f4>
  41f270:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f274:	add	x1, x1, #0xc72
  41f278:	b	41f284 <ferror@plt+0x1b9e4>
  41f27c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f280:	add	x1, x1, #0xc61
  41f284:	mov	w2, #0x5                   	// #5
  41f288:	mov	x0, xzr
  41f28c:	bl	403700 <dcgettext@plt>
  41f290:	bl	4312d0 <error@@Base>
  41f294:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f298:	cmp	w28, #0xa0
  41f29c:	add	x0, x0, #0xb63
  41f2a0:	mov	x1, x27
  41f2a4:	mov	w2, wzr
  41f2a8:	csel	x20, x21, x20, eq  // eq = none
  41f2ac:	bl	41aa68 <ferror@plt+0x171c8>
  41f2b0:	mov	x27, x0
  41f2b4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f2b8:	add	x0, x0, #0x6cc
  41f2bc:	mov	x1, x26
  41f2c0:	mov	w2, wzr
  41f2c4:	bl	41aa68 <ferror@plt+0x171c8>
  41f2c8:	mov	x3, x0
  41f2cc:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f2d0:	add	x0, x0, #0xffb
  41f2d4:	mov	x1, x20
  41f2d8:	mov	x2, x27
  41f2dc:	bl	4037a0 <printf@plt>
  41f2e0:	mov	x21, x19
  41f2e4:	ldr	w19, [sp, #12]
  41f2e8:	b	41f41c <ferror@plt+0x1bb7c>
  41f2ec:	mov	x1, xzr
  41f2f0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f2f4:	add	x8, x8, #0x1
  41f2f8:	add	x0, x0, #0xbb1
  41f2fc:	b	41f414 <ferror@plt+0x1bb74>
  41f300:	mov	x1, xzr
  41f304:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f308:	add	x8, x8, #0x2
  41f30c:	add	x0, x0, #0xbd7
  41f310:	b	41f414 <ferror@plt+0x1bb74>
  41f314:	mov	x1, xzr
  41f318:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f31c:	add	x8, x8, #0x4
  41f320:	add	x0, x0, #0xbfd
  41f324:	b	41f414 <ferror@plt+0x1bb74>
  41f328:	mov	x1, xzr
  41f32c:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f330:	add	x8, x8, #0x4
  41f334:	add	x0, x0, #0xc24
  41f338:	stur	x8, [x29, #-8]
  41f33c:	bl	4037a0 <printf@plt>
  41f340:	ldur	x8, [x29, #-8]
  41f344:	add	x9, x8, #0x4
  41f348:	cmp	x9, x25
  41f34c:	b.cs	41f358 <ferror@plt+0x1bab8>  // b.hs, b.nlast
  41f350:	mov	w1, #0x4                   	// #4
  41f354:	b	41f368 <ferror@plt+0x1bac8>
  41f358:	cmp	x8, x25
  41f35c:	b.cs	41f404 <ferror@plt+0x1bb64>  // b.hs, b.nlast
  41f360:	subs	w1, w25, w8
  41f364:	b.eq	41f404 <ferror@plt+0x1bb64>  // b.none
  41f368:	mov	x0, x8
  41f36c:	bl	43175c <warn@@Base+0x3c8>
  41f370:	ldur	x8, [x29, #-8]
  41f374:	mov	x1, x0
  41f378:	b	41f408 <ferror@plt+0x1bb68>
  41f37c:	mov	x1, xzr
  41f380:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f384:	add	x8, x8, #0x2
  41f388:	add	x0, x0, #0xd51
  41f38c:	b	41f414 <ferror@plt+0x1bb74>
  41f390:	mov	x1, xzr
  41f394:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f398:	add	x8, x8, #0x2
  41f39c:	add	x0, x0, #0xd96
  41f3a0:	b	41f414 <ferror@plt+0x1bb74>
  41f3a4:	mov	x0, xzr
  41f3a8:	add	x1, x0, x21
  41f3ac:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f3b0:	add	x8, x8, #0x2
  41f3b4:	add	x0, x0, #0xb63
  41f3b8:	mov	w2, wzr
  41f3bc:	stur	x8, [x29, #-8]
  41f3c0:	bl	41aa68 <ferror@plt+0x171c8>
  41f3c4:	mov	x1, x0
  41f3c8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f3cc:	add	x0, x0, #0xe76
  41f3d0:	b	41f418 <ferror@plt+0x1bb78>
  41f3d4:	mov	x0, xzr
  41f3d8:	add	x1, x0, x21
  41f3dc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f3e0:	add	x8, x8, #0x4
  41f3e4:	add	x0, x0, #0xb63
  41f3e8:	mov	w2, wzr
  41f3ec:	stur	x8, [x29, #-8]
  41f3f0:	bl	41aa68 <ferror@plt+0x171c8>
  41f3f4:	mov	x1, x0
  41f3f8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f3fc:	add	x0, x0, #0xe8a
  41f400:	b	41f418 <ferror@plt+0x1bb78>
  41f404:	mov	x1, xzr
  41f408:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f40c:	add	x8, x8, #0x4
  41f410:	add	x0, x0, #0xd5c
  41f414:	stur	x8, [x29, #-8]
  41f418:	bl	4037a0 <printf@plt>
  41f41c:	ldur	x0, [x29, #-8]
  41f420:	cmp	x0, x25
  41f424:	b.cs	41f438 <ferror@plt+0x1bb98>  // b.hs, b.nlast
  41f428:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41f42c:	add	x0, x0, #0x281
  41f430:	bl	4037a0 <printf@plt>
  41f434:	ldur	x0, [x29, #-8]
  41f438:	cmp	x0, x25
  41f43c:	b.cc	41d9d0 <ferror@plt+0x1a130>  // b.lo, b.ul, b.last
  41f440:	b	41f554 <ferror@plt+0x1bcb4>
  41f444:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f448:	ldr	x9, [x9, #696]
  41f44c:	mov	x0, x8
  41f450:	mov	w1, w20
  41f454:	blr	x9
  41f458:	ldur	x8, [x29, #-8]
  41f45c:	mov	x1, x0
  41f460:	ldr	x9, [sp, #16]
  41f464:	b	41f4ac <ferror@plt+0x1bc0c>
  41f468:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f46c:	ldr	x9, [x9, #696]
  41f470:	mov	x0, x8
  41f474:	mov	w1, w20
  41f478:	blr	x9
  41f47c:	ldur	x8, [x29, #-8]
  41f480:	mov	x1, x0
  41f484:	ldr	x9, [sp, #16]
  41f488:	b	41f4f4 <ferror@plt+0x1bc54>
  41f48c:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f490:	ldr	x9, [x9, #696]
  41f494:	mov	x0, x8
  41f498:	mov	w1, w20
  41f49c:	blr	x9
  41f4a0:	ldur	x8, [x29, #-8]
  41f4a4:	mov	x1, x0
  41f4a8:	ldr	x9, [sp, #32]
  41f4ac:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f4b0:	add	x8, x8, x9
  41f4b4:	add	x0, x0, #0xb63
  41f4b8:	mov	w2, wzr
  41f4bc:	stur	x8, [x29, #-8]
  41f4c0:	bl	41aa68 <ferror@plt+0x171c8>
  41f4c4:	mov	x1, x0
  41f4c8:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f4cc:	add	x0, x0, #0xebd
  41f4d0:	b	41f418 <ferror@plt+0x1bb78>
  41f4d4:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41f4d8:	ldr	x9, [x9, #696]
  41f4dc:	mov	x0, x8
  41f4e0:	mov	w1, w20
  41f4e4:	blr	x9
  41f4e8:	ldur	x8, [x29, #-8]
  41f4ec:	mov	x1, x0
  41f4f0:	ldr	x9, [sp, #32]
  41f4f4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41f4f8:	add	x8, x8, x9
  41f4fc:	add	x0, x0, #0xb63
  41f500:	mov	w2, wzr
  41f504:	stur	x8, [x29, #-8]
  41f508:	bl	41aa68 <ferror@plt+0x171c8>
  41f50c:	mov	x1, x0
  41f510:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41f514:	add	x0, x0, #0x19f
  41f518:	b	41f418 <ferror@plt+0x1bb78>
  41f51c:	mov	w19, wzr
  41f520:	b	41f554 <ferror@plt+0x1bcb4>
  41f524:	cmp	w28, #0xe0
  41f528:	b.cc	41f538 <ferror@plt+0x1bc98>  // b.lo, b.ul, b.last
  41f52c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f530:	add	x1, x1, #0x246
  41f534:	b	41f540 <ferror@plt+0x1bca0>
  41f538:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f53c:	add	x1, x1, #0x266
  41f540:	mov	w2, #0x5                   	// #5
  41f544:	mov	x0, xzr
  41f548:	bl	403700 <dcgettext@plt>
  41f54c:	mov	w1, w28
  41f550:	bl	4037a0 <printf@plt>
  41f554:	mov	w0, w19
  41f558:	ldp	x20, x19, [sp, #144]
  41f55c:	ldp	x22, x21, [sp, #128]
  41f560:	ldp	x24, x23, [sp, #112]
  41f564:	ldp	x26, x25, [sp, #96]
  41f568:	ldp	x28, x27, [sp, #80]
  41f56c:	ldp	x29, x30, [sp, #64]
  41f570:	add	sp, sp, #0xa0
  41f574:	ret
  41f578:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41f57c:	add	x1, x1, #0xfb6
  41f580:	mov	w2, #0x5                   	// #5
  41f584:	mov	x0, xzr
  41f588:	bl	403700 <dcgettext@plt>
  41f58c:	cmp	w28, #0xa0
  41f590:	csel	x1, x21, x26, eq  // eq = none
  41f594:	bl	4037a0 <printf@plt>
  41f598:	ldr	w19, [sp, #12]
  41f59c:	b	41f554 <ferror@plt+0x1bcb4>
  41f5a0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f5a4:	add	x1, x1, #0x176
  41f5a8:	b	41f5b4 <ferror@plt+0x1bd14>
  41f5ac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  41f5b0:	add	x1, x1, #0xe9e
  41f5b4:	mov	w2, #0x5                   	// #5
  41f5b8:	mov	x0, xzr
  41f5bc:	bl	403700 <dcgettext@plt>
  41f5c0:	bl	4037a0 <printf@plt>
  41f5c4:	b	41f554 <ferror@plt+0x1bcb4>
  41f5c8:	stp	x29, x30, [sp, #-32]!
  41f5cc:	str	x19, [sp, #16]
  41f5d0:	mov	x29, sp
  41f5d4:	mov	w19, w3
  41f5d8:	mov	x3, x1
  41f5dc:	add	x4, x29, #0x1c
  41f5e0:	mov	x1, x2
  41f5e4:	mov	w2, w19
  41f5e8:	bl	40abec <ferror@plt+0x734c>
  41f5ec:	ldr	w8, [x29, #28]
  41f5f0:	cbz	w8, 41f608 <ferror@plt+0x1bd68>
  41f5f4:	tbnz	w8, #0, 41f640 <ferror@plt+0x1bda0>
  41f5f8:	tbz	w8, #1, 41f658 <ferror@plt+0x1bdb8>
  41f5fc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f600:	add	x1, x1, #0xc72
  41f604:	b	41f648 <ferror@plt+0x1bda8>
  41f608:	adrp	x8, 43d000 <warn@@Base+0xbc6c>
  41f60c:	adrp	x9, 43f000 <warn@@Base+0xdc6c>
  41f610:	add	x8, x8, #0x6cc
  41f614:	add	x9, x9, #0xe2d
  41f618:	cmp	w19, #0x0
  41f61c:	mov	x1, x0
  41f620:	csel	x0, x9, x8, eq  // eq = none
  41f624:	mov	w2, wzr
  41f628:	bl	41aa68 <ferror@plt+0x171c8>
  41f62c:	mov	x1, x0
  41f630:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  41f634:	add	x0, x0, #0xe12
  41f638:	bl	4037a0 <printf@plt>
  41f63c:	b	41f658 <ferror@plt+0x1bdb8>
  41f640:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41f644:	add	x1, x1, #0xc61
  41f648:	mov	w2, #0x5                   	// #5
  41f64c:	mov	x0, xzr
  41f650:	bl	403700 <dcgettext@plt>
  41f654:	bl	4312d0 <error@@Base>
  41f658:	ldr	x19, [sp, #16]
  41f65c:	ldp	x29, x30, [sp], #32
  41f660:	ret
  41f664:	stp	x29, x30, [sp, #-48]!
  41f668:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41f66c:	ldr	x8, [x8, #1288]
  41f670:	stp	x20, x19, [sp, #32]
  41f674:	mov	w20, w0
  41f678:	str	x21, [sp, #16]
  41f67c:	mov	x29, sp
  41f680:	cbz	x8, 41f6c8 <ferror@plt+0x1be28>
  41f684:	mov	w0, w20
  41f688:	mov	w21, w1
  41f68c:	blr	x8
  41f690:	cbz	x0, 41f6c8 <ferror@plt+0x1be28>
  41f694:	mov	x19, x0
  41f698:	cbnz	w21, 41f6e8 <ferror@plt+0x1be48>
  41f69c:	adrp	x21, 458000 <_bfd_std_section+0x110>
  41f6a0:	add	x21, x21, #0xed4
  41f6a4:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  41f6a8:	add	x2, x2, #0x284
  41f6ac:	mov	w1, #0x40                  	// #64
  41f6b0:	mov	x0, x21
  41f6b4:	mov	w3, w20
  41f6b8:	mov	x4, x19
  41f6bc:	bl	403150 <snprintf@plt>
  41f6c0:	mov	x19, x21
  41f6c4:	b	41f6e8 <ferror@plt+0x1be48>
  41f6c8:	adrp	x19, 458000 <_bfd_std_section+0x110>
  41f6cc:	add	x19, x19, #0xed4
  41f6d0:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  41f6d4:	add	x2, x2, #0xdd
  41f6d8:	mov	w1, #0x40                  	// #64
  41f6dc:	mov	x0, x19
  41f6e0:	mov	w3, w20
  41f6e4:	bl	403150 <snprintf@plt>
  41f6e8:	mov	x0, x19
  41f6ec:	ldp	x20, x19, [sp, #32]
  41f6f0:	ldr	x21, [sp, #16]
  41f6f4:	ldp	x29, x30, [sp], #48
  41f6f8:	ret
  41f6fc:	stp	x29, x30, [sp, #-80]!
  41f700:	stp	x22, x21, [sp, #48]
  41f704:	mov	w22, w1
  41f708:	and	x8, x22, #0x7
  41f70c:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  41f710:	add	x9, x9, #0xfb8
  41f714:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  41f718:	sub	x8, x8, #0x2
  41f71c:	add	x10, x10, #0x27c
  41f720:	add	x9, x9, x8, lsl #2
  41f724:	cmp	w8, #0x3
  41f728:	stp	x24, x23, [sp, #32]
  41f72c:	stp	x20, x19, [sp, #64]
  41f730:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  41f734:	ldr	x21, [x0]
  41f738:	ldr	w24, [x8]
  41f73c:	str	x25, [sp, #16]
  41f740:	mov	x20, x3
  41f744:	mov	x19, x0
  41f748:	add	x25, x21, x24
  41f74c:	cmp	x25, x3
  41f750:	mov	x29, sp
  41f754:	b.cs	41f780 <ferror@plt+0x1bee0>  // b.hs, b.nlast
  41f758:	cmp	w24, #0x9
  41f75c:	b.cc	41f7b8 <ferror@plt+0x1bf18>  // b.lo, b.ul, b.last
  41f760:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f764:	add	x1, x1, #0x2b8
  41f768:	mov	w2, #0x5                   	// #5
  41f76c:	mov	x0, xzr
  41f770:	bl	403700 <dcgettext@plt>
  41f774:	mov	w1, w24
  41f778:	bl	431394 <warn@@Base>
  41f77c:	b	41f798 <ferror@plt+0x1bef8>
  41f780:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f784:	add	x1, x1, #0x28d
  41f788:	mov	w2, #0x5                   	// #5
  41f78c:	mov	x0, xzr
  41f790:	bl	403700 <dcgettext@plt>
  41f794:	bl	431394 <warn@@Base>
  41f798:	mov	x0, xzr
  41f79c:	str	x20, [x19]
  41f7a0:	ldp	x20, x19, [sp, #64]
  41f7a4:	ldp	x22, x21, [sp, #48]
  41f7a8:	ldp	x24, x23, [sp, #32]
  41f7ac:	ldr	x25, [sp, #16]
  41f7b0:	ldp	x29, x30, [sp], #80
  41f7b4:	ret
  41f7b8:	cbz	w24, 41f7dc <ferror@plt+0x1bf3c>
  41f7bc:	mov	x23, x2
  41f7c0:	tbnz	w22, #3, 41f7e8 <ferror@plt+0x1bf48>
  41f7c4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41f7c8:	ldr	x8, [x8, #696]
  41f7cc:	mov	x0, x21
  41f7d0:	mov	w1, w24
  41f7d4:	blr	x8
  41f7d8:	b	41f7f4 <ferror@plt+0x1bf54>
  41f7dc:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f7e0:	add	x1, x1, #0x2e1
  41f7e4:	b	41f788 <ferror@plt+0x1bee8>
  41f7e8:	mov	x0, x21
  41f7ec:	mov	w1, w24
  41f7f0:	bl	43175c <warn@@Base+0x3c8>
  41f7f4:	and	w8, w22, #0x70
  41f7f8:	cmp	w8, #0x10
  41f7fc:	b.ne	41f810 <ferror@plt+0x1bf70>  // b.any
  41f800:	ldp	x9, x8, [x23, #32]
  41f804:	add	x10, x0, x21
  41f808:	add	x8, x10, x8
  41f80c:	sub	x0, x8, x9
  41f810:	mov	x20, x25
  41f814:	b	41f79c <ferror@plt+0x1befc>
  41f818:	stp	x29, x30, [sp, #-32]!
  41f81c:	stp	x20, x19, [sp, #16]
  41f820:	adrp	x20, 458000 <_bfd_std_section+0x110>
  41f824:	ldr	w8, [x20, #1328]
  41f828:	mov	x29, sp
  41f82c:	cmn	w8, #0x1
  41f830:	b.eq	41f8a8 <ferror@plt+0x1c008>  // b.none
  41f834:	cbnz	w8, 41f8bc <ferror@plt+0x1c01c>
  41f838:	mov	x19, x0
  41f83c:	bl	40af00 <ferror@plt+0x7660>
  41f840:	mov	w0, #0x3                   	// #3
  41f844:	mov	x1, x19
  41f848:	bl	4198dc <ferror@plt+0x1603c>
  41f84c:	cbz	w0, 41f870 <ferror@plt+0x1bfd0>
  41f850:	adrp	x0, 456000 <memcpy@GLIBC_2.17>
  41f854:	add	x0, x0, #0xd48
  41f858:	mov	w3, #0x1                   	// #1
  41f85c:	mov	x1, x19
  41f860:	mov	w2, wzr
  41f864:	mov	w4, wzr
  41f868:	bl	40b3e8 <ferror@plt+0x7b48>
  41f86c:	cbnz	w0, 41f8a0 <ferror@plt+0x1c000>
  41f870:	mov	w0, #0x1b                  	// #27
  41f874:	mov	x1, x19
  41f878:	bl	4198dc <ferror@plt+0x1603c>
  41f87c:	cbz	w0, 41f8b0 <ferror@plt+0x1c010>
  41f880:	adrp	x0, 457000 <_sch_istable+0x1c50>
  41f884:	add	x0, x0, #0x7c8
  41f888:	mov	w2, #0x1c                  	// #28
  41f88c:	mov	w3, #0x1                   	// #1
  41f890:	mov	x1, x19
  41f894:	mov	w4, wzr
  41f898:	bl	40b3e8 <ferror@plt+0x7b48>
  41f89c:	cbz	w0, 41f8b0 <ferror@plt+0x1c010>
  41f8a0:	ldr	w8, [x20, #1328]
  41f8a4:	b	41f8bc <ferror@plt+0x1c01c>
  41f8a8:	mov	w8, wzr
  41f8ac:	b	41f8bc <ferror@plt+0x1c01c>
  41f8b0:	mov	w8, wzr
  41f8b4:	mov	w9, #0xffffffff            	// #-1
  41f8b8:	str	w9, [x20, #1328]
  41f8bc:	ldp	x20, x19, [sp, #16]
  41f8c0:	mov	w0, w8
  41f8c4:	ldp	x29, x30, [sp], #32
  41f8c8:	ret
  41f8cc:	sub	sp, sp, #0x70
  41f8d0:	stp	x20, x19, [sp, #96]
  41f8d4:	mov	x20, x1
  41f8d8:	cmp	x0, x1
  41f8dc:	stp	x29, x30, [sp, #16]
  41f8e0:	stp	x28, x27, [sp, #32]
  41f8e4:	stp	x26, x25, [sp, #48]
  41f8e8:	stp	x24, x23, [sp, #64]
  41f8ec:	stp	x22, x21, [sp, #80]
  41f8f0:	add	x29, sp, #0x10
  41f8f4:	str	xzr, [x2]
  41f8f8:	b.cs	41fa10 <ferror@plt+0x1c170>  // b.hs, b.nlast
  41f8fc:	mov	x25, x0
  41f900:	mov	w0, #0x60                  	// #96
  41f904:	mov	x21, x5
  41f908:	mov	x22, x4
  41f90c:	mov	x23, x3
  41f910:	mov	x24, x2
  41f914:	bl	403290 <xmalloc@plt>
  41f918:	movi	v0.2d, #0x0
  41f91c:	mov	x19, x0
  41f920:	stp	q0, q0, [x0]
  41f924:	stp	q0, q0, [x0, #32]
  41f928:	stp	q0, q0, [x0, #64]
  41f92c:	mov	w0, #0x2                   	// #2
  41f930:	bl	403290 <xmalloc@plt>
  41f934:	str	x0, [x19, #24]
  41f938:	mov	w0, #0x4                   	// #4
  41f93c:	bl	403290 <xmalloc@plt>
  41f940:	str	x0, [x19, #32]
  41f944:	ldrb	w27, [x25], #1
  41f948:	mov	x26, x25
  41f94c:	str	x25, [x19, #40]
  41f950:	cmp	x26, x20
  41f954:	b.cs	41f9e0 <ferror@plt+0x1c140>  // b.hs, b.nlast
  41f958:	ldrb	w8, [x26], #1
  41f95c:	cbnz	w8, 41f950 <ferror@plt+0x1c0b0>
  41f960:	cmp	x20, x26
  41f964:	b.eq	41f9e0 <ferror@plt+0x1c140>  // b.none
  41f968:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  41f96c:	add	x1, x1, #0xd0b
  41f970:	mov	x0, x25
  41f974:	bl	4034b0 <strcmp@plt>
  41f978:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41f97c:	ldr	w8, [x8, #636]
  41f980:	cmp	w0, #0x0
  41f984:	add	x9, x26, x8
  41f988:	csel	x25, x9, x26, eq  // eq = none
  41f98c:	cmp	w27, #0x4
  41f990:	b.cc	41fa34 <ferror@plt+0x1c194>  // b.lo, b.ul, b.last
  41f994:	add	x26, x25, #0x1
  41f998:	cmp	x26, x20
  41f99c:	b.cs	41fb6c <ferror@plt+0x1c2cc>  // b.hs, b.nlast
  41f9a0:	mov	w1, #0x1                   	// #1
  41f9a4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41f9a8:	ldr	x8, [x8, #696]
  41f9ac:	mov	x0, x25
  41f9b0:	blr	x8
  41f9b4:	sub	w8, w0, #0x1
  41f9b8:	mov	x28, x19
  41f9bc:	and	w8, w8, #0xff
  41f9c0:	cmp	w8, #0x8
  41f9c4:	strb	w0, [x28, #94]!
  41f9c8:	b.cs	41fb8c <ferror@plt+0x1c2ec>  // b.hs, b.nlast
  41f9cc:	add	x25, x25, #0x2
  41f9d0:	cmp	x25, x20
  41f9d4:	b.cs	41fd8c <ferror@plt+0x1c4ec>  // b.hs, b.nlast
  41f9d8:	mov	w1, #0x1                   	// #1
  41f9dc:	b	41fdb4 <ferror@plt+0x1c514>
  41f9e0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41f9e4:	add	x1, x1, #0xded
  41f9e8:	mov	w2, #0x5                   	// #5
  41f9ec:	mov	x0, xzr
  41f9f0:	bl	403700 <dcgettext@plt>
  41f9f4:	bl	431394 <warn@@Base>
  41f9f8:	ldr	x0, [x19, #32]
  41f9fc:	bl	403510 <free@plt>
  41fa00:	ldr	x0, [x19, #24]
  41fa04:	bl	403510 <free@plt>
  41fa08:	mov	x0, x19
  41fa0c:	bl	403510 <free@plt>
  41fa10:	mov	x0, x20
  41fa14:	ldp	x20, x19, [sp, #96]
  41fa18:	ldp	x22, x21, [sp, #80]
  41fa1c:	ldp	x24, x23, [sp, #64]
  41fa20:	ldp	x26, x25, [sp, #48]
  41fa24:	ldp	x28, x27, [sp, #32]
  41fa28:	ldp	x29, x30, [sp, #16]
  41fa2c:	add	sp, sp, #0x70
  41fa30:	ret
  41fa34:	strb	w8, [x19, #94]
  41fa38:	strb	wzr, [x19, #95]
  41fa3c:	sub	x3, x29, #0x4
  41fa40:	add	x4, sp, #0x8
  41fa44:	mov	x0, x25
  41fa48:	mov	x1, x20
  41fa4c:	mov	w2, wzr
  41fa50:	bl	40abec <ferror@plt+0x734c>
  41fa54:	ldur	w9, [x29, #-4]
  41fa58:	ldr	w8, [sp, #8]
  41fa5c:	lsr	x10, x0, #32
  41fa60:	str	w0, [x19, #48]
  41fa64:	add	x25, x25, x9
  41fa68:	cbz	x10, 41fa74 <ferror@plt+0x1c1d4>
  41fa6c:	orr	w8, w8, #0x2
  41fa70:	str	w8, [sp, #8]
  41fa74:	tbnz	w8, #0, 41fa88 <ferror@plt+0x1c1e8>
  41fa78:	tbz	w8, #1, 41faa0 <ferror@plt+0x1c200>
  41fa7c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fa80:	add	x1, x1, #0xc72
  41fa84:	b	41fa90 <ferror@plt+0x1c1f0>
  41fa88:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fa8c:	add	x1, x1, #0xc61
  41fa90:	mov	w2, #0x5                   	// #5
  41fa94:	mov	x0, xzr
  41fa98:	bl	403700 <dcgettext@plt>
  41fa9c:	bl	4312d0 <error@@Base>
  41faa0:	sub	x3, x29, #0x4
  41faa4:	add	x4, sp, #0x8
  41faa8:	mov	w2, #0x1                   	// #1
  41faac:	mov	x0, x25
  41fab0:	mov	x1, x20
  41fab4:	bl	40abec <ferror@plt+0x734c>
  41fab8:	ldur	w8, [x29, #-4]
  41fabc:	ldr	w9, [sp, #8]
  41fac0:	cmp	x0, w0, sxtw
  41fac4:	str	w0, [x19, #52]
  41fac8:	b.eq	41fad4 <ferror@plt+0x1c234>  // b.none
  41facc:	orr	w9, w9, #0x2
  41fad0:	str	w9, [sp, #8]
  41fad4:	add	x26, x25, x8
  41fad8:	tbnz	w9, #0, 41faec <ferror@plt+0x1c24c>
  41fadc:	tbz	w9, #1, 41fb04 <ferror@plt+0x1c264>
  41fae0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fae4:	add	x1, x1, #0xc72
  41fae8:	b	41faf4 <ferror@plt+0x1c254>
  41faec:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41faf0:	add	x1, x1, #0xc61
  41faf4:	mov	w2, #0x5                   	// #5
  41faf8:	mov	x0, xzr
  41fafc:	bl	403700 <dcgettext@plt>
  41fb00:	bl	4312d0 <error@@Base>
  41fb04:	cmp	w27, #0x1
  41fb08:	b.ne	41fb20 <ferror@plt+0x1c280>  // b.any
  41fb0c:	add	x25, x26, #0x1
  41fb10:	cmp	x25, x20
  41fb14:	b.cs	41fba8 <ferror@plt+0x1c308>  // b.hs, b.nlast
  41fb18:	mov	w1, #0x1                   	// #1
  41fb1c:	b	41fbc8 <ferror@plt+0x1c328>
  41fb20:	sub	x3, x29, #0x4
  41fb24:	add	x4, sp, #0x8
  41fb28:	mov	x0, x26
  41fb2c:	mov	x1, x20
  41fb30:	mov	w2, wzr
  41fb34:	bl	40abec <ferror@plt+0x734c>
  41fb38:	ldur	w8, [x29, #-4]
  41fb3c:	ldr	w9, [sp, #8]
  41fb40:	lsr	x10, x0, #32
  41fb44:	str	w0, [x19, #88]
  41fb48:	cbz	x10, 41fb54 <ferror@plt+0x1c2b4>
  41fb4c:	orr	w9, w9, #0x2
  41fb50:	str	w9, [sp, #8]
  41fb54:	add	x25, x26, x8
  41fb58:	tbnz	w9, #0, 41fbe0 <ferror@plt+0x1c340>
  41fb5c:	tbz	w9, #1, 41fbf8 <ferror@plt+0x1c358>
  41fb60:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fb64:	add	x1, x1, #0xc72
  41fb68:	b	41fbe8 <ferror@plt+0x1c348>
  41fb6c:	cmp	x25, x20
  41fb70:	b.cs	41fb84 <ferror@plt+0x1c2e4>  // b.hs, b.nlast
  41fb74:	sub	w1, w20, w25
  41fb78:	sub	w8, w1, #0x1
  41fb7c:	cmp	w8, #0x8
  41fb80:	b.cc	41f9a4 <ferror@plt+0x1c104>  // b.lo, b.ul, b.last
  41fb84:	mov	x28, x19
  41fb88:	strb	wzr, [x28, #94]!
  41fb8c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41fb90:	add	x1, x1, #0xe12
  41fb94:	mov	w2, #0x5                   	// #5
  41fb98:	mov	x0, xzr
  41fb9c:	bl	403700 <dcgettext@plt>
  41fba0:	ldrb	w1, [x28]
  41fba4:	b	41fe00 <ferror@plt+0x1c560>
  41fba8:	cmp	x26, x20
  41fbac:	b.cs	41fbc0 <ferror@plt+0x1c320>  // b.hs, b.nlast
  41fbb0:	sub	w1, w20, w26
  41fbb4:	sub	w8, w1, #0x1
  41fbb8:	cmp	w8, #0x8
  41fbbc:	b.cc	41fbc8 <ferror@plt+0x1c328>  // b.lo, b.ul, b.last
  41fbc0:	str	wzr, [x19, #88]
  41fbc4:	b	41fbf8 <ferror@plt+0x1c358>
  41fbc8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41fbcc:	ldr	x8, [x8, #696]
  41fbd0:	mov	x0, x26
  41fbd4:	blr	x8
  41fbd8:	str	w0, [x19, #88]
  41fbdc:	b	41fbf8 <ferror@plt+0x1c358>
  41fbe0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fbe4:	add	x1, x1, #0xc61
  41fbe8:	mov	w2, #0x5                   	// #5
  41fbec:	mov	x0, xzr
  41fbf0:	bl	403700 <dcgettext@plt>
  41fbf4:	bl	4312d0 <error@@Base>
  41fbf8:	ldr	x8, [x19, #40]
  41fbfc:	ldrb	w8, [x8]
  41fc00:	cmp	w8, #0x7a
  41fc04:	b.ne	41fc44 <ferror@plt+0x1c3a4>  // b.any
  41fc08:	sub	x3, x29, #0x4
  41fc0c:	add	x4, sp, #0x8
  41fc10:	mov	x0, x25
  41fc14:	mov	x1, x20
  41fc18:	mov	w2, wzr
  41fc1c:	bl	40abec <ferror@plt+0x734c>
  41fc20:	ldur	w9, [x29, #-4]
  41fc24:	ldr	w8, [sp, #8]
  41fc28:	mov	x26, x0
  41fc2c:	add	x28, x25, x9
  41fc30:	tbnz	w8, #0, 41fc6c <ferror@plt+0x1c3cc>
  41fc34:	tbz	w8, #1, 41fc84 <ferror@plt+0x1c3e4>
  41fc38:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fc3c:	add	x1, x1, #0xc72
  41fc40:	b	41fc74 <ferror@plt+0x1c3d4>
  41fc44:	mov	x28, xzr
  41fc48:	mov	x26, xzr
  41fc4c:	str	x19, [x24]
  41fc50:	cbz	x23, 41fc58 <ferror@plt+0x1c3b8>
  41fc54:	str	w27, [x23]
  41fc58:	cbz	x22, 41fc64 <ferror@plt+0x1c3c4>
  41fc5c:	str	x26, [x22]
  41fc60:	str	x28, [x21]
  41fc64:	mov	x20, x25
  41fc68:	b	41fa10 <ferror@plt+0x1c170>
  41fc6c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  41fc70:	add	x1, x1, #0xc61
  41fc74:	mov	w2, #0x5                   	// #5
  41fc78:	mov	x0, xzr
  41fc7c:	bl	403700 <dcgettext@plt>
  41fc80:	bl	4312d0 <error@@Base>
  41fc84:	sub	x25, x20, x28
  41fc88:	cmp	x26, x25
  41fc8c:	b.ls	41fcd0 <ferror@plt+0x1c430>  // b.plast
  41fc90:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41fc94:	add	x1, x1, #0x8bc
  41fc98:	mov	w2, #0x5                   	// #5
  41fc9c:	mov	x0, xzr
  41fca0:	bl	403700 <dcgettext@plt>
  41fca4:	mov	x21, x0
  41fca8:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  41fcac:	add	x0, x0, #0xb63
  41fcb0:	mov	x1, x26
  41fcb4:	mov	w2, wzr
  41fcb8:	bl	41aa68 <ferror@plt+0x171c8>
  41fcbc:	mov	x1, x0
  41fcc0:	mov	x0, x21
  41fcc4:	mov	x2, x25
  41fcc8:	bl	431394 <warn@@Base>
  41fccc:	b	41f9f8 <ferror@plt+0x1c158>
  41fcd0:	add	x25, x28, x26
  41fcd4:	cbz	x26, 41fc4c <ferror@plt+0x1c3ac>
  41fcd8:	ldr	x9, [x19, #40]
  41fcdc:	add	x8, x9, #0x1
  41fce0:	cmp	x8, x20
  41fce4:	b.cs	41fc4c <ferror@plt+0x1c3ac>  // b.hs, b.nlast
  41fce8:	cmp	x26, #0x1
  41fcec:	b.lt	41fc4c <ferror@plt+0x1c3ac>  // b.tstop
  41fcf0:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41fcf4:	ldr	w8, [x8, #636]
  41fcf8:	adrp	x10, 437000 <warn@@Base+0x5c6c>
  41fcfc:	adrp	x11, 438000 <warn@@Base+0x6c6c>
  41fd00:	add	x9, x9, #0x2
  41fd04:	add	x10, x10, #0x1f8
  41fd08:	add	x11, x11, #0xfb8
  41fd0c:	mov	x12, x28
  41fd10:	ldurb	w14, [x9, #-1]
  41fd14:	sub	w13, w14, #0x4c
  41fd18:	cmp	w13, #0x7
  41fd1c:	b.hi	41fd38 <ferror@plt+0x1c498>  // b.pmore
  41fd20:	adr	x14, 41fc4c <ferror@plt+0x1c3ac>
  41fd24:	ldrb	w15, [x10, x13]
  41fd28:	add	x14, x14, x15, lsl #2
  41fd2c:	br	x14
  41fd30:	add	x12, x12, #0x1
  41fd34:	b	41fd74 <ferror@plt+0x1c4d4>
  41fd38:	cmp	w14, #0x42
  41fd3c:	b.eq	41fd74 <ferror@plt+0x1c4d4>  // b.none
  41fd40:	b	41fc4c <ferror@plt+0x1c3ac>
  41fd44:	ldrb	w13, [x12]
  41fd48:	and	x13, x13, #0x7
  41fd4c:	sub	x14, x13, #0x2
  41fd50:	cmp	w14, #0x2
  41fd54:	mov	w13, w8
  41fd58:	b.hi	41fd60 <ferror@plt+0x1c4c0>  // b.pmore
  41fd5c:	ldr	w13, [x11, x14, lsl #2]
  41fd60:	add	w13, w13, #0x1
  41fd64:	add	x12, x12, x13
  41fd68:	b	41fd74 <ferror@plt+0x1c4d4>
  41fd6c:	ldrb	w13, [x12], #1
  41fd70:	strb	w13, [x19, #92]
  41fd74:	cmp	x9, x20
  41fd78:	b.cs	41fc4c <ferror@plt+0x1c3ac>  // b.hs, b.nlast
  41fd7c:	cmp	x12, x25
  41fd80:	add	x9, x9, #0x1
  41fd84:	b.cc	41fd10 <ferror@plt+0x1c470>  // b.lo, b.ul, b.last
  41fd88:	b	41fc4c <ferror@plt+0x1c3ac>
  41fd8c:	cmp	x26, x20
  41fd90:	b.cs	41fda4 <ferror@plt+0x1c504>  // b.hs, b.nlast
  41fd94:	sub	w1, w20, w26
  41fd98:	sub	w8, w1, #0x1
  41fd9c:	cmp	w8, #0x8
  41fda0:	b.cc	41fdb4 <ferror@plt+0x1c514>  // b.lo, b.ul, b.last
  41fda4:	mov	x26, x19
  41fda8:	mov	w0, wzr
  41fdac:	strb	wzr, [x26, #95]!
  41fdb0:	b	41fdd8 <ferror@plt+0x1c538>
  41fdb4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  41fdb8:	ldr	x8, [x8, #696]
  41fdbc:	mov	x0, x26
  41fdc0:	blr	x8
  41fdc4:	and	w8, w0, #0xff
  41fdc8:	mov	x26, x19
  41fdcc:	cmp	w8, #0x8
  41fdd0:	strb	w0, [x26, #95]!
  41fdd4:	b.hi	41fde8 <ferror@plt+0x1c548>  // b.pmore
  41fdd8:	ldrb	w8, [x28]
  41fddc:	add	w9, w8, w0, uxtb
  41fde0:	cmp	w9, #0x9
  41fde4:	b.cc	41fe08 <ferror@plt+0x1c568>  // b.lo, b.ul, b.last
  41fde8:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41fdec:	add	x1, x1, #0xe39
  41fdf0:	mov	w2, #0x5                   	// #5
  41fdf4:	mov	x0, xzr
  41fdf8:	bl	403700 <dcgettext@plt>
  41fdfc:	ldrb	w1, [x26]
  41fe00:	bl	431394 <warn@@Base>
  41fe04:	b	41f9f8 <ferror@plt+0x1c158>
  41fe08:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  41fe0c:	str	w8, [x9, #636]
  41fe10:	b	41fa3c <ferror@plt+0x1c19c>
  41fe14:	stp	x29, x30, [sp, #-48]!
  41fe18:	stp	x20, x19, [sp, #32]
  41fe1c:	str	x21, [sp, #16]
  41fe20:	ldr	w21, [x0, #16]
  41fe24:	mov	x29, sp
  41fe28:	cmp	w21, w1
  41fe2c:	b.ls	41fe38 <ferror@plt+0x1c598>  // b.plast
  41fe30:	mov	w8, wzr
  41fe34:	b	41ff14 <ferror@plt+0x1c674>
  41fe38:	adrp	x8, 458000 <_bfd_std_section+0x110>
  41fe3c:	ldr	w8, [x8, #1344]
  41fe40:	mov	x19, x0
  41fe44:	mov	w20, w1
  41fe48:	cbz	w8, 41fe54 <ferror@plt+0x1c5b4>
  41fe4c:	cmp	w8, w20
  41fe50:	b.cc	41ff10 <ferror@plt+0x1c670>  // b.lo, b.ul, b.last
  41fe54:	adds	w9, w20, #0x1
  41fe58:	str	w9, [x19, #16]
  41fe5c:	b.cs	41ff10 <ferror@plt+0x1c670>  // b.hs, b.nlast
  41fe60:	cmp	w9, #0x401
  41fe64:	b.cc	41fe88 <ferror@plt+0x1c5e8>  // b.lo, b.ul, b.last
  41fe68:	cbnz	w8, 41fe88 <ferror@plt+0x1c5e8>
  41fe6c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41fe70:	add	x1, x1, #0xe60
  41fe74:	mov	w2, #0x5                   	// #5
  41fe78:	mov	x0, xzr
  41fe7c:	bl	403700 <dcgettext@plt>
  41fe80:	mov	w1, w20
  41fe84:	b	41ff08 <ferror@plt+0x1c668>
  41fe88:	ldr	x0, [x19, #24]
  41fe8c:	mov	w1, w9
  41fe90:	mov	w2, #0x2                   	// #2
  41fe94:	bl	40b008 <ferror@plt+0x7768>
  41fe98:	ldr	x8, [x19, #32]
  41fe9c:	ldr	w1, [x19, #16]
  41fea0:	str	x0, [x19, #24]
  41fea4:	mov	w2, #0x4                   	// #4
  41fea8:	mov	x0, x8
  41feac:	bl	40b008 <ferror@plt+0x7768>
  41feb0:	str	x0, [x19, #32]
  41feb4:	cbz	x0, 41fef0 <ferror@plt+0x1c650>
  41feb8:	ldr	x9, [x19, #24]
  41febc:	cbz	x9, 41fef0 <ferror@plt+0x1c650>
  41fec0:	ldr	w8, [x19, #16]
  41fec4:	cmp	w21, w8
  41fec8:	b.cs	41ff28 <ferror@plt+0x1c688>  // b.hs, b.nlast
  41fecc:	mov	w10, #0xffff                	// #65535
  41fed0:	strh	w10, [x9, x21, lsl #1]
  41fed4:	str	wzr, [x0, x21, lsl #2]
  41fed8:	ldr	w8, [x19, #16]
  41fedc:	add	x21, x21, #0x1
  41fee0:	cmp	x21, x8
  41fee4:	mov	w8, #0x1                   	// #1
  41fee8:	b.cc	41fed0 <ferror@plt+0x1c630>  // b.lo, b.ul, b.last
  41feec:	b	41ff14 <ferror@plt+0x1c674>
  41fef0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41fef4:	add	x1, x1, #0xe86
  41fef8:	mov	w2, #0x5                   	// #5
  41fefc:	mov	x0, xzr
  41ff00:	bl	403700 <dcgettext@plt>
  41ff04:	ldr	w1, [x19, #16]
  41ff08:	bl	4312d0 <error@@Base>
  41ff0c:	str	wzr, [x19, #16]
  41ff10:	mov	w8, #0xffffffff            	// #-1
  41ff14:	ldp	x20, x19, [sp, #32]
  41ff18:	ldr	x21, [sp, #16]
  41ff1c:	mov	w0, w8
  41ff20:	ldp	x29, x30, [sp], #48
  41ff24:	ret
  41ff28:	mov	w8, #0x1                   	// #1
  41ff2c:	b	41ff14 <ferror@plt+0x1c674>
  41ff30:	stp	x29, x30, [sp, #-32]!
  41ff34:	stp	x20, x19, [sp, #16]
  41ff38:	mov	x19, x1
  41ff3c:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  41ff40:	mov	x20, x0
  41ff44:	add	x1, x1, #0xec1
  41ff48:	mov	w2, #0x5                   	// #5
  41ff4c:	mov	x0, xzr
  41ff50:	mov	x29, sp
  41ff54:	bl	403700 <dcgettext@plt>
  41ff58:	bl	4037a0 <printf@plt>
  41ff5c:	mov	x1, x20
  41ff60:	mov	x2, x19
  41ff64:	ldp	x20, x19, [sp, #16]
  41ff68:	sxtw	x0, w0
  41ff6c:	ldp	x29, x30, [sp], #32
  41ff70:	b	40c6b0 <ferror@plt+0x8e10>
  41ff74:	sub	sp, sp, #0xd0
  41ff78:	stp	x29, x30, [sp, #112]
  41ff7c:	stp	x28, x27, [sp, #128]
  41ff80:	stp	x26, x25, [sp, #144]
  41ff84:	stp	x24, x23, [sp, #160]
  41ff88:	stp	x22, x21, [sp, #176]
  41ff8c:	stp	x20, x19, [sp, #192]
  41ff90:	ldr	w9, [x2]
  41ff94:	ldr	w8, [x0, #16]
  41ff98:	mov	x20, x2
  41ff9c:	mov	x19, x0
  41ffa0:	add	x29, sp, #0x70
  41ffa4:	cmp	w9, w8
  41ffa8:	b.eq	41ffb0 <ferror@plt+0x1c710>  // b.none
  41ffac:	str	w8, [x20]
  41ffb0:	ldr	w8, [x1]
  41ffb4:	adrp	x26, 45b000 <_bfd_std_section+0x3110>
  41ffb8:	cbz	w8, 420084 <ferror@plt+0x1c7e4>
  41ffbc:	str	wzr, [x1]
  41ffc0:	ldr	w8, [x26, #636]
  41ffc4:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  41ffc8:	adrp	x2, 43c000 <warn@@Base+0xac6c>
  41ffcc:	add	x0, x0, #0xee1
  41ffd0:	lsl	w1, w8, #1
  41ffd4:	add	x2, x2, #0xeda
  41ffd8:	bl	4037a0 <printf@plt>
  41ffdc:	ldr	w8, [x20]
  41ffe0:	cbz	w8, 42007c <ferror@plt+0x1c7dc>
  41ffe4:	adrp	x22, 43c000 <warn@@Base+0xac6c>
  41ffe8:	adrp	x23, 458000 <_bfd_std_section+0x110>
  41ffec:	adrp	x24, 43a000 <warn@@Base+0x8c6c>
  41fff0:	adrp	x25, 43c000 <warn@@Base+0xac6c>
  41fff4:	mov	x21, xzr
  41fff8:	add	x22, x22, #0xef0
  41fffc:	adrp	x27, 458000 <_bfd_std_section+0x110>
  420000:	add	x23, x23, #0xed4
  420004:	add	x24, x24, #0xdd
  420008:	add	x25, x25, #0xef7
  42000c:	ldr	x8, [x19, #24]
  420010:	ldrsh	w8, [x8, x21, lsl #1]
  420014:	cmn	w8, #0x1
  420018:	b.eq	42006c <ferror@plt+0x1c7cc>  // b.none
  42001c:	ldr	w8, [x19, #88]
  420020:	cmp	x21, x8
  420024:	b.ne	420034 <ferror@plt+0x1c794>  // b.any
  420028:	mov	x0, x22
  42002c:	bl	4037a0 <printf@plt>
  420030:	b	42006c <ferror@plt+0x1c7cc>
  420034:	ldr	x8, [x27, #1288]
  420038:	cbz	x8, 42004c <ferror@plt+0x1c7ac>
  42003c:	mov	w0, w21
  420040:	blr	x8
  420044:	mov	x1, x0
  420048:	cbnz	x0, 420064 <ferror@plt+0x1c7c4>
  42004c:	mov	w1, #0x40                  	// #64
  420050:	mov	x0, x23
  420054:	mov	x2, x24
  420058:	mov	w3, w21
  42005c:	bl	403150 <snprintf@plt>
  420060:	mov	x1, x23
  420064:	mov	x0, x25
  420068:	bl	4037a0 <printf@plt>
  42006c:	ldr	w8, [x20]
  420070:	add	x21, x21, #0x1
  420074:	cmp	x21, x8
  420078:	b.cc	42000c <ferror@plt+0x1c76c>  // b.lo, b.ul, b.last
  42007c:	mov	w0, #0xa                   	// #10
  420080:	bl	403800 <putchar@plt>
  420084:	ldr	x1, [x19, #56]
  420088:	ldr	w2, [x26, #636]
  42008c:	mov	w23, #0x7865                	// #30821
  420090:	mov	x0, xzr
  420094:	movk	w23, #0x70, lsl #16
  420098:	bl	41aa68 <ferror@plt+0x171c8>
  42009c:	mov	x1, x0
  4200a0:	adrp	x0, 43b000 <warn@@Base+0x9c6c>
  4200a4:	add	x0, x0, #0xf18
  4200a8:	bl	4037a0 <printf@plt>
  4200ac:	ldrb	w8, [x19, #93]
  4200b0:	cbz	w8, 4200bc <ferror@plt+0x1c81c>
  4200b4:	str	w23, [sp, #12]
  4200b8:	b	420114 <ferror@plt+0x1c874>
  4200bc:	adrp	x8, 458000 <_bfd_std_section+0x110>
  4200c0:	ldr	x8, [x8, #1288]
  4200c4:	ldr	w21, [x19, #72]
  4200c8:	cbz	x8, 4200dc <ferror@plt+0x1c83c>
  4200cc:	mov	w0, w21
  4200d0:	blr	x8
  4200d4:	mov	x20, x0
  4200d8:	cbnz	x0, 4200fc <ferror@plt+0x1c85c>
  4200dc:	adrp	x20, 458000 <_bfd_std_section+0x110>
  4200e0:	add	x20, x20, #0xed4
  4200e4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  4200e8:	add	x2, x2, #0xdd
  4200ec:	mov	w1, #0x40                  	// #64
  4200f0:	mov	x0, x20
  4200f4:	mov	w3, w21
  4200f8:	bl	403150 <snprintf@plt>
  4200fc:	ldr	w3, [x19, #80]
  420100:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  420104:	add	x1, x1, #0xefd
  420108:	add	x0, sp, #0xc
  42010c:	mov	x2, x20
  420110:	bl	403090 <sprintf@plt>
  420114:	adrp	x0, 43c000 <warn@@Base+0xac6c>
  420118:	add	x0, x0, #0xf03
  42011c:	add	x1, sp, #0xc
  420120:	bl	4037a0 <printf@plt>
  420124:	ldr	w8, [x19, #16]
  420128:	cbz	w8, 420254 <ferror@plt+0x1c9b4>
  42012c:	adrp	x26, 437000 <warn@@Base+0x5c6c>
  420130:	adrp	x20, 43c000 <warn@@Base+0xac6c>
  420134:	adrp	x21, 43c000 <warn@@Base+0xac6c>
  420138:	mov	w24, #0x6576                	// #25974
  42013c:	adrp	x22, 43c000 <warn@@Base+0xac6c>
  420140:	mov	x25, xzr
  420144:	add	x26, x26, #0x200
  420148:	mov	w27, #0x75                  	// #117
  42014c:	mov	w28, #0x73                  	// #115
  420150:	add	x20, x20, #0xef7
  420154:	add	x21, x21, #0xf0e
  420158:	movk	w24, #0x7078, lsl #16
  42015c:	add	x22, x22, #0xf09
  420160:	ldr	x9, [x19, #24]
  420164:	ldrsh	w9, [x9, x25, lsl #1]
  420168:	cmn	w9, #0x1
  42016c:	b.eq	420248 <ferror@plt+0x1c9a8>  // b.none
  420170:	cmp	w9, #0x13
  420174:	b.gt	42019c <ferror@plt+0x1c8fc>
  420178:	sub	w8, w9, #0x7
  42017c:	cmp	w8, #0x9
  420180:	b.hi	42022c <ferror@plt+0x1c98c>  // b.pmore
  420184:	adr	x9, 420194 <ferror@plt+0x1c8f4>
  420188:	ldrb	w10, [x26, x8]
  42018c:	add	x9, x9, x10, lsl #2
  420190:	br	x9
  420194:	strh	w27, [sp, #12]
  420198:	b	420238 <ferror@plt+0x1c998>
  42019c:	cmp	w9, #0x14
  4201a0:	b.eq	420208 <ferror@plt+0x1c968>  // b.none
  4201a4:	cmp	w9, #0x16
  4201a8:	b.eq	420220 <ferror@plt+0x1c980>  // b.none
  4201ac:	cmp	w9, #0x80
  4201b0:	b.ne	42022c <ferror@plt+0x1c98c>  // b.any
  4201b4:	ldr	x8, [x19, #32]
  4201b8:	add	x0, sp, #0xc
  4201bc:	mov	x1, x22
  4201c0:	b	420214 <ferror@plt+0x1c974>
  4201c4:	strh	w28, [sp, #12]
  4201c8:	b	420238 <ferror@plt+0x1c998>
  4201cc:	ldr	x8, [x19, #32]
  4201d0:	mov	w1, wzr
  4201d4:	ldr	w0, [x8, x25, lsl #2]
  4201d8:	bl	41f664 <ferror@plt+0x1bdc4>
  4201dc:	mov	x23, x0
  4201e0:	bl	402fd0 <strlen@plt>
  4201e4:	add	x2, x0, #0x1
  4201e8:	add	x0, sp, #0xc
  4201ec:	mov	x1, x23
  4201f0:	mov	w23, #0x7865                	// #30821
  4201f4:	movk	w23, #0x70, lsl #16
  4201f8:	bl	402f70 <memcpy@plt>
  4201fc:	b	420238 <ferror@plt+0x1c998>
  420200:	str	w23, [sp, #12]
  420204:	b	420238 <ferror@plt+0x1c998>
  420208:	ldr	x8, [x19, #32]
  42020c:	add	x0, sp, #0xc
  420210:	mov	x1, x21
  420214:	ldr	w2, [x8, x25, lsl #2]
  420218:	bl	403090 <sprintf@plt>
  42021c:	b	420238 <ferror@plt+0x1c998>
  420220:	strb	wzr, [sp, #16]
  420224:	str	w24, [sp, #12]
  420228:	b	420238 <ferror@plt+0x1c998>
  42022c:	mov	w8, #0x2f6e                	// #12142
  420230:	movk	w8, #0x61, lsl #16
  420234:	str	w8, [sp, #12]
  420238:	add	x1, sp, #0xc
  42023c:	mov	x0, x20
  420240:	bl	4037a0 <printf@plt>
  420244:	ldr	w8, [x19, #16]
  420248:	add	x25, x25, #0x1
  42024c:	cmp	x25, w8, uxtw
  420250:	b.cc	420160 <ferror@plt+0x1c8c0>  // b.lo, b.ul, b.last
  420254:	mov	w0, #0xa                   	// #10
  420258:	bl	403800 <putchar@plt>
  42025c:	ldp	x20, x19, [sp, #192]
  420260:	ldp	x22, x21, [sp, #176]
  420264:	ldp	x24, x23, [sp, #160]
  420268:	ldp	x26, x25, [sp, #144]
  42026c:	ldp	x28, x27, [sp, #128]
  420270:	ldp	x29, x30, [sp, #112]
  420274:	add	sp, sp, #0xd0
  420278:	ret
  42027c:	stp	x29, x30, [sp, #-96]!
  420280:	stp	x24, x23, [sp, #48]
  420284:	add	x24, x1, #0x4
  420288:	stp	x28, x27, [sp, #16]
  42028c:	stp	x22, x21, [sp, #64]
  420290:	stp	x20, x19, [sp, #80]
  420294:	mov	x19, x4
  420298:	mov	x20, x3
  42029c:	mov	x21, x2
  4202a0:	mov	x22, x1
  4202a4:	mov	x23, x0
  4202a8:	cmp	x24, x2
  4202ac:	adrp	x27, 45b000 <_bfd_std_section+0x3110>
  4202b0:	stp	x26, x25, [sp, #32]
  4202b4:	mov	x29, sp
  4202b8:	b.cs	4202c4 <ferror@plt+0x1ca24>  // b.hs, b.nlast
  4202bc:	mov	w1, #0x4                   	// #4
  4202c0:	b	4202e8 <ferror@plt+0x1ca48>
  4202c4:	cmp	x22, x21
  4202c8:	b.cs	4202dc <ferror@plt+0x1ca3c>  // b.hs, b.nlast
  4202cc:	sub	w1, w21, w22
  4202d0:	sub	w8, w1, #0x1
  4202d4:	cmp	w8, #0x8
  4202d8:	b.cc	4202e8 <ferror@plt+0x1ca48>  // b.lo, b.ul, b.last
  4202dc:	mov	x0, xzr
  4202e0:	str	xzr, [x20]
  4202e4:	b	420318 <ferror@plt+0x1ca78>
  4202e8:	ldr	x8, [x27, #696]
  4202ec:	mov	x0, x22
  4202f0:	blr	x8
  4202f4:	mov	w8, #0xffffffff            	// #-1
  4202f8:	cmp	x0, x8
  4202fc:	str	x0, [x20]
  420300:	b.ne	420318 <ferror@plt+0x1ca78>  // b.any
  420304:	add	x25, x22, #0xc
  420308:	cmp	x25, x21
  42030c:	b.cs	420328 <ferror@plt+0x1ca88>  // b.hs, b.nlast
  420310:	mov	w1, #0x8                   	// #8
  420314:	b	420348 <ferror@plt+0x1caa8>
  420318:	mov	w8, #0x4                   	// #4
  42031c:	mov	w9, #0x4                   	// #4
  420320:	mov	w28, #0x4                   	// #4
  420324:	b	420368 <ferror@plt+0x1cac8>
  420328:	cmp	x24, x21
  42032c:	b.cs	420340 <ferror@plt+0x1caa0>  // b.hs, b.nlast
  420330:	sub	w1, w21, w24
  420334:	sub	w8, w1, #0x1
  420338:	cmp	w8, #0x7
  42033c:	b.ls	420348 <ferror@plt+0x1caa8>  // b.plast
  420340:	mov	x0, xzr
  420344:	b	420354 <ferror@plt+0x1cab4>
  420348:	ldr	x8, [x27, #696]
  42034c:	mov	x0, x24
  420350:	blr	x8
  420354:	mov	w8, #0x8                   	// #8
  420358:	mov	w28, #0xc                   	// #12
  42035c:	mov	w9, #0x8                   	// #8
  420360:	mov	x24, x25
  420364:	str	x0, [x20]
  420368:	str	w8, [x20, #36]
  42036c:	ldr	x8, [x23, #48]
  420370:	add	x10, x0, x28
  420374:	cmp	x10, x8
  420378:	b.ls	4203a0 <ferror@plt+0x1cb00>  // b.plast
  42037c:	ldr	x8, [x23, #32]
  420380:	mov	x0, x23
  420384:	sub	x8, x24, x8
  420388:	sub	x1, x8, x9
  42038c:	bl	4039bc <ferror@plt+0x11c>
  420390:	cbz	w0, 420428 <ferror@plt+0x1cb88>
  420394:	sub	x8, x21, x22
  420398:	sub	x8, x8, x28
  42039c:	str	x8, [x20]
  4203a0:	add	x25, x24, #0x2
  4203a4:	cmp	x25, x21
  4203a8:	b.cs	4203f0 <ferror@plt+0x1cb50>  // b.hs, b.nlast
  4203ac:	mov	w1, #0x2                   	// #2
  4203b0:	ldr	x8, [x27, #696]
  4203b4:	mov	x0, x24
  4203b8:	blr	x8
  4203bc:	sub	w8, w0, #0x2
  4203c0:	and	w8, w8, #0xffff
  4203c4:	cmp	w8, #0x4
  4203c8:	strh	w0, [x20, #8]
  4203cc:	b.cs	42040c <ferror@plt+0x1cb6c>  // b.hs, b.nlast
  4203d0:	and	w8, w0, #0xffff
  4203d4:	cmp	w8, #0x5
  4203d8:	b.cc	4204f0 <ferror@plt+0x1cc50>  // b.lo, b.ul, b.last
  4203dc:	add	x26, x24, #0x3
  4203e0:	cmp	x26, x21
  4203e4:	b.cs	420448 <ferror@plt+0x1cba8>  // b.hs, b.nlast
  4203e8:	mov	w1, #0x1                   	// #1
  4203ec:	b	420460 <ferror@plt+0x1cbc0>
  4203f0:	cmp	x24, x21
  4203f4:	b.cs	420408 <ferror@plt+0x1cb68>  // b.hs, b.nlast
  4203f8:	sub	w1, w21, w24
  4203fc:	sub	w8, w1, #0x1
  420400:	cmp	w8, #0x8
  420404:	b.cc	4203b0 <ferror@plt+0x1cb10>  // b.lo, b.ul, b.last
  420408:	strh	wzr, [x20, #8]
  42040c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420410:	add	x1, x1, #0x52f
  420414:	mov	w2, #0x5                   	// #5
  420418:	mov	x0, xzr
  42041c:	bl	403700 <dcgettext@plt>
  420420:	bl	431394 <warn@@Base>
  420424:	b	4204cc <ferror@plt+0x1cc2c>
  420428:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  42042c:	add	x1, x1, #0x4d8
  420430:	mov	w2, #0x5                   	// #5
  420434:	mov	x0, xzr
  420438:	bl	403700 <dcgettext@plt>
  42043c:	ldr	x1, [x20]
  420440:	bl	431394 <warn@@Base>
  420444:	b	4204cc <ferror@plt+0x1cc2c>
  420448:	cmp	x25, x21
  42044c:	b.cs	42046c <ferror@plt+0x1cbcc>  // b.hs, b.nlast
  420450:	sub	w1, w21, w25
  420454:	sub	w8, w1, #0x1
  420458:	cmp	w8, #0x7
  42045c:	b.hi	42046c <ferror@plt+0x1cbcc>  // b.pmore
  420460:	ldr	x8, [x27, #696]
  420464:	mov	x0, x25
  420468:	blr	x8
  42046c:	add	x25, x24, #0x4
  420470:	cmp	x25, x21
  420474:	b.cs	420480 <ferror@plt+0x1cbe0>  // b.hs, b.nlast
  420478:	mov	w1, #0x1                   	// #1
  42047c:	b	420498 <ferror@plt+0x1cbf8>
  420480:	cmp	x26, x21
  420484:	b.cs	4204f0 <ferror@plt+0x1cc50>  // b.hs, b.nlast
  420488:	sub	w1, w21, w26
  42048c:	sub	w8, w1, #0x1
  420490:	cmp	w8, #0x7
  420494:	b.hi	4204f0 <ferror@plt+0x1cc50>  // b.pmore
  420498:	ldr	x8, [x27, #696]
  42049c:	mov	x0, x26
  4204a0:	blr	x8
  4204a4:	ands	w24, w0, #0xff
  4204a8:	b.eq	4204f0 <ferror@plt+0x1cc50>  // b.none
  4204ac:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4204b0:	add	x1, x1, #0x573
  4204b4:	mov	w2, #0x5                   	// #5
  4204b8:	mov	x0, xzr
  4204bc:	bl	403700 <dcgettext@plt>
  4204c0:	ldr	x1, [x23, #16]
  4204c4:	mov	w2, w24
  4204c8:	bl	431394 <warn@@Base>
  4204cc:	mov	x23, xzr
  4204d0:	mov	x0, x23
  4204d4:	ldp	x20, x19, [sp, #80]
  4204d8:	ldp	x22, x21, [sp, #64]
  4204dc:	ldp	x24, x23, [sp, #48]
  4204e0:	ldp	x26, x25, [sp, #32]
  4204e4:	ldp	x28, x27, [sp, #16]
  4204e8:	ldp	x29, x30, [sp], #96
  4204ec:	ret
  4204f0:	ldr	w23, [x20, #36]
  4204f4:	cmp	w23, #0x9
  4204f8:	b.cc	42052c <ferror@plt+0x1cc8c>  // b.lo, b.ul, b.last
  4204fc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  420500:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  420504:	add	x1, x1, #0x1b5
  420508:	add	x2, x2, #0x1fd
  42050c:	mov	w4, #0x5                   	// #5
  420510:	mov	x0, xzr
  420514:	mov	x3, x23
  420518:	bl	4035d0 <dcngettext@plt>
  42051c:	mov	w2, #0x8                   	// #8
  420520:	mov	w1, w23
  420524:	bl	4312d0 <error@@Base>
  420528:	mov	w23, #0x8                   	// #8
  42052c:	add	x8, x25, w23, uxtw
  420530:	cmp	x8, x21
  420534:	b.cc	420544 <ferror@plt+0x1cca4>  // b.lo, b.ul, b.last
  420538:	cmp	x25, x21
  42053c:	b.cs	420550 <ferror@plt+0x1ccb0>  // b.hs, b.nlast
  420540:	sub	w23, w21, w25
  420544:	sub	w8, w23, #0x1
  420548:	cmp	w8, #0x7
  42054c:	b.ls	420558 <ferror@plt+0x1ccb8>  // b.plast
  420550:	mov	x8, xzr
  420554:	b	42056c <ferror@plt+0x1cccc>
  420558:	ldr	x8, [x27, #696]
  42055c:	mov	x0, x25
  420560:	mov	w1, w23
  420564:	blr	x8
  420568:	mov	x8, x0
  42056c:	ldr	w9, [x20, #36]
  420570:	str	x8, [x20, #16]
  420574:	add	x0, x25, x9
  420578:	add	x23, x0, #0x1
  42057c:	cmp	x23, x21
  420580:	b.cs	420594 <ferror@plt+0x1ccf4>  // b.hs, b.nlast
  420584:	mov	w1, #0x1                   	// #1
  420588:	ldr	x8, [x27, #696]
  42058c:	blr	x8
  420590:	b	4205b0 <ferror@plt+0x1cd10>
  420594:	cmp	x0, x21
  420598:	b.cs	4205ac <ferror@plt+0x1cd0c>  // b.hs, b.nlast
  42059c:	sub	w1, w21, w0
  4205a0:	sub	w8, w1, #0x1
  4205a4:	cmp	w8, #0x7
  4205a8:	b.ls	420588 <ferror@plt+0x1cce8>  // b.plast
  4205ac:	mov	w0, wzr
  4205b0:	ldrh	w8, [x20, #8]
  4205b4:	strb	w0, [x20, #24]
  4205b8:	cmp	w8, #0x4
  4205bc:	b.cc	4205f0 <ferror@plt+0x1cd50>  // b.lo, b.ul, b.last
  4205c0:	add	x24, x23, #0x1
  4205c4:	cmp	x24, x21
  4205c8:	b.cs	420668 <ferror@plt+0x1cdc8>  // b.hs, b.nlast
  4205cc:	mov	w1, #0x1                   	// #1
  4205d0:	ldr	x8, [x27, #696]
  4205d4:	mov	x0, x23
  4205d8:	blr	x8
  4205dc:	tst	w0, #0xff
  4205e0:	mov	x23, x24
  4205e4:	strb	w0, [x20, #25]
  4205e8:	b.ne	4205f8 <ferror@plt+0x1cd58>  // b.any
  4205ec:	b	420684 <ferror@plt+0x1cde4>
  4205f0:	mov	w8, #0x1                   	// #1
  4205f4:	strb	w8, [x20, #25]
  4205f8:	add	x24, x23, #0x1
  4205fc:	cmp	x24, x21
  420600:	b.cs	420618 <ferror@plt+0x1cd78>  // b.hs, b.nlast
  420604:	mov	w1, #0x1                   	// #1
  420608:	ldr	x8, [x27, #696]
  42060c:	mov	x0, x23
  420610:	blr	x8
  420614:	b	420634 <ferror@plt+0x1cd94>
  420618:	cmp	x23, x21
  42061c:	b.cs	420630 <ferror@plt+0x1cd90>  // b.hs, b.nlast
  420620:	sub	w1, w21, w23
  420624:	sub	w8, w1, #0x1
  420628:	cmp	w8, #0x7
  42062c:	b.ls	420608 <ferror@plt+0x1cd68>  // b.plast
  420630:	mov	w0, wzr
  420634:	add	x25, x23, #0x2
  420638:	cmp	x25, x21
  42063c:	strb	w0, [x20, #26]
  420640:	b.cs	42064c <ferror@plt+0x1cdac>  // b.hs, b.nlast
  420644:	mov	w1, #0x1                   	// #1
  420648:	b	42065c <ferror@plt+0x1cdbc>
  42064c:	cmp	x24, x21
  420650:	b.cs	420690 <ferror@plt+0x1cdf0>  // b.hs, b.nlast
  420654:	subs	w1, w21, w24
  420658:	b.eq	420690 <ferror@plt+0x1cdf0>  // b.none
  42065c:	mov	x0, x24
  420660:	bl	43175c <warn@@Base+0x3c8>
  420664:	b	420694 <ferror@plt+0x1cdf4>
  420668:	cmp	x23, x21
  42066c:	b.cs	420680 <ferror@plt+0x1cde0>  // b.hs, b.nlast
  420670:	sub	w1, w21, w23
  420674:	sub	w8, w1, #0x1
  420678:	cmp	w8, #0x8
  42067c:	b.cc	4205d0 <ferror@plt+0x1cd30>  // b.lo, b.ul, b.last
  420680:	strb	wzr, [x20, #25]
  420684:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420688:	add	x1, x1, #0x5b3
  42068c:	b	420414 <ferror@plt+0x1cb74>
  420690:	mov	w0, wzr
  420694:	add	x24, x23, #0x3
  420698:	cmp	x24, x21
  42069c:	str	w0, [x20, #28]
  4206a0:	b.cs	4206b8 <ferror@plt+0x1ce18>  // b.hs, b.nlast
  4206a4:	mov	w1, #0x1                   	// #1
  4206a8:	ldr	x8, [x27, #696]
  4206ac:	mov	x0, x25
  4206b0:	blr	x8
  4206b4:	b	4206d4 <ferror@plt+0x1ce34>
  4206b8:	cmp	x25, x21
  4206bc:	b.cs	4206d0 <ferror@plt+0x1ce30>  // b.hs, b.nlast
  4206c0:	sub	w1, w21, w25
  4206c4:	sub	w8, w1, #0x1
  4206c8:	cmp	w8, #0x7
  4206cc:	b.ls	4206a8 <ferror@plt+0x1ce08>  // b.plast
  4206d0:	mov	w0, wzr
  4206d4:	add	x23, x23, #0x4
  4206d8:	cmp	x23, x21
  4206dc:	strb	w0, [x20, #32]
  4206e0:	b.cs	4206f8 <ferror@plt+0x1ce58>  // b.hs, b.nlast
  4206e4:	mov	w1, #0x1                   	// #1
  4206e8:	ldr	x8, [x27, #696]
  4206ec:	mov	x0, x24
  4206f0:	blr	x8
  4206f4:	b	420714 <ferror@plt+0x1ce74>
  4206f8:	cmp	x24, x21
  4206fc:	b.cs	420710 <ferror@plt+0x1ce70>  // b.hs, b.nlast
  420700:	sub	w1, w21, w24
  420704:	sub	w8, w1, #0x1
  420708:	cmp	w8, #0x7
  42070c:	b.ls	4206e8 <ferror@plt+0x1ce48>  // b.plast
  420710:	mov	w0, wzr
  420714:	ldr	x8, [x20]
  420718:	strb	w0, [x20, #33]
  42071c:	add	x8, x22, x8
  420720:	add	x8, x8, x28
  420724:	cmp	x8, x21
  420728:	str	x8, [x19]
  42072c:	b.ls	4204d0 <ferror@plt+0x1cc30>  // b.plast
  420730:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420734:	add	x1, x1, #0x5d9
  420738:	mov	w2, #0x5                   	// #5
  42073c:	mov	x0, xzr
  420740:	bl	403700 <dcgettext@plt>
  420744:	ldr	x1, [x20]
  420748:	mov	x20, x0
  42074c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  420750:	add	x0, x0, #0xe2d
  420754:	mov	w2, wzr
  420758:	bl	41aa68 <ferror@plt+0x171c8>
  42075c:	mov	x1, x0
  420760:	mov	x0, x20
  420764:	bl	431394 <warn@@Base>
  420768:	mov	x23, xzr
  42076c:	str	x21, [x19]
  420770:	b	4204d0 <ferror@plt+0x1cc30>
  420774:	sub	sp, sp, #0xf0
  420778:	add	x8, x0, #0x1
  42077c:	stp	x29, x30, [sp, #144]
  420780:	stp	x24, x23, [sp, #192]
  420784:	stp	x22, x21, [sp, #208]
  420788:	stp	x20, x19, [sp, #224]
  42078c:	add	x29, sp, #0x90
  420790:	mov	w23, w5
  420794:	mov	x22, x3
  420798:	mov	x19, x2
  42079c:	cmp	x8, x2
  4207a0:	stp	x28, x27, [sp, #160]
  4207a4:	stp	x26, x25, [sp, #176]
  4207a8:	stp	x4, x1, [x29, #-32]
  4207ac:	stur	x8, [x29, #-56]
  4207b0:	b.cs	420840 <ferror@plt+0x1cfa0>  // b.hs, b.nlast
  4207b4:	mov	w1, #0x1                   	// #1
  4207b8:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4207bc:	ldr	x8, [x8, #696]
  4207c0:	blr	x8
  4207c4:	tst	w0, #0xff
  4207c8:	and	w8, w0, #0xff
  4207cc:	cset	w9, eq  // eq = none
  4207d0:	stur	w9, [x29, #-44]
  4207d4:	stur	w8, [x29, #-12]
  4207d8:	cbz	w8, 420858 <ferror@plt+0x1cfb8>
  4207dc:	ldur	x20, [x29, #-56]
  4207e0:	mov	w21, wzr
  4207e4:	sub	x3, x29, #0x4
  4207e8:	mov	x0, x20
  4207ec:	mov	x1, x19
  4207f0:	mov	w2, wzr
  4207f4:	mov	x4, xzr
  4207f8:	bl	40abec <ferror@plt+0x734c>
  4207fc:	ldur	w8, [x29, #-4]
  420800:	sub	x3, x29, #0x4
  420804:	mov	x1, x19
  420808:	mov	w2, wzr
  42080c:	add	x20, x20, x8
  420810:	mov	x0, x20
  420814:	mov	x4, xzr
  420818:	bl	40abec <ferror@plt+0x734c>
  42081c:	ldur	w8, [x29, #-4]
  420820:	add	x20, x20, x8
  420824:	cmp	x20, x19
  420828:	b.eq	420c4c <ferror@plt+0x1d3ac>  // b.none
  42082c:	ldur	w8, [x29, #-12]
  420830:	add	w21, w21, #0x1
  420834:	cmp	w8, w21, uxtb
  420838:	b.hi	4207e4 <ferror@plt+0x1cf44>  // b.pmore
  42083c:	b	420868 <ferror@plt+0x1cfc8>
  420840:	cmp	x0, x19
  420844:	b.cs	420858 <ferror@plt+0x1cfb8>  // b.hs, b.nlast
  420848:	sub	w1, w19, w0
  42084c:	sub	w8, w1, #0x1
  420850:	cmp	w8, #0x7
  420854:	b.ls	4207b8 <ferror@plt+0x1cf18>  // b.plast
  420858:	ldur	x20, [x29, #-56]
  42085c:	mov	w8, #0x1                   	// #1
  420860:	stur	wzr, [x29, #-12]
  420864:	stur	w8, [x29, #-44]
  420868:	sub	x3, x29, #0x4
  42086c:	sub	x4, x29, #0x8
  420870:	mov	x0, x20
  420874:	mov	x1, x19
  420878:	mov	w2, wzr
  42087c:	bl	40abec <ferror@plt+0x734c>
  420880:	ldp	w8, w9, [x29, #-8]
  420884:	str	x0, [sp, #72]
  420888:	add	x24, x20, x9
  42088c:	tbnz	w8, #0, 4208a0 <ferror@plt+0x1d000>
  420890:	tbz	w8, #1, 4208b8 <ferror@plt+0x1d018>
  420894:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  420898:	add	x1, x1, #0xc72
  42089c:	b	4208a8 <ferror@plt+0x1d008>
  4208a0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4208a4:	add	x1, x1, #0xc61
  4208a8:	mov	w2, #0x5                   	// #5
  4208ac:	mov	x0, xzr
  4208b0:	bl	403700 <dcgettext@plt>
  4208b4:	bl	4312d0 <error@@Base>
  4208b8:	cmp	x24, x19
  4208bc:	b.eq	420c3c <ferror@plt+0x1d39c>  // b.none
  4208c0:	ldr	x8, [sp, #72]
  4208c4:	cbz	x8, 420c5c <ferror@plt+0x1d3bc>
  4208c8:	adrp	x8, 43d000 <warn@@Base+0xbc6c>
  4208cc:	adrp	x9, 43d000 <warn@@Base+0xbc6c>
  4208d0:	add	x8, x8, #0x1e1
  4208d4:	add	x9, x9, #0x18e
  4208d8:	cmp	w23, #0x0
  4208dc:	csel	x1, x9, x8, ne  // ne = any
  4208e0:	mov	w2, #0x5                   	// #5
  4208e4:	mov	x0, xzr
  4208e8:	str	w23, [sp, #68]
  4208ec:	bl	403700 <dcgettext@plt>
  4208f0:	ldur	x8, [x29, #-24]
  4208f4:	sub	x1, x24, x8
  4208f8:	bl	4037a0 <printf@plt>
  4208fc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420900:	add	x1, x1, #0x683
  420904:	mov	w2, #0x5                   	// #5
  420908:	mov	x0, xzr
  42090c:	bl	403700 <dcgettext@plt>
  420910:	bl	4037a0 <printf@plt>
  420914:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  420918:	adrp	x26, 43a000 <warn@@Base+0x8c6c>
  42091c:	adrp	x23, 437000 <warn@@Base+0x5c6c>
  420920:	mov	w27, wzr
  420924:	add	x25, x25, #0xc61
  420928:	add	x26, x26, #0xc72
  42092c:	add	x23, x23, #0x20a
  420930:	ldur	w8, [x29, #-44]
  420934:	tbnz	w8, #0, 420aa0 <ferror@plt+0x1d200>
  420938:	ldur	x28, [x29, #-56]
  42093c:	mov	w21, wzr
  420940:	sub	x3, x29, #0x4
  420944:	sub	x4, x29, #0x8
  420948:	mov	x0, x28
  42094c:	mov	x1, x19
  420950:	mov	w2, wzr
  420954:	bl	40abec <ferror@plt+0x734c>
  420958:	ldp	w8, w9, [x29, #-8]
  42095c:	mov	x20, x0
  420960:	mov	x1, x25
  420964:	add	x28, x28, x9
  420968:	tbnz	w8, #0, 420974 <ferror@plt+0x1d0d4>
  42096c:	mov	x1, x26
  420970:	tbz	w8, #1, 420984 <ferror@plt+0x1d0e4>
  420974:	mov	w2, #0x5                   	// #5
  420978:	mov	x0, xzr
  42097c:	bl	403700 <dcgettext@plt>
  420980:	bl	4312d0 <error@@Base>
  420984:	cmp	w27, #0x1
  420988:	cset	w9, eq  // eq = none
  42098c:	subs	x8, x20, #0x1
  420990:	cset	w10, ne  // ne = any
  420994:	cmp	w9, w10
  420998:	b.eq	420a70 <ferror@plt+0x1d1d0>  // b.none
  42099c:	cmp	x8, #0x4
  4209a0:	b.hi	4209f0 <ferror@plt+0x1d150>  // b.pmore
  4209a4:	adr	x9, 4209b4 <ferror@plt+0x1d114>
  4209a8:	ldrb	w10, [x23, x8]
  4209ac:	add	x9, x9, x10, lsl #2
  4209b0:	br	x9
  4209b4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4209b8:	mov	w2, #0x5                   	// #5
  4209bc:	mov	x0, xzr
  4209c0:	add	x1, x1, #0x68b
  4209c4:	b	420a68 <ferror@plt+0x1d1c8>
  4209c8:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4209cc:	mov	w2, #0x5                   	// #5
  4209d0:	mov	x0, xzr
  4209d4:	add	x1, x1, #0x696
  4209d8:	b	420a68 <ferror@plt+0x1d1c8>
  4209dc:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4209e0:	mov	w2, #0x5                   	// #5
  4209e4:	mov	x0, xzr
  4209e8:	add	x1, x1, #0x6a2
  4209ec:	b	420a68 <ferror@plt+0x1d1c8>
  4209f0:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  4209f4:	mov	w2, #0x5                   	// #5
  4209f8:	mov	x0, xzr
  4209fc:	add	x1, x1, #0x6a7
  420a00:	bl	403700 <dcgettext@plt>
  420a04:	mov	x25, x23
  420a08:	mov	x23, x26
  420a0c:	mov	x26, x0
  420a10:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  420a14:	add	x0, x0, #0xe2d
  420a18:	mov	x1, x20
  420a1c:	mov	w2, wzr
  420a20:	bl	41aa68 <ferror@plt+0x171c8>
  420a24:	mov	x1, x0
  420a28:	mov	x0, x26
  420a2c:	mov	x26, x23
  420a30:	mov	x23, x25
  420a34:	adrp	x25, 43a000 <warn@@Base+0x8c6c>
  420a38:	add	x25, x25, #0xc61
  420a3c:	bl	4037a0 <printf@plt>
  420a40:	b	420a70 <ferror@plt+0x1d1d0>
  420a44:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420a48:	mov	w2, #0x5                   	// #5
  420a4c:	mov	x0, xzr
  420a50:	add	x1, x1, #0x691
  420a54:	b	420a68 <ferror@plt+0x1d1c8>
  420a58:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420a5c:	mov	w2, #0x5                   	// #5
  420a60:	mov	x0, xzr
  420a64:	add	x1, x1, #0x69c
  420a68:	bl	403700 <dcgettext@plt>
  420a6c:	bl	4037a0 <printf@plt>
  420a70:	sub	x3, x29, #0x4
  420a74:	mov	x0, x28
  420a78:	mov	x1, x19
  420a7c:	mov	w2, wzr
  420a80:	mov	x4, xzr
  420a84:	bl	40abec <ferror@plt+0x734c>
  420a88:	ldur	w8, [x29, #-4]
  420a8c:	ldur	w9, [x29, #-12]
  420a90:	add	w21, w21, #0x1
  420a94:	add	x28, x28, x8
  420a98:	cmp	w9, w21, uxtb
  420a9c:	b.hi	420940 <ferror@plt+0x1d0a0>  // b.pmore
  420aa0:	add	w27, w27, #0x1
  420aa4:	cmp	w27, #0x2
  420aa8:	b.ne	420930 <ferror@plt+0x1d090>  // b.any
  420aac:	mov	w0, #0xa                   	// #10
  420ab0:	bl	403800 <putchar@plt>
  420ab4:	adrp	x20, 43a000 <warn@@Base+0x8c6c>
  420ab8:	adrp	x21, 43a000 <warn@@Base+0x8c6c>
  420abc:	mov	x23, xzr
  420ac0:	add	x20, x20, #0xc61
  420ac4:	add	x21, x21, #0xc72
  420ac8:	stur	x24, [x29, #-40]
  420acc:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  420ad0:	add	x0, x0, #0x6c9
  420ad4:	mov	w1, w23
  420ad8:	stur	x23, [x29, #-64]
  420adc:	bl	4037a0 <printf@plt>
  420ae0:	mov	w23, wzr
  420ae4:	ldur	x24, [x29, #-40]
  420ae8:	ldur	w8, [x29, #-44]
  420aec:	tbnz	w8, #0, 420c04 <ferror@plt+0x1d364>
  420af0:	ldur	x24, [x29, #-40]
  420af4:	ldur	x26, [x29, #-56]
  420af8:	mov	w25, wzr
  420afc:	sub	x3, x29, #0x4
  420b00:	sub	x4, x29, #0x8
  420b04:	mov	x0, x26
  420b08:	mov	x1, x19
  420b0c:	mov	w2, wzr
  420b10:	bl	40abec <ferror@plt+0x734c>
  420b14:	ldp	w8, w9, [x29, #-8]
  420b18:	mov	x27, x0
  420b1c:	mov	x1, x20
  420b20:	add	x26, x26, x9
  420b24:	tbnz	w8, #0, 420b30 <ferror@plt+0x1d290>
  420b28:	mov	x1, x21
  420b2c:	tbz	w8, #1, 420b40 <ferror@plt+0x1d2a0>
  420b30:	mov	w2, #0x5                   	// #5
  420b34:	mov	x0, xzr
  420b38:	bl	403700 <dcgettext@plt>
  420b3c:	bl	4312d0 <error@@Base>
  420b40:	sub	x3, x29, #0x4
  420b44:	sub	x4, x29, #0x8
  420b48:	mov	x0, x26
  420b4c:	mov	x1, x19
  420b50:	mov	w2, wzr
  420b54:	bl	40abec <ferror@plt+0x734c>
  420b58:	ldp	w8, w9, [x29, #-8]
  420b5c:	mov	x28, x0
  420b60:	mov	x1, x20
  420b64:	add	x26, x26, x9
  420b68:	tbnz	w8, #0, 420b74 <ferror@plt+0x1d2d4>
  420b6c:	mov	x1, x21
  420b70:	tbz	w8, #1, 420b84 <ferror@plt+0x1d2e4>
  420b74:	mov	w2, #0x5                   	// #5
  420b78:	mov	x0, xzr
  420b7c:	bl	403700 <dcgettext@plt>
  420b80:	bl	4312d0 <error@@Base>
  420b84:	cmp	w23, #0x1
  420b88:	cset	w10, eq  // eq = none
  420b8c:	cmp	x27, #0x1
  420b90:	cset	w11, eq  // eq = none
  420b94:	eor	w10, w10, w11
  420b98:	mov	w11, #0xffffffff            	// #-1
  420b9c:	ldr	w8, [x22, #36]
  420ba0:	ldrh	w9, [x22, #8]
  420ba4:	str	w11, [sp, #56]
  420ba8:	mov	w11, #0x9                   	// #9
  420bac:	strb	w11, [sp, #48]
  420bb0:	ldur	x11, [x29, #-32]
  420bb4:	ldur	x3, [x29, #-24]
  420bb8:	mov	x0, xzr
  420bbc:	mov	x1, x28
  420bc0:	mov	x2, xzr
  420bc4:	mov	x4, x24
  420bc8:	mov	x5, x19
  420bcc:	mov	x6, xzr
  420bd0:	mov	x7, xzr
  420bd4:	str	xzr, [sp, #40]
  420bd8:	str	x11, [sp, #32]
  420bdc:	str	w10, [sp, #24]
  420be0:	str	xzr, [sp, #16]
  420be4:	str	w9, [sp, #8]
  420be8:	str	x8, [sp]
  420bec:	bl	41abc8 <ferror@plt+0x17328>
  420bf0:	ldur	w8, [x29, #-12]
  420bf4:	add	w25, w25, #0x1
  420bf8:	mov	x24, x0
  420bfc:	cmp	w8, w25, uxtb
  420c00:	b.hi	420afc <ferror@plt+0x1d25c>  // b.pmore
  420c04:	add	w23, w23, #0x1
  420c08:	cmp	w23, #0x2
  420c0c:	b.ne	420ae4 <ferror@plt+0x1d244>  // b.any
  420c10:	cmp	x24, x19
  420c14:	b.eq	420c6c <ferror@plt+0x1d3cc>  // b.none
  420c18:	ldur	x23, [x29, #-64]
  420c1c:	mov	w0, #0xa                   	// #10
  420c20:	add	x23, x23, #0x1
  420c24:	bl	403800 <putchar@plt>
  420c28:	ldr	x8, [sp, #72]
  420c2c:	stur	x24, [x29, #-40]
  420c30:	cmp	x23, x8
  420c34:	b.cc	420acc <ferror@plt+0x1d22c>  // b.lo, b.ul, b.last
  420c38:	b	420cd0 <ferror@plt+0x1d430>
  420c3c:	cbz	w23, 420c80 <ferror@plt+0x1d3e0>
  420c40:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c44:	add	x1, x1, #0x653
  420c48:	b	420cbc <ferror@plt+0x1d41c>
  420c4c:	cbz	w23, 420c8c <ferror@plt+0x1d3ec>
  420c50:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c54:	add	x1, x1, #0x607
  420c58:	b	420cbc <ferror@plt+0x1d41c>
  420c5c:	cbz	w23, 420c98 <ferror@plt+0x1d3f8>
  420c60:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c64:	add	x1, x1, #0x16d
  420c68:	b	420ca0 <ferror@plt+0x1d400>
  420c6c:	ldr	w8, [sp, #68]
  420c70:	cbz	w8, 420cb4 <ferror@plt+0x1d414>
  420c74:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c78:	add	x1, x1, #0x6ce
  420c7c:	b	420cbc <ferror@plt+0x1d41c>
  420c80:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c84:	add	x1, x1, #0x66b
  420c88:	b	420cbc <ferror@plt+0x1d41c>
  420c8c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c90:	add	x1, x1, #0x62d
  420c94:	b	420cbc <ferror@plt+0x1d41c>
  420c98:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420c9c:	add	x1, x1, #0x1c0
  420ca0:	mov	w2, #0x5                   	// #5
  420ca4:	mov	x0, xzr
  420ca8:	bl	403700 <dcgettext@plt>
  420cac:	bl	4037a0 <printf@plt>
  420cb0:	b	420cd0 <ferror@plt+0x1d430>
  420cb4:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420cb8:	add	x1, x1, #0x6ee
  420cbc:	mov	w2, #0x5                   	// #5
  420cc0:	mov	x0, xzr
  420cc4:	bl	403700 <dcgettext@plt>
  420cc8:	bl	431394 <warn@@Base>
  420ccc:	mov	x24, x19
  420cd0:	mov	x0, x24
  420cd4:	ldp	x20, x19, [sp, #224]
  420cd8:	ldp	x22, x21, [sp, #208]
  420cdc:	ldp	x24, x23, [sp, #192]
  420ce0:	ldp	x26, x25, [sp, #176]
  420ce4:	ldp	x28, x27, [sp, #160]
  420ce8:	ldp	x29, x30, [sp, #144]
  420cec:	add	sp, sp, #0xf0
  420cf0:	ret
  420cf4:	sub	sp, sp, #0x70
  420cf8:	stp	x29, x30, [sp, #16]
  420cfc:	stp	x28, x27, [sp, #32]
  420d00:	stp	x26, x25, [sp, #48]
  420d04:	stp	x24, x23, [sp, #64]
  420d08:	stp	x22, x21, [sp, #80]
  420d0c:	stp	x20, x19, [sp, #96]
  420d10:	ldr	x28, [x0, #32]
  420d14:	ldr	x19, [x0, #48]
  420d18:	mov	x21, x0
  420d1c:	mov	x0, x1
  420d20:	add	x29, sp, #0x10
  420d24:	mov	w20, w2
  420d28:	bl	41f818 <ferror@plt+0x1bf78>
  420d2c:	mov	x0, x21
  420d30:	mov	w1, wzr
  420d34:	str	x21, [sp, #8]
  420d38:	bl	41a5f0 <ferror@plt+0x16d50>
  420d3c:	cmp	x19, #0x1
  420d40:	b.lt	421188 <ferror@plt+0x1d8e8>  // b.tstop
  420d44:	adrp	x8, 43d000 <warn@@Base+0xbc6c>
  420d48:	adrp	x9, 43d000 <warn@@Base+0xbc6c>
  420d4c:	add	x8, x8, #0xc6c
  420d50:	add	x9, x9, #0xc4b
  420d54:	cmp	w20, #0x0
  420d58:	add	x27, x28, x19
  420d5c:	adrp	x26, 45b000 <_bfd_std_section+0x3110>
  420d60:	csel	x8, x9, x8, ne  // ne = any
  420d64:	str	x8, [sp]
  420d68:	add	x21, x28, #0x4
  420d6c:	sub	w8, w27, w28
  420d70:	cmp	x21, x27
  420d74:	mov	w19, #0x4                   	// #4
  420d78:	csel	w1, w19, w8, cc  // cc = lo, ul, last
  420d7c:	sub	w8, w1, #0x1
  420d80:	cmp	w8, #0x7
  420d84:	b.ls	420d90 <ferror@plt+0x1d4f0>  // b.plast
  420d88:	mov	x22, xzr
  420d8c:	b	420dc4 <ferror@plt+0x1d524>
  420d90:	ldr	x8, [x26, #696]
  420d94:	mov	x0, x28
  420d98:	blr	x8
  420d9c:	mov	w8, #0xffffffff            	// #-1
  420da0:	cmp	x0, x8
  420da4:	b.ne	420dbc <ferror@plt+0x1d51c>  // b.any
  420da8:	add	x28, x28, #0xc
  420dac:	cmp	x28, x27
  420db0:	b.cs	420dd0 <ferror@plt+0x1d530>  // b.hs, b.nlast
  420db4:	mov	w1, #0x8                   	// #8
  420db8:	b	420df0 <ferror@plt+0x1d550>
  420dbc:	mov	x22, x0
  420dc0:	mov	w19, #0x4                   	// #4
  420dc4:	mov	x28, x21
  420dc8:	mov	w21, #0x4                   	// #4
  420dcc:	b	420e08 <ferror@plt+0x1d568>
  420dd0:	cmp	x21, x27
  420dd4:	b.cs	420de8 <ferror@plt+0x1d548>  // b.hs, b.nlast
  420dd8:	sub	w1, w27, w21
  420ddc:	sub	w8, w1, #0x1
  420de0:	cmp	w8, #0x7
  420de4:	b.ls	420df0 <ferror@plt+0x1d550>  // b.plast
  420de8:	mov	x22, xzr
  420dec:	b	420e00 <ferror@plt+0x1d560>
  420df0:	ldr	x8, [x26, #696]
  420df4:	mov	x0, x21
  420df8:	blr	x8
  420dfc:	mov	x22, x0
  420e00:	mov	w19, #0x8                   	// #8
  420e04:	mov	w21, #0xc                   	// #12
  420e08:	ldr	x10, [sp, #8]
  420e0c:	ldr	x8, [x10, #32]
  420e10:	sub	x23, x28, x8
  420e14:	adds	x8, x23, x22
  420e18:	b.cs	42113c <ferror@plt+0x1d89c>  // b.hs, b.nlast
  420e1c:	ldr	x9, [x10, #48]
  420e20:	cmp	x8, x9
  420e24:	b.hi	42113c <ferror@plt+0x1d89c>  // b.pmore
  420e28:	add	x24, x28, #0x2
  420e2c:	cmp	x24, x27
  420e30:	b.cs	420e4c <ferror@plt+0x1d5ac>  // b.hs, b.nlast
  420e34:	mov	w1, #0x2                   	// #2
  420e38:	ldr	x8, [x26, #696]
  420e3c:	mov	x0, x28
  420e40:	blr	x8
  420e44:	mov	x23, x0
  420e48:	b	420e68 <ferror@plt+0x1d5c8>
  420e4c:	cmp	x28, x27
  420e50:	b.cs	420e64 <ferror@plt+0x1d5c4>  // b.hs, b.nlast
  420e54:	sub	w1, w27, w28
  420e58:	sub	w8, w1, #0x1
  420e5c:	cmp	w8, #0x7
  420e60:	b.ls	420e38 <ferror@plt+0x1d598>  // b.plast
  420e64:	mov	w23, wzr
  420e68:	add	x21, x24, x19
  420e6c:	cmp	x21, x27
  420e70:	mov	w1, w19
  420e74:	b.cc	420e84 <ferror@plt+0x1d5e4>  // b.lo, b.ul, b.last
  420e78:	cmp	x24, x27
  420e7c:	b.cs	420e90 <ferror@plt+0x1d5f0>  // b.hs, b.nlast
  420e80:	sub	w1, w27, w24
  420e84:	sub	w8, w1, #0x1
  420e88:	cmp	w8, #0x7
  420e8c:	b.ls	420e98 <ferror@plt+0x1d5f8>  // b.plast
  420e90:	mov	x25, xzr
  420e94:	b	420ea8 <ferror@plt+0x1d608>
  420e98:	ldr	x8, [x26, #696]
  420e9c:	mov	x0, x24
  420ea0:	blr	x8
  420ea4:	mov	x25, x0
  420ea8:	adrp	x8, 458000 <_bfd_std_section+0x110>
  420eac:	ldr	w8, [x8, #1328]
  420eb0:	add	w9, w8, #0x1
  420eb4:	cmp	w9, #0x2
  420eb8:	b.cc	420f04 <ferror@plt+0x1d664>  // b.lo, b.ul, b.last
  420ebc:	adrp	x9, 458000 <_bfd_std_section+0x110>
  420ec0:	ldr	x9, [x9, #1320]
  420ec4:	add	x9, x9, #0x10
  420ec8:	ldr	x10, [x9]
  420ecc:	cmp	x10, x25
  420ed0:	b.eq	420f04 <ferror@plt+0x1d664>  // b.none
  420ed4:	subs	x8, x8, #0x1
  420ed8:	add	x9, x9, #0x68
  420edc:	b.ne	420ec8 <ferror@plt+0x1d628>  // b.any
  420ee0:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  420ee4:	mov	w2, #0x5                   	// #5
  420ee8:	mov	x0, xzr
  420eec:	add	x1, x1, #0x533
  420ef0:	bl	403700 <dcgettext@plt>
  420ef4:	ldr	x8, [sp, #8]
  420ef8:	mov	x1, x25
  420efc:	ldr	x2, [x8, #16]
  420f00:	bl	431394 <warn@@Base>
  420f04:	add	x24, x21, x19
  420f08:	cmp	x24, x27
  420f0c:	mov	w1, w19
  420f10:	b.cc	420f20 <ferror@plt+0x1d680>  // b.lo, b.ul, b.last
  420f14:	cmp	x21, x27
  420f18:	b.cs	420f2c <ferror@plt+0x1d68c>  // b.hs, b.nlast
  420f1c:	sub	w1, w27, w21
  420f20:	sub	w8, w1, #0x1
  420f24:	cmp	w8, #0x7
  420f28:	b.ls	420f34 <ferror@plt+0x1d694>  // b.plast
  420f2c:	mov	x21, xzr
  420f30:	b	420f44 <ferror@plt+0x1d6a4>
  420f34:	ldr	x8, [x26, #696]
  420f38:	mov	x0, x21
  420f3c:	blr	x8
  420f40:	mov	x21, x0
  420f44:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420f48:	mov	w2, #0x5                   	// #5
  420f4c:	mov	x0, xzr
  420f50:	add	x1, x1, #0xb65
  420f54:	add	x28, x28, x22
  420f58:	bl	403700 <dcgettext@plt>
  420f5c:	mov	x1, x22
  420f60:	bl	4037a0 <printf@plt>
  420f64:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420f68:	mov	w2, #0x5                   	// #5
  420f6c:	mov	x0, xzr
  420f70:	add	x1, x1, #0xb91
  420f74:	bl	403700 <dcgettext@plt>
  420f78:	and	w1, w23, #0xffff
  420f7c:	bl	4037a0 <printf@plt>
  420f80:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420f84:	mov	w2, #0x5                   	// #5
  420f88:	mov	x0, xzr
  420f8c:	add	x1, x1, #0xbbc
  420f90:	bl	403700 <dcgettext@plt>
  420f94:	mov	x1, x25
  420f98:	bl	4037a0 <printf@plt>
  420f9c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  420fa0:	mov	w2, #0x5                   	// #5
  420fa4:	mov	x0, xzr
  420fa8:	add	x1, x1, #0xbea
  420fac:	bl	403700 <dcgettext@plt>
  420fb0:	mov	x1, x21
  420fb4:	bl	4037a0 <printf@plt>
  420fb8:	and	w8, w23, #0xfffe
  420fbc:	cmp	w8, #0x2
  420fc0:	b.ne	421100 <ferror@plt+0x1d860>  // b.any
  420fc4:	ldr	x1, [sp]
  420fc8:	mov	w2, #0x5                   	// #5
  420fcc:	mov	x0, xzr
  420fd0:	bl	403700 <dcgettext@plt>
  420fd4:	bl	4037a0 <printf@plt>
  420fd8:	add	x23, x24, x19
  420fdc:	cmp	x23, x27
  420fe0:	mov	w1, w19
  420fe4:	b.cc	420ff4 <ferror@plt+0x1d754>  // b.lo, b.ul, b.last
  420fe8:	cmp	x24, x27
  420fec:	b.cs	421130 <ferror@plt+0x1d890>  // b.hs, b.nlast
  420ff0:	sub	w1, w27, w24
  420ff4:	sub	w8, w1, #0x1
  420ff8:	cmp	w8, #0x7
  420ffc:	b.hi	421130 <ferror@plt+0x1d890>  // b.pmore
  421000:	ldr	x8, [x26, #696]
  421004:	mov	x0, x24
  421008:	blr	x8
  42100c:	cbz	x0, 421130 <ferror@plt+0x1d890>
  421010:	cmp	x23, x27
  421014:	b.cs	421130 <ferror@plt+0x1d890>  // b.hs, b.nlast
  421018:	mov	x21, x0
  42101c:	sub	x24, x27, x23
  421020:	cbz	w20, 421044 <ferror@plt+0x1d7a4>
  421024:	add	x22, x23, #0x1
  421028:	cmp	x22, x27
  42102c:	csinc	w1, w24, wzr, cs  // cs = hs, nlast
  421030:	sub	w8, w1, #0x1
  421034:	cmp	w8, #0x7
  421038:	b.ls	421068 <ferror@plt+0x1d7c8>  // b.plast
  42103c:	mov	w23, wzr
  421040:	b	421078 <ferror@plt+0x1d7d8>
  421044:	sub	x24, x24, #0x1
  421048:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  42104c:	add	x0, x0, #0xc99
  421050:	mov	x1, x21
  421054:	mov	w2, w24
  421058:	mov	x3, x23
  42105c:	bl	4037a0 <printf@plt>
  421060:	mov	x22, x23
  421064:	b	4210e0 <ferror@plt+0x1d840>
  421068:	ldr	x8, [x26, #696]
  42106c:	mov	x0, x23
  421070:	blr	x8
  421074:	mov	x23, x0
  421078:	adrp	x9, 438000 <warn@@Base+0x6c6c>
  42107c:	ubfx	w8, w23, #4, #3
  421080:	add	x9, x9, #0xf38
  421084:	ldr	x1, [x9, w8, uxtw #3]
  421088:	mov	w2, #0x5                   	// #5
  42108c:	mov	x0, xzr
  421090:	sub	x24, x24, #0x2
  421094:	bl	403700 <dcgettext@plt>
  421098:	adrp	x8, 43b000 <warn@@Base+0x9c6c>
  42109c:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  4210a0:	tst	w23, #0x80
  4210a4:	add	x8, x8, #0xe13
  4210a8:	add	x9, x9, #0x93c
  4210ac:	mov	x25, x0
  4210b0:	csel	x1, x9, x8, eq  // eq = none
  4210b4:	mov	w2, #0x5                   	// #5
  4210b8:	mov	x0, xzr
  4210bc:	bl	403700 <dcgettext@plt>
  4210c0:	mov	x2, x0
  4210c4:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  4210c8:	add	x0, x0, #0xc7e
  4210cc:	mov	x1, x21
  4210d0:	mov	x3, x25
  4210d4:	mov	w4, w24
  4210d8:	mov	x5, x22
  4210dc:	bl	4037a0 <printf@plt>
  4210e0:	mov	x0, x22
  4210e4:	mov	x1, x24
  4210e8:	bl	403020 <strnlen@plt>
  4210ec:	add	x8, x0, x22
  4210f0:	add	x24, x8, #0x1
  4210f4:	cmp	x24, x27
  4210f8:	b.cc	420fd8 <ferror@plt+0x1d738>  // b.lo, b.ul, b.last
  4210fc:	b	421130 <ferror@plt+0x1d890>
  421100:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  421104:	ldrb	w8, [x8, #4040]
  421108:	tbnz	w8, #0, 421130 <ferror@plt+0x1d890>
  42110c:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  421110:	mov	w2, #0x5                   	// #5
  421114:	mov	x0, xzr
  421118:	add	x1, x1, #0xc16
  42111c:	bl	403700 <dcgettext@plt>
  421120:	bl	431394 <warn@@Base>
  421124:	adrp	x8, 45a000 <_bfd_std_section+0x2110>
  421128:	mov	w9, #0x1                   	// #1
  42112c:	strb	w9, [x8, #4040]
  421130:	cmp	x28, x27
  421134:	b.cc	420d68 <ferror@plt+0x1d4c8>  // b.lo, b.ul, b.last
  421138:	b	421188 <ferror@plt+0x1d8e8>
  42113c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  421140:	add	x1, x1, #0x84f
  421144:	mov	w2, #0x5                   	// #5
  421148:	mov	x0, xzr
  42114c:	mov	x19, x10
  421150:	bl	403700 <dcgettext@plt>
  421154:	ldr	x19, [x19, #16]
  421158:	mov	x20, x0
  42115c:	adrp	x0, 43d000 <warn@@Base+0xbc6c>
  421160:	add	x0, x0, #0xb63
  421164:	mov	x1, x22
  421168:	mov	w2, wzr
  42116c:	sub	x21, x23, x21
  421170:	bl	41aa68 <ferror@plt+0x171c8>
  421174:	mov	x3, x0
  421178:	mov	x0, x20
  42117c:	mov	x1, x19
  421180:	mov	x2, x21
  421184:	bl	431394 <warn@@Base>
  421188:	ldp	x20, x19, [sp, #96]
  42118c:	ldp	x22, x21, [sp, #80]
  421190:	ldp	x24, x23, [sp, #64]
  421194:	ldp	x26, x25, [sp, #48]
  421198:	ldp	x28, x27, [sp, #32]
  42119c:	ldp	x29, x30, [sp, #16]
  4211a0:	mov	w0, #0xa                   	// #10
  4211a4:	add	sp, sp, #0x70
  4211a8:	b	403800 <putchar@plt>
  4211ac:	adrp	x9, 45a000 <_bfd_std_section+0x2110>
  4211b0:	ldr	w8, [x0]
  4211b4:	ldr	x10, [x9, #4048]
  4211b8:	ldr	w9, [x1]
  4211bc:	ldr	x11, [x10, x8, lsl #3]
  4211c0:	ldr	x10, [x10, x9, lsl #3]
  4211c4:	cmp	x11, x10
  4211c8:	cset	w12, hi  // hi = pmore
  4211cc:	cmp	x10, x11
  4211d0:	cset	w10, hi  // hi = pmore
  4211d4:	subs	w0, w12, w10
  4211d8:	b.eq	4211e0 <ferror@plt+0x1d940>  // b.none
  4211dc:	ret
  4211e0:	adrp	x10, 45a000 <_bfd_std_section+0x2110>
  4211e4:	ldr	x10, [x10, #4056]
  4211e8:	ldr	x8, [x10, x8, lsl #3]
  4211ec:	ldr	x9, [x10, x9, lsl #3]
  4211f0:	cmp	x8, x9
  4211f4:	cset	w10, hi  // hi = pmore
  4211f8:	cmp	x9, x8
  4211fc:	cset	w8, hi  // hi = pmore
  421200:	sub	w0, w10, w8
  421204:	ret
  421208:	sub	sp, sp, #0x70
  42120c:	adrp	x9, 458000 <_bfd_std_section+0x110>
  421210:	stp	x29, x30, [sp, #16]
  421214:	stp	x28, x27, [sp, #32]
  421218:	stp	x26, x25, [sp, #48]
  42121c:	stp	x24, x23, [sp, #64]
  421220:	stp	x22, x21, [sp, #80]
  421224:	stp	x20, x19, [sp, #96]
  421228:	ldr	x9, [x9, #1320]
  42122c:	ldr	x8, [x0, #32]
  421230:	ldr	x10, [x0, #48]
  421234:	mov	w11, #0x68                  	// #104
  421238:	umull	x11, w2, w11
  42123c:	ldr	x21, [x1]
  421240:	ldr	w19, [x9, x11]
  421244:	add	x8, x8, x10
  421248:	mov	x20, x0
  42124c:	cmp	x8, x3
  421250:	mov	w0, #0xa                   	// #10
  421254:	add	x29, sp, #0x10
  421258:	mov	x23, x1
  42125c:	csel	x22, x3, x8, hi  // hi = pmore
  421260:	bl	403800 <putchar@plt>
  421264:	cmp	x21, x22
  421268:	str	x23, [sp]
  42126c:	b.cs	421394 <ferror@plt+0x1daf4>  // b.hs, b.nlast
  421270:	lsl	w8, w19, #1
  421274:	cmp	w19, #0x0
  421278:	mov	w9, #0x3                   	// #3
  42127c:	adrp	x26, 43a000 <warn@@Base+0x8c6c>
  421280:	adrp	x24, 43e000 <warn@@Base+0xcc6c>
  421284:	sub	w8, w8, #0x1
  421288:	add	x26, x26, #0xc61
  42128c:	add	x24, x24, #0x4f1
  421290:	csel	w25, w9, w8, eq  // eq = none
  421294:	ldr	x23, [x20, #32]
  421298:	sub	x3, x29, #0x4
  42129c:	add	x4, sp, #0x8
  4212a0:	mov	x0, x21
  4212a4:	mov	x1, x22
  4212a8:	mov	w2, wzr
  4212ac:	bl	40abec <ferror@plt+0x734c>
  4212b0:	ldur	w9, [x29, #-4]
  4212b4:	ldr	w8, [sp, #8]
  4212b8:	mov	x27, x0
  4212bc:	mov	x1, x26
  4212c0:	add	x19, x21, x9
  4212c4:	tbnz	w8, #0, 4212d4 <ferror@plt+0x1da34>
  4212c8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4212cc:	add	x1, x1, #0xc72
  4212d0:	tbz	w8, #1, 4212e4 <ferror@plt+0x1da44>
  4212d4:	mov	w2, #0x5                   	// #5
  4212d8:	mov	x0, xzr
  4212dc:	bl	403700 <dcgettext@plt>
  4212e0:	bl	4312d0 <error@@Base>
  4212e4:	cmp	x19, x22
  4212e8:	b.eq	421390 <ferror@plt+0x1daf0>  // b.none
  4212ec:	sub	x3, x29, #0x4
  4212f0:	add	x4, sp, #0x8
  4212f4:	mov	x0, x19
  4212f8:	mov	x1, x22
  4212fc:	mov	w2, wzr
  421300:	sub	x28, x21, x23
  421304:	bl	40abec <ferror@plt+0x734c>
  421308:	ldur	w9, [x29, #-4]
  42130c:	ldr	w8, [sp, #8]
  421310:	mov	x23, x0
  421314:	mov	x1, x26
  421318:	add	x21, x19, x9
  42131c:	tbnz	w8, #0, 42132c <ferror@plt+0x1da8c>
  421320:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  421324:	add	x1, x1, #0xc72
  421328:	tbz	w8, #1, 42133c <ferror@plt+0x1da9c>
  42132c:	mov	w2, #0x5                   	// #5
  421330:	mov	x0, xzr
  421334:	bl	403700 <dcgettext@plt>
  421338:	bl	4312d0 <error@@Base>
  42133c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  421340:	add	x0, x0, #0x4d1
  421344:	mov	x1, x28
  421348:	bl	4037a0 <printf@plt>
  42134c:	mov	x0, x24
  421350:	mov	w1, w25
  421354:	mov	x2, x27
  421358:	bl	4037a0 <printf@plt>
  42135c:	mov	x0, x24
  421360:	mov	w1, w25
  421364:	mov	x2, x23
  421368:	bl	4037a0 <printf@plt>
  42136c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421370:	mov	w2, #0x5                   	// #5
  421374:	mov	x0, xzr
  421378:	add	x1, x1, #0x4dd
  42137c:	bl	403700 <dcgettext@plt>
  421380:	bl	4037a0 <printf@plt>
  421384:	cmp	x21, x22
  421388:	b.cc	421294 <ferror@plt+0x1d9f4>  // b.lo, b.ul, b.last
  42138c:	b	421394 <ferror@plt+0x1daf4>
  421390:	mov	x21, x22
  421394:	mov	w0, #0xa                   	// #10
  421398:	bl	403800 <putchar@plt>
  42139c:	ldr	x8, [sp]
  4213a0:	str	x21, [x8]
  4213a4:	ldp	x20, x19, [sp, #96]
  4213a8:	ldp	x22, x21, [sp, #80]
  4213ac:	ldp	x24, x23, [sp, #64]
  4213b0:	ldp	x26, x25, [sp, #48]
  4213b4:	ldp	x28, x27, [sp, #32]
  4213b8:	ldp	x29, x30, [sp, #16]
  4213bc:	add	sp, sp, #0x70
  4213c0:	ret
  4213c4:	ldr	x8, [x0]
  4213c8:	ldr	x9, [x1]
  4213cc:	cmp	x8, x9
  4213d0:	cset	w10, hi  // hi = pmore
  4213d4:	cmp	x9, x8
  4213d8:	cset	w8, hi  // hi = pmore
  4213dc:	sub	w0, w10, w8
  4213e0:	ret
  4213e4:	sub	sp, sp, #0x70
  4213e8:	stp	x28, x27, [sp, #32]
  4213ec:	add	x27, x0, #0x1
  4213f0:	cmp	x27, x1
  4213f4:	stp	x29, x30, [sp, #16]
  4213f8:	stp	x26, x25, [sp, #48]
  4213fc:	stp	x24, x23, [sp, #64]
  421400:	stp	x22, x21, [sp, #80]
  421404:	stp	x20, x19, [sp, #96]
  421408:	add	x29, sp, #0x10
  42140c:	str	x3, [sp]
  421410:	b.hi	42185c <ferror@plt+0x1dfbc>  // b.pmore
  421414:	ldr	x8, [sp]
  421418:	adrp	x24, 43b000 <warn@@Base+0x9c6c>
  42141c:	mov	x28, x4
  421420:	mov	x20, x1
  421424:	mov	x26, x0
  421428:	mov	w21, w2
  42142c:	sub	x19, x8, x0
  421430:	mov	w22, w2
  421434:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  421438:	add	x24, x24, #0xf18
  42143c:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  421440:	add	x1, x19, x26
  421444:	add	x0, x0, #0x4d1
  421448:	bl	4037a0 <printf@plt>
  42144c:	cmp	x27, x20
  421450:	b.cs	42145c <ferror@plt+0x1dbbc>  // b.hs, b.nlast
  421454:	mov	w1, #0x1                   	// #1
  421458:	b	421474 <ferror@plt+0x1dbd4>
  42145c:	cmp	x26, x20
  421460:	b.cs	42187c <ferror@plt+0x1dfdc>  // b.hs, b.nlast
  421464:	sub	w1, w20, w26
  421468:	sub	w8, w1, #0x1
  42146c:	cmp	w8, #0x7
  421470:	b.hi	42187c <ferror@plt+0x1dfdc>  // b.pmore
  421474:	ldr	x8, [x23, #696]
  421478:	mov	x0, x26
  42147c:	blr	x8
  421480:	mov	x25, x0
  421484:	cmp	w25, #0x7
  421488:	b.hi	421898 <ferror@plt+0x1dff8>  // b.pmore
  42148c:	adrp	x11, 437000 <warn@@Base+0x5c6c>
  421490:	and	x8, x25, #0xffffffff
  421494:	add	x11, x11, #0x20f
  421498:	adr	x9, 4214a8 <ferror@plt+0x1dc08>
  42149c:	ldrb	w10, [x11, x8]
  4214a0:	add	x9, x9, x10, lsl #2
  4214a4:	br	x9
  4214a8:	sub	x3, x29, #0x4
  4214ac:	add	x4, sp, #0x8
  4214b0:	mov	x0, x27
  4214b4:	mov	x1, x20
  4214b8:	mov	w2, wzr
  4214bc:	bl	40abec <ferror@plt+0x734c>
  4214c0:	ldur	w9, [x29, #-4]
  4214c4:	ldr	w8, [sp, #8]
  4214c8:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4214cc:	mov	x25, x0
  4214d0:	add	x26, x27, x9
  4214d4:	add	x1, x1, #0xc61
  4214d8:	tbnz	w8, #0, 4214e8 <ferror@plt+0x1dc48>
  4214dc:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4214e0:	add	x1, x1, #0xc72
  4214e4:	tbz	w8, #1, 4214f8 <ferror@plt+0x1dc58>
  4214e8:	mov	w2, #0x5                   	// #5
  4214ec:	mov	x0, xzr
  4214f0:	bl	403700 <dcgettext@plt>
  4214f4:	bl	4312d0 <error@@Base>
  4214f8:	sub	x3, x29, #0x4
  4214fc:	add	x4, sp, #0x8
  421500:	mov	x0, x26
  421504:	mov	x1, x20
  421508:	mov	w2, wzr
  42150c:	bl	40abec <ferror@plt+0x734c>
  421510:	ldur	w9, [x29, #-4]
  421514:	ldr	w8, [sp, #8]
  421518:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42151c:	mov	x27, x0
  421520:	add	x26, x26, x9
  421524:	add	x1, x1, #0xc61
  421528:	tbnz	w8, #0, 421538 <ferror@plt+0x1dc98>
  42152c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  421530:	add	x1, x1, #0xc72
  421534:	tbz	w8, #1, 4217dc <ferror@plt+0x1df3c>
  421538:	mov	w2, #0x5                   	// #5
  42153c:	mov	x0, xzr
  421540:	bl	403700 <dcgettext@plt>
  421544:	bl	4312d0 <error@@Base>
  421548:	b	4217dc <ferror@plt+0x1df3c>
  42154c:	cmp	w21, #0x9
  421550:	mov	w25, w21
  421554:	b.cc	421588 <ferror@plt+0x1dce8>  // b.lo, b.ul, b.last
  421558:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42155c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  421560:	mov	w4, #0x5                   	// #5
  421564:	mov	x0, xzr
  421568:	add	x1, x1, #0x1b5
  42156c:	add	x2, x2, #0x1fd
  421570:	mov	x3, x22
  421574:	bl	4035d0 <dcngettext@plt>
  421578:	mov	w2, #0x8                   	// #8
  42157c:	mov	w1, w21
  421580:	mov	w25, #0x8                   	// #8
  421584:	bl	4312d0 <error@@Base>
  421588:	add	x8, x27, w25, uxtw
  42158c:	cmp	x8, x20
  421590:	b.cc	4215a0 <ferror@plt+0x1dd00>  // b.lo, b.ul, b.last
  421594:	cmp	x27, x20
  421598:	b.cs	4215ac <ferror@plt+0x1dd0c>  // b.hs, b.nlast
  42159c:	sub	w25, w20, w27
  4215a0:	sub	w8, w25, #0x1
  4215a4:	cmp	w8, #0x7
  4215a8:	b.ls	421684 <ferror@plt+0x1dde4>  // b.plast
  4215ac:	mov	x28, xzr
  4215b0:	b	421698 <ferror@plt+0x1ddf8>
  4215b4:	cmp	w21, #0x9
  4215b8:	mov	w25, w21
  4215bc:	b.cc	4215f0 <ferror@plt+0x1dd50>  // b.lo, b.ul, b.last
  4215c0:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4215c4:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  4215c8:	mov	w4, #0x5                   	// #5
  4215cc:	mov	x0, xzr
  4215d0:	add	x1, x1, #0x1b5
  4215d4:	add	x2, x2, #0x1fd
  4215d8:	mov	x3, x22
  4215dc:	bl	4035d0 <dcngettext@plt>
  4215e0:	mov	w2, #0x8                   	// #8
  4215e4:	mov	w1, w21
  4215e8:	mov	w25, #0x8                   	// #8
  4215ec:	bl	4312d0 <error@@Base>
  4215f0:	add	x8, x27, w25, uxtw
  4215f4:	cmp	x8, x20
  4215f8:	b.cc	421608 <ferror@plt+0x1dd68>  // b.lo, b.ul, b.last
  4215fc:	cmp	x27, x20
  421600:	b.cs	421614 <ferror@plt+0x1dd74>  // b.hs, b.nlast
  421604:	sub	w25, w20, w27
  421608:	sub	w8, w25, #0x1
  42160c:	cmp	w8, #0x7
  421610:	b.ls	4216d4 <ferror@plt+0x1de34>  // b.plast
  421614:	mov	x25, xzr
  421618:	b	4216e8 <ferror@plt+0x1de48>
  42161c:	cmp	w21, #0x9
  421620:	mov	w25, w21
  421624:	b.cc	421658 <ferror@plt+0x1ddb8>  // b.lo, b.ul, b.last
  421628:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42162c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  421630:	mov	w4, #0x5                   	// #5
  421634:	mov	x0, xzr
  421638:	add	x1, x1, #0x1b5
  42163c:	add	x2, x2, #0x1fd
  421640:	mov	x3, x22
  421644:	bl	4035d0 <dcngettext@plt>
  421648:	mov	w2, #0x8                   	// #8
  42164c:	mov	w1, w21
  421650:	mov	w25, #0x8                   	// #8
  421654:	bl	4312d0 <error@@Base>
  421658:	add	x8, x27, w25, uxtw
  42165c:	cmp	x8, x20
  421660:	b.cc	421670 <ferror@plt+0x1ddd0>  // b.lo, b.ul, b.last
  421664:	cmp	x27, x20
  421668:	b.cs	42167c <ferror@plt+0x1dddc>  // b.hs, b.nlast
  42166c:	sub	w25, w20, w27
  421670:	sub	w8, w25, #0x1
  421674:	cmp	w8, #0x7
  421678:	b.ls	421744 <ferror@plt+0x1dea4>  // b.plast
  42167c:	mov	x25, xzr
  421680:	b	421758 <ferror@plt+0x1deb8>
  421684:	ldr	x8, [x23, #696]
  421688:	mov	x0, x27
  42168c:	mov	w1, w25
  421690:	blr	x8
  421694:	mov	x28, x0
  421698:	mov	x0, xzr
  42169c:	mov	x1, x28
  4216a0:	mov	w2, w21
  4216a4:	add	x26, x27, x22
  4216a8:	bl	41aa68 <ferror@plt+0x171c8>
  4216ac:	mov	x1, x0
  4216b0:	mov	x0, x24
  4216b4:	bl	4037a0 <printf@plt>
  4216b8:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4216bc:	mov	w2, #0x5                   	// #5
  4216c0:	mov	x0, xzr
  4216c4:	add	x1, x1, #0x651
  4216c8:	bl	403700 <dcgettext@plt>
  4216cc:	bl	4037a0 <printf@plt>
  4216d0:	b	421850 <ferror@plt+0x1dfb0>
  4216d4:	ldr	x8, [x23, #696]
  4216d8:	mov	x0, x27
  4216dc:	mov	w1, w25
  4216e0:	blr	x8
  4216e4:	mov	x25, x0
  4216e8:	add	x26, x27, x22
  4216ec:	sub	x3, x29, #0x4
  4216f0:	add	x4, sp, #0x8
  4216f4:	mov	x0, x26
  4216f8:	mov	x1, x20
  4216fc:	mov	w2, wzr
  421700:	bl	40abec <ferror@plt+0x734c>
  421704:	ldur	w9, [x29, #-4]
  421708:	ldr	w8, [sp, #8]
  42170c:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  421710:	mov	x27, x0
  421714:	add	x26, x26, x9
  421718:	add	x1, x1, #0xc61
  42171c:	tbnz	w8, #0, 42172c <ferror@plt+0x1de8c>
  421720:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  421724:	add	x1, x1, #0xc72
  421728:	tbz	w8, #1, 42173c <ferror@plt+0x1de9c>
  42172c:	mov	w2, #0x5                   	// #5
  421730:	mov	x0, xzr
  421734:	bl	403700 <dcgettext@plt>
  421738:	bl	4312d0 <error@@Base>
  42173c:	add	x27, x27, x25
  421740:	b	4217dc <ferror@plt+0x1df3c>
  421744:	ldr	x8, [x23, #696]
  421748:	mov	x0, x27
  42174c:	mov	w1, w25
  421750:	blr	x8
  421754:	mov	x25, x0
  421758:	cmp	w21, #0x9
  42175c:	add	x26, x27, x22
  421760:	mov	w27, w21
  421764:	b.cc	421798 <ferror@plt+0x1def8>  // b.lo, b.ul, b.last
  421768:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42176c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  421770:	mov	w4, #0x5                   	// #5
  421774:	mov	x0, xzr
  421778:	add	x1, x1, #0x1b5
  42177c:	add	x2, x2, #0x1fd
  421780:	mov	x3, x22
  421784:	bl	4035d0 <dcngettext@plt>
  421788:	mov	w2, #0x8                   	// #8
  42178c:	mov	w1, w21
  421790:	mov	w27, #0x8                   	// #8
  421794:	bl	4312d0 <error@@Base>
  421798:	add	x8, x26, w27, uxtw
  42179c:	cmp	x8, x20
  4217a0:	b.cc	4217b0 <ferror@plt+0x1df10>  // b.lo, b.ul, b.last
  4217a4:	cmp	x26, x20
  4217a8:	b.cs	4217bc <ferror@plt+0x1df1c>  // b.hs, b.nlast
  4217ac:	sub	w27, w20, w26
  4217b0:	sub	w8, w27, #0x1
  4217b4:	cmp	w8, #0x7
  4217b8:	b.ls	4217c4 <ferror@plt+0x1df24>  // b.plast
  4217bc:	mov	x27, xzr
  4217c0:	b	4217d8 <ferror@plt+0x1df38>
  4217c4:	ldr	x8, [x23, #696]
  4217c8:	mov	x0, x26
  4217cc:	mov	w1, w27
  4217d0:	blr	x8
  4217d4:	mov	x27, x0
  4217d8:	add	x26, x26, x22
  4217dc:	add	x1, x25, x28
  4217e0:	mov	x0, xzr
  4217e4:	mov	w2, w21
  4217e8:	bl	41aa68 <ferror@plt+0x171c8>
  4217ec:	mov	x1, x0
  4217f0:	mov	x0, x24
  4217f4:	bl	4037a0 <printf@plt>
  4217f8:	add	x1, x27, x28
  4217fc:	mov	x0, xzr
  421800:	mov	w2, w21
  421804:	bl	41aa68 <ferror@plt+0x171c8>
  421808:	mov	x1, x0
  42180c:	mov	x0, x24
  421810:	bl	4037a0 <printf@plt>
  421814:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421818:	cmp	x25, x27
  42181c:	add	x1, x1, #0x662
  421820:	b.eq	421830 <ferror@plt+0x1df90>  // b.none
  421824:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421828:	add	x1, x1, #0x672
  42182c:	b.ls	421848 <ferror@plt+0x1dfa8>  // b.plast
  421830:	mov	w2, #0x5                   	// #5
  421834:	mov	x0, xzr
  421838:	bl	403700 <dcgettext@plt>
  42183c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  421840:	ldr	x1, [x8, #3816]
  421844:	bl	402fe0 <fputs@plt>
  421848:	mov	w0, #0xa                   	// #10
  42184c:	bl	403800 <putchar@plt>
  421850:	add	x27, x26, #0x1
  421854:	cmp	x27, x20
  421858:	b.ls	42143c <ferror@plt+0x1db9c>  // b.plast
  42185c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421860:	add	x1, x1, #0x95e
  421864:	mov	w2, #0x5                   	// #5
  421868:	mov	x0, xzr
  42186c:	bl	403700 <dcgettext@plt>
  421870:	ldr	x1, [sp]
  421874:	bl	431394 <warn@@Base>
  421878:	b	4218b4 <ferror@plt+0x1e014>
  42187c:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421880:	add	x1, x1, #0x5b9
  421884:	mov	w2, #0x5                   	// #5
  421888:	mov	x0, xzr
  42188c:	bl	403700 <dcgettext@plt>
  421890:	bl	4037a0 <printf@plt>
  421894:	b	4218b4 <ferror@plt+0x1e014>
  421898:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  42189c:	add	x1, x1, #0x996
  4218a0:	mov	w2, #0x5                   	// #5
  4218a4:	mov	x0, xzr
  4218a8:	bl	403700 <dcgettext@plt>
  4218ac:	mov	w1, w25
  4218b0:	bl	4312d0 <error@@Base>
  4218b4:	ldp	x20, x19, [sp, #96]
  4218b8:	ldp	x22, x21, [sp, #80]
  4218bc:	ldp	x24, x23, [sp, #64]
  4218c0:	ldp	x26, x25, [sp, #48]
  4218c4:	ldp	x28, x27, [sp, #32]
  4218c8:	ldp	x29, x30, [sp, #16]
  4218cc:	add	sp, sp, #0x70
  4218d0:	ret
  4218d4:	sub	sp, sp, #0x70
  4218d8:	cmp	x0, x1
  4218dc:	stp	x29, x30, [sp, #16]
  4218e0:	stp	x28, x27, [sp, #32]
  4218e4:	stp	x26, x25, [sp, #48]
  4218e8:	stp	x24, x23, [sp, #64]
  4218ec:	stp	x22, x21, [sp, #80]
  4218f0:	stp	x20, x19, [sp, #96]
  4218f4:	add	x29, sp, #0x10
  4218f8:	str	x3, [sp, #8]
  4218fc:	b.cs	421af0 <ferror@plt+0x1e250>  // b.hs, b.nlast
  421900:	lsl	w8, w2, #3
  421904:	mov	x9, #0xfffffffffffffffe    	// #-2
  421908:	sub	w8, w8, #0x1
  42190c:	mov	w22, w2
  421910:	cmp	w2, #0x8
  421914:	mov	w10, #0x8                   	// #8
  421918:	lsl	x8, x9, x8
  42191c:	mov	x24, x4
  421920:	mov	x20, x1
  421924:	mov	x28, x0
  421928:	mov	w21, w2
  42192c:	lsl	x11, x22, #1
  421930:	csel	w19, w2, w10, cc  // cc = lo, ul, last
  421934:	mvn	x26, x8
  421938:	str	x11, [sp]
  42193c:	cmp	w21, #0x9
  421940:	mov	w23, w21
  421944:	b.cc	421978 <ferror@plt+0x1e0d8>  // b.lo, b.ul, b.last
  421948:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42194c:	adrp	x2, 43a000 <warn@@Base+0x8c6c>
  421950:	mov	w4, #0x5                   	// #5
  421954:	mov	x0, xzr
  421958:	add	x1, x1, #0x1b5
  42195c:	add	x2, x2, #0x1fd
  421960:	mov	x3, x22
  421964:	bl	4035d0 <dcngettext@plt>
  421968:	mov	w2, #0x8                   	// #8
  42196c:	mov	w1, w21
  421970:	mov	w23, #0x8                   	// #8
  421974:	bl	4312d0 <error@@Base>
  421978:	add	x8, x28, x19
  42197c:	sub	w9, w20, w28
  421980:	cmp	x8, x20
  421984:	csel	w1, w23, w9, cc  // cc = lo, ul, last
  421988:	sub	w8, w1, #0x1
  42198c:	cmp	w8, #0x7
  421990:	b.ls	42199c <ferror@plt+0x1e0fc>  // b.plast
  421994:	mov	x23, xzr
  421998:	b	4219b0 <ferror@plt+0x1e110>
  42199c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4219a0:	ldr	x8, [x8, #696]
  4219a4:	mov	x0, x28
  4219a8:	blr	x8
  4219ac:	mov	x23, x0
  4219b0:	add	x25, x28, x22
  4219b4:	cmp	x25, x20
  4219b8:	b.cs	421af0 <ferror@plt+0x1e250>  // b.hs, b.nlast
  4219bc:	ldr	x8, [sp]
  4219c0:	sub	w9, w20, w25
  4219c4:	add	x8, x28, x8
  4219c8:	cmp	x8, x20
  4219cc:	csel	w1, w21, w9, cc  // cc = lo, ul, last
  4219d0:	cbz	w1, 4219e4 <ferror@plt+0x1e144>
  4219d4:	mov	x0, x25
  4219d8:	bl	43175c <warn@@Base+0x3c8>
  4219dc:	mov	x27, x0
  4219e0:	b	4219e8 <ferror@plt+0x1e148>
  4219e4:	mov	x27, xzr
  4219e8:	ldr	x1, [sp, #8]
  4219ec:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  4219f0:	add	x0, x0, #0x4d1
  4219f4:	bl	4037a0 <printf@plt>
  4219f8:	orr	x8, x27, x23
  4219fc:	cbz	x8, 421b10 <ferror@plt+0x1e270>
  421a00:	bics	xzr, x26, x23
  421a04:	add	x28, x25, x22
  421a08:	b.ne	421a6c <ferror@plt+0x1e1cc>  // b.any
  421a0c:	and	x8, x27, x26
  421a10:	cmp	x8, x26
  421a14:	b.eq	421a6c <ferror@plt+0x1e1cc>  // b.none
  421a18:	mov	x0, xzr
  421a1c:	mov	x1, x23
  421a20:	mov	w2, w21
  421a24:	bl	41aa68 <ferror@plt+0x171c8>
  421a28:	adrp	x23, 43b000 <warn@@Base+0x9c6c>
  421a2c:	add	x23, x23, #0xf18
  421a30:	mov	x1, x0
  421a34:	mov	x0, x23
  421a38:	bl	4037a0 <printf@plt>
  421a3c:	mov	x0, xzr
  421a40:	mov	x1, x27
  421a44:	mov	w2, w21
  421a48:	bl	41aa68 <ferror@plt+0x171c8>
  421a4c:	mov	x1, x0
  421a50:	mov	x0, x23
  421a54:	bl	4037a0 <printf@plt>
  421a58:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421a5c:	add	x0, x0, #0x485
  421a60:	bl	403450 <puts@plt>
  421a64:	mov	x24, x27
  421a68:	b	421ae8 <ferror@plt+0x1e248>
  421a6c:	add	x1, x23, x24
  421a70:	mov	x0, xzr
  421a74:	mov	w2, w21
  421a78:	bl	41aa68 <ferror@plt+0x171c8>
  421a7c:	adrp	x25, 43b000 <warn@@Base+0x9c6c>
  421a80:	add	x25, x25, #0xf18
  421a84:	mov	x1, x0
  421a88:	mov	x0, x25
  421a8c:	bl	4037a0 <printf@plt>
  421a90:	add	x1, x27, x24
  421a94:	mov	x0, xzr
  421a98:	mov	w2, w21
  421a9c:	bl	41aa68 <ferror@plt+0x171c8>
  421aa0:	mov	x1, x0
  421aa4:	mov	x0, x25
  421aa8:	bl	4037a0 <printf@plt>
  421aac:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421ab0:	cmp	x23, x27
  421ab4:	add	x1, x1, #0x662
  421ab8:	b.eq	421ac8 <ferror@plt+0x1e228>  // b.none
  421abc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421ac0:	add	x1, x1, #0x672
  421ac4:	b.ls	421ae0 <ferror@plt+0x1e240>  // b.plast
  421ac8:	mov	w2, #0x5                   	// #5
  421acc:	mov	x0, xzr
  421ad0:	bl	403700 <dcgettext@plt>
  421ad4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  421ad8:	ldr	x1, [x8, #3816]
  421adc:	bl	402fe0 <fputs@plt>
  421ae0:	mov	w0, #0xa                   	// #10
  421ae4:	bl	403800 <putchar@plt>
  421ae8:	cmp	x28, x20
  421aec:	b.cc	42193c <ferror@plt+0x1e09c>  // b.lo, b.ul, b.last
  421af0:	ldp	x20, x19, [sp, #96]
  421af4:	ldp	x22, x21, [sp, #80]
  421af8:	ldp	x24, x23, [sp, #64]
  421afc:	ldp	x26, x25, [sp, #48]
  421b00:	ldp	x28, x27, [sp, #32]
  421b04:	ldp	x29, x30, [sp, #16]
  421b08:	add	sp, sp, #0x70
  421b0c:	ret
  421b10:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  421b14:	add	x1, x1, #0x5b9
  421b18:	mov	w2, #0x5                   	// #5
  421b1c:	mov	x0, xzr
  421b20:	bl	403700 <dcgettext@plt>
  421b24:	ldp	x20, x19, [sp, #96]
  421b28:	ldp	x22, x21, [sp, #80]
  421b2c:	ldp	x24, x23, [sp, #64]
  421b30:	ldp	x26, x25, [sp, #48]
  421b34:	ldp	x28, x27, [sp, #32]
  421b38:	ldp	x29, x30, [sp, #16]
  421b3c:	add	sp, sp, #0x70
  421b40:	b	4037a0 <printf@plt>
  421b44:	ldr	x8, [x0]
  421b48:	ldr	x9, [x1]
  421b4c:	ldr	w8, [x8, #32]
  421b50:	ldr	w9, [x9, #32]
  421b54:	sub	w0, w8, w9
  421b58:	ret
  421b5c:	sub	sp, sp, #0x60
  421b60:	stp	x20, x19, [sp, #80]
  421b64:	mov	x19, x1
  421b68:	stp	x29, x30, [sp, #64]
  421b6c:	add	x29, sp, #0x40
  421b70:	str	x0, [sp]
  421b74:	str	wzr, [sp, #8]
  421b78:	str	xzr, [sp, #16]
  421b7c:	str	wzr, [sp, #24]
  421b80:	stp	xzr, x2, [sp, #32]
  421b84:	stp	x3, x4, [sp, #48]
  421b88:	cbz	w5, 421bdc <ferror@plt+0x1e33c>
  421b8c:	mov	x20, x0
  421b90:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421b94:	add	x0, x0, #0x494
  421b98:	mov	x1, x20
  421b9c:	bl	402fe0 <fputs@plt>
  421ba0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421ba4:	add	x0, x0, #0x4bb
  421ba8:	mov	x1, x20
  421bac:	bl	402fe0 <fputs@plt>
  421bb0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421bb4:	add	x0, x0, #0x4e7
  421bb8:	mov	x1, x20
  421bbc:	bl	402fe0 <fputs@plt>
  421bc0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421bc4:	add	x0, x0, #0x530
  421bc8:	mov	x1, x20
  421bcc:	bl	402fe0 <fputs@plt>
  421bd0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  421bd4:	add	x1, x1, #0x128
  421bd8:	b	421be4 <ferror@plt+0x1e344>
  421bdc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  421be0:	add	x1, x1, #0x288
  421be4:	mov	x2, sp
  421be8:	mov	x0, x19
  421bec:	bl	427974 <ferror@plt+0x240d4>
  421bf0:	ldp	x20, x19, [sp, #80]
  421bf4:	ldp	x29, x30, [sp, #64]
  421bf8:	add	sp, sp, #0x60
  421bfc:	ret
  421c00:	stp	x29, x30, [sp, #-32]!
  421c04:	stp	x20, x19, [sp, #16]
  421c08:	mov	x19, x0
  421c0c:	ldr	x0, [x0, #32]
  421c10:	mov	x29, sp
  421c14:	mov	x20, x1
  421c18:	bl	403510 <free@plt>
  421c1c:	mov	x0, x20
  421c20:	bl	403370 <strdup@plt>
  421c24:	mov	x8, x0
  421c28:	str	x8, [x19, #32]
  421c2c:	ldp	x20, x19, [sp, #16]
  421c30:	mov	w0, #0x1                   	// #1
  421c34:	ldp	x29, x30, [sp], #32
  421c38:	ret
  421c3c:	stp	x29, x30, [sp, #-32]!
  421c40:	stp	x20, x19, [sp, #16]
  421c44:	mov	x19, x0
  421c48:	ldr	x0, [x0, #32]
  421c4c:	mov	x29, sp
  421c50:	mov	x20, x1
  421c54:	bl	403510 <free@plt>
  421c58:	mov	x0, x20
  421c5c:	bl	403370 <strdup@plt>
  421c60:	mov	x8, x0
  421c64:	str	x8, [x19, #32]
  421c68:	ldp	x20, x19, [sp, #16]
  421c6c:	mov	w0, #0x1                   	// #1
  421c70:	ldp	x29, x30, [sp], #32
  421c74:	ret
  421c78:	stp	x29, x30, [sp, #-32]!
  421c7c:	stp	x20, x19, [sp, #16]
  421c80:	mov	x19, x0
  421c84:	mov	w0, #0x38                  	// #56
  421c88:	mov	x29, sp
  421c8c:	bl	403290 <xmalloc@plt>
  421c90:	movi	v0.2d, #0x0
  421c94:	mov	x20, x0
  421c98:	stp	q0, q0, [x0]
  421c9c:	str	q0, [x0, #32]
  421ca0:	str	xzr, [x0, #48]
  421ca4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  421ca8:	add	x0, x0, #0x560
  421cac:	bl	4032c0 <xstrdup@plt>
  421cb0:	mov	w8, #0x3                   	// #3
  421cb4:	str	xzr, [x20, #24]
  421cb8:	str	w8, [x20, #16]
  421cbc:	ldr	x8, [x19, #16]
  421cc0:	stp	x8, x0, [x20]
  421cc4:	str	x20, [x19, #16]
  421cc8:	ldp	x20, x19, [sp, #16]
  421ccc:	mov	w0, #0x1                   	// #1
  421cd0:	ldp	x29, x30, [sp], #32
  421cd4:	ret
  421cd8:	stp	x29, x30, [sp, #-32]!
  421cdc:	stp	x20, x19, [sp, #16]
  421ce0:	mov	x19, x0
  421ce4:	mov	w0, #0x38                  	// #56
  421ce8:	mov	x29, sp
  421cec:	bl	403290 <xmalloc@plt>
  421cf0:	movi	v0.2d, #0x0
  421cf4:	mov	x20, x0
  421cf8:	stp	q0, q0, [x0]
  421cfc:	str	q0, [x0, #32]
  421d00:	str	xzr, [x0, #48]
  421d04:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  421d08:	add	x0, x0, #0x2e1
  421d0c:	bl	4032c0 <xstrdup@plt>
  421d10:	mov	w8, #0x3                   	// #3
  421d14:	str	xzr, [x20, #24]
  421d18:	str	w8, [x20, #16]
  421d1c:	ldr	x8, [x19, #16]
  421d20:	stp	x8, x0, [x20]
  421d24:	str	x20, [x19, #16]
  421d28:	ldp	x20, x19, [sp, #16]
  421d2c:	mov	w0, #0x1                   	// #1
  421d30:	ldp	x29, x30, [sp], #32
  421d34:	ret
  421d38:	sub	sp, sp, #0x50
  421d3c:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  421d40:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  421d44:	add	x8, x8, #0xe2d
  421d48:	add	x9, x9, #0x850
  421d4c:	cmp	w2, #0x0
  421d50:	lsl	w3, w1, #3
  421d54:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  421d58:	stp	x20, x19, [sp, #64]
  421d5c:	mov	x19, x0
  421d60:	csel	x2, x9, x8, eq  // eq = none
  421d64:	add	x1, x1, #0x56c
  421d68:	add	x0, sp, #0x8
  421d6c:	stp	x29, x30, [sp, #48]
  421d70:	add	x29, sp, #0x30
  421d74:	bl	403090 <sprintf@plt>
  421d78:	mov	w0, #0x38                  	// #56
  421d7c:	bl	403290 <xmalloc@plt>
  421d80:	movi	v0.2d, #0x0
  421d84:	mov	x20, x0
  421d88:	stp	q0, q0, [x0]
  421d8c:	str	q0, [x0, #32]
  421d90:	str	xzr, [x0, #48]
  421d94:	add	x0, sp, #0x8
  421d98:	bl	4032c0 <xstrdup@plt>
  421d9c:	mov	w8, #0x3                   	// #3
  421da0:	str	xzr, [x20, #24]
  421da4:	str	w8, [x20, #16]
  421da8:	ldr	x8, [x19, #16]
  421dac:	stp	x8, x0, [x20]
  421db0:	str	x20, [x19, #16]
  421db4:	ldp	x20, x19, [sp, #64]
  421db8:	ldp	x29, x30, [sp, #48]
  421dbc:	mov	w0, #0x1                   	// #1
  421dc0:	add	sp, sp, #0x50
  421dc4:	ret
  421dc8:	sub	sp, sp, #0x50
  421dcc:	stp	x20, x19, [sp, #64]
  421dd0:	cmp	w1, #0x8
  421dd4:	mov	x19, x0
  421dd8:	stp	x29, x30, [sp, #48]
  421ddc:	add	x29, sp, #0x30
  421de0:	b.eq	421e14 <ferror@plt+0x1e574>  // b.none
  421de4:	cmp	w1, #0x4
  421de8:	b.ne	421e3c <ferror@plt+0x1e59c>  // b.any
  421dec:	mov	w0, #0x38                  	// #56
  421df0:	bl	403290 <xmalloc@plt>
  421df4:	movi	v0.2d, #0x0
  421df8:	mov	x20, x0
  421dfc:	stp	q0, q0, [x0]
  421e00:	str	q0, [x0, #32]
  421e04:	str	xzr, [x0, #48]
  421e08:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  421e0c:	add	x0, x0, #0x320
  421e10:	b	421e70 <ferror@plt+0x1e5d0>
  421e14:	mov	w0, #0x38                  	// #56
  421e18:	bl	403290 <xmalloc@plt>
  421e1c:	movi	v0.2d, #0x0
  421e20:	mov	x20, x0
  421e24:	stp	q0, q0, [x0]
  421e28:	str	q0, [x0, #32]
  421e2c:	str	xzr, [x0, #48]
  421e30:	adrp	x0, 440000 <warn@@Base+0xec6c>
  421e34:	add	x0, x0, #0xefb
  421e38:	b	421e70 <ferror@plt+0x1e5d0>
  421e3c:	lsl	w2, w1, #3
  421e40:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  421e44:	add	x1, x1, #0x574
  421e48:	add	x0, sp, #0x8
  421e4c:	bl	403090 <sprintf@plt>
  421e50:	mov	w0, #0x38                  	// #56
  421e54:	bl	403290 <xmalloc@plt>
  421e58:	movi	v0.2d, #0x0
  421e5c:	mov	x20, x0
  421e60:	stp	q0, q0, [x0]
  421e64:	str	q0, [x0, #32]
  421e68:	str	xzr, [x0, #48]
  421e6c:	add	x0, sp, #0x8
  421e70:	bl	4032c0 <xstrdup@plt>
  421e74:	mov	w8, #0x3                   	// #3
  421e78:	str	xzr, [x20, #24]
  421e7c:	str	w8, [x20, #16]
  421e80:	ldr	x8, [x19, #16]
  421e84:	stp	x8, x0, [x20]
  421e88:	str	x20, [x19, #16]
  421e8c:	ldp	x20, x19, [sp, #64]
  421e90:	ldp	x29, x30, [sp, #48]
  421e94:	mov	w0, #0x1                   	// #1
  421e98:	add	sp, sp, #0x50
  421e9c:	ret
  421ea0:	stp	x29, x30, [sp, #-32]!
  421ea4:	str	x19, [sp, #16]
  421ea8:	mov	x29, sp
  421eac:	mov	x19, x0
  421eb0:	bl	421dc8 <ferror@plt+0x1e528>
  421eb4:	cbz	w0, 421ecc <ferror@plt+0x1e62c>
  421eb8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  421ebc:	add	x1, x1, #0x57c
  421ec0:	mov	x0, x19
  421ec4:	bl	4239ec <ferror@plt+0x2014c>
  421ec8:	mov	w0, #0x1                   	// #1
  421ecc:	ldr	x19, [sp, #16]
  421ed0:	ldp	x29, x30, [sp], #32
  421ed4:	ret
  421ed8:	sub	sp, sp, #0x50
  421edc:	lsl	w2, w1, #3
  421ee0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  421ee4:	stp	x20, x19, [sp, #64]
  421ee8:	mov	x19, x0
  421eec:	add	x1, x1, #0x5eb
  421ef0:	add	x0, sp, #0x8
  421ef4:	stp	x29, x30, [sp, #48]
  421ef8:	add	x29, sp, #0x30
  421efc:	bl	403090 <sprintf@plt>
  421f00:	mov	w0, #0x38                  	// #56
  421f04:	bl	403290 <xmalloc@plt>
  421f08:	movi	v0.2d, #0x0
  421f0c:	mov	x20, x0
  421f10:	stp	q0, q0, [x0]
  421f14:	str	q0, [x0, #32]
  421f18:	str	xzr, [x0, #48]
  421f1c:	add	x0, sp, #0x8
  421f20:	bl	4032c0 <xstrdup@plt>
  421f24:	mov	w8, #0x3                   	// #3
  421f28:	str	xzr, [x20, #24]
  421f2c:	str	w8, [x20, #16]
  421f30:	ldr	x8, [x19, #16]
  421f34:	stp	x8, x0, [x20]
  421f38:	str	x20, [x19, #16]
  421f3c:	ldp	x20, x19, [sp, #64]
  421f40:	ldp	x29, x30, [sp, #48]
  421f44:	mov	w0, #0x1                   	// #1
  421f48:	add	sp, sp, #0x50
  421f4c:	ret
  421f50:	sub	sp, sp, #0x70
  421f54:	stp	x29, x30, [sp, #32]
  421f58:	stp	x26, x25, [sp, #48]
  421f5c:	stp	x24, x23, [sp, #64]
  421f60:	stp	x22, x21, [sp, #80]
  421f64:	stp	x20, x19, [sp, #96]
  421f68:	add	x29, sp, #0x20
  421f6c:	mov	x19, x3
  421f70:	mov	x20, x2
  421f74:	mov	x23, x1
  421f78:	mov	x21, x0
  421f7c:	bl	423a90 <ferror@plt+0x201f0>
  421f80:	cbz	w0, 42201c <ferror@plt+0x1e77c>
  421f84:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  421f88:	add	x8, x8, #0x457
  421f8c:	cmp	x23, #0x0
  421f90:	csel	x22, x23, x8, ne  // ne = any
  421f94:	cbz	x23, 421fb8 <ferror@plt+0x1e718>
  421f98:	ldr	x8, [x21, #16]
  421f9c:	ldr	x0, [x21]
  421fa0:	ldr	x3, [x21, #32]
  421fa4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  421fa8:	ldr	x4, [x8, #8]
  421fac:	add	x1, x1, #0x5f2
  421fb0:	mov	x2, x23
  421fb4:	bl	403880 <fprintf@plt>
  421fb8:	cbz	x20, 422018 <ferror@plt+0x1e778>
  421fbc:	ldr	x8, [x20]
  421fc0:	cbz	x8, 422018 <ferror@plt+0x1e778>
  421fc4:	adrp	x23, 43b000 <warn@@Base+0x9c6c>
  421fc8:	adrp	x24, 43f000 <warn@@Base+0xdc6c>
  421fcc:	mov	x26, xzr
  421fd0:	mov	w25, #0x1                   	// #1
  421fd4:	add	x23, x23, #0xd5c
  421fd8:	add	x24, x24, #0x60c
  421fdc:	ldr	x2, [x19, x26, lsl #3]
  421fe0:	add	x0, sp, #0x8
  421fe4:	mov	x1, x23
  421fe8:	bl	403090 <sprintf@plt>
  421fec:	ldr	x0, [x21]
  421ff0:	ldr	x2, [x20, x26, lsl #3]
  421ff4:	ldr	x3, [x21, #32]
  421ff8:	add	x5, sp, #0x8
  421ffc:	mov	x1, x24
  422000:	mov	x4, x22
  422004:	bl	403880 <fprintf@plt>
  422008:	ldr	x8, [x20, w25, uxtw #3]
  42200c:	mov	w26, w25
  422010:	add	w25, w25, #0x1
  422014:	cbnz	x8, 421fdc <ferror@plt+0x1e73c>
  422018:	mov	w0, #0x1                   	// #1
  42201c:	ldp	x20, x19, [sp, #96]
  422020:	ldp	x22, x21, [sp, #80]
  422024:	ldp	x24, x23, [sp, #64]
  422028:	ldp	x26, x25, [sp, #48]
  42202c:	ldp	x29, x30, [sp, #32]
  422030:	add	sp, sp, #0x70
  422034:	ret
  422038:	stp	x29, x30, [sp, #-32]!
  42203c:	ldr	x8, [x0, #16]
  422040:	str	x19, [sp, #16]
  422044:	mov	x29, sp
  422048:	cbz	x8, 422090 <ferror@plt+0x1e7f0>
  42204c:	mov	x19, x0
  422050:	ldr	x0, [x8, #8]
  422054:	mov	w1, #0x7c                  	// #124
  422058:	bl	403560 <strchr@plt>
  42205c:	cbz	x0, 422078 <ferror@plt+0x1e7d8>
  422060:	ldrb	w8, [x0, #1]
  422064:	cmp	w8, #0x5b
  422068:	b.ne	422078 <ferror@plt+0x1e7d8>  // b.any
  42206c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422070:	add	x1, x1, #0x6aa
  422074:	b	422080 <ferror@plt+0x1e7e0>
  422078:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42207c:	add	x1, x1, #0x6af
  422080:	mov	x0, x19
  422084:	ldr	x19, [sp, #16]
  422088:	ldp	x29, x30, [sp], #32
  42208c:	b	423cd8 <ferror@plt+0x20438>
  422090:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422094:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422098:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  42209c:	add	x0, x0, #0x585
  4220a0:	add	x1, x1, #0x599
  4220a4:	add	x3, x3, #0x686
  4220a8:	mov	w2, #0x2bd                 	// #701
  4220ac:	bl	4037c0 <__assert_fail@plt>
  4220b0:	stp	x29, x30, [sp, #-80]!
  4220b4:	stp	x26, x25, [sp, #16]
  4220b8:	stp	x24, x23, [sp, #32]
  4220bc:	stp	x22, x21, [sp, #48]
  4220c0:	stp	x20, x19, [sp, #64]
  4220c4:	ldr	x8, [x0, #16]
  4220c8:	mov	x29, sp
  4220cc:	cbz	x8, 42228c <ferror@plt+0x1e9ec>
  4220d0:	mov	w22, w2
  4220d4:	mov	x19, x0
  4220d8:	mov	w20, w1
  4220dc:	cmp	w1, #0x1
  4220e0:	b.lt	422160 <ferror@plt+0x1e8c0>  // b.tstop
  4220e4:	mov	w23, w20
  4220e8:	lsl	x0, x23, #3
  4220ec:	bl	403290 <xmalloc@plt>
  4220f0:	sub	x24, x23, #0x1
  4220f4:	adrp	x23, 436000 <warn@@Base+0x4c6c>
  4220f8:	mov	x21, x0
  4220fc:	mov	w25, #0xa                   	// #10
  422100:	add	x23, x23, #0x850
  422104:	mov	x0, x19
  422108:	mov	x1, x23
  42210c:	bl	423cd8 <ferror@plt+0x20438>
  422110:	cbz	w0, 422150 <ferror@plt+0x1e8b0>
  422114:	mov	x0, x19
  422118:	bl	423e38 <ferror@plt+0x20598>
  42211c:	str	x0, [x21, x24, lsl #3]
  422120:	cbz	x0, 422150 <ferror@plt+0x1e8b0>
  422124:	bl	402fd0 <strlen@plt>
  422128:	add	w8, w25, w0
  42212c:	add	x9, x24, #0x1
  422130:	sub	x24, x24, #0x1
  422134:	cmp	x9, #0x1
  422138:	add	w25, w8, #0x2
  42213c:	b.gt	422104 <ferror@plt+0x1e864>
  422140:	add	w8, w25, #0x5
  422144:	cmp	w22, #0x0
  422148:	csel	w0, w25, w8, eq  // eq = none
  42214c:	b	422168 <ferror@plt+0x1e8c8>
  422150:	mov	x0, x21
  422154:	bl	403510 <free@plt>
  422158:	mov	w0, wzr
  42215c:	b	422274 <ferror@plt+0x1e9d4>
  422160:	mov	x21, xzr
  422164:	mov	w0, #0x19                  	// #25
  422168:	bl	403290 <xmalloc@plt>
  42216c:	mov	w8, #0x7c28                	// #31784
  422170:	mov	x23, x0
  422174:	movk	w8, #0x2029, lsl #16
  422178:	mov	w9, #0x28                  	// #40
  42217c:	str	w8, [x0]
  422180:	strh	w9, [x0, #4]
  422184:	tbnz	w20, #31, 4221d8 <ferror@plt+0x1e938>
  422188:	cbz	w20, 422200 <ferror@plt+0x1e960>
  42218c:	mov	w8, w20
  422190:	mov	x24, xzr
  422194:	lsl	x25, x8, #3
  422198:	mov	w26, #0x202c                	// #8236
  42219c:	cbz	x24, 4221b4 <ferror@plt+0x1e914>
  4221a0:	mov	x0, x23
  4221a4:	bl	402fd0 <strlen@plt>
  4221a8:	add	x8, x23, x0
  4221ac:	strh	w26, [x8]
  4221b0:	strb	wzr, [x8, #2]
  4221b4:	ldr	x1, [x21, x24]
  4221b8:	mov	x0, x23
  4221bc:	bl	403260 <strcat@plt>
  4221c0:	add	x24, x24, #0x8
  4221c4:	cmp	x25, x24
  4221c8:	b.ne	42219c <ferror@plt+0x1e8fc>  // b.any
  4221cc:	mov	w8, #0x1                   	// #1
  4221d0:	cbnz	w22, 422208 <ferror@plt+0x1e968>
  4221d4:	b	422238 <ferror@plt+0x1e998>
  4221d8:	mov	x0, x23
  4221dc:	bl	402fd0 <strlen@plt>
  4221e0:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  4221e4:	add	x8, x8, #0x72d
  4221e8:	ldr	x9, [x8]
  4221ec:	ldur	x8, [x8, #6]
  4221f0:	add	x10, x23, x0
  4221f4:	str	x9, [x10]
  4221f8:	stur	x8, [x10, #6]
  4221fc:	b	422248 <ferror@plt+0x1e9a8>
  422200:	mov	w8, wzr
  422204:	cbz	w22, 422238 <ferror@plt+0x1e998>
  422208:	cbz	w8, 422224 <ferror@plt+0x1e984>
  42220c:	mov	x0, x23
  422210:	bl	402fd0 <strlen@plt>
  422214:	add	x8, x23, x0
  422218:	mov	w9, #0x202c                	// #8236
  42221c:	strh	w9, [x8]
  422220:	strb	wzr, [x8, #2]
  422224:	mov	x0, x23
  422228:	bl	402fd0 <strlen@plt>
  42222c:	mov	w8, #0x2e2e                	// #11822
  422230:	movk	w8, #0x2e, lsl #16
  422234:	str	w8, [x23, x0]
  422238:	cmp	w20, #0x1
  42223c:	b.lt	422248 <ferror@plt+0x1e9a8>  // b.tstop
  422240:	mov	x0, x21
  422244:	bl	403510 <free@plt>
  422248:	mov	x0, x23
  42224c:	bl	402fd0 <strlen@plt>
  422250:	mov	w8, #0x29                  	// #41
  422254:	strh	w8, [x23, x0]
  422258:	mov	x0, x19
  42225c:	mov	x1, x23
  422260:	bl	423cd8 <ferror@plt+0x20438>
  422264:	cbz	w0, 422274 <ferror@plt+0x1e9d4>
  422268:	mov	x0, x23
  42226c:	bl	403510 <free@plt>
  422270:	mov	w0, #0x1                   	// #1
  422274:	ldp	x20, x19, [sp, #64]
  422278:	ldp	x22, x21, [sp, #48]
  42227c:	ldp	x24, x23, [sp, #32]
  422280:	ldp	x26, x25, [sp, #16]
  422284:	ldp	x29, x30, [sp], #80
  422288:	ret
  42228c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422290:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422294:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422298:	add	x0, x0, #0x585
  42229c:	add	x1, x1, #0x599
  4222a0:	add	x3, x3, #0x6f0
  4222a4:	mov	w2, #0x2cf                 	// #719
  4222a8:	bl	4037c0 <__assert_fail@plt>
  4222ac:	stp	x29, x30, [sp, #-16]!
  4222b0:	ldr	x8, [x0, #16]
  4222b4:	mov	x29, sp
  4222b8:	cbz	x8, 4222cc <ferror@plt+0x1ea2c>
  4222bc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4222c0:	add	x1, x1, #0x784
  4222c4:	ldp	x29, x30, [sp], #16
  4222c8:	b	423cd8 <ferror@plt+0x20438>
  4222cc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4222d0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4222d4:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4222d8:	add	x0, x0, #0x585
  4222dc:	add	x1, x1, #0x599
  4222e0:	add	x3, x3, #0x75e
  4222e4:	mov	w2, #0x31c                 	// #796
  4222e8:	bl	4037c0 <__assert_fail@plt>
  4222ec:	sub	sp, sp, #0x60
  4222f0:	stp	x29, x30, [sp, #48]
  4222f4:	stp	x22, x21, [sp, #64]
  4222f8:	stp	x20, x19, [sp, #80]
  4222fc:	ldr	x8, [x0, #16]
  422300:	add	x29, sp, #0x30
  422304:	cbz	x8, 4223bc <ferror@plt+0x1eb1c>
  422308:	mov	x21, x1
  42230c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  422310:	add	x1, x1, #0x850
  422314:	mov	x20, x2
  422318:	mov	x19, x0
  42231c:	bl	423cd8 <ferror@plt+0x20438>
  422320:	cbz	w0, 4223a8 <ferror@plt+0x1eb08>
  422324:	adrp	x22, 43b000 <warn@@Base+0x9c6c>
  422328:	add	x22, x22, #0xd5c
  42232c:	add	x0, sp, #0x18
  422330:	mov	x1, x22
  422334:	mov	x2, x21
  422338:	bl	403090 <sprintf@plt>
  42233c:	mov	x0, sp
  422340:	mov	x1, x22
  422344:	mov	x2, x20
  422348:	bl	403090 <sprintf@plt>
  42234c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422350:	add	x1, x1, #0x7c9
  422354:	mov	x0, x19
  422358:	bl	4239ec <ferror@plt+0x2014c>
  42235c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422360:	add	x1, x1, #0x2ae
  422364:	mov	x0, x19
  422368:	bl	423c3c <ferror@plt+0x2039c>
  42236c:	cbz	w0, 4223a8 <ferror@plt+0x1eb08>
  422370:	add	x1, sp, #0x18
  422374:	mov	x0, x19
  422378:	bl	423c3c <ferror@plt+0x2039c>
  42237c:	cbz	w0, 4223a8 <ferror@plt+0x1eb08>
  422380:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422384:	add	x1, x1, #0x2af
  422388:	mov	x0, x19
  42238c:	bl	423c3c <ferror@plt+0x2039c>
  422390:	cbz	w0, 4223a8 <ferror@plt+0x1eb08>
  422394:	mov	x1, sp
  422398:	mov	x0, x19
  42239c:	bl	423c3c <ferror@plt+0x2039c>
  4223a0:	cmp	w0, #0x0
  4223a4:	cset	w0, ne  // ne = any
  4223a8:	ldp	x20, x19, [sp, #80]
  4223ac:	ldp	x22, x21, [sp, #64]
  4223b0:	ldp	x29, x30, [sp, #48]
  4223b4:	add	sp, sp, #0x60
  4223b8:	ret
  4223bc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4223c0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4223c4:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4223c8:	add	x0, x0, #0x585
  4223cc:	add	x1, x1, #0x599
  4223d0:	add	x3, x3, #0x787
  4223d4:	mov	w2, #0x329                 	// #809
  4223d8:	bl	4037c0 <__assert_fail@plt>
  4223dc:	sub	sp, sp, #0xb0
  4223e0:	stp	x29, x30, [sp, #112]
  4223e4:	stp	x24, x23, [sp, #128]
  4223e8:	stp	x22, x21, [sp, #144]
  4223ec:	stp	x20, x19, [sp, #160]
  4223f0:	add	x29, sp, #0x70
  4223f4:	mov	w20, w3
  4223f8:	mov	x22, x2
  4223fc:	mov	x23, x1
  422400:	mov	x19, x0
  422404:	bl	423e38 <ferror@plt+0x20598>
  422408:	cbz	x0, 4224fc <ferror@plt+0x1ec5c>
  42240c:	mov	x21, x0
  422410:	cbz	x23, 422458 <ferror@plt+0x1ebb8>
  422414:	adrp	x24, 43b000 <warn@@Base+0x9c6c>
  422418:	add	x24, x24, #0xd5c
  42241c:	sub	x0, x29, #0x18
  422420:	mov	x1, x24
  422424:	mov	x2, x23
  422428:	bl	403090 <sprintf@plt>
  42242c:	sub	x0, x29, #0x30
  422430:	mov	x1, x24
  422434:	mov	x2, x22
  422438:	bl	403090 <sprintf@plt>
  42243c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422440:	add	x1, x1, #0x7d7
  422444:	add	x0, sp, #0xc
  422448:	sub	x2, x29, #0x18
  42244c:	sub	x3, x29, #0x30
  422450:	bl	403090 <sprintf@plt>
  422454:	b	422498 <ferror@plt+0x1ebf8>
  422458:	cmn	x22, #0x1
  42245c:	b.eq	42248c <ferror@plt+0x1ebec>  // b.none
  422460:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  422464:	add	x2, x22, #0x1
  422468:	add	x1, x1, #0xd5c
  42246c:	sub	x0, x29, #0x30
  422470:	bl	403090 <sprintf@plt>
  422474:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422478:	add	x1, x1, #0x7d1
  42247c:	add	x0, sp, #0xc
  422480:	sub	x2, x29, #0x30
  422484:	bl	403090 <sprintf@plt>
  422488:	b	422498 <ferror@plt+0x1ebf8>
  42248c:	mov	w8, #0x5b7c                	// #23420
  422490:	movk	w8, #0x5d, lsl #16
  422494:	str	w8, [sp, #12]
  422498:	add	x1, sp, #0xc
  42249c:	mov	x0, x19
  4224a0:	bl	423cd8 <ferror@plt+0x20438>
  4224a4:	cbz	w0, 4224fc <ferror@plt+0x1ec5c>
  4224a8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4224ac:	add	x1, x1, #0x51
  4224b0:	mov	x0, x21
  4224b4:	bl	4034b0 <strcmp@plt>
  4224b8:	cbz	w0, 4224e0 <ferror@plt+0x1ec40>
  4224bc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4224c0:	add	x1, x1, #0x2af
  4224c4:	mov	x0, x19
  4224c8:	bl	423c3c <ferror@plt+0x2039c>
  4224cc:	cbz	w0, 4224fc <ferror@plt+0x1ec5c>
  4224d0:	mov	x0, x19
  4224d4:	mov	x1, x21
  4224d8:	bl	423c3c <ferror@plt+0x2039c>
  4224dc:	cbz	w0, 4224fc <ferror@plt+0x1ec5c>
  4224e0:	cbz	w20, 4224f8 <ferror@plt+0x1ec58>
  4224e4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4224e8:	add	x1, x1, #0x7e0
  4224ec:	mov	x0, x19
  4224f0:	bl	423c3c <ferror@plt+0x2039c>
  4224f4:	cbz	w0, 4224fc <ferror@plt+0x1ec5c>
  4224f8:	mov	w0, #0x1                   	// #1
  4224fc:	ldp	x20, x19, [sp, #160]
  422500:	ldp	x22, x21, [sp, #144]
  422504:	ldp	x24, x23, [sp, #128]
  422508:	ldp	x29, x30, [sp, #112]
  42250c:	add	sp, sp, #0xb0
  422510:	ret
  422514:	stp	x29, x30, [sp, #-32]!
  422518:	stp	x20, x19, [sp, #16]
  42251c:	mov	w20, w1
  422520:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  422524:	add	x1, x1, #0x850
  422528:	mov	x29, sp
  42252c:	mov	x19, x0
  422530:	bl	423cd8 <ferror@plt+0x20438>
  422534:	cbz	w0, 422578 <ferror@plt+0x1ecd8>
  422538:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42253c:	add	x1, x1, #0x7ee
  422540:	mov	x0, x19
  422544:	bl	4239ec <ferror@plt+0x2014c>
  422548:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42254c:	add	x1, x1, #0x649
  422550:	mov	x0, x19
  422554:	bl	423c3c <ferror@plt+0x2039c>
  422558:	cbz	w0, 422578 <ferror@plt+0x1ecd8>
  42255c:	cbz	w20, 422574 <ferror@plt+0x1ecd4>
  422560:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422564:	add	x1, x1, #0x7f5
  422568:	mov	x0, x19
  42256c:	bl	423c3c <ferror@plt+0x2039c>
  422570:	cbz	w0, 422578 <ferror@plt+0x1ecd8>
  422574:	mov	w0, #0x1                   	// #1
  422578:	ldp	x20, x19, [sp, #16]
  42257c:	ldp	x29, x30, [sp], #32
  422580:	ret
  422584:	stp	x29, x30, [sp, #-32]!
  422588:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  42258c:	add	x1, x1, #0x850
  422590:	stp	x20, x19, [sp, #16]
  422594:	mov	x29, sp
  422598:	mov	x19, x0
  42259c:	bl	423cd8 <ferror@plt+0x20438>
  4225a0:	cbz	w0, 4225fc <ferror@plt+0x1ed5c>
  4225a4:	mov	x0, x19
  4225a8:	bl	423e38 <ferror@plt+0x20598>
  4225ac:	cbz	x0, 4225fc <ferror@plt+0x1ed5c>
  4225b0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4225b4:	mov	x20, x0
  4225b8:	add	x1, x1, #0x850
  4225bc:	mov	x0, x19
  4225c0:	bl	423cd8 <ferror@plt+0x20438>
  4225c4:	cbz	w0, 4225fc <ferror@plt+0x1ed5c>
  4225c8:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4225cc:	add	x1, x1, #0x25e
  4225d0:	mov	x0, x19
  4225d4:	bl	4239ec <ferror@plt+0x2014c>
  4225d8:	mov	x0, x19
  4225dc:	mov	x1, x20
  4225e0:	bl	4239ec <ferror@plt+0x2014c>
  4225e4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4225e8:	add	x1, x1, #0x805
  4225ec:	mov	x0, x19
  4225f0:	bl	423c3c <ferror@plt+0x2039c>
  4225f4:	cmp	w0, #0x0
  4225f8:	cset	w0, ne  // ne = any
  4225fc:	ldp	x20, x19, [sp, #16]
  422600:	ldp	x29, x30, [sp], #32
  422604:	ret
  422608:	stp	x29, x30, [sp, #-96]!
  42260c:	stp	x22, x21, [sp, #64]
  422610:	stp	x20, x19, [sp, #80]
  422614:	mov	w21, w3
  422618:	mov	w20, w2
  42261c:	mov	w22, w1
  422620:	mov	x19, x0
  422624:	str	x27, [sp, #16]
  422628:	stp	x26, x25, [sp, #32]
  42262c:	stp	x24, x23, [sp, #48]
  422630:	mov	x29, sp
  422634:	cbz	w1, 4226b8 <ferror@plt+0x1ee18>
  422638:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  42263c:	add	x1, x1, #0x850
  422640:	mov	x0, x19
  422644:	bl	423cd8 <ferror@plt+0x20438>
  422648:	cbz	w0, 422890 <ferror@plt+0x1eff0>
  42264c:	mov	x0, x19
  422650:	bl	423e38 <ferror@plt+0x20598>
  422654:	cbz	x0, 422890 <ferror@plt+0x1eff0>
  422658:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42265c:	add	x1, x1, #0x80f
  422660:	mov	w2, #0x6                   	// #6
  422664:	mov	x24, x0
  422668:	bl	403210 <strncmp@plt>
  42266c:	cbnz	w0, 422684 <ferror@plt+0x1ede4>
  422670:	add	x23, x24, #0x6
  422674:	mov	w1, #0x20                  	// #32
  422678:	mov	x0, x23
  42267c:	bl	403560 <strchr@plt>
  422680:	cbz	x0, 4226c4 <ferror@plt+0x1ee24>
  422684:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422688:	add	x1, x1, #0x809
  42268c:	mov	w2, #0xc                   	// #12
  422690:	mov	x0, x24
  422694:	bl	403210 <strncmp@plt>
  422698:	cbnz	w0, 4226c8 <ferror@plt+0x1ee28>
  42269c:	add	x23, x24, #0xc
  4226a0:	mov	w1, #0x20                  	// #32
  4226a4:	mov	x0, x23
  4226a8:	bl	403560 <strchr@plt>
  4226ac:	cmp	x0, #0x0
  4226b0:	csel	x24, x23, x24, eq  // eq = none
  4226b4:	b	4226c8 <ferror@plt+0x1ee28>
  4226b8:	mov	x24, xzr
  4226bc:	mov	w26, #0xa                   	// #10
  4226c0:	b	4226d4 <ferror@plt+0x1ee34>
  4226c4:	mov	x24, x23
  4226c8:	mov	x0, x24
  4226cc:	bl	402fd0 <strlen@plt>
  4226d0:	add	w26, w0, #0xa
  4226d4:	cmp	w20, #0x0
  4226d8:	b.le	422754 <ferror@plt+0x1eeb4>
  4226dc:	mov	w25, w20
  4226e0:	lsl	x0, x25, #3
  4226e4:	bl	403290 <xmalloc@plt>
  4226e8:	sub	x27, x25, #0x1
  4226ec:	adrp	x25, 436000 <warn@@Base+0x4c6c>
  4226f0:	mov	x23, x0
  4226f4:	add	x25, x25, #0x850
  4226f8:	mov	x0, x19
  4226fc:	mov	x1, x25
  422700:	bl	423cd8 <ferror@plt+0x20438>
  422704:	cbz	w0, 422744 <ferror@plt+0x1eea4>
  422708:	mov	x0, x19
  42270c:	bl	423e38 <ferror@plt+0x20598>
  422710:	str	x0, [x23, x27, lsl #3]
  422714:	cbz	x0, 422744 <ferror@plt+0x1eea4>
  422718:	bl	402fd0 <strlen@plt>
  42271c:	add	w8, w26, w0
  422720:	add	x9, x27, #0x1
  422724:	sub	x27, x27, #0x1
  422728:	cmp	x9, #0x1
  42272c:	add	w26, w8, #0x2
  422730:	b.gt	4226f8 <ferror@plt+0x1ee58>
  422734:	add	w8, w26, #0x5
  422738:	cmp	w21, #0x0
  42273c:	csel	w8, w26, w8, eq  // eq = none
  422740:	b	42275c <ferror@plt+0x1eebc>
  422744:	mov	x0, x23
  422748:	bl	403510 <free@plt>
  42274c:	mov	w0, wzr
  422750:	b	422890 <ferror@plt+0x1eff0>
  422754:	mov	x23, xzr
  422758:	add	w8, w26, #0xf
  42275c:	mov	w0, w8
  422760:	bl	403290 <xmalloc@plt>
  422764:	mov	x25, x0
  422768:	cbz	w22, 42277c <ferror@plt+0x1eedc>
  42276c:	mov	x0, x25
  422770:	mov	x1, x24
  422774:	bl	403620 <strcpy@plt>
  422778:	b	422780 <ferror@plt+0x1eee0>
  42277c:	strb	wzr, [x25]
  422780:	mov	x0, x25
  422784:	bl	402fd0 <strlen@plt>
  422788:	mov	w9, #0x3a3a                	// #14906
  42278c:	add	x8, x25, x0
  422790:	movk	w9, #0x207c, lsl #16
  422794:	mov	w10, #0x28                  	// #40
  422798:	str	w9, [x8]
  42279c:	strh	w10, [x8, #4]
  4227a0:	tbnz	w20, #31, 4227f4 <ferror@plt+0x1ef54>
  4227a4:	cbz	w20, 42281c <ferror@plt+0x1ef7c>
  4227a8:	mov	w8, w20
  4227ac:	mov	x22, xzr
  4227b0:	lsl	x24, x8, #3
  4227b4:	mov	w26, #0x202c                	// #8236
  4227b8:	cbz	x22, 4227d0 <ferror@plt+0x1ef30>
  4227bc:	mov	x0, x25
  4227c0:	bl	402fd0 <strlen@plt>
  4227c4:	add	x8, x25, x0
  4227c8:	strh	w26, [x8]
  4227cc:	strb	wzr, [x8, #2]
  4227d0:	ldr	x1, [x23, x22]
  4227d4:	mov	x0, x25
  4227d8:	bl	403260 <strcat@plt>
  4227dc:	add	x22, x22, #0x8
  4227e0:	cmp	x24, x22
  4227e4:	b.ne	4227b8 <ferror@plt+0x1ef18>  // b.any
  4227e8:	mov	w8, #0x1                   	// #1
  4227ec:	cbnz	w21, 422824 <ferror@plt+0x1ef84>
  4227f0:	b	422854 <ferror@plt+0x1efb4>
  4227f4:	mov	x0, x25
  4227f8:	bl	402fd0 <strlen@plt>
  4227fc:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  422800:	add	x8, x8, #0x72d
  422804:	ldr	x9, [x8]
  422808:	ldur	x8, [x8, #6]
  42280c:	add	x10, x25, x0
  422810:	str	x9, [x10]
  422814:	stur	x8, [x10, #6]
  422818:	b	422864 <ferror@plt+0x1efc4>
  42281c:	mov	w8, wzr
  422820:	cbz	w21, 422854 <ferror@plt+0x1efb4>
  422824:	cbz	w8, 422840 <ferror@plt+0x1efa0>
  422828:	mov	x0, x25
  42282c:	bl	402fd0 <strlen@plt>
  422830:	add	x8, x25, x0
  422834:	mov	w9, #0x202c                	// #8236
  422838:	strh	w9, [x8]
  42283c:	strb	wzr, [x8, #2]
  422840:	mov	x0, x25
  422844:	bl	402fd0 <strlen@plt>
  422848:	mov	w8, #0x2e2e                	// #11822
  42284c:	movk	w8, #0x2e, lsl #16
  422850:	str	w8, [x25, x0]
  422854:	cmp	w20, #0x1
  422858:	b.lt	422864 <ferror@plt+0x1efc4>  // b.tstop
  42285c:	mov	x0, x23
  422860:	bl	403510 <free@plt>
  422864:	mov	x0, x25
  422868:	bl	402fd0 <strlen@plt>
  42286c:	mov	w8, #0x29                  	// #41
  422870:	strh	w8, [x25, x0]
  422874:	mov	x0, x19
  422878:	mov	x1, x25
  42287c:	bl	423cd8 <ferror@plt+0x20438>
  422880:	cbz	w0, 422890 <ferror@plt+0x1eff0>
  422884:	mov	x0, x25
  422888:	bl	403510 <free@plt>
  42288c:	mov	w0, #0x1                   	// #1
  422890:	ldp	x20, x19, [sp, #80]
  422894:	ldp	x22, x21, [sp, #64]
  422898:	ldp	x24, x23, [sp, #48]
  42289c:	ldp	x26, x25, [sp, #32]
  4228a0:	ldr	x27, [sp, #16]
  4228a4:	ldp	x29, x30, [sp], #96
  4228a8:	ret
  4228ac:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4228b0:	add	x1, x1, #0x81c
  4228b4:	b	423cd8 <ferror@plt+0x20438>
  4228b8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4228bc:	add	x1, x1, #0x824
  4228c0:	b	423cd8 <ferror@plt+0x20438>
  4228c4:	sub	sp, sp, #0x50
  4228c8:	str	x21, [sp, #48]
  4228cc:	stp	x20, x19, [sp, #64]
  4228d0:	mov	w21, w3
  4228d4:	mov	x20, x1
  4228d8:	mov	x19, x0
  4228dc:	stp	x29, x30, [sp, #32]
  4228e0:	add	x29, sp, #0x20
  4228e4:	cbnz	x1, 4228fc <ferror@plt+0x1f05c>
  4228e8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4228ec:	add	x1, x1, #0x82f
  4228f0:	add	x0, sp, #0xc
  4228f4:	add	x20, sp, #0xc
  4228f8:	bl	403090 <sprintf@plt>
  4228fc:	mov	x0, x19
  422900:	mov	x1, x20
  422904:	bl	423978 <ferror@plt+0x200d8>
  422908:	cbz	w0, 422958 <ferror@plt+0x1f0b8>
  42290c:	ldr	x9, [x19, #16]
  422910:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  422914:	adrp	x10, 43f000 <warn@@Base+0xdc6c>
  422918:	add	x8, x8, #0x838
  42291c:	add	x10, x10, #0x83f
  422920:	cmp	w21, #0x0
  422924:	csel	x8, x10, x8, eq  // eq = none
  422928:	str	x8, [x9, #32]
  42292c:	ldr	x0, [x19]
  422930:	ldr	x3, [x19, #32]
  422934:	ldrb	w4, [x8]
  422938:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42293c:	add	x1, x1, #0x845
  422940:	mov	x2, x20
  422944:	bl	403880 <fprintf@plt>
  422948:	ldr	x8, [x19, #16]
  42294c:	mov	x0, x19
  422950:	str	wzr, [x8, #16]
  422954:	bl	423e90 <ferror@plt+0x205f0>
  422958:	ldp	x20, x19, [sp, #64]
  42295c:	ldr	x21, [sp, #48]
  422960:	ldp	x29, x30, [sp, #32]
  422964:	add	sp, sp, #0x50
  422968:	ret
  42296c:	stp	x29, x30, [sp, #-48]!
  422970:	stp	x22, x21, [sp, #16]
  422974:	stp	x20, x19, [sp, #32]
  422978:	mov	x29, sp
  42297c:	mov	w20, w4
  422980:	mov	x19, x1
  422984:	mov	x22, x0
  422988:	bl	423e38 <ferror@plt+0x20598>
  42298c:	cbz	x0, 4229e8 <ferror@plt+0x1f148>
  422990:	mov	x21, x0
  422994:	mov	x0, x22
  422998:	mov	w1, w20
  42299c:	bl	423eec <ferror@plt+0x2064c>
  4229a0:	ldrb	w8, [x19]
  4229a4:	cbz	w8, 4229e4 <ferror@plt+0x1f144>
  4229a8:	cmp	w20, #0x4
  4229ac:	b.cs	4229f8 <ferror@plt+0x1f158>  // b.hs, b.nlast
  4229b0:	ldr	x8, [x22, #16]
  4229b4:	adrp	x9, 440000 <warn@@Base+0xec6c>
  4229b8:	add	x9, x9, #0x428
  4229bc:	ldr	x3, [x22, #32]
  4229c0:	ldr	x0, [x22]
  4229c4:	ldr	x6, [x8, #8]
  4229c8:	ldr	x5, [x8, #32]
  4229cc:	ldr	x7, [x9, w20, sxtw #3]
  4229d0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4229d4:	add	x1, x1, #0x858
  4229d8:	mov	x2, x19
  4229dc:	mov	x4, x21
  4229e0:	bl	403880 <fprintf@plt>
  4229e4:	mov	w0, #0x1                   	// #1
  4229e8:	ldp	x20, x19, [sp, #32]
  4229ec:	ldp	x22, x21, [sp, #16]
  4229f0:	ldp	x29, x30, [sp], #48
  4229f4:	ret
  4229f8:	bl	403400 <abort@plt>
  4229fc:	stp	x29, x30, [sp, #-16]!
  422a00:	ldr	x8, [x0, #16]
  422a04:	mov	x29, sp
  422a08:	cbz	x8, 422a18 <ferror@plt+0x1f178>
  422a0c:	mov	w0, #0x1                   	// #1
  422a10:	ldp	x29, x30, [sp], #16
  422a14:	ret
  422a18:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422a1c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422a20:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422a24:	add	x0, x0, #0x91c
  422a28:	add	x1, x1, #0x599
  422a2c:	add	x3, x3, #0x944
  422a30:	mov	w2, #0x839                 	// #2105
  422a34:	bl	4037c0 <__assert_fail@plt>
  422a38:	sub	sp, sp, #0x80
  422a3c:	stp	x29, x30, [sp, #32]
  422a40:	stp	x26, x25, [sp, #64]
  422a44:	stp	x24, x23, [sp, #80]
  422a48:	stp	x22, x21, [sp, #96]
  422a4c:	stp	x20, x19, [sp, #112]
  422a50:	ldr	w8, [x0, #8]
  422a54:	mov	w20, w6
  422a58:	mov	w22, w5
  422a5c:	mov	w23, w4
  422a60:	mov	w24, w3
  422a64:	mov	w26, w2
  422a68:	mov	x25, x1
  422a6c:	mov	x19, x0
  422a70:	mov	x21, xzr
  422a74:	add	w8, w8, #0x2
  422a78:	str	x27, [sp, #48]
  422a7c:	add	x29, sp, #0x20
  422a80:	str	w8, [x0, #8]
  422a84:	cbz	w5, 422a9c <ferror@plt+0x1f1fc>
  422a88:	cbnz	w20, 422a9c <ferror@plt+0x1f1fc>
  422a8c:	mov	x0, x19
  422a90:	bl	423e38 <ferror@plt+0x20598>
  422a94:	mov	x21, x0
  422a98:	cbz	x0, 422b6c <ferror@plt+0x1f2cc>
  422a9c:	mov	x27, x25
  422aa0:	cbnz	x25, 422abc <ferror@plt+0x1f21c>
  422aa4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422aa8:	add	x1, x1, #0x82f
  422aac:	add	x0, sp, #0xc
  422ab0:	mov	w2, w26
  422ab4:	add	x27, sp, #0xc
  422ab8:	bl	403090 <sprintf@plt>
  422abc:	mov	x0, x19
  422ac0:	mov	x1, x27
  422ac4:	bl	423978 <ferror@plt+0x200d8>
  422ac8:	cbz	w0, 422b6c <ferror@plt+0x1f2cc>
  422acc:	ldr	x11, [x19, #16]
  422ad0:	cmp	x25, #0x0
  422ad4:	adrp	x9, 43f000 <warn@@Base+0xdc6c>
  422ad8:	adrp	x10, 43f000 <warn@@Base+0xdc6c>
  422adc:	orr	w12, w22, w23
  422ae0:	add	x9, x9, #0x971
  422ae4:	add	x10, x10, #0x96b
  422ae8:	cset	w8, ne  // ne = any
  422aec:	cmp	w24, #0x0
  422af0:	orr	w12, w12, w20
  422af4:	csel	x9, x10, x9, eq  // eq = none
  422af8:	cmp	w12, #0x0
  422afc:	stp	x9, xzr, [x11, #32]
  422b00:	cset	w9, ne  // ne = any
  422b04:	str	wzr, [x11, #48]
  422b08:	cbz	w22, 422b5c <ferror@plt+0x1f2bc>
  422b0c:	orr	w8, w8, w9
  422b10:	cbz	w8, 422b5c <ferror@plt+0x1f2bc>
  422b14:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422b18:	add	x1, x1, #0x977
  422b1c:	mov	x0, x19
  422b20:	bl	423c3c <ferror@plt+0x2039c>
  422b24:	cbz	w0, 422b6c <ferror@plt+0x1f2cc>
  422b28:	cbz	w20, 422b38 <ferror@plt+0x1f298>
  422b2c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422b30:	add	x1, x1, #0x980
  422b34:	b	422b50 <ferror@plt+0x1f2b0>
  422b38:	mov	x0, x19
  422b3c:	mov	x1, x21
  422b40:	bl	423c3c <ferror@plt+0x2039c>
  422b44:	cbz	w0, 422b6c <ferror@plt+0x1f2cc>
  422b48:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  422b4c:	add	x1, x1, #0x25e
  422b50:	mov	x0, x19
  422b54:	bl	423c3c <ferror@plt+0x2039c>
  422b58:	cbz	w0, 422b6c <ferror@plt+0x1f2cc>
  422b5c:	ldr	x8, [x19, #16]
  422b60:	mov	w9, #0x2                   	// #2
  422b64:	mov	w0, #0x1                   	// #1
  422b68:	str	w9, [x8, #16]
  422b6c:	ldp	x20, x19, [sp, #112]
  422b70:	ldp	x22, x21, [sp, #96]
  422b74:	ldp	x24, x23, [sp, #80]
  422b78:	ldp	x26, x25, [sp, #64]
  422b7c:	ldr	x27, [sp, #48]
  422b80:	ldp	x29, x30, [sp, #32]
  422b84:	add	sp, sp, #0x80
  422b88:	ret
  422b8c:	stp	x29, x30, [sp, #-64]!
  422b90:	stp	x22, x21, [sp, #32]
  422b94:	mov	x22, x0
  422b98:	mov	x0, x1
  422b9c:	str	x23, [sp, #16]
  422ba0:	stp	x20, x19, [sp, #48]
  422ba4:	mov	x29, sp
  422ba8:	mov	w21, w3
  422bac:	mov	x20, x1
  422bb0:	bl	402fd0 <strlen@plt>
  422bb4:	ldr	x8, [x22, #16]
  422bb8:	mov	x19, x0
  422bbc:	ldr	x8, [x8]
  422bc0:	ldr	x8, [x8, #8]
  422bc4:	mov	x0, x8
  422bc8:	bl	402fd0 <strlen@plt>
  422bcc:	add	w8, w0, w19
  422bd0:	add	w8, w8, #0x3
  422bd4:	sxtw	x0, w8
  422bd8:	bl	403290 <xmalloc@plt>
  422bdc:	cbz	x0, 422c94 <ferror@plt+0x1f3f4>
  422be0:	ldr	x8, [x22, #16]
  422be4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422be8:	add	x1, x1, #0x986
  422bec:	mov	x3, x20
  422bf0:	ldr	x8, [x8]
  422bf4:	mov	x19, x0
  422bf8:	ldr	x2, [x8, #8]
  422bfc:	bl	403090 <sprintf@plt>
  422c00:	mov	x0, x22
  422c04:	mov	x1, x19
  422c08:	bl	423cd8 <ferror@plt+0x20438>
  422c0c:	cbz	w0, 422c84 <ferror@plt+0x1f3e4>
  422c10:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422c14:	add	x1, x1, #0x98d
  422c18:	mov	x0, x22
  422c1c:	bl	4239ec <ferror@plt+0x2014c>
  422c20:	mov	x0, x22
  422c24:	bl	423e38 <ferror@plt+0x20598>
  422c28:	cbz	x0, 422c84 <ferror@plt+0x1f3e4>
  422c2c:	mov	x23, x0
  422c30:	mov	x0, x22
  422c34:	mov	w1, w21
  422c38:	bl	423eec <ferror@plt+0x2064c>
  422c3c:	cmp	w21, #0x4
  422c40:	b.cs	422cb0 <ferror@plt+0x1f410>  // b.hs, b.nlast
  422c44:	ldr	x8, [x22, #16]
  422c48:	adrp	x9, 440000 <warn@@Base+0xec6c>
  422c4c:	add	x9, x9, #0x428
  422c50:	ldr	x3, [x22, #32]
  422c54:	ldr	x0, [x22]
  422c58:	ldr	x5, [x8, #8]
  422c5c:	ldr	x6, [x9, w21, sxtw #3]
  422c60:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422c64:	add	x1, x1, #0x995
  422c68:	mov	x2, x20
  422c6c:	mov	x4, x23
  422c70:	bl	403880 <fprintf@plt>
  422c74:	mov	x0, x23
  422c78:	bl	403510 <free@plt>
  422c7c:	mov	w20, #0x1                   	// #1
  422c80:	b	422c88 <ferror@plt+0x1f3e8>
  422c84:	mov	w20, wzr
  422c88:	mov	x0, x19
  422c8c:	bl	403510 <free@plt>
  422c90:	b	422c98 <ferror@plt+0x1f3f8>
  422c94:	mov	w20, wzr
  422c98:	mov	w0, w20
  422c9c:	ldp	x20, x19, [sp, #48]
  422ca0:	ldp	x22, x21, [sp, #32]
  422ca4:	ldr	x23, [sp, #16]
  422ca8:	ldp	x29, x30, [sp], #64
  422cac:	ret
  422cb0:	bl	403400 <abort@plt>
  422cb4:	stp	x29, x30, [sp, #-48]!
  422cb8:	stp	x22, x21, [sp, #16]
  422cbc:	stp	x20, x19, [sp, #32]
  422cc0:	ldr	x8, [x0, #16]
  422cc4:	mov	x29, sp
  422cc8:	cbz	x8, 422dbc <ferror@plt+0x1f51c>
  422ccc:	ldr	x8, [x8]
  422cd0:	cbz	x8, 422dbc <ferror@plt+0x1f51c>
  422cd4:	mov	w20, w3
  422cd8:	mov	x19, x0
  422cdc:	mov	w21, w2
  422ce0:	bl	423e38 <ferror@plt+0x20598>
  422ce4:	cbz	x0, 422dac <ferror@plt+0x1f50c>
  422ce8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422cec:	add	x1, x1, #0x80f
  422cf0:	mov	w2, #0x6                   	// #6
  422cf4:	mov	x22, x0
  422cf8:	bl	403210 <strncmp@plt>
  422cfc:	add	x8, x22, #0x6
  422d00:	cmp	w0, #0x0
  422d04:	csel	x1, x8, x22, eq  // eq = none
  422d08:	mov	x0, x19
  422d0c:	bl	423978 <ferror@plt+0x200d8>
  422d10:	cbz	w0, 422dac <ferror@plt+0x1f50c>
  422d14:	cbz	w21, 422d28 <ferror@plt+0x1f488>
  422d18:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422d1c:	add	x1, x1, #0xa47
  422d20:	mov	x0, x19
  422d24:	bl	4239ec <ferror@plt+0x2014c>
  422d28:	cmp	w20, #0x2
  422d2c:	b.hi	422d40 <ferror@plt+0x1f4a0>  // b.pmore
  422d30:	adrp	x8, 440000 <warn@@Base+0xec6c>
  422d34:	add	x8, x8, #0x3e8
  422d38:	ldr	x1, [x8, w20, sxtw #3]
  422d3c:	b	422d48 <ferror@plt+0x1f4a8>
  422d40:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422d44:	add	x1, x1, #0xa6c
  422d48:	mov	x0, x19
  422d4c:	bl	4239ec <ferror@plt+0x2014c>
  422d50:	mov	x0, x19
  422d54:	bl	423e38 <ferror@plt+0x20598>
  422d58:	cbz	x0, 422dac <ferror@plt+0x1f50c>
  422d5c:	ldr	x8, [x19, #16]
  422d60:	mov	x20, x0
  422d64:	ldr	w8, [x8, #48]
  422d68:	cbz	w8, 422d80 <ferror@plt+0x1f4e0>
  422d6c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  422d70:	add	x1, x1, #0x95
  422d74:	mov	x0, x19
  422d78:	bl	423f5c <ferror@plt+0x206bc>
  422d7c:	cbz	w0, 422dac <ferror@plt+0x1f50c>
  422d80:	mov	x0, x19
  422d84:	mov	x1, x20
  422d88:	bl	423f5c <ferror@plt+0x206bc>
  422d8c:	cbz	w0, 422dac <ferror@plt+0x1f50c>
  422d90:	ldr	x8, [x19, #16]
  422d94:	mov	x0, x20
  422d98:	ldr	w9, [x8, #48]
  422d9c:	add	w9, w9, #0x1
  422da0:	str	w9, [x8, #48]
  422da4:	bl	403510 <free@plt>
  422da8:	mov	w0, #0x1                   	// #1
  422dac:	ldp	x20, x19, [sp, #32]
  422db0:	ldp	x22, x21, [sp, #16]
  422db4:	ldp	x29, x30, [sp], #48
  422db8:	ret
  422dbc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422dc0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422dc4:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422dc8:	add	x0, x0, #0x9c2
  422dcc:	add	x1, x1, #0x599
  422dd0:	add	x3, x3, #0x9f3
  422dd4:	mov	w2, #0x8bb                 	// #2235
  422dd8:	bl	4037c0 <__assert_fail@plt>
  422ddc:	stp	x29, x30, [sp, #-16]!
  422de0:	ldr	x8, [x0, #16]
  422de4:	mov	x29, sp
  422de8:	cbz	x8, 422dfc <ferror@plt+0x1f55c>
  422dec:	mov	w0, #0x1                   	// #1
  422df0:	str	x1, [x8, #24]
  422df4:	ldp	x29, x30, [sp], #16
  422df8:	ret
  422dfc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422e00:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422e04:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422e08:	add	x0, x0, #0x585
  422e0c:	add	x1, x1, #0x599
  422e10:	add	x3, x3, #0xac2
  422e14:	mov	w2, #0x59a                 	// #1434
  422e18:	bl	4037c0 <__assert_fail@plt>
  422e1c:	stp	x29, x30, [sp, #-64]!
  422e20:	stp	x22, x21, [sp, #32]
  422e24:	stp	x20, x19, [sp, #48]
  422e28:	ldr	x8, [x0, #16]
  422e2c:	str	x23, [sp, #16]
  422e30:	mov	x29, sp
  422e34:	cbz	x8, 422f4c <ferror@plt+0x1f6ac>
  422e38:	ldr	x8, [x8]
  422e3c:	cbz	x8, 422f6c <ferror@plt+0x1f6cc>
  422e40:	mov	w21, w6
  422e44:	mov	w22, w3
  422e48:	mov	x19, x0
  422e4c:	mov	w20, w2
  422e50:	cbz	w4, 422e68 <ferror@plt+0x1f5c8>
  422e54:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422e58:	add	x1, x1, #0xb7b
  422e5c:	mov	x0, x19
  422e60:	bl	423c3c <ferror@plt+0x2039c>
  422e64:	cbz	w0, 422f38 <ferror@plt+0x1f698>
  422e68:	cbz	w22, 422e80 <ferror@plt+0x1f5e0>
  422e6c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422e70:	add	x1, x1, #0xb85
  422e74:	mov	x0, x19
  422e78:	bl	423c3c <ferror@plt+0x2039c>
  422e7c:	cbz	w0, 422f38 <ferror@plt+0x1f698>
  422e80:	ldr	x8, [x19, #16]
  422e84:	ldr	x8, [x8]
  422e88:	cbz	w21, 422e90 <ferror@plt+0x1f5f0>
  422e8c:	ldr	x8, [x8]
  422e90:	ldr	x0, [x8, #24]
  422e94:	bl	403370 <strdup@plt>
  422e98:	mov	x22, x0
  422e9c:	mov	x0, x19
  422ea0:	mov	x1, x22
  422ea4:	bl	423cd8 <ferror@plt+0x20438>
  422ea8:	cbz	w0, 422ed8 <ferror@plt+0x1f638>
  422eac:	mov	x0, x19
  422eb0:	bl	423e38 <ferror@plt+0x20598>
  422eb4:	cbz	x0, 422ed8 <ferror@plt+0x1f638>
  422eb8:	mov	x23, x0
  422ebc:	cbz	w21, 422ee8 <ferror@plt+0x1f648>
  422ec0:	mov	x0, x19
  422ec4:	bl	423e38 <ferror@plt+0x20598>
  422ec8:	mov	x21, x0
  422ecc:	cbnz	x0, 422eec <ferror@plt+0x1f64c>
  422ed0:	mov	x0, x23
  422ed4:	bl	403510 <free@plt>
  422ed8:	mov	x0, x22
  422edc:	bl	403510 <free@plt>
  422ee0:	mov	w0, wzr
  422ee4:	b	422f38 <ferror@plt+0x1f698>
  422ee8:	mov	x21, xzr
  422eec:	mov	x0, x19
  422ef0:	mov	w1, w20
  422ef4:	bl	423eec <ferror@plt+0x2064c>
  422ef8:	ldr	x8, [x19, #16]
  422efc:	ldr	x0, [x19]
  422f00:	ldr	x3, [x19, #32]
  422f04:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422f08:	ldr	x5, [x8, #8]
  422f0c:	add	x1, x1, #0xb8c
  422f10:	mov	x2, x22
  422f14:	mov	x4, x23
  422f18:	bl	403880 <fprintf@plt>
  422f1c:	mov	x0, x23
  422f20:	bl	403510 <free@plt>
  422f24:	mov	x0, x22
  422f28:	bl	403510 <free@plt>
  422f2c:	mov	x0, x21
  422f30:	bl	403510 <free@plt>
  422f34:	mov	w0, #0x1                   	// #1
  422f38:	ldp	x20, x19, [sp, #48]
  422f3c:	ldp	x22, x21, [sp, #32]
  422f40:	ldr	x23, [sp, #16]
  422f44:	ldp	x29, x30, [sp], #64
  422f48:	ret
  422f4c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422f50:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422f54:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422f58:	add	x0, x0, #0x585
  422f5c:	add	x1, x1, #0x599
  422f60:	add	x3, x3, #0xafa
  422f64:	mov	w2, #0x900                 	// #2304
  422f68:	bl	4037c0 <__assert_fail@plt>
  422f6c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  422f70:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422f74:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  422f78:	add	x0, x0, #0x9d9
  422f7c:	add	x1, x1, #0x599
  422f80:	add	x3, x3, #0xafa
  422f84:	mov	w2, #0x901                 	// #2305
  422f88:	bl	4037c0 <__assert_fail@plt>
  422f8c:	stp	x29, x30, [sp, #-48]!
  422f90:	stp	x22, x21, [sp, #16]
  422f94:	stp	x20, x19, [sp, #32]
  422f98:	ldr	x8, [x0, #16]
  422f9c:	mov	x29, sp
  422fa0:	cbz	x8, 4230b4 <ferror@plt+0x1f814>
  422fa4:	ldr	x8, [x8]
  422fa8:	cbz	x8, 4230d4 <ferror@plt+0x1f834>
  422fac:	ldr	x8, [x8, #24]
  422fb0:	cbz	x8, 4230f4 <ferror@plt+0x1f854>
  422fb4:	mov	w21, w3
  422fb8:	mov	x20, x0
  422fbc:	mov	w19, w2
  422fc0:	cbz	w4, 422fd8 <ferror@plt+0x1f738>
  422fc4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422fc8:	add	x1, x1, #0xb7b
  422fcc:	mov	x0, x20
  422fd0:	bl	423c3c <ferror@plt+0x2039c>
  422fd4:	cbz	w0, 4230a4 <ferror@plt+0x1f804>
  422fd8:	cbz	w21, 422ff0 <ferror@plt+0x1f750>
  422fdc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422fe0:	add	x1, x1, #0xb85
  422fe4:	mov	x0, x20
  422fe8:	bl	423c3c <ferror@plt+0x2039c>
  422fec:	cbz	w0, 4230a4 <ferror@plt+0x1f804>
  422ff0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  422ff4:	add	x1, x1, #0x98d
  422ff8:	mov	x0, x20
  422ffc:	bl	4239ec <ferror@plt+0x2014c>
  423000:	ldr	x8, [x20, #16]
  423004:	ldr	x8, [x8]
  423008:	ldr	x0, [x8, #24]
  42300c:	bl	403370 <strdup@plt>
  423010:	ldr	x8, [x20, #16]
  423014:	mov	x21, x0
  423018:	mov	x0, x20
  42301c:	ldr	x8, [x8]
  423020:	ldr	x1, [x8, #24]
  423024:	bl	423cd8 <ferror@plt+0x20438>
  423028:	cbz	w0, 423098 <ferror@plt+0x1f7f8>
  42302c:	mov	x0, x20
  423030:	bl	423e38 <ferror@plt+0x20598>
  423034:	cbz	x0, 423098 <ferror@plt+0x1f7f8>
  423038:	mov	x22, x0
  42303c:	mov	x0, x20
  423040:	mov	w1, w19
  423044:	bl	423eec <ferror@plt+0x2064c>
  423048:	cmp	w19, #0x4
  42304c:	b.cs	423114 <ferror@plt+0x1f874>  // b.hs, b.nlast
  423050:	ldr	x8, [x20, #16]
  423054:	adrp	x9, 440000 <warn@@Base+0xec6c>
  423058:	add	x9, x9, #0x428
  42305c:	ldr	x3, [x20, #32]
  423060:	ldr	x0, [x20]
  423064:	ldr	x5, [x8, #8]
  423068:	ldr	x6, [x9, w19, sxtw #3]
  42306c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423070:	add	x1, x1, #0xc43
  423074:	mov	x2, x21
  423078:	mov	x4, x22
  42307c:	bl	403880 <fprintf@plt>
  423080:	mov	x0, x22
  423084:	bl	403510 <free@plt>
  423088:	mov	x0, x21
  42308c:	bl	403510 <free@plt>
  423090:	mov	w0, #0x1                   	// #1
  423094:	b	4230a4 <ferror@plt+0x1f804>
  423098:	mov	x0, x21
  42309c:	bl	403510 <free@plt>
  4230a0:	mov	w0, wzr
  4230a4:	ldp	x20, x19, [sp, #32]
  4230a8:	ldp	x22, x21, [sp, #16]
  4230ac:	ldp	x29, x30, [sp], #48
  4230b0:	ret
  4230b4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4230b8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4230bc:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4230c0:	add	x0, x0, #0x585
  4230c4:	add	x1, x1, #0x599
  4230c8:	add	x3, x3, #0xbaf
  4230cc:	mov	w2, #0x94d                 	// #2381
  4230d0:	bl	4037c0 <__assert_fail@plt>
  4230d4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4230d8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4230dc:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4230e0:	add	x0, x0, #0x9d9
  4230e4:	add	x1, x1, #0x599
  4230e8:	add	x3, x3, #0xbaf
  4230ec:	mov	w2, #0x94e                 	// #2382
  4230f0:	bl	4037c0 <__assert_fail@plt>
  4230f4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4230f8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4230fc:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423100:	add	x0, x0, #0xc21
  423104:	add	x1, x1, #0x599
  423108:	add	x3, x3, #0xbaf
  42310c:	mov	w2, #0x94f                 	// #2383
  423110:	bl	4037c0 <__assert_fail@plt>
  423114:	bl	403400 <abort@plt>
  423118:	ldr	x8, [x0, #16]
  42311c:	mov	w0, #0x1                   	// #1
  423120:	str	xzr, [x8, #24]
  423124:	ret
  423128:	stp	x29, x30, [sp, #-32]!
  42312c:	ldr	x8, [x0, #16]
  423130:	str	x19, [sp, #16]
  423134:	mov	x19, x0
  423138:	ldr	x0, [x0]
  42313c:	ldr	x3, [x19, #32]
  423140:	ldr	x2, [x8, #8]
  423144:	ldr	x4, [x8, #32]
  423148:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42314c:	add	x1, x1, #0xc70
  423150:	mov	x29, sp
  423154:	bl	403880 <fprintf@plt>
  423158:	ldr	x8, [x19, #16]
  42315c:	ldr	w9, [x8, #48]
  423160:	cbz	w9, 423184 <ferror@plt+0x1f8e4>
  423164:	ldr	x0, [x19]
  423168:	ldr	x2, [x8, #40]
  42316c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423170:	add	x1, x1, #0xc89
  423174:	bl	403880 <fprintf@plt>
  423178:	ldr	x8, [x19, #16]
  42317c:	ldr	x0, [x8, #40]
  423180:	bl	403510 <free@plt>
  423184:	ldr	x1, [x19]
  423188:	mov	w0, #0xa                   	// #10
  42318c:	bl	4030b0 <fputc@plt>
  423190:	ldr	x8, [x19, #16]
  423194:	cbz	x8, 4231a8 <ferror@plt+0x1f908>
  423198:	ldr	x19, [sp, #16]
  42319c:	mov	w0, #0x1                   	// #1
  4231a0:	ldp	x29, x30, [sp], #32
  4231a4:	ret
  4231a8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4231ac:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4231b0:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4231b4:	add	x0, x0, #0x91c
  4231b8:	add	x1, x1, #0x599
  4231bc:	add	x3, x3, #0x944
  4231c0:	mov	w2, #0x839                 	// #2105
  4231c4:	bl	4037c0 <__assert_fail@plt>
  4231c8:	b	423978 <ferror@plt+0x200d8>
  4231cc:	sub	sp, sp, #0x50
  4231d0:	sub	w8, w3, #0x7
  4231d4:	cmp	w8, #0x5
  4231d8:	stp	x29, x30, [sp, #32]
  4231dc:	str	x21, [sp, #48]
  4231e0:	stp	x20, x19, [sp, #64]
  4231e4:	add	x29, sp, #0x20
  4231e8:	b.cs	423250 <ferror@plt+0x1f9b0>  // b.hs, b.nlast
  4231ec:	adrp	x9, 440000 <warn@@Base+0xec6c>
  4231f0:	add	x9, x9, #0x400
  4231f4:	mov	x19, x1
  4231f8:	ldr	x1, [x9, w8, sxtw #3]
  4231fc:	mov	w21, w2
  423200:	mov	x20, x0
  423204:	bl	423978 <ferror@plt+0x200d8>
  423208:	cbz	w0, 42323c <ferror@plt+0x1f99c>
  42320c:	cbnz	x19, 423228 <ferror@plt+0x1f988>
  423210:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423214:	add	x1, x1, #0x82f
  423218:	add	x0, sp, #0xc
  42321c:	mov	w2, w21
  423220:	add	x19, sp, #0xc
  423224:	bl	403090 <sprintf@plt>
  423228:	mov	x0, x20
  42322c:	mov	x1, x19
  423230:	bl	423c3c <ferror@plt+0x2039c>
  423234:	cmp	w0, #0x0
  423238:	cset	w0, ne  // ne = any
  42323c:	ldp	x20, x19, [sp, #64]
  423240:	ldr	x21, [sp, #48]
  423244:	ldp	x29, x30, [sp, #32]
  423248:	add	sp, sp, #0x50
  42324c:	ret
  423250:	bl	403400 <abort@plt>
  423254:	stp	x29, x30, [sp, #-48]!
  423258:	str	x21, [sp, #16]
  42325c:	stp	x20, x19, [sp, #32]
  423260:	mov	x29, sp
  423264:	mov	x19, x1
  423268:	mov	x21, x0
  42326c:	bl	423e38 <ferror@plt+0x20598>
  423270:	cbz	x0, 4232a0 <ferror@plt+0x1fa00>
  423274:	mov	x20, x0
  423278:	ldr	x0, [x21]
  42327c:	ldr	x3, [x21, #32]
  423280:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423284:	add	x1, x1, #0xca5
  423288:	mov	x2, x19
  42328c:	mov	x4, x20
  423290:	bl	403880 <fprintf@plt>
  423294:	mov	x0, x20
  423298:	bl	403510 <free@plt>
  42329c:	mov	w0, #0x1                   	// #1
  4232a0:	ldp	x20, x19, [sp, #32]
  4232a4:	ldr	x21, [sp, #16]
  4232a8:	ldp	x29, x30, [sp], #48
  4232ac:	ret
  4232b0:	stp	x29, x30, [sp, #-16]!
  4232b4:	mov	x29, sp
  4232b8:	bl	423e38 <ferror@plt+0x20598>
  4232bc:	cbz	x0, 4232c8 <ferror@plt+0x1fa28>
  4232c0:	bl	403510 <free@plt>
  4232c4:	mov	w0, #0x1                   	// #1
  4232c8:	ldp	x29, x30, [sp], #16
  4232cc:	ret
  4232d0:	sub	sp, sp, #0x50
  4232d4:	stp	x29, x30, [sp, #32]
  4232d8:	stp	x22, x21, [sp, #48]
  4232dc:	stp	x20, x19, [sp, #64]
  4232e0:	ldr	w8, [x0, #8]
  4232e4:	mov	x21, x2
  4232e8:	mov	x20, x0
  4232ec:	mov	x19, x1
  4232f0:	add	x29, sp, #0x20
  4232f4:	cbz	w8, 423318 <ferror@plt+0x1fa78>
  4232f8:	mov	w22, wzr
  4232fc:	ldr	x1, [x20]
  423300:	mov	w0, #0x20                  	// #32
  423304:	bl	4030a0 <putc@plt>
  423308:	ldr	w8, [x20, #8]
  42330c:	add	w22, w22, #0x1
  423310:	cmp	w22, w8
  423314:	b.cc	4232fc <ferror@plt+0x1fa5c>  // b.lo, b.ul, b.last
  423318:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  42331c:	add	x1, x1, #0xd5c
  423320:	add	x0, sp, #0x8
  423324:	mov	x2, x21
  423328:	bl	403090 <sprintf@plt>
  42332c:	ldr	x0, [x20]
  423330:	ldr	x3, [x20, #32]
  423334:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423338:	add	x1, x1, #0xcbf
  42333c:	add	x4, sp, #0x8
  423340:	mov	x2, x19
  423344:	bl	403880 <fprintf@plt>
  423348:	ldp	x20, x19, [sp, #64]
  42334c:	ldp	x22, x21, [sp, #48]
  423350:	ldp	x29, x30, [sp, #32]
  423354:	mov	w0, #0x1                   	// #1
  423358:	add	sp, sp, #0x50
  42335c:	ret
  423360:	str	d8, [sp, #-48]!
  423364:	stp	x29, x30, [sp, #8]
  423368:	stp	x20, x19, [sp, #32]
  42336c:	ldr	w8, [x0, #8]
  423370:	mov	v8.16b, v0.16b
  423374:	mov	x20, x0
  423378:	mov	x19, x1
  42337c:	str	x21, [sp, #24]
  423380:	mov	x29, sp
  423384:	cbz	w8, 4233a8 <ferror@plt+0x1fb08>
  423388:	mov	w21, wzr
  42338c:	ldr	x1, [x20]
  423390:	mov	w0, #0x20                  	// #32
  423394:	bl	4030a0 <putc@plt>
  423398:	ldr	w8, [x20, #8]
  42339c:	add	w21, w21, #0x1
  4233a0:	cmp	w21, w8
  4233a4:	b.cc	42338c <ferror@plt+0x1faec>  // b.lo, b.ul, b.last
  4233a8:	ldr	x0, [x20]
  4233ac:	ldr	x3, [x20, #32]
  4233b0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4233b4:	add	x1, x1, #0xce9
  4233b8:	mov	x2, x19
  4233bc:	mov	v0.16b, v8.16b
  4233c0:	bl	403880 <fprintf@plt>
  4233c4:	ldp	x20, x19, [sp, #32]
  4233c8:	ldr	x21, [sp, #24]
  4233cc:	ldp	x29, x30, [sp, #8]
  4233d0:	mov	w0, #0x1                   	// #1
  4233d4:	ldr	d8, [sp], #48
  4233d8:	ret
  4233dc:	sub	sp, sp, #0x60
  4233e0:	stp	x29, x30, [sp, #32]
  4233e4:	str	x23, [sp, #48]
  4233e8:	stp	x22, x21, [sp, #64]
  4233ec:	stp	x20, x19, [sp, #80]
  4233f0:	add	x29, sp, #0x20
  4233f4:	mov	x22, x2
  4233f8:	mov	x19, x1
  4233fc:	mov	x21, x0
  423400:	bl	423e38 <ferror@plt+0x20598>
  423404:	cbz	x0, 423474 <ferror@plt+0x1fbd4>
  423408:	ldr	w8, [x21, #8]
  42340c:	mov	x20, x0
  423410:	cbz	w8, 423434 <ferror@plt+0x1fb94>
  423414:	mov	w23, wzr
  423418:	ldr	x1, [x21]
  42341c:	mov	w0, #0x20                  	// #32
  423420:	bl	4030a0 <putc@plt>
  423424:	ldr	w8, [x21, #8]
  423428:	add	w23, w23, #0x1
  42342c:	cmp	w23, w8
  423430:	b.cc	423418 <ferror@plt+0x1fb78>  // b.lo, b.ul, b.last
  423434:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  423438:	add	x1, x1, #0xd5c
  42343c:	add	x0, sp, #0x8
  423440:	mov	x2, x22
  423444:	bl	403090 <sprintf@plt>
  423448:	ldr	x0, [x21]
  42344c:	ldr	x3, [x21, #32]
  423450:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423454:	add	x1, x1, #0xd16
  423458:	add	x5, sp, #0x8
  42345c:	mov	x2, x19
  423460:	mov	x4, x20
  423464:	bl	403880 <fprintf@plt>
  423468:	mov	x0, x20
  42346c:	bl	403510 <free@plt>
  423470:	mov	w0, #0x1                   	// #1
  423474:	ldp	x20, x19, [sp, #80]
  423478:	ldp	x22, x21, [sp, #64]
  42347c:	ldr	x23, [sp, #48]
  423480:	ldp	x29, x30, [sp, #32]
  423484:	add	sp, sp, #0x60
  423488:	ret
  42348c:	stp	x29, x30, [sp, #-80]!
  423490:	str	x25, [sp, #16]
  423494:	stp	x24, x23, [sp, #32]
  423498:	stp	x22, x21, [sp, #48]
  42349c:	stp	x20, x19, [sp, #64]
  4234a0:	mov	x29, sp
  4234a4:	mov	w22, w2
  4234a8:	mov	x24, x1
  4234ac:	mov	x20, x0
  4234b0:	bl	423e38 <ferror@plt+0x20598>
  4234b4:	cbz	x0, 4235c0 <ferror@plt+0x1fd20>
  4234b8:	ldr	x8, [x20, #56]
  4234bc:	mov	x19, x0
  4234c0:	cbz	x8, 423504 <ferror@plt+0x1fc64>
  4234c4:	ldr	x0, [x20, #40]
  4234c8:	mov	w2, #0x3                   	// #3
  4234cc:	mov	x1, x24
  4234d0:	blr	x8
  4234d4:	mov	x21, x0
  4234d8:	cbz	x0, 423510 <ferror@plt+0x1fc70>
  4234dc:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  4234e0:	add	x1, x1, #0x8b4
  4234e4:	mov	x0, x21
  4234e8:	bl	4036d0 <strstr@plt>
  4234ec:	cbz	x0, 42351c <ferror@plt+0x1fc7c>
  4234f0:	mov	x24, x0
  4234f4:	strb	wzr, [x24], #2
  4234f8:	mov	w25, #0x1                   	// #1
  4234fc:	mov	x23, x21
  423500:	b	423528 <ferror@plt+0x1fc88>
  423504:	mov	w25, wzr
  423508:	mov	x21, xzr
  42350c:	b	423514 <ferror@plt+0x1fc74>
  423510:	mov	w25, wzr
  423514:	mov	x23, xzr
  423518:	b	423528 <ferror@plt+0x1fc88>
  42351c:	mov	x23, xzr
  423520:	mov	w25, #0x1                   	// #1
  423524:	mov	x24, x21
  423528:	ldr	x0, [x20]
  42352c:	ldr	x3, [x20, #32]
  423530:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423534:	add	x1, x1, #0xd3f
  423538:	mov	x2, x24
  42353c:	mov	x4, x19
  423540:	bl	403880 <fprintf@plt>
  423544:	sub	w8, w22, #0x2
  423548:	cmp	w8, #0x2
  42354c:	b.cs	423564 <ferror@plt+0x1fcc4>  // b.hs, b.nlast
  423550:	ldr	x3, [x20]
  423554:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423558:	add	x0, x0, #0xd58
  42355c:	mov	w1, #0x6                   	// #6
  423560:	b	42357c <ferror@plt+0x1fcdc>
  423564:	cmp	w22, #0x5
  423568:	b.ne	423584 <ferror@plt+0x1fce4>  // b.any
  42356c:	ldr	x3, [x20]
  423570:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423574:	add	x0, x0, #0xd5f
  423578:	mov	w1, #0xa                   	// #10
  42357c:	mov	w2, #0x1                   	// #1
  423580:	bl	4035b0 <fwrite@plt>
  423584:	cbz	x23, 42359c <ferror@plt+0x1fcfc>
  423588:	ldr	x0, [x20]
  42358c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423590:	add	x1, x1, #0xd6a
  423594:	mov	x2, x23
  423598:	bl	403880 <fprintf@plt>
  42359c:	cbz	w25, 4235a8 <ferror@plt+0x1fd08>
  4235a0:	mov	x0, x21
  4235a4:	bl	403510 <free@plt>
  4235a8:	ldr	x1, [x20]
  4235ac:	mov	w0, #0xa                   	// #10
  4235b0:	bl	4030b0 <fputc@plt>
  4235b4:	mov	x0, x19
  4235b8:	bl	403510 <free@plt>
  4235bc:	mov	w0, #0x1                   	// #1
  4235c0:	ldp	x20, x19, [sp, #64]
  4235c4:	ldp	x22, x21, [sp, #48]
  4235c8:	ldp	x24, x23, [sp, #32]
  4235cc:	ldr	x25, [sp, #16]
  4235d0:	ldp	x29, x30, [sp], #80
  4235d4:	ret
  4235d8:	stp	x29, x30, [sp, #-48]!
  4235dc:	stp	x22, x21, [sp, #16]
  4235e0:	stp	x20, x19, [sp, #32]
  4235e4:	ldr	x8, [x0, #16]
  4235e8:	adrp	x9, 43e000 <warn@@Base+0xcc6c>
  4235ec:	add	x9, x9, #0xdd4
  4235f0:	cmp	w2, #0x0
  4235f4:	csel	x9, x9, xzr, eq  // eq = none
  4235f8:	str	x9, [x8, #32]
  4235fc:	ldr	x8, [x0, #56]
  423600:	mov	x19, x0
  423604:	mov	x21, x1
  423608:	mov	x29, sp
  42360c:	cbz	x8, 423628 <ferror@plt+0x1fd88>
  423610:	ldr	x0, [x19, #40]
  423614:	mov	w2, #0x3                   	// #3
  423618:	mov	x1, x21
  42361c:	blr	x8
  423620:	mov	x20, x0
  423624:	b	42362c <ferror@plt+0x1fd8c>
  423628:	mov	x20, xzr
  42362c:	cmp	x20, #0x0
  423630:	csel	x1, x20, x21, ne  // ne = any
  423634:	mov	x0, x19
  423638:	bl	423cd8 <ferror@plt+0x20438>
  42363c:	cbz	w0, 4236c8 <ferror@plt+0x1fe28>
  423640:	ldr	x22, [x19, #16]
  423644:	str	xzr, [x22, #24]
  423648:	cbz	x20, 423694 <ferror@plt+0x1fdf4>
  42364c:	adrp	x1, 434000 <warn@@Base+0x2c6c>
  423650:	add	x1, x1, #0x8b4
  423654:	mov	x0, x20
  423658:	bl	4036d0 <strstr@plt>
  42365c:	cbz	x0, 423670 <ferror@plt+0x1fdd0>
  423660:	str	x20, [x22, #24]
  423664:	strb	wzr, [x0], #2
  423668:	mov	x20, x0
  42366c:	b	42367c <ferror@plt+0x1fddc>
  423670:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  423674:	add	x8, x8, #0x850
  423678:	str	x8, [x22, #24]
  42367c:	mov	w1, #0x28                  	// #40
  423680:	mov	x0, x20
  423684:	bl	403560 <strchr@plt>
  423688:	cbz	x0, 423690 <ferror@plt+0x1fdf0>
  42368c:	strb	wzr, [x0]
  423690:	mov	x21, x20
  423694:	mov	x0, x21
  423698:	bl	403370 <strdup@plt>
  42369c:	ldr	x8, [x19, #16]
  4236a0:	ldr	x9, [x8, #24]
  4236a4:	str	x0, [x8, #40]
  4236a8:	cbnz	x9, 4236c0 <ferror@plt+0x1fe20>
  4236ac:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  4236b0:	add	x1, x1, #0x667
  4236b4:	mov	x0, x19
  4236b8:	bl	423c3c <ferror@plt+0x2039c>
  4236bc:	cbz	w0, 4236c8 <ferror@plt+0x1fe28>
  4236c0:	mov	w0, #0x1                   	// #1
  4236c4:	str	w0, [x19, #24]
  4236c8:	ldp	x20, x19, [sp, #32]
  4236cc:	ldp	x22, x21, [sp, #16]
  4236d0:	ldp	x29, x30, [sp], #48
  4236d4:	ret
  4236d8:	stp	x29, x30, [sp, #-48]!
  4236dc:	sub	w8, w2, #0x3
  4236e0:	str	x21, [sp, #16]
  4236e4:	stp	x20, x19, [sp, #32]
  4236e8:	mov	w20, w2
  4236ec:	mov	x21, x1
  4236f0:	cmp	w8, #0x1
  4236f4:	mov	x19, x0
  4236f8:	mov	x29, sp
  4236fc:	b.hi	42370c <ferror@plt+0x1fe6c>  // b.pmore
  423700:	mov	x0, x19
  423704:	bl	4222ac <ferror@plt+0x1ea0c>
  423708:	cbz	w0, 423750 <ferror@plt+0x1feb0>
  42370c:	mov	x0, x19
  423710:	mov	x1, x21
  423714:	bl	423cd8 <ferror@plt+0x20438>
  423718:	cbz	w0, 423750 <ferror@plt+0x1feb0>
  42371c:	mov	x0, x19
  423720:	bl	423e38 <ferror@plt+0x20598>
  423724:	cbz	x0, 423750 <ferror@plt+0x1feb0>
  423728:	ldr	x8, [x19, #16]
  42372c:	mov	x21, x0
  423730:	ldr	x8, [x8, #24]
  423734:	cbz	x8, 423760 <ferror@plt+0x1fec0>
  423738:	mov	x0, x21
  42373c:	bl	403510 <free@plt>
  423740:	ldr	w8, [x19, #24]
  423744:	mov	w0, #0x1                   	// #1
  423748:	add	w8, w8, #0x1
  42374c:	str	w8, [x19, #24]
  423750:	ldp	x20, x19, [sp, #32]
  423754:	ldr	x21, [sp, #16]
  423758:	ldp	x29, x30, [sp], #48
  42375c:	ret
  423760:	ldr	w8, [x19, #24]
  423764:	cmp	w8, #0x1
  423768:	b.eq	423780 <ferror@plt+0x1fee0>  // b.none
  42376c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  423770:	add	x1, x1, #0x95
  423774:	mov	x0, x19
  423778:	bl	423c3c <ferror@plt+0x2039c>
  42377c:	cbz	w0, 423750 <ferror@plt+0x1feb0>
  423780:	cmp	w20, #0x4
  423784:	b.eq	423790 <ferror@plt+0x1fef0>  // b.none
  423788:	cmp	w20, #0x2
  42378c:	b.ne	4237a4 <ferror@plt+0x1ff04>  // b.any
  423790:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423794:	add	x1, x1, #0xd74
  423798:	mov	x0, x19
  42379c:	bl	423c3c <ferror@plt+0x2039c>
  4237a0:	cbz	w0, 423750 <ferror@plt+0x1feb0>
  4237a4:	mov	x0, x19
  4237a8:	mov	x1, x21
  4237ac:	bl	423c3c <ferror@plt+0x2039c>
  4237b0:	cbnz	w0, 423738 <ferror@plt+0x1fe98>
  4237b4:	b	423750 <ferror@plt+0x1feb0>
  4237b8:	sub	sp, sp, #0x60
  4237bc:	stp	x29, x30, [sp, #32]
  4237c0:	stp	x22, x21, [sp, #64]
  4237c4:	stp	x20, x19, [sp, #80]
  4237c8:	ldr	w8, [x0, #24]
  4237cc:	str	x23, [sp, #48]
  4237d0:	add	x29, sp, #0x20
  4237d4:	cmp	w8, #0x1
  4237d8:	b.lt	423944 <ferror@plt+0x200a4>  // b.tstop
  4237dc:	ldr	x8, [x0, #16]
  4237e0:	mov	x19, x0
  4237e4:	str	wzr, [x0, #24]
  4237e8:	ldr	x0, [x0]
  4237ec:	ldr	x2, [x8, #40]
  4237f0:	ldr	x3, [x19, #32]
  4237f4:	mov	x20, x1
  4237f8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4237fc:	add	x1, x1, #0xd7e
  423800:	bl	403880 <fprintf@plt>
  423804:	ldr	x8, [x19, #16]
  423808:	ldr	x0, [x8, #40]
  42380c:	bl	403510 <free@plt>
  423810:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  423814:	add	x1, x1, #0x58a
  423818:	add	x0, sp, #0x8
  42381c:	mov	x2, x20
  423820:	bl	403090 <sprintf@plt>
  423824:	ldr	x20, [x19]
  423828:	ldp	x21, x22, [x19, #40]
  42382c:	add	x0, sp, #0x8
  423830:	mov	w2, #0x10                  	// #16
  423834:	mov	x1, xzr
  423838:	bl	402ff0 <bfd_scan_vma@plt>
  42383c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  423840:	adrp	x1, 424000 <ferror@plt+0x20760>
  423844:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  423848:	str	x0, [x8, #144]
  42384c:	add	x1, x1, #0x4
  423850:	mov	x0, x21
  423854:	mov	x2, x22
  423858:	str	wzr, [x23, #152]
  42385c:	bl	4037b0 <bfd_map_over_sections@plt>
  423860:	ldr	w8, [x23, #152]
  423864:	cbz	w8, 423884 <ferror@plt+0x1ffe4>
  423868:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  42386c:	ldr	w2, [x8, #156]
  423870:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423874:	add	x1, x1, #0xe2c
  423878:	mov	x0, x20
  42387c:	bl	403880 <fprintf@plt>
  423880:	b	42389c <ferror@plt+0x1fffc>
  423884:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  423888:	add	x0, x0, #0x63d
  42388c:	mov	w1, #0x2                   	// #2
  423890:	mov	w2, #0x1                   	// #1
  423894:	mov	x3, x20
  423898:	bl	4035b0 <fwrite@plt>
  42389c:	ldr	x9, [x19, #16]
  4238a0:	ldp	x8, x22, [x9, #24]
  4238a4:	cbz	x8, 4238c4 <ferror@plt+0x20024>
  4238a8:	ldrb	w9, [x8]
  4238ac:	mov	w10, #0x6d                  	// #109
  4238b0:	mov	w11, #0x66                  	// #102
  4238b4:	cmp	w9, #0x0
  4238b8:	csel	x20, xzr, x8, eq  // eq = none
  4238bc:	csel	w21, w11, w10, eq  // eq = none
  4238c0:	b	4238e0 <ferror@plt+0x20040>
  4238c4:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4238c8:	add	x1, x1, #0xef9
  4238cc:	mov	x0, x19
  4238d0:	bl	423c3c <ferror@plt+0x2039c>
  4238d4:	cbz	w0, 423948 <ferror@plt+0x200a8>
  4238d8:	mov	x20, xzr
  4238dc:	mov	w21, #0x66                  	// #102
  4238e0:	mov	x0, x19
  4238e4:	bl	423e38 <ferror@plt+0x20598>
  4238e8:	cbz	x0, 423948 <ferror@plt+0x200a8>
  4238ec:	mov	x3, x0
  4238f0:	ldr	x0, [x19]
  4238f4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4238f8:	add	x1, x1, #0xd85
  4238fc:	mov	w2, w21
  423900:	bl	403880 <fprintf@plt>
  423904:	cbz	x22, 423918 <ferror@plt+0x20078>
  423908:	ldr	x1, [x19]
  42390c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423910:	add	x0, x0, #0xd58
  423914:	bl	402fe0 <fputs@plt>
  423918:	cbz	x20, 423938 <ferror@plt+0x20098>
  42391c:	ldr	x0, [x19]
  423920:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423924:	add	x1, x1, #0xd6a
  423928:	mov	x2, x20
  42392c:	bl	403880 <fprintf@plt>
  423930:	mov	x0, x20
  423934:	bl	403510 <free@plt>
  423938:	ldr	x1, [x19]
  42393c:	mov	w0, #0xa                   	// #10
  423940:	bl	4030b0 <fputc@plt>
  423944:	mov	w0, #0x1                   	// #1
  423948:	ldp	x20, x19, [sp, #80]
  42394c:	ldp	x22, x21, [sp, #64]
  423950:	ldr	x23, [sp, #48]
  423954:	ldp	x29, x30, [sp, #32]
  423958:	add	sp, sp, #0x60
  42395c:	ret
  423960:	mov	w0, #0x1                   	// #1
  423964:	ret
  423968:	mov	w0, #0x1                   	// #1
  42396c:	ret
  423970:	mov	w0, #0x1                   	// #1
  423974:	ret
  423978:	cbz	x1, 4239e4 <ferror@plt+0x20144>
  42397c:	stp	x29, x30, [sp, #-48]!
  423980:	stp	x20, x19, [sp, #32]
  423984:	mov	x19, x0
  423988:	mov	w0, #0x38                  	// #56
  42398c:	str	x21, [sp, #16]
  423990:	mov	x29, sp
  423994:	mov	x20, x1
  423998:	bl	403290 <xmalloc@plt>
  42399c:	movi	v0.2d, #0x0
  4239a0:	mov	x21, x0
  4239a4:	stp	q0, q0, [x0]
  4239a8:	str	q0, [x0, #32]
  4239ac:	str	xzr, [x0, #48]
  4239b0:	mov	x0, x20
  4239b4:	bl	4032c0 <xstrdup@plt>
  4239b8:	mov	w8, #0x3                   	// #3
  4239bc:	str	xzr, [x21, #24]
  4239c0:	str	w8, [x21, #16]
  4239c4:	ldr	x8, [x19, #16]
  4239c8:	stp	x8, x0, [x21]
  4239cc:	str	x21, [x19, #16]
  4239d0:	ldp	x20, x19, [sp, #32]
  4239d4:	ldr	x21, [sp, #16]
  4239d8:	mov	w0, #0x1                   	// #1
  4239dc:	ldp	x29, x30, [sp], #48
  4239e0:	ret
  4239e4:	mov	w0, wzr
  4239e8:	ret
  4239ec:	stp	x29, x30, [sp, #-48]!
  4239f0:	stp	x20, x19, [sp, #32]
  4239f4:	str	x21, [sp, #16]
  4239f8:	ldr	x21, [x0, #16]
  4239fc:	mov	x29, sp
  423a00:	cbz	x21, 423a70 <ferror@plt+0x201d0>
  423a04:	mov	x19, x0
  423a08:	mov	x0, x1
  423a0c:	mov	x20, x1
  423a10:	bl	402fd0 <strlen@plt>
  423a14:	ldr	x8, [x21, #8]
  423a18:	mov	x21, x0
  423a1c:	mov	x0, x8
  423a20:	bl	402fd0 <strlen@plt>
  423a24:	add	x8, x21, x0
  423a28:	add	x0, x8, #0x1
  423a2c:	bl	403290 <xmalloc@plt>
  423a30:	ldr	x8, [x19, #16]
  423a34:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  423a38:	add	x1, x1, #0xc2c
  423a3c:	mov	x2, x20
  423a40:	ldr	x3, [x8, #8]
  423a44:	mov	x21, x0
  423a48:	bl	403090 <sprintf@plt>
  423a4c:	ldr	x8, [x19, #16]
  423a50:	ldr	x0, [x8, #8]
  423a54:	bl	403510 <free@plt>
  423a58:	ldr	x8, [x19, #16]
  423a5c:	str	x21, [x8, #8]
  423a60:	ldp	x20, x19, [sp, #32]
  423a64:	ldr	x21, [sp, #16]
  423a68:	ldp	x29, x30, [sp], #48
  423a6c:	ret
  423a70:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423a74:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423a78:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423a7c:	add	x0, x0, #0x585
  423a80:	add	x1, x1, #0x599
  423a84:	add	x3, x3, #0x5b0
  423a88:	mov	w2, #0x16a                 	// #362
  423a8c:	bl	4037c0 <__assert_fail@plt>
  423a90:	sub	sp, sp, #0x80
  423a94:	stp	x20, x19, [sp, #112]
  423a98:	mov	x19, x0
  423a9c:	mov	w0, #0x38                  	// #56
  423aa0:	stp	x29, x30, [sp, #32]
  423aa4:	stp	x28, x27, [sp, #48]
  423aa8:	stp	x26, x25, [sp, #64]
  423aac:	stp	x24, x23, [sp, #80]
  423ab0:	stp	x22, x21, [sp, #96]
  423ab4:	add	x29, sp, #0x20
  423ab8:	mov	x20, x3
  423abc:	mov	x21, x2
  423ac0:	mov	x22, x1
  423ac4:	bl	403290 <xmalloc@plt>
  423ac8:	movi	v0.2d, #0x0
  423acc:	mov	x23, x0
  423ad0:	stp	q0, q0, [x0]
  423ad4:	str	q0, [x0, #32]
  423ad8:	str	xzr, [x0, #48]
  423adc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423ae0:	add	x0, x0, #0x62f
  423ae4:	bl	4032c0 <xstrdup@plt>
  423ae8:	mov	w8, #0x3                   	// #3
  423aec:	str	xzr, [x23, #24]
  423af0:	str	w8, [x23, #16]
  423af4:	ldr	x8, [x19, #16]
  423af8:	stp	x8, x0, [x23]
  423afc:	str	x23, [x19, #16]
  423b00:	cbz	x22, 423b28 <ferror@plt+0x20288>
  423b04:	mov	x0, x19
  423b08:	mov	x1, x22
  423b0c:	bl	423c3c <ferror@plt+0x2039c>
  423b10:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423b14:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  423b18:	add	x1, x1, #0x25e
  423b1c:	mov	x0, x19
  423b20:	bl	423c3c <ferror@plt+0x2039c>
  423b24:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423b28:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423b2c:	add	x1, x1, #0x7f2
  423b30:	mov	x0, x19
  423b34:	bl	423c3c <ferror@plt+0x2039c>
  423b38:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423b3c:	cbz	x21, 423bf0 <ferror@plt+0x20350>
  423b40:	ldr	x1, [x21]
  423b44:	cbz	x1, 423c04 <ferror@plt+0x20364>
  423b48:	adrp	x22, 43b000 <warn@@Base+0x9c6c>
  423b4c:	adrp	x23, 43f000 <warn@@Base+0xdc6c>
  423b50:	adrp	x24, 436000 <warn@@Base+0x4c6c>
  423b54:	mov	x26, xzr
  423b58:	mov	x27, xzr
  423b5c:	mov	w25, #0x1                   	// #1
  423b60:	add	x22, x22, #0xd5c
  423b64:	add	x23, x23, #0x645
  423b68:	add	x24, x24, #0x95
  423b6c:	mov	x28, x21
  423b70:	cmp	w25, #0x1
  423b74:	b.eq	423b8c <ferror@plt+0x202ec>  // b.none
  423b78:	mov	x0, x19
  423b7c:	mov	x1, x24
  423b80:	bl	423c3c <ferror@plt+0x2039c>
  423b84:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423b88:	ldr	x1, [x28]
  423b8c:	mov	x0, x19
  423b90:	bl	423c3c <ferror@plt+0x2039c>
  423b94:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423b98:	ldr	x2, [x20, x26, lsl #3]
  423b9c:	cmp	x2, x27
  423ba0:	b.eq	423bd4 <ferror@plt+0x20334>  // b.none
  423ba4:	add	x0, sp, #0x8
  423ba8:	mov	x1, x22
  423bac:	bl	403090 <sprintf@plt>
  423bb0:	mov	x0, x19
  423bb4:	mov	x1, x23
  423bb8:	bl	423c3c <ferror@plt+0x2039c>
  423bbc:	cbz	w0, 423c34 <ferror@plt+0x20394>
  423bc0:	add	x1, sp, #0x8
  423bc4:	mov	x0, x19
  423bc8:	bl	423c3c <ferror@plt+0x2039c>
  423bcc:	cbz	w0, 423c34 <ferror@plt+0x20394>
  423bd0:	ldr	x27, [x20, x26, lsl #3]
  423bd4:	add	x28, x21, w25, uxtw #3
  423bd8:	ldr	x1, [x28]
  423bdc:	add	x27, x27, #0x1
  423be0:	mov	w26, w25
  423be4:	add	w25, w25, #0x1
  423be8:	cbnz	x1, 423b70 <ferror@plt+0x202d0>
  423bec:	b	423c04 <ferror@plt+0x20364>
  423bf0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423bf4:	add	x1, x1, #0x635
  423bf8:	mov	x0, x19
  423bfc:	bl	423c3c <ferror@plt+0x2039c>
  423c00:	cbz	w0, 423c14 <ferror@plt+0x20374>
  423c04:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423c08:	add	x1, x1, #0x649
  423c0c:	mov	x0, x19
  423c10:	bl	423c3c <ferror@plt+0x2039c>
  423c14:	ldp	x20, x19, [sp, #112]
  423c18:	ldp	x22, x21, [sp, #96]
  423c1c:	ldp	x24, x23, [sp, #80]
  423c20:	ldp	x26, x25, [sp, #64]
  423c24:	ldp	x28, x27, [sp, #48]
  423c28:	ldp	x29, x30, [sp, #32]
  423c2c:	add	sp, sp, #0x80
  423c30:	ret
  423c34:	mov	w0, wzr
  423c38:	b	423c14 <ferror@plt+0x20374>
  423c3c:	stp	x29, x30, [sp, #-48]!
  423c40:	stp	x22, x21, [sp, #16]
  423c44:	stp	x20, x19, [sp, #32]
  423c48:	mov	x29, sp
  423c4c:	cbz	x1, 423ca4 <ferror@plt+0x20404>
  423c50:	ldr	x8, [x0, #16]
  423c54:	mov	x20, x0
  423c58:	cbz	x8, 423cb8 <ferror@plt+0x20418>
  423c5c:	ldr	x21, [x8, #8]
  423c60:	mov	x19, x1
  423c64:	mov	x0, x21
  423c68:	bl	402fd0 <strlen@plt>
  423c6c:	mov	x22, x0
  423c70:	mov	x0, x19
  423c74:	bl	402fd0 <strlen@plt>
  423c78:	add	x8, x0, w22, uxtw
  423c7c:	add	x1, x8, #0x1
  423c80:	mov	x0, x21
  423c84:	bl	4031e0 <xrealloc@plt>
  423c88:	ldr	x8, [x20, #16]
  423c8c:	mov	x1, x19
  423c90:	str	x0, [x8, #8]
  423c94:	add	x0, x0, w22, uxtw
  423c98:	bl	403620 <strcpy@plt>
  423c9c:	mov	w0, #0x1                   	// #1
  423ca0:	b	423ca8 <ferror@plt+0x20408>
  423ca4:	mov	w0, wzr
  423ca8:	ldp	x20, x19, [sp, #32]
  423cac:	ldp	x22, x21, [sp, #16]
  423cb0:	ldp	x29, x30, [sp], #48
  423cb4:	ret
  423cb8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423cbc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423cc0:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423cc4:	add	x0, x0, #0x585
  423cc8:	add	x1, x1, #0x599
  423ccc:	add	x3, x3, #0x64c
  423cd0:	mov	w2, #0x17e                 	// #382
  423cd4:	bl	4037c0 <__assert_fail@plt>
  423cd8:	stp	x29, x30, [sp, #-64]!
  423cdc:	stp	x22, x21, [sp, #32]
  423ce0:	stp	x20, x19, [sp, #48]
  423ce4:	ldr	x8, [x0, #16]
  423ce8:	str	x23, [sp, #16]
  423cec:	mov	x29, sp
  423cf0:	cbz	x8, 423e18 <ferror@plt+0x20578>
  423cf4:	ldr	x21, [x8, #8]
  423cf8:	mov	x19, x0
  423cfc:	mov	x20, x1
  423d00:	mov	w1, #0x7c                  	// #124
  423d04:	mov	x0, x21
  423d08:	bl	403560 <strchr@plt>
  423d0c:	cbz	x0, 423d90 <ferror@plt+0x204f0>
  423d10:	mov	x22, x0
  423d14:	mov	x0, x21
  423d18:	bl	402fd0 <strlen@plt>
  423d1c:	mov	x21, x0
  423d20:	mov	x0, x20
  423d24:	bl	402fd0 <strlen@plt>
  423d28:	add	x0, x0, x21
  423d2c:	bl	403290 <xmalloc@plt>
  423d30:	ldr	x23, [x19, #16]
  423d34:	mov	x21, x0
  423d38:	ldr	x1, [x23, #8]
  423d3c:	sub	x2, x22, x1
  423d40:	bl	402f70 <memcpy@plt>
  423d44:	ldr	x8, [x23, #8]
  423d48:	mov	x1, x20
  423d4c:	sub	x8, x22, x8
  423d50:	add	x0, x21, x8
  423d54:	bl	403620 <strcpy@plt>
  423d58:	add	x1, x22, #0x1
  423d5c:	mov	x0, x21
  423d60:	bl	403260 <strcat@plt>
  423d64:	ldr	x8, [x19, #16]
  423d68:	ldr	x0, [x8, #8]
  423d6c:	bl	403510 <free@plt>
  423d70:	ldr	x8, [x19, #16]
  423d74:	str	x21, [x8, #8]
  423d78:	mov	w0, #0x1                   	// #1
  423d7c:	ldp	x20, x19, [sp, #48]
  423d80:	ldp	x22, x21, [sp, #32]
  423d84:	ldr	x23, [sp, #16]
  423d88:	ldp	x29, x30, [sp], #64
  423d8c:	ret
  423d90:	mov	w1, #0x7c                  	// #124
  423d94:	mov	x0, x20
  423d98:	bl	403560 <strchr@plt>
  423d9c:	cbz	x0, 423de4 <ferror@plt+0x20544>
  423da0:	mov	w1, #0x7b                  	// #123
  423da4:	mov	x0, x21
  423da8:	bl	403560 <strchr@plt>
  423dac:	cbnz	x0, 423dc0 <ferror@plt+0x20520>
  423db0:	mov	w1, #0x28                  	// #40
  423db4:	mov	x0, x21
  423db8:	bl	403560 <strchr@plt>
  423dbc:	cbz	x0, 423de4 <ferror@plt+0x20544>
  423dc0:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  423dc4:	add	x1, x1, #0x667
  423dc8:	mov	x0, x19
  423dcc:	bl	4239ec <ferror@plt+0x2014c>
  423dd0:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  423dd4:	add	x1, x1, #0xef9
  423dd8:	mov	x0, x19
  423ddc:	bl	423c3c <ferror@plt+0x2039c>
  423de0:	cbz	w0, 423d7c <ferror@plt+0x204dc>
  423de4:	ldrb	w8, [x20]
  423de8:	cbz	w8, 423d78 <ferror@plt+0x204d8>
  423dec:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  423df0:	add	x1, x1, #0x25e
  423df4:	mov	x0, x19
  423df8:	bl	423c3c <ferror@plt+0x2039c>
  423dfc:	cbz	w0, 423d7c <ferror@plt+0x204dc>
  423e00:	mov	x0, x19
  423e04:	mov	x1, x20
  423e08:	bl	423c3c <ferror@plt+0x2039c>
  423e0c:	cmp	w0, #0x0
  423e10:	cset	w0, ne  // ne = any
  423e14:	b	423d7c <ferror@plt+0x204dc>
  423e18:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423e1c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423e20:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423e24:	add	x0, x0, #0x585
  423e28:	add	x1, x1, #0x599
  423e2c:	add	x3, x3, #0x6b2
  423e30:	mov	w2, #0x1a5                 	// #421
  423e34:	bl	4037c0 <__assert_fail@plt>
  423e38:	stp	x29, x30, [sp, #-32]!
  423e3c:	mov	x8, x0
  423e40:	ldr	x0, [x0, #16]
  423e44:	str	x19, [sp, #16]
  423e48:	mov	x29, sp
  423e4c:	cbz	x0, 423e70 <ferror@plt+0x205d0>
  423e50:	ldr	x9, [x0]
  423e54:	str	x9, [x8, #16]
  423e58:	ldr	x19, [x0, #8]
  423e5c:	bl	403510 <free@plt>
  423e60:	mov	x0, x19
  423e64:	ldr	x19, [sp, #16]
  423e68:	ldp	x29, x30, [sp], #32
  423e6c:	ret
  423e70:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423e74:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423e78:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423e7c:	add	x0, x0, #0x585
  423e80:	add	x1, x1, #0x599
  423e84:	add	x3, x3, #0x73b
  423e88:	mov	w2, #0x1e0                 	// #480
  423e8c:	bl	4037c0 <__assert_fail@plt>
  423e90:	stp	x29, x30, [sp, #-48]!
  423e94:	stp	x20, x19, [sp, #32]
  423e98:	ldr	w8, [x0, #8]
  423e9c:	str	x21, [sp, #16]
  423ea0:	mov	x29, sp
  423ea4:	cbz	w8, 423ed8 <ferror@plt+0x20638>
  423ea8:	adrp	x20, 436000 <warn@@Base+0x4c6c>
  423eac:	mov	x19, x0
  423eb0:	mov	w21, wzr
  423eb4:	add	x20, x20, #0x25e
  423eb8:	mov	x0, x19
  423ebc:	mov	x1, x20
  423ec0:	bl	423c3c <ferror@plt+0x2039c>
  423ec4:	cbz	w0, 423edc <ferror@plt+0x2063c>
  423ec8:	ldr	w8, [x19, #8]
  423ecc:	add	w21, w21, #0x1
  423ed0:	cmp	w21, w8
  423ed4:	b.cc	423eb8 <ferror@plt+0x20618>  // b.lo, b.ul, b.last
  423ed8:	mov	w0, #0x1                   	// #1
  423edc:	ldp	x20, x19, [sp, #32]
  423ee0:	ldr	x21, [sp, #16]
  423ee4:	ldp	x29, x30, [sp], #48
  423ee8:	ret
  423eec:	stp	x29, x30, [sp, #-16]!
  423ef0:	ldr	x8, [x0, #16]
  423ef4:	mov	x29, sp
  423ef8:	cbz	x8, 423f1c <ferror@plt+0x2067c>
  423efc:	ldr	w9, [x8, #16]
  423f00:	cmp	w9, w1
  423f04:	b.eq	423f14 <ferror@plt+0x20674>  // b.none
  423f08:	cmp	w9, #0x3
  423f0c:	b.eq	423f3c <ferror@plt+0x2069c>  // b.none
  423f10:	str	w1, [x8, #16]
  423f14:	ldp	x29, x30, [sp], #16
  423f18:	ret
  423f1c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423f20:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423f24:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423f28:	add	x0, x0, #0x585
  423f2c:	add	x1, x1, #0x599
  423f30:	add	x3, x3, #0x882
  423f34:	mov	w2, #0x80c                 	// #2060
  423f38:	bl	4037c0 <__assert_fail@plt>
  423f3c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423f40:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423f44:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423f48:	add	x0, x0, #0x8cb
  423f4c:	add	x1, x1, #0x599
  423f50:	add	x3, x3, #0x882
  423f54:	mov	w2, #0x811                 	// #2065
  423f58:	bl	4037c0 <__assert_fail@plt>
  423f5c:	stp	x29, x30, [sp, #-48]!
  423f60:	stp	x22, x21, [sp, #16]
  423f64:	stp	x20, x19, [sp, #32]
  423f68:	mov	x29, sp
  423f6c:	cbz	x1, 423f98 <ferror@plt+0x206f8>
  423f70:	ldr	x8, [x0, #16]
  423f74:	mov	x20, x0
  423f78:	cbz	x8, 423fe4 <ferror@plt+0x20744>
  423f7c:	ldr	x21, [x8, #40]
  423f80:	mov	x19, x1
  423f84:	cbz	x21, 423fa0 <ferror@plt+0x20700>
  423f88:	mov	x0, x21
  423f8c:	bl	402fd0 <strlen@plt>
  423f90:	and	x22, x0, #0xffffffff
  423f94:	b	423fa4 <ferror@plt+0x20704>
  423f98:	mov	w0, wzr
  423f9c:	b	423fd4 <ferror@plt+0x20734>
  423fa0:	mov	x22, xzr
  423fa4:	mov	x0, x19
  423fa8:	bl	402fd0 <strlen@plt>
  423fac:	add	x8, x22, x0
  423fb0:	add	x1, x8, #0x1
  423fb4:	mov	x0, x21
  423fb8:	bl	4031e0 <xrealloc@plt>
  423fbc:	ldr	x8, [x20, #16]
  423fc0:	mov	x1, x19
  423fc4:	str	x0, [x8, #40]
  423fc8:	add	x0, x0, x22
  423fcc:	bl	403620 <strcpy@plt>
  423fd0:	mov	w0, #0x1                   	// #1
  423fd4:	ldp	x20, x19, [sp, #32]
  423fd8:	ldp	x22, x21, [sp, #16]
  423fdc:	ldp	x29, x30, [sp], #48
  423fe0:	ret
  423fe4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  423fe8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  423fec:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  423ff0:	add	x0, x0, #0x585
  423ff4:	add	x1, x1, #0x599
  423ff8:	add	x3, x3, #0xa86
  423ffc:	mov	w2, #0x192                 	// #402
  424000:	bl	4037c0 <__assert_fail@plt>
  424004:	stp	x29, x30, [sp, #-32]!
  424008:	str	x19, [sp, #16]
  42400c:	adrp	x19, 45b000 <_bfd_std_section+0x3110>
  424010:	ldr	w9, [x19, #152]
  424014:	mov	x29, sp
  424018:	cbnz	w9, 424080 <ferror@plt+0x207e0>
  42401c:	ldrb	w9, [x1, #32]
  424020:	mov	x8, x1
  424024:	tbz	w9, #0, 424080 <ferror@plt+0x207e0>
  424028:	adrp	x10, 45b000 <_bfd_std_section+0x3110>
  42402c:	ldr	x9, [x8, #40]
  424030:	ldr	x10, [x10, #144]
  424034:	subs	x3, x10, x9
  424038:	b.cc	424080 <ferror@plt+0x207e0>  // b.lo, b.ul, b.last
  42403c:	ldr	x11, [x8, #56]
  424040:	add	x9, x11, x9
  424044:	cmp	x10, x9
  424048:	b.cs	424080 <ferror@plt+0x207e0>  // b.hs, b.nlast
  42404c:	ldr	x9, [x0, #8]
  424050:	adrp	x4, 45b000 <_bfd_std_section+0x3110>
  424054:	adrp	x5, 45b000 <_bfd_std_section+0x3110>
  424058:	adrp	x6, 45b000 <_bfd_std_section+0x3110>
  42405c:	ldr	x9, [x9, #568]
  424060:	add	x4, x4, #0xa0
  424064:	add	x5, x5, #0xa8
  424068:	add	x6, x6, #0x9c
  42406c:	mov	x1, x2
  424070:	mov	x2, x8
  424074:	mov	x7, xzr
  424078:	blr	x9
  42407c:	str	w0, [x19, #152]
  424080:	ldr	x19, [sp, #16]
  424084:	ldp	x29, x30, [sp], #32
  424088:	ret
  42408c:	stp	x29, x30, [sp, #-16]!
  424090:	ldr	w8, [x0, #8]
  424094:	mov	x29, sp
  424098:	cbnz	w8, 4240bc <ferror@plt+0x2081c>
  42409c:	ldr	x0, [x0]
  4240a0:	mov	x2, x1
  4240a4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4240a8:	add	x1, x1, #0x4f3
  4240ac:	bl	403880 <fprintf@plt>
  4240b0:	mov	w0, #0x1                   	// #1
  4240b4:	ldp	x29, x30, [sp], #16
  4240b8:	ret
  4240bc:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4240c0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4240c4:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4240c8:	add	x0, x0, #0xd98
  4240cc:	add	x1, x1, #0x599
  4240d0:	add	x3, x3, #0xdaa
  4240d4:	mov	w2, #0x21b                 	// #539
  4240d8:	bl	4037c0 <__assert_fail@plt>
  4240dc:	stp	x29, x30, [sp, #-16]!
  4240e0:	ldr	w8, [x0, #8]
  4240e4:	mov	x29, sp
  4240e8:	cbnz	w8, 42410c <ferror@plt+0x2086c>
  4240ec:	ldr	x0, [x0]
  4240f0:	mov	x2, x1
  4240f4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4240f8:	add	x1, x1, #0x4f2
  4240fc:	bl	403880 <fprintf@plt>
  424100:	mov	w0, #0x1                   	// #1
  424104:	ldp	x29, x30, [sp], #16
  424108:	ret
  42410c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424110:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424114:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424118:	add	x0, x0, #0xd98
  42411c:	add	x1, x1, #0x599
  424120:	add	x3, x3, #0xde6
  424124:	mov	w2, #0x229                 	// #553
  424128:	bl	4037c0 <__assert_fail@plt>
  42412c:	sub	sp, sp, #0x50
  424130:	stp	x29, x30, [sp, #32]
  424134:	stp	x22, x21, [sp, #48]
  424138:	stp	x20, x19, [sp, #64]
  42413c:	ldr	w8, [x0, #8]
  424140:	adrp	x9, 43f000 <warn@@Base+0xdc6c>
  424144:	adrp	x10, 43f000 <warn@@Base+0xdc6c>
  424148:	add	x9, x9, #0xc96
  42414c:	add	x10, x10, #0xc9e
  424150:	cmp	w3, #0x0
  424154:	mov	x21, x1
  424158:	add	w8, w8, #0x2
  42415c:	csel	x1, x10, x9, eq  // eq = none
  424160:	add	x29, sp, #0x20
  424164:	mov	w22, w4
  424168:	mov	w20, w2
  42416c:	mov	x19, x0
  424170:	str	w8, [x0, #8]
  424174:	bl	423978 <ferror@plt+0x200d8>
  424178:	cbz	w0, 42426c <ferror@plt+0x209cc>
  42417c:	cbz	x21, 42418c <ferror@plt+0x208ec>
  424180:	mov	x0, x19
  424184:	mov	x1, x21
  424188:	b	4241a8 <ferror@plt+0x20908>
  42418c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424190:	add	x1, x1, #0x82f
  424194:	mov	x0, sp
  424198:	mov	w2, w20
  42419c:	bl	403090 <sprintf@plt>
  4241a0:	mov	x1, sp
  4241a4:	mov	x0, x19
  4241a8:	bl	423c3c <ferror@plt+0x2039c>
  4241ac:	cbz	w0, 42426c <ferror@plt+0x209cc>
  4241b0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4241b4:	add	x1, x1, #0xe18
  4241b8:	mov	x0, x19
  4241bc:	bl	423c3c <ferror@plt+0x2039c>
  4241c0:	cbz	w0, 42426c <ferror@plt+0x209cc>
  4241c4:	cbnz	x21, 4241f4 <ferror@plt+0x20954>
  4241c8:	cbnz	w22, 4241f4 <ferror@plt+0x20954>
  4241cc:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  4241d0:	add	x1, x1, #0x31b
  4241d4:	mov	x0, x19
  4241d8:	bl	423c3c <ferror@plt+0x2039c>
  4241dc:	cbz	w0, 42426c <ferror@plt+0x209cc>
  4241e0:	ldr	x8, [x19, #16]
  4241e4:	mov	x0, x19
  4241e8:	str	wzr, [x8, #16]
  4241ec:	bl	423e90 <ferror@plt+0x205f0>
  4241f0:	b	42426c <ferror@plt+0x209cc>
  4241f4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4241f8:	add	x1, x1, #0xe1b
  4241fc:	mov	x0, x19
  424200:	bl	423c3c <ferror@plt+0x2039c>
  424204:	cbz	w0, 42426c <ferror@plt+0x209cc>
  424208:	cbz	w22, 424230 <ferror@plt+0x20990>
  42420c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424210:	add	x1, x1, #0xe1f
  424214:	mov	x0, sp
  424218:	mov	w2, w22
  42421c:	bl	403090 <sprintf@plt>
  424220:	mov	x1, sp
  424224:	mov	x0, x19
  424228:	bl	423c3c <ferror@plt+0x2039c>
  42422c:	cbz	w0, 42426c <ferror@plt+0x209cc>
  424230:	cbz	x21, 424258 <ferror@plt+0x209b8>
  424234:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424238:	add	x1, x1, #0xe28
  42423c:	mov	x0, sp
  424240:	mov	w2, w20
  424244:	bl	403090 <sprintf@plt>
  424248:	mov	x1, sp
  42424c:	mov	x0, x19
  424250:	bl	423c3c <ferror@plt+0x2039c>
  424254:	cbz	w0, 42426c <ferror@plt+0x209cc>
  424258:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42425c:	add	x1, x1, #0x641
  424260:	mov	x0, x19
  424264:	bl	423c3c <ferror@plt+0x2039c>
  424268:	cbnz	w0, 4241cc <ferror@plt+0x2092c>
  42426c:	ldp	x20, x19, [sp, #64]
  424270:	ldp	x22, x21, [sp, #48]
  424274:	ldp	x29, x30, [sp, #32]
  424278:	add	sp, sp, #0x50
  42427c:	ret
  424280:	sub	sp, sp, #0x50
  424284:	stp	x29, x30, [sp, #32]
  424288:	stp	x22, x21, [sp, #48]
  42428c:	stp	x20, x19, [sp, #64]
  424290:	add	x29, sp, #0x20
  424294:	mov	w20, w4
  424298:	mov	x22, x3
  42429c:	mov	x21, x2
  4242a0:	mov	x19, x0
  4242a4:	bl	423cd8 <ferror@plt+0x20438>
  4242a8:	cbz	w0, 424394 <ferror@plt+0x20af4>
  4242ac:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4242b0:	add	x1, x1, #0xe2f
  4242b4:	mov	x0, x19
  4242b8:	bl	423c3c <ferror@plt+0x2039c>
  4242bc:	cbz	w0, 424394 <ferror@plt+0x20af4>
  4242c0:	cbz	x22, 424310 <ferror@plt+0x20a70>
  4242c4:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  4242c8:	add	x1, x1, #0xa76
  4242cc:	add	x0, sp, #0x8
  4242d0:	mov	x2, x22
  4242d4:	bl	403090 <sprintf@plt>
  4242d8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4242dc:	add	x1, x1, #0xe35
  4242e0:	mov	x0, x19
  4242e4:	bl	423c3c <ferror@plt+0x2039c>
  4242e8:	cbz	w0, 424394 <ferror@plt+0x20af4>
  4242ec:	add	x1, sp, #0x8
  4242f0:	mov	x0, x19
  4242f4:	bl	423c3c <ferror@plt+0x2039c>
  4242f8:	cbz	w0, 424394 <ferror@plt+0x20af4>
  4242fc:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  424300:	add	x1, x1, #0x95
  424304:	mov	x0, x19
  424308:	bl	423c3c <ferror@plt+0x2039c>
  42430c:	cbz	w0, 424394 <ferror@plt+0x20af4>
  424310:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  424314:	add	x1, x1, #0xa76
  424318:	add	x0, sp, #0x8
  42431c:	mov	x2, x21
  424320:	bl	403090 <sprintf@plt>
  424324:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424328:	add	x1, x1, #0xf5c
  42432c:	mov	x0, x19
  424330:	bl	423c3c <ferror@plt+0x2039c>
  424334:	cbz	w0, 424394 <ferror@plt+0x20af4>
  424338:	add	x1, sp, #0x8
  42433c:	mov	x0, x19
  424340:	bl	423c3c <ferror@plt+0x2039c>
  424344:	cbz	w0, 424394 <ferror@plt+0x20af4>
  424348:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42434c:	add	x1, x1, #0xf0
  424350:	mov	x0, x19
  424354:	bl	423c3c <ferror@plt+0x2039c>
  424358:	cbz	w0, 424394 <ferror@plt+0x20af4>
  42435c:	mov	x0, x19
  424360:	bl	423e90 <ferror@plt+0x205f0>
  424364:	cbz	w0, 424394 <ferror@plt+0x20af4>
  424368:	mov	x0, x19
  42436c:	bl	423e38 <ferror@plt+0x20598>
  424370:	cbz	x0, 424394 <ferror@plt+0x20af4>
  424374:	mov	x21, x0
  424378:	mov	x0, x19
  42437c:	mov	w1, w20
  424380:	bl	425530 <ferror@plt+0x21c90>
  424384:	cbz	w0, 424394 <ferror@plt+0x20af4>
  424388:	mov	x0, x19
  42438c:	mov	x1, x21
  424390:	bl	423c3c <ferror@plt+0x2039c>
  424394:	ldp	x20, x19, [sp, #64]
  424398:	ldp	x22, x21, [sp, #48]
  42439c:	ldp	x29, x30, [sp, #32]
  4243a0:	add	sp, sp, #0x50
  4243a4:	ret
  4243a8:	stp	x29, x30, [sp, #-32]!
  4243ac:	ldr	x8, [x0, #16]
  4243b0:	str	x19, [sp, #16]
  4243b4:	mov	x29, sp
  4243b8:	cbz	x8, 424438 <ferror@plt+0x20b98>
  4243bc:	ldr	w9, [x0, #8]
  4243c0:	cmp	w9, #0x1
  4243c4:	b.ls	424458 <ferror@plt+0x20bb8>  // b.plast
  4243c8:	sub	w9, w9, #0x2
  4243cc:	str	w9, [x0, #8]
  4243d0:	ldr	x19, [x8, #8]
  4243d4:	mov	x0, x19
  4243d8:	bl	402fd0 <strlen@plt>
  4243dc:	add	x8, x19, x0
  4243e0:	ldurb	w9, [x8, #-2]
  4243e4:	cmp	w9, #0x20
  4243e8:	b.ne	424418 <ferror@plt+0x20b78>  // b.any
  4243ec:	ldurb	w9, [x8, #-1]
  4243f0:	cmp	w9, #0x20
  4243f4:	b.ne	424418 <ferror@plt+0x20b78>  // b.any
  4243f8:	ldrb	w9, [x8]
  4243fc:	cbnz	w9, 424418 <ferror@plt+0x20b78>
  424400:	ldr	x19, [sp, #16]
  424404:	mov	w9, #0x7d                  	// #125
  424408:	mov	w0, #0x1                   	// #1
  42440c:	sturh	w9, [x8, #-2]
  424410:	ldp	x29, x30, [sp], #32
  424414:	ret
  424418:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  42441c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424420:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424424:	add	x0, x0, #0xed2
  424428:	add	x1, x1, #0x599
  42442c:	add	x3, x3, #0xe99
  424430:	mov	w2, #0x4b6                 	// #1206
  424434:	bl	4037c0 <__assert_fail@plt>
  424438:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  42443c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424440:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424444:	add	x0, x0, #0x585
  424448:	add	x1, x1, #0x599
  42444c:	add	x3, x3, #0xe99
  424450:	mov	w2, #0x4af                 	// #1199
  424454:	bl	4037c0 <__assert_fail@plt>
  424458:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  42445c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424460:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424464:	add	x0, x0, #0xec0
  424468:	add	x1, x1, #0x599
  42446c:	add	x3, x3, #0xe99
  424470:	mov	w2, #0x4b0                 	// #1200
  424474:	bl	4037c0 <__assert_fail@plt>
  424478:	sub	sp, sp, #0x70
  42447c:	stp	x29, x30, [sp, #32]
  424480:	stp	x26, x25, [sp, #48]
  424484:	stp	x24, x23, [sp, #64]
  424488:	stp	x22, x21, [sp, #80]
  42448c:	stp	x20, x19, [sp, #96]
  424490:	ldr	w8, [x0, #8]
  424494:	mov	w22, w6
  424498:	mov	w24, w5
  42449c:	mov	w25, w4
  4244a0:	mov	w26, w3
  4244a4:	mov	w20, w2
  4244a8:	mov	x21, x1
  4244ac:	mov	x19, x0
  4244b0:	mov	x23, xzr
  4244b4:	add	w8, w8, #0x2
  4244b8:	add	x29, sp, #0x20
  4244bc:	str	w8, [x0, #8]
  4244c0:	cbz	w5, 4244d8 <ferror@plt+0x20c38>
  4244c4:	cbnz	w22, 4244d8 <ferror@plt+0x20c38>
  4244c8:	mov	x0, x19
  4244cc:	bl	423e38 <ferror@plt+0x20598>
  4244d0:	mov	x23, x0
  4244d4:	cbz	x0, 424668 <ferror@plt+0x20dc8>
  4244d8:	adrp	x8, 43f000 <warn@@Base+0xdc6c>
  4244dc:	adrp	x9, 43f000 <warn@@Base+0xdc6c>
  4244e0:	add	x8, x8, #0x80f
  4244e4:	add	x9, x9, #0x809
  4244e8:	cmp	w26, #0x0
  4244ec:	csel	x1, x9, x8, eq  // eq = none
  4244f0:	mov	x0, x19
  4244f4:	bl	423978 <ferror@plt+0x200d8>
  4244f8:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  4244fc:	cbz	x21, 42450c <ferror@plt+0x20c6c>
  424500:	mov	x0, x19
  424504:	mov	x1, x21
  424508:	b	424528 <ferror@plt+0x20c88>
  42450c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424510:	add	x1, x1, #0x82f
  424514:	mov	x0, sp
  424518:	mov	w2, w20
  42451c:	bl	403090 <sprintf@plt>
  424520:	mov	x1, sp
  424524:	mov	x0, x19
  424528:	bl	423c3c <ferror@plt+0x2039c>
  42452c:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  424530:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424534:	add	x1, x1, #0xe18
  424538:	mov	x0, x19
  42453c:	bl	423c3c <ferror@plt+0x2039c>
  424540:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  424544:	cbnz	x21, 424588 <ferror@plt+0x20ce8>
  424548:	orr	w8, w24, w25
  42454c:	orr	w8, w8, w22
  424550:	cbnz	w8, 424588 <ferror@plt+0x20ce8>
  424554:	ldr	x8, [x19, #16]
  424558:	adrp	x1, 43e000 <warn@@Base+0xcc6c>
  42455c:	mov	w9, #0x2                   	// #2
  424560:	add	x1, x1, #0x31b
  424564:	mov	x0, x19
  424568:	str	w9, [x8, #16]
  42456c:	bl	423c3c <ferror@plt+0x2039c>
  424570:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  424574:	mov	x0, x19
  424578:	bl	423e90 <ferror@plt+0x205f0>
  42457c:	cmp	w0, #0x0
  424580:	cset	w0, ne  // ne = any
  424584:	b	424668 <ferror@plt+0x20dc8>
  424588:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42458c:	add	x1, x1, #0xe1b
  424590:	mov	x0, x19
  424594:	bl	423c3c <ferror@plt+0x2039c>
  424598:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  42459c:	cbz	w25, 4245d8 <ferror@plt+0x20d38>
  4245a0:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4245a4:	add	x1, x1, #0xe2c
  4245a8:	mov	x0, sp
  4245ac:	mov	w2, w25
  4245b0:	bl	403090 <sprintf@plt>
  4245b4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4245b8:	add	x1, x1, #0xefd
  4245bc:	mov	x0, x19
  4245c0:	bl	423c3c <ferror@plt+0x2039c>
  4245c4:	cbz	w0, 424600 <ferror@plt+0x20d60>
  4245c8:	mov	x1, sp
  4245cc:	mov	x0, x19
  4245d0:	bl	423c3c <ferror@plt+0x2039c>
  4245d4:	cbz	w0, 424600 <ferror@plt+0x20d60>
  4245d8:	cbz	w24, 42462c <ferror@plt+0x20d8c>
  4245dc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4245e0:	add	x1, x1, #0x977
  4245e4:	mov	x0, x19
  4245e8:	bl	423c3c <ferror@plt+0x2039c>
  4245ec:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  4245f0:	cbz	w22, 424608 <ferror@plt+0x20d68>
  4245f4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4245f8:	add	x1, x1, #0x980
  4245fc:	b	424620 <ferror@plt+0x20d80>
  424600:	mov	w0, wzr
  424604:	b	424668 <ferror@plt+0x20dc8>
  424608:	mov	x0, x19
  42460c:	mov	x1, x23
  424610:	bl	423c3c <ferror@plt+0x2039c>
  424614:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  424618:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  42461c:	add	x1, x1, #0x25e
  424620:	mov	x0, x19
  424624:	bl	423c3c <ferror@plt+0x2039c>
  424628:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  42462c:	cbz	x21, 424654 <ferror@plt+0x20db4>
  424630:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424634:	add	x1, x1, #0xe28
  424638:	mov	x0, sp
  42463c:	mov	w2, w20
  424640:	bl	403090 <sprintf@plt>
  424644:	mov	x1, sp
  424648:	mov	x0, x19
  42464c:	bl	423c3c <ferror@plt+0x2039c>
  424650:	cbz	w0, 424668 <ferror@plt+0x20dc8>
  424654:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424658:	add	x1, x1, #0x641
  42465c:	mov	x0, x19
  424660:	bl	423c3c <ferror@plt+0x2039c>
  424664:	cbnz	w0, 424554 <ferror@plt+0x20cb4>
  424668:	ldp	x20, x19, [sp, #96]
  42466c:	ldp	x22, x21, [sp, #80]
  424670:	ldp	x24, x23, [sp, #64]
  424674:	ldp	x26, x25, [sp, #48]
  424678:	ldp	x29, x30, [sp, #32]
  42467c:	add	sp, sp, #0x70
  424680:	ret
  424684:	stp	x29, x30, [sp, #-48]!
  424688:	str	x21, [sp, #16]
  42468c:	stp	x20, x19, [sp, #32]
  424690:	mov	x29, sp
  424694:	mov	w20, w3
  424698:	mov	x21, x2
  42469c:	mov	x19, x0
  4246a0:	bl	423cd8 <ferror@plt+0x20438>
  4246a4:	cbz	w0, 424734 <ferror@plt+0x20e94>
  4246a8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4246ac:	add	x1, x1, #0x98d
  4246b0:	mov	x0, x19
  4246b4:	bl	4239ec <ferror@plt+0x2014c>
  4246b8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4246bc:	add	x1, x1, #0xe2f
  4246c0:	mov	x0, x19
  4246c4:	bl	423c3c <ferror@plt+0x2039c>
  4246c8:	cbz	w0, 424734 <ferror@plt+0x20e94>
  4246cc:	mov	x0, x19
  4246d0:	mov	x1, x21
  4246d4:	bl	423c3c <ferror@plt+0x2039c>
  4246d8:	cbz	w0, 424734 <ferror@plt+0x20e94>
  4246dc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4246e0:	add	x1, x1, #0xf0
  4246e4:	mov	x0, x19
  4246e8:	bl	423c3c <ferror@plt+0x2039c>
  4246ec:	cbz	w0, 424734 <ferror@plt+0x20e94>
  4246f0:	mov	x0, x19
  4246f4:	bl	423e90 <ferror@plt+0x205f0>
  4246f8:	cbz	w0, 424734 <ferror@plt+0x20e94>
  4246fc:	mov	x0, x19
  424700:	bl	423e38 <ferror@plt+0x20598>
  424704:	cbz	x0, 424734 <ferror@plt+0x20e94>
  424708:	mov	x21, x0
  42470c:	mov	x0, x19
  424710:	mov	w1, w20
  424714:	bl	425530 <ferror@plt+0x21c90>
  424718:	cbz	w0, 424734 <ferror@plt+0x20e94>
  42471c:	mov	x0, x19
  424720:	mov	x1, x21
  424724:	ldp	x20, x19, [sp, #32]
  424728:	ldr	x21, [sp, #16]
  42472c:	ldp	x29, x30, [sp], #48
  424730:	b	423c3c <ferror@plt+0x2039c>
  424734:	ldp	x20, x19, [sp, #32]
  424738:	ldr	x21, [sp, #16]
  42473c:	mov	w0, wzr
  424740:	ldp	x29, x30, [sp], #48
  424744:	ret
  424748:	sub	sp, sp, #0x60
  42474c:	stp	x29, x30, [sp, #32]
  424750:	stp	x22, x21, [sp, #64]
  424754:	stp	x20, x19, [sp, #80]
  424758:	ldr	x8, [x0, #16]
  42475c:	str	x23, [sp, #48]
  424760:	add	x29, sp, #0x20
  424764:	cbz	x8, 42495c <ferror@plt+0x210bc>
  424768:	ldr	x8, [x8]
  42476c:	cbz	x8, 42495c <ferror@plt+0x210bc>
  424770:	mov	x20, x1
  424774:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  424778:	add	x1, x1, #0x850
  42477c:	mov	w21, w3
  424780:	mov	w22, w2
  424784:	mov	x19, x0
  424788:	bl	423cd8 <ferror@plt+0x20438>
  42478c:	cbz	w0, 424944 <ferror@plt+0x210a4>
  424790:	mov	x0, x19
  424794:	bl	423e38 <ferror@plt+0x20598>
  424798:	cbz	x0, 424944 <ferror@plt+0x210a4>
  42479c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4247a0:	add	x1, x1, #0x80f
  4247a4:	mov	w2, #0x6                   	// #6
  4247a8:	mov	x23, x0
  4247ac:	bl	403210 <strncmp@plt>
  4247b0:	add	x8, x23, #0x6
  4247b4:	cmp	w0, #0x0
  4247b8:	csel	x1, x8, x23, eq  // eq = none
  4247bc:	mov	x0, x19
  4247c0:	bl	423978 <ferror@plt+0x200d8>
  4247c4:	cbz	w0, 424944 <ferror@plt+0x210a4>
  4247c8:	cbz	w22, 4247dc <ferror@plt+0x20f3c>
  4247cc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4247d0:	add	x1, x1, #0xa47
  4247d4:	mov	x0, x19
  4247d8:	bl	4239ec <ferror@plt+0x2014c>
  4247dc:	cmp	w21, #0x2
  4247e0:	b.hi	4247f4 <ferror@plt+0x20f54>  // b.pmore
  4247e4:	adrp	x8, 440000 <warn@@Base+0xec6c>
  4247e8:	add	x8, x8, #0x3e8
  4247ec:	ldr	x1, [x8, w21, sxtw #3]
  4247f0:	b	4247fc <ferror@plt+0x20f5c>
  4247f4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4247f8:	add	x1, x1, #0xa6c
  4247fc:	mov	x0, x19
  424800:	bl	4239ec <ferror@plt+0x2014c>
  424804:	cbz	x20, 424854 <ferror@plt+0x20fb4>
  424808:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  42480c:	add	x1, x1, #0xa76
  424810:	add	x0, sp, #0x8
  424814:	mov	x2, x20
  424818:	bl	403090 <sprintf@plt>
  42481c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424820:	add	x1, x1, #0xf58
  424824:	mov	x0, x19
  424828:	bl	423c3c <ferror@plt+0x2039c>
  42482c:	cbz	w0, 424944 <ferror@plt+0x210a4>
  424830:	add	x1, sp, #0x8
  424834:	mov	x0, x19
  424838:	bl	423c3c <ferror@plt+0x2039c>
  42483c:	cbz	w0, 424944 <ferror@plt+0x210a4>
  424840:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424844:	add	x1, x1, #0x641
  424848:	mov	x0, x19
  42484c:	bl	423c3c <ferror@plt+0x2039c>
  424850:	cbz	w0, 424944 <ferror@plt+0x210a4>
  424854:	ldr	x8, [x19, #16]
  424858:	mov	w1, #0x7b                  	// #123
  42485c:	ldr	x8, [x8]
  424860:	ldr	x21, [x8, #8]
  424864:	mov	x0, x21
  424868:	bl	403560 <strchr@plt>
  42486c:	cbz	x0, 42497c <ferror@plt+0x210dc>
  424870:	sub	x20, x0, #0x1
  424874:	cmp	x21, x20
  424878:	b.eq	4248a4 <ferror@plt+0x21004>  // b.none
  42487c:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  424880:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424884:	add	x8, x8, #0x95
  424888:	add	x1, x1, #0xf6e
  42488c:	ldrb	w9, [x21], #1
  424890:	cmp	w9, #0x3a
  424894:	b.eq	4248b0 <ferror@plt+0x21010>  // b.none
  424898:	cmp	x20, x21
  42489c:	b.ne	42488c <ferror@plt+0x20fec>  // b.any
  4248a0:	b	4248b4 <ferror@plt+0x21014>
  4248a4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4248a8:	add	x1, x1, #0xf6e
  4248ac:	b	4248b4 <ferror@plt+0x21014>
  4248b0:	mov	x1, x8
  4248b4:	mov	x0, x19
  4248b8:	bl	4239ec <ferror@plt+0x2014c>
  4248bc:	mov	x0, x19
  4248c0:	bl	423e38 <ferror@plt+0x20598>
  4248c4:	cbz	x0, 424944 <ferror@plt+0x210a4>
  4248c8:	ldr	x8, [x19, #16]
  4248cc:	mov	x21, x0
  4248d0:	ldr	x0, [x8, #8]
  4248d4:	bl	402fd0 <strlen@plt>
  4248d8:	mov	x22, x0
  4248dc:	mov	x0, x21
  4248e0:	bl	402fd0 <strlen@plt>
  4248e4:	add	x8, x22, x0
  4248e8:	add	x0, x8, #0x1
  4248ec:	bl	403290 <xmalloc@plt>
  4248f0:	ldr	x23, [x19, #16]
  4248f4:	mov	x22, x0
  4248f8:	ldr	x1, [x23, #8]
  4248fc:	sub	x2, x20, x1
  424900:	bl	402f70 <memcpy@plt>
  424904:	ldr	x8, [x23, #8]
  424908:	mov	x1, x21
  42490c:	sub	x8, x20, x8
  424910:	add	x0, x22, x8
  424914:	bl	403620 <strcpy@plt>
  424918:	mov	x0, x22
  42491c:	mov	x1, x20
  424920:	bl	403260 <strcat@plt>
  424924:	ldr	x8, [x19, #16]
  424928:	ldr	x0, [x8, #8]
  42492c:	bl	403510 <free@plt>
  424930:	ldr	x8, [x19, #16]
  424934:	mov	x0, x21
  424938:	str	x22, [x8, #8]
  42493c:	bl	403510 <free@plt>
  424940:	mov	w0, #0x1                   	// #1
  424944:	ldp	x20, x19, [sp, #80]
  424948:	ldp	x22, x21, [sp, #64]
  42494c:	ldr	x23, [sp, #48]
  424950:	ldp	x29, x30, [sp, #32]
  424954:	add	sp, sp, #0x60
  424958:	ret
  42495c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424960:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424964:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424968:	add	x0, x0, #0x9c2
  42496c:	add	x1, x1, #0x599
  424970:	add	x3, x3, #0xf04
  424974:	mov	w2, #0x53f                 	// #1343
  424978:	bl	4037c0 <__assert_fail@plt>
  42497c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424980:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424984:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424988:	add	x0, x0, #0xf64
  42498c:	add	x1, x1, #0x599
  424990:	add	x3, x3, #0xf04
  424994:	mov	w2, #0x577                 	// #1399
  424998:	bl	4037c0 <__assert_fail@plt>
  42499c:	sub	sp, sp, #0x70
  4249a0:	stp	x29, x30, [sp, #32]
  4249a4:	stp	x24, x23, [sp, #64]
  4249a8:	stp	x22, x21, [sp, #80]
  4249ac:	stp	x20, x19, [sp, #96]
  4249b0:	ldr	x8, [x0, #16]
  4249b4:	str	x25, [sp, #48]
  4249b8:	add	x29, sp, #0x20
  4249bc:	cbz	x8, 424b78 <ferror@plt+0x212d8>
  4249c0:	ldr	x8, [x8]
  4249c4:	cbz	x8, 424b98 <ferror@plt+0x212f8>
  4249c8:	mov	w21, w6
  4249cc:	mov	x20, x5
  4249d0:	mov	w24, w3
  4249d4:	mov	w23, w2
  4249d8:	mov	x19, x0
  4249dc:	mov	x22, x1
  4249e0:	cbz	w4, 4249f8 <ferror@plt+0x21158>
  4249e4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4249e8:	add	x1, x1, #0xb7b
  4249ec:	mov	x0, x19
  4249f0:	bl	423c3c <ferror@plt+0x2039c>
  4249f4:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  4249f8:	cbz	w24, 424a10 <ferror@plt+0x21170>
  4249fc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424a00:	add	x1, x1, #0xb85
  424a04:	mov	x0, x19
  424a08:	bl	423c3c <ferror@plt+0x2039c>
  424a0c:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424a10:	ldr	x8, [x19, #16]
  424a14:	ldr	x8, [x8]
  424a18:	cbz	w21, 424a20 <ferror@plt+0x21180>
  424a1c:	ldr	x8, [x8]
  424a20:	ldr	x1, [x8, #24]
  424a24:	mov	x0, x19
  424a28:	bl	423cd8 <ferror@plt+0x20438>
  424a2c:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424a30:	mov	x0, x19
  424a34:	bl	423e38 <ferror@plt+0x20598>
  424a38:	cbz	x0, 424b5c <ferror@plt+0x212bc>
  424a3c:	mov	x25, x0
  424a40:	cbz	w21, 424a58 <ferror@plt+0x211b8>
  424a44:	mov	x0, x19
  424a48:	bl	423e38 <ferror@plt+0x20598>
  424a4c:	mov	x24, x0
  424a50:	cbnz	x0, 424a5c <ferror@plt+0x211bc>
  424a54:	b	424b5c <ferror@plt+0x212bc>
  424a58:	mov	x24, xzr
  424a5c:	mov	x0, x19
  424a60:	mov	w1, w23
  424a64:	bl	425530 <ferror@plt+0x21c90>
  424a68:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424a6c:	mov	x0, x19
  424a70:	mov	x1, x25
  424a74:	bl	423c3c <ferror@plt+0x2039c>
  424a78:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424a7c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424a80:	add	x1, x1, #0xe30
  424a84:	mov	x0, x19
  424a88:	bl	423c3c <ferror@plt+0x2039c>
  424a8c:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424a90:	mov	x0, x19
  424a94:	mov	x1, x22
  424a98:	bl	423c3c <ferror@plt+0x2039c>
  424a9c:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424aa0:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  424aa4:	add	x1, x1, #0x25e
  424aa8:	mov	x0, x19
  424aac:	bl	423c3c <ferror@plt+0x2039c>
  424ab0:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424ab4:	cbnz	x20, 424ae4 <ferror@plt+0x21244>
  424ab8:	cbnz	w21, 424ae4 <ferror@plt+0x21244>
  424abc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424ac0:	add	x1, x1, #0xd7
  424ac4:	mov	x0, x19
  424ac8:	bl	423c3c <ferror@plt+0x2039c>
  424acc:	cbz	w0, 424b5c <ferror@plt+0x212bc>
  424ad0:	mov	x0, x19
  424ad4:	bl	423e90 <ferror@plt+0x205f0>
  424ad8:	cmp	w0, #0x0
  424adc:	cset	w0, ne  // ne = any
  424ae0:	b	424b5c <ferror@plt+0x212bc>
  424ae4:	cbz	w21, 424b20 <ferror@plt+0x21280>
  424ae8:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424aec:	add	x1, x1, #0xff3
  424af0:	mov	x0, x19
  424af4:	bl	423c3c <ferror@plt+0x2039c>
  424af8:	cbz	w0, 424b58 <ferror@plt+0x212b8>
  424afc:	mov	x0, x19
  424b00:	mov	x1, x24
  424b04:	bl	423c3c <ferror@plt+0x2039c>
  424b08:	cbz	w0, 424b58 <ferror@plt+0x212b8>
  424b0c:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  424b10:	add	x1, x1, #0x25e
  424b14:	mov	x0, x19
  424b18:	bl	423c3c <ferror@plt+0x2039c>
  424b1c:	cbz	w0, 424b58 <ferror@plt+0x212b8>
  424b20:	adrp	x1, 43a000 <warn@@Base+0x8c6c>
  424b24:	add	x1, x1, #0xa76
  424b28:	add	x0, sp, #0x8
  424b2c:	mov	x2, x20
  424b30:	bl	403090 <sprintf@plt>
  424b34:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424b38:	add	x1, x1, #0xffc
  424b3c:	mov	x0, x19
  424b40:	bl	423c3c <ferror@plt+0x2039c>
  424b44:	cbz	w0, 424b58 <ferror@plt+0x212b8>
  424b48:	add	x1, sp, #0x8
  424b4c:	mov	x0, x19
  424b50:	bl	423c3c <ferror@plt+0x2039c>
  424b54:	cbnz	w0, 424abc <ferror@plt+0x2121c>
  424b58:	mov	w0, wzr
  424b5c:	ldp	x20, x19, [sp, #96]
  424b60:	ldp	x22, x21, [sp, #80]
  424b64:	ldp	x24, x23, [sp, #64]
  424b68:	ldr	x25, [sp, #48]
  424b6c:	ldp	x29, x30, [sp, #32]
  424b70:	add	sp, sp, #0x70
  424b74:	ret
  424b78:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424b7c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424b80:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424b84:	add	x0, x0, #0x585
  424b88:	add	x1, x1, #0x599
  424b8c:	add	x3, x3, #0xf72
  424b90:	mov	w2, #0x5ab                 	// #1451
  424b94:	bl	4037c0 <__assert_fail@plt>
  424b98:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424b9c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424ba0:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  424ba4:	add	x0, x0, #0x9d9
  424ba8:	add	x1, x1, #0x599
  424bac:	add	x3, x3, #0xf72
  424bb0:	mov	w2, #0x5ac                 	// #1452
  424bb4:	bl	4037c0 <__assert_fail@plt>
  424bb8:	stp	x29, x30, [sp, #-48]!
  424bbc:	stp	x22, x21, [sp, #16]
  424bc0:	stp	x20, x19, [sp, #32]
  424bc4:	ldr	x8, [x0, #16]
  424bc8:	mov	x29, sp
  424bcc:	cbz	x8, 424cd0 <ferror@plt+0x21430>
  424bd0:	ldr	x8, [x8]
  424bd4:	cbz	x8, 424cf0 <ferror@plt+0x21450>
  424bd8:	ldr	x8, [x8, #24]
  424bdc:	cbz	x8, 424d10 <ferror@plt+0x21470>
  424be0:	mov	w22, w3
  424be4:	mov	w21, w2
  424be8:	mov	x19, x0
  424bec:	mov	x20, x1
  424bf0:	cbz	w4, 424c08 <ferror@plt+0x21368>
  424bf4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424bf8:	add	x1, x1, #0xb7b
  424bfc:	mov	x0, x19
  424c00:	bl	423c3c <ferror@plt+0x2039c>
  424c04:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c08:	cbz	w22, 424c20 <ferror@plt+0x21380>
  424c0c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424c10:	add	x1, x1, #0xb85
  424c14:	mov	x0, x19
  424c18:	bl	423c3c <ferror@plt+0x2039c>
  424c1c:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c20:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424c24:	add	x1, x1, #0x98d
  424c28:	mov	x0, x19
  424c2c:	bl	4239ec <ferror@plt+0x2014c>
  424c30:	ldr	x8, [x19, #16]
  424c34:	mov	x0, x19
  424c38:	ldr	x8, [x8]
  424c3c:	ldr	x1, [x8, #24]
  424c40:	bl	423cd8 <ferror@plt+0x20438>
  424c44:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c48:	mov	x0, x19
  424c4c:	bl	423e38 <ferror@plt+0x20598>
  424c50:	cbz	x0, 424cc0 <ferror@plt+0x21420>
  424c54:	mov	x22, x0
  424c58:	mov	x0, x19
  424c5c:	mov	w1, w21
  424c60:	bl	425530 <ferror@plt+0x21c90>
  424c64:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c68:	mov	x0, x19
  424c6c:	mov	x1, x22
  424c70:	bl	423c3c <ferror@plt+0x2039c>
  424c74:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c78:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424c7c:	add	x1, x1, #0xe30
  424c80:	mov	x0, x19
  424c84:	bl	423c3c <ferror@plt+0x2039c>
  424c88:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c8c:	mov	x0, x19
  424c90:	mov	x1, x20
  424c94:	bl	423c3c <ferror@plt+0x2039c>
  424c98:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424c9c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424ca0:	add	x1, x1, #0xd7
  424ca4:	mov	x0, x19
  424ca8:	bl	423c3c <ferror@plt+0x2039c>
  424cac:	cbz	w0, 424cc0 <ferror@plt+0x21420>
  424cb0:	mov	x0, x19
  424cb4:	bl	423e90 <ferror@plt+0x205f0>
  424cb8:	cmp	w0, #0x0
  424cbc:	cset	w0, ne  // ne = any
  424cc0:	ldp	x20, x19, [sp, #32]
  424cc4:	ldp	x22, x21, [sp, #16]
  424cc8:	ldp	x29, x30, [sp], #48
  424ccc:	ret
  424cd0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424cd4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424cd8:	adrp	x3, 440000 <warn@@Base+0xec6c>
  424cdc:	add	x0, x0, #0x585
  424ce0:	add	x1, x1, #0x599
  424ce4:	add	x3, x3, #0x5
  424ce8:	mov	w2, #0x5f9                 	// #1529
  424cec:	bl	4037c0 <__assert_fail@plt>
  424cf0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424cf4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424cf8:	adrp	x3, 440000 <warn@@Base+0xec6c>
  424cfc:	add	x0, x0, #0x9d9
  424d00:	add	x1, x1, #0x599
  424d04:	add	x3, x3, #0x5
  424d08:	mov	w2, #0x5fa                 	// #1530
  424d0c:	bl	4037c0 <__assert_fail@plt>
  424d10:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  424d14:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424d18:	adrp	x3, 440000 <warn@@Base+0xec6c>
  424d1c:	add	x0, x0, #0xc21
  424d20:	add	x1, x1, #0x599
  424d24:	add	x3, x3, #0x5
  424d28:	mov	w2, #0x5fb                 	// #1531
  424d2c:	bl	4037c0 <__assert_fail@plt>
  424d30:	stp	x29, x30, [sp, #-16]!
  424d34:	mov	x29, sp
  424d38:	bl	4243a8 <ferror@plt+0x20b08>
  424d3c:	mov	w0, #0x1                   	// #1
  424d40:	ldp	x29, x30, [sp], #16
  424d44:	ret
  424d48:	sub	sp, sp, #0x60
  424d4c:	sub	w8, w3, #0x7
  424d50:	cmp	w8, #0x5
  424d54:	stp	x29, x30, [sp, #32]
  424d58:	str	x23, [sp, #48]
  424d5c:	stp	x22, x21, [sp, #64]
  424d60:	stp	x20, x19, [sp, #80]
  424d64:	add	x29, sp, #0x20
  424d68:	b.cs	424e0c <ferror@plt+0x2156c>  // b.hs, b.nlast
  424d6c:	adrp	x9, 440000 <warn@@Base+0xec6c>
  424d70:	add	x9, x9, #0x400
  424d74:	mov	x22, x1
  424d78:	ldr	x1, [x9, w8, sxtw #3]
  424d7c:	mov	w21, w3
  424d80:	mov	w20, w2
  424d84:	mov	x19, x0
  424d88:	bl	423978 <ferror@plt+0x200d8>
  424d8c:	cbz	w0, 424df4 <ferror@plt+0x21554>
  424d90:	mov	x23, x22
  424d94:	cbnz	x22, 424db0 <ferror@plt+0x21510>
  424d98:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  424d9c:	add	x1, x1, #0x82f
  424da0:	add	x0, sp, #0x8
  424da4:	mov	w2, w20
  424da8:	add	x23, sp, #0x8
  424dac:	bl	403090 <sprintf@plt>
  424db0:	mov	x0, x19
  424db4:	mov	x1, x23
  424db8:	bl	423c3c <ferror@plt+0x2039c>
  424dbc:	cbz	w0, 424df4 <ferror@plt+0x21554>
  424dc0:	cbz	x22, 424df0 <ferror@plt+0x21550>
  424dc4:	cmp	w21, #0xb
  424dc8:	b.eq	424df0 <ferror@plt+0x21550>  // b.none
  424dcc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424dd0:	add	x1, x1, #0x77
  424dd4:	add	x0, sp, #0x8
  424dd8:	mov	w2, w20
  424ddc:	bl	403090 <sprintf@plt>
  424de0:	add	x1, sp, #0x8
  424de4:	mov	x0, x19
  424de8:	bl	423c3c <ferror@plt+0x2039c>
  424dec:	cbz	w0, 424df4 <ferror@plt+0x21554>
  424df0:	mov	w0, #0x1                   	// #1
  424df4:	ldp	x20, x19, [sp, #80]
  424df8:	ldp	x22, x21, [sp, #64]
  424dfc:	ldr	x23, [sp, #48]
  424e00:	ldp	x29, x30, [sp, #32]
  424e04:	add	sp, sp, #0x60
  424e08:	ret
  424e0c:	bl	403400 <abort@plt>
  424e10:	stp	x29, x30, [sp, #-48]!
  424e14:	str	x21, [sp, #16]
  424e18:	stp	x20, x19, [sp, #32]
  424e1c:	mov	x29, sp
  424e20:	mov	x19, x0
  424e24:	bl	423cd8 <ferror@plt+0x20438>
  424e28:	cbz	w0, 424e84 <ferror@plt+0x215e4>
  424e2c:	mov	x0, x19
  424e30:	bl	423e38 <ferror@plt+0x20598>
  424e34:	cbz	x0, 424e84 <ferror@plt+0x215e4>
  424e38:	ldr	w8, [x19, #8]
  424e3c:	mov	x20, x0
  424e40:	cbz	w8, 424e64 <ferror@plt+0x215c4>
  424e44:	mov	w21, wzr
  424e48:	ldr	x1, [x19]
  424e4c:	mov	w0, #0x20                  	// #32
  424e50:	bl	4030a0 <putc@plt>
  424e54:	ldr	w8, [x19, #8]
  424e58:	add	w21, w21, #0x1
  424e5c:	cmp	w21, w8
  424e60:	b.cc	424e48 <ferror@plt+0x215a8>  // b.lo, b.ul, b.last
  424e64:	ldr	x0, [x19]
  424e68:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424e6c:	add	x1, x1, #0x84
  424e70:	mov	x2, x20
  424e74:	bl	403880 <fprintf@plt>
  424e78:	mov	x0, x20
  424e7c:	bl	403510 <free@plt>
  424e80:	mov	w0, #0x1                   	// #1
  424e84:	ldp	x20, x19, [sp, #32]
  424e88:	ldr	x21, [sp, #16]
  424e8c:	ldp	x29, x30, [sp], #48
  424e90:	ret
  424e94:	stp	x29, x30, [sp, #-48]!
  424e98:	str	x21, [sp, #16]
  424e9c:	stp	x20, x19, [sp, #32]
  424ea0:	mov	x29, sp
  424ea4:	mov	x20, x0
  424ea8:	bl	423e38 <ferror@plt+0x20598>
  424eac:	cbz	x0, 424efc <ferror@plt+0x2165c>
  424eb0:	ldr	w8, [x20, #8]
  424eb4:	mov	x19, x0
  424eb8:	cbz	w8, 424edc <ferror@plt+0x2163c>
  424ebc:	mov	w21, wzr
  424ec0:	ldr	x1, [x20]
  424ec4:	mov	w0, #0x20                  	// #32
  424ec8:	bl	4030a0 <putc@plt>
  424ecc:	ldr	w8, [x20, #8]
  424ed0:	add	w21, w21, #0x1
  424ed4:	cmp	w21, w8
  424ed8:	b.cc	424ec0 <ferror@plt+0x21620>  // b.lo, b.ul, b.last
  424edc:	ldr	x0, [x20]
  424ee0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424ee4:	add	x1, x1, #0xca
  424ee8:	mov	x2, x19
  424eec:	bl	403880 <fprintf@plt>
  424ef0:	mov	x0, x19
  424ef4:	bl	403510 <free@plt>
  424ef8:	mov	w0, #0x1                   	// #1
  424efc:	ldp	x20, x19, [sp, #32]
  424f00:	ldr	x21, [sp, #16]
  424f04:	ldp	x29, x30, [sp], #48
  424f08:	ret
  424f0c:	sub	sp, sp, #0x50
  424f10:	stp	x29, x30, [sp, #32]
  424f14:	stp	x22, x21, [sp, #48]
  424f18:	stp	x20, x19, [sp, #64]
  424f1c:	ldr	w8, [x0, #8]
  424f20:	mov	x21, x2
  424f24:	mov	x20, x0
  424f28:	mov	x19, x1
  424f2c:	add	x29, sp, #0x20
  424f30:	cbz	w8, 424f54 <ferror@plt+0x216b4>
  424f34:	mov	w22, wzr
  424f38:	ldr	x1, [x20]
  424f3c:	mov	w0, #0x20                  	// #32
  424f40:	bl	4030a0 <putc@plt>
  424f44:	ldr	w8, [x20, #8]
  424f48:	add	w22, w22, #0x1
  424f4c:	cmp	w22, w8
  424f50:	b.cc	424f38 <ferror@plt+0x21698>  // b.lo, b.ul, b.last
  424f54:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  424f58:	add	x1, x1, #0xd5c
  424f5c:	add	x0, sp, #0x8
  424f60:	mov	x2, x21
  424f64:	bl	403090 <sprintf@plt>
  424f68:	ldr	x0, [x20]
  424f6c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424f70:	add	x1, x1, #0x91
  424f74:	add	x3, sp, #0x8
  424f78:	mov	x2, x19
  424f7c:	bl	403880 <fprintf@plt>
  424f80:	ldp	x20, x19, [sp, #64]
  424f84:	ldp	x22, x21, [sp, #48]
  424f88:	ldp	x29, x30, [sp, #32]
  424f8c:	mov	w0, #0x1                   	// #1
  424f90:	add	sp, sp, #0x50
  424f94:	ret
  424f98:	str	d8, [sp, #-48]!
  424f9c:	stp	x29, x30, [sp, #8]
  424fa0:	stp	x20, x19, [sp, #32]
  424fa4:	ldr	w8, [x0, #8]
  424fa8:	mov	v8.16b, v0.16b
  424fac:	mov	x20, x0
  424fb0:	mov	x19, x1
  424fb4:	str	x21, [sp, #24]
  424fb8:	mov	x29, sp
  424fbc:	cbz	w8, 424fe0 <ferror@plt+0x21740>
  424fc0:	mov	w21, wzr
  424fc4:	ldr	x1, [x20]
  424fc8:	mov	w0, #0x20                  	// #32
  424fcc:	bl	4030a0 <putc@plt>
  424fd0:	ldr	w8, [x20, #8]
  424fd4:	add	w21, w21, #0x1
  424fd8:	cmp	w21, w8
  424fdc:	b.cc	424fc4 <ferror@plt+0x21724>  // b.lo, b.ul, b.last
  424fe0:	ldr	x0, [x20]
  424fe4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  424fe8:	add	x1, x1, #0xa5
  424fec:	mov	x2, x19
  424ff0:	mov	v0.16b, v8.16b
  424ff4:	bl	403880 <fprintf@plt>
  424ff8:	ldp	x20, x19, [sp, #32]
  424ffc:	ldr	x21, [sp, #24]
  425000:	ldp	x29, x30, [sp, #8]
  425004:	mov	w0, #0x1                   	// #1
  425008:	ldr	d8, [sp], #48
  42500c:	ret
  425010:	sub	sp, sp, #0x60
  425014:	stp	x29, x30, [sp, #32]
  425018:	str	x23, [sp, #48]
  42501c:	stp	x22, x21, [sp, #64]
  425020:	stp	x20, x19, [sp, #80]
  425024:	add	x29, sp, #0x20
  425028:	mov	x22, x2
  42502c:	mov	x19, x1
  425030:	mov	x21, x0
  425034:	bl	423e38 <ferror@plt+0x20598>
  425038:	cbz	x0, 4250a4 <ferror@plt+0x21804>
  42503c:	ldr	w8, [x21, #8]
  425040:	mov	x20, x0
  425044:	cbz	w8, 425068 <ferror@plt+0x217c8>
  425048:	mov	w23, wzr
  42504c:	ldr	x1, [x21]
  425050:	mov	w0, #0x20                  	// #32
  425054:	bl	4030a0 <putc@plt>
  425058:	ldr	w8, [x21, #8]
  42505c:	add	w23, w23, #0x1
  425060:	cmp	w23, w8
  425064:	b.cc	42504c <ferror@plt+0x217ac>  // b.lo, b.ul, b.last
  425068:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  42506c:	add	x1, x1, #0xd5c
  425070:	add	x0, sp, #0x8
  425074:	mov	x2, x22
  425078:	bl	403090 <sprintf@plt>
  42507c:	ldr	x0, [x21]
  425080:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425084:	add	x1, x1, #0xbc
  425088:	add	x4, sp, #0x8
  42508c:	mov	x2, x20
  425090:	mov	x3, x19
  425094:	bl	403880 <fprintf@plt>
  425098:	mov	x0, x20
  42509c:	bl	403510 <free@plt>
  4250a0:	mov	w0, #0x1                   	// #1
  4250a4:	ldp	x20, x19, [sp, #80]
  4250a8:	ldp	x22, x21, [sp, #64]
  4250ac:	ldr	x23, [sp, #48]
  4250b0:	ldp	x29, x30, [sp, #32]
  4250b4:	add	sp, sp, #0x60
  4250b8:	ret
  4250bc:	sub	sp, sp, #0x60
  4250c0:	stp	x29, x30, [sp, #32]
  4250c4:	str	x23, [sp, #48]
  4250c8:	stp	x22, x21, [sp, #64]
  4250cc:	stp	x20, x19, [sp, #80]
  4250d0:	add	x29, sp, #0x20
  4250d4:	mov	x20, x3
  4250d8:	mov	w22, w2
  4250dc:	mov	x19, x0
  4250e0:	bl	423cd8 <ferror@plt+0x20438>
  4250e4:	cbz	w0, 425198 <ferror@plt+0x218f8>
  4250e8:	mov	x0, x19
  4250ec:	bl	423e38 <ferror@plt+0x20598>
  4250f0:	cbz	x0, 425198 <ferror@plt+0x218f8>
  4250f4:	ldr	w8, [x19, #8]
  4250f8:	mov	x21, x0
  4250fc:	cbz	w8, 425120 <ferror@plt+0x21880>
  425100:	mov	w23, wzr
  425104:	ldr	x1, [x19]
  425108:	mov	w0, #0x20                  	// #32
  42510c:	bl	4030a0 <putc@plt>
  425110:	ldr	w8, [x19, #8]
  425114:	add	w23, w23, #0x1
  425118:	cmp	w23, w8
  42511c:	b.cc	425104 <ferror@plt+0x21864>  // b.lo, b.ul, b.last
  425120:	sub	w8, w22, #0x2
  425124:	cmp	w8, #0x2
  425128:	b.cs	425140 <ferror@plt+0x218a0>  // b.hs, b.nlast
  42512c:	ldr	x3, [x19]
  425130:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  425134:	add	x0, x0, #0x98d
  425138:	mov	w1, #0x7                   	// #7
  42513c:	b	425158 <ferror@plt+0x218b8>
  425140:	cmp	w22, #0x5
  425144:	b.ne	425160 <ferror@plt+0x218c0>  // b.any
  425148:	ldr	x3, [x19]
  42514c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  425150:	add	x0, x0, #0xd74
  425154:	mov	w1, #0x9                   	// #9
  425158:	mov	w2, #0x1                   	// #1
  42515c:	bl	4035b0 <fwrite@plt>
  425160:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  425164:	add	x1, x1, #0x58a
  425168:	add	x0, sp, #0x8
  42516c:	mov	x2, x20
  425170:	bl	403090 <sprintf@plt>
  425174:	ldr	x0, [x19]
  425178:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42517c:	add	x1, x1, #0xcf
  425180:	add	x3, sp, #0x8
  425184:	mov	x2, x21
  425188:	bl	403880 <fprintf@plt>
  42518c:	mov	x0, x21
  425190:	bl	403510 <free@plt>
  425194:	mov	w0, #0x1                   	// #1
  425198:	ldp	x20, x19, [sp, #80]
  42519c:	ldp	x22, x21, [sp, #64]
  4251a0:	ldr	x23, [sp, #48]
  4251a4:	ldp	x29, x30, [sp, #32]
  4251a8:	add	sp, sp, #0x60
  4251ac:	ret
  4251b0:	stp	x29, x30, [sp, #-48]!
  4251b4:	stp	x22, x21, [sp, #16]
  4251b8:	stp	x20, x19, [sp, #32]
  4251bc:	mov	x29, sp
  4251c0:	mov	w21, w2
  4251c4:	mov	x19, x0
  4251c8:	bl	423cd8 <ferror@plt+0x20438>
  4251cc:	cbz	w0, 425240 <ferror@plt+0x219a0>
  4251d0:	mov	x0, x19
  4251d4:	bl	423e38 <ferror@plt+0x20598>
  4251d8:	cbz	x0, 425240 <ferror@plt+0x219a0>
  4251dc:	ldr	w8, [x19, #8]
  4251e0:	mov	x20, x0
  4251e4:	cbz	w8, 425208 <ferror@plt+0x21968>
  4251e8:	mov	w22, wzr
  4251ec:	ldr	x1, [x19]
  4251f0:	mov	w0, #0x20                  	// #32
  4251f4:	bl	4030a0 <putc@plt>
  4251f8:	ldr	w8, [x19, #8]
  4251fc:	add	w22, w22, #0x1
  425200:	cmp	w22, w8
  425204:	b.cc	4251ec <ferror@plt+0x2194c>  // b.lo, b.ul, b.last
  425208:	cbnz	w21, 425224 <ferror@plt+0x21984>
  42520c:	ldr	x3, [x19]
  425210:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  425214:	add	x0, x0, #0x98d
  425218:	mov	w1, #0x7                   	// #7
  42521c:	mov	w2, #0x1                   	// #1
  425220:	bl	4035b0 <fwrite@plt>
  425224:	ldr	x0, [x19]
  425228:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  42522c:	add	x1, x1, #0xc18
  425230:	mov	x2, x20
  425234:	bl	403880 <fprintf@plt>
  425238:	mov	w0, #0x1                   	// #1
  42523c:	str	w0, [x19, #24]
  425240:	ldp	x20, x19, [sp, #32]
  425244:	ldp	x22, x21, [sp, #16]
  425248:	ldp	x29, x30, [sp], #48
  42524c:	ret
  425250:	sub	sp, sp, #0x50
  425254:	sub	w8, w2, #0x3
  425258:	stp	x22, x21, [sp, #48]
  42525c:	stp	x20, x19, [sp, #64]
  425260:	mov	x20, x3
  425264:	mov	w22, w2
  425268:	mov	x21, x1
  42526c:	cmp	w8, #0x1
  425270:	mov	x19, x0
  425274:	stp	x29, x30, [sp, #32]
  425278:	add	x29, sp, #0x20
  42527c:	b.hi	42528c <ferror@plt+0x219ec>  // b.pmore
  425280:	mov	x0, x19
  425284:	bl	4222ac <ferror@plt+0x1ea0c>
  425288:	cbz	w0, 42533c <ferror@plt+0x21a9c>
  42528c:	mov	x0, x19
  425290:	mov	x1, x21
  425294:	bl	423cd8 <ferror@plt+0x20438>
  425298:	cbz	w0, 42533c <ferror@plt+0x21a9c>
  42529c:	mov	x0, x19
  4252a0:	bl	423e38 <ferror@plt+0x20598>
  4252a4:	cbz	x0, 42533c <ferror@plt+0x21a9c>
  4252a8:	ldr	w8, [x19, #24]
  4252ac:	mov	x21, x0
  4252b0:	cmp	w8, #0x1
  4252b4:	b.eq	4252d0 <ferror@plt+0x21a30>  // b.none
  4252b8:	ldr	x3, [x19]
  4252bc:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  4252c0:	add	x0, x0, #0x95
  4252c4:	mov	w1, #0x2                   	// #2
  4252c8:	mov	w2, #0x1                   	// #1
  4252cc:	bl	4035b0 <fwrite@plt>
  4252d0:	cmp	w22, #0x2
  4252d4:	b.eq	4252e0 <ferror@plt+0x21a40>  // b.none
  4252d8:	cmp	w22, #0x4
  4252dc:	b.ne	4252f8 <ferror@plt+0x21a58>  // b.any
  4252e0:	ldr	x3, [x19]
  4252e4:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4252e8:	add	x0, x0, #0xd74
  4252ec:	mov	w1, #0x9                   	// #9
  4252f0:	mov	w2, #0x1                   	// #1
  4252f4:	bl	4035b0 <fwrite@plt>
  4252f8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4252fc:	add	x1, x1, #0x58a
  425300:	add	x0, sp, #0x8
  425304:	mov	x2, x20
  425308:	bl	403090 <sprintf@plt>
  42530c:	ldr	x0, [x19]
  425310:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425314:	add	x1, x1, #0xdd
  425318:	add	x3, sp, #0x8
  42531c:	mov	x2, x21
  425320:	bl	403880 <fprintf@plt>
  425324:	mov	x0, x21
  425328:	bl	403510 <free@plt>
  42532c:	ldr	w8, [x19, #24]
  425330:	mov	w0, #0x1                   	// #1
  425334:	add	w8, w8, #0x1
  425338:	str	w8, [x19, #24]
  42533c:	ldp	x20, x19, [sp, #64]
  425340:	ldp	x22, x21, [sp, #48]
  425344:	ldp	x29, x30, [sp, #32]
  425348:	add	sp, sp, #0x50
  42534c:	ret
  425350:	sub	sp, sp, #0x50
  425354:	stp	x29, x30, [sp, #32]
  425358:	stp	x20, x19, [sp, #64]
  42535c:	ldr	w8, [x0, #24]
  425360:	mov	x19, x0
  425364:	mov	x20, x1
  425368:	str	x21, [sp, #48]
  42536c:	cmp	w8, #0x1
  425370:	add	x29, sp, #0x20
  425374:	b.lt	425394 <ferror@plt+0x21af4>  // b.tstop
  425378:	ldr	x3, [x19]
  42537c:	adrp	x0, 43a000 <warn@@Base+0x8c6c>
  425380:	add	x0, x0, #0x4c5
  425384:	mov	w1, #0x2                   	// #2
  425388:	mov	w2, #0x1                   	// #1
  42538c:	bl	4035b0 <fwrite@plt>
  425390:	str	wzr, [x19, #24]
  425394:	ldr	w8, [x19, #8]
  425398:	cbz	w8, 4253bc <ferror@plt+0x21b1c>
  42539c:	mov	w21, wzr
  4253a0:	ldr	x1, [x19]
  4253a4:	mov	w0, #0x20                  	// #32
  4253a8:	bl	4030a0 <putc@plt>
  4253ac:	ldr	w8, [x19, #8]
  4253b0:	add	w21, w21, #0x1
  4253b4:	cmp	w21, w8
  4253b8:	b.cc	4253a0 <ferror@plt+0x21b00>  // b.lo, b.ul, b.last
  4253bc:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4253c0:	add	x1, x1, #0x58a
  4253c4:	add	x0, sp, #0x8
  4253c8:	mov	x2, x20
  4253cc:	bl	403090 <sprintf@plt>
  4253d0:	ldr	x0, [x19]
  4253d4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4253d8:	add	x1, x1, #0xe9
  4253dc:	add	x2, sp, #0x8
  4253e0:	bl	403880 <fprintf@plt>
  4253e4:	ldr	w8, [x19, #8]
  4253e8:	ldr	x21, [sp, #48]
  4253ec:	mov	w0, #0x1                   	// #1
  4253f0:	add	w8, w8, #0x2
  4253f4:	str	w8, [x19, #8]
  4253f8:	ldp	x20, x19, [sp, #64]
  4253fc:	ldp	x29, x30, [sp, #32]
  425400:	add	sp, sp, #0x50
  425404:	ret
  425408:	sub	sp, sp, #0x50
  42540c:	stp	x29, x30, [sp, #32]
  425410:	stp	x20, x19, [sp, #64]
  425414:	ldr	w8, [x0, #8]
  425418:	mov	x20, x1
  42541c:	mov	x19, x0
  425420:	str	x21, [sp, #48]
  425424:	subs	w8, w8, #0x2
  425428:	add	x29, sp, #0x20
  42542c:	str	w8, [x0, #8]
  425430:	b.eq	425454 <ferror@plt+0x21bb4>  // b.none
  425434:	mov	w21, wzr
  425438:	ldr	x1, [x19]
  42543c:	mov	w0, #0x20                  	// #32
  425440:	bl	4030a0 <putc@plt>
  425444:	ldr	w8, [x19, #8]
  425448:	add	w21, w21, #0x1
  42544c:	cmp	w21, w8
  425450:	b.cc	425438 <ferror@plt+0x21b98>  // b.lo, b.ul, b.last
  425454:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  425458:	add	x1, x1, #0x58a
  42545c:	add	x0, sp, #0x8
  425460:	mov	x2, x20
  425464:	bl	403090 <sprintf@plt>
  425468:	ldr	x0, [x19]
  42546c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425470:	add	x1, x1, #0xf5
  425474:	add	x2, sp, #0x8
  425478:	bl	403880 <fprintf@plt>
  42547c:	ldp	x20, x19, [sp, #64]
  425480:	ldr	x21, [sp, #48]
  425484:	ldp	x29, x30, [sp, #32]
  425488:	mov	w0, #0x1                   	// #1
  42548c:	add	sp, sp, #0x50
  425490:	ret
  425494:	sub	sp, sp, #0x60
  425498:	stp	x29, x30, [sp, #32]
  42549c:	stp	x22, x21, [sp, #64]
  4254a0:	stp	x20, x19, [sp, #80]
  4254a4:	ldr	w8, [x0, #8]
  4254a8:	mov	x22, x3
  4254ac:	mov	x19, x2
  4254b0:	mov	x21, x0
  4254b4:	mov	x20, x1
  4254b8:	str	x23, [sp, #48]
  4254bc:	add	x29, sp, #0x20
  4254c0:	cbz	w8, 4254e4 <ferror@plt+0x21c44>
  4254c4:	mov	w23, wzr
  4254c8:	ldr	x1, [x21]
  4254cc:	mov	w0, #0x20                  	// #32
  4254d0:	bl	4030a0 <putc@plt>
  4254d4:	ldr	w8, [x21, #8]
  4254d8:	add	w23, w23, #0x1
  4254dc:	cmp	w23, w8
  4254e0:	b.cc	4254c8 <ferror@plt+0x21c28>  // b.lo, b.ul, b.last
  4254e4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4254e8:	add	x1, x1, #0x58a
  4254ec:	add	x0, sp, #0x8
  4254f0:	mov	x2, x22
  4254f4:	bl	403090 <sprintf@plt>
  4254f8:	ldr	x0, [x21]
  4254fc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425500:	add	x1, x1, #0x101
  425504:	add	x4, sp, #0x8
  425508:	mov	x2, x20
  42550c:	mov	x3, x19
  425510:	bl	403880 <fprintf@plt>
  425514:	ldp	x20, x19, [sp, #80]
  425518:	ldp	x22, x21, [sp, #64]
  42551c:	ldr	x23, [sp, #48]
  425520:	ldp	x29, x30, [sp, #32]
  425524:	mov	w0, #0x1                   	// #1
  425528:	add	sp, sp, #0x60
  42552c:	ret
  425530:	stp	x29, x30, [sp, #-48]!
  425534:	stp	x20, x19, [sp, #32]
  425538:	ldr	x8, [x0, #16]
  42553c:	str	x21, [sp, #16]
  425540:	mov	x29, sp
  425544:	cbz	x8, 4255e0 <ferror@plt+0x21d40>
  425548:	ldr	w9, [x8, #16]
  42554c:	mov	w20, w1
  425550:	cmp	w9, w1
  425554:	b.ne	425560 <ferror@plt+0x21cc0>  // b.any
  425558:	mov	w0, #0x1                   	// #1
  42555c:	b	4255d0 <ferror@plt+0x21d30>
  425560:	cmp	w20, #0x4
  425564:	b.cs	425600 <ferror@plt+0x21d60>  // b.hs, b.nlast
  425568:	ldr	x21, [x8, #8]
  42556c:	mov	x19, x0
  425570:	mov	x0, x21
  425574:	bl	402fd0 <strlen@plt>
  425578:	sub	w8, w0, #0x1
  42557c:	ldrb	w9, [x21, w8, uxtw]
  425580:	cmp	w9, #0x20
  425584:	b.ne	425604 <ferror@plt+0x21d64>  // b.any
  425588:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42558c:	add	x9, x9, #0x428
  425590:	ldr	x1, [x9, w20, sxtw #3]
  425594:	mov	x0, x19
  425598:	strb	wzr, [x21, x8]
  42559c:	bl	423c3c <ferror@plt+0x2039c>
  4255a0:	cbz	w0, 4255d0 <ferror@plt+0x21d30>
  4255a4:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  4255a8:	add	x1, x1, #0x632
  4255ac:	mov	x0, x19
  4255b0:	bl	423c3c <ferror@plt+0x2039c>
  4255b4:	cbz	w0, 4255d0 <ferror@plt+0x21d30>
  4255b8:	mov	x0, x19
  4255bc:	bl	423e90 <ferror@plt+0x205f0>
  4255c0:	cbz	w0, 4255d0 <ferror@plt+0x21d30>
  4255c4:	ldr	x8, [x19, #16]
  4255c8:	str	w20, [x8, #16]
  4255cc:	b	425558 <ferror@plt+0x21cb8>
  4255d0:	ldp	x20, x19, [sp, #32]
  4255d4:	ldr	x21, [sp, #16]
  4255d8:	ldp	x29, x30, [sp], #48
  4255dc:	ret
  4255e0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4255e4:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  4255e8:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  4255ec:	add	x0, x0, #0x585
  4255f0:	add	x1, x1, #0x599
  4255f4:	add	x3, x3, #0xe3e
  4255f8:	mov	w2, #0x453                 	// #1107
  4255fc:	bl	4037c0 <__assert_fail@plt>
  425600:	bl	403400 <abort@plt>
  425604:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  425608:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42560c:	adrp	x3, 43f000 <warn@@Base+0xdc6c>
  425610:	add	x0, x0, #0xe87
  425614:	add	x1, x1, #0x599
  425618:	add	x3, x3, #0xe3e
  42561c:	mov	w2, #0x470                 	// #1136
  425620:	bl	4037c0 <__assert_fail@plt>
  425624:	sub	sp, sp, #0x100
  425628:	stp	x29, x30, [sp, #160]
  42562c:	stp	x28, x27, [sp, #176]
  425630:	stp	x26, x25, [sp, #192]
  425634:	stp	x24, x23, [sp, #208]
  425638:	stp	x22, x21, [sp, #224]
  42563c:	stp	x20, x19, [sp, #240]
  425640:	add	x29, sp, #0xa0
  425644:	mov	w20, w3
  425648:	mov	x19, x2
  42564c:	str	x1, [sp, #24]
  425650:	mov	x27, x0
  425654:	bl	425eec <ferror@plt+0x2264c>
  425658:	mov	x25, x0
  42565c:	cbz	x0, 425a60 <ferror@plt+0x221c0>
  425660:	str	w20, [sp, #12]
  425664:	mov	w21, wzr
  425668:	mov	x20, xzr
  42566c:	mov	x24, xzr
  425670:	str	x19, [sp, #16]
  425674:	str	x25, [sp, #56]
  425678:	adrp	x8, 440000 <warn@@Base+0xec6c>
  42567c:	add	x8, x8, #0x528
  425680:	add	x19, x8, x20, lsl #4
  425684:	ldr	x1, [x19]
  425688:	mov	x0, x27
  42568c:	str	x1, [sp, #40]
  425690:	bl	4032e0 <bfd_get_section_by_name@plt>
  425694:	ldr	x19, [x19, #8]
  425698:	mov	x23, x0
  42569c:	mov	x0, x27
  4256a0:	mov	x1, x19
  4256a4:	bl	4032e0 <bfd_get_section_by_name@plt>
  4256a8:	cbz	x23, 42576c <ferror@plt+0x21ecc>
  4256ac:	mov	x22, x0
  4256b0:	cbz	x0, 42576c <ferror@plt+0x21ecc>
  4256b4:	ldr	x21, [x23, #56]
  4256b8:	mov	x0, x21
  4256bc:	bl	403290 <xmalloc@plt>
  4256c0:	mov	x2, x0
  4256c4:	mov	x0, x27
  4256c8:	mov	x1, x23
  4256cc:	mov	x3, xzr
  4256d0:	mov	x4, x21
  4256d4:	str	x2, [sp, #48]
  4256d8:	bl	403170 <bfd_get_section_contents@plt>
  4256dc:	cbz	w0, 4259dc <ferror@plt+0x2213c>
  4256e0:	ldr	x26, [x22, #56]
  4256e4:	add	x0, x26, #0x1
  4256e8:	bl	403290 <xmalloc@plt>
  4256ec:	mov	x28, x0
  4256f0:	mov	x0, x27
  4256f4:	mov	x1, x22
  4256f8:	mov	x2, x28
  4256fc:	mov	x3, xzr
  425700:	mov	x4, x26
  425704:	bl	403170 <bfd_get_section_contents@plt>
  425708:	cbz	w0, 425a14 <ferror@plt+0x22174>
  42570c:	strb	wzr, [x28, x26]
  425710:	cbnz	x24, 425730 <ferror@plt+0x21e90>
  425714:	ldp	x4, x3, [sp, #16]
  425718:	mov	w2, #0x1                   	// #1
  42571c:	mov	x0, x25
  425720:	mov	x1, x27
  425724:	bl	429174 <ferror@plt+0x258d4>
  425728:	mov	x24, x0
  42572c:	cbz	x0, 425a4c <ferror@plt+0x221ac>
  425730:	ldr	x8, [sp, #48]
  425734:	str	x20, [sp, #32]
  425738:	str	x24, [sp, #64]
  42573c:	add	x9, x8, x21
  425740:	stur	x9, [x29, #-48]
  425744:	sub	x9, x9, #0xc
  425748:	cmp	x8, x9
  42574c:	str	x9, [sp, #80]
  425750:	b.ls	42577c <ferror@plt+0x21edc>  // b.plast
  425754:	bl	425ea4 <ferror@plt+0x22604>
  425758:	ldr	x0, [sp, #48]
  42575c:	bl	403510 <free@plt>
  425760:	ldr	x24, [sp, #64]
  425764:	ldr	x20, [sp, #32]
  425768:	mov	w21, #0x1                   	// #1
  42576c:	add	x20, x20, #0x1
  425770:	cmp	x20, #0x3
  425774:	b.ne	425678 <ferror@plt+0x21dd8>  // b.any
  425778:	b	425a84 <ferror@plt+0x221e4>
  42577c:	ldr	x20, [sp, #48]
  425780:	mov	x23, xzr
  425784:	str	xzr, [sp, #72]
  425788:	ldr	x8, [x27, #8]
  42578c:	mov	x0, x20
  425790:	ldr	x8, [x8, #56]
  425794:	blr	x8
  425798:	ldr	x8, [x27, #8]
  42579c:	ldrb	w21, [x20, #4]
  4257a0:	mov	x22, x0
  4257a4:	add	x0, x20, #0x6
  4257a8:	ldr	x8, [x8, #80]
  4257ac:	blr	x8
  4257b0:	ldr	x8, [x27, #8]
  4257b4:	mov	x19, x0
  4257b8:	add	x0, x20, #0x8
  4257bc:	ldr	x8, [x8, #56]
  4257c0:	blr	x8
  4257c4:	cbz	w21, 425890 <ferror@plt+0x21ff0>
  4257c8:	add	x8, x23, w22, uxtw
  4257cc:	cmp	x8, x26
  4257d0:	b.cs	42595c <ferror@plt+0x220bc>  // b.hs, b.nlast
  4257d4:	and	x8, x22, #0xffffffff
  4257d8:	add	x9, x28, x23
  4257dc:	stp	x0, x19, [x29, #-72]
  4257e0:	mov	x19, x28
  4257e4:	add	x28, x9, x8
  4257e8:	mov	x0, x28
  4257ec:	stur	w21, [x29, #-52]
  4257f0:	mov	x21, x26
  4257f4:	mov	x26, x27
  4257f8:	bl	402fd0 <strlen@plt>
  4257fc:	cbz	x0, 4258a0 <ferror@plt+0x22000>
  425800:	mov	x22, x0
  425804:	mov	x24, xzr
  425808:	mov	x25, x20
  42580c:	add	x8, x22, x28
  425810:	ldurb	w8, [x8, #-1]
  425814:	cmp	w8, #0x5c
  425818:	b.ne	4258a8 <ferror@plt+0x22008>  // b.any
  42581c:	ldur	x8, [x29, #-48]
  425820:	add	x20, x25, #0xc
  425824:	cmp	x20, x8
  425828:	b.cs	4258a8 <ferror@plt+0x22008>  // b.hs, b.nlast
  42582c:	sub	x27, x28, #0x1
  425830:	strb	wzr, [x27, x22]
  425834:	ldr	x8, [x26, #8]
  425838:	mov	x0, x20
  42583c:	ldr	x8, [x8, #56]
  425840:	blr	x8
  425844:	add	w8, w0, w23
  425848:	cmp	x8, x21
  42584c:	b.cs	4258b0 <ferror@plt+0x22010>  // b.hs, b.nlast
  425850:	add	x1, x19, x8
  425854:	mov	x0, x28
  425858:	mov	x2, xzr
  42585c:	bl	403200 <concat@plt>
  425860:	mov	x28, x0
  425864:	mov	w8, #0x5c                  	// #92
  425868:	mov	x0, x24
  42586c:	strb	w8, [x27, x22]
  425870:	bl	403510 <free@plt>
  425874:	mov	x0, x28
  425878:	bl	402fd0 <strlen@plt>
  42587c:	mov	x22, x0
  425880:	mov	x24, x28
  425884:	mov	x25, x20
  425888:	cbnz	x0, 42580c <ferror@plt+0x21f6c>
  42588c:	b	425900 <ferror@plt+0x22060>
  425890:	ldr	x23, [sp, #72]
  425894:	add	x8, x0, x23
  425898:	str	x8, [sp, #72]
  42589c:	b	425948 <ferror@plt+0x220a8>
  4258a0:	mov	x24, xzr
  4258a4:	b	425900 <ferror@plt+0x22060>
  4258a8:	mov	x20, x25
  4258ac:	b	425900 <ferror@plt+0x22060>
  4258b0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4258b4:	ldr	x22, [x8, #3792]
  4258b8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4258bc:	mov	w2, #0x5                   	// #5
  4258c0:	mov	x0, xzr
  4258c4:	add	x1, x1, #0x4b7
  4258c8:	bl	403700 <dcgettext@plt>
  4258cc:	ldp	x3, x8, [sp, #40]
  4258d0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4258d4:	add	x20, x25, #0xc
  4258d8:	movk	x9, #0xaaab
  4258dc:	ldr	x2, [x26]
  4258e0:	sub	x8, x20, x8
  4258e4:	movk	x9, #0x2aaa, lsl #48
  4258e8:	smulh	x8, x8, x9
  4258ec:	asr	x9, x8, #1
  4258f0:	mov	x1, x0
  4258f4:	add	x4, x9, x8, lsr #63
  4258f8:	mov	x0, x22
  4258fc:	bl	403880 <fprintf@plt>
  425900:	ldur	w22, [x29, #-52]
  425904:	ldp	x25, x27, [x29, #-72]
  425908:	mov	x3, x28
  42590c:	mov	w0, w22
  425910:	mov	w1, w27
  425914:	mov	x2, x25
  425918:	bl	425c74 <ferror@plt+0x223d4>
  42591c:	ldp	x0, x1, [sp, #56]
  425920:	mov	w2, w22
  425924:	mov	w3, w27
  425928:	mov	x4, x25
  42592c:	mov	x5, x28
  425930:	mov	x25, x0
  425934:	bl	4292ec <ferror@plt+0x25a4c>
  425938:	mov	x27, x26
  42593c:	mov	x28, x19
  425940:	mov	x26, x21
  425944:	cbz	w0, 4259b4 <ferror@plt+0x22114>
  425948:	ldr	x8, [sp, #80]
  42594c:	add	x20, x20, #0xc
  425950:	cmp	x20, x8
  425954:	b.ls	425788 <ferror@plt+0x21ee8>  // b.plast
  425958:	b	425754 <ferror@plt+0x21eb4>
  42595c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  425960:	ldr	x19, [x8, #3792]
  425964:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425968:	mov	w2, #0x5                   	// #5
  42596c:	mov	x0, xzr
  425970:	add	x1, x1, #0x47c
  425974:	bl	403700 <dcgettext@plt>
  425978:	ldp	x3, x8, [sp, #40]
  42597c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  425980:	movk	x9, #0xaaab
  425984:	ldr	x2, [x27]
  425988:	sub	x8, x20, x8
  42598c:	movk	x9, #0x2aaa, lsl #48
  425990:	smulh	x8, x8, x9
  425994:	asr	x9, x8, #1
  425998:	mov	x1, x0
  42599c:	add	x4, x9, x8, lsr #63
  4259a0:	mov	x0, x19
  4259a4:	mov	w5, w22
  4259a8:	mov	w6, w21
  4259ac:	bl	403880 <fprintf@plt>
  4259b0:	b	425948 <ferror@plt+0x220a8>
  4259b4:	bl	425d20 <ferror@plt+0x22480>
  4259b8:	bl	425ea4 <ferror@plt+0x22604>
  4259bc:	mov	x0, x24
  4259c0:	bl	403510 <free@plt>
  4259c4:	ldr	x0, [sp, #64]
  4259c8:	bl	403510 <free@plt>
  4259cc:	ldr	x0, [sp, #48]
  4259d0:	bl	403510 <free@plt>
  4259d4:	mov	x0, x28
  4259d8:	b	425a58 <ferror@plt+0x221b8>
  4259dc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4259e0:	ldr	x19, [x8, #3792]
  4259e4:	ldr	x20, [x27]
  4259e8:	bl	403250 <bfd_get_error@plt>
  4259ec:	bl	4036e0 <bfd_errmsg@plt>
  4259f0:	ldr	x3, [sp, #40]
  4259f4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4259f8:	mov	x4, x0
  4259fc:	add	x1, x1, #0x470
  425a00:	mov	x0, x19
  425a04:	mov	x2, x20
  425a08:	bl	403880 <fprintf@plt>
  425a0c:	mov	x0, x24
  425a10:	b	425a50 <ferror@plt+0x221b0>
  425a14:	adrp	x8, 457000 <_sch_istable+0x1c50>
  425a18:	ldr	x21, [x8, #3792]
  425a1c:	ldr	x20, [x27]
  425a20:	bl	403250 <bfd_get_error@plt>
  425a24:	bl	4036e0 <bfd_errmsg@plt>
  425a28:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425a2c:	mov	x4, x0
  425a30:	add	x1, x1, #0x470
  425a34:	mov	x0, x21
  425a38:	mov	x2, x20
  425a3c:	mov	x3, x19
  425a40:	bl	403880 <fprintf@plt>
  425a44:	mov	x0, x24
  425a48:	bl	403510 <free@plt>
  425a4c:	mov	x0, x28
  425a50:	bl	403510 <free@plt>
  425a54:	ldr	x0, [sp, #48]
  425a58:	bl	403510 <free@plt>
  425a5c:	mov	x25, xzr
  425a60:	mov	x0, x25
  425a64:	ldp	x20, x19, [sp, #240]
  425a68:	ldp	x22, x21, [sp, #224]
  425a6c:	ldp	x24, x23, [sp, #208]
  425a70:	ldp	x26, x25, [sp, #192]
  425a74:	ldp	x28, x27, [sp, #176]
  425a78:	ldp	x29, x30, [sp, #160]
  425a7c:	add	sp, sp, #0x100
  425a80:	ret
  425a84:	cbz	x24, 425a98 <ferror@plt+0x221f8>
  425a88:	mov	x0, x25
  425a8c:	mov	x1, x24
  425a90:	bl	4291f4 <ferror@plt+0x25954>
  425a94:	cbz	w0, 425a5c <ferror@plt+0x221bc>
  425a98:	ldr	x8, [x27, #8]
  425a9c:	ldr	w9, [x8, #8]
  425aa0:	cmp	w9, #0x1
  425aa4:	b.ne	425bec <ferror@plt+0x2234c>  // b.any
  425aa8:	ldr	x9, [sp, #16]
  425aac:	cmp	x9, #0x0
  425ab0:	b.le	425be8 <ferror@plt+0x22348>
  425ab4:	ldr	x23, [sp, #24]
  425ab8:	mov	x22, xzr
  425abc:	add	x20, x23, x9, lsl #3
  425ac0:	ldr	x8, [x8, #528]
  425ac4:	ldr	x1, [x23]
  425ac8:	sub	x2, x29, #0x28
  425acc:	mov	x0, x27
  425ad0:	blr	x8
  425ad4:	ldurb	w8, [x29, #-32]
  425ad8:	cmp	w8, #0x2d
  425adc:	b.ne	425bd4 <ferror@plt+0x22334>  // b.any
  425ae0:	ldr	x4, [sp, #16]
  425ae4:	cbnz	x22, 425b04 <ferror@plt+0x22264>
  425ae8:	ldr	x3, [sp, #24]
  425aec:	mov	x0, x25
  425af0:	mov	x1, x27
  425af4:	mov	w2, wzr
  425af8:	bl	429174 <ferror@plt+0x258d4>
  425afc:	mov	x22, x0
  425b00:	cbz	x0, 425a5c <ferror@plt+0x221bc>
  425b04:	ldur	x19, [x29, #-24]
  425b08:	cbz	x19, 425a5c <ferror@plt+0x221bc>
  425b0c:	ldrb	w8, [x19]
  425b10:	cbz	w8, 425a5c <ferror@plt+0x221bc>
  425b14:	mov	x0, x19
  425b18:	bl	402fd0 <strlen@plt>
  425b1c:	cbz	x0, 425b9c <ferror@plt+0x222fc>
  425b20:	mov	x21, xzr
  425b24:	add	x24, x23, #0x8
  425b28:	cmp	x24, x20
  425b2c:	b.cs	425b98 <ferror@plt+0x222f8>  // b.hs, b.nlast
  425b30:	add	x8, x0, x19
  425b34:	ldurb	w8, [x8, #-1]
  425b38:	cmp	w8, #0x5c
  425b3c:	b.ne	425b98 <ferror@plt+0x222f8>  // b.any
  425b40:	mov	x0, x19
  425b44:	bl	4032c0 <xstrdup@plt>
  425b48:	mov	x23, x0
  425b4c:	bl	402fd0 <strlen@plt>
  425b50:	add	x8, x0, x23
  425b54:	sturb	wzr, [x8, #-1]
  425b58:	ldr	x8, [x24]
  425b5c:	mov	x0, x23
  425b60:	mov	x2, xzr
  425b64:	ldr	x1, [x8, #8]
  425b68:	bl	403200 <concat@plt>
  425b6c:	mov	x19, x0
  425b70:	mov	x0, x23
  425b74:	bl	403510 <free@plt>
  425b78:	cbz	x21, 425b84 <ferror@plt+0x222e4>
  425b7c:	mov	x0, x21
  425b80:	bl	403510 <free@plt>
  425b84:	mov	x0, x19
  425b88:	bl	402fd0 <strlen@plt>
  425b8c:	add	x24, x24, #0x8
  425b90:	mov	x21, x19
  425b94:	cbnz	x0, 425b28 <ferror@plt+0x22288>
  425b98:	sub	x23, x24, #0x8
  425b9c:	ldurb	w0, [x29, #-16]
  425ba0:	ldursh	w1, [x29, #-14]
  425ba4:	ldur	x2, [x29, #-40]
  425ba8:	mov	x3, x19
  425bac:	bl	425c74 <ferror@plt+0x223d4>
  425bb0:	ldurb	w2, [x29, #-16]
  425bb4:	ldursh	w3, [x29, #-14]
  425bb8:	ldur	x4, [x29, #-40]
  425bbc:	mov	x0, x25
  425bc0:	mov	x1, x22
  425bc4:	mov	x5, x19
  425bc8:	bl	4292ec <ferror@plt+0x25a4c>
  425bcc:	cbz	w0, 425c68 <ferror@plt+0x223c8>
  425bd0:	mov	w21, #0x1                   	// #1
  425bd4:	add	x23, x23, #0x8
  425bd8:	cmp	x23, x20
  425bdc:	b.cs	425c4c <ferror@plt+0x223ac>  // b.hs, b.nlast
  425be0:	ldr	x8, [x27, #8]
  425be4:	b	425ac0 <ferror@plt+0x22220>
  425be8:	bl	425ea4 <ferror@plt+0x22604>
  425bec:	cbnz	w21, 425a60 <ferror@plt+0x221c0>
  425bf0:	ldr	x2, [sp, #16]
  425bf4:	cmp	x2, #0x1
  425bf8:	b.lt	425c24 <ferror@plt+0x22384>  // b.tstop
  425bfc:	ldr	x8, [x27, #8]
  425c00:	ldr	w8, [x8, #8]
  425c04:	cmp	w8, #0x2
  425c08:	b.ne	425c24 <ferror@plt+0x22384>  // b.any
  425c0c:	ldr	x1, [sp, #24]
  425c10:	mov	x0, x27
  425c14:	mov	x3, x25
  425c18:	bl	42f2a4 <ferror@plt+0x2ba04>
  425c1c:	cbnz	w0, 425a60 <ferror@plt+0x221c0>
  425c20:	b	425a5c <ferror@plt+0x221bc>
  425c24:	ldr	w8, [sp, #12]
  425c28:	cbnz	w8, 425a5c <ferror@plt+0x221bc>
  425c2c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425c30:	add	x1, x1, #0x448
  425c34:	mov	w2, #0x5                   	// #5
  425c38:	mov	x0, xzr
  425c3c:	bl	403700 <dcgettext@plt>
  425c40:	ldr	x1, [x27]
  425c44:	bl	430648 <ferror@plt+0x2cda8>
  425c48:	b	425a5c <ferror@plt+0x221bc>
  425c4c:	bl	425ea4 <ferror@plt+0x22604>
  425c50:	cbz	x22, 425bec <ferror@plt+0x2234c>
  425c54:	mov	x0, x25
  425c58:	mov	x1, x22
  425c5c:	bl	4291f4 <ferror@plt+0x25954>
  425c60:	cbnz	w0, 425bec <ferror@plt+0x2234c>
  425c64:	b	425a5c <ferror@plt+0x221bc>
  425c68:	bl	425d20 <ferror@plt+0x22480>
  425c6c:	bl	425ea4 <ferror@plt+0x22604>
  425c70:	b	425a5c <ferror@plt+0x221bc>
  425c74:	stp	x29, x30, [sp, #-80]!
  425c78:	stp	x24, x23, [sp, #32]
  425c7c:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  425c80:	ldrsw	x9, [x23, #560]
  425c84:	adrp	x24, 45b000 <_bfd_std_section+0x3110>
  425c88:	mov	w8, #0x18                  	// #24
  425c8c:	add	x24, x24, #0xb0
  425c90:	madd	x8, x9, x8, x24
  425c94:	ldr	x8, [x8, #16]
  425c98:	stp	x22, x21, [sp, #48]
  425c9c:	stp	x20, x19, [sp, #64]
  425ca0:	mov	x19, x3
  425ca4:	mov	x20, x2
  425ca8:	mov	w21, w1
  425cac:	mov	w22, w0
  425cb0:	str	x25, [sp, #16]
  425cb4:	mov	x29, sp
  425cb8:	cbz	x8, 425cc8 <ferror@plt+0x22428>
  425cbc:	mov	x0, x8
  425cc0:	bl	403510 <free@plt>
  425cc4:	ldrsw	x9, [x23, #560]
  425cc8:	mov	w25, #0x18                  	// #24
  425ccc:	madd	x8, x9, x25, x24
  425cd0:	mov	x0, x19
  425cd4:	stp	w22, w21, [x8]
  425cd8:	str	x20, [x8, #8]
  425cdc:	bl	4032c0 <xstrdup@plt>
  425ce0:	ldrsw	x8, [x23, #560]
  425ce4:	ldp	x20, x19, [sp, #64]
  425ce8:	ldp	x22, x21, [sp, #48]
  425cec:	add	w10, w8, #0x1
  425cf0:	add	w11, w8, #0x10
  425cf4:	cmp	w10, #0x0
  425cf8:	madd	x9, x8, x25, x24
  425cfc:	csinc	w8, w11, w8, lt  // lt = tstop
  425d00:	and	w8, w8, #0xfffffff0
  425d04:	sub	w8, w10, w8
  425d08:	str	w8, [x23, #560]
  425d0c:	ldp	x24, x23, [sp, #32]
  425d10:	ldr	x25, [sp, #16]
  425d14:	str	x0, [x9, #16]
  425d18:	ldp	x29, x30, [sp], #80
  425d1c:	ret
  425d20:	stp	x29, x30, [sp, #-96]!
  425d24:	stp	x26, x25, [sp, #32]
  425d28:	adrp	x25, 457000 <_sch_istable+0x1c50>
  425d2c:	stp	x20, x19, [sp, #80]
  425d30:	ldr	x19, [x25, #3792]
  425d34:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425d38:	add	x1, x1, #0x4da
  425d3c:	mov	w2, #0x5                   	// #5
  425d40:	mov	x0, xzr
  425d44:	stp	x28, x27, [sp, #16]
  425d48:	stp	x24, x23, [sp, #48]
  425d4c:	stp	x22, x21, [sp, #64]
  425d50:	mov	x29, sp
  425d54:	bl	403700 <dcgettext@plt>
  425d58:	mov	x1, x0
  425d5c:	mov	x0, x19
  425d60:	bl	403880 <fprintf@plt>
  425d64:	ldr	x3, [x25, #3792]
  425d68:	adrp	x0, 440000 <warn@@Base+0xec6c>
  425d6c:	add	x0, x0, #0x4fc
  425d70:	mov	w1, #0x1e                  	// #30
  425d74:	mov	w2, #0x1                   	// #1
  425d78:	bl	4035b0 <fwrite@plt>
  425d7c:	adrp	x26, 45b000 <_bfd_std_section+0x3110>
  425d80:	ldr	w8, [x26, #560]
  425d84:	adrp	x27, 45b000 <_bfd_std_section+0x3110>
  425d88:	adrp	x21, 436000 <warn@@Base+0x4c6c>
  425d8c:	adrp	x22, 440000 <warn@@Base+0xec6c>
  425d90:	add	x27, x27, #0xb0
  425d94:	mov	w28, #0x18                  	// #24
  425d98:	add	x21, x21, #0x5c1
  425d9c:	add	x22, x22, #0x51b
  425da0:	mov	w9, w8
  425da4:	smaddl	x20, w9, w28, x27
  425da8:	ldr	x10, [x20, #16]!
  425dac:	sxtw	x19, w9
  425db0:	cbnz	x10, 425dd8 <ferror@plt+0x22538>
  425db4:	add	w9, w19, #0x1
  425db8:	add	w10, w19, #0x10
  425dbc:	cmp	w9, #0x0
  425dc0:	csinc	w10, w10, w19, lt  // lt = tstop
  425dc4:	and	w10, w10, #0xfffffff0
  425dc8:	sub	w9, w9, w10
  425dcc:	cmp	w9, w8
  425dd0:	b.ne	425da4 <ferror@plt+0x22504>  // b.any
  425dd4:	b	425e88 <ferror@plt+0x225e8>
  425dd8:	madd	x23, x19, x28, x27
  425ddc:	ldr	w0, [x23]
  425de0:	bl	403030 <bfd_get_stab_name@plt>
  425de4:	cbnz	x0, 425e0c <ferror@plt+0x2256c>
  425de8:	ldr	w2, [x23]
  425dec:	ldr	x3, [x25, #3792]
  425df0:	cbnz	w2, 425e24 <ferror@plt+0x22584>
  425df4:	adrp	x0, 436000 <warn@@Base+0x4c6c>
  425df8:	mov	w1, #0x6                   	// #6
  425dfc:	mov	w2, #0x1                   	// #1
  425e00:	add	x0, x0, #0x5b0
  425e04:	bl	4035b0 <fwrite@plt>
  425e08:	b	425e34 <ferror@plt+0x22594>
  425e0c:	mov	x2, x0
  425e10:	ldr	x0, [x25, #3792]
  425e14:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  425e18:	add	x1, x1, #0x5ab
  425e1c:	bl	403880 <fprintf@plt>
  425e20:	b	425e34 <ferror@plt+0x22594>
  425e24:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  425e28:	mov	x0, x3
  425e2c:	add	x1, x1, #0x5b7
  425e30:	bl	403880 <fprintf@plt>
  425e34:	madd	x24, x19, x28, x27
  425e38:	ldr	x0, [x25, #3792]
  425e3c:	ldr	w2, [x24, #4]
  425e40:	mov	x1, x21
  425e44:	bl	403880 <fprintf@plt>
  425e48:	ldr	x0, [x25, #3792]
  425e4c:	ldr	x2, [x24, #8]
  425e50:	mov	x1, x22
  425e54:	bl	403880 <fprintf@plt>
  425e58:	ldr	w8, [x23]
  425e5c:	cbz	w8, 425e74 <ferror@plt+0x225d4>
  425e60:	ldr	x0, [x25, #3792]
  425e64:	ldr	x2, [x20]
  425e68:	adrp	x1, 43b000 <warn@@Base+0x9c6c>
  425e6c:	add	x1, x1, #0xe11
  425e70:	bl	403880 <fprintf@plt>
  425e74:	ldr	x1, [x25, #3792]
  425e78:	mov	w0, #0xa                   	// #10
  425e7c:	bl	4030b0 <fputc@plt>
  425e80:	ldr	w8, [x26, #560]
  425e84:	b	425db4 <ferror@plt+0x22514>
  425e88:	ldp	x20, x19, [sp, #80]
  425e8c:	ldp	x22, x21, [sp, #64]
  425e90:	ldp	x24, x23, [sp, #48]
  425e94:	ldp	x26, x25, [sp, #32]
  425e98:	ldp	x28, x27, [sp, #16]
  425e9c:	ldp	x29, x30, [sp], #96
  425ea0:	ret
  425ea4:	stp	x29, x30, [sp, #-32]!
  425ea8:	stp	x20, x19, [sp, #16]
  425eac:	adrp	x20, 45b000 <_bfd_std_section+0x3110>
  425eb0:	mov	w19, #0x10                  	// #16
  425eb4:	add	x20, x20, #0xb0
  425eb8:	mov	x29, sp
  425ebc:	ldr	x0, [x20, x19]
  425ec0:	cbz	x0, 425ecc <ferror@plt+0x2262c>
  425ec4:	bl	403510 <free@plt>
  425ec8:	str	xzr, [x20, x19]
  425ecc:	add	x19, x19, #0x18
  425ed0:	cmp	x19, #0x190
  425ed4:	b.ne	425ebc <ferror@plt+0x2261c>  // b.any
  425ed8:	ldp	x20, x19, [sp, #16]
  425edc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  425ee0:	str	wzr, [x8, #560]
  425ee4:	ldp	x29, x30, [sp], #32
  425ee8:	ret
  425eec:	stp	x29, x30, [sp, #-16]!
  425ef0:	mov	w0, #0x60                  	// #96
  425ef4:	mov	x29, sp
  425ef8:	bl	403290 <xmalloc@plt>
  425efc:	movi	v0.2d, #0x0
  425f00:	stp	q0, q0, [x0]
  425f04:	stp	q0, q0, [x0, #32]
  425f08:	stp	q0, q0, [x0, #64]
  425f0c:	ldp	x29, x30, [sp], #16
  425f10:	ret
  425f14:	stp	x29, x30, [sp, #-48]!
  425f18:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  425f1c:	stp	x20, x19, [sp, #32]
  425f20:	mov	x19, x0
  425f24:	add	x8, x8, #0x850
  425f28:	cmp	x1, #0x0
  425f2c:	mov	w0, #0x18                  	// #24
  425f30:	str	x21, [sp, #16]
  425f34:	mov	x29, sp
  425f38:	csel	x21, x8, x1, eq  // eq = none
  425f3c:	bl	403290 <xmalloc@plt>
  425f40:	mov	x20, x0
  425f44:	stp	x21, xzr, [x0, #8]
  425f48:	str	xzr, [x0]
  425f4c:	mov	w0, #0x18                  	// #24
  425f50:	bl	403290 <xmalloc@plt>
  425f54:	stp	x20, xzr, [x0, #8]
  425f58:	str	xzr, [x0]
  425f5c:	ldr	x8, [x19, #8]
  425f60:	str	x20, [x19, #16]
  425f64:	cbnz	x8, 425f74 <ferror@plt+0x226d4>
  425f68:	ldr	x8, [x19]
  425f6c:	cbnz	x8, 425f98 <ferror@plt+0x226f8>
  425f70:	mov	x8, x19
  425f74:	str	x0, [x8]
  425f78:	str	x0, [x19, #8]
  425f7c:	stp	xzr, xzr, [x19, #32]
  425f80:	str	xzr, [x19, #24]
  425f84:	ldp	x20, x19, [sp, #32]
  425f88:	ldr	x21, [sp, #16]
  425f8c:	mov	w0, #0x1                   	// #1
  425f90:	ldp	x29, x30, [sp], #48
  425f94:	ret
  425f98:	adrp	x0, 440000 <warn@@Base+0xec6c>
  425f9c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  425fa0:	adrp	x3, 440000 <warn@@Base+0xec6c>
  425fa4:	add	x0, x0, #0x634
  425fa8:	add	x1, x1, #0x648
  425fac:	add	x3, x3, #0x65f
  425fb0:	mov	w2, #0x2bb                 	// #699
  425fb4:	bl	4037c0 <__assert_fail@plt>
  425fb8:	stp	x29, x30, [sp, #-48]!
  425fbc:	stp	x20, x19, [sp, #32]
  425fc0:	ldr	x8, [x0, #8]
  425fc4:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  425fc8:	add	x9, x9, #0x850
  425fcc:	cmp	x1, #0x0
  425fd0:	csel	x20, x9, x1, eq  // eq = none
  425fd4:	str	x21, [sp, #16]
  425fd8:	mov	x29, sp
  425fdc:	cbz	x8, 426048 <ferror@plt+0x227a8>
  425fe0:	ldr	x21, [x8, #8]
  425fe4:	mov	x19, x0
  425fe8:	cbz	x21, 426004 <ferror@plt+0x22764>
  425fec:	ldr	x0, [x21, #8]
  425ff0:	mov	x1, x20
  425ff4:	bl	4030c0 <filename_cmp@plt>
  425ff8:	cbz	w0, 426030 <ferror@plt+0x22790>
  425ffc:	ldr	x21, [x21]
  426000:	cbnz	x21, 425fec <ferror@plt+0x2274c>
  426004:	mov	w0, #0x18                  	// #24
  426008:	bl	403290 <xmalloc@plt>
  42600c:	stp	x20, xzr, [x0, #8]
  426010:	str	xzr, [x0]
  426014:	ldr	x8, [x19, #16]
  426018:	mov	x9, x8
  42601c:	ldr	x8, [x8]
  426020:	cbnz	x8, 426018 <ferror@plt+0x22778>
  426024:	str	x0, [x9]
  426028:	str	x0, [x19, #16]
  42602c:	b	426034 <ferror@plt+0x22794>
  426030:	str	x21, [x19, #16]
  426034:	mov	w0, #0x1                   	// #1
  426038:	ldp	x20, x19, [sp, #32]
  42603c:	ldr	x21, [sp, #16]
  426040:	ldp	x29, x30, [sp], #48
  426044:	ret
  426048:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42604c:	add	x1, x1, #0x694
  426050:	mov	w2, #0x5                   	// #5
  426054:	mov	x0, xzr
  426058:	bl	403700 <dcgettext@plt>
  42605c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426060:	ldr	x8, [x8, #3792]
  426064:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426068:	mov	x2, x0
  42606c:	add	x1, x1, #0xeb
  426070:	mov	x0, x8
  426074:	bl	403880 <fprintf@plt>
  426078:	mov	w0, wzr
  42607c:	b	426038 <ferror@plt+0x22798>
  426080:	stp	x29, x30, [sp, #-64]!
  426084:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  426088:	add	x8, x8, #0x850
  42608c:	cmp	x1, #0x0
  426090:	stp	x20, x19, [sp, #48]
  426094:	csel	x20, x8, x1, eq  // eq = none
  426098:	stp	x24, x23, [sp, #16]
  42609c:	stp	x22, x21, [sp, #32]
  4260a0:	mov	x29, sp
  4260a4:	cbz	x2, 426154 <ferror@plt+0x228b4>
  4260a8:	ldr	x8, [x0, #8]
  4260ac:	mov	x21, x0
  4260b0:	cbz	x8, 426124 <ferror@plt+0x22884>
  4260b4:	mov	w0, #0x18                  	// #24
  4260b8:	mov	x19, x4
  4260bc:	mov	w22, w3
  4260c0:	mov	x24, x2
  4260c4:	bl	403290 <xmalloc@plt>
  4260c8:	mov	x23, x0
  4260cc:	stp	x24, xzr, [x0]
  4260d0:	mov	w0, #0x30                  	// #48
  4260d4:	bl	403290 <xmalloc@plt>
  4260d8:	movi	v0.2d, #0x0
  4260dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4260e0:	str	x0, [x23, #16]
  4260e4:	stp	q0, q0, [x0, #16]
  4260e8:	str	q0, [x0]
  4260ec:	stp	x19, x8, [x0, #24]
  4260f0:	ldr	x8, [x21, #16]
  4260f4:	cmp	w22, #0x0
  4260f8:	mov	w9, #0x1                   	// #1
  4260fc:	stp	x23, x0, [x21, #24]
  426100:	add	x0, x8, #0x10
  426104:	cinc	w3, w9, ne  // ne = any
  426108:	mov	w2, #0x3                   	// #3
  42610c:	mov	x1, x20
  426110:	bl	42616c <ferror@plt+0x228cc>
  426114:	cbz	x0, 426158 <ferror@plt+0x228b8>
  426118:	str	x23, [x0, #32]
  42611c:	mov	w0, #0x1                   	// #1
  426120:	b	426158 <ferror@plt+0x228b8>
  426124:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426128:	add	x1, x1, #0x6c3
  42612c:	mov	w2, #0x5                   	// #5
  426130:	mov	x0, xzr
  426134:	bl	403700 <dcgettext@plt>
  426138:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42613c:	ldr	x8, [x8, #3792]
  426140:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426144:	mov	x2, x0
  426148:	add	x1, x1, #0xeb
  42614c:	mov	x0, x8
  426150:	bl	403880 <fprintf@plt>
  426154:	mov	w0, wzr
  426158:	ldp	x20, x19, [sp, #48]
  42615c:	ldp	x22, x21, [sp, #32]
  426160:	ldp	x24, x23, [sp, #16]
  426164:	ldp	x29, x30, [sp], #64
  426168:	ret
  42616c:	stp	x29, x30, [sp, #-64]!
  426170:	stp	x20, x19, [sp, #48]
  426174:	mov	x20, x0
  426178:	mov	w0, #0x28                  	// #40
  42617c:	str	x23, [sp, #16]
  426180:	stp	x22, x21, [sp, #32]
  426184:	mov	x29, sp
  426188:	mov	w21, w3
  42618c:	mov	w22, w2
  426190:	mov	x23, x1
  426194:	bl	403290 <xmalloc@plt>
  426198:	movi	v0.2d, #0x0
  42619c:	str	xzr, [x0, #32]
  4261a0:	stp	q0, q0, [x0]
  4261a4:	str	x23, [x0, #8]
  4261a8:	stp	w22, w21, [x0, #20]
  4261ac:	mov	x19, x0
  4261b0:	ldr	x0, [x20]
  4261b4:	cbnz	x0, 4261c8 <ferror@plt+0x22928>
  4261b8:	mov	w0, #0x10                  	// #16
  4261bc:	bl	403290 <xmalloc@plt>
  4261c0:	stp	xzr, x0, [x0]
  4261c4:	str	x0, [x20]
  4261c8:	ldr	x8, [x0, #8]
  4261cc:	ldr	x23, [sp, #16]
  4261d0:	str	x19, [x8]
  4261d4:	str	x19, [x0, #8]
  4261d8:	mov	x0, x19
  4261dc:	ldp	x20, x19, [sp, #48]
  4261e0:	ldp	x22, x21, [sp, #32]
  4261e4:	ldp	x29, x30, [sp], #64
  4261e8:	ret
  4261ec:	stp	x29, x30, [sp, #-64]!
  4261f0:	stp	x22, x21, [sp, #32]
  4261f4:	mov	x21, x0
  4261f8:	mov	w0, wzr
  4261fc:	str	x23, [sp, #16]
  426200:	stp	x20, x19, [sp, #48]
  426204:	mov	x29, sp
  426208:	cbz	x1, 426268 <ferror@plt+0x229c8>
  42620c:	mov	x22, x2
  426210:	cbz	x2, 426268 <ferror@plt+0x229c8>
  426214:	ldr	x8, [x21, #8]
  426218:	cbz	x8, 42627c <ferror@plt+0x229dc>
  42621c:	ldr	x8, [x21, #24]
  426220:	cbz	x8, 42627c <ferror@plt+0x229dc>
  426224:	mov	w0, #0x28                  	// #40
  426228:	mov	x19, x4
  42622c:	mov	w20, w3
  426230:	mov	x23, x1
  426234:	bl	403290 <xmalloc@plt>
  426238:	movi	v0.2d, #0x0
  42623c:	stp	q0, q0, [x0]
  426240:	stp	x23, x22, [x0, #8]
  426244:	str	w20, [x0, #24]
  426248:	str	x19, [x0, #32]
  42624c:	ldr	x8, [x21, #24]
  426250:	add	x8, x8, #0x8
  426254:	mov	x9, x8
  426258:	ldr	x8, [x8]
  42625c:	cbnz	x8, 426254 <ferror@plt+0x229b4>
  426260:	str	x0, [x9]
  426264:	mov	w0, #0x1                   	// #1
  426268:	ldp	x20, x19, [sp, #48]
  42626c:	ldp	x22, x21, [sp, #32]
  426270:	ldr	x23, [sp, #16]
  426274:	ldp	x29, x30, [sp], #64
  426278:	ret
  42627c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426280:	add	x1, x1, #0x6f5
  426284:	mov	w2, #0x5                   	// #5
  426288:	mov	x0, xzr
  42628c:	bl	403700 <dcgettext@plt>
  426290:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426294:	ldr	x8, [x8, #3792]
  426298:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  42629c:	mov	x2, x0
  4262a0:	add	x1, x1, #0xeb
  4262a4:	mov	x0, x8
  4262a8:	bl	403880 <fprintf@plt>
  4262ac:	mov	w0, wzr
  4262b0:	b	426268 <ferror@plt+0x229c8>
  4262b4:	stp	x29, x30, [sp, #-16]!
  4262b8:	ldr	x8, [x0, #8]
  4262bc:	mov	x29, sp
  4262c0:	cbz	x8, 4262ec <ferror@plt+0x22a4c>
  4262c4:	ldr	x8, [x0, #32]
  4262c8:	cbz	x8, 4262ec <ferror@plt+0x22a4c>
  4262cc:	ldr	x9, [x0, #24]!
  4262d0:	cbz	x9, 4262ec <ferror@plt+0x22a4c>
  4262d4:	ldr	x9, [x8, #8]
  4262d8:	cbnz	x9, 4262f8 <ferror@plt+0x22a58>
  4262dc:	str	x1, [x8, #32]
  4262e0:	stp	xzr, xzr, [x0]
  4262e4:	mov	w0, #0x1                   	// #1
  4262e8:	b	42632c <ferror@plt+0x22a8c>
  4262ec:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4262f0:	add	x1, x1, #0x721
  4262f4:	b	426300 <ferror@plt+0x22a60>
  4262f8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4262fc:	add	x1, x1, #0x749
  426300:	mov	w2, #0x5                   	// #5
  426304:	mov	x0, xzr
  426308:	bl	403700 <dcgettext@plt>
  42630c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426310:	ldr	x8, [x8, #3792]
  426314:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426318:	mov	x2, x0
  42631c:	add	x1, x1, #0xeb
  426320:	mov	x0, x8
  426324:	bl	403880 <fprintf@plt>
  426328:	mov	w0, wzr
  42632c:	ldp	x29, x30, [sp], #16
  426330:	ret
  426334:	stp	x29, x30, [sp, #-32]!
  426338:	stp	x20, x19, [sp, #16]
  42633c:	ldr	x8, [x0, #8]
  426340:	mov	x29, sp
  426344:	cbz	x8, 4263a4 <ferror@plt+0x22b04>
  426348:	ldr	x8, [x0, #32]
  42634c:	mov	x19, x0
  426350:	cbz	x8, 4263a4 <ferror@plt+0x22b04>
  426354:	mov	w0, #0x30                  	// #48
  426358:	mov	x20, x1
  42635c:	bl	403290 <xmalloc@plt>
  426360:	movi	v0.2d, #0x0
  426364:	stp	q0, q0, [x0]
  426368:	str	q0, [x0, #32]
  42636c:	ldr	x8, [x19, #32]
  426370:	mov	x9, #0xffffffffffffffff    	// #-1
  426374:	stp	x20, x9, [x0, #24]
  426378:	str	x8, [x0, #8]
  42637c:	add	x8, x8, #0x10
  426380:	mov	x9, x8
  426384:	ldr	x8, [x8]
  426388:	cbnz	x8, 426380 <ferror@plt+0x22ae0>
  42638c:	str	x0, [x9]
  426390:	str	x0, [x19, #32]
  426394:	mov	w0, #0x1                   	// #1
  426398:	ldp	x20, x19, [sp, #16]
  42639c:	ldp	x29, x30, [sp], #32
  4263a0:	ret
  4263a4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4263a8:	add	x1, x1, #0x779
  4263ac:	mov	w2, #0x5                   	// #5
  4263b0:	mov	x0, xzr
  4263b4:	bl	403700 <dcgettext@plt>
  4263b8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4263bc:	ldr	x8, [x8, #3792]
  4263c0:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  4263c4:	mov	x2, x0
  4263c8:	add	x1, x1, #0xeb
  4263cc:	mov	x0, x8
  4263d0:	bl	403880 <fprintf@plt>
  4263d4:	mov	w0, wzr
  4263d8:	b	426398 <ferror@plt+0x22af8>
  4263dc:	stp	x29, x30, [sp, #-16]!
  4263e0:	ldr	x8, [x0, #8]
  4263e4:	mov	x29, sp
  4263e8:	cbz	x8, 426410 <ferror@plt+0x22b70>
  4263ec:	ldr	x8, [x0, #32]
  4263f0:	cbz	x8, 426410 <ferror@plt+0x22b70>
  4263f4:	ldr	x9, [x8, #8]
  4263f8:	cbz	x9, 42641c <ferror@plt+0x22b7c>
  4263fc:	str	x1, [x8, #32]
  426400:	str	x9, [x0, #32]
  426404:	mov	w0, #0x1                   	// #1
  426408:	ldp	x29, x30, [sp], #16
  42640c:	ret
  426410:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426414:	add	x1, x1, #0x79d
  426418:	b	426424 <ferror@plt+0x22b84>
  42641c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426420:	add	x1, x1, #0x7bf
  426424:	mov	w2, #0x5                   	// #5
  426428:	mov	x0, xzr
  42642c:	bl	403700 <dcgettext@plt>
  426430:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426434:	ldr	x8, [x8, #3792]
  426438:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  42643c:	mov	x2, x0
  426440:	add	x1, x1, #0xeb
  426444:	mov	x0, x8
  426448:	bl	403880 <fprintf@plt>
  42644c:	mov	w0, wzr
  426450:	b	426408 <ferror@plt+0x22b68>
  426454:	stp	x29, x30, [sp, #-48]!
  426458:	stp	x22, x21, [sp, #16]
  42645c:	stp	x20, x19, [sp, #32]
  426460:	ldr	x8, [x0, #8]
  426464:	mov	x29, sp
  426468:	cbz	x8, 426524 <ferror@plt+0x22c84>
  42646c:	ldr	x8, [x0, #40]
  426470:	mov	x20, x2
  426474:	mov	x19, x0
  426478:	mov	x21, x1
  42647c:	cbz	x8, 4264b0 <ferror@plt+0x22c10>
  426480:	ldr	x9, [x8, #8]
  426484:	ldr	x10, [x19, #16]
  426488:	cmp	x9, x10
  42648c:	b.ne	4264b0 <ferror@plt+0x22c10>  // b.any
  426490:	mov	x9, xzr
  426494:	add	x10, x8, x9
  426498:	ldr	x11, [x10, #16]
  42649c:	cmn	x11, #0x1
  4264a0:	b.eq	426518 <ferror@plt+0x22c78>  // b.none
  4264a4:	add	x9, x9, #0x8
  4264a8:	cmp	x9, #0x50
  4264ac:	b.ne	426494 <ferror@plt+0x22bf4>  // b.any
  4264b0:	mov	w0, #0xb0                  	// #176
  4264b4:	bl	403290 <xmalloc@plt>
  4264b8:	mov	w2, #0xb0                  	// #176
  4264bc:	mov	w1, wzr
  4264c0:	mov	x22, x0
  4264c4:	bl	403280 <memset@plt>
  4264c8:	ldr	x8, [x19, #16]
  4264cc:	mov	x9, #0xffffffffffffffff    	// #-1
  4264d0:	movi	v0.2d, #0xffffffffffffffff
  4264d4:	stp	x9, x20, [x22, #88]
  4264d8:	stur	q0, [x22, #72]
  4264dc:	stur	q0, [x22, #56]
  4264e0:	stur	q0, [x22, #40]
  4264e4:	stp	x8, x21, [x22, #8]
  4264e8:	stur	q0, [x22, #24]
  4264ec:	ldr	x8, [x19, #40]
  4264f0:	cbnz	x8, 4264fc <ferror@plt+0x22c5c>
  4264f4:	ldr	x8, [x19, #8]
  4264f8:	add	x8, x8, #0x10
  4264fc:	str	x22, [x8]
  426500:	str	x22, [x19, #40]
  426504:	mov	w0, #0x1                   	// #1
  426508:	ldp	x20, x19, [sp, #32]
  42650c:	ldp	x22, x21, [sp, #16]
  426510:	ldp	x29, x30, [sp], #48
  426514:	ret
  426518:	str	x21, [x10, #16]
  42651c:	str	x20, [x10, #96]
  426520:	b	426504 <ferror@plt+0x22c64>
  426524:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426528:	add	x1, x1, #0x7f1
  42652c:	mov	w2, #0x5                   	// #5
  426530:	mov	x0, xzr
  426534:	bl	403700 <dcgettext@plt>
  426538:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42653c:	ldr	x8, [x8, #3792]
  426540:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426544:	mov	x2, x0
  426548:	add	x1, x1, #0xeb
  42654c:	mov	x0, x8
  426550:	bl	403880 <fprintf@plt>
  426554:	mov	w0, wzr
  426558:	b	426508 <ferror@plt+0x22c68>
  42655c:	stp	x29, x30, [sp, #-16]!
  426560:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426564:	add	x1, x1, #0x814
  426568:	mov	w2, #0x5                   	// #5
  42656c:	mov	x0, xzr
  426570:	mov	x29, sp
  426574:	bl	403700 <dcgettext@plt>
  426578:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42657c:	ldr	x8, [x8, #3792]
  426580:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426584:	mov	x2, x0
  426588:	add	x1, x1, #0xeb
  42658c:	mov	x0, x8
  426590:	bl	403880 <fprintf@plt>
  426594:	mov	w0, wzr
  426598:	ldp	x29, x30, [sp], #16
  42659c:	ret
  4265a0:	stp	x29, x30, [sp, #-16]!
  4265a4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4265a8:	add	x1, x1, #0x83e
  4265ac:	mov	w2, #0x5                   	// #5
  4265b0:	mov	x0, xzr
  4265b4:	mov	x29, sp
  4265b8:	bl	403700 <dcgettext@plt>
  4265bc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4265c0:	ldr	x8, [x8, #3792]
  4265c4:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  4265c8:	mov	x2, x0
  4265cc:	add	x1, x1, #0xeb
  4265d0:	mov	x0, x8
  4265d4:	bl	403880 <fprintf@plt>
  4265d8:	mov	w0, wzr
  4265dc:	ldp	x29, x30, [sp], #16
  4265e0:	ret
  4265e4:	stp	x29, x30, [sp, #-32]!
  4265e8:	str	x19, [sp, #16]
  4265ec:	mov	x29, sp
  4265f0:	cbz	x1, 426610 <ferror@plt+0x22d70>
  4265f4:	mov	x19, x2
  4265f8:	mov	w2, #0x4                   	// #4
  4265fc:	bl	426620 <ferror@plt+0x22d80>
  426600:	cbz	x0, 426614 <ferror@plt+0x22d74>
  426604:	str	x19, [x0, #32]
  426608:	mov	w0, #0x1                   	// #1
  42660c:	b	426614 <ferror@plt+0x22d74>
  426610:	mov	w0, wzr
  426614:	ldr	x19, [sp, #16]
  426618:	ldp	x29, x30, [sp], #32
  42661c:	ret
  426620:	stp	x29, x30, [sp, #-16]!
  426624:	ldr	x8, [x0, #8]
  426628:	mov	x29, sp
  42662c:	cbz	x8, 426658 <ferror@plt+0x22db8>
  426630:	ldr	x8, [x0, #16]
  426634:	cbz	x8, 426658 <ferror@plt+0x22db8>
  426638:	ldr	x9, [x0, #32]
  42663c:	add	x8, x8, #0x10
  426640:	mov	w3, #0x3                   	// #3
  426644:	add	x10, x9, #0x28
  426648:	cmp	x9, #0x0
  42664c:	csel	x0, x8, x10, eq  // eq = none
  426650:	ldp	x29, x30, [sp], #16
  426654:	b	42616c <ferror@plt+0x228cc>
  426658:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42665c:	add	x1, x1, #0x9a0
  426660:	mov	w2, #0x5                   	// #5
  426664:	mov	x0, xzr
  426668:	bl	403700 <dcgettext@plt>
  42666c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426670:	ldr	x8, [x8, #3792]
  426674:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426678:	mov	x2, x0
  42667c:	add	x1, x1, #0xeb
  426680:	mov	x0, x8
  426684:	bl	403880 <fprintf@plt>
  426688:	mov	x0, xzr
  42668c:	ldp	x29, x30, [sp], #16
  426690:	ret
  426694:	str	d8, [sp, #-32]!
  426698:	stp	x29, x30, [sp, #16]
  42669c:	mov	x29, sp
  4266a0:	cbz	x1, 4266c0 <ferror@plt+0x22e20>
  4266a4:	mov	w2, #0x5                   	// #5
  4266a8:	mov	v8.16b, v0.16b
  4266ac:	bl	426620 <ferror@plt+0x22d80>
  4266b0:	cbz	x0, 4266c4 <ferror@plt+0x22e24>
  4266b4:	str	d8, [x0, #32]
  4266b8:	mov	w0, #0x1                   	// #1
  4266bc:	b	4266c4 <ferror@plt+0x22e24>
  4266c0:	mov	w0, wzr
  4266c4:	ldp	x29, x30, [sp, #16]
  4266c8:	ldr	d8, [sp], #32
  4266cc:	ret
  4266d0:	stp	x29, x30, [sp, #-48]!
  4266d4:	mov	x8, x0
  4266d8:	mov	w0, wzr
  4266dc:	str	x21, [sp, #16]
  4266e0:	stp	x20, x19, [sp, #32]
  4266e4:	mov	x29, sp
  4266e8:	cbz	x1, 426720 <ferror@plt+0x22e80>
  4266ec:	mov	x20, x2
  4266f0:	cbz	x2, 426720 <ferror@plt+0x22e80>
  4266f4:	mov	w2, #0x6                   	// #6
  4266f8:	mov	x0, x8
  4266fc:	mov	x19, x3
  426700:	bl	426620 <ferror@plt+0x22d80>
  426704:	cbz	x0, 426720 <ferror@plt+0x22e80>
  426708:	mov	x21, x0
  42670c:	mov	w0, #0x10                  	// #16
  426710:	bl	403290 <xmalloc@plt>
  426714:	stp	x20, x19, [x0]
  426718:	str	x0, [x21, #32]
  42671c:	mov	w0, #0x1                   	// #1
  426720:	ldp	x20, x19, [sp, #32]
  426724:	ldr	x21, [sp, #16]
  426728:	ldp	x29, x30, [sp], #48
  42672c:	ret
  426730:	stp	x29, x30, [sp, #-16]!
  426734:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426738:	add	x1, x1, #0x866
  42673c:	mov	w2, #0x5                   	// #5
  426740:	mov	x0, xzr
  426744:	mov	x29, sp
  426748:	bl	403700 <dcgettext@plt>
  42674c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426750:	ldr	x8, [x8, #3792]
  426754:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426758:	mov	x2, x0
  42675c:	add	x1, x1, #0xeb
  426760:	mov	x0, x8
  426764:	bl	403880 <fprintf@plt>
  426768:	mov	w0, wzr
  42676c:	ldp	x29, x30, [sp], #16
  426770:	ret
  426774:	stp	x29, x30, [sp, #-48]!
  426778:	mov	w8, wzr
  42677c:	stp	x22, x21, [sp, #16]
  426780:	stp	x20, x19, [sp, #32]
  426784:	mov	x29, sp
  426788:	cbz	x1, 426848 <ferror@plt+0x22fa8>
  42678c:	mov	x21, x2
  426790:	cbz	x2, 426848 <ferror@plt+0x22fa8>
  426794:	ldr	x8, [x0, #8]
  426798:	cbz	x8, 426814 <ferror@plt+0x22f74>
  42679c:	ldr	x8, [x0, #16]
  4267a0:	cbz	x8, 426814 <ferror@plt+0x22f74>
  4267a4:	sub	w9, w3, #0x1
  4267a8:	mov	x19, x4
  4267ac:	mov	w20, w3
  4267b0:	cmp	w9, #0x1
  4267b4:	b.hi	4267cc <ferror@plt+0x22f2c>  // b.pmore
  4267b8:	add	x0, x8, #0x10
  4267bc:	cmp	w20, #0x1
  4267c0:	mov	w8, #0x1                   	// #1
  4267c4:	cinc	w3, w8, eq  // eq = none
  4267c8:	b	4267e4 <ferror@plt+0x22f44>
  4267cc:	ldr	x9, [x0, #32]
  4267d0:	add	x8, x8, #0x10
  4267d4:	mov	w3, wzr
  4267d8:	add	x10, x9, #0x28
  4267dc:	cmp	x9, #0x0
  4267e0:	csel	x0, x8, x10, eq  // eq = none
  4267e4:	mov	w2, #0x2                   	// #2
  4267e8:	bl	42616c <ferror@plt+0x228cc>
  4267ec:	cbz	x0, 426844 <ferror@plt+0x22fa4>
  4267f0:	mov	x22, x0
  4267f4:	mov	w0, #0x18                  	// #24
  4267f8:	bl	403290 <xmalloc@plt>
  4267fc:	mov	w8, #0x1                   	// #1
  426800:	stp	xzr, x21, [x0]
  426804:	str	w20, [x0]
  426808:	str	x19, [x0, #16]
  42680c:	str	x0, [x22, #32]
  426810:	b	426848 <ferror@plt+0x22fa8>
  426814:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426818:	add	x1, x1, #0x88a
  42681c:	mov	w2, #0x5                   	// #5
  426820:	mov	x0, xzr
  426824:	bl	403700 <dcgettext@plt>
  426828:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42682c:	ldr	x8, [x8, #3792]
  426830:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426834:	mov	x2, x0
  426838:	add	x1, x1, #0xeb
  42683c:	mov	x0, x8
  426840:	bl	403880 <fprintf@plt>
  426844:	mov	w8, wzr
  426848:	ldp	x20, x19, [sp, #32]
  42684c:	ldp	x22, x21, [sp, #16]
  426850:	mov	w0, w8
  426854:	ldp	x29, x30, [sp], #48
  426858:	ret
  42685c:	stp	x29, x30, [sp, #-48]!
  426860:	mov	w0, #0x18                  	// #24
  426864:	str	x21, [sp, #16]
  426868:	stp	x20, x19, [sp, #32]
  42686c:	mov	x29, sp
  426870:	mov	x19, x2
  426874:	mov	x20, x1
  426878:	bl	403290 <xmalloc@plt>
  42687c:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426880:	ldr	d0, [x8, #1368]
  426884:	mov	x21, x0
  426888:	stp	xzr, xzr, [x0, #8]
  42688c:	str	d0, [x0]
  426890:	cbz	x0, 4268a4 <ferror@plt+0x23004>
  426894:	mov	w0, #0x10                  	// #16
  426898:	bl	403290 <xmalloc@plt>
  42689c:	stp	x20, x19, [x0]
  4268a0:	str	x0, [x21, #16]
  4268a4:	mov	x0, x21
  4268a8:	ldp	x20, x19, [sp, #32]
  4268ac:	ldr	x21, [sp, #16]
  4268b0:	ldp	x29, x30, [sp], #48
  4268b4:	ret
  4268b8:	stp	x29, x30, [sp, #-16]!
  4268bc:	mov	w0, #0x18                  	// #24
  4268c0:	mov	x29, sp
  4268c4:	bl	403290 <xmalloc@plt>
  4268c8:	adrp	x8, 440000 <warn@@Base+0xec6c>
  4268cc:	ldr	d0, [x8, #1376]
  4268d0:	stp	xzr, xzr, [x0, #8]
  4268d4:	str	d0, [x0]
  4268d8:	ldp	x29, x30, [sp], #16
  4268dc:	ret
  4268e0:	stp	x29, x30, [sp, #-32]!
  4268e4:	mov	w0, #0x18                  	// #24
  4268e8:	stp	x20, x19, [sp, #16]
  4268ec:	mov	x29, sp
  4268f0:	mov	w19, w2
  4268f4:	mov	w20, w1
  4268f8:	bl	403290 <xmalloc@plt>
  4268fc:	mov	w8, #0x3                   	// #3
  426900:	stp	xzr, xzr, [x0, #8]
  426904:	stp	w8, w20, [x0]
  426908:	cbz	x0, 426910 <ferror@plt+0x23070>
  42690c:	str	w19, [x0, #16]
  426910:	ldp	x20, x19, [sp, #16]
  426914:	ldp	x29, x30, [sp], #32
  426918:	ret
  42691c:	stp	x29, x30, [sp, #-32]!
  426920:	mov	w0, #0x18                  	// #24
  426924:	str	x19, [sp, #16]
  426928:	mov	x29, sp
  42692c:	mov	w19, w1
  426930:	bl	403290 <xmalloc@plt>
  426934:	mov	w8, #0x4                   	// #4
  426938:	stp	w8, w19, [x0]
  42693c:	ldr	x19, [sp, #16]
  426940:	stp	xzr, xzr, [x0, #8]
  426944:	ldp	x29, x30, [sp], #32
  426948:	ret
  42694c:	stp	x29, x30, [sp, #-32]!
  426950:	mov	w0, #0x18                  	// #24
  426954:	str	x19, [sp, #16]
  426958:	mov	x29, sp
  42695c:	mov	w19, w1
  426960:	bl	403290 <xmalloc@plt>
  426964:	mov	w8, #0x6                   	// #6
  426968:	stp	w8, w19, [x0]
  42696c:	ldr	x19, [sp, #16]
  426970:	stp	xzr, xzr, [x0, #8]
  426974:	ldp	x29, x30, [sp], #32
  426978:	ret
  42697c:	stp	x29, x30, [sp, #-32]!
  426980:	mov	w0, #0x18                  	// #24
  426984:	str	x19, [sp, #16]
  426988:	mov	x29, sp
  42698c:	mov	w19, w1
  426990:	bl	403290 <xmalloc@plt>
  426994:	mov	w8, #0x5                   	// #5
  426998:	stp	w8, w19, [x0]
  42699c:	ldr	x19, [sp, #16]
  4269a0:	stp	xzr, xzr, [x0, #8]
  4269a4:	ldp	x29, x30, [sp], #32
  4269a8:	ret
  4269ac:	stp	x29, x30, [sp, #-48]!
  4269b0:	cmp	w1, #0x0
  4269b4:	mov	w8, #0x7                   	// #7
  4269b8:	mov	w0, #0x18                  	// #24
  4269bc:	stp	x22, x21, [sp, #16]
  4269c0:	stp	x20, x19, [sp, #32]
  4269c4:	mov	x29, sp
  4269c8:	mov	x19, x3
  4269cc:	mov	x21, x2
  4269d0:	cinc	w22, w8, eq  // eq = none
  4269d4:	bl	403290 <xmalloc@plt>
  4269d8:	mov	x20, x0
  4269dc:	stp	xzr, xzr, [x0, #8]
  4269e0:	stp	w22, w21, [x0]
  4269e4:	cbz	x0, 426a04 <ferror@plt+0x23164>
  4269e8:	mov	w0, #0x28                  	// #40
  4269ec:	bl	403290 <xmalloc@plt>
  4269f0:	movi	v0.2d, #0x0
  4269f4:	str	x19, [x0]
  4269f8:	stur	q0, [x0, #8]
  4269fc:	stur	q0, [x0, #24]
  426a00:	str	x0, [x20, #16]
  426a04:	mov	x0, x20
  426a08:	ldp	x20, x19, [sp, #32]
  426a0c:	ldp	x22, x21, [sp, #16]
  426a10:	ldp	x29, x30, [sp], #48
  426a14:	ret
  426a18:	stp	x29, x30, [sp, #-80]!
  426a1c:	cmp	w1, #0x0
  426a20:	mov	w8, #0x9                   	// #9
  426a24:	mov	w0, #0x18                  	// #24
  426a28:	stp	x26, x25, [sp, #16]
  426a2c:	stp	x24, x23, [sp, #32]
  426a30:	stp	x22, x21, [sp, #48]
  426a34:	stp	x20, x19, [sp, #64]
  426a38:	mov	x29, sp
  426a3c:	mov	w20, w7
  426a40:	mov	x19, x6
  426a44:	mov	x21, x5
  426a48:	mov	x22, x4
  426a4c:	mov	x24, x3
  426a50:	mov	x25, x2
  426a54:	cinc	w26, w8, eq  // eq = none
  426a58:	bl	403290 <xmalloc@plt>
  426a5c:	mov	x23, x0
  426a60:	stp	xzr, xzr, [x0, #8]
  426a64:	stp	w26, w25, [x0]
  426a68:	cbz	x0, 426a9c <ferror@plt+0x231fc>
  426a6c:	mov	w0, #0x28                  	// #40
  426a70:	bl	403290 <xmalloc@plt>
  426a74:	movi	v0.2d, #0x0
  426a78:	str	x24, [x0]
  426a7c:	stur	q0, [x0, #8]
  426a80:	stur	q0, [x0, #24]
  426a84:	stp	x22, x21, [x0, #16]
  426a88:	cbz	w20, 426a94 <ferror@plt+0x231f4>
  426a8c:	str	x23, [x0, #32]
  426a90:	b	426a98 <ferror@plt+0x231f8>
  426a94:	str	x19, [x0, #32]
  426a98:	str	x0, [x23, #16]
  426a9c:	mov	x0, x23
  426aa0:	ldp	x20, x19, [sp, #64]
  426aa4:	ldp	x22, x21, [sp, #48]
  426aa8:	ldp	x24, x23, [sp, #32]
  426aac:	ldp	x26, x25, [sp, #16]
  426ab0:	ldp	x29, x30, [sp], #80
  426ab4:	ret
  426ab8:	stp	x29, x30, [sp, #-48]!
  426abc:	mov	w0, #0x18                  	// #24
  426ac0:	str	x21, [sp, #16]
  426ac4:	stp	x20, x19, [sp, #32]
  426ac8:	mov	x29, sp
  426acc:	mov	x19, x2
  426ad0:	mov	x20, x1
  426ad4:	bl	403290 <xmalloc@plt>
  426ad8:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426adc:	ldr	d0, [x8, #1384]
  426ae0:	mov	x21, x0
  426ae4:	stp	xzr, xzr, [x0, #8]
  426ae8:	str	d0, [x0]
  426aec:	cbz	x0, 426b00 <ferror@plt+0x23260>
  426af0:	mov	w0, #0x10                  	// #16
  426af4:	bl	403290 <xmalloc@plt>
  426af8:	stp	x20, x19, [x0]
  426afc:	str	x0, [x21, #16]
  426b00:	mov	x0, x21
  426b04:	ldp	x20, x19, [sp, #32]
  426b08:	ldr	x21, [sp, #16]
  426b0c:	ldp	x29, x30, [sp], #48
  426b10:	ret
  426b14:	stp	x29, x30, [sp, #-32]!
  426b18:	str	x19, [sp, #16]
  426b1c:	mov	x29, sp
  426b20:	cbz	x1, 426b58 <ferror@plt+0x232b8>
  426b24:	ldr	x0, [x1, #8]
  426b28:	mov	x19, x1
  426b2c:	cbnz	x0, 426b5c <ferror@plt+0x232bc>
  426b30:	mov	w0, #0x18                  	// #24
  426b34:	bl	403290 <xmalloc@plt>
  426b38:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426b3c:	ldr	d0, [x8, #1392]
  426b40:	stp	xzr, xzr, [x0, #8]
  426b44:	str	d0, [x0]
  426b48:	cbz	x0, 426b5c <ferror@plt+0x232bc>
  426b4c:	str	x19, [x0, #16]
  426b50:	str	x0, [x19, #8]
  426b54:	b	426b5c <ferror@plt+0x232bc>
  426b58:	mov	x0, xzr
  426b5c:	ldr	x19, [sp, #16]
  426b60:	ldp	x29, x30, [sp], #32
  426b64:	ret
  426b68:	stp	x29, x30, [sp, #-48]!
  426b6c:	stp	x22, x21, [sp, #16]
  426b70:	stp	x20, x19, [sp, #32]
  426b74:	mov	x29, sp
  426b78:	cbz	x1, 426bc4 <ferror@plt+0x23324>
  426b7c:	mov	w0, #0x18                  	// #24
  426b80:	mov	w19, w3
  426b84:	mov	x20, x2
  426b88:	mov	x22, x1
  426b8c:	bl	403290 <xmalloc@plt>
  426b90:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426b94:	ldr	d0, [x8, #1400]
  426b98:	mov	x21, x0
  426b9c:	stp	xzr, xzr, [x0, #8]
  426ba0:	str	d0, [x0]
  426ba4:	cbz	x0, 426bc8 <ferror@plt+0x23328>
  426ba8:	mov	w0, #0x18                  	// #24
  426bac:	bl	403290 <xmalloc@plt>
  426bb0:	stp	x20, xzr, [x0, #8]
  426bb4:	str	x22, [x0]
  426bb8:	str	w19, [x0, #16]
  426bbc:	str	x0, [x21, #16]
  426bc0:	b	426bc8 <ferror@plt+0x23328>
  426bc4:	mov	x21, xzr
  426bc8:	mov	x0, x21
  426bcc:	ldp	x20, x19, [sp, #32]
  426bd0:	ldp	x22, x21, [sp, #16]
  426bd4:	ldp	x29, x30, [sp], #48
  426bd8:	ret
  426bdc:	stp	x29, x30, [sp, #-32]!
  426be0:	str	x19, [sp, #16]
  426be4:	mov	x29, sp
  426be8:	cbz	x1, 426c14 <ferror@plt+0x23374>
  426bec:	mov	w0, #0x18                  	// #24
  426bf0:	mov	x19, x1
  426bf4:	bl	403290 <xmalloc@plt>
  426bf8:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426bfc:	ldr	d0, [x8, #1408]
  426c00:	stp	xzr, xzr, [x0, #8]
  426c04:	str	d0, [x0]
  426c08:	cbz	x0, 426c18 <ferror@plt+0x23378>
  426c0c:	str	x19, [x0, #16]
  426c10:	b	426c18 <ferror@plt+0x23378>
  426c14:	mov	x0, xzr
  426c18:	ldr	x19, [sp, #16]
  426c1c:	ldp	x29, x30, [sp], #32
  426c20:	ret
  426c24:	stp	x29, x30, [sp, #-48]!
  426c28:	stp	x22, x21, [sp, #16]
  426c2c:	stp	x20, x19, [sp, #32]
  426c30:	mov	x29, sp
  426c34:	cbz	x1, 426c7c <ferror@plt+0x233dc>
  426c38:	mov	w0, #0x18                  	// #24
  426c3c:	mov	x19, x3
  426c40:	mov	x20, x2
  426c44:	mov	x22, x1
  426c48:	bl	403290 <xmalloc@plt>
  426c4c:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426c50:	ldr	d0, [x8, #1416]
  426c54:	mov	x21, x0
  426c58:	stp	xzr, xzr, [x0, #8]
  426c5c:	str	d0, [x0]
  426c60:	cbz	x0, 426c80 <ferror@plt+0x233e0>
  426c64:	mov	w0, #0x18                  	// #24
  426c68:	bl	403290 <xmalloc@plt>
  426c6c:	stp	x22, x20, [x0]
  426c70:	str	x19, [x0, #16]
  426c74:	str	x0, [x21, #16]
  426c78:	b	426c80 <ferror@plt+0x233e0>
  426c7c:	mov	x21, xzr
  426c80:	mov	x0, x21
  426c84:	ldp	x20, x19, [sp, #32]
  426c88:	ldp	x22, x21, [sp, #16]
  426c8c:	ldp	x29, x30, [sp], #48
  426c90:	ret
  426c94:	stp	x29, x30, [sp, #-64]!
  426c98:	stp	x24, x23, [sp, #16]
  426c9c:	mov	x24, xzr
  426ca0:	stp	x22, x21, [sp, #32]
  426ca4:	stp	x20, x19, [sp, #48]
  426ca8:	mov	x29, sp
  426cac:	cbz	x1, 426d0c <ferror@plt+0x2346c>
  426cb0:	mov	x22, x2
  426cb4:	cbz	x2, 426d0c <ferror@plt+0x2346c>
  426cb8:	mov	w0, #0x18                  	// #24
  426cbc:	mov	w21, w5
  426cc0:	mov	x19, x4
  426cc4:	mov	x20, x3
  426cc8:	mov	x23, x1
  426ccc:	bl	403290 <xmalloc@plt>
  426cd0:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426cd4:	ldr	d0, [x8, #1424]
  426cd8:	mov	x24, x0
  426cdc:	stp	xzr, xzr, [x0, #8]
  426ce0:	str	d0, [x0]
  426ce4:	cbz	x0, 426d0c <ferror@plt+0x2346c>
  426ce8:	mov	w0, #0x28                  	// #40
  426cec:	bl	403290 <xmalloc@plt>
  426cf0:	movi	v0.2d, #0x0
  426cf4:	str	xzr, [x0, #32]
  426cf8:	str	w21, [x0, #32]
  426cfc:	stp	q0, q0, [x0]
  426d00:	stp	x23, x22, [x0]
  426d04:	stp	x20, x19, [x0, #16]
  426d08:	str	x0, [x24, #16]
  426d0c:	mov	x0, x24
  426d10:	ldp	x20, x19, [sp, #48]
  426d14:	ldp	x22, x21, [sp, #32]
  426d18:	ldp	x24, x23, [sp, #16]
  426d1c:	ldp	x29, x30, [sp], #64
  426d20:	ret
  426d24:	stp	x29, x30, [sp, #-48]!
  426d28:	str	x21, [sp, #16]
  426d2c:	stp	x20, x19, [sp, #32]
  426d30:	mov	x29, sp
  426d34:	cbz	x1, 426d78 <ferror@plt+0x234d8>
  426d38:	mov	w0, #0x18                  	// #24
  426d3c:	mov	w19, w2
  426d40:	mov	x21, x1
  426d44:	bl	403290 <xmalloc@plt>
  426d48:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426d4c:	ldr	d0, [x8, #1432]
  426d50:	mov	x20, x0
  426d54:	stp	xzr, xzr, [x0, #8]
  426d58:	str	d0, [x0]
  426d5c:	cbz	x0, 426d7c <ferror@plt+0x234dc>
  426d60:	mov	w0, #0x10                  	// #16
  426d64:	bl	403290 <xmalloc@plt>
  426d68:	stp	x21, xzr, [x0]
  426d6c:	str	w19, [x0, #8]
  426d70:	str	x0, [x20, #16]
  426d74:	b	426d7c <ferror@plt+0x234dc>
  426d78:	mov	x20, xzr
  426d7c:	mov	x0, x20
  426d80:	ldp	x20, x19, [sp, #32]
  426d84:	ldr	x21, [sp, #16]
  426d88:	ldp	x29, x30, [sp], #48
  426d8c:	ret
  426d90:	stp	x29, x30, [sp, #-48]!
  426d94:	stp	x20, x19, [sp, #32]
  426d98:	mov	x20, xzr
  426d9c:	str	x21, [sp, #16]
  426da0:	mov	x29, sp
  426da4:	cbz	x1, 426de4 <ferror@plt+0x23544>
  426da8:	mov	x19, x2
  426dac:	cbz	x2, 426de4 <ferror@plt+0x23544>
  426db0:	mov	w0, #0x18                  	// #24
  426db4:	mov	x21, x1
  426db8:	bl	403290 <xmalloc@plt>
  426dbc:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426dc0:	ldr	d0, [x8, #1440]
  426dc4:	mov	x20, x0
  426dc8:	stp	xzr, xzr, [x0, #8]
  426dcc:	str	d0, [x0]
  426dd0:	cbz	x0, 426de4 <ferror@plt+0x23544>
  426dd4:	mov	w0, #0x10                  	// #16
  426dd8:	bl	403290 <xmalloc@plt>
  426ddc:	stp	x21, x19, [x0]
  426de0:	str	x0, [x20, #16]
  426de4:	mov	x0, x20
  426de8:	ldp	x20, x19, [sp, #32]
  426dec:	ldr	x21, [sp, #16]
  426df0:	ldp	x29, x30, [sp], #48
  426df4:	ret
  426df8:	stp	x29, x30, [sp, #-64]!
  426dfc:	str	x23, [sp, #16]
  426e00:	stp	x22, x21, [sp, #32]
  426e04:	stp	x20, x19, [sp, #48]
  426e08:	mov	x29, sp
  426e0c:	cbz	x1, 426e64 <ferror@plt+0x235c4>
  426e10:	mov	w0, #0x18                  	// #24
  426e14:	mov	w19, w4
  426e18:	mov	x20, x3
  426e1c:	mov	x22, x2
  426e20:	mov	x23, x1
  426e24:	bl	403290 <xmalloc@plt>
  426e28:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426e2c:	ldr	d0, [x8, #1448]
  426e30:	mov	x21, x0
  426e34:	stp	xzr, xzr, [x0, #8]
  426e38:	str	d0, [x0]
  426e3c:	cbz	x0, 426e68 <ferror@plt+0x235c8>
  426e40:	mov	w0, #0x20                  	// #32
  426e44:	bl	403290 <xmalloc@plt>
  426e48:	movi	v0.2d, #0x0
  426e4c:	stp	q0, q0, [x0]
  426e50:	stp	x23, x22, [x0]
  426e54:	str	x20, [x0, #16]
  426e58:	str	w19, [x0, #24]
  426e5c:	str	x0, [x21, #16]
  426e60:	b	426e68 <ferror@plt+0x235c8>
  426e64:	mov	x21, xzr
  426e68:	mov	x0, x21
  426e6c:	ldp	x20, x19, [sp, #48]
  426e70:	ldp	x22, x21, [sp, #32]
  426e74:	ldr	x23, [sp, #16]
  426e78:	ldp	x29, x30, [sp], #64
  426e7c:	ret
  426e80:	stp	x29, x30, [sp, #-32]!
  426e84:	str	x19, [sp, #16]
  426e88:	mov	x29, sp
  426e8c:	cbz	x1, 426eb8 <ferror@plt+0x23618>
  426e90:	mov	w0, #0x18                  	// #24
  426e94:	mov	x19, x1
  426e98:	bl	403290 <xmalloc@plt>
  426e9c:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426ea0:	ldr	d0, [x8, #1456]
  426ea4:	stp	xzr, xzr, [x0, #8]
  426ea8:	str	d0, [x0]
  426eac:	cbz	x0, 426ebc <ferror@plt+0x2361c>
  426eb0:	str	x19, [x0, #16]
  426eb4:	b	426ebc <ferror@plt+0x2361c>
  426eb8:	mov	x0, xzr
  426ebc:	ldr	x19, [sp, #16]
  426ec0:	ldp	x29, x30, [sp], #32
  426ec4:	ret
  426ec8:	stp	x29, x30, [sp, #-32]!
  426ecc:	str	x19, [sp, #16]
  426ed0:	mov	x29, sp
  426ed4:	cbz	x1, 426f00 <ferror@plt+0x23660>
  426ed8:	mov	w0, #0x18                  	// #24
  426edc:	mov	x19, x1
  426ee0:	bl	403290 <xmalloc@plt>
  426ee4:	adrp	x8, 440000 <warn@@Base+0xec6c>
  426ee8:	ldr	d0, [x8, #1464]
  426eec:	stp	xzr, xzr, [x0, #8]
  426ef0:	str	d0, [x0]
  426ef4:	cbz	x0, 426f04 <ferror@plt+0x23664>
  426ef8:	str	x19, [x0, #16]
  426efc:	b	426f04 <ferror@plt+0x23664>
  426f00:	mov	x0, xzr
  426f04:	ldr	x19, [sp, #16]
  426f08:	ldp	x29, x30, [sp], #32
  426f0c:	ret
  426f10:	stp	x29, x30, [sp, #-48]!
  426f14:	str	x21, [sp, #16]
  426f18:	stp	x20, x19, [sp, #32]
  426f1c:	mov	x29, sp
  426f20:	cbz	x1, 426f9c <ferror@plt+0x236fc>
  426f24:	sub	w8, w2, #0x7
  426f28:	mov	w21, w2
  426f2c:	cmp	w8, #0x5
  426f30:	b.cs	426f6c <ferror@plt+0x236cc>  // b.hs, b.nlast
  426f34:	mov	x20, x0
  426f38:	mov	w0, #0x18                  	// #24
  426f3c:	mov	x19, x1
  426f40:	bl	403290 <xmalloc@plt>
  426f44:	stp	xzr, xzr, [x0, #8]
  426f48:	stp	w21, wzr, [x0]
  426f4c:	cbz	x0, 426f9c <ferror@plt+0x236fc>
  426f50:	mov	x2, x0
  426f54:	mov	x0, x20
  426f58:	mov	x1, x19
  426f5c:	ldp	x20, x19, [sp, #32]
  426f60:	ldr	x21, [sp, #16]
  426f64:	ldp	x29, x30, [sp], #48
  426f68:	b	426fb0 <ferror@plt+0x23710>
  426f6c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  426f70:	add	x1, x1, #0x8b1
  426f74:	mov	w2, #0x5                   	// #5
  426f78:	mov	x0, xzr
  426f7c:	bl	403700 <dcgettext@plt>
  426f80:	adrp	x8, 457000 <_sch_istable+0x1c50>
  426f84:	ldr	x8, [x8, #3792]
  426f88:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  426f8c:	mov	x2, x0
  426f90:	add	x1, x1, #0xeb
  426f94:	mov	x0, x8
  426f98:	bl	403880 <fprintf@plt>
  426f9c:	ldp	x20, x19, [sp, #32]
  426fa0:	ldr	x21, [sp, #16]
  426fa4:	mov	x0, xzr
  426fa8:	ldp	x29, x30, [sp], #48
  426fac:	ret
  426fb0:	stp	x29, x30, [sp, #-64]!
  426fb4:	stp	x20, x19, [sp, #48]
  426fb8:	mov	x19, xzr
  426fbc:	str	x23, [sp, #16]
  426fc0:	stp	x22, x21, [sp, #32]
  426fc4:	mov	x29, sp
  426fc8:	cbz	x1, 4270a8 <ferror@plt+0x23808>
  426fcc:	mov	x21, x2
  426fd0:	cbz	x2, 4270a8 <ferror@plt+0x23808>
  426fd4:	ldr	x8, [x0, #16]
  426fd8:	mov	x22, x0
  426fdc:	cbz	x8, 427074 <ferror@plt+0x237d4>
  426fe0:	ldr	w8, [x21]
  426fe4:	mov	x20, x1
  426fe8:	cmp	w8, #0x17
  426fec:	b.ne	427018 <ferror@plt+0x23778>  // b.any
  426ff0:	ldr	x8, [x21, #16]
  426ff4:	mov	x1, x20
  426ff8:	ldr	x8, [x8]
  426ffc:	ldr	x0, [x8, #8]
  427000:	bl	4034b0 <strcmp@plt>
  427004:	mov	x19, x21
  427008:	cbz	w0, 4270a8 <ferror@plt+0x23808>
  42700c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  427010:	add	x1, x1, #0x91e
  427014:	b	42707c <ferror@plt+0x237dc>
  427018:	mov	w0, #0x18                  	// #24
  42701c:	bl	403290 <xmalloc@plt>
  427020:	adrp	x8, 440000 <warn@@Base+0xec6c>
  427024:	ldr	d0, [x8, #1472]
  427028:	mov	x19, x0
  42702c:	stp	xzr, xzr, [x0, #8]
  427030:	str	d0, [x0]
  427034:	cbz	x0, 4270a8 <ferror@plt+0x23808>
  427038:	mov	w0, #0x10                  	// #16
  42703c:	bl	403290 <xmalloc@plt>
  427040:	stp	xzr, x21, [x0]
  427044:	str	x0, [x19, #16]
  427048:	ldr	x8, [x22, #16]
  42704c:	mov	x23, x0
  427050:	mov	w2, #0x1                   	// #1
  427054:	mov	w3, #0x3                   	// #3
  427058:	add	x0, x8, #0x10
  42705c:	mov	x1, x20
  427060:	bl	42616c <ferror@plt+0x228cc>
  427064:	cbz	x0, 4270a4 <ferror@plt+0x23804>
  427068:	str	x19, [x0, #32]
  42706c:	str	x0, [x23]
  427070:	b	4270a8 <ferror@plt+0x23808>
  427074:	adrp	x1, 440000 <warn@@Base+0xec6c>
  427078:	add	x1, x1, #0x8fe
  42707c:	mov	w2, #0x5                   	// #5
  427080:	mov	x0, xzr
  427084:	bl	403700 <dcgettext@plt>
  427088:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42708c:	ldr	x8, [x8, #3792]
  427090:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  427094:	mov	x2, x0
  427098:	add	x1, x1, #0xeb
  42709c:	mov	x0, x8
  4270a0:	bl	403880 <fprintf@plt>
  4270a4:	mov	x19, xzr
  4270a8:	mov	x0, x19
  4270ac:	ldp	x20, x19, [sp, #48]
  4270b0:	ldp	x22, x21, [sp, #32]
  4270b4:	ldr	x23, [sp, #16]
  4270b8:	ldp	x29, x30, [sp], #64
  4270bc:	ret
  4270c0:	stp	x29, x30, [sp, #-48]!
  4270c4:	mov	w0, #0x18                  	// #24
  4270c8:	stp	x22, x21, [sp, #16]
  4270cc:	stp	x20, x19, [sp, #32]
  4270d0:	mov	x29, sp
  4270d4:	mov	w19, w4
  4270d8:	mov	w20, w3
  4270dc:	mov	x21, x2
  4270e0:	mov	x22, x1
  4270e4:	bl	403290 <xmalloc@plt>
  4270e8:	stp	xzr, xzr, [x0, #8]
  4270ec:	str	x22, [x0]
  4270f0:	stp	w21, w20, [x0, #8]
  4270f4:	str	w19, [x0, #16]
  4270f8:	ldp	x20, x19, [sp, #32]
  4270fc:	ldp	x22, x21, [sp, #16]
  427100:	ldp	x29, x30, [sp], #48
  427104:	ret
  427108:	stp	x29, x30, [sp, #-64]!
  42710c:	mov	w0, #0x20                  	// #32
  427110:	str	x23, [sp, #16]
  427114:	stp	x22, x21, [sp, #32]
  427118:	stp	x20, x19, [sp, #48]
  42711c:	mov	x29, sp
  427120:	mov	w19, w5
  427124:	mov	x20, x4
  427128:	mov	x21, x3
  42712c:	mov	x22, x2
  427130:	mov	x23, x1
  427134:	bl	403290 <xmalloc@plt>
  427138:	stp	x23, x22, [x0]
  42713c:	stp	w21, w20, [x0, #24]
  427140:	stp	w19, wzr, [x0, #16]
  427144:	ldp	x20, x19, [sp, #48]
  427148:	ldp	x22, x21, [sp, #32]
  42714c:	ldr	x23, [sp, #16]
  427150:	ldp	x29, x30, [sp], #64
  427154:	ret
  427158:	stp	x29, x30, [sp, #-48]!
  42715c:	mov	w0, #0x20                  	// #32
  427160:	stp	x22, x21, [sp, #16]
  427164:	stp	x20, x19, [sp, #32]
  427168:	mov	x29, sp
  42716c:	mov	w19, w4
  427170:	mov	x20, x3
  427174:	mov	x21, x2
  427178:	mov	x22, x1
  42717c:	bl	403290 <xmalloc@plt>
  427180:	mov	w8, #0x1                   	// #1
  427184:	stp	x22, x21, [x0]
  427188:	str	x20, [x0, #24]
  42718c:	stp	w19, w8, [x0, #16]
  427190:	ldp	x20, x19, [sp, #32]
  427194:	ldp	x22, x21, [sp, #16]
  427198:	ldp	x29, x30, [sp], #48
  42719c:	ret
  4271a0:	stp	x29, x30, [sp, #-32]!
  4271a4:	mov	w0, #0x10                  	// #16
  4271a8:	stp	x20, x19, [sp, #16]
  4271ac:	mov	x29, sp
  4271b0:	mov	x19, x2
  4271b4:	mov	x20, x1
  4271b8:	bl	403290 <xmalloc@plt>
  4271bc:	stp	x20, x19, [x0]
  4271c0:	ldp	x20, x19, [sp, #16]
  4271c4:	ldp	x29, x30, [sp], #32
  4271c8:	ret
  4271cc:	stp	x29, x30, [sp, #-80]!
  4271d0:	mov	w0, #0x30                  	// #48
  4271d4:	str	x25, [sp, #16]
  4271d8:	stp	x24, x23, [sp, #32]
  4271dc:	stp	x22, x21, [sp, #48]
  4271e0:	stp	x20, x19, [sp, #64]
  4271e4:	mov	x29, sp
  4271e8:	mov	x19, x7
  4271ec:	mov	x20, x6
  4271f0:	mov	w21, w5
  4271f4:	mov	w22, w4
  4271f8:	mov	w23, w3
  4271fc:	mov	x24, x2
  427200:	mov	x25, x1
  427204:	bl	403290 <xmalloc@plt>
  427208:	movi	v0.2d, #0x0
  42720c:	stp	q0, q0, [x0]
  427210:	stp	x25, x24, [x0]
  427214:	stp	w23, w22, [x0, #16]
  427218:	str	w21, [x0, #24]
  42721c:	stp	x20, x19, [x0, #32]
  427220:	ldp	x20, x19, [sp, #64]
  427224:	ldp	x22, x21, [sp, #48]
  427228:	ldp	x24, x23, [sp, #32]
  42722c:	ldr	x25, [sp, #16]
  427230:	ldp	x29, x30, [sp], #80
  427234:	ret
  427238:	stp	x29, x30, [sp, #-64]!
  42723c:	mov	w0, #0x30                  	// #48
  427240:	str	x23, [sp, #16]
  427244:	stp	x22, x21, [sp, #32]
  427248:	stp	x20, x19, [sp, #48]
  42724c:	mov	x29, sp
  427250:	mov	w19, w5
  427254:	mov	w20, w4
  427258:	mov	w21, w3
  42725c:	mov	x22, x2
  427260:	mov	x23, x1
  427264:	bl	403290 <xmalloc@plt>
  427268:	movi	v0.2d, #0x0
  42726c:	stp	q0, q0, [x0]
  427270:	stp	x23, x22, [x0]
  427274:	stp	w21, w20, [x0, #16]
  427278:	str	w19, [x0, #24]
  42727c:	ldp	x20, x19, [sp, #48]
  427280:	ldp	x22, x21, [sp, #32]
  427284:	ldr	x23, [sp, #16]
  427288:	mov	x8, #0xffffffffffffffff    	// #-1
  42728c:	str	q0, [x0, #32]
  427290:	str	x8, [x0, #32]
  427294:	ldp	x29, x30, [sp], #64
  427298:	ret
  42729c:	stp	x29, x30, [sp, #-64]!
  4272a0:	stp	x20, x19, [sp, #48]
  4272a4:	mov	x19, xzr
  4272a8:	str	x23, [sp, #16]
  4272ac:	stp	x22, x21, [sp, #32]
  4272b0:	mov	x29, sp
  4272b4:	cbz	x1, 427368 <ferror@plt+0x23ac8>
  4272b8:	mov	x22, x2
  4272bc:	cbz	x2, 427368 <ferror@plt+0x23ac8>
  4272c0:	ldr	x8, [x0, #8]
  4272c4:	mov	x21, x0
  4272c8:	cbz	x8, 427334 <ferror@plt+0x23a94>
  4272cc:	ldr	x8, [x21, #16]
  4272d0:	cbz	x8, 427334 <ferror@plt+0x23a94>
  4272d4:	mov	w0, #0x18                  	// #24
  4272d8:	mov	x20, x1
  4272dc:	bl	403290 <xmalloc@plt>
  4272e0:	adrp	x8, 440000 <warn@@Base+0xec6c>
  4272e4:	ldr	d0, [x8, #1480]
  4272e8:	mov	x19, x0
  4272ec:	stp	xzr, xzr, [x0, #8]
  4272f0:	str	d0, [x0]
  4272f4:	cbz	x0, 427368 <ferror@plt+0x23ac8>
  4272f8:	mov	w0, #0x10                  	// #16
  4272fc:	bl	403290 <xmalloc@plt>
  427300:	stp	xzr, x22, [x0]
  427304:	str	x0, [x19, #16]
  427308:	ldr	x8, [x21, #16]
  42730c:	mov	x23, x0
  427310:	mov	w3, #0x3                   	// #3
  427314:	mov	x1, x20
  427318:	add	x0, x8, #0x10
  42731c:	mov	w2, wzr
  427320:	bl	42616c <ferror@plt+0x228cc>
  427324:	cbz	x0, 427364 <ferror@plt+0x23ac4>
  427328:	str	x19, [x0, #32]
  42732c:	str	x0, [x23]
  427330:	b	427368 <ferror@plt+0x23ac8>
  427334:	adrp	x1, 440000 <warn@@Base+0xec6c>
  427338:	add	x1, x1, #0x8dd
  42733c:	mov	w2, #0x5                   	// #5
  427340:	mov	x0, xzr
  427344:	bl	403700 <dcgettext@plt>
  427348:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42734c:	ldr	x8, [x8, #3792]
  427350:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  427354:	mov	x2, x0
  427358:	add	x1, x1, #0xeb
  42735c:	mov	x0, x8
  427360:	bl	403880 <fprintf@plt>
  427364:	mov	x19, xzr
  427368:	mov	x0, x19
  42736c:	ldp	x20, x19, [sp, #48]
  427370:	ldp	x22, x21, [sp, #32]
  427374:	ldr	x23, [sp, #16]
  427378:	ldp	x29, x30, [sp], #64
  42737c:	ret
  427380:	stp	x29, x30, [sp, #-48]!
  427384:	stp	x20, x19, [sp, #32]
  427388:	ldr	w8, [x1, #4]
  42738c:	mov	x19, x1
  427390:	mov	w20, w2
  427394:	str	x21, [sp, #16]
  427398:	mov	x29, sp
  42739c:	cbz	w8, 4273a8 <ferror@plt+0x23b08>
  4273a0:	cmp	w8, w20
  4273a4:	b.ne	4273c0 <ferror@plt+0x23b20>  // b.any
  4273a8:	str	w20, [x19, #4]
  4273ac:	ldp	x20, x19, [sp, #32]
  4273b0:	ldr	x21, [sp, #16]
  4273b4:	mov	w0, #0x1                   	// #1
  4273b8:	ldp	x29, x30, [sp], #48
  4273bc:	ret
  4273c0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4273c4:	ldr	x21, [x8, #3792]
  4273c8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4273cc:	add	x1, x1, #0x942
  4273d0:	mov	w2, #0x5                   	// #5
  4273d4:	mov	x0, xzr
  4273d8:	bl	403700 <dcgettext@plt>
  4273dc:	ldr	w2, [x19, #4]
  4273e0:	mov	x1, x0
  4273e4:	mov	x0, x21
  4273e8:	mov	w3, w20
  4273ec:	bl	403880 <fprintf@plt>
  4273f0:	b	4273a8 <ferror@plt+0x23b08>
  4273f4:	stp	x29, x30, [sp, #-48]!
  4273f8:	stp	x22, x21, [sp, #16]
  4273fc:	stp	x20, x19, [sp, #32]
  427400:	ldr	x20, [x0, #8]
  427404:	mov	x29, sp
  427408:	cbz	x20, 4274c4 <ferror@plt+0x23c24>
  42740c:	ldr	x21, [x0, #32]
  427410:	mov	x19, x1
  427414:	cbz	x21, 427460 <ferror@plt+0x23bc0>
  427418:	ldr	x8, [x21, #40]
  42741c:	cbz	x8, 427458 <ferror@plt+0x23bb8>
  427420:	ldr	x22, [x8]
  427424:	cbz	x22, 427458 <ferror@plt+0x23bb8>
  427428:	ldr	w8, [x22, #20]
  42742c:	cbnz	w8, 427450 <ferror@plt+0x23bb0>
  427430:	ldr	x0, [x22, #8]
  427434:	ldrb	w9, [x19]
  427438:	ldrb	w8, [x0]
  42743c:	cmp	w8, w9
  427440:	b.ne	427450 <ferror@plt+0x23bb0>  // b.any
  427444:	mov	x1, x19
  427448:	bl	4034b0 <strcmp@plt>
  42744c:	cbz	w0, 4274b4 <ferror@plt+0x23c14>
  427450:	ldr	x22, [x22]
  427454:	cbnz	x22, 427428 <ferror@plt+0x23b88>
  427458:	ldr	x21, [x21, #8]
  42745c:	cbnz	x21, 427418 <ferror@plt+0x23b78>
  427460:	ldr	x20, [x20, #8]
  427464:	cbz	x20, 4274f4 <ferror@plt+0x23c54>
  427468:	ldr	x8, [x20, #16]
  42746c:	cbz	x8, 4274a8 <ferror@plt+0x23c08>
  427470:	ldr	x21, [x8]
  427474:	cbz	x21, 4274a8 <ferror@plt+0x23c08>
  427478:	ldr	w8, [x21, #20]
  42747c:	cbnz	w8, 4274a0 <ferror@plt+0x23c00>
  427480:	ldr	x0, [x21, #8]
  427484:	ldrb	w9, [x19]
  427488:	ldrb	w8, [x0]
  42748c:	cmp	w8, w9
  427490:	b.ne	4274a0 <ferror@plt+0x23c00>  // b.any
  427494:	mov	x1, x19
  427498:	bl	4034b0 <strcmp@plt>
  42749c:	cbz	w0, 4274bc <ferror@plt+0x23c1c>
  4274a0:	ldr	x21, [x21]
  4274a4:	cbnz	x21, 427478 <ferror@plt+0x23bd8>
  4274a8:	ldr	x20, [x20]
  4274ac:	cbnz	x20, 427468 <ferror@plt+0x23bc8>
  4274b0:	b	4274f4 <ferror@plt+0x23c54>
  4274b4:	ldr	x0, [x22, #32]
  4274b8:	b	4274f8 <ferror@plt+0x23c58>
  4274bc:	ldr	x0, [x21, #32]
  4274c0:	b	4274f8 <ferror@plt+0x23c58>
  4274c4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4274c8:	add	x1, x1, #0x96d
  4274cc:	mov	w2, #0x5                   	// #5
  4274d0:	mov	x0, xzr
  4274d4:	bl	403700 <dcgettext@plt>
  4274d8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4274dc:	ldr	x8, [x8, #3792]
  4274e0:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  4274e4:	mov	x2, x0
  4274e8:	add	x1, x1, #0xeb
  4274ec:	mov	x0, x8
  4274f0:	bl	403880 <fprintf@plt>
  4274f4:	mov	x0, xzr
  4274f8:	ldp	x20, x19, [sp, #32]
  4274fc:	ldp	x22, x21, [sp, #16]
  427500:	ldp	x29, x30, [sp], #48
  427504:	ret
  427508:	stp	x29, x30, [sp, #-64]!
  42750c:	stp	x22, x21, [sp, #32]
  427510:	stp	x20, x19, [sp, #48]
  427514:	ldr	x21, [x0]
  427518:	str	x23, [sp, #16]
  42751c:	mov	x29, sp
  427520:	cbz	x21, 42759c <ferror@plt+0x23cfc>
  427524:	mov	w19, w2
  427528:	mov	x20, x1
  42752c:	ldr	x22, [x21, #8]
  427530:	cbz	x22, 427594 <ferror@plt+0x23cf4>
  427534:	ldr	x8, [x22, #16]
  427538:	cbz	x8, 42758c <ferror@plt+0x23cec>
  42753c:	ldr	x23, [x8]
  427540:	cbz	x23, 42758c <ferror@plt+0x23cec>
  427544:	ldr	w8, [x23, #20]
  427548:	cmp	w8, #0x1
  42754c:	b.ne	427584 <ferror@plt+0x23ce4>  // b.any
  427550:	cbz	w19, 427564 <ferror@plt+0x23cc4>
  427554:	ldr	x8, [x23, #32]
  427558:	ldr	w8, [x8]
  42755c:	cmp	w8, w19
  427560:	b.ne	427584 <ferror@plt+0x23ce4>  // b.any
  427564:	ldr	x0, [x23, #8]
  427568:	ldrb	w9, [x20]
  42756c:	ldrb	w8, [x0]
  427570:	cmp	w8, w9
  427574:	b.ne	427584 <ferror@plt+0x23ce4>  // b.any
  427578:	mov	x1, x20
  42757c:	bl	4034b0 <strcmp@plt>
  427580:	cbz	w0, 4275a4 <ferror@plt+0x23d04>
  427584:	ldr	x23, [x23]
  427588:	cbnz	x23, 427544 <ferror@plt+0x23ca4>
  42758c:	ldr	x22, [x22]
  427590:	cbnz	x22, 427534 <ferror@plt+0x23c94>
  427594:	ldr	x21, [x21]
  427598:	cbnz	x21, 42752c <ferror@plt+0x23c8c>
  42759c:	mov	x0, xzr
  4275a0:	b	4275a8 <ferror@plt+0x23d08>
  4275a4:	ldr	x0, [x23, #32]
  4275a8:	ldp	x20, x19, [sp, #48]
  4275ac:	ldp	x22, x21, [sp, #32]
  4275b0:	ldr	x23, [sp, #16]
  4275b4:	ldp	x29, x30, [sp], #64
  4275b8:	ret
  4275bc:	stp	x29, x30, [sp, #-16]!
  4275c0:	mov	x29, sp
  4275c4:	cbz	x1, 4275dc <ferror@plt+0x23d3c>
  4275c8:	mov	x2, xzr
  4275cc:	bl	4275e8 <ferror@plt+0x23d48>
  4275d0:	cbz	x0, 4275e0 <ferror@plt+0x23d40>
  4275d4:	ldr	w0, [x0]
  4275d8:	b	4275e0 <ferror@plt+0x23d40>
  4275dc:	mov	w0, wzr
  4275e0:	ldp	x29, x30, [sp], #16
  4275e4:	ret
  4275e8:	sub	sp, sp, #0x30
  4275ec:	stp	x29, x30, [sp, #16]
  4275f0:	stp	x20, x19, [sp, #32]
  4275f4:	ldr	w8, [x1]
  4275f8:	mov	x19, x1
  4275fc:	add	x29, sp, #0x10
  427600:	cmp	w8, #0x17
  427604:	b.hi	4276b0 <ferror@plt+0x23e10>  // b.pmore
  427608:	mov	w9, #0x1                   	// #1
  42760c:	mov	w10, #0x2                   	// #2
  427610:	lsl	w9, w9, w8
  427614:	movk	w10, #0xc0, lsl #16
  427618:	tst	w9, w10
  42761c:	b.eq	4276b0 <ferror@plt+0x23e10>  // b.none
  427620:	mov	x9, x2
  427624:	cbz	x9, 4276c4 <ferror@plt+0x23e24>
  427628:	ldr	x10, [x9, #8]
  42762c:	cmp	x10, x19
  427630:	b.eq	427644 <ferror@plt+0x23da4>  // b.none
  427634:	ldr	x10, [x9]
  427638:	cmp	x9, x10
  42763c:	mov	x9, x10
  427640:	b.ne	427624 <ferror@plt+0x23d84>  // b.any
  427644:	adrp	x8, 457000 <_sch_istable+0x1c50>
  427648:	ldr	x20, [x8, #3792]
  42764c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  427650:	add	x1, x1, #0x9d0
  427654:	mov	w2, #0x5                   	// #5
  427658:	mov	x0, xzr
  42765c:	bl	403700 <dcgettext@plt>
  427660:	mov	x1, x0
  427664:	ldr	w8, [x19]
  427668:	sub	w9, w8, #0x16
  42766c:	cmp	w9, #0x2
  427670:	b.cc	427690 <ferror@plt+0x23df0>  // b.lo, b.ul, b.last
  427674:	cmp	w8, #0x1
  427678:	b.ne	4276a0 <ferror@plt+0x23e00>  // b.any
  42767c:	ldr	x8, [x19, #16]
  427680:	ldr	x9, [x8]
  427684:	ldr	x19, [x9]
  427688:	cbnz	x19, 427664 <ferror@plt+0x23dc4>
  42768c:	b	427698 <ferror@plt+0x23df8>
  427690:	ldr	x8, [x19, #16]
  427694:	ldr	x8, [x8]
  427698:	ldr	x2, [x8, #8]!
  42769c:	b	4276a4 <ferror@plt+0x23e04>
  4276a0:	mov	x2, xzr
  4276a4:	mov	x0, x20
  4276a8:	bl	403880 <fprintf@plt>
  4276ac:	mov	x19, xzr
  4276b0:	mov	x0, x19
  4276b4:	ldp	x20, x19, [sp, #32]
  4276b8:	ldp	x29, x30, [sp, #16]
  4276bc:	add	sp, sp, #0x30
  4276c0:	ret
  4276c4:	and	w8, w8, #0xfffffffe
  4276c8:	cmp	w8, #0x16
  4276cc:	stp	x2, x19, [sp]
  4276d0:	b.ne	4276e0 <ferror@plt+0x23e40>  // b.any
  4276d4:	ldr	x8, [x19, #16]
  4276d8:	ldr	x1, [x8, #8]
  4276dc:	b	4276f0 <ferror@plt+0x23e50>
  4276e0:	ldr	x8, [x19, #16]
  4276e4:	ldr	x8, [x8]
  4276e8:	ldr	x1, [x8]
  4276ec:	cbz	x1, 4276b0 <ferror@plt+0x23e10>
  4276f0:	mov	x2, sp
  4276f4:	bl	4275e8 <ferror@plt+0x23d48>
  4276f8:	mov	x19, x0
  4276fc:	b	4276b0 <ferror@plt+0x23e10>
  427700:	ldr	w8, [x1]
  427704:	cmp	w8, #0x1
  427708:	b.ne	427720 <ferror@plt+0x23e80>  // b.any
  42770c:	ldr	x8, [x1, #16]
  427710:	ldr	x9, [x8]
  427714:	ldr	x1, [x9]
  427718:	cbnz	x1, 427700 <ferror@plt+0x23e60>
  42771c:	b	427734 <ferror@plt+0x23e94>
  427720:	sub	w8, w8, #0x16
  427724:	cmp	w8, #0x2
  427728:	b.cs	42773c <ferror@plt+0x23e9c>  // b.hs, b.nlast
  42772c:	ldr	x8, [x1, #16]
  427730:	ldr	x8, [x8]
  427734:	ldr	x0, [x8, #8]!
  427738:	ret
  42773c:	mov	x0, xzr
  427740:	ret
  427744:	cbz	x1, 427788 <ferror@plt+0x23ee8>
  427748:	ldr	w0, [x1, #4]
  42774c:	cbnz	w0, 42778c <ferror@plt+0x23eec>
  427750:	ldr	w8, [x1]
  427754:	sub	w9, w8, #0x16
  427758:	cmp	w9, #0x2
  42775c:	b.cs	42776c <ferror@plt+0x23ecc>  // b.hs, b.nlast
  427760:	ldr	x8, [x1, #16]
  427764:	ldr	x1, [x8, #8]
  427768:	b	427784 <ferror@plt+0x23ee4>
  42776c:	cmp	w8, #0x1
  427770:	b.ne	427788 <ferror@plt+0x23ee8>  // b.any
  427774:	ldr	x8, [x1, #16]
  427778:	ldr	x8, [x8]
  42777c:	ldr	x1, [x8]
  427780:	cbz	x1, 427788 <ferror@plt+0x23ee8>
  427784:	cbnz	x1, 427748 <ferror@plt+0x23ea8>
  427788:	mov	x0, xzr
  42778c:	ret
  427790:	stp	x29, x30, [sp, #-16]!
  427794:	mov	x29, sp
  427798:	cbz	x1, 4277c8 <ferror@plt+0x23f28>
  42779c:	mov	x2, xzr
  4277a0:	bl	4275e8 <ferror@plt+0x23d48>
  4277a4:	cbz	x0, 4277cc <ferror@plt+0x23f2c>
  4277a8:	ldr	w8, [x0]
  4277ac:	cmp	w8, #0x13
  4277b0:	b.eq	4277bc <ferror@plt+0x23f1c>  // b.none
  4277b4:	cmp	w8, #0xd
  4277b8:	b.ne	4277c8 <ferror@plt+0x23f28>  // b.any
  4277bc:	ldr	x8, [x0, #16]
  4277c0:	ldr	x0, [x8]
  4277c4:	b	4277cc <ferror@plt+0x23f2c>
  4277c8:	mov	x0, xzr
  4277cc:	ldp	x29, x30, [sp], #16
  4277d0:	ret
  4277d4:	stp	x29, x30, [sp, #-32]!
  4277d8:	str	x19, [sp, #16]
  4277dc:	mov	x29, sp
  4277e0:	cbz	x1, 427820 <ferror@plt+0x23f80>
  4277e4:	mov	x19, x2
  4277e8:	mov	x2, xzr
  4277ec:	bl	4275e8 <ferror@plt+0x23d48>
  4277f0:	cbz	x0, 42783c <ferror@plt+0x23f9c>
  4277f4:	ldr	w8, [x0]
  4277f8:	cmp	w8, #0x13
  4277fc:	b.eq	427828 <ferror@plt+0x23f88>  // b.none
  427800:	cmp	w8, #0xd
  427804:	b.ne	427820 <ferror@plt+0x23f80>  // b.any
  427808:	ldr	x8, [x0, #16]
  42780c:	ldr	w8, [x8, #16]
  427810:	str	w8, [x19]
  427814:	ldr	x8, [x0, #16]
  427818:	ldr	x0, [x8, #8]
  42781c:	b	42783c <ferror@plt+0x23f9c>
  427820:	mov	x0, xzr
  427824:	b	42783c <ferror@plt+0x23f9c>
  427828:	ldr	x8, [x0, #16]
  42782c:	ldr	w8, [x8, #24]
  427830:	str	w8, [x19]
  427834:	ldr	x8, [x0, #16]
  427838:	ldr	x0, [x8, #16]
  42783c:	ldr	x19, [sp, #16]
  427840:	ldp	x29, x30, [sp], #32
  427844:	ret
  427848:	stp	x29, x30, [sp, #-16]!
  42784c:	mov	x29, sp
  427850:	cbz	x1, 427898 <ferror@plt+0x23ff8>
  427854:	mov	x2, xzr
  427858:	bl	4275e8 <ferror@plt+0x23d48>
  42785c:	cbz	x0, 42789c <ferror@plt+0x23ffc>
  427860:	ldr	w9, [x0]
  427864:	mov	x8, x0
  427868:	mov	x0, xzr
  42786c:	sub	w9, w9, #0xc
  427870:	cmp	w9, #0x9
  427874:	b.hi	42789c <ferror@plt+0x23ffc>  // b.pmore
  427878:	adrp	x10, 440000 <warn@@Base+0xec6c>
  42787c:	add	x10, x10, #0x5d0
  427880:	adr	x11, 427890 <ferror@plt+0x23ff0>
  427884:	ldrb	w12, [x10, x9]
  427888:	add	x11, x11, x12, lsl #2
  42788c:	br	x11
  427890:	ldr	x0, [x8, #16]
  427894:	b	42789c <ferror@plt+0x23ffc>
  427898:	mov	x0, xzr
  42789c:	ldp	x29, x30, [sp], #16
  4278a0:	ret
  4278a4:	stp	x29, x30, [sp, #-16]!
  4278a8:	mov	x29, sp
  4278ac:	cbz	x1, 4278d8 <ferror@plt+0x24038>
  4278b0:	mov	x2, xzr
  4278b4:	bl	4275e8 <ferror@plt+0x23d48>
  4278b8:	cbz	x0, 4278dc <ferror@plt+0x2403c>
  4278bc:	ldr	w8, [x0]
  4278c0:	sub	w8, w8, #0x7
  4278c4:	cmp	w8, #0x3
  4278c8:	b.hi	4278d8 <ferror@plt+0x24038>  // b.pmore
  4278cc:	ldr	x8, [x0, #16]
  4278d0:	ldr	x0, [x8]
  4278d4:	b	4278dc <ferror@plt+0x2403c>
  4278d8:	mov	x0, xzr
  4278dc:	ldp	x29, x30, [sp], #16
  4278e0:	ret
  4278e4:	cbz	x1, 4278f0 <ferror@plt+0x24050>
  4278e8:	ldr	x0, [x1, #8]
  4278ec:	ret
  4278f0:	mov	x0, xzr
  4278f4:	ret
  4278f8:	cbz	x1, 427904 <ferror@plt+0x24064>
  4278fc:	ldr	x0, [x1]
  427900:	ret
  427904:	mov	x0, xzr
  427908:	ret
  42790c:	cbz	x1, 427918 <ferror@plt+0x24078>
  427910:	ldr	w8, [x1, #20]
  427914:	cbz	w8, 427920 <ferror@plt+0x24080>
  427918:	mov	x0, #0xffffffffffffffff    	// #-1
  42791c:	ret
  427920:	ldr	w0, [x1, #24]
  427924:	ret
  427928:	cbz	x1, 427934 <ferror@plt+0x24094>
  42792c:	ldr	w8, [x1, #20]
  427930:	cbz	w8, 42793c <ferror@plt+0x2409c>
  427934:	mov	x0, #0xffffffffffffffff    	// #-1
  427938:	ret
  42793c:	ldr	w0, [x1, #28]
  427940:	ret
  427944:	cbz	x1, 427950 <ferror@plt+0x240b0>
  427948:	ldr	w0, [x1, #16]
  42794c:	ret
  427950:	mov	w0, #0x3                   	// #3
  427954:	ret
  427958:	cbz	x1, 42796c <ferror@plt+0x240cc>
  42795c:	ldr	w8, [x1, #20]
  427960:	cbz	w8, 42796c <ferror@plt+0x240cc>
  427964:	ldr	x0, [x1, #24]
  427968:	ret
  42796c:	mov	x0, xzr
  427970:	ret
  427974:	stp	x29, x30, [sp, #-64]!
  427978:	stp	x24, x23, [sp, #16]
  42797c:	stp	x22, x21, [sp, #32]
  427980:	stp	x20, x19, [sp, #48]
  427984:	ldp	w8, w9, [x0, #48]
  427988:	ldr	x23, [x0]
  42798c:	mov	x29, sp
  427990:	str	xzr, [x0, #80]
  427994:	add	w8, w8, #0x1
  427998:	str	w9, [x0, #56]
  42799c:	str	w8, [x0, #48]
  4279a0:	cbz	x23, 427a54 <ferror@plt+0x241b4>
  4279a4:	mov	x19, x2
  4279a8:	mov	x20, x1
  4279ac:	mov	x21, x0
  4279b0:	ldr	x8, [x23, #16]
  4279b4:	str	wzr, [x21, #72]
  4279b8:	mov	x0, x19
  4279bc:	str	x8, [x21, #64]
  4279c0:	ldr	x8, [x23, #8]
  4279c4:	ldr	x9, [x20]
  4279c8:	ldr	x1, [x8, #8]
  4279cc:	blr	x9
  4279d0:	cbz	w0, 427a58 <ferror@plt+0x241b8>
  4279d4:	ldr	x24, [x23, #8]
  4279d8:	cbz	x24, 427a34 <ferror@plt+0x24194>
  4279dc:	mov	w8, wzr
  4279e0:	tbz	w8, #0, 4279f8 <ferror@plt+0x24158>
  4279e4:	ldr	x8, [x20, #8]
  4279e8:	ldr	x1, [x24, #8]
  4279ec:	mov	x0, x19
  4279f0:	blr	x8
  4279f4:	cbz	w0, 427a58 <ferror@plt+0x241b8>
  4279f8:	ldr	x8, [x24, #16]
  4279fc:	cbz	x8, 427a28 <ferror@plt+0x24188>
  427a00:	ldr	x22, [x8]
  427a04:	cbz	x22, 427a28 <ferror@plt+0x24188>
  427a08:	mov	x0, x21
  427a0c:	mov	x1, x20
  427a10:	mov	x2, x19
  427a14:	mov	x3, x22
  427a18:	bl	427a6c <ferror@plt+0x241cc>
  427a1c:	cbz	w0, 427a58 <ferror@plt+0x241b8>
  427a20:	ldr	x22, [x22]
  427a24:	cbnz	x22, 427a08 <ferror@plt+0x24168>
  427a28:	ldr	x24, [x24]
  427a2c:	mov	w8, #0x1                   	// #1
  427a30:	cbnz	x24, 4279e0 <ferror@plt+0x24140>
  427a34:	mov	x3, #0xffffffffffffffff    	// #-1
  427a38:	mov	x0, x21
  427a3c:	mov	x1, x20
  427a40:	mov	x2, x19
  427a44:	bl	427cf8 <ferror@plt+0x24458>
  427a48:	cbz	w0, 427a58 <ferror@plt+0x241b8>
  427a4c:	ldr	x23, [x23]
  427a50:	cbnz	x23, 4279b0 <ferror@plt+0x24110>
  427a54:	mov	w0, #0x1                   	// #1
  427a58:	ldp	x20, x19, [sp, #48]
  427a5c:	ldp	x22, x21, [sp, #32]
  427a60:	ldp	x24, x23, [sp, #16]
  427a64:	ldp	x29, x30, [sp], #64
  427a68:	ret
  427a6c:	stp	x29, x30, [sp, #-64]!
  427a70:	stp	x24, x23, [sp, #16]
  427a74:	stp	x22, x21, [sp, #32]
  427a78:	stp	x20, x19, [sp, #48]
  427a7c:	ldr	w8, [x3, #20]
  427a80:	mov	x29, sp
  427a84:	cmp	w8, #0x6
  427a88:	b.hi	427cf4 <ferror@plt+0x24454>  // b.pmore
  427a8c:	adrp	x9, 440000 <warn@@Base+0xec6c>
  427a90:	add	x9, x9, #0x5da
  427a94:	adr	x10, 427ab4 <ferror@plt+0x24214>
  427a98:	ldrb	w11, [x9, x8]
  427a9c:	add	x10, x10, x11, lsl #2
  427aa0:	mov	x22, x3
  427aa4:	mov	x19, x2
  427aa8:	mov	x20, x1
  427aac:	mov	x21, x0
  427ab0:	br	x10
  427ab4:	ldr	x3, [x22, #32]
  427ab8:	mov	x0, x21
  427abc:	mov	x1, x20
  427ac0:	mov	x2, x19
  427ac4:	mov	x4, x22
  427ac8:	bl	427dac <ferror@plt+0x2450c>
  427acc:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427ad0:	ldr	x8, [x20, #256]
  427ad4:	ldr	x1, [x22, #8]
  427ad8:	mov	x0, x19
  427adc:	blr	x8
  427ae0:	cmp	w0, #0x0
  427ae4:	cset	w0, ne  // ne = any
  427ae8:	b	427ce0 <ferror@plt+0x24440>
  427aec:	ldr	x3, [x20, #272]
  427af0:	ldr	x1, [x22, #8]
  427af4:	ldr	x2, [x22, #32]
  427af8:	b	427cc4 <ferror@plt+0x24424>
  427afc:	ldr	x8, [x22, #32]
  427b00:	mov	x0, x21
  427b04:	mov	x1, x20
  427b08:	mov	x2, x19
  427b0c:	ldr	x3, [x8, #8]
  427b10:	mov	x4, xzr
  427b14:	bl	427dac <ferror@plt+0x2450c>
  427b18:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427b1c:	ldr	x8, [x22, #32]
  427b20:	ldr	x4, [x20, #296]
  427b24:	ldr	x1, [x22, #8]
  427b28:	mov	x0, x19
  427b2c:	ldr	w2, [x8]
  427b30:	ldr	x3, [x8, #16]
  427b34:	ldp	x20, x19, [sp, #48]
  427b38:	ldp	x22, x21, [sp, #32]
  427b3c:	ldp	x24, x23, [sp, #16]
  427b40:	ldp	x29, x30, [sp], #64
  427b44:	br	x4
  427b48:	ldr	x24, [x22, #32]
  427b4c:	ldr	x23, [x22, #8]
  427b50:	ldr	w22, [x22, #24]
  427b54:	mov	x0, x21
  427b58:	ldr	x8, [x24, #16]
  427b5c:	mov	x1, x20
  427b60:	mov	x2, x19
  427b64:	ldr	x3, [x8, #24]
  427b68:	bl	427cf8 <ferror@plt+0x24458>
  427b6c:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427b70:	ldr	x3, [x24]
  427b74:	mov	x0, x21
  427b78:	mov	x1, x20
  427b7c:	mov	x2, x19
  427b80:	mov	x4, xzr
  427b84:	bl	427dac <ferror@plt+0x2450c>
  427b88:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427b8c:	ldr	x8, [x20, #304]
  427b90:	cmp	w22, #0x2
  427b94:	cset	w2, eq  // eq = none
  427b98:	mov	x0, x19
  427b9c:	mov	x1, x23
  427ba0:	blr	x8
  427ba4:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427ba8:	ldr	x22, [x24, #8]
  427bac:	cbz	x22, 427bf0 <ferror@plt+0x24350>
  427bb0:	ldr	x3, [x22, #16]
  427bb4:	mov	x0, x21
  427bb8:	mov	x1, x20
  427bbc:	mov	x2, x19
  427bc0:	mov	x4, xzr
  427bc4:	bl	427dac <ferror@plt+0x2450c>
  427bc8:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427bcc:	ldr	x8, [x20, #312]
  427bd0:	ldr	x1, [x22, #8]
  427bd4:	ldr	w2, [x22, #24]
  427bd8:	ldr	x3, [x22, #32]
  427bdc:	mov	x0, x19
  427be0:	blr	x8
  427be4:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427be8:	ldr	x22, [x22]
  427bec:	cbnz	x22, 427bb0 <ferror@plt+0x24310>
  427bf0:	ldr	x22, [x24, #16]
  427bf4:	cbz	x22, 427c18 <ferror@plt+0x24378>
  427bf8:	mov	x0, x21
  427bfc:	mov	x1, x20
  427c00:	mov	x2, x19
  427c04:	mov	x3, x22
  427c08:	bl	42906c <ferror@plt+0x257cc>
  427c0c:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427c10:	ldr	x22, [x22]
  427c14:	cbnz	x22, 427bf8 <ferror@plt+0x24358>
  427c18:	ldr	x1, [x20, #336]
  427c1c:	mov	x0, x19
  427c20:	ldp	x20, x19, [sp, #48]
  427c24:	ldp	x22, x21, [sp, #32]
  427c28:	ldp	x24, x23, [sp, #16]
  427c2c:	ldp	x29, x30, [sp], #64
  427c30:	br	x1
  427c34:	ldr	x3, [x22, #32]
  427c38:	mov	x0, x21
  427c3c:	mov	x1, x20
  427c40:	mov	x2, x19
  427c44:	mov	x4, x22
  427c48:	bl	427dac <ferror@plt+0x2450c>
  427c4c:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427c50:	ldr	x2, [x20, #264]
  427c54:	ldr	x1, [x22, #8]
  427c58:	mov	x0, x19
  427c5c:	ldp	x20, x19, [sp, #48]
  427c60:	ldp	x22, x21, [sp, #32]
  427c64:	ldp	x24, x23, [sp, #16]
  427c68:	ldp	x29, x30, [sp], #64
  427c6c:	br	x2
  427c70:	ldr	x2, [x20, #280]
  427c74:	ldr	x1, [x22, #8]
  427c78:	ldr	d0, [x22, #32]
  427c7c:	mov	x0, x19
  427c80:	ldp	x20, x19, [sp, #48]
  427c84:	ldp	x22, x21, [sp, #32]
  427c88:	ldp	x24, x23, [sp, #16]
  427c8c:	ldp	x29, x30, [sp], #64
  427c90:	br	x2
  427c94:	ldr	x8, [x22, #32]
  427c98:	mov	x0, x21
  427c9c:	mov	x1, x20
  427ca0:	mov	x2, x19
  427ca4:	ldr	x3, [x8]
  427ca8:	mov	x4, xzr
  427cac:	bl	427dac <ferror@plt+0x2450c>
  427cb0:	cbz	w0, 427cdc <ferror@plt+0x2443c>
  427cb4:	ldr	x8, [x22, #32]
  427cb8:	ldr	x3, [x20, #288]
  427cbc:	ldr	x1, [x22, #8]
  427cc0:	ldr	x2, [x8, #8]
  427cc4:	mov	x0, x19
  427cc8:	ldp	x20, x19, [sp, #48]
  427ccc:	ldp	x22, x21, [sp, #32]
  427cd0:	ldp	x24, x23, [sp, #16]
  427cd4:	ldp	x29, x30, [sp], #64
  427cd8:	br	x3
  427cdc:	mov	w0, wzr
  427ce0:	ldp	x20, x19, [sp, #48]
  427ce4:	ldp	x22, x21, [sp, #32]
  427ce8:	ldp	x24, x23, [sp, #16]
  427cec:	ldp	x29, x30, [sp], #64
  427cf0:	ret
  427cf4:	bl	403400 <abort@plt>
  427cf8:	stp	x29, x30, [sp, #-64]!
  427cfc:	stp	x22, x21, [sp, #32]
  427d00:	stp	x20, x19, [sp, #48]
  427d04:	str	x23, [sp, #16]
  427d08:	ldr	x23, [x0, #64]
  427d0c:	mov	x29, sp
  427d10:	cbz	x23, 427d94 <ferror@plt+0x244f4>
  427d14:	ldr	w8, [x0, #72]
  427d18:	mov	x19, x3
  427d1c:	mov	x20, x2
  427d20:	mov	x21, x0
  427d24:	mov	x22, x1
  427d28:	cmp	w8, #0x9
  427d2c:	b.hi	427d80 <ferror@plt+0x244e0>  // b.pmore
  427d30:	add	x9, x23, w8, uxtw #3
  427d34:	ldr	x2, [x9, #16]
  427d38:	cmn	x2, #0x1
  427d3c:	b.eq	427d80 <ferror@plt+0x244e0>  // b.none
  427d40:	mov	w8, w8
  427d44:	add	x8, x23, x8, lsl #3
  427d48:	ldr	x3, [x8, #96]
  427d4c:	cmp	x3, x19
  427d50:	b.cs	427d94 <ferror@plt+0x244f4>  // b.hs, b.nlast
  427d54:	ldr	x8, [x23, #8]
  427d58:	ldr	x9, [x22, #344]
  427d5c:	mov	x0, x20
  427d60:	ldr	x1, [x8, #8]
  427d64:	blr	x9
  427d68:	cbz	w0, 427d98 <ferror@plt+0x244f8>
  427d6c:	ldr	w8, [x21, #72]
  427d70:	add	w8, w8, #0x1
  427d74:	cmp	w8, #0xa
  427d78:	str	w8, [x21, #72]
  427d7c:	b.cc	427d30 <ferror@plt+0x24490>  // b.lo, b.ul, b.last
  427d80:	ldr	x23, [x23]
  427d84:	mov	w8, wzr
  427d88:	str	wzr, [x21, #72]
  427d8c:	str	x23, [x21, #64]
  427d90:	cbnz	x23, 427d28 <ferror@plt+0x24488>
  427d94:	mov	w0, #0x1                   	// #1
  427d98:	ldp	x20, x19, [sp, #48]
  427d9c:	ldp	x22, x21, [sp, #32]
  427da0:	ldr	x23, [sp, #16]
  427da4:	ldp	x29, x30, [sp], #64
  427da8:	ret
  427dac:	stp	x29, x30, [sp, #-80]!
  427db0:	stp	x20, x19, [sp, #64]
  427db4:	mov	x19, x2
  427db8:	mov	x20, x1
  427dbc:	stp	x26, x25, [sp, #16]
  427dc0:	stp	x24, x23, [sp, #32]
  427dc4:	stp	x22, x21, [sp, #48]
  427dc8:	mov	x29, sp
  427dcc:	cbz	x3, 428428 <ferror@plt+0x24b88>
  427dd0:	adrp	x8, 440000 <warn@@Base+0xec6c>
  427dd4:	mov	x21, x3
  427dd8:	mov	x22, x0
  427ddc:	add	x8, x8, #0x5e2
  427de0:	ldr	w9, [x21]
  427de4:	and	w10, w9, #0xfffffffe
  427de8:	cmp	w10, #0x16
  427dec:	b.ne	427e18 <ferror@plt+0x24578>  // b.any
  427df0:	ldr	x11, [x21, #16]
  427df4:	ldr	w13, [x22, #48]
  427df8:	ldr	x11, [x11]
  427dfc:	ldr	w12, [x11, #16]
  427e00:	cmp	w12, w13
  427e04:	b.eq	428394 <ferror@plt+0x24af4>  // b.none
  427e08:	cmp	w9, #0x17
  427e0c:	b.ne	427e18 <ferror@plt+0x24578>  // b.any
  427e10:	cmp	x11, x4
  427e14:	b.ne	4283c0 <ferror@plt+0x24b20>  // b.any
  427e18:	cbz	x4, 427e2c <ferror@plt+0x2458c>
  427e1c:	ldr	w11, [x22, #48]
  427e20:	cmp	w10, #0x16
  427e24:	str	w11, [x4, #16]
  427e28:	b.ne	427e34 <ferror@plt+0x24594>  // b.any
  427e2c:	mov	x23, xzr
  427e30:	b	427e44 <ferror@plt+0x245a4>
  427e34:	ldr	w10, [x4, #20]
  427e38:	cmp	w10, #0x1
  427e3c:	b.ne	428784 <ferror@plt+0x24ee4>  // b.any
  427e40:	ldr	x23, [x4, #8]
  427e44:	cmp	w9, #0x17
  427e48:	b.hi	428780 <ferror@plt+0x24ee0>  // b.pmore
  427e4c:	mov	w9, w9
  427e50:	adr	x10, 427e60 <ferror@plt+0x245c0>
  427e54:	ldrh	w11, [x8, x9, lsl #1]
  427e58:	add	x10, x10, x11, lsl #2
  427e5c:	br	x10
  427e60:	ldr	x9, [x21, #16]
  427e64:	ldr	x9, [x9]
  427e68:	ldr	x21, [x9]
  427e6c:	cbnz	x21, 427de0 <ferror@plt+0x24540>
  427e70:	b	428428 <ferror@plt+0x24b88>
  427e74:	ldr	x9, [x21, #16]
  427e78:	mov	x4, xzr
  427e7c:	b	427e88 <ferror@plt+0x245e8>
  427e80:	ldr	x9, [x21, #16]
  427e84:	ldr	x4, [x9]
  427e88:	ldr	x21, [x9, #8]
  427e8c:	cbnz	x21, 427de0 <ferror@plt+0x24540>
  427e90:	b	428428 <ferror@plt+0x24b88>
  427e94:	ldr	x8, [x21, #16]
  427e98:	cbz	x8, 42829c <ferror@plt+0x249fc>
  427e9c:	ldr	w9, [x8, #12]
  427ea0:	ldr	w10, [x22, #56]
  427ea4:	cmp	w9, w10
  427ea8:	b.hi	427ec0 <ferror@plt+0x24620>  // b.pmore
  427eac:	mov	x0, x22
  427eb0:	mov	x1, x23
  427eb4:	mov	x2, x21
  427eb8:	bl	4287c4 <ferror@plt+0x24f24>
  427ebc:	ldr	x8, [x21, #16]
  427ec0:	ldr	w9, [x22, #48]
  427ec4:	ldr	w10, [x8, #8]
  427ec8:	cmp	w9, w10
  427ecc:	b.ne	4282b0 <ferror@plt+0x24a10>  // b.any
  427ed0:	ldr	w2, [x8, #12]
  427ed4:	ldr	w8, [x22, #56]
  427ed8:	cmp	w2, w8
  427edc:	b.hi	427f4c <ferror@plt+0x246ac>  // b.pmore
  427ee0:	adrp	x0, 440000 <warn@@Base+0xec6c>
  427ee4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  427ee8:	adrp	x3, 440000 <warn@@Base+0xec6c>
  427eec:	add	x0, x0, #0xada
  427ef0:	add	x1, x1, #0x648
  427ef4:	add	x3, x3, #0xa27
  427ef8:	mov	w2, #0x9d2                 	// #2514
  427efc:	bl	4037c0 <__assert_fail@plt>
  427f00:	ldr	x8, [x21, #16]
  427f04:	cbz	x8, 4282a4 <ferror@plt+0x24a04>
  427f08:	ldr	w9, [x8, #12]
  427f0c:	ldr	w10, [x22, #56]
  427f10:	cmp	w9, w10
  427f14:	b.hi	427f2c <ferror@plt+0x2468c>  // b.pmore
  427f18:	mov	x0, x22
  427f1c:	mov	x1, x23
  427f20:	mov	x2, x21
  427f24:	bl	4287c4 <ferror@plt+0x24f24>
  427f28:	ldr	x8, [x21, #16]
  427f2c:	ldr	w9, [x22, #48]
  427f30:	ldr	w10, [x8, #8]
  427f34:	cmp	w9, w10
  427f38:	b.ne	428358 <ferror@plt+0x24ab8>  // b.any
  427f3c:	ldr	w2, [x8, #12]
  427f40:	ldr	w8, [x22, #56]
  427f44:	cmp	w2, w8
  427f48:	b.ls	4287a4 <ferror@plt+0x24f04>  // b.plast
  427f4c:	ldr	x4, [x20, #248]
  427f50:	ldr	w3, [x21]
  427f54:	mov	x0, x19
  427f58:	mov	x1, x23
  427f5c:	b	428488 <ferror@plt+0x24be8>
  427f60:	ldr	x3, [x21, #16]
  427f64:	mov	x0, x22
  427f68:	mov	x1, x20
  427f6c:	mov	x2, x19
  427f70:	mov	x4, xzr
  427f74:	bl	427dac <ferror@plt+0x2450c>
  427f78:	cbz	w0, 428710 <ferror@plt+0x24e70>
  427f7c:	ldr	x1, [x20, #136]
  427f80:	b	42842c <ferror@plt+0x24b8c>
  427f84:	ldr	x8, [x21, #16]
  427f88:	mov	x0, x22
  427f8c:	mov	x1, x20
  427f90:	mov	x2, x19
  427f94:	ldr	x3, [x8]
  427f98:	mov	x4, xzr
  427f9c:	bl	427dac <ferror@plt+0x2450c>
  427fa0:	cbz	w0, 428710 <ferror@plt+0x24e70>
  427fa4:	ldr	x8, [x21, #16]
  427fa8:	ldr	x9, [x8, #16]
  427fac:	cbz	x9, 4284a0 <ferror@plt+0x24c00>
  427fb0:	ldr	x3, [x9]
  427fb4:	cbz	x3, 4286d8 <ferror@plt+0x24e38>
  427fb8:	mov	x24, xzr
  427fbc:	mov	x0, x22
  427fc0:	mov	x1, x20
  427fc4:	mov	x2, x19
  427fc8:	mov	x4, xzr
  427fcc:	bl	427dac <ferror@plt+0x2450c>
  427fd0:	cbz	w0, 428710 <ferror@plt+0x24e70>
  427fd4:	ldr	x8, [x21, #16]
  427fd8:	add	x23, x24, #0x1
  427fdc:	ldr	x9, [x8, #16]
  427fe0:	add	x9, x9, x24, lsl #3
  427fe4:	ldr	x3, [x9, #8]
  427fe8:	mov	x24, x23
  427fec:	cbnz	x3, 427fbc <ferror@plt+0x2471c>
  427ff0:	b	4286dc <ferror@plt+0x24e3c>
  427ff4:	ldr	x8, [x21, #16]
  427ff8:	mov	x0, x22
  427ffc:	mov	x1, x20
  428000:	mov	x2, x19
  428004:	ldr	x3, [x8]
  428008:	mov	x4, xzr
  42800c:	bl	427dac <ferror@plt+0x2450c>
  428010:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428014:	ldr	x8, [x21, #16]
  428018:	ldr	x3, [x20, #96]
  42801c:	mov	x0, x19
  428020:	ldp	x20, x19, [sp, #64]
  428024:	ldp	x1, x2, [x8, #8]
  428028:	ldp	x22, x21, [sp, #48]
  42802c:	ldp	x24, x23, [sp, #32]
  428030:	ldp	x26, x25, [sp, #16]
  428034:	ldp	x29, x30, [sp], #80
  428038:	br	x3
  42803c:	ldr	x8, [x21, #16]
  428040:	mov	x0, x22
  428044:	mov	x1, x20
  428048:	mov	x2, x19
  42804c:	ldr	x3, [x8]
  428050:	mov	x4, xzr
  428054:	bl	427dac <ferror@plt+0x2450c>
  428058:	cbz	w0, 428710 <ferror@plt+0x24e70>
  42805c:	ldr	x8, [x21, #16]
  428060:	mov	x0, x22
  428064:	mov	x1, x20
  428068:	mov	x2, x19
  42806c:	ldr	x3, [x8, #8]
  428070:	mov	x4, xzr
  428074:	bl	427dac <ferror@plt+0x2450c>
  428078:	cbz	w0, 428710 <ferror@plt+0x24e70>
  42807c:	ldr	x8, [x21, #16]
  428080:	ldr	x4, [x20, #104]
  428084:	mov	x0, x19
  428088:	ldp	x20, x19, [sp, #64]
  42808c:	ldp	x1, x2, [x8, #16]
  428090:	ldr	w3, [x8, #32]
  428094:	ldp	x22, x21, [sp, #48]
  428098:	ldp	x24, x23, [sp, #32]
  42809c:	ldp	x26, x25, [sp, #16]
  4280a0:	ldp	x29, x30, [sp], #80
  4280a4:	br	x4
  4280a8:	ldr	x2, [x20, #40]
  4280ac:	b	42821c <ferror@plt+0x2497c>
  4280b0:	ldr	x2, [x20, #48]
  4280b4:	b	42821c <ferror@plt+0x2497c>
  4280b8:	ldr	x8, [x21, #16]
  4280bc:	ldr	x4, [x20, #64]
  4280c0:	cbz	x8, 428448 <ferror@plt+0x24ba8>
  4280c4:	ldp	x2, x3, [x8]
  4280c8:	mov	x0, x19
  4280cc:	mov	x1, x23
  4280d0:	b	428458 <ferror@plt+0x24bb8>
  4280d4:	ldr	x3, [x21, #16]
  4280d8:	mov	x0, x22
  4280dc:	mov	x1, x20
  4280e0:	mov	x2, x19
  4280e4:	mov	x4, xzr
  4280e8:	bl	427dac <ferror@plt+0x2450c>
  4280ec:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4280f0:	ldr	x1, [x20, #72]
  4280f4:	b	42842c <ferror@plt+0x24b8c>
  4280f8:	ldr	x8, [x21, #16]
  4280fc:	mov	x0, x22
  428100:	mov	x1, x20
  428104:	mov	x2, x19
  428108:	ldr	x3, [x8]
  42810c:	mov	x4, xzr
  428110:	bl	427dac <ferror@plt+0x2450c>
  428114:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428118:	ldr	x8, [x21, #16]
  42811c:	ldr	x9, [x8, #8]
  428120:	cbz	x9, 4284a8 <ferror@plt+0x24c08>
  428124:	ldr	x3, [x9]
  428128:	cbz	x3, 428758 <ferror@plt+0x24eb8>
  42812c:	mov	x23, xzr
  428130:	mov	x0, x22
  428134:	mov	x1, x20
  428138:	mov	x2, x19
  42813c:	mov	x4, xzr
  428140:	bl	427dac <ferror@plt+0x2450c>
  428144:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428148:	ldr	x8, [x21, #16]
  42814c:	add	x1, x23, #0x1
  428150:	ldr	x9, [x8, #8]
  428154:	add	x9, x9, x23, lsl #3
  428158:	ldr	x3, [x9, #8]
  42815c:	mov	x23, x1
  428160:	cbnz	x3, 428130 <ferror@plt+0x24890>
  428164:	b	42875c <ferror@plt+0x24ebc>
  428168:	ldr	x8, [x21, #16]
  42816c:	mov	x0, x22
  428170:	mov	x1, x20
  428174:	mov	x2, x19
  428178:	ldr	x3, [x8]
  42817c:	mov	x4, xzr
  428180:	bl	427dac <ferror@plt+0x2450c>
  428184:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428188:	ldr	x8, [x21, #16]
  42818c:	ldr	x2, [x20, #112]
  428190:	ldr	w1, [x8, #8]
  428194:	b	428220 <ferror@plt+0x24980>
  428198:	ldr	x3, [x20, #32]
  42819c:	ldr	w1, [x21, #4]
  4281a0:	ldr	w2, [x21, #16]
  4281a4:	mov	x0, x19
  4281a8:	b	428768 <ferror@plt+0x24ec8>
  4281ac:	ldr	x3, [x21, #16]
  4281b0:	mov	x0, x22
  4281b4:	mov	x1, x20
  4281b8:	mov	x2, x19
  4281bc:	mov	x4, xzr
  4281c0:	bl	427dac <ferror@plt+0x2450c>
  4281c4:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4281c8:	ldr	x1, [x20, #144]
  4281cc:	b	42842c <ferror@plt+0x24b8c>
  4281d0:	ldr	x8, [x21, #16]
  4281d4:	mov	x0, x22
  4281d8:	mov	x1, x20
  4281dc:	mov	x2, x19
  4281e0:	ldr	x3, [x8]
  4281e4:	mov	x4, xzr
  4281e8:	bl	427dac <ferror@plt+0x2450c>
  4281ec:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4281f0:	ldr	x8, [x21, #16]
  4281f4:	mov	x0, x22
  4281f8:	mov	x1, x20
  4281fc:	mov	x2, x19
  428200:	ldr	x3, [x8, #8]
  428204:	mov	x4, xzr
  428208:	bl	427dac <ferror@plt+0x2450c>
  42820c:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428210:	ldr	x1, [x20, #120]
  428214:	b	42842c <ferror@plt+0x24b8c>
  428218:	ldr	x2, [x20, #56]
  42821c:	ldr	w1, [x21, #4]
  428220:	mov	x0, x19
  428224:	ldp	x20, x19, [sp, #64]
  428228:	ldp	x22, x21, [sp, #48]
  42822c:	ldp	x24, x23, [sp, #32]
  428230:	ldp	x26, x25, [sp, #16]
  428234:	ldp	x29, x30, [sp], #80
  428238:	br	x2
  42823c:	ldr	x1, [x20, #24]
  428240:	b	42842c <ferror@plt+0x24b8c>
  428244:	adrp	x1, 440000 <warn@@Base+0xec6c>
  428248:	add	x1, x1, #0xaaf
  42824c:	mov	w2, #0x5                   	// #5
  428250:	mov	x0, xzr
  428254:	bl	403700 <dcgettext@plt>
  428258:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42825c:	ldr	x8, [x8, #3792]
  428260:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  428264:	mov	x2, x0
  428268:	add	x1, x1, #0xeb
  42826c:	mov	x0, x8
  428270:	bl	403880 <fprintf@plt>
  428274:	b	428710 <ferror@plt+0x24e70>
  428278:	ldr	x3, [x21, #16]
  42827c:	mov	x0, x22
  428280:	mov	x1, x20
  428284:	mov	x2, x19
  428288:	mov	x4, xzr
  42828c:	bl	427dac <ferror@plt+0x2450c>
  428290:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428294:	ldr	x1, [x20, #88]
  428298:	b	42842c <ferror@plt+0x24b8c>
  42829c:	ldr	x8, [x20, #152]
  4282a0:	b	4282c8 <ferror@plt+0x24a28>
  4282a4:	mov	x25, xzr
  4282a8:	mov	w24, wzr
  4282ac:	b	4284b4 <ferror@plt+0x24c14>
  4282b0:	str	w9, [x8, #8]
  4282b4:	ldr	x9, [x21, #16]
  4282b8:	ldr	x8, [x20, #152]
  4282bc:	cbz	x9, 4282c8 <ferror@plt+0x24a28>
  4282c0:	ldr	w2, [x9, #12]
  4282c4:	b	4282cc <ferror@plt+0x24a2c>
  4282c8:	mov	w2, wzr
  4282cc:	ldp	w9, w4, [x21]
  4282d0:	mov	x0, x19
  4282d4:	mov	x1, x23
  4282d8:	cmp	w9, #0x7
  4282dc:	cset	w3, eq  // eq = none
  4282e0:	blr	x8
  4282e4:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4282e8:	ldr	x8, [x21, #16]
  4282ec:	cbz	x8, 428350 <ferror@plt+0x24ab0>
  4282f0:	ldr	x8, [x8]
  4282f4:	cbz	x8, 428350 <ferror@plt+0x24ab0>
  4282f8:	ldr	x24, [x8]
  4282fc:	cbz	x24, 428350 <ferror@plt+0x24ab0>
  428300:	mov	w23, #0x1                   	// #1
  428304:	ldr	x3, [x24, #8]
  428308:	mov	x0, x22
  42830c:	mov	x1, x20
  428310:	mov	x2, x19
  428314:	mov	x4, xzr
  428318:	bl	427dac <ferror@plt+0x2450c>
  42831c:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428320:	ldr	x8, [x20, #160]
  428324:	ldr	x1, [x24]
  428328:	ldp	w2, w3, [x24, #24]
  42832c:	ldr	w4, [x24, #16]
  428330:	mov	x0, x19
  428334:	blr	x8
  428338:	cbz	w0, 428710 <ferror@plt+0x24e70>
  42833c:	ldr	x8, [x21, #16]
  428340:	ldr	x8, [x8]
  428344:	ldr	x24, [x8, w23, uxtw #3]
  428348:	add	w23, w23, #0x1
  42834c:	cbnz	x24, 428304 <ferror@plt+0x24a64>
  428350:	ldr	x1, [x20, #168]
  428354:	b	42842c <ferror@plt+0x24b8c>
  428358:	str	w9, [x8, #8]
  42835c:	ldr	x8, [x21, #16]
  428360:	ldr	x25, [x8, #32]
  428364:	ldr	w24, [x8, #12]
  428368:	cbz	x25, 4284b4 <ferror@plt+0x24c14>
  42836c:	cmp	x25, x21
  428370:	b.eq	4284b0 <ferror@plt+0x24c10>  // b.none
  428374:	mov	x0, x22
  428378:	mov	x1, x20
  42837c:	mov	x2, x19
  428380:	mov	x3, x25
  428384:	mov	x4, xzr
  428388:	bl	427dac <ferror@plt+0x2450c>
  42838c:	cbnz	w0, 4284b4 <ferror@plt+0x24c14>
  428390:	b	428710 <ferror@plt+0x24e70>
  428394:	cmp	w9, #0x16
  428398:	b.ne	4283c0 <ferror@plt+0x24b20>  // b.any
  42839c:	ldr	x2, [x20, #240]
  4283a0:	ldr	x1, [x11, #8]
  4283a4:	mov	x0, x19
  4283a8:	ldp	x20, x19, [sp, #64]
  4283ac:	ldp	x22, x21, [sp, #48]
  4283b0:	ldp	x24, x23, [sp, #32]
  4283b4:	ldp	x26, x25, [sp, #16]
  4283b8:	ldp	x29, x30, [sp], #80
  4283bc:	br	x2
  4283c0:	mov	x0, x22
  4283c4:	mov	x1, x21
  4283c8:	mov	x2, xzr
  4283cc:	bl	4275e8 <ferror@plt+0x23d48>
  4283d0:	cbz	x0, 428428 <ferror@plt+0x24b88>
  4283d4:	ldr	w3, [x0]
  4283d8:	mov	x23, x0
  4283dc:	sub	w8, w3, #0x7
  4283e0:	cmp	w8, #0x3
  4283e4:	b.hi	428470 <ferror@plt+0x24bd0>  // b.pmore
  4283e8:	ldr	x8, [x23, #16]
  4283ec:	cbz	x8, 428470 <ferror@plt+0x24bd0>
  4283f0:	ldr	w2, [x8, #12]
  4283f4:	ldr	w8, [x22, #56]
  4283f8:	cmp	w2, w8
  4283fc:	b.hi	428474 <ferror@plt+0x24bd4>  // b.pmore
  428400:	ldr	x8, [x21, #16]
  428404:	mov	x0, x22
  428408:	mov	x2, x23
  42840c:	ldr	x8, [x8]
  428410:	ldr	x1, [x8, #8]
  428414:	bl	4287c4 <ferror@plt+0x24f24>
  428418:	ldr	x8, [x23, #16]
  42841c:	ldr	w3, [x23]
  428420:	ldr	w2, [x8, #12]
  428424:	b	428474 <ferror@plt+0x24bd4>
  428428:	ldr	x1, [x20, #16]
  42842c:	mov	x0, x19
  428430:	ldp	x20, x19, [sp, #64]
  428434:	ldp	x22, x21, [sp, #48]
  428438:	ldp	x24, x23, [sp, #32]
  42843c:	ldp	x26, x25, [sp, #16]
  428440:	ldp	x29, x30, [sp], #80
  428444:	br	x1
  428448:	mov	x0, x19
  42844c:	mov	x1, x23
  428450:	mov	x2, xzr
  428454:	mov	x3, xzr
  428458:	ldp	x20, x19, [sp, #64]
  42845c:	ldp	x22, x21, [sp, #48]
  428460:	ldp	x24, x23, [sp, #32]
  428464:	ldp	x26, x25, [sp, #16]
  428468:	ldp	x29, x30, [sp], #80
  42846c:	br	x4
  428470:	mov	w2, wzr
  428474:	ldr	x8, [x21, #16]
  428478:	ldr	x4, [x20, #248]
  42847c:	mov	x0, x19
  428480:	ldr	x8, [x8]
  428484:	ldr	x1, [x8, #8]
  428488:	ldp	x20, x19, [sp, #64]
  42848c:	ldp	x22, x21, [sp, #48]
  428490:	ldp	x24, x23, [sp, #32]
  428494:	ldp	x26, x25, [sp, #16]
  428498:	ldp	x29, x30, [sp], #80
  42849c:	br	x4
  4284a0:	mov	w23, #0xffffffff            	// #-1
  4284a4:	b	4286dc <ferror@plt+0x24e3c>
  4284a8:	mov	w1, #0xffffffff            	// #-1
  4284ac:	b	42875c <ferror@plt+0x24ebc>
  4284b0:	mov	x25, x21
  4284b4:	ldp	w8, w4, [x21]
  4284b8:	ldr	x9, [x20, #176]
  4284bc:	mov	x0, x19
  4284c0:	mov	x1, x23
  4284c4:	cmp	w8, #0x9
  4284c8:	cset	w3, eq  // eq = none
  4284cc:	cmp	x25, #0x0
  4284d0:	cset	w5, ne  // ne = any
  4284d4:	cmp	x25, x21
  4284d8:	cset	w6, eq  // eq = none
  4284dc:	mov	w2, w24
  4284e0:	blr	x9
  4284e4:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4284e8:	ldr	x8, [x21, #16]
  4284ec:	cbz	x8, 4286d0 <ferror@plt+0x24e30>
  4284f0:	ldr	x9, [x8]
  4284f4:	cbz	x9, 428578 <ferror@plt+0x24cd8>
  4284f8:	ldr	x24, [x9]
  4284fc:	cbz	x24, 428578 <ferror@plt+0x24cd8>
  428500:	mov	w23, #0x1                   	// #1
  428504:	ldr	x3, [x24, #8]
  428508:	mov	x0, x22
  42850c:	mov	x1, x20
  428510:	mov	x2, x19
  428514:	mov	x4, xzr
  428518:	bl	427dac <ferror@plt+0x2450c>
  42851c:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428520:	ldr	w8, [x24, #20]
  428524:	cbz	w8, 428548 <ferror@plt+0x24ca8>
  428528:	ldr	x8, [x20, #184]
  42852c:	ldr	x1, [x24]
  428530:	ldr	x2, [x24, #24]
  428534:	ldr	w3, [x24, #16]
  428538:	mov	x0, x19
  42853c:	blr	x8
  428540:	cbnz	w0, 428564 <ferror@plt+0x24cc4>
  428544:	b	428710 <ferror@plt+0x24e70>
  428548:	ldr	x8, [x20, #160]
  42854c:	ldr	x1, [x24]
  428550:	ldp	w2, w3, [x24, #24]
  428554:	ldr	w4, [x24, #16]
  428558:	mov	x0, x19
  42855c:	blr	x8
  428560:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428564:	ldr	x8, [x21, #16]
  428568:	ldr	x9, [x8]
  42856c:	ldr	x24, [x9, w23, uxtw #3]
  428570:	add	w23, w23, #0x1
  428574:	cbnz	x24, 428504 <ferror@plt+0x24c64>
  428578:	ldr	x9, [x8, #16]
  42857c:	cbz	x9, 4285d4 <ferror@plt+0x24d34>
  428580:	ldr	x24, [x9]
  428584:	cbz	x24, 4285d4 <ferror@plt+0x24d34>
  428588:	mov	w23, #0x1                   	// #1
  42858c:	ldr	x3, [x24]
  428590:	mov	x0, x22
  428594:	mov	x1, x20
  428598:	mov	x2, x19
  42859c:	mov	x4, xzr
  4285a0:	bl	427dac <ferror@plt+0x2450c>
  4285a4:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4285a8:	ldr	x8, [x20, #192]
  4285ac:	ldp	w1, w2, [x24, #8]
  4285b0:	ldr	w3, [x24, #16]
  4285b4:	mov	x0, x19
  4285b8:	blr	x8
  4285bc:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4285c0:	ldr	x8, [x21, #16]
  4285c4:	ldr	x9, [x8, #16]
  4285c8:	ldr	x24, [x9, w23, uxtw #3]
  4285cc:	add	w23, w23, #0x1
  4285d0:	cbnz	x24, 42858c <ferror@plt+0x24cec>
  4285d4:	ldr	x8, [x8, #24]
  4285d8:	cbz	x8, 4286d0 <ferror@plt+0x24e30>
  4285dc:	ldr	x24, [x8]
  4285e0:	cbz	x24, 4286d0 <ferror@plt+0x24e30>
  4285e4:	mov	w23, wzr
  4285e8:	ldr	x8, [x20, #200]
  4285ec:	ldr	x1, [x24]
  4285f0:	mov	x0, x19
  4285f4:	blr	x8
  4285f8:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4285fc:	ldr	x8, [x24, #8]
  428600:	ldr	x26, [x8]
  428604:	cbz	x26, 4286ac <ferror@plt+0x24e0c>
  428608:	mov	w25, #0x1                   	// #1
  42860c:	ldr	x3, [x26, #40]
  428610:	cbz	x3, 42862c <ferror@plt+0x24d8c>
  428614:	mov	x0, x22
  428618:	mov	x1, x20
  42861c:	mov	x2, x19
  428620:	mov	x4, xzr
  428624:	bl	427dac <ferror@plt+0x2450c>
  428628:	cbz	w0, 428710 <ferror@plt+0x24e70>
  42862c:	ldr	x3, [x26, #8]
  428630:	mov	x0, x22
  428634:	mov	x1, x20
  428638:	mov	x2, x19
  42863c:	mov	x4, xzr
  428640:	bl	427dac <ferror@plt+0x2450c>
  428644:	cbz	w0, 428710 <ferror@plt+0x24e70>
  428648:	ldr	x5, [x26, #32]
  42864c:	cmn	x5, #0x1
  428650:	b.eq	428680 <ferror@plt+0x24de0>  // b.none
  428654:	ldr	x9, [x26, #40]
  428658:	ldr	x8, [x20, #208]
  42865c:	ldr	x1, [x26]
  428660:	ldp	w2, w3, [x26, #16]
  428664:	ldr	w4, [x26, #24]
  428668:	cmp	x9, #0x0
  42866c:	cset	w6, ne  // ne = any
  428670:	mov	x0, x19
  428674:	blr	x8
  428678:	cbnz	w0, 42869c <ferror@plt+0x24dfc>
  42867c:	b	428710 <ferror@plt+0x24e70>
  428680:	ldr	x8, [x20, #216]
  428684:	ldr	x1, [x26]
  428688:	ldp	w2, w3, [x26, #16]
  42868c:	ldr	w4, [x26, #24]
  428690:	mov	x0, x19
  428694:	blr	x8
  428698:	cbz	w0, 428710 <ferror@plt+0x24e70>
  42869c:	ldr	x8, [x24, #8]
  4286a0:	ldr	x26, [x8, w25, uxtw #3]
  4286a4:	add	w25, w25, #0x1
  4286a8:	cbnz	x26, 42860c <ferror@plt+0x24d6c>
  4286ac:	ldr	x8, [x20, #224]
  4286b0:	mov	x0, x19
  4286b4:	blr	x8
  4286b8:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4286bc:	ldr	x8, [x21, #16]
  4286c0:	add	w23, w23, #0x1
  4286c4:	ldr	x8, [x8, #24]
  4286c8:	ldr	x24, [x8, w23, uxtw #3]
  4286cc:	cbnz	x24, 4285e8 <ferror@plt+0x24d48>
  4286d0:	ldr	x1, [x20, #232]
  4286d4:	b	42842c <ferror@plt+0x24b8c>
  4286d8:	mov	w23, wzr
  4286dc:	ldr	x3, [x8, #8]
  4286e0:	cbz	x3, 42872c <ferror@plt+0x24e8c>
  4286e4:	mov	x0, x22
  4286e8:	mov	x1, x20
  4286ec:	mov	x2, x19
  4286f0:	mov	x4, xzr
  4286f4:	bl	427dac <ferror@plt+0x2450c>
  4286f8:	cbz	w0, 428710 <ferror@plt+0x24e70>
  4286fc:	ldr	x8, [x21, #16]
  428700:	ldr	x9, [x8, #8]
  428704:	cmp	x9, #0x0
  428708:	cset	w1, ne  // ne = any
  42870c:	b	428730 <ferror@plt+0x24e90>
  428710:	ldp	x20, x19, [sp, #64]
  428714:	ldp	x22, x21, [sp, #48]
  428718:	ldp	x24, x23, [sp, #32]
  42871c:	ldp	x26, x25, [sp, #16]
  428720:	mov	w0, wzr
  428724:	ldp	x29, x30, [sp], #80
  428728:	ret
  42872c:	mov	w1, wzr
  428730:	ldr	x4, [x20, #128]
  428734:	ldr	w3, [x8, #24]
  428738:	mov	x0, x19
  42873c:	mov	w2, w23
  428740:	ldp	x20, x19, [sp, #64]
  428744:	ldp	x22, x21, [sp, #48]
  428748:	ldp	x24, x23, [sp, #32]
  42874c:	ldp	x26, x25, [sp, #16]
  428750:	ldp	x29, x30, [sp], #80
  428754:	br	x4
  428758:	mov	w1, wzr
  42875c:	ldr	x3, [x20, #80]
  428760:	ldr	w2, [x8, #16]
  428764:	mov	x0, x19
  428768:	ldp	x20, x19, [sp, #64]
  42876c:	ldp	x22, x21, [sp, #48]
  428770:	ldp	x24, x23, [sp, #32]
  428774:	ldp	x26, x25, [sp, #16]
  428778:	ldp	x29, x30, [sp], #80
  42877c:	br	x3
  428780:	bl	403400 <abort@plt>
  428784:	adrp	x0, 440000 <warn@@Base+0xec6c>
  428788:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42878c:	adrp	x3, 440000 <warn@@Base+0xec6c>
  428790:	add	x0, x0, #0xa08
  428794:	add	x1, x1, #0x648
  428798:	add	x3, x3, #0xa27
  42879c:	mov	w2, #0x9ad                 	// #2477
  4287a0:	bl	4037c0 <__assert_fail@plt>
  4287a4:	adrp	x0, 440000 <warn@@Base+0xec6c>
  4287a8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4287ac:	adrp	x3, 440000 <warn@@Base+0xec6c>
  4287b0:	add	x0, x0, #0xada
  4287b4:	add	x1, x1, #0x648
  4287b8:	add	x3, x3, #0xbe4
  4287bc:	mov	w2, #0xa7e                 	// #2686
  4287c0:	bl	4037c0 <__assert_fail@plt>
  4287c4:	stp	x29, x30, [sp, #-64]!
  4287c8:	stp	x24, x23, [sp, #16]
  4287cc:	stp	x22, x21, [sp, #32]
  4287d0:	stp	x20, x19, [sp, #48]
  4287d4:	ldr	w8, [x2]
  4287d8:	mov	x29, sp
  4287dc:	sub	w9, w8, #0x7
  4287e0:	cmp	w9, #0x4
  4287e4:	b.cs	4288c4 <ferror@plt+0x25024>  // b.hs, b.nlast
  4287e8:	ldr	x23, [x2, #16]
  4287ec:	ldr	w10, [x0, #56]
  4287f0:	mov	x20, x2
  4287f4:	mov	x21, x0
  4287f8:	ldr	w9, [x23, #12]
  4287fc:	cmp	w9, w10
  428800:	b.hi	42889c <ferror@plt+0x24ffc>  // b.pmore
  428804:	ldr	x24, [x21, #80]
  428808:	mov	x19, x1
  42880c:	cbz	x24, 428874 <ferror@plt+0x24fd4>
  428810:	ldr	x22, [x24, #8]
  428814:	ldr	w9, [x22]
  428818:	cmp	w9, w8
  42881c:	b.ne	428864 <ferror@plt+0x24fc4>  // b.any
  428820:	ldr	x0, [x24, #16]
  428824:	cbz	x19, 42884c <ferror@plt+0x24fac>
  428828:	cbz	x0, 428864 <ferror@plt+0x24fc4>
  42882c:	ldrb	w8, [x0]
  428830:	ldrb	w9, [x19]
  428834:	cmp	w8, w9
  428838:	b.ne	428864 <ferror@plt+0x24fc4>  // b.any
  42883c:	mov	x1, x19
  428840:	bl	4034b0 <strcmp@plt>
  428844:	cbnz	w0, 428864 <ferror@plt+0x24fc4>
  428848:	b	428850 <ferror@plt+0x24fb0>
  42884c:	cbnz	x0, 428864 <ferror@plt+0x24fc4>
  428850:	mov	x0, x21
  428854:	mov	x1, x22
  428858:	mov	x2, x20
  42885c:	bl	4288e4 <ferror@plt+0x25044>
  428860:	cbnz	w0, 4288b0 <ferror@plt+0x25010>
  428864:	ldr	x24, [x24]
  428868:	cbz	x24, 428874 <ferror@plt+0x24fd4>
  42886c:	ldr	w8, [x20]
  428870:	b	428810 <ferror@plt+0x24f70>
  428874:	ldr	w8, [x21, #52]
  428878:	mov	w0, #0x18                  	// #24
  42887c:	add	w8, w8, #0x1
  428880:	str	w8, [x21, #52]
  428884:	str	w8, [x23, #12]
  428888:	bl	403290 <xmalloc@plt>
  42888c:	stp	x20, x19, [x0, #8]
  428890:	ldr	x8, [x21, #80]
  428894:	str	x8, [x0]
  428898:	str	x0, [x21, #80]
  42889c:	ldp	x20, x19, [sp, #48]
  4288a0:	ldp	x22, x21, [sp, #32]
  4288a4:	ldp	x24, x23, [sp, #16]
  4288a8:	ldp	x29, x30, [sp], #64
  4288ac:	ret
  4288b0:	ldr	x8, [x24, #8]
  4288b4:	ldr	x8, [x8, #16]
  4288b8:	ldr	w8, [x8, #12]
  4288bc:	str	w8, [x23, #12]
  4288c0:	b	42889c <ferror@plt+0x24ffc>
  4288c4:	adrp	x0, 440000 <warn@@Base+0xec6c>
  4288c8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4288cc:	adrp	x3, 440000 <warn@@Base+0xec6c>
  4288d0:	add	x0, x0, #0xafd
  4288d4:	add	x1, x1, #0x648
  4288d8:	add	x3, x3, #0xb89
  4288dc:	mov	w2, #0xb81                 	// #2945
  4288e0:	bl	4037c0 <__assert_fail@plt>
  4288e4:	sub	sp, sp, #0x80
  4288e8:	stp	x29, x30, [sp, #32]
  4288ec:	str	x27, [sp, #48]
  4288f0:	stp	x26, x25, [sp, #64]
  4288f4:	stp	x24, x23, [sp, #80]
  4288f8:	stp	x22, x21, [sp, #96]
  4288fc:	stp	x20, x19, [sp, #112]
  428900:	add	x29, sp, #0x20
  428904:	cbz	x1, 428974 <ferror@plt+0x250d4>
  428908:	cbz	x2, 42892c <ferror@plt+0x2508c>
  42890c:	mov	x19, x0
  428910:	ldr	w8, [x1]
  428914:	cmp	w8, #0x1
  428918:	b.ne	428944 <ferror@plt+0x250a4>  // b.any
  42891c:	ldr	x8, [x1, #16]
  428920:	ldr	x8, [x8]
  428924:	ldr	x1, [x8]
  428928:	cbnz	x1, 428910 <ferror@plt+0x25070>
  42892c:	mov	w0, wzr
  428930:	b	42897c <ferror@plt+0x250dc>
  428934:	ldr	x9, [x2, #16]
  428938:	ldr	x9, [x9]
  42893c:	ldr	x2, [x9]
  428940:	cbz	x2, 42892c <ferror@plt+0x2508c>
  428944:	ldr	w9, [x2]
  428948:	cmp	w9, #0x1
  42894c:	b.eq	428934 <ferror@plt+0x25094>  // b.none
  428950:	cmp	x1, x2
  428954:	b.eq	428a7c <ferror@plt+0x251dc>  // b.none
  428958:	cmp	w8, #0x16
  42895c:	b.ne	42899c <ferror@plt+0x250fc>  // b.any
  428960:	cmp	w9, #0x17
  428964:	b.ne	42899c <ferror@plt+0x250fc>  // b.any
  428968:	ldr	x8, [x1, #16]
  42896c:	ldr	x1, [x8, #8]
  428970:	b	4289b4 <ferror@plt+0x25114>
  428974:	cmp	x2, #0x0
  428978:	cset	w0, eq  // eq = none
  42897c:	ldp	x20, x19, [sp, #112]
  428980:	ldp	x22, x21, [sp, #96]
  428984:	ldp	x24, x23, [sp, #80]
  428988:	ldp	x26, x25, [sp, #64]
  42898c:	ldr	x27, [sp, #48]
  428990:	ldp	x29, x30, [sp, #32]
  428994:	add	sp, sp, #0x80
  428998:	ret
  42899c:	cmp	w8, #0x17
  4289a0:	b.ne	4289c0 <ferror@plt+0x25120>  // b.any
  4289a4:	cmp	w9, #0x16
  4289a8:	b.ne	4289c0 <ferror@plt+0x25120>  // b.any
  4289ac:	ldr	x8, [x2, #16]
  4289b0:	ldr	x2, [x8, #8]
  4289b4:	mov	x0, x19
  4289b8:	bl	4288e4 <ferror@plt+0x25044>
  4289bc:	b	42897c <ferror@plt+0x250dc>
  4289c0:	cmp	w8, w9
  4289c4:	b.ne	42892c <ferror@plt+0x2508c>  // b.any
  4289c8:	ldr	w9, [x1, #4]
  4289cc:	ldr	w10, [x2, #4]
  4289d0:	cmp	w9, w10
  4289d4:	b.ne	42892c <ferror@plt+0x2508c>  // b.any
  4289d8:	sub	w9, w8, #0x4
  4289dc:	cmp	w9, #0x3
  4289e0:	mov	w0, #0x1                   	// #1
  4289e4:	b.cc	42897c <ferror@plt+0x250dc>  // b.lo, b.ul, b.last
  4289e8:	cmp	w8, #0x2
  4289ec:	b.eq	42897c <ferror@plt+0x250dc>  // b.none
  4289f0:	cmp	w8, #0x3
  4289f4:	b.ne	428a08 <ferror@plt+0x25168>  // b.any
  4289f8:	ldr	w8, [x1, #16]
  4289fc:	ldr	w9, [x2, #16]
  428a00:	cmp	w8, w9
  428a04:	b	428978 <ferror@plt+0x250d8>
  428a08:	ldr	x9, [x19, #88]
  428a0c:	cbz	x9, 428a34 <ferror@plt+0x25194>
  428a10:	mov	x10, x9
  428a14:	ldr	x11, [x10, #8]
  428a18:	cmp	x11, x1
  428a1c:	b.ne	428a2c <ferror@plt+0x2518c>  // b.any
  428a20:	ldr	x11, [x10, #16]
  428a24:	cmp	x11, x2
  428a28:	b.eq	428a7c <ferror@plt+0x251dc>  // b.none
  428a2c:	ldr	x10, [x10]
  428a30:	cbnz	x10, 428a14 <ferror@plt+0x25174>
  428a34:	sub	w8, w8, #0x7
  428a38:	str	x9, [sp, #8]
  428a3c:	add	x9, sp, #0x8
  428a40:	cmp	w8, #0x10
  428a44:	stp	x1, x2, [sp, #16]
  428a48:	str	x9, [x19, #88]
  428a4c:	b.hi	429068 <ferror@plt+0x257c8>  // b.pmore
  428a50:	adrp	x9, 440000 <warn@@Base+0xec6c>
  428a54:	add	x9, x9, #0x612
  428a58:	adr	x10, 428a68 <ferror@plt+0x251c8>
  428a5c:	ldrh	w11, [x9, x8, lsl #1]
  428a60:	add	x10, x10, x11, lsl #2
  428a64:	br	x10
  428a68:	ldr	x1, [x1, #16]
  428a6c:	ldr	x2, [x2, #16]
  428a70:	mov	x0, x19
  428a74:	bl	4288e4 <ferror@plt+0x25044>
  428a78:	b	42905c <ferror@plt+0x257bc>
  428a7c:	mov	w0, #0x1                   	// #1
  428a80:	b	42897c <ferror@plt+0x250dc>
  428a84:	ldr	x8, [x1, #16]
  428a88:	ldr	x9, [x2, #16]
  428a8c:	cbz	x8, 428aec <ferror@plt+0x2524c>
  428a90:	cbz	x9, 429048 <ferror@plt+0x257a8>
  428a94:	mov	x20, x9
  428a98:	mov	x22, x8
  428a9c:	ldr	w8, [x8, #12]
  428aa0:	ldr	w9, [x19, #56]
  428aa4:	cmp	w8, w9
  428aa8:	b.ls	428af4 <ferror@plt+0x25254>  // b.plast
  428aac:	ldr	w9, [x20, #12]
  428ab0:	cmp	w8, w9
  428ab4:	b.ne	428af4 <ferror@plt+0x25254>  // b.any
  428ab8:	mov	w0, #0x1                   	// #1
  428abc:	b	42905c <ferror@plt+0x257bc>
  428ac0:	ldr	x20, [x1, #16]
  428ac4:	ldr	x21, [x2, #16]
  428ac8:	ldr	x8, [x20]
  428acc:	ldr	x9, [x21]
  428ad0:	ldr	x0, [x8, #8]
  428ad4:	ldr	x1, [x9, #8]
  428ad8:	bl	4034b0 <strcmp@plt>
  428adc:	cbnz	w0, 429048 <ferror@plt+0x257a8>
  428ae0:	ldr	x1, [x20, #8]
  428ae4:	ldr	x2, [x21, #8]
  428ae8:	b	429024 <ferror@plt+0x25784>
  428aec:	cmp	x9, #0x0
  428af0:	b	429058 <ferror@plt+0x257b8>
  428af4:	ldr	x8, [x22]
  428af8:	ldr	x9, [x20]
  428afc:	cmp	x8, #0x0
  428b00:	cset	w10, eq  // eq = none
  428b04:	cmp	x9, #0x0
  428b08:	cset	w11, eq  // eq = none
  428b0c:	eor	w10, w10, w11
  428b10:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428b14:	ldr	x10, [x22, #16]
  428b18:	ldr	x11, [x20, #16]
  428b1c:	cmp	x10, #0x0
  428b20:	cset	w10, eq  // eq = none
  428b24:	cmp	x11, #0x0
  428b28:	cset	w11, eq  // eq = none
  428b2c:	eor	w10, w10, w11
  428b30:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428b34:	ldr	x10, [x22, #24]
  428b38:	ldr	x11, [x20, #24]
  428b3c:	cmp	x10, #0x0
  428b40:	cset	w10, eq  // eq = none
  428b44:	cmp	x11, #0x0
  428b48:	cset	w11, eq  // eq = none
  428b4c:	eor	w10, w10, w11
  428b50:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428b54:	ldr	x1, [x22, #32]
  428b58:	ldr	x10, [x20, #32]
  428b5c:	cmp	x1, #0x0
  428b60:	cset	w11, eq  // eq = none
  428b64:	cmp	x10, #0x0
  428b68:	cset	w10, eq  // eq = none
  428b6c:	eor	w10, w11, w10
  428b70:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428b74:	cbz	x8, 428c6c <ferror@plt+0x253cc>
  428b78:	ldr	x26, [x9]
  428b7c:	ldr	x27, [x8]
  428b80:	cmp	x26, #0x0
  428b84:	cset	w10, eq  // eq = none
  428b88:	cbz	x27, 428c64 <ferror@plt+0x253c4>
  428b8c:	add	x24, x8, #0x8
  428b90:	add	x25, x9, #0x8
  428b94:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428b98:	ldr	x23, [x27]
  428b9c:	ldr	x21, [x26]
  428ba0:	ldrb	w8, [x23]
  428ba4:	ldrb	w9, [x21]
  428ba8:	cmp	w8, w9
  428bac:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428bb0:	ldr	w8, [x27, #16]
  428bb4:	ldr	w9, [x26, #16]
  428bb8:	cmp	w8, w9
  428bbc:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428bc0:	ldr	w8, [x27, #20]
  428bc4:	ldr	w9, [x26, #20]
  428bc8:	cmp	w8, w9
  428bcc:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428bd0:	cbz	w8, 428be8 <ferror@plt+0x25348>
  428bd4:	ldr	x0, [x27, #24]
  428bd8:	ldr	x1, [x26, #24]
  428bdc:	bl	4034b0 <strcmp@plt>
  428be0:	cbz	w0, 428c08 <ferror@plt+0x25368>
  428be4:	b	429048 <ferror@plt+0x257a8>
  428be8:	ldr	w8, [x27, #24]
  428bec:	ldr	w9, [x26, #24]
  428bf0:	cmp	w8, w9
  428bf4:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428bf8:	ldr	w8, [x27, #28]
  428bfc:	ldr	w9, [x26, #28]
  428c00:	cmp	w8, w9
  428c04:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428c08:	mov	x0, x23
  428c0c:	mov	x1, x21
  428c10:	bl	4034b0 <strcmp@plt>
  428c14:	cbnz	w0, 429048 <ferror@plt+0x257a8>
  428c18:	ldr	x1, [x27, #8]
  428c1c:	mov	x0, x19
  428c20:	mov	x2, xzr
  428c24:	bl	4275e8 <ferror@plt+0x23d48>
  428c28:	ldr	x1, [x26, #8]
  428c2c:	mov	x21, x0
  428c30:	mov	x0, x19
  428c34:	mov	x2, xzr
  428c38:	bl	4275e8 <ferror@plt+0x23d48>
  428c3c:	mov	x2, x0
  428c40:	mov	x0, x19
  428c44:	mov	x1, x21
  428c48:	bl	4288e4 <ferror@plt+0x25044>
  428c4c:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428c50:	ldr	x27, [x24], #8
  428c54:	ldr	x26, [x25], #8
  428c58:	cmp	x26, #0x0
  428c5c:	cset	w10, eq  // eq = none
  428c60:	cbnz	x27, 428b94 <ferror@plt+0x252f4>
  428c64:	cbz	w10, 429048 <ferror@plt+0x257a8>
  428c68:	ldr	x1, [x22, #32]
  428c6c:	cbz	x1, 428c80 <ferror@plt+0x253e0>
  428c70:	ldr	x2, [x20, #32]
  428c74:	mov	x0, x19
  428c78:	bl	4288e4 <ferror@plt+0x25044>
  428c7c:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428c80:	ldr	x11, [x22, #16]
  428c84:	cbz	x11, 428d08 <ferror@plt+0x25468>
  428c88:	ldr	x12, [x20, #16]
  428c8c:	ldr	x8, [x11]
  428c90:	ldr	x9, [x12]
  428c94:	cmp	x9, #0x0
  428c98:	cset	w10, eq  // eq = none
  428c9c:	cbz	x8, 428d04 <ferror@plt+0x25464>
  428ca0:	add	x21, x11, #0x8
  428ca4:	add	x23, x12, #0x8
  428ca8:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428cac:	ldr	w10, [x8, #8]
  428cb0:	ldr	w11, [x9, #8]
  428cb4:	cmp	w10, w11
  428cb8:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428cbc:	ldr	w10, [x8, #12]
  428cc0:	ldr	w11, [x9, #12]
  428cc4:	cmp	w10, w11
  428cc8:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428ccc:	ldr	w10, [x8, #16]
  428cd0:	ldr	w11, [x9, #16]
  428cd4:	cmp	w10, w11
  428cd8:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428cdc:	ldr	x1, [x8]
  428ce0:	ldr	x2, [x9]
  428ce4:	mov	x0, x19
  428ce8:	bl	4288e4 <ferror@plt+0x25044>
  428cec:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428cf0:	ldr	x8, [x21], #8
  428cf4:	ldr	x9, [x23], #8
  428cf8:	cmp	x9, #0x0
  428cfc:	cset	w10, eq  // eq = none
  428d00:	cbnz	x8, 428ca8 <ferror@plt+0x25408>
  428d04:	cbz	w10, 429048 <ferror@plt+0x257a8>
  428d08:	ldr	x9, [x22, #24]
  428d0c:	cbz	x9, 428ab8 <ferror@plt+0x25218>
  428d10:	ldr	x10, [x20, #24]
  428d14:	ldr	x23, [x9]
  428d18:	ldr	x22, [x10]
  428d1c:	cmp	x22, #0x0
  428d20:	cset	w8, eq  // eq = none
  428d24:	cbz	x23, 428d94 <ferror@plt+0x254f4>
  428d28:	add	x20, x10, #0x8
  428d2c:	add	x21, x9, #0x8
  428d30:	tbnz	w8, #0, 429048 <ferror@plt+0x257a8>
  428d34:	ldr	x0, [x23]
  428d38:	ldr	x1, [x22]
  428d3c:	ldrb	w8, [x0]
  428d40:	ldrb	w9, [x1]
  428d44:	cmp	w8, w9
  428d48:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428d4c:	bl	4034b0 <strcmp@plt>
  428d50:	cbnz	w0, 429048 <ferror@plt+0x257a8>
  428d54:	ldr	x9, [x23, #8]
  428d58:	ldr	x8, [x22, #8]
  428d5c:	cmp	x9, #0x0
  428d60:	cset	w10, eq  // eq = none
  428d64:	cmp	x8, #0x0
  428d68:	cset	w11, eq  // eq = none
  428d6c:	eor	w10, w10, w11
  428d70:	tbnz	w10, #0, 429048 <ferror@plt+0x257a8>
  428d74:	cbnz	x9, 428d80 <ferror@plt+0x254e0>
  428d78:	ldr	x8, [x8]
  428d7c:	cbnz	x8, 429048 <ferror@plt+0x257a8>
  428d80:	ldr	x23, [x21], #8
  428d84:	ldr	x22, [x20], #8
  428d88:	cmp	x22, #0x0
  428d8c:	cset	w8, eq  // eq = none
  428d90:	cbnz	x23, 428d30 <ferror@plt+0x25490>
  428d94:	tbnz	w8, #0, 428ab8 <ferror@plt+0x25218>
  428d98:	b	429048 <ferror@plt+0x257a8>
  428d9c:	ldr	x8, [x1, #16]
  428da0:	ldr	x9, [x2, #16]
  428da4:	ldr	w10, [x8, #24]
  428da8:	ldr	w11, [x9, #24]
  428dac:	cmp	w10, w11
  428db0:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428db4:	mov	x21, x1
  428db8:	mov	x20, x2
  428dbc:	ldr	x1, [x8]
  428dc0:	ldr	x2, [x9]
  428dc4:	mov	x0, x19
  428dc8:	bl	4288e4 <ferror@plt+0x25044>
  428dcc:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428dd0:	ldr	x8, [x21, #16]
  428dd4:	ldr	x9, [x20, #16]
  428dd8:	mov	x0, x19
  428ddc:	ldr	x1, [x8, #8]
  428de0:	ldr	x2, [x9, #8]
  428de4:	bl	4288e4 <ferror@plt+0x25044>
  428de8:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428dec:	ldr	x8, [x21, #16]
  428df0:	ldr	x9, [x20, #16]
  428df4:	ldr	x8, [x8, #16]
  428df8:	ldr	x20, [x9, #16]
  428dfc:	cmp	x8, #0x0
  428e00:	cset	w9, eq  // eq = none
  428e04:	cmp	x20, #0x0
  428e08:	cset	w10, eq  // eq = none
  428e0c:	eor	w9, w9, w10
  428e10:	eor	w0, w9, #0x1
  428e14:	cbz	x8, 42905c <ferror@plt+0x257bc>
  428e18:	cbz	x20, 42905c <ferror@plt+0x257bc>
  428e1c:	ldr	x1, [x8]
  428e20:	cbz	x1, 429050 <ferror@plt+0x257b0>
  428e24:	add	x21, x8, #0x8
  428e28:	ldr	x2, [x20]
  428e2c:	cbz	x2, 429048 <ferror@plt+0x257a8>
  428e30:	mov	x0, x19
  428e34:	bl	4288e4 <ferror@plt+0x25044>
  428e38:	cbz	w0, 429040 <ferror@plt+0x257a0>
  428e3c:	ldr	x1, [x21], #8
  428e40:	add	x20, x20, #0x8
  428e44:	cbnz	x1, 428e28 <ferror@plt+0x25588>
  428e48:	b	429050 <ferror@plt+0x257b0>
  428e4c:	ldr	x9, [x1, #16]
  428e50:	ldr	x10, [x2, #16]
  428e54:	cbz	x9, 429038 <ferror@plt+0x25798>
  428e58:	cbz	x10, 429048 <ferror@plt+0x257a8>
  428e5c:	ldr	x12, [x10]
  428e60:	ldr	x11, [x9]
  428e64:	ldr	x1, [x12]
  428e68:	ldr	x8, [x11]
  428e6c:	cmp	x1, #0x0
  428e70:	cset	w0, eq  // eq = none
  428e74:	cbz	x8, 42905c <ferror@plt+0x257bc>
  428e78:	ldr	x20, [x10, #8]
  428e7c:	ldr	x21, [x9, #8]
  428e80:	add	x22, x12, #0x8
  428e84:	add	x23, x11, #0x8
  428e88:	tbnz	w0, #0, 429048 <ferror@plt+0x257a8>
  428e8c:	ldrb	w9, [x8]
  428e90:	ldrb	w10, [x1]
  428e94:	cmp	w9, w10
  428e98:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428e9c:	ldr	x9, [x21]
  428ea0:	ldr	x10, [x20]
  428ea4:	cmp	x9, x10
  428ea8:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428eac:	mov	x0, x8
  428eb0:	bl	4034b0 <strcmp@plt>
  428eb4:	cbnz	w0, 429048 <ferror@plt+0x257a8>
  428eb8:	ldr	x8, [x23], #8
  428ebc:	ldr	x1, [x22], #8
  428ec0:	add	x21, x21, #0x8
  428ec4:	add	x20, x20, #0x8
  428ec8:	cmp	x1, #0x0
  428ecc:	cset	w0, eq  // eq = none
  428ed0:	cbnz	x8, 428e88 <ferror@plt+0x255e8>
  428ed4:	b	42905c <ferror@plt+0x257bc>
  428ed8:	ldr	x8, [x1, #16]
  428edc:	ldr	x9, [x2, #16]
  428ee0:	ldr	x10, [x8, #16]
  428ee4:	ldr	x11, [x9, #16]
  428ee8:	cmp	x10, x11
  428eec:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428ef0:	ldr	x10, [x8, #24]
  428ef4:	ldr	x11, [x9, #24]
  428ef8:	cmp	x10, x11
  428efc:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428f00:	ldr	w10, [x8, #32]
  428f04:	ldr	w11, [x9, #32]
  428f08:	b	428fb0 <ferror@plt+0x25710>
  428f0c:	ldr	x8, [x1, #16]
  428f10:	ldr	x9, [x2, #16]
  428f14:	ldr	w10, [x8, #16]
  428f18:	ldr	w11, [x9, #16]
  428f1c:	cmp	w10, w11
  428f20:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428f24:	mov	x21, x1
  428f28:	mov	x20, x2
  428f2c:	ldr	x1, [x8]
  428f30:	ldr	x2, [x9]
  428f34:	mov	x0, x19
  428f38:	bl	4288e4 <ferror@plt+0x25044>
  428f3c:	cbz	w0, 42905c <ferror@plt+0x257bc>
  428f40:	ldr	x8, [x21, #16]
  428f44:	ldr	x9, [x20, #16]
  428f48:	ldr	x8, [x8, #8]
  428f4c:	ldr	x20, [x9, #8]
  428f50:	cmp	x8, #0x0
  428f54:	cset	w9, eq  // eq = none
  428f58:	cmp	x20, #0x0
  428f5c:	cset	w10, eq  // eq = none
  428f60:	eor	w9, w9, w10
  428f64:	eor	w0, w9, #0x1
  428f68:	cbz	x8, 42905c <ferror@plt+0x257bc>
  428f6c:	cbz	x20, 42905c <ferror@plt+0x257bc>
  428f70:	ldr	x1, [x8]
  428f74:	cbz	x1, 429050 <ferror@plt+0x257b0>
  428f78:	add	x21, x8, #0x8
  428f7c:	ldr	x2, [x20]
  428f80:	cbz	x2, 429048 <ferror@plt+0x257a8>
  428f84:	mov	x0, x19
  428f88:	bl	4288e4 <ferror@plt+0x25044>
  428f8c:	cbz	w0, 429040 <ferror@plt+0x257a0>
  428f90:	ldr	x1, [x21], #8
  428f94:	add	x20, x20, #0x8
  428f98:	cbnz	x1, 428f7c <ferror@plt+0x256dc>
  428f9c:	b	429050 <ferror@plt+0x257b0>
  428fa0:	ldr	x8, [x1, #16]
  428fa4:	ldr	x9, [x2, #16]
  428fa8:	ldr	w10, [x8, #8]
  428fac:	ldr	w11, [x9, #8]
  428fb0:	cmp	w10, w11
  428fb4:	b.eq	428fe4 <ferror@plt+0x25744>  // b.none
  428fb8:	b	429048 <ferror@plt+0x257a8>
  428fbc:	ldr	x8, [x1, #16]
  428fc0:	ldr	x9, [x2, #16]
  428fc4:	ldr	x10, [x8, #8]
  428fc8:	ldr	x11, [x9, #8]
  428fcc:	cmp	x10, x11
  428fd0:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428fd4:	ldr	x10, [x8, #16]
  428fd8:	ldr	x11, [x9, #16]
  428fdc:	cmp	x10, x11
  428fe0:	b.ne	429048 <ferror@plt+0x257a8>  // b.any
  428fe4:	ldr	x1, [x8]
  428fe8:	ldr	x2, [x9]
  428fec:	b	429024 <ferror@plt+0x25784>
  428ff0:	ldr	x8, [x1, #16]
  428ff4:	ldr	x9, [x2, #16]
  428ff8:	mov	x21, x1
  428ffc:	mov	x20, x2
  429000:	ldr	x1, [x8]
  429004:	ldr	x2, [x9]
  429008:	mov	x0, x19
  42900c:	bl	4288e4 <ferror@plt+0x25044>
  429010:	cbz	w0, 42905c <ferror@plt+0x257bc>
  429014:	ldr	x8, [x21, #16]
  429018:	ldr	x9, [x20, #16]
  42901c:	ldr	x1, [x8, #8]
  429020:	ldr	x2, [x9, #8]
  429024:	mov	x0, x19
  429028:	bl	4288e4 <ferror@plt+0x25044>
  42902c:	cmp	w0, #0x0
  429030:	cset	w0, ne  // ne = any
  429034:	b	42905c <ferror@plt+0x257bc>
  429038:	cmp	x10, #0x0
  42903c:	b	429058 <ferror@plt+0x257b8>
  429040:	ldur	x8, [x21, #-8]
  429044:	cbz	x8, 429050 <ferror@plt+0x257b0>
  429048:	mov	w0, wzr
  42904c:	b	42905c <ferror@plt+0x257bc>
  429050:	ldr	x8, [x20]
  429054:	cmp	x8, #0x0
  429058:	cset	w0, eq  // eq = none
  42905c:	ldr	x8, [sp, #8]
  429060:	str	x8, [x19, #88]
  429064:	b	42897c <ferror@plt+0x250dc>
  429068:	bl	403400 <abort@plt>
  42906c:	stp	x29, x30, [sp, #-64]!
  429070:	stp	x22, x21, [sp, #32]
  429074:	stp	x20, x19, [sp, #48]
  429078:	mov	x20, x3
  42907c:	ldr	x3, [x3, #24]
  429080:	str	x23, [sp, #16]
  429084:	mov	x29, sp
  429088:	mov	x19, x2
  42908c:	mov	x21, x1
  429090:	mov	x22, x0
  429094:	bl	427cf8 <ferror@plt+0x24458>
  429098:	cbz	w0, 429160 <ferror@plt+0x258c0>
  42909c:	ldr	x8, [x20, #40]
  4290a0:	cbz	x8, 4290ec <ferror@plt+0x2584c>
  4290a4:	ldr	x8, [x21, #320]
  4290a8:	ldr	x1, [x20, #24]
  4290ac:	mov	x0, x19
  4290b0:	blr	x8
  4290b4:	cbz	w0, 429160 <ferror@plt+0x258c0>
  4290b8:	ldr	x8, [x20, #40]
  4290bc:	cbz	x8, 4290f4 <ferror@plt+0x25854>
  4290c0:	ldr	x23, [x8]
  4290c4:	cbz	x23, 4290f4 <ferror@plt+0x25854>
  4290c8:	mov	x0, x22
  4290cc:	mov	x1, x21
  4290d0:	mov	x2, x19
  4290d4:	mov	x3, x23
  4290d8:	bl	427a6c <ferror@plt+0x241cc>
  4290dc:	cbz	w0, 429160 <ferror@plt+0x258c0>
  4290e0:	ldr	x23, [x23]
  4290e4:	cbnz	x23, 4290c8 <ferror@plt+0x25828>
  4290e8:	b	4290f4 <ferror@plt+0x25854>
  4290ec:	ldr	x8, [x20, #8]
  4290f0:	cbz	x8, 4290a4 <ferror@plt+0x25804>
  4290f4:	ldr	x23, [x20, #16]
  4290f8:	cbz	x23, 42911c <ferror@plt+0x2587c>
  4290fc:	mov	x0, x22
  429100:	mov	x1, x21
  429104:	mov	x2, x19
  429108:	mov	x3, x23
  42910c:	bl	42906c <ferror@plt+0x257cc>
  429110:	cbz	w0, 429160 <ferror@plt+0x258c0>
  429114:	ldr	x23, [x23]
  429118:	cbnz	x23, 4290fc <ferror@plt+0x2585c>
  42911c:	ldr	x3, [x20, #32]
  429120:	mov	x0, x22
  429124:	mov	x1, x21
  429128:	mov	x2, x19
  42912c:	bl	427cf8 <ferror@plt+0x24458>
  429130:	cbz	w0, 429160 <ferror@plt+0x258c0>
  429134:	ldr	x8, [x20, #40]
  429138:	cbz	x8, 429154 <ferror@plt+0x258b4>
  42913c:	ldr	x8, [x21, #328]
  429140:	ldr	x1, [x20, #32]
  429144:	mov	x0, x19
  429148:	blr	x8
  42914c:	cbnz	w0, 42915c <ferror@plt+0x258bc>
  429150:	b	429160 <ferror@plt+0x258c0>
  429154:	ldr	x8, [x20, #8]
  429158:	cbz	x8, 42913c <ferror@plt+0x2589c>
  42915c:	mov	w0, #0x1                   	// #1
  429160:	ldp	x20, x19, [sp, #48]
  429164:	ldp	x22, x21, [sp, #32]
  429168:	ldr	x23, [sp, #16]
  42916c:	ldp	x29, x30, [sp], #64
  429170:	ret
  429174:	stp	x29, x30, [sp, #-64]!
  429178:	mov	w0, #0x1b0                 	// #432
  42917c:	str	x23, [sp, #16]
  429180:	stp	x22, x21, [sp, #32]
  429184:	stp	x20, x19, [sp, #48]
  429188:	mov	x29, sp
  42918c:	mov	x19, x4
  429190:	mov	x20, x3
  429194:	mov	w21, w2
  429198:	mov	x22, x1
  42919c:	bl	403290 <xmalloc@plt>
  4291a0:	mov	w2, #0x1b0                 	// #432
  4291a4:	mov	w1, wzr
  4291a8:	mov	x23, x0
  4291ac:	bl	403280 <memset@plt>
  4291b0:	mov	w8, #0x1                   	// #1
  4291b4:	mov	w0, #0x8                   	// #8
  4291b8:	str	x22, [x23]
  4291bc:	str	w21, [x23, #8]
  4291c0:	stp	x20, x19, [x23, #16]
  4291c4:	str	w8, [x23, #128]
  4291c8:	bl	403290 <xmalloc@plt>
  4291cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4291d0:	str	x0, [x23, #136]
  4291d4:	str	xzr, [x0]
  4291d8:	str	x8, [x23, #104]
  4291dc:	mov	x0, x23
  4291e0:	ldp	x20, x19, [sp, #48]
  4291e4:	ldp	x22, x21, [sp, #32]
  4291e8:	ldr	x23, [sp, #16]
  4291ec:	ldp	x29, x30, [sp], #64
  4291f0:	ret
  4291f4:	stp	x29, x30, [sp, #-48]!
  4291f8:	stp	x20, x19, [sp, #32]
  4291fc:	ldr	w8, [x1, #96]
  429200:	mov	x20, x1
  429204:	mov	x19, x0
  429208:	str	x21, [sp, #16]
  42920c:	mov	x29, sp
  429210:	cbz	w8, 429240 <ferror@plt+0x259a0>
  429214:	mov	x0, x19
  429218:	mov	x1, x20
  42921c:	bl	429288 <ferror@plt+0x259e8>
  429220:	cbz	w0, 429278 <ferror@plt+0x259d8>
  429224:	ldr	x1, [x20, #104]
  429228:	mov	x0, x19
  42922c:	bl	4262b4 <ferror@plt+0x22a14>
  429230:	cbz	w0, 429278 <ferror@plt+0x259d8>
  429234:	mov	x8, #0xffffffffffffffff    	// #-1
  429238:	str	wzr, [x20, #96]
  42923c:	str	x8, [x20, #104]
  429240:	ldr	x20, [x20, #416]
  429244:	cbz	x20, 429274 <ferror@plt+0x259d4>
  429248:	mov	w21, #0x7                   	// #7
  42924c:	ldr	w8, [x20, #16]
  429250:	ldr	x1, [x20, #8]
  429254:	mov	x0, x19
  429258:	cmp	w8, #0x0
  42925c:	csel	w2, w21, w8, eq  // eq = none
  429260:	bl	426f10 <ferror@plt+0x23670>
  429264:	str	x0, [x20, #24]
  429268:	cbz	x0, 429278 <ferror@plt+0x259d8>
  42926c:	ldr	x20, [x20]
  429270:	cbnz	x20, 42924c <ferror@plt+0x259ac>
  429274:	mov	w0, #0x1                   	// #1
  429278:	ldp	x20, x19, [sp, #32]
  42927c:	ldr	x21, [sp, #16]
  429280:	ldp	x29, x30, [sp], #48
  429284:	ret
  429288:	stp	x29, x30, [sp, #-48]!
  42928c:	stp	x22, x21, [sp, #16]
  429290:	stp	x20, x19, [sp, #32]
  429294:	ldr	x21, [x1, #120]
  429298:	mov	x19, x1
  42929c:	mov	x29, sp
  4292a0:	cbz	x21, 4292d4 <ferror@plt+0x25a34>
  4292a4:	mov	x20, x0
  4292a8:	ldp	x1, x2, [x21, #8]
  4292ac:	ldr	w3, [x21, #24]
  4292b0:	ldr	x4, [x21, #32]
  4292b4:	mov	x0, x20
  4292b8:	bl	426774 <ferror@plt+0x22ed4>
  4292bc:	cbz	w0, 4292dc <ferror@plt+0x25a3c>
  4292c0:	ldr	x22, [x21]
  4292c4:	mov	x0, x21
  4292c8:	bl	403510 <free@plt>
  4292cc:	mov	x21, x22
  4292d0:	cbnz	x22, 4292a8 <ferror@plt+0x25a08>
  4292d4:	mov	w0, #0x1                   	// #1
  4292d8:	str	xzr, [x19, #120]
  4292dc:	ldp	x20, x19, [sp, #32]
  4292e0:	ldp	x22, x21, [sp, #16]
  4292e4:	ldp	x29, x30, [sp], #48
  4292e8:	ret
  4292ec:	sub	sp, sp, #0x70
  4292f0:	stp	x29, x30, [sp, #16]
  4292f4:	stp	x28, x27, [sp, #32]
  4292f8:	stp	x26, x25, [sp, #48]
  4292fc:	stp	x24, x23, [sp, #64]
  429300:	stp	x22, x21, [sp, #80]
  429304:	stp	x20, x19, [sp, #96]
  429308:	mov	x20, x1
  42930c:	ldr	x1, [x1, #32]
  429310:	mov	x22, x5
  429314:	mov	x21, x4
  429318:	mov	w24, w3
  42931c:	mov	w25, w2
  429320:	mov	x19, x0
  429324:	add	x29, sp, #0x10
  429328:	cbz	x1, 429388 <ferror@plt+0x25ae8>
  42932c:	cmp	w25, #0x64
  429330:	b.ne	429348 <ferror@plt+0x25aa8>  // b.any
  429334:	ldrb	w8, [x22]
  429338:	cbz	w8, 429348 <ferror@plt+0x25aa8>
  42933c:	ldr	x8, [x20, #40]
  429340:	cmp	x8, x21
  429344:	b.eq	4294b8 <ferror@plt+0x25c18>  // b.none
  429348:	mov	x0, x19
  42934c:	bl	425f14 <ferror@plt+0x22674>
  429350:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429354:	ldr	x8, [x20, #32]
  429358:	ldr	w9, [x20, #8]
  42935c:	stp	xzr, x8, [x20, #64]
  429360:	cbnz	w9, 42936c <ferror@plt+0x25acc>
  429364:	ldr	x8, [x20, #40]
  429368:	str	x8, [x20, #48]
  42936c:	mov	w8, #0x1                   	// #1
  429370:	mov	w0, #0x8                   	// #8
  429374:	str	w8, [x20, #128]
  429378:	bl	403290 <xmalloc@plt>
  42937c:	str	x0, [x20, #136]
  429380:	str	xzr, [x0]
  429384:	str	xzr, [x20, #32]
  429388:	mov	x0, x22
  42938c:	bl	402fd0 <strlen@plt>
  429390:	cmp	w25, #0x63
  429394:	mov	x23, x0
  429398:	b.gt	4293c4 <ferror@plt+0x25b24>
  42939c:	cmp	w25, #0x37
  4293a0:	b.gt	429400 <ferror@plt+0x25b60>
  4293a4:	cmp	w25, #0x23
  4293a8:	b.gt	429530 <ferror@plt+0x25c90>
  4293ac:	sub	w8, w25, #0x1e
  4293b0:	cmp	w8, #0x2
  4293b4:	b.cc	429b28 <ferror@plt+0x26288>  // b.lo, b.ul, b.last
  4293b8:	cmp	w25, #0xc
  4293bc:	b.eq	429b28 <ferror@plt+0x26288>  // b.none
  4293c0:	b	429700 <ferror@plt+0x25e60>
  4293c4:	cmp	w25, #0xbf
  4293c8:	b.le	429450 <ferror@plt+0x25bb0>
  4293cc:	cmp	w25, #0xdf
  4293d0:	b.le	429544 <ferror@plt+0x25ca4>
  4293d4:	cmp	w25, #0xe0
  4293d8:	b.eq	429664 <ferror@plt+0x25dc4>  // b.none
  4293dc:	cmp	w25, #0xe2
  4293e0:	b.eq	4296c4 <ferror@plt+0x25e24>  // b.none
  4293e4:	cmp	w25, #0xe4
  4293e8:	b.ne	429700 <ferror@plt+0x25e60>  // b.any
  4293ec:	mov	x0, x19
  4293f0:	mov	x1, x22
  4293f4:	bl	4265a0 <ferror@plt+0x22d00>
  4293f8:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  4293fc:	b	429b2c <ferror@plt+0x2628c>
  429400:	cmp	w25, #0x43
  429404:	b.gt	4295fc <ferror@plt+0x25d5c>
  429408:	cmp	w25, #0x38
  42940c:	b.eq	429b28 <ferror@plt+0x26288>  // b.none
  429410:	cmp	w25, #0x3c
  429414:	b.ne	429700 <ferror@plt+0x25e60>  // b.any
  429418:	cbz	x22, 429444 <ferror@plt+0x25ba4>
  42941c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  429420:	add	x1, x1, #0xe19
  429424:	mov	x0, x22
  429428:	bl	4034b0 <strcmp@plt>
  42942c:	cbz	w0, 42992c <ferror@plt+0x2608c>
  429430:	adrp	x1, 440000 <warn@@Base+0xec6c>
  429434:	add	x1, x1, #0xe28
  429438:	mov	x0, x22
  42943c:	bl	4034b0 <strcmp@plt>
  429440:	cbz	w0, 429948 <ferror@plt+0x260a8>
  429444:	mov	w8, #0x1                   	// #1
  429448:	str	w8, [x20, #68]
  42944c:	b	429b28 <ferror@plt+0x26288>
  429450:	cmp	w25, #0x83
  429454:	b.gt	429610 <ferror@plt+0x25d70>
  429458:	cmp	w25, #0x64
  42945c:	b.eq	4294b8 <ferror@plt+0x25c18>  // b.none
  429460:	cmp	w25, #0x82
  429464:	b.ne	429700 <ferror@plt+0x25e60>  // b.any
  429468:	mov	w0, #0x30                  	// #48
  42946c:	bl	403290 <xmalloc@plt>
  429470:	ldr	q0, [x20, #80]
  429474:	stp	x22, x21, [x0, #16]
  429478:	mov	x23, x0
  42947c:	ext	v0.16b, v0.16b, v0.16b, #8
  429480:	str	q0, [x0]
  429484:	ldr	w8, [x20, #128]
  429488:	str	xzr, [x0, #40]
  42948c:	str	w8, [x0, #32]
  429490:	stp	x0, x0, [x20, #80]
  429494:	ldr	x0, [x20, #136]
  429498:	add	w8, w8, #0x1
  42949c:	lsl	x1, x8, #3
  4294a0:	str	w8, [x20, #128]
  4294a4:	bl	4031e0 <xrealloc@plt>
  4294a8:	str	x0, [x20, #136]
  4294ac:	ldr	w8, [x23, #32]
  4294b0:	str	xzr, [x0, x8, lsl #3]
  4294b4:	b	429658 <ferror@plt+0x25db8>
  4294b8:	ldr	w8, [x20, #96]
  4294bc:	cbz	w8, 42950c <ferror@plt+0x25c6c>
  4294c0:	ldrb	w8, [x22]
  4294c4:	mov	x23, x21
  4294c8:	cbz	w8, 4294e0 <ferror@plt+0x25c40>
  4294cc:	ldr	x8, [x20, #104]
  4294d0:	mov	x9, #0xffffffffffffffff    	// #-1
  4294d4:	cmp	x8, x21
  4294d8:	ccmp	x8, x9, #0x4, cc  // cc = lo, ul, last
  4294dc:	csel	x23, x8, x21, ne  // ne = any
  4294e0:	mov	x0, x19
  4294e4:	mov	x1, x20
  4294e8:	bl	429288 <ferror@plt+0x259e8>
  4294ec:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  4294f0:	mov	x0, x19
  4294f4:	mov	x1, x23
  4294f8:	bl	4262b4 <ferror@plt+0x22a14>
  4294fc:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429500:	mov	x8, #0xffffffffffffffff    	// #-1
  429504:	str	wzr, [x20, #96]
  429508:	str	x8, [x20, #104]
  42950c:	ldrb	w8, [x22]
  429510:	cbz	w8, 429b28 <ferror@plt+0x26288>
  429514:	ldr	x19, [x20, #32]
  429518:	cbz	x19, 42985c <ferror@plt+0x25fbc>
  42951c:	cmp	w8, #0x2f
  429520:	b.ne	42986c <ferror@plt+0x25fcc>  // b.any
  429524:	mov	x0, x22
  429528:	bl	4032c0 <xstrdup@plt>
  42952c:	b	42987c <ferror@plt+0x25fdc>
  429530:	cmp	w25, #0x24
  429534:	b.eq	4296d8 <ferror@plt+0x25e38>  // b.none
  429538:	cmp	w25, #0x2a
  42953c:	b.eq	429b28 <ferror@plt+0x26288>  // b.none
  429540:	b	429700 <ferror@plt+0x25e60>
  429544:	cmp	w25, #0xc0
  429548:	b.eq	4297e0 <ferror@plt+0x25f40>  // b.none
  42954c:	cmp	w25, #0xc2
  429550:	b.ne	429700 <ferror@plt+0x25e60>  // b.any
  429554:	ldr	w8, [x20, #128]
  429558:	ldr	x0, [x20, #136]
  42955c:	add	w8, w8, #0x1
  429560:	lsl	x1, x8, #3
  429564:	str	w8, [x20, #128]
  429568:	bl	4031e0 <xrealloc@plt>
  42956c:	ldr	x23, [x20, #88]
  429570:	str	x0, [x20, #136]
  429574:	cbz	x23, 4295a0 <ferror@plt+0x25d00>
  429578:	mov	x19, x0
  42957c:	ldr	x8, [x23, #24]
  429580:	cmp	x8, x21
  429584:	b.ne	429598 <ferror@plt+0x25cf8>  // b.any
  429588:	ldr	x0, [x23, #16]
  42958c:	mov	x1, x22
  429590:	bl	4034b0 <strcmp@plt>
  429594:	cbz	w0, 429934 <ferror@plt+0x26094>
  429598:	ldr	x23, [x23]
  42959c:	cbnz	x23, 42957c <ferror@plt+0x25cdc>
  4295a0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4295a4:	add	x1, x1, #0x331
  4295a8:	mov	w2, #0x5                   	// #5
  4295ac:	mov	x0, xzr
  4295b0:	bl	403700 <dcgettext@plt>
  4295b4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4295b8:	ldr	x19, [x8, #3792]
  4295bc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4295c0:	mov	x21, x0
  4295c4:	add	x1, x1, #0xe6b
  4295c8:	mov	w2, #0x5                   	// #5
  4295cc:	mov	x0, xzr
  4295d0:	bl	403700 <dcgettext@plt>
  4295d4:	mov	x1, x0
  4295d8:	mov	x0, x19
  4295dc:	mov	x2, x21
  4295e0:	mov	x3, x22
  4295e4:	bl	403880 <fprintf@plt>
  4295e8:	ldr	w8, [x20, #128]
  4295ec:	ldr	x9, [x20, #136]
  4295f0:	sub	w8, w8, #0x1
  4295f4:	str	xzr, [x9, w8, uxtw #3]
  4295f8:	b	429b28 <ferror@plt+0x26288>
  4295fc:	cmp	w25, #0x44
  429600:	b.eq	429830 <ferror@plt+0x25f90>  // b.none
  429604:	cmp	w25, #0x62
  429608:	b.eq	429b28 <ferror@plt+0x26288>  // b.none
  42960c:	b	429700 <ferror@plt+0x25e60>
  429610:	cmp	w25, #0x84
  429614:	b.eq	429658 <ferror@plt+0x25db8>  // b.none
  429618:	cmp	w25, #0xa2
  42961c:	b.ne	429700 <ferror@plt+0x25e60>  // b.any
  429620:	ldr	x8, [x20, #80]
  429624:	cbz	x8, 429844 <ferror@plt+0x25fa4>
  429628:	ldr	x9, [x8, #8]
  42962c:	ldr	w11, [x20, #128]
  429630:	str	x9, [x20, #80]
  429634:	ldr	w10, [x8, #32]
  429638:	cmp	w10, w11
  42963c:	b.cs	429844 <ferror@plt+0x25fa4>  // b.hs, b.nlast
  429640:	ldr	x11, [x20, #136]
  429644:	ldr	x10, [x11, x10, lsl #3]
  429648:	str	x10, [x8, #40]
  42964c:	cbz	x9, 429844 <ferror@plt+0x25fa4>
  429650:	add	x8, x9, #0x10
  429654:	b	429848 <ferror@plt+0x25fa8>
  429658:	mov	x0, x19
  42965c:	mov	x1, x22
  429660:	b	429850 <ferror@plt+0x25fb0>
  429664:	cmp	w24, #0x1
  429668:	b.ne	429674 <ferror@plt+0x25dd4>  // b.any
  42966c:	ldr	w8, [x20, #68]
  429670:	cbnz	w8, 429b28 <ferror@plt+0x26288>
  429674:	mov	x0, x19
  429678:	mov	x1, x20
  42967c:	bl	429288 <ferror@plt+0x259e8>
  429680:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429684:	ldp	x8, x9, [x20, #48]
  429688:	mov	x0, x19
  42968c:	add	x8, x8, x21
  429690:	add	x1, x8, x9
  429694:	bl	4263dc <ferror@plt+0x22b3c>
  429698:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  42969c:	ldr	w8, [x20, #112]
  4296a0:	sub	w9, w8, #0x1
  4296a4:	cmp	w8, #0x0
  4296a8:	str	w9, [x20, #112]
  4296ac:	b.gt	429b28 <ferror@plt+0x26288>
  4296b0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4296b4:	ldr	x19, [x8, #3792]
  4296b8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4296bc:	add	x1, x1, #0xe06
  4296c0:	b	429a08 <ferror@plt+0x26168>
  4296c4:	mov	x0, x19
  4296c8:	mov	x1, x22
  4296cc:	bl	42655c <ferror@plt+0x22cbc>
  4296d0:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  4296d4:	b	429b2c <ferror@plt+0x2628c>
  4296d8:	ldrb	w9, [x22]
  4296dc:	ldr	w8, [x20, #96]
  4296e0:	cbz	w9, 429890 <ferror@plt+0x25ff0>
  4296e4:	cbz	w8, 429700 <ferror@plt+0x25e60>
  4296e8:	ldr	x8, [x20, #104]
  4296ec:	cmn	x8, #0x1
  4296f0:	b.eq	4296fc <ferror@plt+0x25e5c>  // b.none
  4296f4:	cmp	x8, x21
  4296f8:	b.ls	429700 <ferror@plt+0x25e60>  // b.plast
  4296fc:	str	x21, [x20, #104]
  429700:	mov	w1, #0x3a                  	// #58
  429704:	mov	x0, x22
  429708:	bl	403560 <strchr@plt>
  42970c:	cbz	x0, 429770 <ferror@plt+0x25ed0>
  429710:	ldrb	w8, [x0, #1]
  429714:	orr	w8, w8, #0x20
  429718:	cmp	w8, #0x66
  42971c:	b.ne	429770 <ferror@plt+0x25ed0>  // b.any
  429720:	ldr	w8, [x20, #96]
  429724:	cbz	w8, 42975c <ferror@plt+0x25ebc>
  429728:	ldr	x24, [x20, #104]
  42972c:	mov	x0, x19
  429730:	mov	x1, x20
  429734:	bl	429288 <ferror@plt+0x259e8>
  429738:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  42973c:	cmp	x24, x21
  429740:	mov	x26, #0xffffffffffffffff    	// #-1
  429744:	ccmp	x24, x26, #0x4, cc  // cc = lo, ul, last
  429748:	csel	x1, x24, x21, ne  // ne = any
  42974c:	mov	x0, x19
  429750:	bl	4262b4 <ferror@plt+0x22a14>
  429754:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429758:	str	x26, [x20, #104]
  42975c:	ldr	w8, [x20, #8]
  429760:	cbz	w8, 429768 <ferror@plt+0x25ec8>
  429764:	str	x21, [x20, #56]
  429768:	mov	w8, #0x1                   	// #1
  42976c:	str	w8, [x20, #96]
  429770:	mov	w1, #0x3a                  	// #58
  429774:	mov	x0, x22
  429778:	bl	403560 <strchr@plt>
  42977c:	str	x0, [sp, #8]
  429780:	cbz	x0, 429b28 <ferror@plt+0x26288>
  429784:	mov	x26, x0
  429788:	add	x24, x22, x23
  42978c:	ldrb	w8, [x26, #1]
  429790:	cmp	w8, #0x3a
  429794:	b.ne	4298ec <ferror@plt+0x2604c>  // b.any
  429798:	add	x0, x26, #0x2
  42979c:	mov	w1, #0x3a                  	// #58
  4297a0:	bl	403560 <strchr@plt>
  4297a4:	mov	x26, x0
  4297a8:	str	x0, [sp, #8]
  4297ac:	cbnz	x0, 42978c <ferror@plt+0x25eec>
  4297b0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4297b4:	ldr	x19, [x8, #3792]
  4297b8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4297bc:	add	x1, x1, #0xe5d
  4297c0:	mov	w2, #0x5                   	// #5
  4297c4:	bl	403700 <dcgettext@plt>
  4297c8:	mov	x1, x0
  4297cc:	mov	x0, x19
  4297d0:	mov	x2, x22
  4297d4:	bl	403880 <fprintf@plt>
  4297d8:	mov	w0, wzr
  4297dc:	b	429b2c <ferror@plt+0x2628c>
  4297e0:	cmp	w24, #0x1
  4297e4:	b.ne	4297f0 <ferror@plt+0x25f50>  // b.any
  4297e8:	ldr	w8, [x20, #68]
  4297ec:	cbnz	w8, 429b28 <ferror@plt+0x26288>
  4297f0:	ldr	w8, [x20, #96]
  4297f4:	cbz	w8, 4299f8 <ferror@plt+0x26158>
  4297f8:	ldp	x8, x9, [x20, #48]
  4297fc:	mov	x0, x19
  429800:	add	x8, x8, x21
  429804:	add	x1, x8, x9
  429808:	bl	426334 <ferror@plt+0x22a94>
  42980c:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429810:	mov	x0, x19
  429814:	mov	x1, x20
  429818:	bl	429288 <ferror@plt+0x259e8>
  42981c:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  429820:	ldr	w8, [x20, #112]
  429824:	add	w8, w8, #0x1
  429828:	str	w8, [x20, #112]
  42982c:	b	429b28 <ferror@plt+0x26288>
  429830:	ldr	w8, [x20, #96]
  429834:	sxtw	x1, w24
  429838:	cbz	w8, 4298d4 <ferror@plt+0x26034>
  42983c:	ldr	x8, [x20, #56]
  429840:	b	4298d8 <ferror@plt+0x26038>
  429844:	add	x8, x20, #0x48
  429848:	ldr	x1, [x8]
  42984c:	mov	x0, x19
  429850:	bl	425fb8 <ferror@plt+0x22718>
  429854:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  429858:	b	429b2c <ferror@plt+0x2628c>
  42985c:	mov	x0, x22
  429860:	bl	4032c0 <xstrdup@plt>
  429864:	str	x0, [x20, #32]
  429868:	b	429888 <ferror@plt+0x25fe8>
  42986c:	mov	x0, x19
  429870:	mov	x1, x22
  429874:	mov	x2, xzr
  429878:	bl	403200 <concat@plt>
  42987c:	str	x0, [x20, #32]
  429880:	mov	x0, x19
  429884:	bl	403510 <free@plt>
  429888:	str	x21, [x20, #40]
  42988c:	b	429b28 <ferror@plt+0x26288>
  429890:	cbz	w8, 429b28 <ferror@plt+0x26288>
  429894:	ldr	w8, [x20, #8]
  429898:	cbz	w8, 4298a4 <ferror@plt+0x26004>
  42989c:	ldr	x8, [x20, #56]
  4298a0:	add	x21, x8, x21
  4298a4:	mov	x0, x19
  4298a8:	mov	x1, x20
  4298ac:	bl	429288 <ferror@plt+0x259e8>
  4298b0:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  4298b4:	mov	x0, x19
  4298b8:	mov	x1, x21
  4298bc:	bl	4262b4 <ferror@plt+0x22a14>
  4298c0:	cbz	w0, 429b2c <ferror@plt+0x2628c>
  4298c4:	mov	x8, #0xffffffffffffffff    	// #-1
  4298c8:	str	wzr, [x20, #96]
  4298cc:	str	x8, [x20, #104]
  4298d0:	b	429b28 <ferror@plt+0x26288>
  4298d4:	mov	x8, xzr
  4298d8:	add	x2, x8, x21
  4298dc:	mov	x0, x19
  4298e0:	bl	426454 <ferror@plt+0x22bb4>
  4298e4:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  4298e8:	b	429b2c <ferror@plt+0x2628c>
  4298ec:	ldrb	w8, [x22]
  4298f0:	add	x28, x26, #0x1
  4298f4:	cmp	w8, #0x24
  4298f8:	b.ne	4299ac <ferror@plt+0x2610c>  // b.any
  4298fc:	ldrb	w8, [x22, #1]
  429900:	cmp	w8, #0x64
  429904:	b.le	429954 <ferror@plt+0x260b4>
  429908:	cmp	w8, #0x76
  42990c:	b.eq	4299ac <ferror@plt+0x2610c>  // b.none
  429910:	cmp	w8, #0x74
  429914:	b.eq	429a24 <ferror@plt+0x26184>  // b.none
  429918:	cmp	w8, #0x65
  42991c:	b.ne	429964 <ferror@plt+0x260c4>  // b.any
  429920:	adrp	x23, 440000 <warn@@Base+0xec6c>
  429924:	add	x23, x23, #0xe3b
  429928:	b	429a2c <ferror@plt+0x2618c>
  42992c:	mov	w8, #0x2                   	// #2
  429930:	b	42994c <ferror@plt+0x260ac>
  429934:	ldr	w8, [x20, #128]
  429938:	ldr	x9, [x23, #40]
  42993c:	sub	w8, w8, #0x1
  429940:	str	x9, [x19, w8, uxtw #3]
  429944:	b	429b28 <ferror@plt+0x26288>
  429948:	mov	w8, #0x1                   	// #1
  42994c:	str	w8, [x20, #64]
  429950:	b	429b28 <ferror@plt+0x26288>
  429954:	cmp	w8, #0x58
  429958:	b.eq	4299ac <ferror@plt+0x2610c>  // b.none
  42995c:	cmp	w8, #0x5f
  429960:	b.eq	4299ac <ferror@plt+0x2610c>  // b.none
  429964:	adrp	x1, 440000 <warn@@Base+0xec6c>
  429968:	add	x1, x1, #0xe44
  42996c:	mov	w2, #0x5                   	// #5
  429970:	mov	x0, xzr
  429974:	bl	403700 <dcgettext@plt>
  429978:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42997c:	ldr	x23, [x8, #3792]
  429980:	adrp	x1, 440000 <warn@@Base+0xec6c>
  429984:	mov	x27, x0
  429988:	add	x1, x1, #0xe6b
  42998c:	mov	w2, #0x5                   	// #5
  429990:	mov	x0, xzr
  429994:	bl	403700 <dcgettext@plt>
  429998:	mov	x1, x0
  42999c:	mov	x0, x23
  4299a0:	mov	x2, x27
  4299a4:	mov	x3, x22
  4299a8:	bl	403880 <fprintf@plt>
  4299ac:	subs	x27, x26, x22
  4299b0:	b.eq	4299cc <ferror@plt+0x2612c>  // b.none
  4299b4:	mov	x9, x22
  4299b8:	ldrb	w8, [x9], #1
  4299bc:	cmp	x26, x9
  4299c0:	b.ne	4299d4 <ferror@plt+0x26134>  // b.any
  4299c4:	cmp	w8, #0x20
  4299c8:	b.ne	4299d4 <ferror@plt+0x26134>  // b.any
  4299cc:	mov	x23, xzr
  4299d0:	b	429a2c <ferror@plt+0x2618c>
  4299d4:	add	w8, w27, #0x1
  4299d8:	sxtw	x0, w8
  4299dc:	bl	403290 <xmalloc@plt>
  4299e0:	sxtw	x2, w27
  4299e4:	mov	x1, x22
  4299e8:	mov	x23, x0
  4299ec:	bl	402f70 <memcpy@plt>
  4299f0:	strb	wzr, [x23, w27, sxtw]
  4299f4:	b	429a2c <ferror@plt+0x2618c>
  4299f8:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4299fc:	ldr	x19, [x8, #3792]
  429a00:	adrp	x1, 440000 <warn@@Base+0xec6c>
  429a04:	add	x1, x1, #0xde9
  429a08:	mov	w2, #0x5                   	// #5
  429a0c:	mov	x0, xzr
  429a10:	bl	403700 <dcgettext@plt>
  429a14:	mov	x1, x0
  429a18:	mov	x0, x19
  429a1c:	bl	403880 <fprintf@plt>
  429a20:	b	4297d8 <ferror@plt+0x25f38>
  429a24:	adrp	x23, 440000 <warn@@Base+0xec6c>
  429a28:	add	x23, x23, #0xe36
  429a2c:	str	x28, [sp, #8]
  429a30:	ldrb	w8, [x28]
  429a34:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  429a38:	add	x9, x9, #0x3b0
  429a3c:	ldrh	w9, [x9, x8, lsl #1]
  429a40:	tbnz	w9, #2, 429ae8 <ferror@plt+0x26248>
  429a44:	cmp	w8, #0x28
  429a48:	b.eq	429ae8 <ferror@plt+0x26248>  // b.none
  429a4c:	cmp	w8, #0x2d
  429a50:	b.eq	429ae8 <ferror@plt+0x26248>  // b.none
  429a54:	cbz	w8, 429ffc <ferror@plt+0x2675c>
  429a58:	add	x8, x26, #0x2
  429a5c:	str	x8, [sp, #8]
  429a60:	ldrb	w27, [x26, #1]
  429a64:	sub	w9, w27, #0x43
  429a68:	cmp	w9, #0x16
  429a6c:	b.hi	429ac4 <ferror@plt+0x26224>  // b.pmore
  429a70:	adrp	x10, 440000 <warn@@Base+0xec6c>
  429a74:	add	x10, x10, #0xc6c
  429a78:	adr	x11, 429a88 <ferror@plt+0x261e8>
  429a7c:	ldrh	w12, [x10, x9, lsl #1]
  429a80:	add	x11, x11, x12, lsl #2
  429a84:	br	x11
  429a88:	add	x3, sp, #0x8
  429a8c:	mov	x0, x19
  429a90:	mov	x1, x20
  429a94:	mov	x2, xzr
  429a98:	mov	x4, xzr
  429a9c:	mov	x5, x24
  429aa0:	bl	42a0b4 <ferror@plt+0x26814>
  429aa4:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429aa8:	mov	x2, x0
  429aac:	mov	x0, x19
  429ab0:	mov	x1, x23
  429ab4:	mov	x3, x21
  429ab8:	bl	426730 <ferror@plt+0x22e90>
  429abc:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  429ac0:	b	4297d8 <ferror@plt+0x25f38>
  429ac4:	sub	w9, w27, #0x61
  429ac8:	cmp	w9, #0x15
  429acc:	b.hi	429ffc <ferror@plt+0x2675c>  // b.pmore
  429ad0:	adrp	x10, 440000 <warn@@Base+0xec6c>
  429ad4:	add	x10, x10, #0xc9a
  429ad8:	adr	x11, 429ae8 <ferror@plt+0x26248>
  429adc:	ldrh	w12, [x10, x9, lsl #1]
  429ae0:	add	x11, x11, x12, lsl #2
  429ae4:	br	x11
  429ae8:	add	x3, sp, #0x8
  429aec:	mov	x0, x19
  429af0:	mov	x1, x20
  429af4:	mov	x2, xzr
  429af8:	mov	x4, xzr
  429afc:	mov	x5, x24
  429b00:	bl	42a0b4 <ferror@plt+0x26814>
  429b04:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429b08:	mov	x3, x0
  429b0c:	mov	w4, #0x4                   	// #4
  429b10:	mov	x0, x19
  429b14:	mov	x1, x20
  429b18:	mov	x2, x23
  429b1c:	mov	x5, x21
  429b20:	bl	42c7cc <ferror@plt+0x28f2c>
  429b24:	cbz	w0, 4297d8 <ferror@plt+0x25f38>
  429b28:	mov	w0, #0x1                   	// #1
  429b2c:	ldp	x20, x19, [sp, #96]
  429b30:	ldp	x22, x21, [sp, #80]
  429b34:	ldp	x24, x23, [sp, #64]
  429b38:	ldp	x26, x25, [sp, #48]
  429b3c:	ldp	x28, x27, [sp, #32]
  429b40:	ldp	x29, x30, [sp, #16]
  429b44:	add	sp, sp, #0x70
  429b48:	ret
  429b4c:	add	x3, sp, #0x8
  429b50:	mov	x0, x19
  429b54:	mov	x1, x20
  429b58:	mov	x2, xzr
  429b5c:	mov	x4, xzr
  429b60:	mov	x5, x24
  429b64:	bl	42a0b4 <ferror@plt+0x26814>
  429b68:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429b6c:	cmp	w27, #0x46
  429b70:	mov	x2, x0
  429b74:	cset	w3, eq  // eq = none
  429b78:	mov	x0, x19
  429b7c:	mov	x1, x23
  429b80:	mov	x4, x21
  429b84:	bl	426080 <ferror@plt+0x227e0>
  429b88:	cbz	w0, 4297d8 <ferror@plt+0x25f38>
  429b8c:	ldr	x8, [sp, #8]
  429b90:	ldrb	w9, [x8]
  429b94:	cmp	w9, #0x3b
  429b98:	b.ne	429b28 <ferror@plt+0x26288>  // b.any
  429b9c:	add	x8, x8, #0x1
  429ba0:	add	x3, sp, #0x8
  429ba4:	mov	x0, x19
  429ba8:	mov	x1, x20
  429bac:	mov	x2, xzr
  429bb0:	mov	x4, xzr
  429bb4:	mov	x5, x24
  429bb8:	str	x8, [sp, #8]
  429bbc:	bl	42a0b4 <ferror@plt+0x26814>
  429bc0:	cbnz	x0, 429b8c <ferror@plt+0x262ec>
  429bc4:	b	4297d8 <ferror@plt+0x25f38>
  429bc8:	add	x3, sp, #0x8
  429bcc:	mov	x0, x19
  429bd0:	mov	x1, x20
  429bd4:	mov	x2, xzr
  429bd8:	mov	x4, xzr
  429bdc:	mov	x5, x24
  429be0:	bl	42a0b4 <ferror@plt+0x26814>
  429be4:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429be8:	mov	x22, x0
  429bec:	cbz	x23, 42a080 <ferror@plt+0x267e0>
  429bf0:	ldr	x8, [x20, #24]
  429bf4:	cmp	x8, #0x1
  429bf8:	b.lt	42a080 <ferror@plt+0x267e0>  // b.tstop
  429bfc:	ldr	x9, [x20]
  429c00:	ldr	x20, [x20, #16]
  429c04:	ldrb	w25, [x23]
  429c08:	add	x26, x8, #0x1
  429c0c:	ldr	x9, [x9, #8]
  429c10:	ldrb	w24, [x9, #28]
  429c14:	ldr	x27, [x20]
  429c18:	ldr	x0, [x27, #8]
  429c1c:	cbz	w24, 429c30 <ferror@plt+0x26390>
  429c20:	mov	x8, x0
  429c24:	ldrb	w9, [x8], #1
  429c28:	cmp	w9, w24
  429c2c:	csel	x0, x8, x0, eq  // eq = none
  429c30:	ldrb	w8, [x0]
  429c34:	cmp	w8, w25
  429c38:	b.ne	429c48 <ferror@plt+0x263a8>  // b.any
  429c3c:	mov	x1, x23
  429c40:	bl	4034b0 <strcmp@plt>
  429c44:	cbz	w0, 42a070 <ferror@plt+0x267d0>
  429c48:	sub	x26, x26, #0x1
  429c4c:	cmp	x26, #0x1
  429c50:	add	x20, x20, #0x8
  429c54:	b.gt	429c14 <ferror@plt+0x26374>
  429c58:	b	42a080 <ferror@plt+0x267e0>
  429c5c:	cmp	w25, #0x24
  429c60:	b.ne	429ca0 <ferror@plt+0x26400>  // b.any
  429c64:	ldrb	w9, [x8]
  429c68:	cmp	w9, #0x3b
  429c6c:	b.ne	429b28 <ferror@plt+0x26288>  // b.any
  429c70:	add	x8, x8, #0x1
  429c74:	add	x3, sp, #0x8
  429c78:	mov	x0, x19
  429c7c:	mov	x1, x20
  429c80:	mov	x2, xzr
  429c84:	mov	x4, xzr
  429c88:	mov	x5, x24
  429c8c:	str	x8, [sp, #8]
  429c90:	bl	42a0b4 <ferror@plt+0x26814>
  429c94:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429c98:	ldr	x8, [sp, #8]
  429c9c:	b	429c64 <ferror@plt+0x263c4>
  429ca0:	add	x3, sp, #0x8
  429ca4:	mov	x0, x19
  429ca8:	mov	x1, x20
  429cac:	mov	x2, xzr
  429cb0:	mov	x4, xzr
  429cb4:	mov	x5, x24
  429cb8:	bl	42a0b4 <ferror@plt+0x26814>
  429cbc:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429cc0:	mov	x2, x0
  429cc4:	mov	w3, #0x2                   	// #2
  429cc8:	b	429f90 <ferror@plt+0x266f0>
  429ccc:	add	x3, sp, #0x8
  429cd0:	mov	x0, x19
  429cd4:	mov	x1, x20
  429cd8:	mov	x2, xzr
  429cdc:	mov	x4, xzr
  429ce0:	mov	x5, x24
  429ce4:	bl	42a0b4 <ferror@plt+0x26814>
  429ce8:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429cec:	mov	x2, x0
  429cf0:	mov	w3, #0x2                   	// #2
  429cf4:	mov	x0, x19
  429cf8:	mov	x1, x23
  429cfc:	b	42a090 <ferror@plt+0x267f0>
  429d00:	ldrb	w8, [x8]
  429d04:	cmp	w8, #0x74
  429d08:	b.ne	429eec <ferror@plt+0x2664c>  // b.any
  429d0c:	add	x8, x26, #0x3
  429d10:	mov	w22, #0x1                   	// #1
  429d14:	str	x8, [sp, #8]
  429d18:	b	429ef0 <ferror@plt+0x26650>
  429d1c:	add	x3, sp, #0x8
  429d20:	mov	x0, x19
  429d24:	mov	x1, x20
  429d28:	mov	x2, xzr
  429d2c:	mov	x4, xzr
  429d30:	mov	x5, x24
  429d34:	bl	42a0b4 <ferror@plt+0x26814>
  429d38:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429d3c:	mov	x3, x0
  429d40:	mov	w4, #0x3                   	// #3
  429d44:	b	429b10 <ferror@plt+0x26270>
  429d48:	add	x8, x26, #0x3
  429d4c:	str	x8, [sp, #8]
  429d50:	ldrb	w8, [x26, #3]
  429d54:	cmp	w8, #0x6e
  429d58:	b.ne	429ffc <ferror@plt+0x2675c>  // b.any
  429d5c:	add	x8, x26, #0x4
  429d60:	str	x8, [sp, #8]
  429d64:	ldrb	w8, [x26, #4]
  429d68:	cmp	w8, #0x30
  429d6c:	b.ne	429ffc <ferror@plt+0x2675c>  // b.any
  429d70:	add	x8, x26, #0x5
  429d74:	str	x8, [sp, #8]
  429d78:	add	x8, x26, #0x6
  429d7c:	ldurb	w9, [x8, #-1]
  429d80:	str	x8, [sp, #8]
  429d84:	add	x8, x8, #0x1
  429d88:	cmp	w9, #0x3b
  429d8c:	b.ne	429d7c <ferror@plt+0x264dc>  // b.any
  429d90:	b	429b28 <ferror@plt+0x26288>
  429d94:	add	x3, sp, #0x8
  429d98:	mov	x0, x19
  429d9c:	mov	x1, x20
  429da0:	mov	x2, xzr
  429da4:	mov	x4, xzr
  429da8:	mov	x5, x24
  429dac:	bl	42a0b4 <ferror@plt+0x26814>
  429db0:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429db4:	mov	x2, x0
  429db8:	mov	w3, #0x4                   	// #4
  429dbc:	b	429f90 <ferror@plt+0x266f0>
  429dc0:	ldrb	w8, [x8]
  429dc4:	cmp	w8, #0x3d
  429dc8:	b.ne	429ffc <ferror@plt+0x2675c>  // b.any
  429dcc:	add	x0, x26, #0x4
  429dd0:	str	x0, [sp, #8]
  429dd4:	ldrb	w8, [x26, #3]
  429dd8:	cmp	w8, #0x65
  429ddc:	b.eq	429fa8 <ferror@plt+0x26708>  // b.none
  429de0:	cmp	w8, #0x69
  429de4:	b.eq	42a018 <ferror@plt+0x26778>  // b.none
  429de8:	cmp	w8, #0x72
  429dec:	b.ne	429ffc <ferror@plt+0x2675c>  // b.any
  429df0:	bl	4032d0 <atof@plt>
  429df4:	mov	x0, x19
  429df8:	mov	x1, x23
  429dfc:	bl	426694 <ferror@plt+0x22df4>
  429e00:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  429e04:	b	4297d8 <ferror@plt+0x25f38>
  429e08:	ldrb	w8, [x8]
  429e0c:	cmp	w8, #0x46
  429e10:	b.ne	429f68 <ferror@plt+0x266c8>  // b.any
  429e14:	add	x8, x26, #0x3
  429e18:	add	x3, sp, #0x8
  429e1c:	mov	x0, x19
  429e20:	mov	x1, x20
  429e24:	mov	x2, xzr
  429e28:	mov	x4, xzr
  429e2c:	mov	x5, x24
  429e30:	str	x8, [sp, #8]
  429e34:	bl	42a0b4 <ferror@plt+0x26814>
  429e38:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429e3c:	mov	x1, x0
  429e40:	mov	x0, x19
  429e44:	mov	x2, xzr
  429e48:	mov	w3, wzr
  429e4c:	bl	426b68 <ferror@plt+0x232c8>
  429e50:	mov	x1, x0
  429e54:	mov	x0, x19
  429e58:	bl	426b14 <ferror@plt+0x23274>
  429e5c:	b	429f84 <ferror@plt+0x266e4>
  429e60:	add	x3, sp, #0x8
  429e64:	mov	x0, x19
  429e68:	mov	x1, x20
  429e6c:	mov	x2, xzr
  429e70:	mov	x4, xzr
  429e74:	mov	x5, x24
  429e78:	bl	42a0b4 <ferror@plt+0x26814>
  429e7c:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429e80:	mov	x3, x0
  429e84:	mov	w4, #0x5                   	// #5
  429e88:	b	429b10 <ferror@plt+0x26270>
  429e8c:	add	x3, sp, #0x8
  429e90:	mov	x4, sp
  429e94:	mov	x0, x19
  429e98:	mov	x1, x20
  429e9c:	mov	x2, x23
  429ea0:	mov	x5, x24
  429ea4:	bl	42a0b4 <ferror@plt+0x26814>
  429ea8:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429eac:	cbz	x23, 429b28 <ferror@plt+0x26288>
  429eb0:	mov	x2, x0
  429eb4:	mov	x0, x19
  429eb8:	mov	x1, x23
  429ebc:	b	429f50 <ferror@plt+0x266b0>
  429ec0:	add	x3, sp, #0x8
  429ec4:	mov	x0, x19
  429ec8:	mov	x1, x20
  429ecc:	mov	x2, xzr
  429ed0:	mov	x4, xzr
  429ed4:	mov	x5, x24
  429ed8:	bl	42a0b4 <ferror@plt+0x26814>
  429edc:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429ee0:	mov	x2, x0
  429ee4:	mov	w3, #0x3                   	// #3
  429ee8:	b	429f90 <ferror@plt+0x266f0>
  429eec:	mov	w22, wzr
  429ef0:	add	x3, sp, #0x8
  429ef4:	mov	x4, sp
  429ef8:	mov	x0, x19
  429efc:	mov	x1, x20
  429f00:	mov	x2, x23
  429f04:	mov	x5, x24
  429f08:	bl	42a0b4 <ferror@plt+0x26814>
  429f0c:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429f10:	cbz	x23, 429b28 <ferror@plt+0x26288>
  429f14:	ldr	w24, [x20, #424]
  429f18:	mov	x2, x0
  429f1c:	mov	x0, x19
  429f20:	mov	x1, x23
  429f24:	bl	426fb0 <ferror@plt+0x23710>
  429f28:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429f2c:	ldr	x8, [sp]
  429f30:	mov	x21, x0
  429f34:	cbz	x8, 429f3c <ferror@plt+0x2669c>
  429f38:	str	x21, [x8]
  429f3c:	cbz	w24, 42a034 <ferror@plt+0x26794>
  429f40:	cbz	w22, 429b28 <ferror@plt+0x26288>
  429f44:	mov	x0, x19
  429f48:	mov	x1, x23
  429f4c:	mov	x2, x21
  429f50:	bl	42729c <ferror@plt+0x239fc>
  429f54:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429f58:	ldr	x8, [sp]
  429f5c:	cbz	x8, 429b28 <ferror@plt+0x26288>
  429f60:	str	x0, [x8]
  429f64:	b	429b28 <ferror@plt+0x26288>
  429f68:	add	x3, sp, #0x8
  429f6c:	mov	x0, x19
  429f70:	mov	x1, x20
  429f74:	mov	x2, xzr
  429f78:	mov	x4, xzr
  429f7c:	mov	x5, x24
  429f80:	bl	42a0b4 <ferror@plt+0x26814>
  429f84:	mov	x2, x0
  429f88:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429f8c:	mov	w3, #0x1                   	// #1
  429f90:	mov	x0, x19
  429f94:	mov	x1, x23
  429f98:	mov	x4, x21
  429f9c:	bl	4261ec <ferror@plt+0x2294c>
  429fa0:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  429fa4:	b	4297d8 <ferror@plt+0x25f38>
  429fa8:	add	x3, sp, #0x8
  429fac:	mov	x0, x19
  429fb0:	mov	x1, x20
  429fb4:	mov	x2, xzr
  429fb8:	mov	x4, xzr
  429fbc:	mov	x5, x24
  429fc0:	bl	42a0b4 <ferror@plt+0x26814>
  429fc4:	cbz	x0, 4297d8 <ferror@plt+0x25f38>
  429fc8:	mov	x20, x0
  429fcc:	ldr	x0, [sp, #8]
  429fd0:	ldrb	w8, [x0]
  429fd4:	cmp	w8, #0x2c
  429fd8:	b.ne	429ffc <ferror@plt+0x2675c>  // b.any
  429fdc:	bl	4031a0 <atoi@plt>
  429fe0:	sxtw	x3, w0
  429fe4:	mov	x0, x19
  429fe8:	mov	x1, x23
  429fec:	mov	x2, x20
  429ff0:	bl	4266d0 <ferror@plt+0x22e30>
  429ff4:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  429ff8:	b	4297d8 <ferror@plt+0x25f38>
  429ffc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42a000:	ldr	x19, [x8, #3792]
  42a004:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42a008:	add	x1, x1, #0xe5d
  42a00c:	mov	w2, #0x5                   	// #5
  42a010:	mov	x0, xzr
  42a014:	b	4297c4 <ferror@plt+0x25f24>
  42a018:	bl	4031a0 <atoi@plt>
  42a01c:	sxtw	x2, w0
  42a020:	mov	x0, x19
  42a024:	mov	x1, x23
  42a028:	bl	4265e4 <ferror@plt+0x22d44>
  42a02c:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  42a030:	b	4297d8 <ferror@plt+0x25f38>
  42a034:	ldr	x24, [x20, #416]
  42a038:	cbz	x24, 429f40 <ferror@plt+0x266a0>
  42a03c:	ldrb	w25, [x23]
  42a040:	add	x20, x20, #0x1a0
  42a044:	ldr	x0, [x24, #8]
  42a048:	ldrb	w8, [x0]
  42a04c:	cmp	w8, w25
  42a050:	b.ne	42a060 <ferror@plt+0x267c0>  // b.any
  42a054:	mov	x1, x23
  42a058:	bl	4034b0 <strcmp@plt>
  42a05c:	cbz	w0, 42a0a0 <ferror@plt+0x26800>
  42a060:	mov	x20, x24
  42a064:	ldr	x24, [x24]
  42a068:	cbnz	x24, 42a044 <ferror@plt+0x267a4>
  42a06c:	b	429f40 <ferror@plt+0x266a0>
  42a070:	ldr	x8, [x27, #32]
  42a074:	ldr	x9, [x27, #16]
  42a078:	ldr	x8, [x8, #40]
  42a07c:	add	x21, x9, x8
  42a080:	mov	w3, #0x1                   	// #1
  42a084:	mov	x0, x19
  42a088:	mov	x1, x23
  42a08c:	mov	x2, x22
  42a090:	mov	x4, x21
  42a094:	bl	426774 <ferror@plt+0x22ed4>
  42a098:	cbnz	w0, 429b28 <ferror@plt+0x26288>
  42a09c:	b	4297d8 <ferror@plt+0x25f38>
  42a0a0:	str	x21, [x24, #24]
  42a0a4:	ldr	x8, [x20]
  42a0a8:	ldr	x8, [x8]
  42a0ac:	str	x8, [x20]
  42a0b0:	b	429f40 <ferror@plt+0x266a0>
  42a0b4:	sub	sp, sp, #0x190
  42a0b8:	stp	x24, x23, [sp, #352]
  42a0bc:	stp	x22, x21, [sp, #368]
  42a0c0:	stp	x20, x19, [sp, #384]
  42a0c4:	mov	x23, x5
  42a0c8:	mov	x21, x4
  42a0cc:	mov	x22, x3
  42a0d0:	mov	x24, x2
  42a0d4:	mov	x20, x1
  42a0d8:	mov	x19, x0
  42a0dc:	stp	x29, x30, [sp, #304]
  42a0e0:	stp	x28, x27, [sp, #320]
  42a0e4:	stp	x26, x25, [sp, #336]
  42a0e8:	add	x29, sp, #0x130
  42a0ec:	cbz	x4, 42a0f4 <ferror@plt+0x26854>
  42a0f0:	str	xzr, [x21]
  42a0f4:	ldr	x26, [x22]
  42a0f8:	cmp	x26, x23
  42a0fc:	b.cs	42bff8 <ferror@plt+0x28758>  // b.hs, b.nlast
  42a100:	str	wzr, [x20, #424]
  42a104:	ldrb	w8, [x26]
  42a108:	adrp	x25, 455000 <warn@@Base+0x23c6c>
  42a10c:	add	x25, x25, #0x3b0
  42a110:	ldrh	w9, [x25, x8, lsl #1]
  42a114:	tbnz	w9, #2, 42a128 <ferror@plt+0x26888>
  42a118:	cmp	w8, #0x28
  42a11c:	b.eq	42a128 <ferror@plt+0x26888>  // b.none
  42a120:	cmp	w8, #0x2d
  42a124:	b.ne	42a240 <ferror@plt+0x269a0>  // b.any
  42a128:	sub	x1, x29, #0x60
  42a12c:	mov	x0, x22
  42a130:	mov	x2, x23
  42a134:	bl	42c880 <ferror@plt+0x28fe0>
  42a138:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42a13c:	ldr	x8, [x22]
  42a140:	ldrb	w9, [x8]
  42a144:	cmp	w9, #0x3d
  42a148:	b.ne	42a228 <ferror@plt+0x26988>  // b.any
  42a14c:	ldur	w28, [x29, #-96]
  42a150:	cbz	x21, 42a174 <ferror@plt+0x268d4>
  42a154:	tbnz	w28, #31, 42a174 <ferror@plt+0x268d4>
  42a158:	ldur	w9, [x29, #-92]
  42a15c:	tbnz	w9, #31, 42a174 <ferror@plt+0x268d4>
  42a160:	sub	x1, x29, #0x60
  42a164:	mov	x0, x20
  42a168:	bl	42ce3c <ferror@plt+0x2959c>
  42a16c:	str	x0, [x21]
  42a170:	ldr	x8, [x22]
  42a174:	add	x21, x8, #0x1
  42a178:	str	x21, [x22]
  42a17c:	ldrb	w8, [x8, #1]
  42a180:	cmp	w8, #0x40
  42a184:	b.ne	42a258 <ferror@plt+0x269b8>  // b.any
  42a188:	mov	w27, wzr
  42a18c:	mov	w11, #0xffffffff            	// #-1
  42a190:	ldrb	w9, [x21, #1]
  42a194:	mov	x8, x21
  42a198:	ldrh	w10, [x25, x9, lsl #1]
  42a19c:	tbnz	w10, #2, 42a66c <ferror@plt+0x26dcc>
  42a1a0:	cmp	w9, #0x28
  42a1a4:	b.eq	42a66c <ferror@plt+0x26dcc>  // b.none
  42a1a8:	cmp	w9, #0x2d
  42a1ac:	b.eq	42a66c <ferror@plt+0x26dcc>  // b.none
  42a1b0:	add	x21, x8, #0x2
  42a1b4:	and	w9, w9, #0xff
  42a1b8:	cmp	w9, #0x3b
  42a1bc:	b.eq	42a1cc <ferror@plt+0x2692c>  // b.none
  42a1c0:	cbz	w9, 42bfcc <ferror@plt+0x2872c>
  42a1c4:	ldrb	w9, [x21], #1
  42a1c8:	b	42a1b4 <ferror@plt+0x26914>
  42a1cc:	str	x21, [x22]
  42a1d0:	ldrb	w9, [x8, #1]
  42a1d4:	cmp	w9, #0x53
  42a1d8:	b.eq	42a1ec <ferror@plt+0x2694c>  // b.none
  42a1dc:	cmp	w9, #0x73
  42a1e0:	b.eq	42a1f4 <ferror@plt+0x26954>  // b.none
  42a1e4:	cbnz	w9, 42a214 <ferror@plt+0x26974>
  42a1e8:	b	42bfcc <ferror@plt+0x2872c>
  42a1ec:	mov	w27, #0x1                   	// #1
  42a1f0:	b	42a214 <ferror@plt+0x26974>
  42a1f4:	add	x0, x8, #0x2
  42a1f8:	bl	4031a0 <atoi@plt>
  42a1fc:	add	w8, w0, #0x7
  42a200:	cmp	w0, #0x0
  42a204:	csel	w8, w8, w0, lt  // lt = tstop
  42a208:	asr	w8, w8, #3
  42a20c:	cmp	w0, #0x8
  42a210:	csinv	w11, w8, wzr, ge  // ge = tcont
  42a214:	ldrb	w8, [x21]
  42a218:	cmp	w8, #0x40
  42a21c:	b.eq	42a190 <ferror@plt+0x268f0>  // b.none
  42a220:	stur	w11, [x29, #-100]
  42a224:	b	42a264 <ferror@plt+0x269c4>
  42a228:	sub	x2, x29, #0x60
  42a22c:	mov	x0, x19
  42a230:	mov	x1, x20
  42a234:	bl	42c970 <ferror@plt+0x290d0>
  42a238:	mov	x25, x0
  42a23c:	b	42bffc <ferror@plt+0x2875c>
  42a240:	movi	v0.2d, #0xffffffffffffffff
  42a244:	mov	w27, wzr
  42a248:	mov	w28, #0xffffffff            	// #-1
  42a24c:	mov	x21, x26
  42a250:	stur	d0, [x29, #-96]
  42a254:	b	42a25c <ferror@plt+0x269bc>
  42a258:	mov	w27, wzr
  42a25c:	mov	w9, #0xffffffff            	// #-1
  42a260:	stur	w9, [x29, #-100]
  42a264:	add	x25, x21, #0x1
  42a268:	cmp	w8, #0x52
  42a26c:	str	x25, [x22]
  42a270:	b.gt	42a2dc <ferror@plt+0x26a3c>
  42a274:	sub	w9, w8, #0x23
  42a278:	cmp	w9, #0x1f
  42a27c:	b.hi	42a720 <ferror@plt+0x26e80>  // b.pmore
  42a280:	adrp	x8, 440000 <warn@@Base+0xec6c>
  42a284:	add	x8, x8, #0xcc6
  42a288:	adr	x10, 42a298 <ferror@plt+0x269f8>
  42a28c:	ldrh	w11, [x8, x9, lsl #1]
  42a290:	add	x10, x10, x11, lsl #2
  42a294:	br	x10
  42a298:	sub	x1, x29, #0x48
  42a29c:	mov	x0, x22
  42a2a0:	mov	x2, x23
  42a2a4:	str	x21, [x22]
  42a2a8:	bl	42c880 <ferror@plt+0x28fe0>
  42a2ac:	cbz	w0, 42bff8 <ferror@plt+0x28758>
  42a2b0:	ldur	w8, [x29, #-72]
  42a2b4:	cmp	w28, w8
  42a2b8:	b.ne	42a624 <ferror@plt+0x26d84>  // b.any
  42a2bc:	ldur	w8, [x29, #-92]
  42a2c0:	ldur	w9, [x29, #-68]
  42a2c4:	cmp	w8, w9
  42a2c8:	b.ne	42a624 <ferror@plt+0x26d84>  // b.any
  42a2cc:	mov	x0, x19
  42a2d0:	bl	4268b8 <ferror@plt+0x23018>
  42a2d4:	mov	x25, x0
  42a2d8:	b	42a64c <ferror@plt+0x26dac>
  42a2dc:	sub	w9, w8, #0x61
  42a2e0:	cmp	w9, #0xa
  42a2e4:	b.ls	42a54c <ferror@plt+0x26cac>  // b.plast
  42a2e8:	sub	w9, w8, #0x72
  42a2ec:	cmp	w9, #0x6
  42a2f0:	b.hi	42a6e8 <ferror@plt+0x26e48>  // b.pmore
  42a2f4:	adrp	x10, 440000 <warn@@Base+0xec6c>
  42a2f8:	add	x10, x10, #0xd1c
  42a2fc:	adr	x11, 42a30c <ferror@plt+0x26a6c>
  42a300:	ldrh	w12, [x10, x9, lsl #1]
  42a304:	add	x11, x11, x12, lsl #2
  42a308:	br	x11
  42a30c:	cmp	w8, #0x73
  42a310:	mov	x0, x22
  42a314:	mov	x1, xzr
  42a318:	mov	x2, x23
  42a31c:	cset	w21, eq  // eq = none
  42a320:	bl	42d078 <ferror@plt+0x297d8>
  42a324:	ldr	x27, [x22]
  42a328:	mov	x25, xzr
  42a32c:	cmp	x27, x23
  42a330:	b.cs	42c464 <ferror@plt+0x28bc4>  // b.hs, b.nlast
  42a334:	ldrb	w8, [x27]
  42a338:	mov	x26, x0
  42a33c:	cmp	w8, #0x21
  42a340:	b.ne	42a9d8 <ferror@plt+0x27138>  // b.any
  42a344:	add	x8, x27, #0x1
  42a348:	mov	x0, x22
  42a34c:	mov	x1, xzr
  42a350:	mov	x2, x23
  42a354:	str	x8, [x22]
  42a358:	bl	42d078 <ferror@plt+0x297d8>
  42a35c:	ldr	x8, [x22]
  42a360:	ldrb	w9, [x8]
  42a364:	cmp	w9, #0x2c
  42a368:	b.ne	42c028 <ferror@plt+0x28788>  // b.any
  42a36c:	add	x8, x8, #0x1
  42a370:	lsl	x9, x0, #3
  42a374:	str	x8, [x22]
  42a378:	add	x8, x9, #0x8
  42a37c:	mov	x25, x0
  42a380:	and	x0, x8, #0x7fffffff8
  42a384:	bl	403290 <xmalloc@plt>
  42a388:	cbz	w25, 42ad24 <ferror@plt+0x27484>
  42a38c:	stp	x0, x26, [x29, #-136]
  42a390:	ldr	x8, [x22]
  42a394:	stur	w21, [x29, #-120]
  42a398:	and	x28, x25, #0xffffffff
  42a39c:	mov	x21, x0
  42a3a0:	stur	x27, [x29, #-112]
  42a3a4:	stur	x25, [x29, #-144]
  42a3a8:	ldrb	w9, [x8]
  42a3ac:	cmp	w9, #0x30
  42a3b0:	b.eq	42a414 <ferror@plt+0x26b74>  // b.none
  42a3b4:	cmp	w9, #0x31
  42a3b8:	b.ne	42a3c4 <ferror@plt+0x26b24>  // b.any
  42a3bc:	mov	w27, #0x1                   	// #1
  42a3c0:	b	42a418 <ferror@plt+0x26b78>
  42a3c4:	cbz	w9, 42b080 <ferror@plt+0x277e0>
  42a3c8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42a3cc:	mov	w2, #0x5                   	// #5
  42a3d0:	mov	x0, xzr
  42a3d4:	add	x1, x1, #0x68
  42a3d8:	bl	403700 <dcgettext@plt>
  42a3dc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42a3e0:	ldr	x26, [x8, #3792]
  42a3e4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42a3e8:	mov	x25, x0
  42a3ec:	mov	w2, #0x5                   	// #5
  42a3f0:	mov	x0, xzr
  42a3f4:	add	x1, x1, #0xe6b
  42a3f8:	bl	403700 <dcgettext@plt>
  42a3fc:	ldur	x3, [x29, #-112]
  42a400:	mov	x1, x0
  42a404:	mov	x0, x26
  42a408:	mov	x2, x25
  42a40c:	bl	403880 <fprintf@plt>
  42a410:	ldr	x8, [x22]
  42a414:	mov	w27, wzr
  42a418:	add	x9, x8, #0x1
  42a41c:	str	x9, [x22]
  42a420:	ldrb	w8, [x8, #1]
  42a424:	cmp	w8, #0x30
  42a428:	b.le	42a444 <ferror@plt+0x26ba4>
  42a42c:	cmp	w8, #0x32
  42a430:	b.eq	42a4a0 <ferror@plt+0x26c00>  // b.none
  42a434:	cmp	w8, #0x31
  42a438:	b.ne	42a454 <ferror@plt+0x26bb4>  // b.any
  42a43c:	mov	w26, #0x1                   	// #1
  42a440:	b	42a4a4 <ferror@plt+0x26c04>
  42a444:	b.ne	42a450 <ferror@plt+0x26bb0>  // b.any
  42a448:	mov	w26, #0x2                   	// #2
  42a44c:	b	42a4a4 <ferror@plt+0x26c04>
  42a450:	cbz	w8, 42b080 <ferror@plt+0x277e0>
  42a454:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42a458:	mov	w2, #0x5                   	// #5
  42a45c:	mov	x0, xzr
  42a460:	add	x1, x1, #0x90
  42a464:	bl	403700 <dcgettext@plt>
  42a468:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42a46c:	ldr	x26, [x8, #3792]
  42a470:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42a474:	mov	x25, x0
  42a478:	mov	w2, #0x5                   	// #5
  42a47c:	mov	x0, xzr
  42a480:	add	x1, x1, #0xe6b
  42a484:	bl	403700 <dcgettext@plt>
  42a488:	ldur	x3, [x29, #-112]
  42a48c:	mov	x1, x0
  42a490:	mov	x0, x26
  42a494:	mov	x2, x25
  42a498:	bl	403880 <fprintf@plt>
  42a49c:	ldr	x9, [x22]
  42a4a0:	mov	w26, wzr
  42a4a4:	add	x8, x9, #0x1
  42a4a8:	mov	x0, x22
  42a4ac:	mov	x1, xzr
  42a4b0:	mov	x2, x23
  42a4b4:	str	x8, [x22]
  42a4b8:	bl	42d078 <ferror@plt+0x297d8>
  42a4bc:	ldr	x8, [x22]
  42a4c0:	ldrb	w9, [x8]
  42a4c4:	cmp	w9, #0x2c
  42a4c8:	b.ne	42b080 <ferror@plt+0x277e0>  // b.any
  42a4cc:	mov	x25, x0
  42a4d0:	add	x8, x8, #0x1
  42a4d4:	mov	x0, x19
  42a4d8:	mov	x1, x20
  42a4dc:	mov	x2, xzr
  42a4e0:	mov	x3, x22
  42a4e4:	mov	x4, xzr
  42a4e8:	mov	x5, x23
  42a4ec:	str	x8, [x22]
  42a4f0:	bl	42a0b4 <ferror@plt+0x26814>
  42a4f4:	cbz	x0, 42c460 <ferror@plt+0x28bc0>
  42a4f8:	mov	x1, x0
  42a4fc:	mov	x0, x19
  42a500:	mov	x2, x25
  42a504:	mov	w3, w27
  42a508:	mov	w4, w26
  42a50c:	bl	4270c0 <ferror@plt+0x23820>
  42a510:	str	x0, [x21]
  42a514:	cbz	x0, 42c460 <ferror@plt+0x28bc0>
  42a518:	ldr	x8, [x22]
  42a51c:	ldrb	w9, [x8]
  42a520:	cmp	w9, #0x3b
  42a524:	b.ne	42c460 <ferror@plt+0x28bc0>  // b.any
  42a528:	add	x8, x8, #0x1
  42a52c:	subs	x28, x28, #0x1
  42a530:	add	x21, x21, #0x8
  42a534:	str	x8, [x22]
  42a538:	b.ne	42a3a8 <ferror@plt+0x26b08>  // b.any
  42a53c:	ldur	w21, [x29, #-120]
  42a540:	ldp	x0, x26, [x29, #-136]
  42a544:	ldur	x9, [x29, #-144]
  42a548:	b	42ad2c <ferror@plt+0x2748c>
  42a54c:	adrp	x8, 440000 <warn@@Base+0xec6c>
  42a550:	add	x8, x8, #0xd06
  42a554:	adr	x10, 42a564 <ferror@plt+0x26cc4>
  42a558:	ldrh	w11, [x8, x9, lsl #1]
  42a55c:	add	x10, x10, x11, lsl #2
  42a560:	br	x10
  42a564:	ldrb	w8, [x25]
  42a568:	cmp	w8, #0x72
  42a56c:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42a570:	add	x24, x21, #0x2
  42a574:	cmp	x24, x23
  42a578:	str	x24, [x22]
  42a57c:	b.cs	42c460 <ferror@plt+0x28bc0>  // b.hs, b.nlast
  42a580:	sub	x0, x29, #0x48
  42a584:	sub	x1, x29, #0x10
  42a588:	mov	x2, x23
  42a58c:	stur	x24, [x29, #-72]
  42a590:	bl	42c880 <ferror@plt+0x28fe0>
  42a594:	cbz	w0, 42c460 <ferror@plt+0x28bc0>
  42a598:	ldur	w8, [x29, #-16]
  42a59c:	cbnz	w8, 42a5b8 <ferror@plt+0x26d18>
  42a5a0:	ldur	w8, [x29, #-12]
  42a5a4:	cbnz	w8, 42a5b8 <ferror@plt+0x26d18>
  42a5a8:	ldr	x8, [x22]
  42a5ac:	ldrb	w8, [x8]
  42a5b0:	cmp	w8, #0x3d
  42a5b4:	b.ne	42c19c <ferror@plt+0x288fc>  // b.any
  42a5b8:	mov	x0, x19
  42a5bc:	mov	x1, x20
  42a5c0:	mov	x2, xzr
  42a5c4:	mov	x3, x22
  42a5c8:	mov	x4, xzr
  42a5cc:	mov	x5, x23
  42a5d0:	bl	42a0b4 <ferror@plt+0x26814>
  42a5d4:	ldr	x8, [x22]
  42a5d8:	mov	x25, x0
  42a5dc:	ldrb	w9, [x8]
  42a5e0:	cmp	w9, #0x3b
  42a5e4:	b.ne	42bf9c <ferror@plt+0x286fc>  // b.any
  42a5e8:	add	x9, x8, #0x1
  42a5ec:	str	x9, [x22]
  42a5f0:	ldrb	w9, [x8, #1]
  42a5f4:	adrp	x10, 455000 <warn@@Base+0x23c6c>
  42a5f8:	add	x10, x10, #0x3b0
  42a5fc:	ldrh	w10, [x10, x9, lsl #1]
  42a600:	tbnz	w10, #2, 42b0b4 <ferror@plt+0x27814>
  42a604:	mov	w21, wzr
  42a608:	cbz	w9, 42b0b8 <ferror@plt+0x27818>
  42a60c:	cmp	w9, #0x2d
  42a610:	b.eq	42b0b8 <ferror@plt+0x27818>  // b.none
  42a614:	add	x8, x8, #0x2
  42a618:	mov	w21, #0x1                   	// #1
  42a61c:	str	x8, [x22]
  42a620:	b	42b0b8 <ferror@plt+0x27818>
  42a624:	mov	x0, x19
  42a628:	mov	x1, x20
  42a62c:	mov	x2, xzr
  42a630:	mov	x3, x22
  42a634:	mov	x4, xzr
  42a638:	mov	x5, x23
  42a63c:	str	x21, [x22]
  42a640:	bl	42a0b4 <ferror@plt+0x26814>
  42a644:	mov	x25, x0
  42a648:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42a64c:	cmn	w28, #0x1
  42a650:	b.eq	42c464 <ferror@plt+0x28bc4>  // b.none
  42a654:	sub	x1, x29, #0x60
  42a658:	mov	x0, x20
  42a65c:	bl	42ce3c <ferror@plt+0x2959c>
  42a660:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42a664:	str	x25, [x0]
  42a668:	b	42c464 <ferror@plt+0x28bc4>
  42a66c:	add	x8, x8, #0x1
  42a670:	stur	w11, [x29, #-100]
  42a674:	str	x8, [x22]
  42a678:	mov	x0, x19
  42a67c:	mov	x1, x20
  42a680:	mov	x2, xzr
  42a684:	mov	x3, x22
  42a688:	mov	x4, xzr
  42a68c:	mov	x5, x23
  42a690:	bl	42a0b4 <ferror@plt+0x26814>
  42a694:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42a698:	ldr	x8, [x22]
  42a69c:	ldrb	w9, [x8]
  42a6a0:	cmp	w9, #0x2c
  42a6a4:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42a6a8:	mov	x24, x0
  42a6ac:	add	x8, x8, #0x1
  42a6b0:	mov	x0, x19
  42a6b4:	mov	x1, x20
  42a6b8:	mov	x2, xzr
  42a6bc:	mov	x3, x22
  42a6c0:	mov	x4, xzr
  42a6c4:	mov	x5, x23
  42a6c8:	str	x8, [x22]
  42a6cc:	bl	42a0b4 <ferror@plt+0x26814>
  42a6d0:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42a6d4:	mov	x2, x0
  42a6d8:	mov	x0, x19
  42a6dc:	mov	x1, x24
  42a6e0:	bl	426d90 <ferror@plt+0x234f0>
  42a6e4:	b	42c27c <ferror@plt+0x289dc>
  42a6e8:	cmp	w8, #0x53
  42a6ec:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42a6f0:	mov	x0, x19
  42a6f4:	mov	x1, x20
  42a6f8:	mov	x2, xzr
  42a6fc:	mov	x3, x22
  42a700:	mov	x4, xzr
  42a704:	mov	x5, x23
  42a708:	bl	42a0b4 <ferror@plt+0x26814>
  42a70c:	mov	x1, x0
  42a710:	mov	x0, x19
  42a714:	mov	w2, w27
  42a718:	bl	426d24 <ferror@plt+0x23484>
  42a71c:	b	42c27c <ferror@plt+0x289dc>
  42a720:	cmp	w8, #0x52
  42a724:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42a728:	cmp	x25, x23
  42a72c:	b.cs	42bff8 <ferror@plt+0x28758>  // b.hs, b.nlast
  42a730:	mov	x0, x22
  42a734:	mov	x1, xzr
  42a738:	mov	x2, x23
  42a73c:	bl	42d078 <ferror@plt+0x297d8>
  42a740:	ldr	x8, [x22]
  42a744:	ldrb	w8, [x8]
  42a748:	cmp	w8, #0x3b
  42a74c:	b.ne	42b054 <ferror@plt+0x277b4>  // b.any
  42a750:	mov	x24, x0
  42a754:	mov	x0, x22
  42a758:	mov	x1, xzr
  42a75c:	mov	x2, x23
  42a760:	bl	42d078 <ferror@plt+0x297d8>
  42a764:	ldr	x8, [x22]
  42a768:	ldrb	w8, [x8]
  42a76c:	cmp	w8, #0x3b
  42a770:	b.ne	42b054 <ferror@plt+0x277b4>  // b.any
  42a774:	sub	x8, x24, #0x3
  42a778:	mov	x1, x0
  42a77c:	mov	x0, x19
  42a780:	cmp	x8, #0x2
  42a784:	b.hi	42b0ac <ferror@plt+0x2780c>  // b.pmore
  42a788:	bl	42697c <ferror@plt+0x230dc>
  42a78c:	b	42c27c <ferror@plt+0x289dc>
  42a790:	cmp	x25, x23
  42a794:	b.cs	42bff8 <ferror@plt+0x28758>  // b.hs, b.nlast
  42a798:	ldrb	w8, [x25]
  42a79c:	cmp	w8, #0x73
  42a7a0:	b.eq	42aae0 <ferror@plt+0x27240>  // b.none
  42a7a4:	cmp	w8, #0x75
  42a7a8:	b.ne	42b054 <ferror@plt+0x277b4>  // b.any
  42a7ac:	mov	w24, #0x1                   	// #1
  42a7b0:	b	42aae4 <ferror@plt+0x27244>
  42a7b4:	cmp	x25, x23
  42a7b8:	b.cs	42bff8 <ferror@plt+0x28758>  // b.hs, b.nlast
  42a7bc:	ldrb	w8, [x25]
  42a7c0:	cmp	w8, #0x2d
  42a7c4:	b.ne	42abac <ferror@plt+0x2730c>  // b.any
  42a7c8:	add	x8, x21, #0x2
  42a7cc:	mov	w9, #0x2d                  	// #45
  42a7d0:	and	w9, w9, #0xff
  42a7d4:	cmp	w9, #0x3a
  42a7d8:	b.eq	42aba8 <ferror@plt+0x27308>  // b.none
  42a7dc:	cbz	w9, 42b054 <ferror@plt+0x277b4>
  42a7e0:	str	x8, [x22]
  42a7e4:	ldrb	w9, [x8], #1
  42a7e8:	b	42a7d0 <ferror@plt+0x26f30>
  42a7ec:	mov	x0, x19
  42a7f0:	mov	x1, x20
  42a7f4:	mov	x2, xzr
  42a7f8:	mov	x3, x22
  42a7fc:	mov	x4, xzr
  42a800:	mov	x5, x23
  42a804:	bl	42a0b4 <ferror@plt+0x26814>
  42a808:	mov	x1, x0
  42a80c:	mov	x0, x19
  42a810:	mov	x2, xzr
  42a814:	mov	w3, wzr
  42a818:	bl	426b68 <ferror@plt+0x232c8>
  42a81c:	b	42c27c <ferror@plt+0x289dc>
  42a820:	mov	x0, x19
  42a824:	mov	x1, x20
  42a828:	mov	x2, xzr
  42a82c:	mov	x3, x22
  42a830:	mov	x4, xzr
  42a834:	mov	x5, x23
  42a838:	bl	42a0b4 <ferror@plt+0x26814>
  42a83c:	mov	x1, x0
  42a840:	mov	x0, x19
  42a844:	bl	426e80 <ferror@plt+0x235e0>
  42a848:	b	42c27c <ferror@plt+0x289dc>
  42a84c:	cmp	x25, x23
  42a850:	b.cs	42c460 <ferror@plt+0x28bc0>  // b.hs, b.nlast
  42a854:	sub	x1, x29, #0x10
  42a858:	mov	x0, x22
  42a85c:	mov	x2, x23
  42a860:	stur	x25, [x29, #-128]
  42a864:	bl	42c880 <ferror@plt+0x28fe0>
  42a868:	cbz	w0, 42c460 <ferror@plt+0x28bc0>
  42a86c:	ldp	w8, w9, [x29, #-16]
  42a870:	ldr	x21, [x22]
  42a874:	ldur	w10, [x29, #-92]
  42a878:	cmp	w8, w28
  42a87c:	ldrb	w8, [x21]
  42a880:	cset	w25, eq  // eq = none
  42a884:	cmp	w9, w10
  42a888:	cset	w28, eq  // eq = none
  42a88c:	cmp	w8, #0x3d
  42a890:	b.ne	42af38 <ferror@plt+0x27698>  // b.any
  42a894:	ldur	x8, [x29, #-128]
  42a898:	mov	x0, x19
  42a89c:	mov	x1, x20
  42a8a0:	mov	x2, xzr
  42a8a4:	mov	x3, x22
  42a8a8:	mov	x4, xzr
  42a8ac:	mov	x5, x23
  42a8b0:	str	x8, [x22]
  42a8b4:	bl	42a0b4 <ferror@plt+0x26814>
  42a8b8:	cbz	x0, 42c460 <ferror@plt+0x28bc0>
  42a8bc:	ldr	x21, [x22]
  42a8c0:	mov	x27, x0
  42a8c4:	ldrb	w8, [x21]
  42a8c8:	b	42af3c <ferror@plt+0x2769c>
  42a8cc:	ldrb	w8, [x25]
  42a8d0:	cmp	w8, #0x72
  42a8d4:	b.le	42aad0 <ferror@plt+0x27230>
  42a8d8:	cmp	w8, #0x73
  42a8dc:	b.eq	42c0a4 <ferror@plt+0x28804>  // b.none
  42a8e0:	cmp	w8, #0x75
  42a8e4:	b.ne	42c058 <ferror@plt+0x287b8>  // b.any
  42a8e8:	mov	w23, #0x8                   	// #8
  42a8ec:	b	42c0a8 <ferror@plt+0x28808>
  42a8f0:	ldrb	w8, [x25]
  42a8f4:	cmp	w8, #0x23
  42a8f8:	b.ne	42a9e0 <ferror@plt+0x27140>  // b.any
  42a8fc:	add	x8, x21, #0x2
  42a900:	mov	x0, x19
  42a904:	mov	x1, x20
  42a908:	mov	x2, xzr
  42a90c:	mov	x3, x22
  42a910:	mov	x4, xzr
  42a914:	mov	x5, x23
  42a918:	str	x8, [x22]
  42a91c:	bl	42a0b4 <ferror@plt+0x26814>
  42a920:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42a924:	ldr	x8, [x22]
  42a928:	ldrb	w9, [x8]
  42a92c:	cmp	w9, #0x3b
  42a930:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42a934:	add	x8, x8, #0x1
  42a938:	mov	x1, x0
  42a93c:	str	x8, [x22]
  42a940:	mov	x0, x19
  42a944:	mov	x2, xzr
  42a948:	mov	x3, xzr
  42a94c:	mov	w4, wzr
  42a950:	b	42bf94 <ferror@plt+0x286f4>
  42a954:	mov	x0, x19
  42a958:	mov	x1, x20
  42a95c:	mov	x2, xzr
  42a960:	mov	x3, x22
  42a964:	mov	x4, xzr
  42a968:	mov	x5, x23
  42a96c:	bl	42a0b4 <ferror@plt+0x26814>
  42a970:	mov	x1, x0
  42a974:	mov	x0, x19
  42a978:	bl	426bdc <ferror@plt+0x2333c>
  42a97c:	b	42c27c <ferror@plt+0x289dc>
  42a980:	mov	x0, x19
  42a984:	mov	x1, x20
  42a988:	mov	x2, xzr
  42a98c:	mov	x3, x22
  42a990:	mov	x4, xzr
  42a994:	mov	x5, x23
  42a998:	bl	42a0b4 <ferror@plt+0x26814>
  42a99c:	mov	x1, x0
  42a9a0:	mov	x0, x19
  42a9a4:	bl	426b14 <ferror@plt+0x23274>
  42a9a8:	b	42c27c <ferror@plt+0x289dc>
  42a9ac:	mov	x0, x19
  42a9b0:	mov	x1, x20
  42a9b4:	mov	x2, xzr
  42a9b8:	mov	x3, x22
  42a9bc:	mov	x4, xzr
  42a9c0:	mov	x5, x23
  42a9c4:	bl	42a0b4 <ferror@plt+0x26814>
  42a9c8:	mov	x1, x0
  42a9cc:	mov	x0, x19
  42a9d0:	bl	426ec8 <ferror@plt+0x23628>
  42a9d4:	b	42c27c <ferror@plt+0x289dc>
  42a9d8:	mov	x0, xzr
  42a9dc:	b	42ad34 <ferror@plt+0x27494>
  42a9e0:	mov	x0, x19
  42a9e4:	mov	x1, x20
  42a9e8:	mov	x2, xzr
  42a9ec:	mov	x3, x22
  42a9f0:	mov	x4, xzr
  42a9f4:	mov	x5, x23
  42a9f8:	bl	42a0b4 <ferror@plt+0x26814>
  42a9fc:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42aa00:	ldr	x8, [x22]
  42aa04:	ldrb	w9, [x8]
  42aa08:	cmp	w9, #0x2c
  42aa0c:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42aa10:	mov	x24, x0
  42aa14:	add	x8, x8, #0x1
  42aa18:	mov	x0, x19
  42aa1c:	mov	x1, x20
  42aa20:	mov	x2, xzr
  42aa24:	mov	x3, x22
  42aa28:	mov	x4, xzr
  42aa2c:	mov	x5, x23
  42aa30:	str	x8, [x22]
  42aa34:	bl	42a0b4 <ferror@plt+0x26814>
  42aa38:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42aa3c:	mov	x27, x0
  42aa40:	mov	w0, #0x50                  	// #80
  42aa44:	bl	403290 <xmalloc@plt>
  42aa48:	mov	x28, x0
  42aa4c:	mov	w21, wzr
  42aa50:	mov	w10, #0xa                   	// #10
  42aa54:	ldr	x8, [x22]
  42aa58:	ldrb	w9, [x8]
  42aa5c:	cmp	w9, #0x2c
  42aa60:	b.ne	42b020 <ferror@plt+0x27780>  // b.any
  42aa64:	stur	x27, [x29, #-112]
  42aa68:	add	w27, w21, #0x1
  42aa6c:	add	x8, x8, #0x1
  42aa70:	cmp	w27, w10
  42aa74:	str	x8, [x22]
  42aa78:	b.cs	42aa84 <ferror@plt+0x271e4>  // b.hs, b.nlast
  42aa7c:	stur	x10, [x29, #-120]
  42aa80:	b	42aa9c <ferror@plt+0x271fc>
  42aa84:	add	w10, w10, #0xa
  42aa88:	lsl	x1, x10, #3
  42aa8c:	mov	x0, x28
  42aa90:	stur	x10, [x29, #-120]
  42aa94:	bl	4031e0 <xrealloc@plt>
  42aa98:	mov	x28, x0
  42aa9c:	mov	x0, x19
  42aaa0:	mov	x1, x20
  42aaa4:	mov	x2, xzr
  42aaa8:	mov	x3, x22
  42aaac:	mov	x4, xzr
  42aab0:	mov	x5, x23
  42aab4:	bl	42a0b4 <ferror@plt+0x26814>
  42aab8:	str	x0, [x28, w21, uxtw #3]
  42aabc:	mov	w21, w27
  42aac0:	ldp	x10, x27, [x29, #-120]
  42aac4:	mov	x25, xzr
  42aac8:	cbnz	x0, 42aa54 <ferror@plt+0x271b4>
  42aacc:	b	42bffc <ferror@plt+0x2875c>
  42aad0:	cmp	w8, #0x65
  42aad4:	b.ne	42bfc8 <ferror@plt+0x28728>  // b.any
  42aad8:	mov	w23, #0xb                   	// #11
  42aadc:	b	42c0a8 <ferror@plt+0x28808>
  42aae0:	mov	w24, wzr
  42aae4:	add	x8, x21, #0x2
  42aae8:	str	x8, [x22]
  42aaec:	ldrb	w8, [x21, #2]
  42aaf0:	sub	w8, w8, #0x62
  42aaf4:	cmp	w8, #0x14
  42aaf8:	b.hi	42ab1c <ferror@plt+0x2727c>  // b.pmore
  42aafc:	mov	w9, #0x1                   	// #1
  42ab00:	lsl	w8, w9, w8
  42ab04:	mov	w9, #0x3                   	// #3
  42ab08:	movk	w9, #0x10, lsl #16
  42ab0c:	tst	w8, w9
  42ab10:	b.eq	42ab1c <ferror@plt+0x2727c>  // b.none
  42ab14:	add	x8, x21, #0x3
  42ab18:	str	x8, [x22]
  42ab1c:	mov	x0, x22
  42ab20:	mov	x1, xzr
  42ab24:	mov	x2, x23
  42ab28:	bl	42d078 <ferror@plt+0x297d8>
  42ab2c:	ldr	x8, [x22]
  42ab30:	ldrb	w9, [x8]
  42ab34:	cmp	w9, #0x3b
  42ab38:	b.ne	42b054 <ferror@plt+0x277b4>  // b.any
  42ab3c:	add	x8, x8, #0x1
  42ab40:	mov	x0, x22
  42ab44:	mov	x1, xzr
  42ab48:	mov	x2, x23
  42ab4c:	str	x8, [x22]
  42ab50:	bl	42d078 <ferror@plt+0x297d8>
  42ab54:	ldr	x8, [x22]
  42ab58:	ldrb	w9, [x8]
  42ab5c:	cmp	w9, #0x3b
  42ab60:	b.ne	42b054 <ferror@plt+0x277b4>  // b.any
  42ab64:	add	x8, x8, #0x1
  42ab68:	mov	x0, x22
  42ab6c:	mov	x1, xzr
  42ab70:	mov	x2, x23
  42ab74:	str	x8, [x22]
  42ab78:	bl	42d078 <ferror@plt+0x297d8>
  42ab7c:	ldr	x8, [x22]
  42ab80:	ldrb	w9, [x8]
  42ab84:	cmp	w9, #0x3b
  42ab88:	b.ne	42ab94 <ferror@plt+0x272f4>  // b.any
  42ab8c:	add	x8, x8, #0x1
  42ab90:	str	x8, [x22]
  42ab94:	cbz	x0, 42c274 <ferror@plt+0x289d4>
  42ab98:	lsr	x1, x0, #3
  42ab9c:	mov	x0, x19
  42aba0:	mov	w2, w24
  42aba4:	b	42b018 <ferror@plt+0x27778>
  42aba8:	str	x8, [x22]
  42abac:	mov	w0, #0x50                  	// #80
  42abb0:	stur	x25, [x29, #-128]
  42abb4:	bl	403290 <xmalloc@plt>
  42abb8:	mov	x24, x0
  42abbc:	mov	w0, #0x50                  	// #80
  42abc0:	bl	403290 <xmalloc@plt>
  42abc4:	mov	x2, x0
  42abc8:	mov	w26, wzr
  42abcc:	mov	w8, #0xa                   	// #10
  42abd0:	stur	x8, [x29, #-120]
  42abd4:	ldr	x28, [x22]
  42abd8:	mov	x11, #0x1                   	// #1
  42abdc:	mov	w9, #0x1                   	// #1
  42abe0:	movk	x11, #0x1000, lsl #32
  42abe4:	ldrb	w8, [x28]
  42abe8:	movk	x11, #0x800, lsl #48
  42abec:	lsl	x9, x9, x8
  42abf0:	cmp	w8, #0x3b
  42abf4:	and	x9, x9, x11
  42abf8:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  42abfc:	b.ne	42b1c8 <ferror@plt+0x27928>  // b.any
  42ac00:	add	x21, x28, #0x1
  42ac04:	and	w8, w8, #0xff
  42ac08:	cmp	w8, #0x3a
  42ac0c:	b.eq	42ac1c <ferror@plt+0x2737c>  // b.none
  42ac10:	cbz	w8, 42ace4 <ferror@plt+0x27444>
  42ac14:	ldrb	w8, [x21], #1
  42ac18:	b	42ac04 <ferror@plt+0x27364>
  42ac1c:	mvn	x8, x28
  42ac20:	mov	x25, x20
  42ac24:	mov	x20, x24
  42ac28:	add	x24, x8, x21
  42ac2c:	add	w8, w24, #0x1
  42ac30:	sxtw	x0, w8
  42ac34:	stur	x2, [x29, #-112]
  42ac38:	bl	403290 <xmalloc@plt>
  42ac3c:	sxtw	x2, w24
  42ac40:	mov	x1, x28
  42ac44:	mov	x27, x0
  42ac48:	bl	402f70 <memcpy@plt>
  42ac4c:	mov	x0, x22
  42ac50:	mov	x1, xzr
  42ac54:	mov	x2, x23
  42ac58:	strb	wzr, [x27, w24, sxtw]
  42ac5c:	str	x21, [x22]
  42ac60:	bl	42d078 <ferror@plt+0x297d8>
  42ac64:	ldr	x8, [x22]
  42ac68:	ldrb	w9, [x8]
  42ac6c:	cmp	w9, #0x2c
  42ac70:	b.ne	42b180 <ferror@plt+0x278e0>  // b.any
  42ac74:	ldur	x10, [x29, #-120]
  42ac78:	add	w24, w26, #0x1
  42ac7c:	mov	x28, x0
  42ac80:	add	x8, x8, #0x1
  42ac84:	cmp	w24, w10
  42ac88:	str	x8, [x22]
  42ac8c:	b.cs	42ac9c <ferror@plt+0x273fc>  // b.hs, b.nlast
  42ac90:	ldur	x2, [x29, #-112]
  42ac94:	mov	w9, w26
  42ac98:	b	42accc <ferror@plt+0x2742c>
  42ac9c:	add	w10, w10, #0xa
  42aca0:	lsl	x21, x10, #3
  42aca4:	mov	x0, x20
  42aca8:	mov	x1, x21
  42acac:	stur	x10, [x29, #-120]
  42acb0:	bl	4031e0 <xrealloc@plt>
  42acb4:	mov	x20, x0
  42acb8:	ldur	x0, [x29, #-112]
  42acbc:	mov	x1, x21
  42acc0:	bl	4031e0 <xrealloc@plt>
  42acc4:	mov	w9, w26
  42acc8:	mov	x2, x0
  42accc:	str	x27, [x20, w9, uxtw #3]
  42acd0:	str	x28, [x2, w9, uxtw #3]
  42acd4:	mov	w26, w24
  42acd8:	mov	x24, x20
  42acdc:	mov	x20, x25
  42ace0:	b	42abd4 <ferror@plt+0x27334>
  42ace4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42ace8:	ldr	x19, [x8, #3792]
  42acec:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42acf0:	add	x1, x1, #0xe5d
  42acf4:	mov	x20, x2
  42acf8:	mov	w2, #0x5                   	// #5
  42acfc:	mov	x0, xzr
  42ad00:	bl	403700 <dcgettext@plt>
  42ad04:	ldur	x2, [x29, #-128]
  42ad08:	mov	x1, x0
  42ad0c:	mov	x0, x19
  42ad10:	bl	403880 <fprintf@plt>
  42ad14:	mov	x0, x24
  42ad18:	bl	403510 <free@plt>
  42ad1c:	mov	x0, x20
  42ad20:	b	42b1c0 <ferror@plt+0x27920>
  42ad24:	ldr	x8, [x22]
  42ad28:	mov	x9, xzr
  42ad2c:	mov	x27, x8
  42ad30:	str	xzr, [x0, w9, uxtw #3]
  42ad34:	cmp	x27, x23
  42ad38:	stur	wzr, [x29, #-84]
  42ad3c:	b.cs	42c460 <ferror@plt+0x28bc0>  // b.hs, b.nlast
  42ad40:	stp	x0, x26, [x29, #-136]
  42ad44:	mov	w0, #0x50                  	// #80
  42ad48:	stur	w21, [x29, #-120]
  42ad4c:	bl	403290 <xmalloc@plt>
  42ad50:	ldr	x26, [x22]
  42ad54:	mov	x25, x0
  42ad58:	ldrb	w8, [x26]
  42ad5c:	cmp	w8, #0x3b
  42ad60:	b.ne	42ae64 <ferror@plt+0x275c4>  // b.any
  42ad64:	mov	w27, wzr
  42ad68:	str	xzr, [x25, w27, uxtw #3]
  42ad6c:	ldr	x26, [x22]
  42ad70:	cmp	x26, x23
  42ad74:	b.cs	42c454 <ferror@plt+0x28bb4>  // b.hs, b.nlast
  42ad78:	ldrb	w21, [x26]
  42ad7c:	str	x25, [sp, #144]
  42ad80:	cmp	w21, #0x3b
  42ad84:	b.ne	42b1f8 <ferror@plt+0x27958>  // b.any
  42ad88:	mov	x5, xzr
  42ad8c:	cmp	x26, x23
  42ad90:	b.cs	42c454 <ferror@plt+0x28bb4>  // b.hs, b.nlast
  42ad94:	ldrb	w9, [x26]
  42ad98:	mov	x8, x26
  42ad9c:	cmp	w9, #0x3b
  42ada0:	b.ne	42adb0 <ferror@plt+0x27510>  // b.any
  42ada4:	add	x8, x26, #0x1
  42ada8:	str	x8, [x22]
  42adac:	ldrb	w9, [x26, #1]
  42adb0:	cmp	w9, #0x7e
  42adb4:	b.ne	42c2e0 <ferror@plt+0x28a40>  // b.any
  42adb8:	add	x9, x8, #0x1
  42adbc:	str	x9, [x22]
  42adc0:	ldrb	w9, [x8, #1]
  42adc4:	mov	x24, x20
  42adc8:	mov	x28, x19
  42adcc:	mov	x27, x5
  42add0:	cmp	w9, #0x3d
  42add4:	mov	w10, #0x1                   	// #1
  42add8:	b.hi	42ae04 <ferror@plt+0x27564>  // b.pmore
  42addc:	mov	w11, #0x1                   	// #1
  42ade0:	mov	x12, #0x280000000000        	// #43980465111040
  42ade4:	lsl	x11, x11, x9
  42ade8:	movk	x12, #0x2000, lsl #48
  42adec:	tst	x11, x12
  42adf0:	b.eq	42ae04 <ferror@plt+0x27564>  // b.none
  42adf4:	add	x9, x8, #0x2
  42adf8:	str	x9, [x22]
  42adfc:	ldrb	w9, [x8, #2]
  42ae00:	mov	w10, #0x2                   	// #2
  42ae04:	cmp	w9, #0x25
  42ae08:	b.ne	42c368 <ferror@plt+0x28ac8>  // b.any
  42ae0c:	add	x8, x8, x10
  42ae10:	add	x21, x8, #0x1
  42ae14:	sub	x1, x29, #0x10
  42ae18:	mov	x0, x22
  42ae1c:	mov	x2, x23
  42ae20:	str	x21, [x22]
  42ae24:	bl	42c880 <ferror@plt+0x28fe0>
  42ae28:	ldr	x25, [sp, #144]
  42ae2c:	mov	x19, x28
  42ae30:	mov	x20, x24
  42ae34:	cbz	w0, 42c454 <ferror@plt+0x28bb4>
  42ae38:	ldur	w8, [x29, #-16]
  42ae3c:	ldur	w9, [x29, #-96]
  42ae40:	cmp	w8, w9
  42ae44:	b.ne	42c4c4 <ferror@plt+0x28c24>  // b.any
  42ae48:	ldur	w8, [x29, #-12]
  42ae4c:	ldur	w9, [x29, #-92]
  42ae50:	cmp	w8, w9
  42ae54:	b.ne	42c4c4 <ferror@plt+0x28c24>  // b.any
  42ae58:	mov	x6, xzr
  42ae5c:	mov	w7, #0x1                   	// #1
  42ae60:	b	42c5a4 <ferror@plt+0x28d04>
  42ae64:	mov	w28, wzr
  42ae68:	mov	w21, #0xa                   	// #10
  42ae6c:	stur	x27, [x29, #-112]
  42ae70:	add	w27, w28, #0x1
  42ae74:	cmp	w27, w21
  42ae78:	b.cc	42ae94 <ferror@plt+0x275f4>  // b.lo, b.ul, b.last
  42ae7c:	add	w21, w21, #0xa
  42ae80:	lsl	x1, x21, #3
  42ae84:	mov	x0, x25
  42ae88:	bl	4031e0 <xrealloc@plt>
  42ae8c:	ldrb	w8, [x26]
  42ae90:	mov	x25, x0
  42ae94:	and	w8, w8, #0xff
  42ae98:	cmp	w8, #0x2e
  42ae9c:	b.eq	42aea8 <ferror@plt+0x27608>  // b.none
  42aea0:	cmp	w8, #0x24
  42aea4:	b.ne	42aeb4 <ferror@plt+0x27614>  // b.any
  42aea8:	ldrb	w8, [x26, #1]
  42aeac:	cmp	w8, #0x5f
  42aeb0:	b.ne	42aef8 <ferror@plt+0x27658>  // b.any
  42aeb4:	mov	w1, #0x3a                  	// #58
  42aeb8:	mov	x0, x26
  42aebc:	bl	403560 <strchr@plt>
  42aec0:	cbz	x0, 42bf4c <ferror@plt+0x286ac>
  42aec4:	ldrb	w8, [x0, #1]
  42aec8:	mov	x3, x0
  42aecc:	cmp	w8, #0x3a
  42aed0:	b.eq	42c020 <ferror@plt+0x28780>  // b.none
  42aed4:	add	x4, x25, w28, uxtw #3
  42aed8:	sub	x5, x29, #0x54
  42aedc:	mov	x0, x19
  42aee0:	mov	x1, x20
  42aee4:	mov	x2, x22
  42aee8:	mov	x6, x23
  42aeec:	bl	42d39c <ferror@plt+0x29afc>
  42aef0:	cbnz	w0, 42af20 <ferror@plt+0x27680>
  42aef4:	b	42c460 <ferror@plt+0x28bc0>
  42aef8:	ldr	x8, [x22]
  42aefc:	add	x3, x25, w28, uxtw #3
  42af00:	mov	x0, x19
  42af04:	mov	x1, x20
  42af08:	add	x8, x8, #0x1
  42af0c:	mov	x2, x22
  42af10:	mov	x4, x23
  42af14:	str	x8, [x22]
  42af18:	bl	42d150 <ferror@plt+0x298b0>
  42af1c:	cbz	w0, 42c458 <ferror@plt+0x28bb8>
  42af20:	ldr	x26, [x22]
  42af24:	mov	w28, w27
  42af28:	ldrb	w8, [x26]
  42af2c:	cmp	w8, #0x3b
  42af30:	b.ne	42ae70 <ferror@plt+0x275d0>  // b.any
  42af34:	b	42ad68 <ferror@plt+0x274c8>
  42af38:	mov	x27, xzr
  42af3c:	cmp	w8, #0x3b
  42af40:	b.ne	42af4c <ferror@plt+0x276ac>  // b.any
  42af44:	add	x21, x21, #0x1
  42af48:	str	x21, [x22]
  42af4c:	sub	x1, x29, #0x48
  42af50:	mov	x0, x22
  42af54:	mov	x2, x23
  42af58:	bl	42d078 <ferror@plt+0x297d8>
  42af5c:	ldr	x8, [x22]
  42af60:	stur	x0, [x29, #-112]
  42af64:	ldrb	w9, [x8]
  42af68:	cmp	w9, #0x3b
  42af6c:	b.ne	42c284 <ferror@plt+0x289e4>  // b.any
  42af70:	add	x26, x8, #0x1
  42af74:	sub	x1, x29, #0x18
  42af78:	mov	x0, x22
  42af7c:	mov	x2, x23
  42af80:	str	x26, [x22]
  42af84:	bl	42d078 <ferror@plt+0x297d8>
  42af88:	ldr	x8, [x22]
  42af8c:	ldrb	w9, [x8]
  42af90:	cmp	w9, #0x3b
  42af94:	b.ne	42c284 <ferror@plt+0x289e4>  // b.any
  42af98:	add	x8, x8, #0x1
  42af9c:	str	x8, [x22]
  42afa0:	ldur	w22, [x29, #-72]
  42afa4:	ldur	w8, [x29, #-24]
  42afa8:	mov	x23, x0
  42afac:	orr	w8, w8, w22
  42afb0:	cbz	w8, 42c220 <ferror@plt+0x28980>
  42afb4:	cbnz	x27, 42c1d8 <ferror@plt+0x28938>
  42afb8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42afbc:	add	x1, x1, #0xfe6
  42afc0:	mov	w2, #0x18                  	// #24
  42afc4:	mov	x0, x21
  42afc8:	bl	403210 <strncmp@plt>
  42afcc:	cbnz	w0, 42afe8 <ferror@plt+0x27748>
  42afd0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42afd4:	add	x1, x1, #0xfff
  42afd8:	mov	w2, #0x17                  	// #23
  42afdc:	mov	x0, x26
  42afe0:	bl	403210 <strncmp@plt>
  42afe4:	cbz	w0, 42c2d0 <ferror@plt+0x28a30>
  42afe8:	ldur	x8, [x29, #-112]
  42afec:	cbnz	x8, 42c1d8 <ferror@plt+0x28938>
  42aff0:	cbnz	w22, 42c1d8 <ferror@plt+0x28938>
  42aff4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42aff8:	add	x1, x1, #0x17
  42affc:	mov	w2, #0x18                  	// #24
  42b000:	mov	x0, x26
  42b004:	bl	403210 <strncmp@plt>
  42b008:	cbnz	w0, 42c1d8 <ferror@plt+0x28938>
  42b00c:	mov	w1, #0x8                   	// #8
  42b010:	mov	w2, #0x1                   	// #1
  42b014:	mov	x0, x19
  42b018:	bl	4268e0 <ferror@plt+0x23040>
  42b01c:	b	42c27c <ferror@plt+0x289dc>
  42b020:	cmp	w9, #0x3b
  42b024:	b.ne	42bfcc <ferror@plt+0x2872c>  // b.any
  42b028:	add	x8, x8, #0x1
  42b02c:	str	x8, [x22]
  42b030:	cbz	w21, 42bf78 <ferror@plt+0x286d8>
  42b034:	sub	w22, w21, #0x1
  42b038:	ldr	x1, [x28, w22, uxtw #3]
  42b03c:	mov	x0, x19
  42b040:	bl	4275bc <ferror@plt+0x23d1c>
  42b044:	cmp	w0, #0x2
  42b048:	cset	w4, ne  // ne = any
  42b04c:	csel	w8, w22, w21, eq  // eq = none
  42b050:	b	42bf80 <ferror@plt+0x286e0>
  42b054:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42b058:	ldr	x19, [x8, #3792]
  42b05c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42b060:	add	x1, x1, #0xe5d
  42b064:	mov	w2, #0x5                   	// #5
  42b068:	mov	x0, xzr
  42b06c:	bl	403700 <dcgettext@plt>
  42b070:	mov	x1, x0
  42b074:	mov	x0, x19
  42b078:	mov	x2, x25
  42b07c:	b	42bff4 <ferror@plt+0x28754>
  42b080:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42b084:	ldr	x22, [x8, #3792]
  42b088:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42b08c:	add	x1, x1, #0xe5d
  42b090:	mov	w2, #0x5                   	// #5
  42b094:	mov	x0, xzr
  42b098:	bl	403700 <dcgettext@plt>
  42b09c:	ldur	x2, [x29, #-112]
  42b0a0:	mov	x1, x0
  42b0a4:	mov	x0, x22
  42b0a8:	b	42c050 <ferror@plt+0x287b0>
  42b0ac:	bl	42691c <ferror@plt+0x2307c>
  42b0b0:	b	42c27c <ferror@plt+0x289dc>
  42b0b4:	mov	w21, wzr
  42b0b8:	mov	x0, x22
  42b0bc:	mov	x1, xzr
  42b0c0:	mov	x2, x23
  42b0c4:	bl	42d078 <ferror@plt+0x297d8>
  42b0c8:	ldr	x8, [x22]
  42b0cc:	ldrb	w9, [x8]
  42b0d0:	cmp	w9, #0x3b
  42b0d4:	b.ne	42bf9c <ferror@plt+0x286fc>  // b.any
  42b0d8:	add	x9, x8, #0x1
  42b0dc:	str	x9, [x22]
  42b0e0:	ldrb	w9, [x8, #1]
  42b0e4:	adrp	x10, 455000 <warn@@Base+0x23c6c>
  42b0e8:	add	x10, x10, #0x3b0
  42b0ec:	mov	x26, x0
  42b0f0:	ldrh	w10, [x10, x9, lsl #1]
  42b0f4:	tbnz	w10, #2, 42b110 <ferror@plt+0x27870>
  42b0f8:	cbz	w9, 42b110 <ferror@plt+0x27870>
  42b0fc:	cmp	w9, #0x2d
  42b100:	b.eq	42b110 <ferror@plt+0x27870>  // b.none
  42b104:	add	x8, x8, #0x2
  42b108:	mov	w21, #0x1                   	// #1
  42b10c:	str	x8, [x22]
  42b110:	mov	x0, x22
  42b114:	mov	x1, xzr
  42b118:	mov	x2, x23
  42b11c:	bl	42d078 <ferror@plt+0x297d8>
  42b120:	ldr	x8, [x22]
  42b124:	ldrb	w9, [x8]
  42b128:	cmp	w9, #0x3b
  42b12c:	b.ne	42bf9c <ferror@plt+0x286fc>  // b.any
  42b130:	mov	x28, x0
  42b134:	add	x8, x8, #0x1
  42b138:	mov	x0, x19
  42b13c:	mov	x1, x20
  42b140:	mov	x2, xzr
  42b144:	mov	x3, x22
  42b148:	mov	x4, xzr
  42b14c:	mov	x5, x23
  42b150:	str	x8, [x22]
  42b154:	bl	42a0b4 <ferror@plt+0x26814>
  42b158:	cbz	x0, 42c460 <ferror@plt+0x28bc0>
  42b15c:	cmp	w21, #0x0
  42b160:	mov	x1, x0
  42b164:	csel	x3, x26, xzr, eq  // eq = none
  42b168:	csinv	x4, x28, xzr, eq  // eq = none
  42b16c:	mov	x0, x19
  42b170:	mov	x2, x25
  42b174:	mov	w5, w27
  42b178:	bl	426c94 <ferror@plt+0x233f4>
  42b17c:	b	42c27c <ferror@plt+0x289dc>
  42b180:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42b184:	ldr	x19, [x8, #3792]
  42b188:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42b18c:	add	x1, x1, #0xe5d
  42b190:	mov	w2, #0x5                   	// #5
  42b194:	mov	x0, xzr
  42b198:	bl	403700 <dcgettext@plt>
  42b19c:	ldur	x2, [x29, #-128]
  42b1a0:	mov	x1, x0
  42b1a4:	mov	x0, x19
  42b1a8:	bl	403880 <fprintf@plt>
  42b1ac:	mov	x0, x27
  42b1b0:	bl	403510 <free@plt>
  42b1b4:	mov	x0, x20
  42b1b8:	bl	403510 <free@plt>
  42b1bc:	ldur	x0, [x29, #-112]
  42b1c0:	bl	403510 <free@plt>
  42b1c4:	b	42bff8 <ferror@plt+0x28758>
  42b1c8:	str	xzr, [x24, w26, uxtw #3]
  42b1cc:	str	xzr, [x2, w26, uxtw #3]
  42b1d0:	ldr	x8, [x22]
  42b1d4:	ldrb	w9, [x8]
  42b1d8:	cmp	w9, #0x3b
  42b1dc:	b.ne	42b1e8 <ferror@plt+0x27948>  // b.any
  42b1e0:	add	x8, x8, #0x1
  42b1e4:	str	x8, [x22]
  42b1e8:	mov	x0, x19
  42b1ec:	mov	x1, x24
  42b1f0:	bl	426ab8 <ferror@plt+0x23218>
  42b1f4:	b	42c27c <ferror@plt+0x289dc>
  42b1f8:	sub	x8, x29, #0x48
  42b1fc:	mov	x28, xzr
  42b200:	add	x9, x8, #0x10
  42b204:	add	x8, x8, #0x18
  42b208:	str	xzr, [sp, #16]
  42b20c:	stur	xzr, [x29, #-112]
  42b210:	str	xzr, [sp, #152]
  42b214:	str	xzr, [sp, #8]
  42b218:	str	wzr, [sp, #28]
  42b21c:	stp	x8, x9, [sp, #48]
  42b220:	str	x26, [sp, #40]
  42b224:	mov	w1, #0x3a                  	// #58
  42b228:	mov	x0, x26
  42b22c:	bl	403560 <strchr@plt>
  42b230:	cbz	x0, 42c4a8 <ferror@plt+0x28c08>
  42b234:	ldrb	w8, [x0, #1]
  42b238:	mov	x27, x0
  42b23c:	cmp	w8, #0x3a
  42b240:	b.ne	42c4a8 <ferror@plt+0x28c08>  // b.any
  42b244:	and	w8, w21, #0xff
  42b248:	cmp	w8, #0x6f
  42b24c:	stur	x28, [x29, #-144]
  42b250:	b.ne	42b290 <ferror@plt+0x279f0>  // b.any
  42b254:	ldrb	w8, [x26, #1]
  42b258:	cmp	w8, #0x70
  42b25c:	b.ne	42b290 <ferror@plt+0x279f0>  // b.any
  42b260:	ldrb	w8, [x26, #2]
  42b264:	cmp	w8, #0x24
  42b268:	b.ne	42b290 <ferror@plt+0x279f0>  // b.any
  42b26c:	add	x26, x27, #0x2
  42b270:	mov	x21, x26
  42b274:	str	x26, [x22]
  42b278:	ldrb	w8, [x21]
  42b27c:	cmp	w8, #0x2e
  42b280:	b.eq	42be9c <ferror@plt+0x285fc>  // b.none
  42b284:	cbz	w8, 42c674 <ferror@plt+0x28dd4>
  42b288:	add	x21, x21, #0x1
  42b28c:	b	42b278 <ferror@plt+0x279d8>
  42b290:	sub	x21, x27, x26
  42b294:	add	w8, w21, #0x1
  42b298:	sxtw	x0, w8
  42b29c:	bl	403290 <xmalloc@plt>
  42b2a0:	sxtw	x2, w21
  42b2a4:	mov	x1, x26
  42b2a8:	mov	x28, x0
  42b2ac:	bl	402f70 <memcpy@plt>
  42b2b0:	str	x28, [sp, #152]
  42b2b4:	strb	wzr, [x28, w21, sxtw]
  42b2b8:	add	x8, x27, #0x2
  42b2bc:	mov	w0, #0x50                  	// #80
  42b2c0:	str	x8, [x22]
  42b2c4:	bl	403290 <xmalloc@plt>
  42b2c8:	ldur	x28, [x29, #-144]
  42b2cc:	mov	x26, x0
  42b2d0:	mov	x27, xzr
  42b2d4:	mov	w8, #0xa                   	// #10
  42b2d8:	str	wzr, [sp, #140]
  42b2dc:	str	x8, [sp, #96]
  42b2e0:	stur	x26, [x29, #-112]
  42b2e4:	cbz	x27, 42b2f0 <ferror@plt+0x27a50>
  42b2e8:	ldr	x8, [x22]
  42b2ec:	b	42b324 <ferror@plt+0x27a84>
  42b2f0:	mov	x0, x19
  42b2f4:	mov	x1, x20
  42b2f8:	mov	x2, xzr
  42b2fc:	mov	x3, x22
  42b300:	mov	x4, xzr
  42b304:	mov	x5, x23
  42b308:	bl	42a0b4 <ferror@plt+0x26814>
  42b30c:	cbz	x0, 42c42c <ferror@plt+0x28b8c>
  42b310:	ldr	x8, [x22]
  42b314:	ldrb	w9, [x8]
  42b318:	cmp	w9, #0x3a
  42b31c:	b.ne	42c2f4 <ferror@plt+0x28a54>  // b.any
  42b320:	mov	x27, x0
  42b324:	add	x0, x8, #0x1
  42b328:	mov	w1, #0x3b                  	// #59
  42b32c:	str	x0, [x22]
  42b330:	bl	403560 <strchr@plt>
  42b334:	cbz	x0, 42c310 <ferror@plt+0x28a70>
  42b338:	mov	x26, x0
  42b33c:	mov	x0, x19
  42b340:	mov	x1, x27
  42b344:	bl	4275bc <ferror@plt+0x23d1c>
  42b348:	cmp	w0, #0x13
  42b34c:	b.ne	42b370 <ferror@plt+0x27ad0>  // b.any
  42b350:	sub	x2, x29, #0x50
  42b354:	mov	x0, x19
  42b358:	mov	x1, x27
  42b35c:	bl	4277d4 <ferror@plt+0x23f34>
  42b360:	cmp	x0, #0x0
  42b364:	cset	w8, eq  // eq = none
  42b368:	str	w8, [sp, #112]
  42b36c:	b	42b374 <ferror@plt+0x27ad4>
  42b370:	str	wzr, [sp, #112]
  42b374:	ldr	x21, [x22]
  42b378:	sub	x25, x26, x21
  42b37c:	add	w8, w25, #0x1
  42b380:	sxtw	x0, w8
  42b384:	bl	403290 <xmalloc@plt>
  42b388:	sxtw	x2, w25
  42b38c:	mov	x1, x21
  42b390:	mov	x28, x0
  42b394:	bl	402f70 <memcpy@plt>
  42b398:	add	x8, x26, #0x1
  42b39c:	strb	wzr, [x28, w25, sxtw]
  42b3a0:	str	x8, [x22]
  42b3a4:	ldrb	w8, [x26, #1]
  42b3a8:	cmp	w8, #0x30
  42b3ac:	b.eq	42b3c8 <ferror@plt+0x27b28>  // b.none
  42b3b0:	ldr	x25, [sp, #144]
  42b3b4:	cmp	w8, #0x31
  42b3b8:	b.eq	42b3d4 <ferror@plt+0x27b34>  // b.none
  42b3bc:	cbz	w8, 42c2f4 <ferror@plt+0x28a54>
  42b3c0:	str	wzr, [sp, #104]
  42b3c4:	b	42b3dc <ferror@plt+0x27b3c>
  42b3c8:	ldr	x25, [sp, #144]
  42b3cc:	mov	w8, #0x2                   	// #2
  42b3d0:	b	42b3d8 <ferror@plt+0x27b38>
  42b3d4:	mov	w8, #0x1                   	// #1
  42b3d8:	str	w8, [sp, #104]
  42b3dc:	add	x8, x26, #0x2
  42b3e0:	str	x8, [x22]
  42b3e4:	ldrb	w9, [x26, #2]
  42b3e8:	mov	w21, wzr
  42b3ec:	sub	w10, w9, #0x3f
  42b3f0:	cmp	w10, #0x5
  42b3f4:	b.hi	42b428 <ferror@plt+0x27b88>  // b.pmore
  42b3f8:	adrp	x13, 440000 <warn@@Base+0xec6c>
  42b3fc:	add	x13, x13, #0xd2a
  42b400:	adr	x11, 42b414 <ferror@plt+0x27b74>
  42b404:	ldrb	w12, [x13, x10]
  42b408:	add	x11, x11, x12, lsl #2
  42b40c:	mov	w10, w21
  42b410:	br	x11
  42b414:	add	x8, x26, #0x3
  42b418:	mov	w21, wzr
  42b41c:	mov	w10, wzr
  42b420:	str	x8, [x22]
  42b424:	b	42b4c4 <ferror@plt+0x27c24>
  42b428:	cmp	w9, #0x2a
  42b42c:	b.eq	42b594 <ferror@plt+0x27cf4>  // b.none
  42b430:	cmp	w9, #0x2e
  42b434:	mov	w10, w21
  42b438:	b.eq	42b4c8 <ferror@plt+0x27c28>  // b.none
  42b43c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b440:	mov	w2, #0x5                   	// #5
  42b444:	mov	x0, xzr
  42b448:	add	x1, x1, #0x13a
  42b44c:	bl	403700 <dcgettext@plt>
  42b450:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42b454:	ldr	x21, [x8, #3792]
  42b458:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42b45c:	mov	x26, x0
  42b460:	mov	w2, #0x5                   	// #5
  42b464:	mov	x0, xzr
  42b468:	add	x1, x1, #0xe6b
  42b46c:	bl	403700 <dcgettext@plt>
  42b470:	ldr	x3, [sp, #40]
  42b474:	mov	x1, x0
  42b478:	mov	x0, x21
  42b47c:	mov	x2, x26
  42b480:	bl	403880 <fprintf@plt>
  42b484:	ldr	x8, [x22]
  42b488:	mov	w21, wzr
  42b48c:	mov	w10, wzr
  42b490:	b	42b4c4 <ferror@plt+0x27c24>
  42b494:	add	x8, x26, #0x3
  42b498:	mov	w10, wzr
  42b49c:	str	x8, [x22]
  42b4a0:	mov	w21, #0x1                   	// #1
  42b4a4:	b	42b4c4 <ferror@plt+0x27c24>
  42b4a8:	mov	w21, wzr
  42b4ac:	add	x8, x26, #0x3
  42b4b0:	b	42b4bc <ferror@plt+0x27c1c>
  42b4b4:	add	x8, x26, #0x3
  42b4b8:	mov	w21, #0x1                   	// #1
  42b4bc:	str	x8, [x22]
  42b4c0:	mov	w10, #0x1                   	// #1
  42b4c4:	ldrb	w9, [x8]
  42b4c8:	cmp	w9, #0x3f
  42b4cc:	stp	w10, w21, [sp, #132]
  42b4d0:	b.eq	42b540 <ferror@plt+0x27ca0>  // b.none
  42b4d4:	cmp	w9, #0x2e
  42b4d8:	b.eq	42b57c <ferror@plt+0x27cdc>  // b.none
  42b4dc:	cmp	w9, #0x2a
  42b4e0:	b.ne	42b5f0 <ferror@plt+0x27d50>  // b.any
  42b4e4:	add	x8, x8, #0x1
  42b4e8:	mov	x0, x22
  42b4ec:	mov	x1, xzr
  42b4f0:	mov	x2, x23
  42b4f4:	str	x8, [x22]
  42b4f8:	bl	42d078 <ferror@plt+0x297d8>
  42b4fc:	ldr	x8, [x22]
  42b500:	ldrb	w9, [x8]
  42b504:	cmp	w9, #0x3b
  42b508:	b.ne	42c2f4 <ferror@plt+0x28a54>  // b.any
  42b50c:	add	x9, x8, #0x1
  42b510:	str	x9, [x22]
  42b514:	ldrb	w8, [x8, #1]
  42b518:	and	x9, x0, #0x7fffffff
  42b51c:	str	wzr, [sp, #108]
  42b520:	str	xzr, [sp, #120]
  42b524:	str	x9, [sp, #80]
  42b528:	cbz	w8, 42b534 <ferror@plt+0x27c94>
  42b52c:	cmp	w8, #0x3b
  42b530:	b.ne	42b59c <ferror@plt+0x27cfc>  // b.any
  42b534:	ldr	x8, [sp, #120]
  42b538:	str	x8, [sp, #88]
  42b53c:	b	42b650 <ferror@plt+0x27db0>
  42b540:	ldr	x21, [sp, #152]
  42b544:	add	x8, x8, #0x1
  42b548:	str	x8, [x22]
  42b54c:	mov	x0, x21
  42b550:	bl	402fd0 <strlen@plt>
  42b554:	mov	x2, x0
  42b558:	mov	x0, x28
  42b55c:	mov	x1, x21
  42b560:	bl	403210 <strncmp@plt>
  42b564:	mov	w8, #0x1                   	// #1
  42b568:	str	xzr, [sp, #120]
  42b56c:	stp	xzr, xzr, [sp, #80]
  42b570:	str	w8, [sp, #108]
  42b574:	cbnz	w0, 42b658 <ferror@plt+0x27db8>
  42b578:	b	42b650 <ferror@plt+0x27db0>
  42b57c:	add	x8, x8, #0x1
  42b580:	str	xzr, [sp, #120]
  42b584:	str	wzr, [sp, #108]
  42b588:	stp	xzr, xzr, [sp, #80]
  42b58c:	str	x8, [x22]
  42b590:	b	42b650 <ferror@plt+0x27db0>
  42b594:	mov	w10, w21
  42b598:	b	42b4c8 <ferror@plt+0x27c28>
  42b59c:	mov	x0, x19
  42b5a0:	mov	x1, x20
  42b5a4:	mov	x2, xzr
  42b5a8:	mov	x3, x22
  42b5ac:	mov	x4, xzr
  42b5b0:	mov	x5, x23
  42b5b4:	str	x19, [sp, #72]
  42b5b8:	mov	x21, x20
  42b5bc:	bl	42a0b4 <ferror@plt+0x26814>
  42b5c0:	ldr	x8, [x22]
  42b5c4:	str	x0, [sp, #88]
  42b5c8:	ldrb	w9, [x8]
  42b5cc:	cmp	w9, #0x3a
  42b5d0:	b.eq	42b634 <ferror@plt+0x27d94>  // b.none
  42b5d4:	cmp	w9, #0x3b
  42b5d8:	b.ne	42c6ac <ferror@plt+0x28e0c>  // b.any
  42b5dc:	add	x8, x8, #0x1
  42b5e0:	str	xzr, [sp, #120]
  42b5e4:	str	wzr, [sp, #108]
  42b5e8:	str	x8, [x22]
  42b5ec:	b	42b644 <ferror@plt+0x27da4>
  42b5f0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42b5f4:	ldr	x21, [x8, #3792]
  42b5f8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42b5fc:	mov	w2, #0x5                   	// #5
  42b600:	mov	x0, xzr
  42b604:	add	x1, x1, #0xe6b
  42b608:	bl	403700 <dcgettext@plt>
  42b60c:	ldr	x3, [sp, #40]
  42b610:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  42b614:	mov	x1, x0
  42b618:	mov	x0, x21
  42b61c:	add	x2, x2, #0x15b
  42b620:	bl	403880 <fprintf@plt>
  42b624:	str	xzr, [sp, #120]
  42b628:	str	wzr, [sp, #108]
  42b62c:	stp	xzr, xzr, [sp, #80]
  42b630:	b	42b650 <ferror@plt+0x27db0>
  42b634:	ldr	x8, [sp, #88]
  42b638:	str	wzr, [sp, #108]
  42b63c:	str	xzr, [sp, #88]
  42b640:	str	x8, [sp, #120]
  42b644:	ldr	x25, [sp, #144]
  42b648:	ldr	x19, [sp, #72]
  42b64c:	mov	x20, x21
  42b650:	ldr	w8, [sp, #112]
  42b654:	cbz	w8, 42b720 <ferror@plt+0x27e80>
  42b658:	sub	x2, x29, #0x60
  42b65c:	mov	x0, x19
  42b660:	mov	x1, x20
  42b664:	bl	42c970 <ferror@plt+0x290d0>
  42b668:	cbz	x0, 42c42c <ferror@plt+0x28b8c>
  42b66c:	str	x0, [sp, #72]
  42b670:	mov	x0, x19
  42b674:	mov	x1, x27
  42b678:	bl	427790 <ferror@plt+0x23ef0>
  42b67c:	cbz	x0, 42c310 <ferror@plt+0x28a70>
  42b680:	ldrb	w21, [x28]
  42b684:	str	x0, [sp, #64]
  42b688:	stur	x28, [x29, #-144]
  42b68c:	cmp	w21, #0x5f
  42b690:	b.ne	42b6d8 <ferror@plt+0x27e38>  // b.any
  42b694:	ldrb	w8, [x28, #1]
  42b698:	cmp	w8, #0x5f
  42b69c:	b.ne	42b6d8 <ferror@plt+0x27e38>  // b.any
  42b6a0:	ldrb	w8, [x28, #2]
  42b6a4:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  42b6a8:	add	x9, x9, #0x3b0
  42b6ac:	ldrh	w9, [x9, x8, lsl #1]
  42b6b0:	tbnz	w9, #2, 42b784 <ferror@plt+0x27ee4>
  42b6b4:	mov	w27, #0x5f                  	// #95
  42b6b8:	cmp	w8, #0x51
  42b6bc:	mov	w26, #0x1                   	// #1
  42b6c0:	b.eq	42b790 <ferror@plt+0x27ef0>  // b.none
  42b6c4:	ldr	x25, [sp, #144]
  42b6c8:	cmp	w8, #0x74
  42b6cc:	mov	w8, #0x1                   	// #1
  42b6d0:	str	w8, [sp, #112]
  42b6d4:	b.eq	42b79c <ferror@plt+0x27efc>  // b.none
  42b6d8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b6dc:	mov	w2, #0x4                   	// #4
  42b6e0:	mov	x0, x28
  42b6e4:	add	x1, x1, #0x178
  42b6e8:	bl	403210 <strncmp@plt>
  42b6ec:	cmp	w0, #0x0
  42b6f0:	cset	w26, eq  // eq = none
  42b6f4:	cbz	w0, 42b72c <ferror@plt+0x27e8c>
  42b6f8:	str	w26, [sp, #112]
  42b6fc:	cbz	x24, 42b730 <ferror@plt+0x27e90>
  42b700:	ldr	x0, [sp, #152]
  42b704:	mov	x1, x24
  42b708:	bl	4034b0 <strcmp@plt>
  42b70c:	cmp	w0, #0x0
  42b710:	mov	w26, wzr
  42b714:	cset	w8, eq  // eq = none
  42b718:	str	w8, [sp, #112]
  42b71c:	b	42b730 <ferror@plt+0x27e90>
  42b720:	ldr	x8, [sp, #96]
  42b724:	mov	x26, x28
  42b728:	b	42bd54 <ferror@plt+0x284b4>
  42b72c:	str	w26, [sp, #112]
  42b730:	cmp	w21, #0x5f
  42b734:	b.ne	42b760 <ferror@plt+0x27ec0>  // b.any
  42b738:	ldrb	w27, [x28, #1]
  42b73c:	cmp	w27, #0x2e
  42b740:	b.eq	42b74c <ferror@plt+0x27eac>  // b.none
  42b744:	cmp	w27, #0x24
  42b748:	b.ne	42b79c <ferror@plt+0x27efc>  // b.any
  42b74c:	ldrb	w8, [x28, #2]
  42b750:	cmp	w8, #0x5f
  42b754:	b.ne	42b79c <ferror@plt+0x27efc>  // b.any
  42b758:	mov	w28, #0x1                   	// #1
  42b75c:	b	42b7b8 <ferror@plt+0x27f18>
  42b760:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b764:	mov	w2, #0x4                   	// #4
  42b768:	mov	x0, x28
  42b76c:	add	x1, x1, #0x17d
  42b770:	bl	403210 <strncmp@plt>
  42b774:	cmp	w0, #0x0
  42b778:	mov	w8, wzr
  42b77c:	cset	w28, eq  // eq = none
  42b780:	b	42b7c0 <ferror@plt+0x27f20>
  42b784:	mov	w27, #0x5f                  	// #95
  42b788:	mov	w26, #0x1                   	// #1
  42b78c:	b	42b794 <ferror@plt+0x27ef4>
  42b790:	ldr	x25, [sp, #144]
  42b794:	mov	w8, #0x1                   	// #1
  42b798:	str	w8, [sp, #112]
  42b79c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b7a0:	mov	w2, #0x4                   	// #4
  42b7a4:	mov	x0, x28
  42b7a8:	add	x1, x1, #0x17d
  42b7ac:	bl	403210 <strncmp@plt>
  42b7b0:	cmp	w0, #0x0
  42b7b4:	cset	w28, eq  // eq = none
  42b7b8:	cmp	w27, #0x5a
  42b7bc:	cset	w8, eq  // eq = none
  42b7c0:	mov	w27, wzr
  42b7c4:	tbnz	w28, #0, 42b84c <ferror@plt+0x27fac>
  42b7c8:	tbnz	w26, #0, 42b84c <ferror@plt+0x27fac>
  42b7cc:	ldur	x26, [x29, #-144]
  42b7d0:	tbnz	w8, #0, 42b980 <ferror@plt+0x280e0>
  42b7d4:	cbz	x24, 42b854 <ferror@plt+0x27fb4>
  42b7d8:	mov	x0, x24
  42b7dc:	bl	402fd0 <strlen@plt>
  42b7e0:	ldr	w8, [sp, #136]
  42b7e4:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  42b7e8:	add	x9, x9, #0x850
  42b7ec:	mov	x27, x0
  42b7f0:	cmp	w8, #0x0
  42b7f4:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  42b7f8:	add	x8, x8, #0xe7
  42b7fc:	csel	x26, x9, x8, eq  // eq = none
  42b800:	ldr	w8, [sp, #132]
  42b804:	cmp	w8, #0x0
  42b808:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42b80c:	add	x8, x8, #0x111
  42b810:	csel	x21, x9, x8, eq  // eq = none
  42b814:	cbz	w27, 42b884 <ferror@plt+0x27fe4>
  42b818:	mov	w1, #0x3c                  	// #60
  42b81c:	mov	x0, x24
  42b820:	bl	403560 <strchr@plt>
  42b824:	cbz	x0, 42bccc <ferror@plt+0x2842c>
  42b828:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b82c:	sub	x0, x29, #0x48
  42b830:	add	x1, x1, #0x182
  42b834:	mov	x2, x26
  42b838:	mov	x3, x21
  42b83c:	bl	403090 <sprintf@plt>
  42b840:	mov	x27, xzr
  42b844:	str	xzr, [sp, #32]
  42b848:	b	42b8a4 <ferror@plt+0x28004>
  42b84c:	ldur	x26, [x29, #-144]
  42b850:	b	42b980 <ferror@plt+0x280e0>
  42b854:	ldr	w8, [sp, #136]
  42b858:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  42b85c:	add	x9, x9, #0x850
  42b860:	cmp	w8, #0x0
  42b864:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  42b868:	add	x8, x8, #0xe7
  42b86c:	csel	x26, x9, x8, eq  // eq = none
  42b870:	ldr	w8, [sp, #132]
  42b874:	cmp	w8, #0x0
  42b878:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42b87c:	add	x8, x8, #0x111
  42b880:	csel	x21, x9, x8, eq  // eq = none
  42b884:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42b888:	sub	x0, x29, #0x48
  42b88c:	add	x1, x1, #0x182
  42b890:	mov	x2, x26
  42b894:	mov	x3, x21
  42b898:	bl	403090 <sprintf@plt>
  42b89c:	mov	x27, xzr
  42b8a0:	str	x24, [sp, #32]
  42b8a4:	ldr	w8, [sp, #112]
  42b8a8:	tbz	w8, #0, 42b8b4 <ferror@plt+0x28014>
  42b8ac:	mov	x21, xzr
  42b8b0:	b	42b8c0 <ferror@plt+0x28020>
  42b8b4:	ldr	x0, [sp, #152]
  42b8b8:	bl	402fd0 <strlen@plt>
  42b8bc:	mov	x21, x0
  42b8c0:	sub	x0, x29, #0x48
  42b8c4:	bl	402fd0 <strlen@plt>
  42b8c8:	mov	x26, x0
  42b8cc:	ldur	x0, [x29, #-144]
  42b8d0:	bl	402fd0 <strlen@plt>
  42b8d4:	ldr	x8, [sp, #152]
  42b8d8:	ldrb	w8, [x8]
  42b8dc:	cmp	w8, #0x6f
  42b8e0:	b.ne	42b90c <ferror@plt+0x2806c>  // b.any
  42b8e4:	ldr	x8, [sp, #152]
  42b8e8:	ldrb	w8, [x8, #1]
  42b8ec:	cmp	w8, #0x70
  42b8f0:	b.ne	42b90c <ferror@plt+0x2806c>  // b.any
  42b8f4:	ldr	x8, [sp, #152]
  42b8f8:	ldrb	w8, [x8, #2]
  42b8fc:	cmp	w8, #0x24
  42b900:	b.eq	42c7ac <ferror@plt+0x28f0c>  // b.none
  42b904:	cmp	w8, #0x2e
  42b908:	b.eq	42c7ac <ferror@plt+0x28f0c>  // b.none
  42b90c:	add	x8, x27, x21
  42b910:	add	x8, x8, x26
  42b914:	add	x8, x8, x0
  42b918:	add	x8, x8, #0x1
  42b91c:	and	x0, x8, #0xffffffff
  42b920:	bl	403290 <xmalloc@plt>
  42b924:	ldr	w8, [sp, #112]
  42b928:	mov	x26, x0
  42b92c:	cbz	w8, 42b938 <ferror@plt+0x28098>
  42b930:	strb	wzr, [x26]
  42b934:	b	42b944 <ferror@plt+0x280a4>
  42b938:	ldr	x1, [sp, #152]
  42b93c:	mov	x0, x26
  42b940:	bl	403620 <strcpy@plt>
  42b944:	mov	x0, x26
  42b948:	bl	402fd0 <strlen@plt>
  42b94c:	mov	x27, x0
  42b950:	sub	x1, x29, #0x48
  42b954:	mov	x0, x26
  42b958:	bl	403260 <strcat@plt>
  42b95c:	ldr	x1, [sp, #32]
  42b960:	cbz	x1, 42b96c <ferror@plt+0x280cc>
  42b964:	mov	x0, x26
  42b968:	bl	403260 <strcat@plt>
  42b96c:	ldur	x21, [x29, #-144]
  42b970:	mov	x0, x26
  42b974:	mov	x1, x21
  42b978:	bl	403260 <strcat@plt>
  42b97c:	ldrb	w21, [x21]
  42b980:	cmp	w21, #0x0
  42b984:	cset	w8, ne  // ne = any
  42b988:	bic	w8, w8, w28
  42b98c:	tbnz	w8, #0, 42b9b8 <ferror@plt+0x28118>
  42b990:	mov	w0, #0x8                   	// #8
  42b994:	bl	403290 <xmalloc@plt>
  42b998:	ldp	x1, x2, [sp, #64]
  42b99c:	mov	x3, x0
  42b9a0:	str	xzr, [x0]
  42b9a4:	mov	x0, x19
  42b9a8:	mov	w4, wzr
  42b9ac:	bl	426df8 <ferror@plt+0x23558>
  42b9b0:	ldur	x28, [x29, #-144]
  42b9b4:	b	42bd48 <ferror@plt+0x284a8>
  42b9b8:	ldrb	w8, [x26]
  42b9bc:	stur	x26, [x29, #-24]
  42b9c0:	str	x26, [sp, #112]
  42b9c4:	cmp	w8, #0x5f
  42b9c8:	b.ne	42ba30 <ferror@plt+0x28190>  // b.any
  42b9cc:	ldrb	w8, [x26, #1]
  42b9d0:	cmp	w8, #0x5a
  42b9d4:	b.ne	42ba30 <ferror@plt+0x28190>  // b.any
  42b9d8:	sub	x2, x29, #0x10
  42b9dc:	mov	w1, #0x3                   	// #3
  42b9e0:	mov	x0, x26
  42b9e4:	bl	432b78 <warn@@Base+0x17e4>
  42b9e8:	cbz	x0, 42be6c <ferror@plt+0x285cc>
  42b9ec:	ldr	w8, [x0]
  42b9f0:	cmp	w8, #0x3
  42b9f4:	b.ne	42be08 <ferror@plt+0x28568>  // b.any
  42b9f8:	ldr	x8, [x0, #24]
  42b9fc:	ldr	w9, [x8]
  42ba00:	cmp	w9, #0x29
  42ba04:	b.ne	42be08 <ferror@plt+0x28568>  // b.any
  42ba08:	ldr	x2, [x8, #24]
  42ba0c:	sub	x3, x29, #0x4c
  42ba10:	mov	x0, x19
  42ba14:	mov	x1, x20
  42ba18:	bl	42d698 <ferror@plt+0x29df8>
  42ba1c:	ldur	x8, [x29, #-16]
  42ba20:	mov	x26, x0
  42ba24:	mov	x0, x8
  42ba28:	bl	403510 <free@plt>
  42ba2c:	b	42bd20 <ferror@plt+0x28480>
  42ba30:	mov	w8, #0xa                   	// #10
  42ba34:	mov	w0, #0xa0                  	// #160
  42ba38:	stp	x19, x20, [x29, #-72]
  42ba3c:	stur	xzr, [x29, #-56]
  42ba40:	stur	wzr, [x29, #-48]
  42ba44:	stur	w8, [x29, #-28]
  42ba48:	bl	403290 <xmalloc@plt>
  42ba4c:	stur	x0, [x29, #-40]
  42ba50:	mov	x0, x26
  42ba54:	stur	wzr, [x29, #-32]
  42ba58:	cbz	w27, 42ba94 <ferror@plt+0x281f4>
  42ba5c:	ldr	x9, [sp, #112]
  42ba60:	add	x26, x9, w27, uxtw
  42ba64:	cmp	x26, x9
  42ba68:	b.eq	42bad8 <ferror@plt+0x28238>  // b.none
  42ba6c:	ldrb	w8, [x26, #2]
  42ba70:	cbz	w8, 42c658 <ferror@plt+0x28db8>
  42ba74:	sub	x0, x29, #0x48
  42ba78:	sub	x1, x29, #0x18
  42ba7c:	mov	x2, x26
  42ba80:	bl	42dde0 <ferror@plt+0x2a540>
  42ba84:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42ba88:	ldur	x26, [x29, #-24]
  42ba8c:	ldrb	w9, [x26]
  42ba90:	b	42bb04 <ferror@plt+0x28264>
  42ba94:	mov	w1, #0x5f                  	// #95
  42ba98:	bl	403560 <strchr@plt>
  42ba9c:	cbz	x0, 42c374 <ferror@plt+0x28ad4>
  42baa0:	mov	x26, x0
  42baa4:	ldrb	w8, [x0, #1]!
  42baa8:	cmp	w8, #0x5f
  42baac:	b.ne	42ba94 <ferror@plt+0x281f4>  // b.any
  42bab0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42bab4:	mov	x0, x26
  42bab8:	add	x1, x1, #0x2f9
  42babc:	bl	403550 <strspn@plt>
  42bac0:	ldr	x9, [sp, #112]
  42bac4:	cmp	w0, #0x3
  42bac8:	b.cc	42ba64 <ferror@plt+0x281c4>  // b.lo, b.ul, b.last
  42bacc:	sub	w8, w0, #0x2
  42bad0:	add	x26, x26, x8
  42bad4:	b	42ba64 <ferror@plt+0x281c4>
  42bad8:	ldr	x26, [sp, #112]
  42badc:	adrp	x8, 455000 <warn@@Base+0x23c6c>
  42bae0:	add	x8, x8, #0x3b0
  42bae4:	ldrb	w9, [x26, #2]!
  42bae8:	ldrh	w8, [x8, x9, lsl #1]
  42baec:	tbnz	w8, #2, 42bb00 <ferror@plt+0x28260>
  42baf0:	cmp	w9, #0x51
  42baf4:	b.eq	42bb00 <ferror@plt+0x28260>  // b.none
  42baf8:	cmp	w9, #0x74
  42bafc:	b.ne	42bddc <ferror@plt+0x2853c>  // b.any
  42bb00:	stur	x26, [x29, #-24]
  42bb04:	cbz	w9, 42bd04 <ferror@plt+0x28464>
  42bb08:	mov	w27, wzr
  42bb0c:	mov	w8, wzr
  42bb10:	mov	x21, xzr
  42bb14:	mov	x28, x26
  42bb18:	and	w9, w9, #0xff
  42bb1c:	cmp	w9, #0x42
  42bb20:	b.gt	42bb64 <ferror@plt+0x282c4>
  42bb24:	sub	w10, w9, #0x30
  42bb28:	cmp	w10, #0xa
  42bb2c:	b.cs	42bc5c <ferror@plt+0x283bc>  // b.hs, b.nlast
  42bb30:	cmp	x21, #0x0
  42bb34:	sub	x0, x29, #0x18
  42bb38:	mov	x1, xzr
  42bb3c:	csel	x21, x28, x21, eq  // eq = none
  42bb40:	bl	42f204 <ferror@plt+0x2b964>
  42bb44:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42bb48:	ldp	w8, w9, [x29, #-32]
  42bb4c:	ldur	x10, [x29, #-24]
  42bb50:	cmp	w8, w9
  42bb54:	sub	x27, x10, x21
  42bb58:	b.cs	42bba4 <ferror@plt+0x28304>  // b.hs, b.nlast
  42bb5c:	ldur	x0, [x29, #-40]
  42bb60:	b	42bbc0 <ferror@plt+0x28320>
  42bb64:	cmp	w9, #0x52
  42bb68:	b.le	42bc00 <ferror@plt+0x28360>
  42bb6c:	cmp	w9, #0x5f
  42bb70:	b.eq	42c3ec <ferror@plt+0x28b4c>  // b.none
  42bb74:	cmp	w9, #0x53
  42bb78:	b.eq	42bc48 <ferror@plt+0x283a8>  // b.none
  42bb7c:	cmp	w9, #0x74
  42bb80:	b.ne	42bc60 <ferror@plt+0x283c0>  // b.any
  42bb84:	cmp	x21, #0x0
  42bb88:	sub	x0, x29, #0x48
  42bb8c:	sub	x1, x29, #0x18
  42bb90:	mov	x2, xzr
  42bb94:	csel	x21, x28, x21, eq  // eq = none
  42bb98:	bl	42edb0 <ferror@plt+0x2b510>
  42bb9c:	cbnz	w0, 42bb48 <ferror@plt+0x282a8>
  42bba0:	b	42c418 <ferror@plt+0x28b78>
  42bba4:	ldur	x0, [x29, #-40]
  42bba8:	add	w8, w9, #0xa
  42bbac:	lsl	x1, x8, #4
  42bbb0:	stur	w8, [x29, #-28]
  42bbb4:	bl	4031e0 <xrealloc@plt>
  42bbb8:	ldur	w8, [x29, #-32]
  42bbbc:	stur	x0, [x29, #-40]
  42bbc0:	add	x9, x0, w8, uxtw #4
  42bbc4:	str	x21, [x9], #8
  42bbc8:	mov	x21, xzr
  42bbcc:	str	w27, [x9]
  42bbd0:	add	w8, w8, #0x1
  42bbd4:	mov	w27, #0x1                   	// #1
  42bbd8:	stur	w8, [x29, #-32]
  42bbdc:	ldp	x3, x2, [sp, #48]
  42bbe0:	sub	x0, x29, #0x48
  42bbe4:	sub	x1, x29, #0x18
  42bbe8:	bl	42e764 <ferror@plt+0x2aec4>
  42bbec:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42bbf0:	mov	w8, #0x1                   	// #1
  42bbf4:	ldur	x28, [x29, #-24]
  42bbf8:	ldrb	w9, [x28]
  42bbfc:	b	42bb18 <ferror@plt+0x28278>
  42bc00:	cmp	w9, #0x43
  42bc04:	b.eq	42bc48 <ferror@plt+0x283a8>  // b.none
  42bc08:	cmp	w9, #0x46
  42bc0c:	b.eq	42bc78 <ferror@plt+0x283d8>  // b.none
  42bc10:	cmp	w9, #0x51
  42bc14:	b.ne	42bc60 <ferror@plt+0x283c0>  // b.any
  42bc18:	sub	x0, x29, #0x48
  42bc1c:	sub	x1, x29, #0x18
  42bc20:	mov	x2, xzr
  42bc24:	bl	42e974 <ferror@plt+0x2b0d4>
  42bc28:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42bc2c:	ldp	w8, w9, [x29, #-32]
  42bc30:	ldur	x10, [x29, #-24]
  42bc34:	cmp	w8, w9
  42bc38:	sub	x27, x10, x28
  42bc3c:	b.cs	42bca4 <ferror@plt+0x28404>  // b.hs, b.nlast
  42bc40:	ldur	x0, [x29, #-40]
  42bc44:	b	42bcc0 <ferror@plt+0x28420>
  42bc48:	cmp	x21, #0x0
  42bc4c:	add	x9, x28, #0x1
  42bc50:	csel	x21, x28, x21, eq  // eq = none
  42bc54:	stur	x9, [x29, #-24]
  42bc58:	b	42bc9c <ferror@plt+0x283fc>
  42bc5c:	cbz	w9, 42bcec <ferror@plt+0x2844c>
  42bc60:	ldp	x3, x2, [sp, #48]
  42bc64:	sub	x0, x29, #0x48
  42bc68:	sub	x1, x29, #0x18
  42bc6c:	bl	42e764 <ferror@plt+0x2aec4>
  42bc70:	cbnz	w0, 42bc98 <ferror@plt+0x283f8>
  42bc74:	b	42c418 <ferror@plt+0x28b78>
  42bc78:	ldp	x3, x2, [sp, #48]
  42bc7c:	add	x8, x28, #0x1
  42bc80:	sub	x0, x29, #0x48
  42bc84:	sub	x1, x29, #0x18
  42bc88:	stur	x8, [x29, #-24]
  42bc8c:	bl	42e764 <ferror@plt+0x2aec4>
  42bc90:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42bc94:	mov	x21, xzr
  42bc98:	mov	w8, #0x1                   	// #1
  42bc9c:	cbnz	w27, 42bbdc <ferror@plt+0x2833c>
  42bca0:	b	42bbf4 <ferror@plt+0x28354>
  42bca4:	ldur	x0, [x29, #-40]
  42bca8:	add	w8, w9, #0xa
  42bcac:	lsl	x1, x8, #4
  42bcb0:	stur	w8, [x29, #-28]
  42bcb4:	bl	4031e0 <xrealloc@plt>
  42bcb8:	ldur	w8, [x29, #-32]
  42bcbc:	stur	x0, [x29, #-40]
  42bcc0:	add	x9, x0, w8, uxtw #4
  42bcc4:	str	x28, [x9], #8
  42bcc8:	b	42bbc8 <ferror@plt+0x28328>
  42bccc:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42bcd0:	sub	x0, x29, #0x48
  42bcd4:	add	x1, x1, #0x189
  42bcd8:	mov	x2, x26
  42bcdc:	mov	x3, x21
  42bce0:	mov	w4, w27
  42bce4:	bl	403090 <sprintf@plt>
  42bce8:	b	42b8a0 <ferror@plt+0x28000>
  42bcec:	cbnz	w8, 42bd04 <ferror@plt+0x28464>
  42bcf0:	ldp	x3, x2, [sp, #48]
  42bcf4:	sub	x0, x29, #0x48
  42bcf8:	sub	x1, x29, #0x18
  42bcfc:	bl	42e764 <ferror@plt+0x2aec4>
  42bd00:	cbz	w0, 42c418 <ferror@plt+0x28b78>
  42bd04:	ldur	x0, [x29, #-40]
  42bd08:	bl	403510 <free@plt>
  42bd0c:	ldur	x26, [x29, #-56]
  42bd10:	stur	xzr, [x29, #-40]
  42bd14:	cbz	x26, 42be3c <ferror@plt+0x2859c>
  42bd18:	ldur	w8, [x29, #-48]
  42bd1c:	stur	w8, [x29, #-76]
  42bd20:	ldur	x28, [x29, #-144]
  42bd24:	ldr	x25, [sp, #144]
  42bd28:	ldr	x2, [sp, #72]
  42bd2c:	cbz	x26, 42c42c <ferror@plt+0x28b8c>
  42bd30:	ldur	w4, [x29, #-76]
  42bd34:	ldr	x1, [sp, #64]
  42bd38:	mov	x0, x19
  42bd3c:	mov	x3, x26
  42bd40:	bl	426df8 <ferror@plt+0x23558>
  42bd44:	ldr	x26, [sp, #112]
  42bd48:	mov	x27, x0
  42bd4c:	ldr	x8, [sp, #96]
  42bd50:	cbz	x27, 42c42c <ferror@plt+0x28b8c>
  42bd54:	ldr	w9, [sp, #140]
  42bd58:	add	w21, w9, #0x1
  42bd5c:	cmp	w21, w8
  42bd60:	b.cc	42bd7c <ferror@plt+0x284dc>  // b.lo, b.ul, b.last
  42bd64:	ldur	x0, [x29, #-112]
  42bd68:	add	w8, w8, #0xa
  42bd6c:	lsl	x1, x8, #3
  42bd70:	str	x8, [sp, #96]
  42bd74:	bl	4031e0 <xrealloc@plt>
  42bd78:	stur	x0, [x29, #-112]
  42bd7c:	ldp	w3, w8, [sp, #104]
  42bd80:	ldr	w5, [sp, #132]
  42bd84:	mov	x0, x19
  42bd88:	mov	x1, x26
  42bd8c:	mov	x2, x27
  42bd90:	cbz	w8, 42bda0 <ferror@plt+0x28500>
  42bd94:	ldr	w4, [sp, #136]
  42bd98:	bl	427238 <ferror@plt+0x23998>
  42bd9c:	b	42bdac <ferror@plt+0x2850c>
  42bda0:	ldr	w4, [sp, #136]
  42bda4:	ldp	x6, x7, [sp, #80]
  42bda8:	bl	4271cc <ferror@plt+0x2392c>
  42bdac:	ldur	x26, [x29, #-112]
  42bdb0:	ldr	w8, [sp, #140]
  42bdb4:	str	x0, [x26, w8, uxtw #3]
  42bdb8:	cbz	x0, 42c5f4 <ferror@plt+0x28d54>
  42bdbc:	ldr	x8, [x22]
  42bdc0:	ldr	x27, [sp, #120]
  42bdc4:	ldrb	w8, [x8]
  42bdc8:	cmp	w8, #0x3b
  42bdcc:	b.eq	42bed0 <ferror@plt+0x28630>  // b.none
  42bdd0:	str	w21, [sp, #140]
  42bdd4:	cbnz	w8, 42b2e0 <ferror@plt+0x27a40>
  42bdd8:	b	42bed0 <ferror@plt+0x28630>
  42bddc:	ldr	x8, [sp, #112]
  42bde0:	sub	x0, x8, #0x1
  42bde4:	ldrb	w8, [x0, #1]!
  42bde8:	cmp	w8, #0x5f
  42bdec:	b.eq	42bde4 <ferror@plt+0x28544>  // b.none
  42bdf0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42bdf4:	add	x1, x1, #0x2f8
  42bdf8:	bl	4036d0 <strstr@plt>
  42bdfc:	cbz	x0, 42c658 <ferror@plt+0x28db8>
  42be00:	mov	x26, x0
  42be04:	b	42ba6c <ferror@plt+0x281cc>
  42be08:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42be0c:	ldr	x21, [x8, #3792]
  42be10:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42be14:	mov	w2, #0x5                   	// #5
  42be18:	mov	x0, xzr
  42be1c:	add	x1, x1, #0x1b7
  42be20:	bl	403700 <dcgettext@plt>
  42be24:	mov	x1, x0
  42be28:	mov	x0, x21
  42be2c:	bl	403880 <fprintf@plt>
  42be30:	ldur	x0, [x29, #-16]
  42be34:	bl	403510 <free@plt>
  42be38:	b	42be94 <ferror@plt+0x285f4>
  42be3c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42be40:	ldr	x21, [x8, #3792]
  42be44:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42be48:	mov	w2, #0x5                   	// #5
  42be4c:	mov	x0, xzr
  42be50:	add	x1, x1, #0x192
  42be54:	bl	403700 <dcgettext@plt>
  42be58:	mov	x1, x0
  42be5c:	mov	x0, x21
  42be60:	bl	403880 <fprintf@plt>
  42be64:	ldur	x26, [x29, #-56]
  42be68:	b	42bd18 <ferror@plt+0x28478>
  42be6c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42be70:	ldr	x21, [x8, #3792]
  42be74:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42be78:	mov	w2, #0x5                   	// #5
  42be7c:	add	x1, x1, #0x1d9
  42be80:	bl	403700 <dcgettext@plt>
  42be84:	ldr	x2, [sp, #112]
  42be88:	mov	x1, x0
  42be8c:	mov	x0, x21
  42be90:	bl	403880 <fprintf@plt>
  42be94:	mov	x26, xzr
  42be98:	b	42bd20 <ferror@plt+0x28480>
  42be9c:	sub	x27, x21, x26
  42bea0:	add	w8, w27, #0x1
  42bea4:	sxtw	x0, w8
  42bea8:	bl	403290 <xmalloc@plt>
  42beac:	sxtw	x2, w27
  42beb0:	mov	x1, x26
  42beb4:	mov	x28, x0
  42beb8:	bl	402f70 <memcpy@plt>
  42bebc:	ldr	x25, [sp, #144]
  42bec0:	add	x8, x21, #0x1
  42bec4:	str	x28, [sp, #152]
  42bec8:	strb	wzr, [x28, w27, sxtw]
  42becc:	b	42b2bc <ferror@plt+0x27a1c>
  42bed0:	str	xzr, [x26, w21, uxtw #3]
  42bed4:	ldr	x8, [x22]
  42bed8:	ldrb	w9, [x8]
  42bedc:	cbz	w9, 42bee8 <ferror@plt+0x28648>
  42bee0:	add	x8, x8, #0x1
  42bee4:	str	x8, [x22]
  42bee8:	ldr	w8, [sp, #28]
  42beec:	add	w27, w8, #0x1
  42bef0:	ldr	x8, [sp, #8]
  42bef4:	cmp	w27, w8
  42bef8:	b.cc	42bf14 <ferror@plt+0x28674>  // b.lo, b.ul, b.last
  42befc:	ldp	x8, x0, [sp, #8]
  42bf00:	add	w8, w8, #0xa
  42bf04:	lsl	x1, x8, #3
  42bf08:	str	x8, [sp, #8]
  42bf0c:	bl	4031e0 <xrealloc@plt>
  42bf10:	str	x0, [sp, #16]
  42bf14:	ldr	x1, [sp, #152]
  42bf18:	ldur	x2, [x29, #-112]
  42bf1c:	mov	x0, x19
  42bf20:	bl	4271a0 <ferror@plt+0x23900>
  42bf24:	ldr	x8, [sp, #16]
  42bf28:	ldr	w9, [sp, #28]
  42bf2c:	ldr	x25, [sp, #144]
  42bf30:	str	w27, [sp, #28]
  42bf34:	str	x0, [x8, w9, uxtw #3]
  42bf38:	ldr	x26, [x22]
  42bf3c:	ldrb	w21, [x26]
  42bf40:	cmp	w21, #0x3b
  42bf44:	b.ne	42b224 <ferror@plt+0x27984>  // b.any
  42bf48:	b	42c4ac <ferror@plt+0x28c0c>
  42bf4c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42bf50:	ldr	x22, [x8, #3792]
  42bf54:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42bf58:	add	x1, x1, #0xe5d
  42bf5c:	mov	w2, #0x5                   	// #5
  42bf60:	bl	403700 <dcgettext@plt>
  42bf64:	ldur	x2, [x29, #-112]
  42bf68:	mov	x1, x0
  42bf6c:	mov	x0, x22
  42bf70:	bl	403880 <fprintf@plt>
  42bf74:	b	42c458 <ferror@plt+0x28bb8>
  42bf78:	mov	x8, xzr
  42bf7c:	mov	w4, #0x1                   	// #1
  42bf80:	mov	x0, x19
  42bf84:	mov	x1, x27
  42bf88:	mov	x2, x24
  42bf8c:	mov	x3, x28
  42bf90:	str	xzr, [x28, x8, lsl #3]
  42bf94:	bl	426df8 <ferror@plt+0x23558>
  42bf98:	b	42c27c <ferror@plt+0x289dc>
  42bf9c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42bfa0:	ldr	x21, [x8, #3792]
  42bfa4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42bfa8:	add	x1, x1, #0xe5d
  42bfac:	mov	w2, #0x5                   	// #5
  42bfb0:	mov	x0, xzr
  42bfb4:	bl	403700 <dcgettext@plt>
  42bfb8:	mov	x1, x0
  42bfbc:	mov	x0, x21
  42bfc0:	mov	x2, x24
  42bfc4:	b	42c050 <ferror@plt+0x287b0>
  42bfc8:	cbnz	w8, 42c058 <ferror@plt+0x287b8>
  42bfcc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42bfd0:	ldr	x19, [x8, #3792]
  42bfd4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42bfd8:	add	x1, x1, #0xe5d
  42bfdc:	mov	w2, #0x5                   	// #5
  42bfe0:	mov	x0, xzr
  42bfe4:	bl	403700 <dcgettext@plt>
  42bfe8:	mov	x1, x0
  42bfec:	mov	x0, x19
  42bff0:	mov	x2, x26
  42bff4:	bl	403880 <fprintf@plt>
  42bff8:	mov	x25, xzr
  42bffc:	mov	x0, x25
  42c000:	ldp	x20, x19, [sp, #384]
  42c004:	ldp	x22, x21, [sp, #368]
  42c008:	ldp	x24, x23, [sp, #352]
  42c00c:	ldp	x26, x25, [sp, #336]
  42c010:	ldp	x28, x27, [sp, #320]
  42c014:	ldp	x29, x30, [sp, #304]
  42c018:	add	sp, sp, #0x190
  42c01c:	ret
  42c020:	mov	w27, w28
  42c024:	b	42ad68 <ferror@plt+0x274c8>
  42c028:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c02c:	ldr	x22, [x8, #3792]
  42c030:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c034:	add	x1, x1, #0xe5d
  42c038:	mov	w2, #0x5                   	// #5
  42c03c:	mov	x0, xzr
  42c040:	bl	403700 <dcgettext@plt>
  42c044:	mov	x1, x0
  42c048:	mov	x0, x22
  42c04c:	mov	x2, x27
  42c050:	bl	403880 <fprintf@plt>
  42c054:	b	42c460 <ferror@plt+0x28bc0>
  42c058:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c05c:	add	x1, x1, #0xe7c
  42c060:	mov	w2, #0x5                   	// #5
  42c064:	mov	x0, xzr
  42c068:	bl	403700 <dcgettext@plt>
  42c06c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c070:	ldr	x23, [x8, #3792]
  42c074:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c078:	mov	x25, x0
  42c07c:	add	x1, x1, #0xe6b
  42c080:	mov	w2, #0x5                   	// #5
  42c084:	mov	x0, xzr
  42c088:	bl	403700 <dcgettext@plt>
  42c08c:	mov	x1, x0
  42c090:	mov	x0, x23
  42c094:	mov	x2, x25
  42c098:	mov	x3, x26
  42c09c:	bl	403880 <fprintf@plt>
  42c0a0:	ldr	x25, [x22]
  42c0a4:	mov	w23, #0x7                   	// #7
  42c0a8:	add	x25, x25, #0x1
  42c0ac:	mov	w1, #0x3c                  	// #60
  42c0b0:	mov	x0, x25
  42c0b4:	str	x25, [x22]
  42c0b8:	bl	403560 <strchr@plt>
  42c0bc:	mov	x27, x0
  42c0c0:	mov	w1, #0x3a                  	// #58
  42c0c4:	mov	x0, x25
  42c0c8:	bl	403560 <strchr@plt>
  42c0cc:	cbz	x0, 42c12c <ferror@plt+0x2888c>
  42c0d0:	mov	x28, x0
  42c0d4:	cbz	x27, 42c148 <ferror@plt+0x288a8>
  42c0d8:	cmp	x28, x27
  42c0dc:	b.ls	42c148 <ferror@plt+0x288a8>  // b.plast
  42c0e0:	ldrb	w8, [x28, #1]
  42c0e4:	cmp	w8, #0x3a
  42c0e8:	b.ne	42c148 <ferror@plt+0x288a8>  // b.any
  42c0ec:	mov	w8, wzr
  42c0f0:	ldrb	w9, [x27]
  42c0f4:	cmp	w9, #0x3c
  42c0f8:	b.eq	42c118 <ferror@plt+0x28878>  // b.none
  42c0fc:	cmp	w9, #0x3e
  42c100:	b.eq	42c120 <ferror@plt+0x28880>  // b.none
  42c104:	cbz	w9, 42bfcc <ferror@plt+0x2872c>
  42c108:	cbnz	w8, 42c124 <ferror@plt+0x28884>
  42c10c:	cmp	w9, #0x3a
  42c110:	b.ne	42c124 <ferror@plt+0x28884>  // b.any
  42c114:	b	42c144 <ferror@plt+0x288a4>
  42c118:	add	w8, w8, #0x1
  42c11c:	b	42c124 <ferror@plt+0x28884>
  42c120:	sub	w8, w8, #0x1
  42c124:	add	x27, x27, #0x1
  42c128:	b	42c0f0 <ferror@plt+0x28850>
  42c12c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c130:	ldr	x19, [x8, #3792]
  42c134:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c138:	add	x1, x1, #0xe5d
  42c13c:	mov	w2, #0x5                   	// #5
  42c140:	b	42bfe4 <ferror@plt+0x28744>
  42c144:	mov	x28, x27
  42c148:	sub	x26, x28, x25
  42c14c:	cbz	x24, 42c174 <ferror@plt+0x288d4>
  42c150:	mov	x0, x24
  42c154:	mov	x1, x25
  42c158:	mov	x2, x26
  42c15c:	bl	403210 <strncmp@plt>
  42c160:	cbnz	w0, 42c174 <ferror@plt+0x288d4>
  42c164:	ldrb	w8, [x24, x26]
  42c168:	cbnz	w8, 42c174 <ferror@plt+0x288d4>
  42c16c:	mov	w8, #0x1                   	// #1
  42c170:	str	w8, [x20, #424]
  42c174:	mov	x0, x19
  42c178:	mov	x1, x20
  42c17c:	mov	x2, x25
  42c180:	mov	w3, w26
  42c184:	mov	w4, w23
  42c188:	bl	42cf68 <ferror@plt+0x296c8>
  42c18c:	add	x8, x28, #0x1
  42c190:	mov	x25, x0
  42c194:	str	x8, [x22]
  42c198:	b	42c464 <ferror@plt+0x28bc4>
  42c19c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c1a0:	add	x1, x1, #0x51
  42c1a4:	mov	x0, x19
  42c1a8:	bl	4273f4 <ferror@plt+0x23b54>
  42c1ac:	mov	x25, x0
  42c1b0:	cbnz	x0, 42c1cc <ferror@plt+0x2892c>
  42c1b4:	mov	w1, #0x4                   	// #4
  42c1b8:	mov	x0, x19
  42c1bc:	mov	w2, wzr
  42c1c0:	bl	4268e0 <ferror@plt+0x23040>
  42c1c4:	mov	x25, x0
  42c1c8:	cbz	x0, 42c464 <ferror@plt+0x28bc4>
  42c1cc:	ldur	x8, [x29, #-72]
  42c1d0:	str	x8, [x22]
  42c1d4:	b	42a5dc <ferror@plt+0x26d3c>
  42c1d8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c1dc:	add	x1, x1, #0xe9e
  42c1e0:	mov	w2, #0x5                   	// #5
  42c1e4:	mov	x0, xzr
  42c1e8:	bl	403700 <dcgettext@plt>
  42c1ec:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c1f0:	ldr	x22, [x8, #3792]
  42c1f4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c1f8:	mov	x26, x0
  42c1fc:	add	x1, x1, #0xe6b
  42c200:	mov	w2, #0x5                   	// #5
  42c204:	mov	x0, xzr
  42c208:	bl	403700 <dcgettext@plt>
  42c20c:	ldur	x3, [x29, #-128]
  42c210:	mov	x1, x0
  42c214:	mov	x0, x22
  42c218:	mov	x2, x26
  42c21c:	bl	403880 <fprintf@plt>
  42c220:	and	w8, w25, w28
  42c224:	cbz	x27, 42c258 <ferror@plt+0x289b8>
  42c228:	cbnz	w8, 42c284 <ferror@plt+0x289e4>
  42c22c:	sub	x2, x29, #0x10
  42c230:	mov	x0, x19
  42c234:	mov	x1, x20
  42c238:	bl	42c970 <ferror@plt+0x290d0>
  42c23c:	mov	x1, x0
  42c240:	cbz	x0, 42c540 <ferror@plt+0x28ca0>
  42c244:	ldur	x2, [x29, #-112]
  42c248:	mov	x0, x19
  42c24c:	mov	x3, x23
  42c250:	bl	426c24 <ferror@plt+0x23384>
  42c254:	b	42c27c <ferror@plt+0x289dc>
  42c258:	ldur	x9, [x29, #-112]
  42c25c:	cmp	x9, #0x0
  42c260:	cset	w9, eq  // eq = none
  42c264:	and	w9, w8, w9
  42c268:	cmp	w9, #0x1
  42c26c:	b.ne	42c2a8 <ferror@plt+0x28a08>  // b.any
  42c270:	cbnz	x23, 42c2a8 <ferror@plt+0x28a08>
  42c274:	mov	x0, x19
  42c278:	bl	4268b8 <ferror@plt+0x23018>
  42c27c:	mov	x25, x0
  42c280:	b	42c464 <ferror@plt+0x28bc4>
  42c284:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c288:	ldr	x22, [x8, #3792]
  42c28c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c290:	add	x1, x1, #0xe5d
  42c294:	mov	w2, #0x5                   	// #5
  42c298:	mov	x0, xzr
  42c29c:	bl	403700 <dcgettext@plt>
  42c2a0:	ldur	x2, [x29, #-128]
  42c2a4:	b	42b0a0 <ferror@plt+0x27800>
  42c2a8:	ldur	x11, [x29, #-112]
  42c2ac:	cmp	x23, #0x0
  42c2b0:	cset	w10, eq  // eq = none
  42c2b4:	cmp	x11, #0x1
  42c2b8:	b.lt	42c33c <ferror@plt+0x28a9c>  // b.tstop
  42c2bc:	and	w10, w8, w10
  42c2c0:	cbz	w10, 42c33c <ferror@plt+0x28a9c>
  42c2c4:	ldur	x1, [x29, #-112]
  42c2c8:	mov	x0, x19
  42c2cc:	b	42a788 <ferror@plt+0x26ee8>
  42c2d0:	mov	w1, #0x8                   	// #8
  42c2d4:	mov	x0, x19
  42c2d8:	mov	w2, wzr
  42c2dc:	b	42b018 <ferror@plt+0x27778>
  42c2e0:	ldur	w1, [x29, #-120]
  42c2e4:	ldp	x4, x2, [x29, #-136]
  42c2e8:	mov	x6, xzr
  42c2ec:	mov	w7, wzr
  42c2f0:	b	42c5bc <ferror@plt+0x28d1c>
  42c2f4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c2f8:	ldr	x21, [x8, #3792]
  42c2fc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c300:	add	x1, x1, #0xe5d
  42c304:	mov	w2, #0x5                   	// #5
  42c308:	mov	x0, xzr
  42c30c:	b	42c324 <ferror@plt+0x28a84>
  42c310:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c314:	ldr	x21, [x8, #3792]
  42c318:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c31c:	add	x1, x1, #0xe5d
  42c320:	mov	w2, #0x5                   	// #5
  42c324:	bl	403700 <dcgettext@plt>
  42c328:	ldr	x2, [sp, #40]
  42c32c:	mov	x1, x0
  42c330:	mov	x0, x21
  42c334:	bl	403880 <fprintf@plt>
  42c338:	b	42c42c <ferror@plt+0x28b8c>
  42c33c:	ldur	x10, [x29, #-112]
  42c340:	mov	x22, x20
  42c344:	mov	x21, x19
  42c348:	cmp	x10, #0x1
  42c34c:	b.lt	42c39c <ferror@plt+0x28afc>  // b.tstop
  42c350:	cbnz	x23, 42c39c <ferror@plt+0x28afc>
  42c354:	mov	x0, x21
  42c358:	ldur	x1, [x29, #-112]
  42c35c:	mov	x19, x21
  42c360:	bl	42691c <ferror@plt+0x2307c>
  42c364:	b	42c798 <ferror@plt+0x28ef8>
  42c368:	mov	x6, xzr
  42c36c:	mov	w7, wzr
  42c370:	b	42c5a4 <ferror@plt+0x28d04>
  42c374:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c378:	ldr	x21, [x8, #3792]
  42c37c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c380:	add	x1, x1, #0x1d9
  42c384:	mov	w2, #0x5                   	// #5
  42c388:	bl	403700 <dcgettext@plt>
  42c38c:	ldr	x2, [sp, #112]
  42c390:	mov	x1, x0
  42c394:	mov	x0, x21
  42c398:	b	42c414 <ferror@plt+0x28b74>
  42c39c:	ldur	x10, [x29, #-112]
  42c3a0:	cbnz	x10, 42c5fc <ferror@plt+0x28d5c>
  42c3a4:	cmn	x23, #0x1
  42c3a8:	b.ne	42c5fc <ferror@plt+0x28d5c>  // b.any
  42c3ac:	cbz	x24, 42c3d8 <ferror@plt+0x28b38>
  42c3b0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c3b4:	add	x1, x1, #0x30
  42c3b8:	mov	x0, x24
  42c3bc:	bl	4034b0 <strcmp@plt>
  42c3c0:	cbz	w0, 42c784 <ferror@plt+0x28ee4>
  42c3c4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c3c8:	add	x1, x1, #0x3e
  42c3cc:	mov	x0, x24
  42c3d0:	bl	4034b0 <strcmp@plt>
  42c3d4:	cbz	w0, 42c7a4 <ferror@plt+0x28f04>
  42c3d8:	mov	w1, #0x4                   	// #4
  42c3dc:	mov	w2, #0x1                   	// #1
  42c3e0:	mov	x19, x21
  42c3e4:	mov	x0, x21
  42c3e8:	b	42c794 <ferror@plt+0x28ef4>
  42c3ec:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c3f0:	ldr	x21, [x8, #3792]
  42c3f4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c3f8:	add	x1, x1, #0x1d9
  42c3fc:	mov	w2, #0x5                   	// #5
  42c400:	mov	x0, xzr
  42c404:	bl	403700 <dcgettext@plt>
  42c408:	mov	x1, x0
  42c40c:	mov	x0, x21
  42c410:	mov	x2, x26
  42c414:	bl	403880 <fprintf@plt>
  42c418:	ldur	x0, [x29, #-40]
  42c41c:	cbz	x0, 42c424 <ferror@plt+0x28b84>
  42c420:	bl	403510 <free@plt>
  42c424:	ldur	x28, [x29, #-144]
  42c428:	ldr	x25, [sp, #144]
  42c42c:	ldr	x0, [sp, #152]
  42c430:	ldur	x26, [x29, #-112]
  42c434:	cbz	x0, 42c43c <ferror@plt+0x28b9c>
  42c438:	bl	403510 <free@plt>
  42c43c:	cbz	x26, 42c448 <ferror@plt+0x28ba8>
  42c440:	mov	x0, x26
  42c444:	bl	403510 <free@plt>
  42c448:	cbz	x28, 42c454 <ferror@plt+0x28bb4>
  42c44c:	mov	x0, x28
  42c450:	bl	403510 <free@plt>
  42c454:	cbz	x25, 42c464 <ferror@plt+0x28bc4>
  42c458:	mov	x0, x25
  42c45c:	bl	403510 <free@plt>
  42c460:	mov	x25, xzr
  42c464:	cbz	x25, 42bffc <ferror@plt+0x2875c>
  42c468:	ldur	w8, [x29, #-96]
  42c46c:	cmn	w8, #0x1
  42c470:	b.eq	42c488 <ferror@plt+0x28be8>  // b.none
  42c474:	sub	x1, x29, #0x60
  42c478:	mov	x0, x20
  42c47c:	bl	42ce3c <ferror@plt+0x2959c>
  42c480:	cbz	x0, 42bff8 <ferror@plt+0x28758>
  42c484:	str	x25, [x0]
  42c488:	ldur	w2, [x29, #-100]
  42c48c:	cmn	w2, #0x1
  42c490:	b.eq	42bffc <ferror@plt+0x2875c>  // b.none
  42c494:	mov	x0, x19
  42c498:	mov	x1, x25
  42c49c:	bl	427380 <ferror@plt+0x23ae0>
  42c4a0:	cbnz	w0, 42bffc <ferror@plt+0x2875c>
  42c4a4:	b	42bff8 <ferror@plt+0x28758>
  42c4a8:	ldr	w27, [sp, #28]
  42c4ac:	ldr	x8, [sp, #16]
  42c4b0:	cbz	x8, 42c618 <ferror@plt+0x28d78>
  42c4b4:	ldr	x5, [sp, #16]
  42c4b8:	str	xzr, [x5, w27, uxtw #3]
  42c4bc:	ldr	x26, [x22]
  42c4c0:	b	42c61c <ferror@plt+0x28d7c>
  42c4c4:	mov	x0, x28
  42c4c8:	mov	x1, x24
  42c4cc:	mov	x2, xzr
  42c4d0:	mov	x3, x22
  42c4d4:	mov	x4, xzr
  42c4d8:	mov	x5, x23
  42c4dc:	str	x21, [x22]
  42c4e0:	bl	42a0b4 <ferror@plt+0x26814>
  42c4e4:	ldr	x8, [x22]
  42c4e8:	mov	x6, x0
  42c4ec:	add	x8, x8, #0x1
  42c4f0:	ldurb	w9, [x8, #-1]
  42c4f4:	cmp	w9, #0x3b
  42c4f8:	b.eq	42c59c <ferror@plt+0x28cfc>  // b.none
  42c4fc:	cbnz	w9, 42c4ec <ferror@plt+0x28c4c>
  42c500:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c504:	ldr	x21, [x8, #3792]
  42c508:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c50c:	add	x1, x1, #0xe5d
  42c510:	mov	w2, #0x5                   	// #5
  42c514:	mov	x0, xzr
  42c518:	bl	403700 <dcgettext@plt>
  42c51c:	mov	x1, x0
  42c520:	mov	x0, x21
  42c524:	mov	x2, x26
  42c528:	bl	403880 <fprintf@plt>
  42c52c:	ldr	x25, [sp, #144]
  42c530:	mov	x19, x28
  42c534:	mov	x20, x24
  42c538:	cbnz	x25, 42c458 <ferror@plt+0x28bb8>
  42c53c:	b	42c464 <ferror@plt+0x28bc4>
  42c540:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c544:	add	x1, x1, #0x55
  42c548:	mov	w2, #0x5                   	// #5
  42c54c:	bl	403700 <dcgettext@plt>
  42c550:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c554:	ldr	x22, [x8, #3792]
  42c558:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c55c:	mov	x24, x0
  42c560:	add	x1, x1, #0xe6b
  42c564:	mov	w2, #0x5                   	// #5
  42c568:	mov	x0, xzr
  42c56c:	bl	403700 <dcgettext@plt>
  42c570:	ldur	x3, [x29, #-128]
  42c574:	mov	x1, x0
  42c578:	mov	x0, x22
  42c57c:	mov	x2, x24
  42c580:	bl	403880 <fprintf@plt>
  42c584:	mov	w1, #0x4                   	// #4
  42c588:	mov	x0, x19
  42c58c:	mov	w2, wzr
  42c590:	bl	4268e0 <ferror@plt+0x23040>
  42c594:	mov	x1, x0
  42c598:	b	42c244 <ferror@plt+0x289a4>
  42c59c:	mov	w7, wzr
  42c5a0:	str	x8, [x22]
  42c5a4:	ldur	w1, [x29, #-120]
  42c5a8:	ldp	x4, x2, [x29, #-136]
  42c5ac:	ldr	x25, [sp, #144]
  42c5b0:	mov	x5, x27
  42c5b4:	mov	x19, x28
  42c5b8:	mov	x20, x24
  42c5bc:	cbnz	w7, 42c5e4 <ferror@plt+0x28d44>
  42c5c0:	cbnz	x6, 42c5e4 <ferror@plt+0x28d44>
  42c5c4:	cbnz	x5, 42c5e4 <ferror@plt+0x28d44>
  42c5c8:	cbnz	x4, 42c5e4 <ferror@plt+0x28d44>
  42c5cc:	ldur	w8, [x29, #-84]
  42c5d0:	cbnz	w8, 42c5e4 <ferror@plt+0x28d44>
  42c5d4:	mov	x0, x19
  42c5d8:	mov	x3, x25
  42c5dc:	bl	4269ac <ferror@plt+0x2310c>
  42c5e0:	b	42c27c <ferror@plt+0x289dc>
  42c5e4:	mov	x0, x19
  42c5e8:	mov	x3, x25
  42c5ec:	bl	426a18 <ferror@plt+0x23178>
  42c5f0:	b	42c27c <ferror@plt+0x289dc>
  42c5f4:	ldr	x0, [sp, #152]
  42c5f8:	b	42c434 <ferror@plt+0x28b94>
  42c5fc:	cmp	x23, #0x7f
  42c600:	cset	w10, ne  // ne = any
  42c604:	eor	w9, w9, #0x1
  42c608:	orr	w9, w9, w10
  42c60c:	tbnz	w9, #0, 42c624 <ferror@plt+0x28d84>
  42c610:	mov	w1, #0x1                   	// #1
  42c614:	b	42c788 <ferror@plt+0x28ee8>
  42c618:	mov	x5, xzr
  42c61c:	ldr	x25, [sp, #144]
  42c620:	b	42ad8c <ferror@plt+0x274ec>
  42c624:	ldur	x9, [x29, #-112]
  42c628:	cbz	x9, 42c6ec <ferror@plt+0x28e4c>
  42c62c:	ldur	x9, [x29, #-112]
  42c630:	cmn	x9, #0x8
  42c634:	cset	w9, ne  // ne = any
  42c638:	bic	w9, w9, w8
  42c63c:	tbnz	w9, #0, 42c720 <ferror@plt+0x28e80>
  42c640:	ldur	x9, [x29, #-112]
  42c644:	tbz	x9, #63, 42c720 <ferror@plt+0x28e80>
  42c648:	cbnz	x23, 42c720 <ferror@plt+0x28e80>
  42c64c:	ldur	x8, [x29, #-112]
  42c650:	neg	w1, w8
  42c654:	b	42c3dc <ferror@plt+0x28b3c>
  42c658:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c65c:	ldr	x21, [x8, #3792]
  42c660:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42c664:	add	x1, x1, #0x1d9
  42c668:	mov	w2, #0x5                   	// #5
  42c66c:	mov	x0, xzr
  42c670:	b	42c388 <ferror@plt+0x28ae8>
  42c674:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c678:	ldr	x21, [x8, #3792]
  42c67c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c680:	add	x1, x1, #0xe5d
  42c684:	mov	w2, #0x5                   	// #5
  42c688:	mov	x0, xzr
  42c68c:	bl	403700 <dcgettext@plt>
  42c690:	ldr	x2, [sp, #40]
  42c694:	mov	x1, x0
  42c698:	mov	x0, x21
  42c69c:	bl	403880 <fprintf@plt>
  42c6a0:	ldp	x25, x0, [sp, #144]
  42c6a4:	ldur	x28, [x29, #-144]
  42c6a8:	b	42c430 <ferror@plt+0x28b90>
  42c6ac:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c6b0:	ldr	x19, [x8, #3792]
  42c6b4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c6b8:	add	x1, x1, #0xe5d
  42c6bc:	mov	w2, #0x5                   	// #5
  42c6c0:	mov	x0, xzr
  42c6c4:	bl	403700 <dcgettext@plt>
  42c6c8:	ldr	x2, [sp, #40]
  42c6cc:	mov	x1, x0
  42c6d0:	mov	x0, x19
  42c6d4:	bl	403880 <fprintf@plt>
  42c6d8:	ldp	x25, x0, [sp, #144]
  42c6dc:	ldur	x26, [x29, #-112]
  42c6e0:	ldr	x19, [sp, #72]
  42c6e4:	mov	x20, x21
  42c6e8:	b	42c434 <ferror@plt+0x28b94>
  42c6ec:	tbnz	x23, #63, 42c7b4 <ferror@plt+0x28f14>
  42c6f0:	mov	w9, #0xffffffff            	// #-1
  42c6f4:	cmp	x23, x9
  42c6f8:	b.eq	42c3d8 <ferror@plt+0x28b38>  // b.none
  42c6fc:	mov	w9, #0xffff                	// #65535
  42c700:	cmp	x23, x9
  42c704:	b.eq	42c7bc <ferror@plt+0x28f1c>  // b.none
  42c708:	cmp	x23, #0xff
  42c70c:	mov	x19, x21
  42c710:	mov	x20, x22
  42c714:	b.ne	42c228 <ferror@plt+0x28988>  // b.any
  42c718:	mov	w1, #0x1                   	// #1
  42c71c:	b	42b010 <ferror@plt+0x27770>
  42c720:	ldur	x10, [x29, #-112]
  42c724:	mvn	x9, x23
  42c728:	cmp	x10, x9
  42c72c:	b.eq	42c748 <ferror@plt+0x28ea8>  // b.none
  42c730:	ldur	x10, [x29, #-112]
  42c734:	add	x9, x23, #0x1
  42c738:	mov	x19, x21
  42c73c:	mov	x20, x22
  42c740:	cmp	x10, x9
  42c744:	b.ne	42c228 <ferror@plt+0x28988>  // b.any
  42c748:	cmp	x23, #0x7f
  42c74c:	b.eq	42c610 <ferror@plt+0x28d70>  // b.none
  42c750:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42c754:	cmp	x23, x9
  42c758:	b.eq	42c784 <ferror@plt+0x28ee4>  // b.none
  42c75c:	mov	w9, #0x7fffffff            	// #2147483647
  42c760:	cmp	x23, x9
  42c764:	b.eq	42c7c4 <ferror@plt+0x28f24>  // b.none
  42c768:	mov	w9, #0x7fff                	// #32767
  42c76c:	cmp	x23, x9
  42c770:	mov	x19, x21
  42c774:	mov	x20, x22
  42c778:	b.ne	42c228 <ferror@plt+0x28988>  // b.any
  42c77c:	mov	w1, #0x2                   	// #2
  42c780:	b	42c2d4 <ferror@plt+0x28a34>
  42c784:	mov	w1, #0x8                   	// #8
  42c788:	mov	x19, x21
  42c78c:	mov	x0, x21
  42c790:	mov	w2, wzr
  42c794:	bl	4268e0 <ferror@plt+0x23040>
  42c798:	mov	x25, x0
  42c79c:	mov	x20, x22
  42c7a0:	b	42c464 <ferror@plt+0x28bc4>
  42c7a4:	mov	w1, #0x8                   	// #8
  42c7a8:	b	42c3dc <ferror@plt+0x28b3c>
  42c7ac:	ldur	x28, [x29, #-144]
  42c7b0:	b	42c42c <ferror@plt+0x28b8c>
  42c7b4:	neg	w1, w23
  42c7b8:	b	42c3dc <ferror@plt+0x28b3c>
  42c7bc:	mov	w1, #0x2                   	// #2
  42c7c0:	b	42c3dc <ferror@plt+0x28b3c>
  42c7c4:	mov	w1, #0x4                   	// #4
  42c7c8:	b	42c788 <ferror@plt+0x28ee8>
  42c7cc:	stp	x29, x30, [sp, #-64]!
  42c7d0:	sub	w8, w4, #0x1
  42c7d4:	str	x23, [sp, #16]
  42c7d8:	stp	x22, x21, [sp, #32]
  42c7dc:	stp	x20, x19, [sp, #48]
  42c7e0:	mov	x19, x5
  42c7e4:	mov	w20, w4
  42c7e8:	mov	x23, x3
  42c7ec:	mov	x21, x2
  42c7f0:	cmp	w8, #0x2
  42c7f4:	mov	x29, sp
  42c7f8:	b.cc	42c818 <ferror@plt+0x28f78>  // b.lo, b.ul, b.last
  42c7fc:	ldr	w8, [x1, #96]
  42c800:	mov	x22, x1
  42c804:	cbz	w8, 42c818 <ferror@plt+0x28f78>
  42c808:	ldr	w8, [x22, #64]
  42c80c:	cbnz	w8, 42c83c <ferror@plt+0x28f9c>
  42c810:	ldr	w8, [x22, #68]
  42c814:	cbz	w8, 42c83c <ferror@plt+0x28f9c>
  42c818:	mov	x1, x21
  42c81c:	mov	x2, x23
  42c820:	mov	w3, w20
  42c824:	mov	x4, x19
  42c828:	ldp	x20, x19, [sp, #48]
  42c82c:	ldp	x22, x21, [sp, #32]
  42c830:	ldr	x23, [sp, #16]
  42c834:	ldp	x29, x30, [sp], #64
  42c838:	b	426774 <ferror@plt+0x22ed4>
  42c83c:	mov	w0, #0x28                  	// #40
  42c840:	bl	403290 <xmalloc@plt>
  42c844:	movi	v0.2d, #0x0
  42c848:	stp	q0, q0, [x0]
  42c84c:	ldr	x9, [x22, #120]
  42c850:	mov	x8, x0
  42c854:	stp	x21, x23, [x0, #8]
  42c858:	str	w20, [x0, #24]
  42c85c:	str	x19, [x0, #32]
  42c860:	str	x9, [x0]
  42c864:	str	x8, [x22, #120]
  42c868:	ldp	x20, x19, [sp, #48]
  42c86c:	ldp	x22, x21, [sp, #32]
  42c870:	ldr	x23, [sp, #16]
  42c874:	mov	w0, #0x1                   	// #1
  42c878:	ldp	x29, x30, [sp], #64
  42c87c:	ret
  42c880:	stp	x29, x30, [sp, #-48]!
  42c884:	stp	x22, x21, [sp, #16]
  42c888:	stp	x20, x19, [sp, #32]
  42c88c:	ldr	x19, [x0]
  42c890:	mov	x22, x2
  42c894:	mov	x20, x0
  42c898:	mov	x21, x1
  42c89c:	ldrb	w8, [x19]
  42c8a0:	mov	x29, sp
  42c8a4:	cmp	w8, #0x28
  42c8a8:	b.ne	42c910 <ferror@plt+0x29070>  // b.any
  42c8ac:	add	x8, x19, #0x1
  42c8b0:	mov	x0, x20
  42c8b4:	mov	x1, xzr
  42c8b8:	mov	x2, x22
  42c8bc:	str	x8, [x20]
  42c8c0:	bl	42d078 <ferror@plt+0x297d8>
  42c8c4:	str	w0, [x21]
  42c8c8:	ldr	x8, [x20]
  42c8cc:	ldrb	w9, [x8]
  42c8d0:	cmp	w9, #0x2c
  42c8d4:	b.ne	42c93c <ferror@plt+0x2909c>  // b.any
  42c8d8:	add	x8, x8, #0x1
  42c8dc:	mov	x0, x20
  42c8e0:	mov	x1, xzr
  42c8e4:	mov	x2, x22
  42c8e8:	str	x8, [x20]
  42c8ec:	bl	42d078 <ferror@plt+0x297d8>
  42c8f0:	str	w0, [x21, #4]
  42c8f4:	ldr	x8, [x20]
  42c8f8:	ldrb	w9, [x8]
  42c8fc:	cmp	w9, #0x29
  42c900:	b.ne	42c93c <ferror@plt+0x2909c>  // b.any
  42c904:	add	x8, x8, #0x1
  42c908:	str	x8, [x20]
  42c90c:	b	42c928 <ferror@plt+0x29088>
  42c910:	mov	x0, x20
  42c914:	mov	x1, xzr
  42c918:	mov	x2, x22
  42c91c:	str	wzr, [x21]
  42c920:	bl	42d078 <ferror@plt+0x297d8>
  42c924:	str	w0, [x21, #4]
  42c928:	mov	w0, #0x1                   	// #1
  42c92c:	ldp	x20, x19, [sp, #32]
  42c930:	ldp	x22, x21, [sp, #16]
  42c934:	ldp	x29, x30, [sp], #48
  42c938:	ret
  42c93c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42c940:	ldr	x20, [x8, #3792]
  42c944:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42c948:	add	x1, x1, #0xe5d
  42c94c:	mov	w2, #0x5                   	// #5
  42c950:	mov	x0, xzr
  42c954:	bl	403700 <dcgettext@plt>
  42c958:	mov	x1, x0
  42c95c:	mov	x0, x20
  42c960:	mov	x2, x19
  42c964:	bl	403880 <fprintf@plt>
  42c968:	mov	w0, wzr
  42c96c:	b	42c92c <ferror@plt+0x2908c>
  42c970:	stp	x29, x30, [sp, #-32]!
  42c974:	stp	x20, x19, [sp, #16]
  42c978:	ldr	w8, [x2]
  42c97c:	mov	x19, x0
  42c980:	mov	x29, sp
  42c984:	cbnz	w8, 42c990 <ferror@plt+0x290f0>
  42c988:	ldr	w20, [x2, #4]
  42c98c:	tbnz	w20, #31, 42c9cc <ferror@plt+0x2912c>
  42c990:	mov	x0, x1
  42c994:	mov	x1, x2
  42c998:	bl	42ce3c <ferror@plt+0x2959c>
  42c99c:	cbz	x0, 42c9ac <ferror@plt+0x2910c>
  42c9a0:	mov	x1, x0
  42c9a4:	ldr	x0, [x0]
  42c9a8:	cbz	x0, 42c9b8 <ferror@plt+0x29118>
  42c9ac:	ldp	x20, x19, [sp, #16]
  42c9b0:	ldp	x29, x30, [sp], #32
  42c9b4:	ret
  42c9b8:	mov	x0, x19
  42c9bc:	ldp	x20, x19, [sp, #16]
  42c9c0:	mov	x2, xzr
  42c9c4:	ldp	x29, x30, [sp], #32
  42c9c8:	b	42685c <ferror@plt+0x22fbc>
  42c9cc:	cmn	w20, #0x23
  42c9d0:	b.ls	42ca34 <ferror@plt+0x29194>  // b.plast
  42c9d4:	neg	w8, w20
  42c9d8:	add	x20, x1, w8, sxtw #3
  42c9dc:	ldr	x0, [x20, #144]!
  42c9e0:	cbnz	x0, 42c9ac <ferror@plt+0x2910c>
  42c9e4:	sub	w8, w8, #0x1
  42c9e8:	cmp	w8, #0x21
  42c9ec:	b.hi	42ce38 <ferror@plt+0x29598>  // b.pmore
  42c9f0:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42c9f4:	add	x9, x9, #0xd30
  42c9f8:	adr	x10, 42ca14 <ferror@plt+0x29174>
  42c9fc:	ldrh	w11, [x9, x8, lsl #1]
  42ca00:	add	x10, x10, x11, lsl #2
  42ca04:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ca08:	mov	x2, xzr
  42ca0c:	add	x1, x1, #0xf15
  42ca10:	br	x10
  42ca14:	mov	w1, #0x4                   	// #4
  42ca18:	mov	x0, x19
  42ca1c:	mov	w2, wzr
  42ca20:	bl	4268e0 <ferror@plt+0x23040>
  42ca24:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42ca28:	mov	x2, x0
  42ca2c:	add	x1, x1, #0x51
  42ca30:	b	42ce28 <ferror@plt+0x29588>
  42ca34:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42ca38:	ldr	x19, [x8, #3792]
  42ca3c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ca40:	add	x1, x1, #0xeaf
  42ca44:	mov	w2, #0x5                   	// #5
  42ca48:	mov	x0, xzr
  42ca4c:	bl	403700 <dcgettext@plt>
  42ca50:	mov	x1, x0
  42ca54:	mov	x0, x19
  42ca58:	mov	w2, w20
  42ca5c:	bl	403880 <fprintf@plt>
  42ca60:	mov	x0, xzr
  42ca64:	b	42c9ac <ferror@plt+0x2910c>
  42ca68:	mov	w1, #0x4                   	// #4
  42ca6c:	mov	x0, x19
  42ca70:	bl	42694c <ferror@plt+0x230ac>
  42ca74:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42ca78:	mov	x2, x0
  42ca7c:	add	x1, x1, #0x2fc
  42ca80:	b	42ce28 <ferror@plt+0x29588>
  42ca84:	mov	w1, #0x2                   	// #2
  42ca88:	mov	x0, x19
  42ca8c:	mov	w2, wzr
  42ca90:	bl	4268e0 <ferror@plt+0x23040>
  42ca94:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ca98:	mov	x2, x0
  42ca9c:	add	x1, x1, #0xf60
  42caa0:	b	42ce28 <ferror@plt+0x29588>
  42caa4:	mov	x0, x19
  42caa8:	bl	4268b8 <ferror@plt+0x23018>
  42caac:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42cab0:	mov	x2, x0
  42cab4:	add	x1, x1, #0x2e1
  42cab8:	b	42ce28 <ferror@plt+0x29588>
  42cabc:	mov	w1, #0x8                   	// #8
  42cac0:	mov	x0, x19
  42cac4:	bl	42691c <ferror@plt+0x2307c>
  42cac8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cacc:	mov	x2, x0
  42cad0:	add	x1, x1, #0xef6
  42cad4:	b	42ce28 <ferror@plt+0x29588>
  42cad8:	mov	w1, #0x8                   	// #8
  42cadc:	mov	x0, x19
  42cae0:	mov	w2, wzr
  42cae4:	bl	4268e0 <ferror@plt+0x23040>
  42cae8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42caec:	mov	x2, x0
  42caf0:	add	x1, x1, #0xf97
  42caf4:	b	42ce28 <ferror@plt+0x29588>
  42caf8:	mov	w1, #0x1                   	// #1
  42cafc:	mov	x0, x19
  42cb00:	mov	w2, wzr
  42cb04:	bl	4268e0 <ferror@plt+0x23040>
  42cb08:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cb0c:	mov	x2, x0
  42cb10:	add	x1, x1, #0xed4
  42cb14:	b	42ce28 <ferror@plt+0x29588>
  42cb18:	mov	w1, #0x2                   	// #2
  42cb1c:	mov	x0, x19
  42cb20:	mov	w2, wzr
  42cb24:	bl	4268e0 <ferror@plt+0x23040>
  42cb28:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cb2c:	mov	x2, x0
  42cb30:	add	x1, x1, #0xee2
  42cb34:	b	42ce28 <ferror@plt+0x29588>
  42cb38:	mov	w1, #0x4                   	// #4
  42cb3c:	mov	x0, x19
  42cb40:	mov	w2, wzr
  42cb44:	bl	4268e0 <ferror@plt+0x23040>
  42cb48:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cb4c:	mov	x2, x0
  42cb50:	add	x1, x1, #0xef1
  42cb54:	b	42ce28 <ferror@plt+0x29588>
  42cb58:	mov	w1, #0x2                   	// #2
  42cb5c:	mov	w2, #0x1                   	// #1
  42cb60:	mov	x0, x19
  42cb64:	bl	4268e0 <ferror@plt+0x23040>
  42cb68:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cb6c:	mov	x2, x0
  42cb70:	add	x1, x1, #0xed9
  42cb74:	b	42ce28 <ferror@plt+0x29588>
  42cb78:	mov	w1, #0x4                   	// #4
  42cb7c:	mov	w2, #0x1                   	// #1
  42cb80:	mov	x0, x19
  42cb84:	bl	4268e0 <ferror@plt+0x23040>
  42cb88:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42cb8c:	mov	x2, x0
  42cb90:	add	x1, x1, #0x34e
  42cb94:	b	42ce28 <ferror@plt+0x29588>
  42cb98:	mov	w1, #0x4                   	// #4
  42cb9c:	mov	x0, x19
  42cba0:	bl	42691c <ferror@plt+0x2307c>
  42cba4:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42cba8:	mov	x2, x0
  42cbac:	add	x1, x1, #0x320
  42cbb0:	b	42ce28 <ferror@plt+0x29588>
  42cbb4:	mov	w1, #0x4                   	// #4
  42cbb8:	mov	x0, x19
  42cbbc:	mov	w2, wzr
  42cbc0:	bl	4268e0 <ferror@plt+0x23040>
  42cbc4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cbc8:	mov	x2, x0
  42cbcc:	add	x1, x1, #0xf02
  42cbd0:	b	42ce28 <ferror@plt+0x29588>
  42cbd4:	mov	w1, #0x8                   	// #8
  42cbd8:	mov	x0, x19
  42cbdc:	bl	42697c <ferror@plt+0x230dc>
  42cbe0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cbe4:	mov	x2, x0
  42cbe8:	add	x1, x1, #0xf4e
  42cbec:	b	42ce28 <ferror@plt+0x29588>
  42cbf0:	mov	w1, #0x10                  	// #16
  42cbf4:	mov	x0, x19
  42cbf8:	bl	42697c <ferror@plt+0x230dc>
  42cbfc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cc00:	mov	x2, x0
  42cc04:	add	x1, x1, #0xf47
  42cc08:	b	42ce28 <ferror@plt+0x29588>
  42cc0c:	mov	w1, #0x1                   	// #1
  42cc10:	mov	w2, #0x1                   	// #1
  42cc14:	mov	x0, x19
  42cc18:	bl	4268e0 <ferror@plt+0x23040>
  42cc1c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cc20:	mov	x2, x0
  42cc24:	add	x1, x1, #0xecb
  42cc28:	b	42ce28 <ferror@plt+0x29588>
  42cc2c:	mov	w1, #0x1                   	// #1
  42cc30:	mov	x0, x19
  42cc34:	mov	w2, wzr
  42cc38:	bl	4268e0 <ferror@plt+0x23040>
  42cc3c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cc40:	mov	x2, x0
  42cc44:	add	x1, x1, #0xecd
  42cc48:	b	42ce28 <ferror@plt+0x29588>
  42cc4c:	mov	w1, #0x4                   	// #4
  42cc50:	mov	w2, #0x1                   	// #1
  42cc54:	mov	x0, x19
  42cc58:	bl	4268e0 <ferror@plt+0x23040>
  42cc5c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42cc60:	mov	x2, x0
  42cc64:	add	x1, x1, #0x48
  42cc68:	b	42ce28 <ferror@plt+0x29588>
  42cc6c:	mov	w1, #0x4                   	// #4
  42cc70:	mov	w2, #0x1                   	// #1
  42cc74:	mov	x0, x19
  42cc78:	bl	4268e0 <ferror@plt+0x23040>
  42cc7c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cc80:	mov	x2, x0
  42cc84:	add	x1, x1, #0xee8
  42cc88:	b	42ce28 <ferror@plt+0x29588>
  42cc8c:	mov	w1, #0x8                   	// #8
  42cc90:	mov	x0, x19
  42cc94:	bl	42691c <ferror@plt+0x2307c>
  42cc98:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cc9c:	mov	x2, x0
  42cca0:	add	x1, x1, #0xefb
  42cca4:	b	42ce28 <ferror@plt+0x29588>
  42cca8:	mov	w1, #0x4                   	// #4
  42ccac:	mov	x0, x19
  42ccb0:	bl	42691c <ferror@plt+0x2307c>
  42ccb4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ccb8:	mov	x2, x0
  42ccbc:	add	x1, x1, #0xf0a
  42ccc0:	b	42ce28 <ferror@plt+0x29588>
  42ccc4:	mov	w1, #0x8                   	// #8
  42ccc8:	mov	x0, x19
  42cccc:	bl	42691c <ferror@plt+0x2307c>
  42ccd0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ccd4:	mov	x2, x0
  42ccd8:	add	x1, x1, #0xf10
  42ccdc:	b	42ce28 <ferror@plt+0x29588>
  42cce0:	mov	w1, #0x1                   	// #1
  42cce4:	mov	x0, x19
  42cce8:	bl	42694c <ferror@plt+0x230ac>
  42ccec:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ccf0:	mov	x2, x0
  42ccf4:	add	x1, x1, #0xf29
  42ccf8:	b	42ce28 <ferror@plt+0x29588>
  42ccfc:	mov	w1, #0x2                   	// #2
  42cd00:	mov	x0, x19
  42cd04:	bl	42694c <ferror@plt+0x230ac>
  42cd08:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cd0c:	mov	x2, x0
  42cd10:	add	x1, x1, #0xf33
  42cd14:	b	42ce28 <ferror@plt+0x29588>
  42cd18:	mov	w1, #0x8                   	// #8
  42cd1c:	mov	x0, x19
  42cd20:	mov	w2, wzr
  42cd24:	bl	4268e0 <ferror@plt+0x23040>
  42cd28:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cd2c:	mov	x2, x0
  42cd30:	add	x1, x1, #0xf83
  42cd34:	b	42ce28 <ferror@plt+0x29588>
  42cd38:	mov	w1, #0x8                   	// #8
  42cd3c:	mov	w2, #0x1                   	// #1
  42cd40:	mov	x0, x19
  42cd44:	bl	4268e0 <ferror@plt+0x23040>
  42cd48:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cd4c:	mov	x2, x0
  42cd50:	add	x1, x1, #0xf7a
  42cd54:	b	42ce28 <ferror@plt+0x29588>
  42cd58:	mov	w1, #0x8                   	// #8
  42cd5c:	mov	x0, x19
  42cd60:	bl	42694c <ferror@plt+0x230ac>
  42cd64:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cd68:	mov	x2, x0
  42cd6c:	add	x1, x1, #0xf8d
  42cd70:	b	42ce28 <ferror@plt+0x29588>
  42cd74:	mov	w1, #0x1                   	// #1
  42cd78:	mov	w2, #0x1                   	// #1
  42cd7c:	mov	x0, x19
  42cd80:	bl	4268e0 <ferror@plt+0x23040>
  42cd84:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cd88:	mov	x2, x0
  42cd8c:	add	x1, x1, #0xf1f
  42cd90:	b	42ce28 <ferror@plt+0x29588>
  42cd94:	mov	w1, #0x4                   	// #4
  42cd98:	mov	x0, x19
  42cd9c:	bl	42694c <ferror@plt+0x230ac>
  42cda0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cda4:	mov	x2, x0
  42cda8:	add	x1, x1, #0xf3d
  42cdac:	b	42ce28 <ferror@plt+0x29588>
  42cdb0:	mov	w1, #0x4                   	// #4
  42cdb4:	mov	x0, x19
  42cdb8:	bl	42694c <ferror@plt+0x230ac>
  42cdbc:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  42cdc0:	mov	x2, x0
  42cdc4:	add	x1, x1, #0x3a2
  42cdc8:	b	42ce28 <ferror@plt+0x29588>
  42cdcc:	mov	w1, #0x4                   	// #4
  42cdd0:	mov	x0, x19
  42cdd4:	mov	w2, wzr
  42cdd8:	bl	4268e0 <ferror@plt+0x23040>
  42cddc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cde0:	mov	x2, x0
  42cde4:	add	x1, x1, #0xf6a
  42cde8:	b	42ce28 <ferror@plt+0x29588>
  42cdec:	mov	w1, #0x1                   	// #1
  42cdf0:	mov	x0, x19
  42cdf4:	mov	w2, wzr
  42cdf8:	bl	4268e0 <ferror@plt+0x23040>
  42cdfc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ce00:	mov	x2, x0
  42ce04:	add	x1, x1, #0xf56
  42ce08:	b	42ce28 <ferror@plt+0x29588>
  42ce0c:	mov	w1, #0x2                   	// #2
  42ce10:	mov	x0, x19
  42ce14:	mov	w2, wzr
  42ce18:	bl	4268e0 <ferror@plt+0x23040>
  42ce1c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42ce20:	mov	x2, x0
  42ce24:	add	x1, x1, #0xf74
  42ce28:	mov	x0, x19
  42ce2c:	bl	42729c <ferror@plt+0x239fc>
  42ce30:	str	x0, [x20]
  42ce34:	b	42c9ac <ferror@plt+0x2910c>
  42ce38:	bl	403400 <abort@plt>
  42ce3c:	stp	x29, x30, [sp, #-48]!
  42ce40:	stp	x20, x19, [sp, #32]
  42ce44:	ldr	w20, [x1]
  42ce48:	str	x21, [sp, #16]
  42ce4c:	mov	x29, sp
  42ce50:	tbnz	w20, #31, 42cf08 <ferror@plt+0x29668>
  42ce54:	ldr	w8, [x0, #128]
  42ce58:	cmp	w20, w8
  42ce5c:	b.cs	42cf08 <ferror@plt+0x29668>  // b.hs, b.nlast
  42ce60:	ldr	w19, [x1, #4]
  42ce64:	tbnz	w19, #31, 42cf34 <ferror@plt+0x29694>
  42ce68:	ldr	x8, [x0, #136]
  42ce6c:	add	x20, x8, x20, lsl #3
  42ce70:	ldr	x8, [x20]
  42ce74:	cmp	x8, #0x0
  42ce78:	cset	w9, eq  // eq = none
  42ce7c:	cmp	w19, #0x10
  42ce80:	b.lt	42cefc <ferror@plt+0x2965c>  // b.tstop
  42ce84:	tbz	w9, #0, 42cea4 <ferror@plt+0x29604>
  42ce88:	mov	w0, #0x88                  	// #136
  42ce8c:	bl	403290 <xmalloc@plt>
  42ce90:	mov	w2, #0x88                  	// #136
  42ce94:	mov	w1, wzr
  42ce98:	str	x0, [x20]
  42ce9c:	bl	403280 <memset@plt>
  42cea0:	ldr	x8, [x20]
  42cea4:	mov	x20, x8
  42cea8:	ldr	x8, [x8]
  42ceac:	sub	w21, w19, #0x10
  42ceb0:	cmp	x8, #0x0
  42ceb4:	cset	w9, eq  // eq = none
  42ceb8:	cmp	w19, #0x1f
  42cebc:	mov	w19, w21
  42cec0:	b.gt	42ce84 <ferror@plt+0x295e4>
  42cec4:	cbz	w9, 42cee4 <ferror@plt+0x29644>
  42cec8:	mov	w0, #0x88                  	// #136
  42cecc:	bl	403290 <xmalloc@plt>
  42ced0:	mov	w2, #0x88                  	// #136
  42ced4:	mov	w1, wzr
  42ced8:	str	x0, [x20]
  42cedc:	bl	403280 <memset@plt>
  42cee0:	ldr	x8, [x20]
  42cee4:	add	x8, x8, w21, sxtw #3
  42cee8:	add	x0, x8, #0x8
  42ceec:	ldp	x20, x19, [sp, #32]
  42cef0:	ldr	x21, [sp, #16]
  42cef4:	ldp	x29, x30, [sp], #48
  42cef8:	ret
  42cefc:	mov	w21, w19
  42cf00:	cbnz	w9, 42cec8 <ferror@plt+0x29628>
  42cf04:	b	42cee4 <ferror@plt+0x29644>
  42cf08:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42cf0c:	ldr	x19, [x8, #3792]
  42cf10:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cf14:	add	x1, x1, #0xfa1
  42cf18:	mov	w2, #0x5                   	// #5
  42cf1c:	mov	x0, xzr
  42cf20:	bl	403700 <dcgettext@plt>
  42cf24:	mov	x1, x0
  42cf28:	mov	x0, x19
  42cf2c:	mov	w2, w20
  42cf30:	b	42cf5c <ferror@plt+0x296bc>
  42cf34:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42cf38:	ldr	x20, [x8, #3792]
  42cf3c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42cf40:	add	x1, x1, #0xfc3
  42cf44:	mov	w2, #0x5                   	// #5
  42cf48:	mov	x0, xzr
  42cf4c:	bl	403700 <dcgettext@plt>
  42cf50:	mov	x1, x0
  42cf54:	mov	x0, x20
  42cf58:	mov	w2, w19
  42cf5c:	bl	403880 <fprintf@plt>
  42cf60:	mov	x0, xzr
  42cf64:	b	42ceec <ferror@plt+0x2964c>
  42cf68:	stp	x29, x30, [sp, #-64]!
  42cf6c:	add	w8, w3, #0x1
  42cf70:	stp	x22, x21, [sp, #32]
  42cf74:	mov	x22, x0
  42cf78:	sxtw	x0, w8
  42cf7c:	stp	x24, x23, [sp, #16]
  42cf80:	stp	x20, x19, [sp, #48]
  42cf84:	mov	x29, sp
  42cf88:	mov	w20, w4
  42cf8c:	mov	w23, w3
  42cf90:	mov	x24, x2
  42cf94:	mov	x19, x1
  42cf98:	bl	403290 <xmalloc@plt>
  42cf9c:	sxtw	x2, w23
  42cfa0:	mov	x1, x24
  42cfa4:	mov	x21, x0
  42cfa8:	bl	402f70 <memcpy@plt>
  42cfac:	mov	x0, x22
  42cfb0:	mov	x1, x21
  42cfb4:	mov	w2, wzr
  42cfb8:	strb	wzr, [x21, w23, sxtw]
  42cfbc:	bl	427508 <ferror@plt+0x23c68>
  42cfc0:	cbz	x0, 42cfd4 <ferror@plt+0x29734>
  42cfc4:	mov	x23, x0
  42cfc8:	mov	x0, x21
  42cfcc:	bl	403510 <free@plt>
  42cfd0:	b	42d060 <ferror@plt+0x297c0>
  42cfd4:	ldr	x23, [x19, #416]
  42cfd8:	cbz	x23, 42d004 <ferror@plt+0x29764>
  42cfdc:	ldrb	w24, [x21]
  42cfe0:	ldr	x0, [x23, #8]
  42cfe4:	ldrb	w8, [x0]
  42cfe8:	cmp	w8, w24
  42cfec:	b.ne	42cffc <ferror@plt+0x2975c>  // b.any
  42cff0:	mov	x1, x21
  42cff4:	bl	4034b0 <strcmp@plt>
  42cff8:	cbz	w0, 42d048 <ferror@plt+0x297a8>
  42cffc:	ldr	x23, [x23]
  42d000:	cbnz	x23, 42cfe0 <ferror@plt+0x29740>
  42d004:	mov	w0, #0x28                  	// #40
  42d008:	bl	403290 <xmalloc@plt>
  42d00c:	movi	v0.2d, #0x0
  42d010:	str	xzr, [x0, #32]
  42d014:	stp	q0, q0, [x0]
  42d018:	ldr	x8, [x19, #416]
  42d01c:	mov	x1, x0
  42d020:	mov	x23, x0
  42d024:	str	w20, [x0, #16]
  42d028:	stp	x8, x21, [x0]
  42d02c:	str	xzr, [x1, #24]!
  42d030:	mov	x0, x22
  42d034:	mov	x2, x21
  42d038:	bl	42685c <ferror@plt+0x22fbc>
  42d03c:	str	x0, [x23, #32]
  42d040:	str	x23, [x19, #416]
  42d044:	b	42d05c <ferror@plt+0x297bc>
  42d048:	ldr	w8, [x23, #16]
  42d04c:	cbnz	w8, 42d054 <ferror@plt+0x297b4>
  42d050:	str	w20, [x23, #16]
  42d054:	mov	x0, x21
  42d058:	bl	403510 <free@plt>
  42d05c:	ldr	x23, [x23, #32]
  42d060:	mov	x0, x23
  42d064:	ldp	x20, x19, [sp, #48]
  42d068:	ldp	x22, x21, [sp, #32]
  42d06c:	ldp	x24, x23, [sp, #16]
  42d070:	ldp	x29, x30, [sp], #64
  42d074:	ret
  42d078:	stp	x29, x30, [sp, #-48]!
  42d07c:	stp	x22, x21, [sp, #16]
  42d080:	stp	x20, x19, [sp, #32]
  42d084:	mov	x20, x1
  42d088:	mov	x21, x0
  42d08c:	mov	x29, sp
  42d090:	cbz	x1, 42d098 <ferror@plt+0x297f8>
  42d094:	str	wzr, [x20]
  42d098:	ldr	x19, [x21]
  42d09c:	cmp	x19, x2
  42d0a0:	b.cs	42d13c <ferror@plt+0x2989c>  // b.hs, b.nlast
  42d0a4:	ldrb	w8, [x19]
  42d0a8:	cbz	w8, 42d13c <ferror@plt+0x2989c>
  42d0ac:	bl	4037d0 <__errno_location@plt>
  42d0b0:	mov	x22, x0
  42d0b4:	str	wzr, [x0]
  42d0b8:	mov	x0, x19
  42d0bc:	mov	x1, x21
  42d0c0:	mov	w2, wzr
  42d0c4:	bl	402fc0 <strtoul@plt>
  42d0c8:	cmn	x0, #0x1
  42d0cc:	b.ne	42d140 <ferror@plt+0x298a0>  // b.any
  42d0d0:	ldr	w8, [x22]
  42d0d4:	cbz	w8, 42d0ec <ferror@plt+0x2984c>
  42d0d8:	cbz	x20, 42d0f4 <ferror@plt+0x29854>
  42d0dc:	mov	w8, #0x1                   	// #1
  42d0e0:	mov	x0, xzr
  42d0e4:	str	w8, [x20]
  42d0e8:	b	42d140 <ferror@plt+0x298a0>
  42d0ec:	mov	x0, #0xffffffffffffffff    	// #-1
  42d0f0:	b	42d140 <ferror@plt+0x298a0>
  42d0f4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d0f8:	add	x1, x1, #0xe9e
  42d0fc:	mov	w2, #0x5                   	// #5
  42d100:	mov	x0, xzr
  42d104:	bl	403700 <dcgettext@plt>
  42d108:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d10c:	ldr	x20, [x8, #3792]
  42d110:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d114:	mov	x21, x0
  42d118:	add	x1, x1, #0xe6b
  42d11c:	mov	w2, #0x5                   	// #5
  42d120:	mov	x0, xzr
  42d124:	bl	403700 <dcgettext@plt>
  42d128:	mov	x1, x0
  42d12c:	mov	x0, x20
  42d130:	mov	x2, x21
  42d134:	mov	x3, x19
  42d138:	bl	403880 <fprintf@plt>
  42d13c:	mov	x0, xzr
  42d140:	ldp	x20, x19, [sp, #32]
  42d144:	ldp	x22, x21, [sp, #16]
  42d148:	ldp	x29, x30, [sp], #48
  42d14c:	ret
  42d150:	stp	x29, x30, [sp, #-80]!
  42d154:	stp	x26, x25, [sp, #16]
  42d158:	stp	x24, x23, [sp, #32]
  42d15c:	stp	x22, x21, [sp, #48]
  42d160:	stp	x20, x19, [sp, #64]
  42d164:	str	xzr, [x3]
  42d168:	ldr	x19, [x2]
  42d16c:	mov	x29, sp
  42d170:	cmp	x19, x4
  42d174:	b.cs	42d2dc <ferror@plt+0x29a3c>  // b.hs, b.nlast
  42d178:	ldrb	w8, [x19]
  42d17c:	cmp	w8, #0x76
  42d180:	b.ne	42d2b0 <ferror@plt+0x29a10>  // b.any
  42d184:	add	x8, x19, #0x1
  42d188:	str	x8, [x2]
  42d18c:	ldrb	w25, [x19, #1]
  42d190:	mov	x22, x2
  42d194:	cbz	w25, 42d2b0 <ferror@plt+0x29a10>
  42d198:	mov	x23, x4
  42d19c:	mov	x20, x3
  42d1a0:	add	x8, x19, #0x2
  42d1a4:	mov	x2, xzr
  42d1a8:	mov	x3, x22
  42d1ac:	mov	x4, xzr
  42d1b0:	mov	x5, x23
  42d1b4:	mov	x24, x1
  42d1b8:	mov	x21, x0
  42d1bc:	str	x8, [x22]
  42d1c0:	bl	42a0b4 <ferror@plt+0x26814>
  42d1c4:	cbz	x0, 42d2e0 <ferror@plt+0x29a40>
  42d1c8:	cmp	w25, #0x66
  42d1cc:	b.eq	42d204 <ferror@plt+0x29964>  // b.none
  42d1d0:	cmp	w25, #0x62
  42d1d4:	b.ne	42d2f8 <ferror@plt+0x29a58>  // b.any
  42d1d8:	mov	x1, x0
  42d1dc:	mov	x0, x21
  42d1e0:	bl	427700 <ferror@plt+0x23e60>
  42d1e4:	mov	x1, x0
  42d1e8:	cbz	x0, 42d34c <ferror@plt+0x29aac>
  42d1ec:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  42d1f0:	add	x0, x0, #0xd7
  42d1f4:	mov	x2, xzr
  42d1f8:	bl	403200 <concat@plt>
  42d1fc:	mov	x25, x0
  42d200:	b	42d20c <ferror@plt+0x2996c>
  42d204:	adrp	x25, 441000 <warn@@Base+0xfc6c>
  42d208:	add	x25, x25, #0xbb
  42d20c:	ldr	x8, [x22]
  42d210:	ldrb	w9, [x8]
  42d214:	cmp	w9, #0x3a
  42d218:	b.ne	42d2b0 <ferror@plt+0x29a10>  // b.any
  42d21c:	add	x8, x8, #0x1
  42d220:	mov	x0, x21
  42d224:	mov	x1, x24
  42d228:	mov	x2, xzr
  42d22c:	mov	x3, x22
  42d230:	mov	x4, xzr
  42d234:	mov	x5, x23
  42d238:	str	x8, [x22]
  42d23c:	bl	42a0b4 <ferror@plt+0x26814>
  42d240:	ldr	x8, [x22]
  42d244:	ldrb	w9, [x8]
  42d248:	cmp	w9, #0x2c
  42d24c:	b.ne	42d2b0 <ferror@plt+0x29a10>  // b.any
  42d250:	mov	x24, x0
  42d254:	add	x8, x8, #0x1
  42d258:	mov	x0, x22
  42d25c:	mov	x1, xzr
  42d260:	mov	x2, x23
  42d264:	str	x8, [x22]
  42d268:	bl	42d078 <ferror@plt+0x297d8>
  42d26c:	ldr	x8, [x22]
  42d270:	ldrb	w9, [x8]
  42d274:	cmp	w9, #0x3b
  42d278:	b.ne	42d2b0 <ferror@plt+0x29a10>  // b.any
  42d27c:	mov	x3, x0
  42d280:	add	x8, x8, #0x1
  42d284:	mov	w5, #0x2                   	// #2
  42d288:	mov	x0, x21
  42d28c:	mov	x1, x25
  42d290:	mov	x2, x24
  42d294:	mov	x4, xzr
  42d298:	str	x8, [x22]
  42d29c:	bl	427108 <ferror@plt+0x23868>
  42d2a0:	cmp	x0, #0x0
  42d2a4:	str	x0, [x20]
  42d2a8:	cset	w0, ne  // ne = any
  42d2ac:	b	42d2e0 <ferror@plt+0x29a40>
  42d2b0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d2b4:	ldr	x20, [x8, #3792]
  42d2b8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d2bc:	add	x1, x1, #0xe5d
  42d2c0:	mov	w2, #0x5                   	// #5
  42d2c4:	mov	x0, xzr
  42d2c8:	bl	403700 <dcgettext@plt>
  42d2cc:	mov	x1, x0
  42d2d0:	mov	x0, x20
  42d2d4:	mov	x2, x19
  42d2d8:	bl	403880 <fprintf@plt>
  42d2dc:	mov	w0, wzr
  42d2e0:	ldp	x20, x19, [sp, #64]
  42d2e4:	ldp	x22, x21, [sp, #48]
  42d2e8:	ldp	x24, x23, [sp, #32]
  42d2ec:	ldp	x26, x25, [sp, #16]
  42d2f0:	ldp	x29, x30, [sp], #80
  42d2f4:	ret
  42d2f8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d2fc:	add	x1, x1, #0xdc
  42d300:	mov	w2, #0x5                   	// #5
  42d304:	mov	x0, xzr
  42d308:	bl	403700 <dcgettext@plt>
  42d30c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d310:	ldr	x25, [x8, #3792]
  42d314:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d318:	mov	x26, x0
  42d31c:	add	x1, x1, #0xe6b
  42d320:	mov	w2, #0x5                   	// #5
  42d324:	mov	x0, xzr
  42d328:	bl	403700 <dcgettext@plt>
  42d32c:	mov	x1, x0
  42d330:	mov	x0, x25
  42d334:	mov	x2, x26
  42d338:	mov	x3, x19
  42d33c:	bl	403880 <fprintf@plt>
  42d340:	adrp	x25, 441000 <warn@@Base+0xfc6c>
  42d344:	add	x25, x25, #0xfa
  42d348:	b	42d20c <ferror@plt+0x2996c>
  42d34c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d350:	add	x1, x1, #0xc2
  42d354:	mov	w2, #0x5                   	// #5
  42d358:	bl	403700 <dcgettext@plt>
  42d35c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d360:	ldr	x25, [x8, #3792]
  42d364:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d368:	mov	x26, x0
  42d36c:	add	x1, x1, #0xe6b
  42d370:	mov	w2, #0x5                   	// #5
  42d374:	mov	x0, xzr
  42d378:	bl	403700 <dcgettext@plt>
  42d37c:	mov	x1, x0
  42d380:	mov	x0, x25
  42d384:	mov	x2, x26
  42d388:	mov	x3, x19
  42d38c:	bl	403880 <fprintf@plt>
  42d390:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d394:	add	x1, x1, #0xd3
  42d398:	b	42d1ec <ferror@plt+0x2994c>
  42d39c:	sub	sp, sp, #0x70
  42d3a0:	stp	x29, x30, [sp, #16]
  42d3a4:	stp	x28, x27, [sp, #32]
  42d3a8:	stp	x26, x25, [sp, #48]
  42d3ac:	stp	x24, x23, [sp, #64]
  42d3b0:	stp	x22, x21, [sp, #80]
  42d3b4:	stp	x20, x19, [sp, #96]
  42d3b8:	ldr	x20, [x2]
  42d3bc:	add	x29, sp, #0x10
  42d3c0:	cmp	x20, x6
  42d3c4:	b.cs	42d674 <ferror@plt+0x29dd4>  // b.hs, b.nlast
  42d3c8:	sub	x26, x3, x20
  42d3cc:	add	w8, w26, #0x1
  42d3d0:	mov	x22, x0
  42d3d4:	sxtw	x0, w8
  42d3d8:	mov	x25, x6
  42d3dc:	mov	x24, x5
  42d3e0:	mov	x21, x4
  42d3e4:	mov	x28, x3
  42d3e8:	mov	x23, x2
  42d3ec:	mov	x27, x1
  42d3f0:	bl	403290 <xmalloc@plt>
  42d3f4:	sxtw	x2, w26
  42d3f8:	mov	x1, x20
  42d3fc:	mov	x19, x0
  42d400:	bl	402f70 <memcpy@plt>
  42d404:	add	x8, x28, #0x1
  42d408:	strb	wzr, [x19, w26, sxtw]
  42d40c:	str	x8, [x23]
  42d410:	ldrb	w8, [x28, #1]
  42d414:	mov	w26, wzr
  42d418:	cmp	w8, #0x2f
  42d41c:	b.ne	42d4e4 <ferror@plt+0x29c44>  // b.any
  42d420:	add	x8, x28, #0x2
  42d424:	str	x8, [x23]
  42d428:	ldrb	w9, [x28, #2]
  42d42c:	cmp	w9, #0x30
  42d430:	b.le	42d44c <ferror@plt+0x29bac>
  42d434:	cmp	w9, #0x32
  42d438:	b.eq	42d4d8 <ferror@plt+0x29c38>  // b.none
  42d43c:	cmp	w9, #0x31
  42d440:	b.ne	42d48c <ferror@plt+0x29bec>  // b.any
  42d444:	mov	w26, #0x1                   	// #1
  42d448:	b	42d4dc <ferror@plt+0x29c3c>
  42d44c:	b.ne	42d458 <ferror@plt+0x29bb8>  // b.any
  42d450:	mov	w26, #0x2                   	// #2
  42d454:	b	42d4dc <ferror@plt+0x29c3c>
  42d458:	cbnz	w9, 42d48c <ferror@plt+0x29bec>
  42d45c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d460:	ldr	x19, [x8, #3792]
  42d464:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d468:	add	x1, x1, #0xe5d
  42d46c:	mov	w2, #0x5                   	// #5
  42d470:	mov	x0, xzr
  42d474:	bl	403700 <dcgettext@plt>
  42d478:	mov	x1, x0
  42d47c:	mov	x0, x19
  42d480:	mov	x2, x20
  42d484:	bl	403880 <fprintf@plt>
  42d488:	b	42d674 <ferror@plt+0x29dd4>
  42d48c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d490:	add	x1, x1, #0x113
  42d494:	mov	w2, #0x5                   	// #5
  42d498:	mov	x0, xzr
  42d49c:	bl	403700 <dcgettext@plt>
  42d4a0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d4a4:	ldr	x26, [x8, #3792]
  42d4a8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d4ac:	mov	x28, x0
  42d4b0:	add	x1, x1, #0xe6b
  42d4b4:	mov	w2, #0x5                   	// #5
  42d4b8:	mov	x0, xzr
  42d4bc:	bl	403700 <dcgettext@plt>
  42d4c0:	mov	x1, x0
  42d4c4:	mov	x0, x26
  42d4c8:	mov	x2, x28
  42d4cc:	mov	x3, x20
  42d4d0:	bl	403880 <fprintf@plt>
  42d4d4:	ldr	x8, [x23]
  42d4d8:	mov	w26, wzr
  42d4dc:	add	x8, x8, #0x1
  42d4e0:	str	x8, [x23]
  42d4e4:	mov	x0, x22
  42d4e8:	mov	x1, x27
  42d4ec:	mov	x2, xzr
  42d4f0:	mov	x3, x23
  42d4f4:	mov	x4, xzr
  42d4f8:	mov	x5, x25
  42d4fc:	bl	42a0b4 <ferror@plt+0x26814>
  42d500:	cbz	x0, 42d66c <ferror@plt+0x29dcc>
  42d504:	ldr	x8, [x23]
  42d508:	mov	x27, x0
  42d50c:	ldrb	w9, [x8]
  42d510:	cmp	w9, #0x2c
  42d514:	b.eq	42d598 <ferror@plt+0x29cf8>  // b.none
  42d518:	cmp	w9, #0x3a
  42d51c:	b.ne	42d628 <ferror@plt+0x29d88>  // b.any
  42d520:	add	x25, x8, #0x1
  42d524:	mov	w1, #0x3b                  	// #59
  42d528:	mov	x0, x25
  42d52c:	str	x25, [x23]
  42d530:	bl	403560 <strchr@plt>
  42d534:	cbz	x0, 42d644 <ferror@plt+0x29da4>
  42d538:	str	x21, [sp, #8]
  42d53c:	sub	x21, x0, x25
  42d540:	add	w8, w21, #0x1
  42d544:	mov	x28, x0
  42d548:	sxtw	x0, w8
  42d54c:	bl	403290 <xmalloc@plt>
  42d550:	sxtw	x2, w21
  42d554:	mov	x1, x25
  42d558:	mov	x20, x0
  42d55c:	bl	402f70 <memcpy@plt>
  42d560:	add	x8, x28, #0x1
  42d564:	mov	x0, x22
  42d568:	mov	x1, x19
  42d56c:	mov	x2, x27
  42d570:	mov	x3, x20
  42d574:	mov	w4, w26
  42d578:	strb	wzr, [x20, w21, sxtw]
  42d57c:	str	x8, [x23]
  42d580:	bl	427158 <ferror@plt+0x238b8>
  42d584:	ldr	x8, [sp, #8]
  42d588:	str	x0, [x8]
  42d58c:	mov	w0, #0x1                   	// #1
  42d590:	str	w0, [x24]
  42d594:	b	42d678 <ferror@plt+0x29dd8>
  42d598:	add	x8, x8, #0x1
  42d59c:	mov	x0, x23
  42d5a0:	mov	x1, xzr
  42d5a4:	mov	x2, x25
  42d5a8:	str	x8, [x23]
  42d5ac:	bl	42d078 <ferror@plt+0x297d8>
  42d5b0:	ldr	x8, [x23]
  42d5b4:	ldrb	w9, [x8]
  42d5b8:	cmp	w9, #0x2c
  42d5bc:	b.ne	42d628 <ferror@plt+0x29d88>  // b.any
  42d5c0:	mov	x24, x0
  42d5c4:	add	x8, x8, #0x1
  42d5c8:	mov	x0, x23
  42d5cc:	mov	x1, xzr
  42d5d0:	mov	x2, x25
  42d5d4:	str	x8, [x23]
  42d5d8:	bl	42d078 <ferror@plt+0x297d8>
  42d5dc:	ldr	x8, [x23]
  42d5e0:	ldrb	w9, [x8]
  42d5e4:	cmp	w9, #0x3b
  42d5e8:	b.ne	42d628 <ferror@plt+0x29d88>  // b.any
  42d5ec:	add	x8, x8, #0x1
  42d5f0:	orr	x9, x0, x24
  42d5f4:	str	x8, [x23]
  42d5f8:	cmp	x9, #0x0
  42d5fc:	mov	w8, #0x3                   	// #3
  42d600:	mov	x4, x0
  42d604:	csel	w5, w8, w26, eq  // eq = none
  42d608:	mov	x0, x22
  42d60c:	mov	x1, x19
  42d610:	mov	x2, x27
  42d614:	mov	x3, x24
  42d618:	bl	427108 <ferror@plt+0x23868>
  42d61c:	str	x0, [x21]
  42d620:	mov	w0, #0x1                   	// #1
  42d624:	b	42d678 <ferror@plt+0x29dd8>
  42d628:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d62c:	ldr	x21, [x8, #3792]
  42d630:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d634:	add	x1, x1, #0xe5d
  42d638:	mov	w2, #0x5                   	// #5
  42d63c:	mov	x0, xzr
  42d640:	b	42d658 <ferror@plt+0x29db8>
  42d644:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d648:	ldr	x21, [x8, #3792]
  42d64c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d650:	add	x1, x1, #0xe5d
  42d654:	mov	w2, #0x5                   	// #5
  42d658:	bl	403700 <dcgettext@plt>
  42d65c:	mov	x1, x0
  42d660:	mov	x0, x21
  42d664:	mov	x2, x20
  42d668:	bl	403880 <fprintf@plt>
  42d66c:	mov	x0, x19
  42d670:	bl	403510 <free@plt>
  42d674:	mov	w0, wzr
  42d678:	ldp	x20, x19, [sp, #96]
  42d67c:	ldp	x22, x21, [sp, #80]
  42d680:	ldp	x24, x23, [sp, #64]
  42d684:	ldp	x26, x25, [sp, #48]
  42d688:	ldp	x28, x27, [sp, #32]
  42d68c:	ldp	x29, x30, [sp, #16]
  42d690:	add	sp, sp, #0x70
  42d694:	ret
  42d698:	sub	sp, sp, #0x70
  42d69c:	stp	x24, x23, [sp, #64]
  42d6a0:	mov	x23, x0
  42d6a4:	mov	w0, #0x50                  	// #80
  42d6a8:	stp	x29, x30, [sp, #16]
  42d6ac:	stp	x28, x27, [sp, #32]
  42d6b0:	stp	x26, x25, [sp, #48]
  42d6b4:	stp	x22, x21, [sp, #80]
  42d6b8:	stp	x20, x19, [sp, #96]
  42d6bc:	add	x29, sp, #0x10
  42d6c0:	mov	x20, x3
  42d6c4:	mov	x21, x2
  42d6c8:	mov	x22, x1
  42d6cc:	bl	403290 <xmalloc@plt>
  42d6d0:	mov	x19, x0
  42d6d4:	mov	w25, wzr
  42d6d8:	str	wzr, [x20]
  42d6dc:	cbz	x21, 42d758 <ferror@plt+0x29eb8>
  42d6e0:	mov	w26, #0xa                   	// #10
  42d6e4:	mov	w27, #0x1                   	// #1
  42d6e8:	ldr	w8, [x21]
  42d6ec:	cmp	w8, #0x2e
  42d6f0:	b.ne	42d760 <ferror@plt+0x29ec0>  // b.any
  42d6f4:	ldr	x2, [x21, #16]
  42d6f8:	cbz	x2, 42d758 <ferror@plt+0x29eb8>
  42d6fc:	sub	x4, x29, #0x4
  42d700:	mov	x0, x23
  42d704:	mov	x1, x22
  42d708:	mov	x3, xzr
  42d70c:	bl	42d7b8 <ferror@plt+0x29f18>
  42d710:	cbz	x0, 42d744 <ferror@plt+0x29ea4>
  42d714:	add	w28, w25, #0x1
  42d718:	mov	x24, x0
  42d71c:	cmp	w28, w26
  42d720:	b.cc	42d738 <ferror@plt+0x29e98>  // b.lo, b.ul, b.last
  42d724:	add	w26, w26, #0xa
  42d728:	lsl	x1, x26, #3
  42d72c:	mov	x0, x19
  42d730:	bl	4031e0 <xrealloc@plt>
  42d734:	mov	x19, x0
  42d738:	str	x24, [x19, w25, uxtw #3]
  42d73c:	mov	w25, w28
  42d740:	b	42d750 <ferror@plt+0x29eb0>
  42d744:	ldur	w8, [x29, #-4]
  42d748:	cbz	w8, 42d788 <ferror@plt+0x29ee8>
  42d74c:	str	w27, [x20]
  42d750:	ldr	x21, [x21, #24]
  42d754:	cbnz	x21, 42d6e8 <ferror@plt+0x29e48>
  42d758:	str	xzr, [x19, w25, uxtw #3]
  42d75c:	b	42d794 <ferror@plt+0x29ef4>
  42d760:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42d764:	ldr	x20, [x8, #3792]
  42d768:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d76c:	add	x1, x1, #0x1f0
  42d770:	mov	w2, #0x5                   	// #5
  42d774:	mov	x0, xzr
  42d778:	bl	403700 <dcgettext@plt>
  42d77c:	mov	x1, x0
  42d780:	mov	x0, x20
  42d784:	bl	403880 <fprintf@plt>
  42d788:	mov	x0, x19
  42d78c:	bl	403510 <free@plt>
  42d790:	mov	x19, xzr
  42d794:	mov	x0, x19
  42d798:	ldp	x20, x19, [sp, #96]
  42d79c:	ldp	x22, x21, [sp, #80]
  42d7a0:	ldp	x24, x23, [sp, #64]
  42d7a4:	ldp	x26, x25, [sp, #48]
  42d7a8:	ldp	x28, x27, [sp, #32]
  42d7ac:	ldp	x29, x30, [sp, #16]
  42d7b0:	add	sp, sp, #0x70
  42d7b4:	ret
  42d7b8:	sub	sp, sp, #0x50
  42d7bc:	stp	x22, x21, [sp, #48]
  42d7c0:	stp	x20, x19, [sp, #64]
  42d7c4:	mov	x21, x4
  42d7c8:	mov	x22, x2
  42d7cc:	mov	x20, x1
  42d7d0:	mov	x19, x0
  42d7d4:	stp	x29, x30, [sp, #16]
  42d7d8:	stp	x24, x23, [sp, #32]
  42d7dc:	add	x29, sp, #0x10
  42d7e0:	cbz	x4, 42d7e8 <ferror@plt+0x29f48>
  42d7e4:	str	wzr, [x21]
  42d7e8:	ldr	w8, [x22]
  42d7ec:	cmp	w8, #0x17
  42d7f0:	b.le	42d880 <ferror@plt+0x29fe0>
  42d7f4:	sub	w8, w8, #0x18
  42d7f8:	cmp	w8, #0x11
  42d7fc:	b.hi	42dbac <ferror@plt+0x2a30c>  // b.pmore
  42d800:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42d804:	add	x9, x9, #0xd74
  42d808:	adr	x10, 42d818 <ferror@plt+0x29f78>
  42d80c:	ldrb	w11, [x9, x8]
  42d810:	add	x10, x10, x11, lsl #2
  42d814:	br	x10
  42d818:	ldr	x2, [x22, #16]
  42d81c:	mov	x0, x19
  42d820:	mov	x1, x20
  42d824:	mov	x3, xzr
  42d828:	mov	x4, xzr
  42d82c:	bl	42d7b8 <ferror@plt+0x29f18>
  42d830:	mov	x21, x0
  42d834:	cbz	x0, 42dcfc <ferror@plt+0x2a45c>
  42d838:	ldr	w8, [x22]
  42d83c:	sub	w8, w8, #0x19
  42d840:	cmp	w8, #0xa
  42d844:	b.hi	42dddc <ferror@plt+0x2a53c>  // b.pmore
  42d848:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42d84c:	add	x9, x9, #0xd86
  42d850:	adr	x10, 42d860 <ferror@plt+0x29fc0>
  42d854:	ldrh	w11, [x9, x8, lsl #1]
  42d858:	add	x10, x10, x11, lsl #2
  42d85c:	br	x10
  42d860:	mov	x0, x19
  42d864:	mov	x1, x21
  42d868:	ldp	x20, x19, [sp, #64]
  42d86c:	ldp	x22, x21, [sp, #48]
  42d870:	ldp	x24, x23, [sp, #32]
  42d874:	ldp	x29, x30, [sp, #16]
  42d878:	add	sp, sp, #0x50
  42d87c:	b	426ec8 <ferror@plt+0x23628>
  42d880:	cbz	w8, 42dacc <ferror@plt+0x2a22c>
  42d884:	cmp	w8, #0x1
  42d888:	b.eq	42db68 <ferror@plt+0x2a2c8>  // b.none
  42d88c:	cmp	w8, #0x4
  42d890:	b.ne	42dbac <ferror@plt+0x2a30c>  // b.any
  42d894:	add	x3, sp, #0x8
  42d898:	mov	w0, #0x3                   	// #3
  42d89c:	mov	w2, #0x14                  	// #20
  42d8a0:	mov	x1, x22
  42d8a4:	bl	402f90 <cplus_demangle_print@plt>
  42d8a8:	cbz	x0, 42dcd4 <ferror@plt+0x2a434>
  42d8ac:	mov	x22, x0
  42d8b0:	bl	402fd0 <strlen@plt>
  42d8b4:	mov	x3, x0
  42d8b8:	mov	w4, #0x9                   	// #9
  42d8bc:	mov	x0, x19
  42d8c0:	mov	x1, x20
  42d8c4:	mov	x2, x22
  42d8c8:	bl	42cf68 <ferror@plt+0x296c8>
  42d8cc:	mov	x21, x0
  42d8d0:	mov	x0, x22
  42d8d4:	b	42dcb8 <ferror@plt+0x2a418>
  42d8d8:	add	x3, sp, #0x8
  42d8dc:	mov	w0, #0x3                   	// #3
  42d8e0:	mov	w2, #0x14                  	// #20
  42d8e4:	mov	x1, x22
  42d8e8:	bl	402f90 <cplus_demangle_print@plt>
  42d8ec:	cbz	x0, 42dcc0 <ferror@plt+0x2a420>
  42d8f0:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d8f4:	add	x1, x1, #0xecd
  42d8f8:	mov	x20, x0
  42d8fc:	bl	4034b0 <strcmp@plt>
  42d900:	cbz	w0, 42dc3c <ferror@plt+0x2a39c>
  42d904:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d908:	add	x1, x1, #0x287
  42d90c:	mov	x0, x20
  42d910:	bl	4034b0 <strcmp@plt>
  42d914:	cbz	w0, 42dc94 <ferror@plt+0x2a3f4>
  42d918:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d91c:	add	x1, x1, #0xed4
  42d920:	mov	x0, x20
  42d924:	bl	4034b0 <strcmp@plt>
  42d928:	cbz	w0, 42dc3c <ferror@plt+0x2a39c>
  42d92c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d930:	add	x1, x1, #0xefb
  42d934:	mov	x0, x20
  42d938:	bl	4034b0 <strcmp@plt>
  42d93c:	cbz	w0, 42dca4 <ferror@plt+0x2a404>
  42d940:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d944:	add	x1, x1, #0xef6
  42d948:	mov	x0, x20
  42d94c:	bl	4034b0 <strcmp@plt>
  42d950:	cbz	w0, 42dca4 <ferror@plt+0x2a404>
  42d954:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42d958:	add	x1, x1, #0x320
  42d95c:	mov	x0, x20
  42d960:	bl	4034b0 <strcmp@plt>
  42d964:	cbz	w0, 42dd18 <ferror@plt+0x2a478>
  42d968:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d96c:	add	x1, x1, #0x28c
  42d970:	mov	x0, x20
  42d974:	bl	4034b0 <strcmp@plt>
  42d978:	cbz	w0, 42dd20 <ferror@plt+0x2a480>
  42d97c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d980:	add	x1, x1, #0xecb
  42d984:	mov	x0, x20
  42d988:	bl	4034b0 <strcmp@plt>
  42d98c:	cbz	w0, 42dd28 <ferror@plt+0x2a488>
  42d990:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d994:	add	x1, x1, #0x51
  42d998:	mov	x0, x20
  42d99c:	bl	4034b0 <strcmp@plt>
  42d9a0:	cbz	w0, 42dd30 <ferror@plt+0x2a490>
  42d9a4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d9a8:	add	x1, x1, #0x48
  42d9ac:	mov	x0, x20
  42d9b0:	bl	4034b0 <strcmp@plt>
  42d9b4:	cbz	w0, 42dd38 <ferror@plt+0x2a498>
  42d9b8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d9bc:	add	x1, x1, #0xef1
  42d9c0:	mov	x0, x20
  42d9c4:	bl	4034b0 <strcmp@plt>
  42d9c8:	cbz	w0, 42dd30 <ferror@plt+0x2a490>
  42d9cc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42d9d0:	add	x1, x1, #0xee8
  42d9d4:	mov	x0, x20
  42d9d8:	bl	4034b0 <strcmp@plt>
  42d9dc:	cbz	w0, 42dd38 <ferror@plt+0x2a498>
  42d9e0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d9e4:	add	x1, x1, #0x2a0
  42d9e8:	mov	x0, x20
  42d9ec:	bl	4034b0 <strcmp@plt>
  42d9f0:	cbz	w0, 42dd48 <ferror@plt+0x2a4a8>
  42d9f4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42d9f8:	add	x1, x1, #0x297
  42d9fc:	mov	x0, x20
  42da00:	bl	4034b0 <strcmp@plt>
  42da04:	cbz	w0, 42dd50 <ferror@plt+0x2a4b0>
  42da08:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42da0c:	add	x1, x1, #0xee2
  42da10:	mov	x0, x20
  42da14:	bl	4034b0 <strcmp@plt>
  42da18:	cbz	w0, 42dd58 <ferror@plt+0x2a4b8>
  42da1c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42da20:	add	x1, x1, #0xed9
  42da24:	mov	x0, x20
  42da28:	bl	4034b0 <strcmp@plt>
  42da2c:	cbz	w0, 42dd60 <ferror@plt+0x2a4c0>
  42da30:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42da34:	add	x1, x1, #0x2e1
  42da38:	mov	x0, x20
  42da3c:	bl	4034b0 <strcmp@plt>
  42da40:	cbz	w0, 42dd68 <ferror@plt+0x2a4c8>
  42da44:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42da48:	add	x1, x1, #0x329
  42da4c:	mov	x0, x20
  42da50:	bl	4034b0 <strcmp@plt>
  42da54:	cbz	w0, 42dd38 <ferror@plt+0x2a498>
  42da58:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42da5c:	add	x1, x1, #0xf83
  42da60:	mov	x0, x20
  42da64:	bl	4034b0 <strcmp@plt>
  42da68:	cbz	w0, 42dd74 <ferror@plt+0x2a4d4>
  42da6c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42da70:	add	x1, x1, #0xf7a
  42da74:	mov	x0, x20
  42da78:	bl	4034b0 <strcmp@plt>
  42da7c:	cbz	w0, 42dd7c <ferror@plt+0x2a4dc>
  42da80:	adrp	x1, 436000 <warn@@Base+0x4c6c>
  42da84:	add	x1, x1, #0x948
  42da88:	mov	x0, x20
  42da8c:	bl	4034b0 <strcmp@plt>
  42da90:	cbnz	w0, 42dd84 <ferror@plt+0x2a4e4>
  42da94:	cbz	x21, 42ddb0 <ferror@plt+0x2a510>
  42da98:	mov	w9, #0x1                   	// #1
  42da9c:	mov	x8, xzr
  42daa0:	str	w9, [x21]
  42daa4:	mov	x21, xzr
  42daa8:	b	42dcb4 <ferror@plt+0x2a414>
  42daac:	ldr	x2, [x22, #16]
  42dab0:	cbz	x2, 42dc50 <ferror@plt+0x2a3b0>
  42dab4:	mov	x0, x19
  42dab8:	mov	x1, x20
  42dabc:	mov	x3, xzr
  42dac0:	mov	x4, xzr
  42dac4:	bl	42d7b8 <ferror@plt+0x29f18>
  42dac8:	b	42dc58 <ferror@plt+0x2a3b8>
  42dacc:	cbz	x3, 42db3c <ferror@plt+0x2a29c>
  42dad0:	mov	x0, x19
  42dad4:	mov	x1, x3
  42dad8:	bl	4278a4 <ferror@plt+0x24004>
  42dadc:	cbz	x0, 42db3c <ferror@plt+0x2a29c>
  42dae0:	ldr	x1, [x0]
  42dae4:	cbz	x1, 42db3c <ferror@plt+0x2a29c>
  42dae8:	add	x24, x0, #0x8
  42daec:	mov	x0, x19
  42daf0:	bl	4278e4 <ferror@plt+0x24044>
  42daf4:	mov	x21, x0
  42daf8:	cbz	x0, 42dcfc <ferror@plt+0x2a45c>
  42dafc:	mov	x0, x19
  42db00:	mov	x1, x21
  42db04:	bl	427700 <ferror@plt+0x23e60>
  42db08:	cbz	x0, 42db34 <ferror@plt+0x2a294>
  42db0c:	mov	x23, x0
  42db10:	bl	402fd0 <strlen@plt>
  42db14:	ldr	w8, [x22, #24]
  42db18:	cmp	w8, w0
  42db1c:	b.ne	42db34 <ferror@plt+0x2a294>  // b.any
  42db20:	ldr	x1, [x22, #16]
  42db24:	sxtw	x2, w0
  42db28:	mov	x0, x23
  42db2c:	bl	403210 <strncmp@plt>
  42db30:	cbz	w0, 42dcfc <ferror@plt+0x2a45c>
  42db34:	ldr	x1, [x24], #8
  42db38:	cbnz	x1, 42daec <ferror@plt+0x2a24c>
  42db3c:	ldr	x2, [x22, #16]
  42db40:	ldr	w3, [x22, #24]
  42db44:	mov	x0, x19
  42db48:	mov	x1, x20
  42db4c:	ldp	x20, x19, [sp, #64]
  42db50:	ldp	x22, x21, [sp, #48]
  42db54:	ldp	x24, x23, [sp, #32]
  42db58:	ldp	x29, x30, [sp, #16]
  42db5c:	mov	w4, wzr
  42db60:	add	sp, sp, #0x50
  42db64:	b	42cf68 <ferror@plt+0x296c8>
  42db68:	ldr	x2, [x22, #16]
  42db6c:	mov	x0, x19
  42db70:	mov	x1, x20
  42db74:	mov	x4, xzr
  42db78:	bl	42d7b8 <ferror@plt+0x29f18>
  42db7c:	cbz	x0, 42dcf8 <ferror@plt+0x2a458>
  42db80:	mov	x3, x0
  42db84:	ldr	x2, [x22, #24]
  42db88:	mov	x0, x19
  42db8c:	mov	x1, x20
  42db90:	ldp	x20, x19, [sp, #64]
  42db94:	ldp	x22, x21, [sp, #48]
  42db98:	ldp	x24, x23, [sp, #32]
  42db9c:	ldp	x29, x30, [sp, #16]
  42dba0:	mov	x4, xzr
  42dba4:	add	sp, sp, #0x50
  42dba8:	b	42d7b8 <ferror@plt+0x29f18>
  42dbac:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42dbb0:	ldr	x19, [x8, #3792]
  42dbb4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42dbb8:	add	x1, x1, #0x21a
  42dbbc:	mov	w2, #0x5                   	// #5
  42dbc0:	mov	x0, xzr
  42dbc4:	bl	403700 <dcgettext@plt>
  42dbc8:	ldr	w2, [x22]
  42dbcc:	mov	x1, x0
  42dbd0:	mov	x0, x19
  42dbd4:	bl	403880 <fprintf@plt>
  42dbd8:	b	42dcf8 <ferror@plt+0x2a458>
  42dbdc:	mov	x0, x19
  42dbe0:	mov	x1, x21
  42dbe4:	ldp	x20, x19, [sp, #64]
  42dbe8:	ldp	x22, x21, [sp, #48]
  42dbec:	ldp	x24, x23, [sp, #32]
  42dbf0:	ldp	x29, x30, [sp, #16]
  42dbf4:	add	sp, sp, #0x50
  42dbf8:	b	426b14 <ferror@plt+0x23274>
  42dbfc:	mov	x0, x19
  42dc00:	mov	x1, x21
  42dc04:	ldp	x20, x19, [sp, #64]
  42dc08:	ldp	x22, x21, [sp, #48]
  42dc0c:	ldp	x24, x23, [sp, #32]
  42dc10:	ldp	x29, x30, [sp, #16]
  42dc14:	add	sp, sp, #0x50
  42dc18:	b	426e80 <ferror@plt+0x235e0>
  42dc1c:	mov	x0, x19
  42dc20:	mov	x1, x21
  42dc24:	ldp	x20, x19, [sp, #64]
  42dc28:	ldp	x22, x21, [sp, #48]
  42dc2c:	ldp	x24, x23, [sp, #32]
  42dc30:	ldp	x29, x30, [sp, #16]
  42dc34:	add	sp, sp, #0x50
  42dc38:	b	426bdc <ferror@plt+0x2333c>
  42dc3c:	mov	w1, #0x1                   	// #1
  42dc40:	mov	x0, x19
  42dc44:	mov	w2, wzr
  42dc48:	bl	4268e0 <ferror@plt+0x23040>
  42dc4c:	b	42dcb0 <ferror@plt+0x2a410>
  42dc50:	mov	x0, x19
  42dc54:	bl	4268b8 <ferror@plt+0x23018>
  42dc58:	mov	x21, x0
  42dc5c:	cbz	x0, 42dcfc <ferror@plt+0x2a45c>
  42dc60:	ldr	x2, [x22, #24]
  42dc64:	add	x3, sp, #0x8
  42dc68:	mov	x0, x19
  42dc6c:	mov	x1, x20
  42dc70:	bl	42d698 <ferror@plt+0x29df8>
  42dc74:	cbz	x0, 42dcf8 <ferror@plt+0x2a458>
  42dc78:	ldr	w3, [sp, #8]
  42dc7c:	mov	x2, x0
  42dc80:	mov	x0, x19
  42dc84:	mov	x1, x21
  42dc88:	bl	426b68 <ferror@plt+0x232c8>
  42dc8c:	mov	x21, x0
  42dc90:	b	42dcfc <ferror@plt+0x2a45c>
  42dc94:	mov	w1, #0x1                   	// #1
  42dc98:	mov	x0, x19
  42dc9c:	bl	42694c <ferror@plt+0x230ac>
  42dca0:	b	42dcb0 <ferror@plt+0x2a410>
  42dca4:	mov	w1, #0x8                   	// #8
  42dca8:	mov	x0, x19
  42dcac:	bl	42691c <ferror@plt+0x2307c>
  42dcb0:	mov	x21, x0
  42dcb4:	mov	x0, x20
  42dcb8:	bl	403510 <free@plt>
  42dcbc:	b	42dcfc <ferror@plt+0x2a45c>
  42dcc0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42dcc4:	ldr	x19, [x8, #3792]
  42dcc8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42dccc:	add	x1, x1, #0x262
  42dcd0:	b	42dce4 <ferror@plt+0x2a444>
  42dcd4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42dcd8:	ldr	x19, [x8, #3792]
  42dcdc:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42dce0:	add	x1, x1, #0x23e
  42dce4:	mov	w2, #0x5                   	// #5
  42dce8:	bl	403700 <dcgettext@plt>
  42dcec:	mov	x1, x0
  42dcf0:	mov	x0, x19
  42dcf4:	bl	403880 <fprintf@plt>
  42dcf8:	mov	x21, xzr
  42dcfc:	mov	x0, x21
  42dd00:	ldp	x20, x19, [sp, #64]
  42dd04:	ldp	x22, x21, [sp, #48]
  42dd08:	ldp	x24, x23, [sp, #32]
  42dd0c:	ldp	x29, x30, [sp, #16]
  42dd10:	add	sp, sp, #0x50
  42dd14:	ret
  42dd18:	mov	w1, #0x4                   	// #4
  42dd1c:	b	42dca8 <ferror@plt+0x2a408>
  42dd20:	mov	w1, #0x10                  	// #16
  42dd24:	b	42dca8 <ferror@plt+0x2a408>
  42dd28:	mov	w1, #0x1                   	// #1
  42dd2c:	b	42dd3c <ferror@plt+0x2a49c>
  42dd30:	mov	w1, #0x4                   	// #4
  42dd34:	b	42dc40 <ferror@plt+0x2a3a0>
  42dd38:	mov	w1, #0x4                   	// #4
  42dd3c:	mov	w2, #0x1                   	// #1
  42dd40:	mov	x0, x19
  42dd44:	b	42dc48 <ferror@plt+0x2a3a8>
  42dd48:	mov	w1, #0x10                  	// #16
  42dd4c:	b	42dc40 <ferror@plt+0x2a3a0>
  42dd50:	mov	w1, #0x10                  	// #16
  42dd54:	b	42dd3c <ferror@plt+0x2a49c>
  42dd58:	mov	w1, #0x2                   	// #2
  42dd5c:	b	42dc40 <ferror@plt+0x2a3a0>
  42dd60:	mov	w1, #0x2                   	// #2
  42dd64:	b	42dd3c <ferror@plt+0x2a49c>
  42dd68:	mov	x0, x19
  42dd6c:	bl	4268b8 <ferror@plt+0x23018>
  42dd70:	b	42dcb0 <ferror@plt+0x2a410>
  42dd74:	mov	w1, #0x8                   	// #8
  42dd78:	b	42dc40 <ferror@plt+0x2a3a0>
  42dd7c:	mov	w1, #0x8                   	// #8
  42dd80:	b	42dd3c <ferror@plt+0x2a49c>
  42dd84:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42dd88:	ldr	x19, [x8, #3792]
  42dd8c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42dd90:	add	x1, x1, #0x2c7
  42dd94:	mov	w2, #0x5                   	// #5
  42dd98:	mov	x0, xzr
  42dd9c:	bl	403700 <dcgettext@plt>
  42dda0:	mov	x1, x0
  42dda4:	mov	x0, x19
  42dda8:	bl	403880 <fprintf@plt>
  42ddac:	b	42daa4 <ferror@plt+0x2a204>
  42ddb0:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42ddb4:	ldr	x19, [x8, #3792]
  42ddb8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42ddbc:	add	x1, x1, #0x2a9
  42ddc0:	mov	w2, #0x5                   	// #5
  42ddc4:	mov	x0, xzr
  42ddc8:	bl	403700 <dcgettext@plt>
  42ddcc:	mov	x1, x0
  42ddd0:	mov	x0, x19
  42ddd4:	bl	403880 <fprintf@plt>
  42ddd8:	b	42dcb4 <ferror@plt+0x2a414>
  42dddc:	bl	403400 <abort@plt>
  42dde0:	sub	sp, sp, #0x30
  42dde4:	stp	x29, x30, [sp, #16]
  42dde8:	stp	x20, x19, [sp, #32]
  42ddec:	ldr	x20, [x1]
  42ddf0:	add	x8, x2, #0x2
  42ddf4:	mov	x19, x0
  42ddf8:	add	x29, sp, #0x10
  42ddfc:	sub	x9, x8, x20
  42de00:	cmp	x9, #0x5
  42de04:	str	x8, [x1]
  42de08:	b.lt	42de24 <ferror@plt+0x2a584>  // b.tstop
  42de0c:	adrp	x1, 439000 <warn@@Base+0x7c6c>
  42de10:	add	x1, x1, #0x13e
  42de14:	mov	w2, #0x4                   	// #4
  42de18:	mov	x0, x20
  42de1c:	bl	403210 <strncmp@plt>
  42de20:	cbz	w0, 42de5c <ferror@plt+0x2a5bc>
  42de24:	ldrb	w8, [x20]
  42de28:	cmp	w8, #0x5f
  42de2c:	b.ne	42de8c <ferror@plt+0x2a5ec>  // b.any
  42de30:	ldrb	w8, [x20, #1]
  42de34:	cmp	w8, #0x5f
  42de38:	b.ne	42de8c <ferror@plt+0x2a5ec>  // b.any
  42de3c:	ldrb	w8, [x20, #2]
  42de40:	cmp	w8, #0x6f
  42de44:	b.ne	42de8c <ferror@plt+0x2a5ec>  // b.any
  42de48:	ldrb	w8, [x20, #3]
  42de4c:	cmp	w8, #0x70
  42de50:	b.ne	42de8c <ferror@plt+0x2a5ec>  // b.any
  42de54:	add	x8, x20, #0x4
  42de58:	b	42de74 <ferror@plt+0x2a5d4>
  42de5c:	ldrb	w8, [x20, #4]
  42de60:	cmp	w8, #0x2e
  42de64:	b.eq	42de70 <ferror@plt+0x2a5d0>  // b.none
  42de68:	cmp	w8, #0x24
  42de6c:	b.ne	42de24 <ferror@plt+0x2a584>  // b.any
  42de70:	add	x8, x20, #0x5
  42de74:	add	x1, sp, #0x8
  42de78:	mov	x0, x19
  42de7c:	mov	x2, xzr
  42de80:	str	x8, [sp, #8]
  42de84:	bl	42dea0 <ferror@plt+0x2a600>
  42de88:	cbz	w0, 42de90 <ferror@plt+0x2a5f0>
  42de8c:	mov	w0, #0x1                   	// #1
  42de90:	ldp	x20, x19, [sp, #32]
  42de94:	ldp	x29, x30, [sp, #16]
  42de98:	add	sp, sp, #0x30
  42de9c:	ret
  42dea0:	sub	sp, sp, #0x70
  42dea4:	stp	x29, x30, [sp, #32]
  42dea8:	stp	x26, x25, [sp, #48]
  42deac:	stp	x24, x23, [sp, #64]
  42deb0:	stp	x22, x21, [sp, #80]
  42deb4:	stp	x20, x19, [sp, #96]
  42deb8:	ldr	x22, [x1]
  42debc:	mov	x19, x2
  42dec0:	mov	x21, x1
  42dec4:	mov	x20, x0
  42dec8:	ldrb	w10, [x22]
  42decc:	add	x29, sp, #0x20
  42ded0:	sub	w8, w10, #0x41
  42ded4:	cmp	w8, #0x13
  42ded8:	b.hi	42df48 <ferror@plt+0x2a6a8>  // b.pmore
  42dedc:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42dee0:	add	x9, x9, #0xd9c
  42dee4:	adr	x11, 42def4 <ferror@plt+0x2a654>
  42dee8:	ldrb	w12, [x9, x8]
  42deec:	add	x11, x11, x12, lsl #2
  42def0:	br	x11
  42def4:	stur	xzr, [x29, #-8]
  42def8:	mov	x8, x22
  42defc:	ldrb	w25, [x8], #1
  42df00:	str	xzr, [sp, #16]
  42df04:	str	wzr, [sp, #12]
  42df08:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  42df0c:	str	x8, [x21]
  42df10:	ldrb	w8, [x8]
  42df14:	add	x9, x9, #0x3b0
  42df18:	ldrh	w9, [x9, x8, lsl #1]
  42df1c:	tbnz	w9, #2, 42e1d4 <ferror@plt+0x2a934>
  42df20:	cmp	w8, #0x51
  42df24:	b.ne	42e6bc <ferror@plt+0x2ae1c>  // b.any
  42df28:	cmp	x19, #0x0
  42df2c:	sub	x8, x29, #0x8
  42df30:	csel	x2, xzr, x8, eq  // eq = none
  42df34:	mov	x0, x20
  42df38:	mov	x1, x21
  42df3c:	bl	42e974 <ferror@plt+0x2b0d4>
  42df40:	cbnz	w0, 42e21c <ferror@plt+0x2a97c>
  42df44:	b	42e668 <ferror@plt+0x2adc8>
  42df48:	cmp	w10, #0x70
  42df4c:	b.ne	42df80 <ferror@plt+0x2a6e0>  // b.any
  42df50:	add	x8, x22, #0x1
  42df54:	mov	x0, x20
  42df58:	mov	x1, x21
  42df5c:	mov	x2, x19
  42df60:	str	x8, [x21]
  42df64:	bl	42dea0 <ferror@plt+0x2a600>
  42df68:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42df6c:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42df70:	ldr	x0, [x20]
  42df74:	ldr	x1, [x19]
  42df78:	bl	426b14 <ferror@plt+0x23274>
  42df7c:	b	42e660 <ferror@plt+0x2adc0>
  42df80:	mov	w8, wzr
  42df84:	mov	w23, wzr
  42df88:	mov	w24, wzr
  42df8c:	mov	w25, wzr
  42df90:	add	x9, x22, #0x1
  42df94:	and	w10, w10, #0xff
  42df98:	cmp	w10, #0x54
  42df9c:	b.gt	42dfb8 <ferror@plt+0x2a718>
  42dfa0:	cmp	w10, #0x43
  42dfa4:	b.eq	42dfd0 <ferror@plt+0x2a730>  // b.none
  42dfa8:	cmp	w10, #0x53
  42dfac:	b.ne	42dfe8 <ferror@plt+0x2a748>  // b.any
  42dfb0:	mov	w8, #0x1                   	// #1
  42dfb4:	b	42dfdc <ferror@plt+0x2a73c>
  42dfb8:	cmp	w10, #0x56
  42dfbc:	b.eq	42dfd8 <ferror@plt+0x2a738>  // b.none
  42dfc0:	cmp	w10, #0x55
  42dfc4:	b.ne	42dfe8 <ferror@plt+0x2a748>  // b.any
  42dfc8:	mov	w23, #0x1                   	// #1
  42dfcc:	b	42dfdc <ferror@plt+0x2a73c>
  42dfd0:	mov	w25, #0x1                   	// #1
  42dfd4:	b	42dfdc <ferror@plt+0x2a73c>
  42dfd8:	mov	w24, #0x1                   	// #1
  42dfdc:	str	x9, [x21]
  42dfe0:	ldrb	w10, [x9], #1
  42dfe4:	b	42df94 <ferror@plt+0x2a6f4>
  42dfe8:	ldurb	w10, [x9, #-1]
  42dfec:	cmp	w10, #0x5e
  42dff0:	b.le	42e338 <ferror@plt+0x2aa98>
  42dff4:	sub	w9, w10, #0x5f
  42dff8:	cmp	w9, #0x19
  42dffc:	b.hi	42e6bc <ferror@plt+0x2ae1c>  // b.pmore
  42e000:	adrp	x10, 440000 <warn@@Base+0xec6c>
  42e004:	add	x10, x10, #0xdb0
  42e008:	adr	x11, 42e018 <ferror@plt+0x2a778>
  42e00c:	ldrh	w12, [x10, x9, lsl #1]
  42e010:	add	x11, x11, x12, lsl #2
  42e014:	br	x11
  42e018:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e01c:	ldr	x0, [x20]
  42e020:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e024:	add	x1, x1, #0x287
  42e028:	bl	4273f4 <ferror@plt+0x23b54>
  42e02c:	str	x0, [x19]
  42e030:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e034:	ldr	x0, [x20]
  42e038:	mov	w1, #0x4                   	// #4
  42e03c:	bl	42694c <ferror@plt+0x230ac>
  42e040:	b	42e628 <ferror@plt+0x2ad88>
  42e044:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  42e048:	mov	x23, xzr
  42e04c:	add	x8, x22, #0x1
  42e050:	add	x9, x9, #0x3b0
  42e054:	mov	w10, #0xa                   	// #10
  42e058:	str	x8, [x21]
  42e05c:	ldrb	w11, [x8]
  42e060:	cmp	w11, #0x5f
  42e064:	b.eq	42e2d4 <ferror@plt+0x2aa34>  // b.none
  42e068:	cbz	w11, 42e6bc <ferror@plt+0x2ae1c>
  42e06c:	ldrh	w12, [x9, x11, lsl #1]
  42e070:	tbz	w12, #2, 42e6bc <ferror@plt+0x2ae1c>
  42e074:	madd	x11, x23, x10, x11
  42e078:	sub	x23, x11, #0x30
  42e07c:	add	x8, x8, #0x1
  42e080:	b	42e058 <ferror@plt+0x2a7b8>
  42e084:	add	x8, x22, #0x1
  42e088:	mov	x0, x20
  42e08c:	mov	x1, x21
  42e090:	mov	x2, x19
  42e094:	str	x8, [x21]
  42e098:	bl	42dea0 <ferror@plt+0x2a600>
  42e09c:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e0a0:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e0a4:	ldr	x0, [x20]
  42e0a8:	ldr	x1, [x19]
  42e0ac:	bl	426e80 <ferror@plt+0x235e0>
  42e0b0:	b	42e660 <ferror@plt+0x2adc0>
  42e0b4:	cmp	x19, #0x0
  42e0b8:	sub	x9, x29, #0x8
  42e0bc:	add	x10, sp, #0x10
  42e0c0:	add	x8, x22, #0x1
  42e0c4:	csel	x2, xzr, x9, eq  // eq = none
  42e0c8:	csel	x3, xzr, x10, eq  // eq = none
  42e0cc:	mov	x0, x20
  42e0d0:	mov	x1, x21
  42e0d4:	str	x8, [x21]
  42e0d8:	bl	42e764 <ferror@plt+0x2aec4>
  42e0dc:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e0e0:	ldr	x8, [x21]
  42e0e4:	ldrb	w9, [x8]
  42e0e8:	cmp	w9, #0x5f
  42e0ec:	b.ne	42e6bc <ferror@plt+0x2ae1c>  // b.any
  42e0f0:	add	x8, x8, #0x1
  42e0f4:	mov	x0, x20
  42e0f8:	mov	x1, x21
  42e0fc:	mov	x2, x19
  42e100:	str	x8, [x21]
  42e104:	bl	42dea0 <ferror@plt+0x2a600>
  42e108:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e10c:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e110:	ldr	x0, [x20]
  42e114:	ldr	x1, [x19]
  42e118:	ldur	x2, [x29, #-8]
  42e11c:	ldr	w3, [sp, #16]
  42e120:	bl	426b68 <ferror@plt+0x232c8>
  42e124:	b	42e660 <ferror@plt+0x2adc0>
  42e128:	add	x8, x22, #0x1
  42e12c:	mov	x0, x20
  42e130:	mov	x1, x21
  42e134:	str	x8, [x21]
  42e138:	b	42e1c4 <ferror@plt+0x2a924>
  42e13c:	mov	x0, x20
  42e140:	mov	x1, x21
  42e144:	mov	x2, x19
  42e148:	bl	42e974 <ferror@plt+0x2b0d4>
  42e14c:	cbnz	w0, 42e664 <ferror@plt+0x2adc4>
  42e150:	b	42e668 <ferror@plt+0x2adc8>
  42e154:	add	x8, x22, #0x1
  42e158:	mov	x0, x20
  42e15c:	mov	x1, x21
  42e160:	mov	x2, x19
  42e164:	str	x8, [x21]
  42e168:	bl	42dea0 <ferror@plt+0x2a600>
  42e16c:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e170:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e174:	ldr	x0, [x20]
  42e178:	ldr	x1, [x19]
  42e17c:	bl	426bdc <ferror@plt+0x2333c>
  42e180:	b	42e660 <ferror@plt+0x2adc0>
  42e184:	add	x8, x22, #0x1
  42e188:	add	x1, sp, #0x10
  42e18c:	mov	x0, x21
  42e190:	str	x8, [x21]
  42e194:	bl	42e6f0 <ferror@plt+0x2ae50>
  42e198:	cbz	w0, 42e6bc <ferror@plt+0x2ae1c>
  42e19c:	ldr	w8, [sp, #16]
  42e1a0:	ldr	w9, [x20, #40]
  42e1a4:	cmp	w8, w9
  42e1a8:	b.cs	42e6bc <ferror@plt+0x2ae1c>  // b.hs, b.nlast
  42e1ac:	ldr	x9, [x20, #32]
  42e1b0:	lsl	x8, x8, #4
  42e1b4:	sub	x1, x29, #0x8
  42e1b8:	mov	x0, x20
  42e1bc:	ldr	x8, [x9, x8]
  42e1c0:	stur	x8, [x29, #-8]
  42e1c4:	mov	x2, x19
  42e1c8:	bl	42dea0 <ferror@plt+0x2a600>
  42e1cc:	cbnz	w0, 42e664 <ferror@plt+0x2adc4>
  42e1d0:	b	42e668 <ferror@plt+0x2adc8>
  42e1d4:	mov	x0, x21
  42e1d8:	bl	42e924 <ferror@plt+0x2b084>
  42e1dc:	ldr	x23, [x21]
  42e1e0:	mov	w24, w0
  42e1e4:	mov	x0, x23
  42e1e8:	bl	402fd0 <strlen@plt>
  42e1ec:	cmp	x0, w24, uxtw
  42e1f0:	b.cc	42e6bc <ferror@plt+0x2ae1c>  // b.lo, b.ul, b.last
  42e1f4:	mov	w3, w24
  42e1f8:	add	x8, x23, x3
  42e1fc:	str	x8, [x21]
  42e200:	cbz	x19, 42e21c <ferror@plt+0x2a97c>
  42e204:	ldp	x0, x1, [x20]
  42e208:	mov	w4, #0x9                   	// #9
  42e20c:	mov	x2, x23
  42e210:	bl	42cf68 <ferror@plt+0x296c8>
  42e214:	stur	x0, [x29, #-8]
  42e218:	cbz	x0, 42e668 <ferror@plt+0x2adc8>
  42e21c:	cmp	w25, #0x4d
  42e220:	b.ne	42e280 <ferror@plt+0x2a9e0>  // b.any
  42e224:	ldr	x8, [x21]
  42e228:	ldrb	w9, [x8]
  42e22c:	cmp	w9, #0x56
  42e230:	b.eq	42e23c <ferror@plt+0x2a99c>  // b.none
  42e234:	cmp	w9, #0x43
  42e238:	b.ne	42e24c <ferror@plt+0x2a9ac>  // b.any
  42e23c:	add	x10, x8, #0x1
  42e240:	str	x10, [x21]
  42e244:	ldrb	w9, [x8, #1]
  42e248:	mov	x8, x10
  42e24c:	cmp	w9, #0x46
  42e250:	b.ne	42e6bc <ferror@plt+0x2ae1c>  // b.any
  42e254:	cmp	x19, #0x0
  42e258:	add	x9, sp, #0x10
  42e25c:	add	x10, sp, #0xc
  42e260:	add	x8, x8, #0x1
  42e264:	csel	x2, xzr, x9, eq  // eq = none
  42e268:	csel	x3, xzr, x10, eq  // eq = none
  42e26c:	mov	x0, x20
  42e270:	mov	x1, x21
  42e274:	str	x8, [x21]
  42e278:	bl	42e764 <ferror@plt+0x2aec4>
  42e27c:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e280:	ldr	x8, [x21]
  42e284:	ldrb	w9, [x8]
  42e288:	cmp	w9, #0x5f
  42e28c:	b.ne	42e6bc <ferror@plt+0x2ae1c>  // b.any
  42e290:	add	x8, x8, #0x1
  42e294:	mov	x0, x20
  42e298:	mov	x1, x21
  42e29c:	mov	x2, x19
  42e2a0:	str	x8, [x21]
  42e2a4:	bl	42dea0 <ferror@plt+0x2a600>
  42e2a8:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e2ac:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e2b0:	ldr	x0, [x20]
  42e2b4:	cmp	w25, #0x4d
  42e2b8:	b.ne	42e3c8 <ferror@plt+0x2ab28>  // b.any
  42e2bc:	ldr	x1, [x19]
  42e2c0:	ldur	x2, [x29, #-8]
  42e2c4:	ldr	x3, [sp, #16]
  42e2c8:	ldr	w4, [sp, #12]
  42e2cc:	bl	426df8 <ferror@plt+0x23558>
  42e2d0:	b	42e660 <ferror@plt+0x2adc0>
  42e2d4:	add	x8, x8, #0x1
  42e2d8:	mov	x0, x20
  42e2dc:	mov	x1, x21
  42e2e0:	mov	x2, x19
  42e2e4:	str	x8, [x21]
  42e2e8:	bl	42dea0 <ferror@plt+0x2a600>
  42e2ec:	cbz	w0, 42e668 <ferror@plt+0x2adc8>
  42e2f0:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e2f4:	ldr	x0, [x20]
  42e2f8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e2fc:	add	x1, x1, #0x51
  42e300:	bl	4273f4 <ferror@plt+0x23b54>
  42e304:	mov	x2, x0
  42e308:	cbnz	x0, 42e31c <ferror@plt+0x2aa7c>
  42e30c:	ldr	x0, [x20]
  42e310:	mov	w1, #0x4                   	// #4
  42e314:	bl	4268e0 <ferror@plt+0x23040>
  42e318:	mov	x2, x0
  42e31c:	ldr	x0, [x20]
  42e320:	ldr	x1, [x19]
  42e324:	mov	x3, xzr
  42e328:	mov	x4, x23
  42e32c:	mov	w5, wzr
  42e330:	bl	426c94 <ferror@plt+0x233f4>
  42e334:	b	42e660 <ferror@plt+0x2adc0>
  42e338:	sub	w8, w10, #0x30
  42e33c:	cmp	w8, #0xa
  42e340:	b.cs	42e3d8 <ferror@plt+0x2ab38>  // b.hs, b.nlast
  42e344:	sub	x1, x29, #0x8
  42e348:	mov	x0, x21
  42e34c:	bl	42f204 <ferror@plt+0x2b964>
  42e350:	cbz	w0, 42e6e8 <ferror@plt+0x2ae48>
  42e354:	cbz	x19, 42e638 <ferror@plt+0x2ad98>
  42e358:	ldur	x22, [x29, #-8]
  42e35c:	ldr	x8, [x21]
  42e360:	sub	x26, x8, x22
  42e364:	add	w8, w26, #0x1
  42e368:	sxtw	x0, w8
  42e36c:	bl	403290 <xmalloc@plt>
  42e370:	sxtw	x2, w26
  42e374:	mov	x1, x22
  42e378:	mov	x23, x0
  42e37c:	bl	402f70 <memcpy@plt>
  42e380:	strb	wzr, [x23, w26, sxtw]
  42e384:	ldr	x0, [x20]
  42e388:	mov	x1, x23
  42e38c:	bl	4273f4 <ferror@plt+0x23b54>
  42e390:	str	x0, [x19]
  42e394:	mov	x0, x23
  42e398:	bl	403510 <free@plt>
  42e39c:	ldr	x8, [x19]
  42e3a0:	cbnz	x8, 42e638 <ferror@plt+0x2ad98>
  42e3a4:	ldur	x2, [x29, #-8]
  42e3a8:	ldr	w8, [x21]
  42e3ac:	ldp	x0, x1, [x20]
  42e3b0:	mov	w4, wzr
  42e3b4:	sub	w3, w8, w2
  42e3b8:	bl	42cf68 <ferror@plt+0x296c8>
  42e3bc:	str	x0, [x19]
  42e3c0:	cbnz	x0, 42e638 <ferror@plt+0x2ad98>
  42e3c4:	b	42e6e8 <ferror@plt+0x2ae48>
  42e3c8:	ldur	x1, [x29, #-8]
  42e3cc:	ldr	x2, [x19]
  42e3d0:	bl	426d90 <ferror@plt+0x234f0>
  42e3d4:	b	42e660 <ferror@plt+0x2adc0>
  42e3d8:	cmp	w10, #0x47
  42e3dc:	b.ne	42e684 <ferror@plt+0x2ade4>  // b.any
  42e3e0:	str	x9, [x21]
  42e3e4:	ldrb	w8, [x9]
  42e3e8:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  42e3ec:	add	x9, x9, #0x3b0
  42e3f0:	ldrh	w8, [x9, x8, lsl #1]
  42e3f4:	tbnz	w8, #2, 42e344 <ferror@plt+0x2aaa4>
  42e3f8:	b	42e6bc <ferror@plt+0x2ae1c>
  42e3fc:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e400:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42e404:	adrp	x10, 440000 <warn@@Base+0xec6c>
  42e408:	ldr	x0, [x20]
  42e40c:	add	x9, x9, #0xecd
  42e410:	add	x10, x10, #0xed4
  42e414:	cmp	w8, #0x0
  42e418:	csel	x8, x10, x9, eq  // eq = none
  42e41c:	adrp	x9, 440000 <warn@@Base+0xec6c>
  42e420:	add	x9, x9, #0xecb
  42e424:	cmp	w23, #0x0
  42e428:	csel	x1, x8, x9, eq  // eq = none
  42e42c:	bl	4273f4 <ferror@plt+0x23b54>
  42e430:	str	x0, [x19]
  42e434:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e438:	ldr	x0, [x20]
  42e43c:	mov	w1, #0x1                   	// #1
  42e440:	b	42e620 <ferror@plt+0x2ad80>
  42e444:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e448:	ldr	x0, [x20]
  42e44c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42e450:	add	x1, x1, #0xefb
  42e454:	b	42e4e4 <ferror@plt+0x2ac44>
  42e458:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e45c:	ldr	x0, [x20]
  42e460:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42e464:	add	x1, x1, #0x320
  42e468:	bl	4273f4 <ferror@plt+0x23b54>
  42e46c:	str	x0, [x19]
  42e470:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e474:	ldr	x0, [x20]
  42e478:	mov	w1, #0x4                   	// #4
  42e47c:	b	42e4f8 <ferror@plt+0x2ac58>
  42e480:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e484:	ldr	x0, [x20]
  42e488:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42e48c:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42e490:	add	x8, x8, #0x48
  42e494:	add	x9, x9, #0x51
  42e498:	b	42e4b4 <ferror@plt+0x2ac14>
  42e49c:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e4a0:	ldr	x0, [x20]
  42e4a4:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42e4a8:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42e4ac:	add	x8, x8, #0x43
  42e4b0:	add	x9, x9, #0x35
  42e4b4:	cmp	w23, #0x0
  42e4b8:	csel	x1, x9, x8, eq  // eq = none
  42e4bc:	bl	4273f4 <ferror@plt+0x23b54>
  42e4c0:	str	x0, [x19]
  42e4c4:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e4c8:	ldr	x0, [x20]
  42e4cc:	mov	w1, #0x4                   	// #4
  42e4d0:	b	42e620 <ferror@plt+0x2ad80>
  42e4d4:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e4d8:	ldr	x0, [x20]
  42e4dc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42e4e0:	add	x1, x1, #0xef6
  42e4e4:	bl	4273f4 <ferror@plt+0x23b54>
  42e4e8:	str	x0, [x19]
  42e4ec:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e4f0:	ldr	x0, [x20]
  42e4f4:	mov	w1, #0x8                   	// #8
  42e4f8:	bl	42691c <ferror@plt+0x2307c>
  42e4fc:	b	42e628 <ferror@plt+0x2ad88>
  42e500:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e504:	ldr	x0, [x20]
  42e508:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42e50c:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42e510:	add	x8, x8, #0x30a
  42e514:	add	x9, x9, #0x31d
  42e518:	cmp	w23, #0x0
  42e51c:	csel	x1, x9, x8, eq  // eq = none
  42e520:	bl	4273f4 <ferror@plt+0x23b54>
  42e524:	str	x0, [x19]
  42e528:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e52c:	ldr	x0, [x20]
  42e530:	mov	w1, #0x2                   	// #2
  42e534:	b	42e620 <ferror@plt+0x2ad80>
  42e538:	cmp	x19, #0x0
  42e53c:	sub	x8, x29, #0x8
  42e540:	csel	x2, x8, xzr, ne  // ne = any
  42e544:	mov	x0, x20
  42e548:	mov	x1, x21
  42e54c:	bl	42edb0 <ferror@plt+0x2b510>
  42e550:	cbz	w0, 42e6e8 <ferror@plt+0x2ae48>
  42e554:	cbz	x19, 42e638 <ferror@plt+0x2ad98>
  42e558:	ldur	x23, [x29, #-8]
  42e55c:	ldp	x21, x22, [x20]
  42e560:	mov	x0, x23
  42e564:	bl	402fd0 <strlen@plt>
  42e568:	mov	x3, x0
  42e56c:	mov	w4, #0x9                   	// #9
  42e570:	mov	x0, x21
  42e574:	mov	x1, x22
  42e578:	mov	x2, x23
  42e57c:	bl	42cf68 <ferror@plt+0x296c8>
  42e580:	str	x0, [x19]
  42e584:	ldur	x0, [x29, #-8]
  42e588:	bl	403510 <free@plt>
  42e58c:	ldr	x8, [x19]
  42e590:	cbnz	x8, 42e638 <ferror@plt+0x2ad98>
  42e594:	b	42e6e8 <ferror@plt+0x2ae48>
  42e598:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e59c:	ldr	x0, [x20]
  42e5a0:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42e5a4:	add	x1, x1, #0x2e1
  42e5a8:	bl	4273f4 <ferror@plt+0x23b54>
  42e5ac:	str	x0, [x19]
  42e5b0:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e5b4:	ldr	x0, [x20]
  42e5b8:	bl	4268b8 <ferror@plt+0x23018>
  42e5bc:	b	42e628 <ferror@plt+0x2ad88>
  42e5c0:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e5c4:	ldr	x0, [x20]
  42e5c8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e5cc:	add	x1, x1, #0x327
  42e5d0:	bl	4273f4 <ferror@plt+0x23b54>
  42e5d4:	str	x0, [x19]
  42e5d8:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e5dc:	ldr	x0, [x20]
  42e5e0:	mov	w1, #0x2                   	// #2
  42e5e4:	mov	w2, #0x1                   	// #1
  42e5e8:	b	42e624 <ferror@plt+0x2ad84>
  42e5ec:	cbz	x19, 42e62c <ferror@plt+0x2ad8c>
  42e5f0:	ldr	x0, [x20]
  42e5f4:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  42e5f8:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42e5fc:	add	x8, x8, #0x3e
  42e600:	add	x9, x9, #0x30
  42e604:	cmp	w23, #0x0
  42e608:	csel	x1, x9, x8, eq  // eq = none
  42e60c:	bl	4273f4 <ferror@plt+0x23b54>
  42e610:	str	x0, [x19]
  42e614:	cbnz	x0, 42e62c <ferror@plt+0x2ad8c>
  42e618:	ldr	x0, [x20]
  42e61c:	mov	w1, #0x8                   	// #8
  42e620:	mov	w2, w23
  42e624:	bl	4268e0 <ferror@plt+0x23040>
  42e628:	str	x0, [x19]
  42e62c:	ldr	x8, [x21]
  42e630:	add	x8, x8, #0x1
  42e634:	str	x8, [x21]
  42e638:	cbz	x19, 42e664 <ferror@plt+0x2adc4>
  42e63c:	cbz	w25, 42e650 <ferror@plt+0x2adb0>
  42e640:	ldr	x0, [x20]
  42e644:	ldr	x1, [x19]
  42e648:	bl	426e80 <ferror@plt+0x235e0>
  42e64c:	str	x0, [x19]
  42e650:	cbz	w24, 42e664 <ferror@plt+0x2adc4>
  42e654:	ldr	x0, [x20]
  42e658:	ldr	x1, [x19]
  42e65c:	bl	426ec8 <ferror@plt+0x23628>
  42e660:	str	x0, [x19]
  42e664:	mov	w0, #0x1                   	// #1
  42e668:	ldp	x20, x19, [sp, #96]
  42e66c:	ldp	x22, x21, [sp, #80]
  42e670:	ldp	x24, x23, [sp, #64]
  42e674:	ldp	x26, x25, [sp, #48]
  42e678:	ldp	x29, x30, [sp, #32]
  42e67c:	add	sp, sp, #0x70
  42e680:	ret
  42e684:	cbnz	w10, 42e6bc <ferror@plt+0x2ae1c>
  42e688:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42e68c:	ldr	x21, [x8, #3792]
  42e690:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e694:	add	x1, x1, #0x1d9
  42e698:	mov	w2, #0x5                   	// #5
  42e69c:	mov	x0, xzr
  42e6a0:	bl	403700 <dcgettext@plt>
  42e6a4:	mov	x1, x0
  42e6a8:	mov	x0, x21
  42e6ac:	mov	x2, x22
  42e6b0:	bl	403880 <fprintf@plt>
  42e6b4:	cbnz	x19, 42e63c <ferror@plt+0x2ad9c>
  42e6b8:	b	42e664 <ferror@plt+0x2adc4>
  42e6bc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42e6c0:	ldr	x19, [x8, #3792]
  42e6c4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e6c8:	add	x1, x1, #0x1d9
  42e6cc:	mov	w2, #0x5                   	// #5
  42e6d0:	mov	x0, xzr
  42e6d4:	bl	403700 <dcgettext@plt>
  42e6d8:	mov	x1, x0
  42e6dc:	mov	x0, x19
  42e6e0:	mov	x2, x22
  42e6e4:	bl	403880 <fprintf@plt>
  42e6e8:	mov	w0, wzr
  42e6ec:	b	42e668 <ferror@plt+0x2adc8>
  42e6f0:	ldr	x11, [x0]
  42e6f4:	adrp	x8, 455000 <warn@@Base+0x23c6c>
  42e6f8:	add	x8, x8, #0x3b0
  42e6fc:	ldrb	w9, [x11]
  42e700:	ldrh	w10, [x8, x9, lsl #1]
  42e704:	tbnz	w10, #2, 42e710 <ferror@plt+0x2ae70>
  42e708:	mov	w0, wzr
  42e70c:	ret
  42e710:	sub	w9, w9, #0x30
  42e714:	add	x10, x11, #0x1
  42e718:	str	w9, [x1]
  42e71c:	str	x10, [x0]
  42e720:	ldrb	w10, [x11, #1]
  42e724:	ldrh	w12, [x8, x10, lsl #1]
  42e728:	tbz	w12, #2, 42e75c <ferror@plt+0x2aebc>
  42e72c:	add	x11, x11, #0x2
  42e730:	mov	w12, #0xa                   	// #10
  42e734:	mul	w9, w9, w12
  42e738:	add	w9, w9, w10, uxtb
  42e73c:	ldrb	w10, [x11], #1
  42e740:	sub	w9, w9, #0x30
  42e744:	ldrh	w13, [x8, x10, lsl #1]
  42e748:	tbnz	w13, #2, 42e734 <ferror@plt+0x2ae94>
  42e74c:	cmp	w10, #0x5f
  42e750:	b.ne	42e75c <ferror@plt+0x2aebc>  // b.any
  42e754:	str	x11, [x0]
  42e758:	str	w9, [x1]
  42e75c:	mov	w0, #0x1                   	// #1
  42e760:	ret
  42e764:	sub	sp, sp, #0x70
  42e768:	stp	x29, x30, [sp, #32]
  42e76c:	stp	x26, x25, [sp, #48]
  42e770:	stp	x24, x23, [sp, #64]
  42e774:	stp	x22, x21, [sp, #80]
  42e778:	stp	x20, x19, [sp, #96]
  42e77c:	ldr	x19, [x1]
  42e780:	add	x29, sp, #0x20
  42e784:	mov	x21, x3
  42e788:	mov	x22, x2
  42e78c:	mov	x20, x1
  42e790:	mov	x23, x0
  42e794:	mov	w8, #0xa                   	// #10
  42e798:	stur	w8, [x29, #-4]
  42e79c:	cbz	x2, 42e7b0 <ferror@plt+0x2af10>
  42e7a0:	mov	w0, #0x50                  	// #80
  42e7a4:	bl	403290 <xmalloc@plt>
  42e7a8:	str	x0, [x22]
  42e7ac:	str	wzr, [x21]
  42e7b0:	mov	w24, #0x1                   	// #1
  42e7b4:	stur	wzr, [x29, #-8]
  42e7b8:	ldr	x8, [x20]
  42e7bc:	ldrb	w9, [x8]
  42e7c0:	cmp	w9, #0x53
  42e7c4:	b.le	42e7e4 <ferror@plt+0x2af44>
  42e7c8:	cmp	w9, #0x54
  42e7cc:	b.eq	42e7ec <ferror@plt+0x2af4c>  // b.none
  42e7d0:	cmp	w9, #0x5f
  42e7d4:	b.eq	42e8e8 <ferror@plt+0x2b048>  // b.none
  42e7d8:	cmp	w9, #0x65
  42e7dc:	b.ne	42e874 <ferror@plt+0x2afd4>  // b.any
  42e7e0:	b	42e8e8 <ferror@plt+0x2b048>
  42e7e4:	cmp	w9, #0x4e
  42e7e8:	b.ne	42e870 <ferror@plt+0x2afd0>  // b.any
  42e7ec:	add	x8, x8, #0x1
  42e7f0:	cmp	w9, #0x54
  42e7f4:	str	x8, [x20]
  42e7f8:	b.ne	42e804 <ferror@plt+0x2af64>  // b.any
  42e7fc:	stur	w24, [x29, #-12]
  42e800:	b	42e814 <ferror@plt+0x2af74>
  42e804:	sub	x1, x29, #0xc
  42e808:	mov	x0, x20
  42e80c:	bl	42e6f0 <ferror@plt+0x2ae50>
  42e810:	cbz	w0, 42e89c <ferror@plt+0x2affc>
  42e814:	add	x1, sp, #0x10
  42e818:	mov	x0, x20
  42e81c:	bl	42e6f0 <ferror@plt+0x2ae50>
  42e820:	cbz	w0, 42e89c <ferror@plt+0x2affc>
  42e824:	ldr	w25, [sp, #16]
  42e828:	ldr	w8, [x23, #40]
  42e82c:	cmp	w25, w8
  42e830:	b.cs	42e89c <ferror@plt+0x2affc>  // b.hs, b.nlast
  42e834:	ldur	w26, [x29, #-12]
  42e838:	cbz	w26, 42e7b8 <ferror@plt+0x2af18>
  42e83c:	ldr	x8, [x23, #32]
  42e840:	lsl	x9, x25, #4
  42e844:	add	x1, sp, #0x8
  42e848:	sub	x3, x29, #0x8
  42e84c:	ldr	x8, [x8, x9]
  42e850:	sub	x4, x29, #0x4
  42e854:	mov	x0, x23
  42e858:	mov	x2, x22
  42e85c:	sub	w26, w26, #0x1
  42e860:	str	x8, [sp, #8]
  42e864:	bl	42ec70 <ferror@plt+0x2b3d0>
  42e868:	cbnz	w0, 42e838 <ferror@plt+0x2af98>
  42e86c:	b	42e894 <ferror@plt+0x2aff4>
  42e870:	cbz	w9, 42e8e8 <ferror@plt+0x2b048>
  42e874:	sub	x3, x29, #0x8
  42e878:	sub	x4, x29, #0x4
  42e87c:	mov	x0, x23
  42e880:	mov	x1, x20
  42e884:	mov	x2, x22
  42e888:	bl	42ec70 <ferror@plt+0x2b3d0>
  42e88c:	cbnz	w0, 42e7b8 <ferror@plt+0x2af18>
  42e890:	b	42e8cc <ferror@plt+0x2b02c>
  42e894:	stur	w26, [x29, #-12]
  42e898:	b	42e8c8 <ferror@plt+0x2b028>
  42e89c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42e8a0:	ldr	x20, [x8, #3792]
  42e8a4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42e8a8:	add	x1, x1, #0x1d9
  42e8ac:	mov	w2, #0x5                   	// #5
  42e8b0:	mov	x0, xzr
  42e8b4:	bl	403700 <dcgettext@plt>
  42e8b8:	mov	x1, x0
  42e8bc:	mov	x0, x20
  42e8c0:	mov	x2, x19
  42e8c4:	bl	403880 <fprintf@plt>
  42e8c8:	mov	w0, wzr
  42e8cc:	ldp	x20, x19, [sp, #96]
  42e8d0:	ldp	x22, x21, [sp, #80]
  42e8d4:	ldp	x24, x23, [sp, #64]
  42e8d8:	ldp	x26, x25, [sp, #48]
  42e8dc:	ldp	x29, x30, [sp, #32]
  42e8e0:	add	sp, sp, #0x70
  42e8e4:	ret
  42e8e8:	cbz	x22, 42e900 <ferror@plt+0x2b060>
  42e8ec:	ldr	x8, [x22]
  42e8f0:	ldur	w9, [x29, #-8]
  42e8f4:	str	xzr, [x8, x9, lsl #3]
  42e8f8:	ldr	x8, [x20]
  42e8fc:	ldrb	w9, [x8]
  42e900:	cmp	w9, #0x65
  42e904:	b.ne	42e91c <ferror@plt+0x2b07c>  // b.any
  42e908:	cbz	x22, 42e914 <ferror@plt+0x2b074>
  42e90c:	mov	w9, #0x1                   	// #1
  42e910:	str	w9, [x21]
  42e914:	add	x8, x8, #0x1
  42e918:	str	x8, [x20]
  42e91c:	mov	w0, #0x1                   	// #1
  42e920:	b	42e8cc <ferror@plt+0x2b02c>
  42e924:	ldr	x11, [x0]
  42e928:	adrp	x10, 455000 <warn@@Base+0x23c6c>
  42e92c:	add	x10, x10, #0x3b0
  42e930:	ldrb	w9, [x11]
  42e934:	ldrh	w8, [x10, x9, lsl #1]
  42e938:	tbnz	w8, #2, 42e944 <ferror@plt+0x2b0a4>
  42e93c:	mov	w8, wzr
  42e940:	b	42e96c <ferror@plt+0x2b0cc>
  42e944:	mov	w8, wzr
  42e948:	add	x11, x11, #0x1
  42e94c:	mov	w12, #0xa                   	// #10
  42e950:	mul	w8, w8, w12
  42e954:	str	x11, [x0]
  42e958:	add	w8, w8, w9, uxtb
  42e95c:	ldrb	w9, [x11], #1
  42e960:	sub	w8, w8, #0x30
  42e964:	ldrh	w13, [x10, x9, lsl #1]
  42e968:	tbnz	w13, #2, 42e950 <ferror@plt+0x2b0b0>
  42e96c:	mov	w0, w8
  42e970:	ret
  42e974:	sub	sp, sp, #0x70
  42e978:	stp	x29, x30, [sp, #16]
  42e97c:	stp	x28, x27, [sp, #32]
  42e980:	stp	x26, x25, [sp, #48]
  42e984:	stp	x24, x23, [sp, #64]
  42e988:	stp	x22, x21, [sp, #80]
  42e98c:	stp	x20, x19, [sp, #96]
  42e990:	ldr	x19, [x1]
  42e994:	mov	x20, x2
  42e998:	mov	x21, x1
  42e99c:	mov	x22, x0
  42e9a0:	mov	x8, x19
  42e9a4:	ldrb	w9, [x8, #1]!
  42e9a8:	add	x29, sp, #0x10
  42e9ac:	sub	w10, w9, #0x31
  42e9b0:	cmp	w10, #0x9
  42e9b4:	b.cs	42ebb8 <ferror@plt+0x2b318>  // b.hs, b.nlast
  42e9b8:	ldrb	w10, [x19, #2]
  42e9bc:	sub	w23, w9, #0x30
  42e9c0:	mov	x9, x19
  42e9c4:	cmp	w10, #0x5f
  42e9c8:	b.ne	42e9d4 <ferror@plt+0x2b134>  // b.any
  42e9cc:	mov	x9, x8
  42e9d0:	str	x8, [x21]
  42e9d4:	add	x8, x9, #0x2
  42e9d8:	str	x8, [x21]
  42e9dc:	cmp	x20, #0x0
  42e9e0:	add	x9, sp, #0x8
  42e9e4:	mov	x26, xzr
  42e9e8:	csel	x24, x9, xzr, ne  // ne = any
  42e9ec:	mov	w28, #0x9                   	// #9
  42e9f0:	ldrb	w9, [x8]
  42e9f4:	sub	w23, w23, #0x1
  42e9f8:	cmp	w9, #0x5f
  42e9fc:	b.ne	42ea0c <ferror@plt+0x2b16c>  // b.any
  42ea00:	add	x9, x8, #0x1
  42ea04:	str	x9, [x21]
  42ea08:	ldrb	w9, [x8, #1]
  42ea0c:	cmp	w9, #0x74
  42ea10:	b.ne	42ea6c <ferror@plt+0x2b1cc>  // b.any
  42ea14:	mov	x0, x22
  42ea18:	mov	x1, x21
  42ea1c:	mov	x2, x24
  42ea20:	bl	42edb0 <ferror@plt+0x2b510>
  42ea24:	cbz	w0, 42ec4c <ferror@plt+0x2b3ac>
  42ea28:	cbz	x20, 42eba0 <ferror@plt+0x2b300>
  42ea2c:	ldr	x27, [sp, #8]
  42ea30:	ldp	x25, x26, [x22]
  42ea34:	mov	x0, x27
  42ea38:	bl	402fd0 <strlen@plt>
  42ea3c:	mov	x3, x0
  42ea40:	mov	w4, #0x9                   	// #9
  42ea44:	mov	x0, x25
  42ea48:	mov	x1, x26
  42ea4c:	mov	x2, x27
  42ea50:	bl	42cf68 <ferror@plt+0x296c8>
  42ea54:	ldr	x8, [sp, #8]
  42ea58:	mov	x26, x0
  42ea5c:	mov	x0, x8
  42ea60:	bl	403510 <free@plt>
  42ea64:	cbnz	x26, 42eba0 <ferror@plt+0x2b300>
  42ea68:	b	42ec4c <ferror@plt+0x2b3ac>
  42ea6c:	mov	x0, x21
  42ea70:	bl	42e924 <ferror@plt+0x2b084>
  42ea74:	ldr	x8, [x21]
  42ea78:	mov	w25, w0
  42ea7c:	mov	x0, x8
  42ea80:	bl	402fd0 <strlen@plt>
  42ea84:	cmp	x0, w25, uxtw
  42ea88:	b.cc	42ec20 <ferror@plt+0x2b380>  // b.lo, b.ul, b.last
  42ea8c:	mov	w25, w25
  42ea90:	cbz	x20, 42eb94 <ferror@plt+0x2b2f4>
  42ea94:	cbz	x26, 42eb1c <ferror@plt+0x2b27c>
  42ea98:	ldr	x0, [x22]
  42ea9c:	mov	x1, x26
  42eaa0:	bl	4278a4 <ferror@plt+0x24004>
  42eaa4:	cbz	x0, 42eb1c <ferror@plt+0x2b27c>
  42eaa8:	ldr	x28, [x21]
  42eaac:	add	w8, w25, #0x1
  42eab0:	mov	x26, x0
  42eab4:	sxtw	x0, w8
  42eab8:	bl	403290 <xmalloc@plt>
  42eabc:	sxtw	x2, w25
  42eac0:	mov	x1, x28
  42eac4:	mov	x27, x0
  42eac8:	bl	402f70 <memcpy@plt>
  42eacc:	strb	wzr, [x27, w25, sxtw]
  42ead0:	ldr	x1, [x26]
  42ead4:	cbz	x1, 42eb10 <ferror@plt+0x2b270>
  42ead8:	add	x28, x26, #0x8
  42eadc:	ldr	x0, [x22]
  42eae0:	bl	4278e4 <ferror@plt+0x24044>
  42eae4:	cbz	x0, 42ebac <ferror@plt+0x2b30c>
  42eae8:	mov	x26, x0
  42eaec:	ldr	x0, [x22]
  42eaf0:	mov	x1, x26
  42eaf4:	bl	427700 <ferror@plt+0x23e60>
  42eaf8:	cbz	x0, 42eb08 <ferror@plt+0x2b268>
  42eafc:	mov	x1, x27
  42eb00:	bl	4034b0 <strcmp@plt>
  42eb04:	cbz	w0, 42eb88 <ferror@plt+0x2b2e8>
  42eb08:	ldr	x1, [x28], #8
  42eb0c:	cbnz	x1, 42eadc <ferror@plt+0x2b23c>
  42eb10:	mov	x0, x27
  42eb14:	bl	403510 <free@plt>
  42eb18:	mov	w28, #0x9                   	// #9
  42eb1c:	cbz	w23, 42eb44 <ferror@plt+0x2b2a4>
  42eb20:	ldp	x0, x1, [x22]
  42eb24:	ldr	x2, [x21]
  42eb28:	cmp	w23, #0x0
  42eb2c:	csel	w4, wzr, w28, eq  // eq = none
  42eb30:	mov	w3, w25
  42eb34:	bl	42cf68 <ferror@plt+0x296c8>
  42eb38:	mov	x26, x0
  42eb3c:	cbnz	x0, 42eb94 <ferror@plt+0x2b2f4>
  42eb40:	b	42ec50 <ferror@plt+0x2b3b0>
  42eb44:	ldr	x26, [x21]
  42eb48:	add	w8, w25, #0x1
  42eb4c:	sxtw	x0, w8
  42eb50:	bl	403290 <xmalloc@plt>
  42eb54:	sxtw	x2, w25
  42eb58:	mov	x1, x26
  42eb5c:	mov	x27, x0
  42eb60:	bl	402f70 <memcpy@plt>
  42eb64:	strb	wzr, [x27, w25, sxtw]
  42eb68:	ldr	x0, [x22]
  42eb6c:	mov	x1, x27
  42eb70:	bl	4273f4 <ferror@plt+0x23b54>
  42eb74:	mov	x26, x0
  42eb78:	mov	x0, x27
  42eb7c:	bl	403510 <free@plt>
  42eb80:	cbnz	x26, 42eb94 <ferror@plt+0x2b2f4>
  42eb84:	b	42eb20 <ferror@plt+0x2b280>
  42eb88:	mov	x0, x27
  42eb8c:	bl	403510 <free@plt>
  42eb90:	mov	w28, #0x9                   	// #9
  42eb94:	ldr	x8, [x21]
  42eb98:	add	x8, x8, x25
  42eb9c:	str	x8, [x21]
  42eba0:	cbz	w23, 42ec10 <ferror@plt+0x2b370>
  42eba4:	ldr	x8, [x21]
  42eba8:	b	42e9f0 <ferror@plt+0x2b150>
  42ebac:	mov	x0, x27
  42ebb0:	bl	403510 <free@plt>
  42ebb4:	b	42ec4c <ferror@plt+0x2b3ac>
  42ebb8:	cmp	w9, #0x5f
  42ebbc:	b.ne	42ec20 <ferror@plt+0x2b380>  // b.any
  42ebc0:	mov	x0, x19
  42ebc4:	ldrb	w24, [x0, #2]!
  42ebc8:	cmp	x24, #0x30
  42ebcc:	b.eq	42ec20 <ferror@plt+0x2b380>  // b.none
  42ebd0:	adrp	x25, 455000 <warn@@Base+0x23c6c>
  42ebd4:	add	x25, x25, #0x3b0
  42ebd8:	ldrh	w26, [x25, x24, lsl #1]
  42ebdc:	tbz	w26, #2, 42ec20 <ferror@plt+0x2b380>
  42ebe0:	bl	4031a0 <atoi@plt>
  42ebe4:	mov	w23, w0
  42ebe8:	add	x8, x19, #0x3
  42ebec:	tbz	w26, #2, 42ebfc <ferror@plt+0x2b35c>
  42ebf0:	ldrb	w24, [x8], #1
  42ebf4:	ldrh	w9, [x25, x24, lsl #1]
  42ebf8:	tbnz	w9, #2, 42ebf0 <ferror@plt+0x2b350>
  42ebfc:	cmp	w24, #0x5f
  42ec00:	b.ne	42ec20 <ferror@plt+0x2b380>  // b.any
  42ec04:	str	x8, [x21]
  42ec08:	cbnz	w23, 42e9dc <ferror@plt+0x2b13c>
  42ec0c:	mov	x26, xzr
  42ec10:	cbz	x20, 42ec18 <ferror@plt+0x2b378>
  42ec14:	str	x26, [x20]
  42ec18:	mov	w0, #0x1                   	// #1
  42ec1c:	b	42ec50 <ferror@plt+0x2b3b0>
  42ec20:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42ec24:	ldr	x20, [x8, #3792]
  42ec28:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42ec2c:	add	x1, x1, #0x1d9
  42ec30:	mov	w2, #0x5                   	// #5
  42ec34:	mov	x0, xzr
  42ec38:	bl	403700 <dcgettext@plt>
  42ec3c:	mov	x1, x0
  42ec40:	mov	x0, x20
  42ec44:	mov	x2, x19
  42ec48:	bl	403880 <fprintf@plt>
  42ec4c:	mov	w0, wzr
  42ec50:	ldp	x20, x19, [sp, #96]
  42ec54:	ldp	x22, x21, [sp, #80]
  42ec58:	ldp	x24, x23, [sp, #64]
  42ec5c:	ldp	x26, x25, [sp, #48]
  42ec60:	ldp	x28, x27, [sp, #32]
  42ec64:	ldp	x29, x30, [sp, #16]
  42ec68:	add	sp, sp, #0x70
  42ec6c:	ret
  42ec70:	sub	sp, sp, #0x50
  42ec74:	stp	x29, x30, [sp, #16]
  42ec78:	stp	x24, x23, [sp, #32]
  42ec7c:	stp	x22, x21, [sp, #48]
  42ec80:	stp	x20, x19, [sp, #64]
  42ec84:	ldr	x23, [x1]
  42ec88:	cmp	x2, #0x0
  42ec8c:	add	x8, sp, #0x8
  42ec90:	mov	x20, x2
  42ec94:	csel	x2, xzr, x8, eq  // eq = none
  42ec98:	add	x29, sp, #0x10
  42ec9c:	mov	x21, x4
  42eca0:	mov	x19, x3
  42eca4:	mov	x24, x1
  42eca8:	mov	x22, x0
  42ecac:	bl	42dea0 <ferror@plt+0x2a600>
  42ecb0:	cbz	w0, 42ed28 <ferror@plt+0x2b488>
  42ecb4:	ldr	w8, [x24]
  42ecb8:	mov	x0, x22
  42ecbc:	mov	x1, x23
  42ecc0:	sub	w2, w8, w23
  42ecc4:	bl	42ed40 <ferror@plt+0x2b4a0>
  42ecc8:	cbz	x20, 42ed24 <ferror@plt+0x2b484>
  42eccc:	ldr	x8, [sp, #8]
  42ecd0:	cbz	x8, 42ecf0 <ferror@plt+0x2b450>
  42ecd4:	ldr	w9, [x19]
  42ecd8:	ldr	w11, [x21]
  42ecdc:	add	w10, w9, #0x1
  42ece0:	cmp	w10, w11
  42ece4:	b.cs	42ecf8 <ferror@plt+0x2b458>  // b.hs, b.nlast
  42ece8:	ldr	x0, [x20]
  42ecec:	b	42ed1c <ferror@plt+0x2b47c>
  42ecf0:	mov	w0, wzr
  42ecf4:	b	42ed28 <ferror@plt+0x2b488>
  42ecf8:	add	w8, w11, #0xa
  42ecfc:	str	w8, [x21]
  42ed00:	ldr	x0, [x20]
  42ed04:	lsl	x1, x8, #3
  42ed08:	bl	4031e0 <xrealloc@plt>
  42ed0c:	str	x0, [x20]
  42ed10:	ldr	w9, [x19]
  42ed14:	ldr	x8, [sp, #8]
  42ed18:	add	w10, w9, #0x1
  42ed1c:	str	x8, [x0, w9, uxtw #3]
  42ed20:	str	w10, [x19]
  42ed24:	mov	w0, #0x1                   	// #1
  42ed28:	ldp	x20, x19, [sp, #64]
  42ed2c:	ldp	x22, x21, [sp, #48]
  42ed30:	ldp	x24, x23, [sp, #32]
  42ed34:	ldp	x29, x30, [sp, #16]
  42ed38:	add	sp, sp, #0x50
  42ed3c:	ret
  42ed40:	stp	x29, x30, [sp, #-48]!
  42ed44:	str	x21, [sp, #16]
  42ed48:	stp	x20, x19, [sp, #32]
  42ed4c:	ldp	w8, w9, [x0, #40]
  42ed50:	mov	w19, w2
  42ed54:	mov	x20, x0
  42ed58:	mov	x21, x1
  42ed5c:	cmp	w8, w9
  42ed60:	mov	x29, sp
  42ed64:	b.cs	42ed70 <ferror@plt+0x2b4d0>  // b.hs, b.nlast
  42ed68:	ldr	x0, [x20, #32]
  42ed6c:	b	42ed8c <ferror@plt+0x2b4ec>
  42ed70:	ldr	x0, [x20, #32]
  42ed74:	add	w8, w9, #0xa
  42ed78:	lsl	x1, x8, #4
  42ed7c:	str	w8, [x20, #44]
  42ed80:	bl	4031e0 <xrealloc@plt>
  42ed84:	ldr	w8, [x20, #40]
  42ed88:	str	x0, [x20, #32]
  42ed8c:	add	x9, x0, w8, uxtw #4
  42ed90:	add	w8, w8, #0x1
  42ed94:	str	x21, [x9]
  42ed98:	str	w19, [x9, #8]
  42ed9c:	str	w8, [x20, #40]
  42eda0:	ldp	x20, x19, [sp, #32]
  42eda4:	ldr	x21, [sp, #16]
  42eda8:	ldp	x29, x30, [sp], #48
  42edac:	ret
  42edb0:	stp	x29, x30, [sp, #-96]!
  42edb4:	stp	x26, x25, [sp, #32]
  42edb8:	stp	x24, x23, [sp, #48]
  42edbc:	stp	x22, x21, [sp, #64]
  42edc0:	stp	x20, x19, [sp, #80]
  42edc4:	ldr	x19, [x1]
  42edc8:	mov	x22, x0
  42edcc:	mov	x0, x1
  42edd0:	str	x27, [sp, #16]
  42edd4:	add	x8, x19, #0x1
  42edd8:	mov	x29, sp
  42eddc:	mov	x20, x2
  42ede0:	mov	x21, x1
  42ede4:	str	x8, [x1]
  42ede8:	bl	42e924 <ferror@plt+0x2b084>
  42edec:	str	w0, [x29, #28]
  42edf0:	cbz	w0, 42f180 <ferror@plt+0x2b8e0>
  42edf4:	ldr	x24, [x21]
  42edf8:	mov	w23, w0
  42edfc:	mov	x0, x24
  42ee00:	bl	402fd0 <strlen@plt>
  42ee04:	cmp	x0, w23, uxtw
  42ee08:	b.cc	42f180 <ferror@plt+0x2b8e0>  // b.lo, b.ul, b.last
  42ee0c:	mov	w8, w23
  42ee10:	add	x8, x24, x8
  42ee14:	add	x1, x29, #0x1c
  42ee18:	mov	x0, x21
  42ee1c:	str	x8, [x21]
  42ee20:	bl	42e6f0 <ferror@plt+0x2ae50>
  42ee24:	cbz	w0, 42f180 <ferror@plt+0x2b8e0>
  42ee28:	ldr	w23, [x29, #28]
  42ee2c:	cbz	w23, 42f07c <ferror@plt+0x2b7dc>
  42ee30:	adrp	x25, 455000 <warn@@Base+0x23c6c>
  42ee34:	adrp	x26, 440000 <warn@@Base+0xec6c>
  42ee38:	mov	w24, wzr
  42ee3c:	add	x25, x25, #0x3b0
  42ee40:	add	x26, x26, #0xde4
  42ee44:	ldr	x27, [x21]
  42ee48:	ldrb	w8, [x27]
  42ee4c:	cmp	w8, #0x5a
  42ee50:	b.ne	42ee74 <ferror@plt+0x2b5d4>  // b.any
  42ee54:	add	x8, x27, #0x1
  42ee58:	mov	x0, x22
  42ee5c:	mov	x1, x21
  42ee60:	mov	x2, xzr
  42ee64:	str	x8, [x21]
  42ee68:	bl	42dea0 <ferror@plt+0x2a600>
  42ee6c:	cbnz	w0, 42f070 <ferror@plt+0x2b7d0>
  42ee70:	b	42f1b0 <ferror@plt+0x2b910>
  42ee74:	mov	x0, x22
  42ee78:	mov	x1, x21
  42ee7c:	mov	x2, xzr
  42ee80:	bl	42dea0 <ferror@plt+0x2a600>
  42ee84:	cbz	w0, 42f1b0 <ferror@plt+0x2b910>
  42ee88:	ldrb	w9, [x27]
  42ee8c:	cbz	w9, 42f070 <ferror@plt+0x2b7d0>
  42ee90:	add	x8, x27, #0x1
  42ee94:	and	w9, w9, #0xff
  42ee98:	cmp	w9, #0x54
  42ee9c:	b.le	42eec4 <ferror@plt+0x2b624>
  42eea0:	cmp	w9, #0x6f
  42eea4:	b.gt	42ef3c <ferror@plt+0x2b69c>
  42eea8:	sub	w10, w9, #0x62
  42eeac:	cmp	w10, #0x4
  42eeb0:	b.ls	42ef18 <ferror@plt+0x2b678>  // b.plast
  42eeb4:	sub	w9, w9, #0x55
  42eeb8:	cmp	w9, #0x2
  42eebc:	b.cc	42ef0c <ferror@plt+0x2b66c>  // b.lo, b.ul, b.last
  42eec0:	b	42f034 <ferror@plt+0x2b794>
  42eec4:	cmp	w9, #0x4f
  42eec8:	b.gt	42eee8 <ferror@plt+0x2b648>
  42eecc:	cmp	w9, #0x4c
  42eed0:	b.gt	42eefc <ferror@plt+0x2b65c>
  42eed4:	cmp	w9, #0x43
  42eed8:	b.eq	42ef0c <ferror@plt+0x2b66c>  // b.none
  42eedc:	cmp	w9, #0x46
  42eee0:	b.eq	42ef0c <ferror@plt+0x2b66c>  // b.none
  42eee4:	b	42f034 <ferror@plt+0x2b794>
  42eee8:	cmp	w9, #0x52
  42eeec:	b.le	42efcc <ferror@plt+0x2b72c>
  42eef0:	cmp	w9, #0x53
  42eef4:	b.eq	42ef0c <ferror@plt+0x2b66c>  // b.none
  42eef8:	b	42f02c <ferror@plt+0x2b78c>
  42eefc:	cmp	w9, #0x4d
  42ef00:	b.eq	42ef0c <ferror@plt+0x2b66c>  // b.none
  42ef04:	cmp	w9, #0x4f
  42ef08:	b.ne	42f034 <ferror@plt+0x2b794>  // b.any
  42ef0c:	ldrb	w9, [x8], #1
  42ef10:	cbnz	w9, 42ee94 <ferror@plt+0x2b5f4>
  42ef14:	b	42f070 <ferror@plt+0x2b7d0>
  42ef18:	adr	x8, 42ef28 <ferror@plt+0x2b688>
  42ef1c:	ldrb	w9, [x26, x10]
  42ef20:	add	x8, x8, x9, lsl #2
  42ef24:	br	x8
  42ef28:	mov	x0, x21
  42ef2c:	bl	42e924 <ferror@plt+0x2b084>
  42ef30:	cmp	w0, #0x2
  42ef34:	b.cc	42f070 <ferror@plt+0x2b7d0>  // b.lo, b.ul, b.last
  42ef38:	b	42f180 <ferror@plt+0x2b8e0>
  42ef3c:	cmp	w9, #0x70
  42ef40:	b.eq	42efdc <ferror@plt+0x2b73c>  // b.none
  42ef44:	cmp	w9, #0x72
  42ef48:	b.ne	42f020 <ferror@plt+0x2b780>  // b.any
  42ef4c:	ldr	x9, [x21]
  42ef50:	ldrb	w8, [x9]
  42ef54:	cmp	w8, #0x6d
  42ef58:	b.ne	42ef6c <ferror@plt+0x2b6cc>  // b.any
  42ef5c:	add	x10, x9, #0x1
  42ef60:	str	x10, [x21]
  42ef64:	ldrb	w8, [x9, #1]
  42ef68:	mov	x9, x10
  42ef6c:	ldrh	w10, [x25, w8, uxtw #1]
  42ef70:	tbz	w10, #2, 42ef8c <ferror@plt+0x2b6ec>
  42ef74:	add	x9, x9, #0x1
  42ef78:	str	x9, [x21]
  42ef7c:	ldrb	w8, [x9], #1
  42ef80:	ldrh	w10, [x25, x8, lsl #1]
  42ef84:	tbnz	w10, #2, 42ef78 <ferror@plt+0x2b6d8>
  42ef88:	sub	x9, x9, #0x1
  42ef8c:	cmp	w8, #0x2e
  42ef90:	b.ne	42efac <ferror@plt+0x2b70c>  // b.any
  42ef94:	add	x9, x9, #0x1
  42ef98:	str	x9, [x21]
  42ef9c:	ldrb	w8, [x9], #1
  42efa0:	ldrh	w10, [x25, x8, lsl #1]
  42efa4:	tbnz	w10, #2, 42ef98 <ferror@plt+0x2b6f8>
  42efa8:	sub	x9, x9, #0x1
  42efac:	cmp	w8, #0x65
  42efb0:	b.ne	42f070 <ferror@plt+0x2b7d0>  // b.any
  42efb4:	add	x8, x9, #0x1
  42efb8:	str	x8, [x21]
  42efbc:	ldrb	w9, [x8], #1
  42efc0:	ldrh	w9, [x25, x9, lsl #1]
  42efc4:	tbnz	w9, #2, 42efb8 <ferror@plt+0x2b718>
  42efc8:	b	42f070 <ferror@plt+0x2b7d0>
  42efcc:	cmp	w9, #0x50
  42efd0:	b.eq	42efdc <ferror@plt+0x2b73c>  // b.none
  42efd4:	cmp	w9, #0x52
  42efd8:	b.ne	42f034 <ferror@plt+0x2b794>  // b.any
  42efdc:	mov	x0, x21
  42efe0:	bl	42e924 <ferror@plt+0x2b084>
  42efe4:	cbz	w0, 42f180 <ferror@plt+0x2b8e0>
  42efe8:	ldr	x8, [x21]
  42efec:	add	x8, x8, w0, uxtw
  42eff0:	str	x8, [x21]
  42eff4:	b	42f070 <ferror@plt+0x2b7d0>
  42eff8:	ldr	x8, [x21]
  42effc:	ldrb	w9, [x8]
  42f000:	cmp	w9, #0x6d
  42f004:	b.ne	42f010 <ferror@plt+0x2b770>  // b.any
  42f008:	add	x8, x8, #0x1
  42f00c:	str	x8, [x21]
  42f010:	mov	x0, x21
  42f014:	bl	42e924 <ferror@plt+0x2b084>
  42f018:	cbnz	w0, 42f070 <ferror@plt+0x2b7d0>
  42f01c:	b	42f180 <ferror@plt+0x2b8e0>
  42f020:	cmp	w9, #0x76
  42f024:	b.ne	42f034 <ferror@plt+0x2b794>  // b.any
  42f028:	b	42f200 <ferror@plt+0x2b960>
  42f02c:	cmp	w9, #0x54
  42f030:	b.eq	42f200 <ferror@plt+0x2b960>  // b.none
  42f034:	ldr	x8, [x21]
  42f038:	ldrb	w9, [x8]
  42f03c:	cmp	w9, #0x6d
  42f040:	b.ne	42f054 <ferror@plt+0x2b7b4>  // b.any
  42f044:	add	x10, x8, #0x1
  42f048:	str	x10, [x21]
  42f04c:	ldrb	w9, [x8, #1]
  42f050:	mov	x8, x10
  42f054:	ldrh	w9, [x25, w9, uxtw #1]
  42f058:	tbz	w9, #2, 42f070 <ferror@plt+0x2b7d0>
  42f05c:	add	x8, x8, #0x1
  42f060:	str	x8, [x21]
  42f064:	ldrb	w9, [x8], #1
  42f068:	ldrh	w9, [x25, x9, lsl #1]
  42f06c:	tbnz	w9, #2, 42f060 <ferror@plt+0x2b7c0>
  42f070:	add	w24, w24, #0x1
  42f074:	cmp	w24, w23
  42f078:	b.cc	42ee44 <ferror@plt+0x2b5a4>  // b.lo, b.ul, b.last
  42f07c:	cbz	x20, 42f178 <ferror@plt+0x2b8d8>
  42f080:	ldr	x8, [x21]
  42f084:	sub	x22, x8, x19
  42f088:	add	w8, w22, #0x1
  42f08c:	sxtw	x0, w8
  42f090:	bl	403290 <xmalloc@plt>
  42f094:	sxtw	x2, w22
  42f098:	mov	x1, x19
  42f09c:	mov	x21, x0
  42f0a0:	bl	402f70 <memcpy@plt>
  42f0a4:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  42f0a8:	add	x0, x0, #0x2ec
  42f0ac:	mov	x1, x21
  42f0b0:	mov	x2, xzr
  42f0b4:	strb	wzr, [x21, w22, sxtw]
  42f0b8:	bl	403200 <concat@plt>
  42f0bc:	mov	x22, x0
  42f0c0:	mov	x0, x21
  42f0c4:	bl	403510 <free@plt>
  42f0c8:	mov	w1, #0x2                   	// #2
  42f0cc:	mov	x0, x22
  42f0d0:	bl	403590 <cplus_demangle@plt>
  42f0d4:	mov	x21, x0
  42f0d8:	mov	x0, x22
  42f0dc:	bl	403510 <free@plt>
  42f0e0:	cbz	x21, 42f180 <ferror@plt+0x2b8e0>
  42f0e4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f0e8:	add	x1, x1, #0x2fb
  42f0ec:	mov	x0, x21
  42f0f0:	bl	4036d0 <strstr@plt>
  42f0f4:	cbz	x0, 42f1cc <ferror@plt+0x2b92c>
  42f0f8:	cmp	x21, x0
  42f0fc:	mov	x8, x21
  42f100:	b.eq	42f148 <ferror@plt+0x2b8a8>  // b.none
  42f104:	mov	x8, x21
  42f108:	mov	x9, x21
  42f10c:	ldrb	w10, [x9]
  42f110:	cmp	w10, #0x20
  42f114:	b.ne	42f138 <ferror@plt+0x2b898>  // b.any
  42f118:	cmp	x9, x21
  42f11c:	b.ls	42f13c <ferror@plt+0x2b89c>  // b.plast
  42f120:	ldrb	w11, [x9, #1]
  42f124:	cmp	w11, #0x3e
  42f128:	b.ne	42f13c <ferror@plt+0x2b89c>  // b.any
  42f12c:	ldurb	w11, [x9, #-1]
  42f130:	cmp	w11, #0x3e
  42f134:	b.ne	42f13c <ferror@plt+0x2b89c>  // b.any
  42f138:	strb	w10, [x8], #1
  42f13c:	add	x9, x9, #0x1
  42f140:	cmp	x0, x9
  42f144:	b.ne	42f10c <ferror@plt+0x2b86c>  // b.any
  42f148:	sub	x22, x8, x21
  42f14c:	add	w8, w22, #0x1
  42f150:	sxtw	x0, w8
  42f154:	bl	403290 <xmalloc@plt>
  42f158:	sxtw	x2, w22
  42f15c:	mov	x1, x21
  42f160:	mov	x19, x0
  42f164:	bl	402f70 <memcpy@plt>
  42f168:	mov	x0, x21
  42f16c:	strb	wzr, [x19, w22, sxtw]
  42f170:	str	x19, [x20]
  42f174:	bl	403510 <free@plt>
  42f178:	mov	w0, #0x1                   	// #1
  42f17c:	b	42f1b0 <ferror@plt+0x2b910>
  42f180:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42f184:	ldr	x20, [x8, #3792]
  42f188:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f18c:	add	x1, x1, #0x1d9
  42f190:	mov	w2, #0x5                   	// #5
  42f194:	mov	x0, xzr
  42f198:	bl	403700 <dcgettext@plt>
  42f19c:	mov	x1, x0
  42f1a0:	mov	x0, x20
  42f1a4:	mov	x2, x19
  42f1a8:	bl	403880 <fprintf@plt>
  42f1ac:	mov	w0, wzr
  42f1b0:	ldp	x20, x19, [sp, #80]
  42f1b4:	ldp	x22, x21, [sp, #64]
  42f1b8:	ldp	x24, x23, [sp, #48]
  42f1bc:	ldp	x26, x25, [sp, #32]
  42f1c0:	ldr	x27, [sp, #16]
  42f1c4:	ldp	x29, x30, [sp], #96
  42f1c8:	ret
  42f1cc:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42f1d0:	ldr	x20, [x8, #3792]
  42f1d4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f1d8:	add	x1, x1, #0x1d9
  42f1dc:	mov	w2, #0x5                   	// #5
  42f1e0:	bl	403700 <dcgettext@plt>
  42f1e4:	mov	x1, x0
  42f1e8:	mov	x0, x20
  42f1ec:	mov	x2, x19
  42f1f0:	bl	403880 <fprintf@plt>
  42f1f4:	mov	x0, x21
  42f1f8:	bl	403510 <free@plt>
  42f1fc:	b	42f1ac <ferror@plt+0x2b90c>
  42f200:	bl	403400 <abort@plt>
  42f204:	stp	x29, x30, [sp, #-64]!
  42f208:	stp	x22, x21, [sp, #32]
  42f20c:	stp	x20, x19, [sp, #48]
  42f210:	ldr	x19, [x0]
  42f214:	str	x23, [sp, #16]
  42f218:	mov	x29, sp
  42f21c:	mov	x20, x0
  42f220:	mov	x22, x1
  42f224:	bl	42e924 <ferror@plt+0x2b084>
  42f228:	ldr	x21, [x20]
  42f22c:	mov	w23, w0
  42f230:	mov	x0, x21
  42f234:	bl	402fd0 <strlen@plt>
  42f238:	cmp	x0, w23, uxtw
  42f23c:	b.cc	42f270 <ferror@plt+0x2b9d0>  // b.lo, b.ul, b.last
  42f240:	mov	w8, w23
  42f244:	cbz	x22, 42f250 <ferror@plt+0x2b9b0>
  42f248:	str	x21, [x22]
  42f24c:	ldr	x21, [x20]
  42f250:	add	x8, x21, x8
  42f254:	mov	w0, #0x1                   	// #1
  42f258:	str	x8, [x20]
  42f25c:	ldp	x20, x19, [sp, #48]
  42f260:	ldp	x22, x21, [sp, #32]
  42f264:	ldr	x23, [sp, #16]
  42f268:	ldp	x29, x30, [sp], #64
  42f26c:	ret
  42f270:	adrp	x8, 457000 <_sch_istable+0x1c50>
  42f274:	ldr	x20, [x8, #3792]
  42f278:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f27c:	add	x1, x1, #0x1d9
  42f280:	mov	w2, #0x5                   	// #5
  42f284:	mov	x0, xzr
  42f288:	bl	403700 <dcgettext@plt>
  42f28c:	mov	x1, x0
  42f290:	mov	x0, x20
  42f294:	mov	x2, x19
  42f298:	bl	403880 <fprintf@plt>
  42f29c:	mov	w0, wzr
  42f2a0:	b	42f25c <ferror@plt+0x2b9bc>
  42f2a4:	sub	sp, sp, #0x1a0
  42f2a8:	stp	x29, x30, [sp, #320]
  42f2ac:	add	x29, sp, #0x140
  42f2b0:	stp	x22, x21, [sp, #384]
  42f2b4:	stp	x20, x19, [sp, #400]
  42f2b8:	mov	x20, x2
  42f2bc:	mov	x21, x1
  42f2c0:	mov	x22, x0
  42f2c4:	stp	x1, x2, [x29, #-40]
  42f2c8:	add	x0, sp, #0x88
  42f2cc:	mov	w2, #0x90                  	// #144
  42f2d0:	mov	w1, wzr
  42f2d4:	stp	x28, x27, [sp, #336]
  42f2d8:	stp	x26, x25, [sp, #352]
  42f2dc:	stp	x24, x23, [sp, #368]
  42f2e0:	mov	x19, x3
  42f2e4:	stp	xzr, xzr, [x29, #-24]
  42f2e8:	bl	403280 <memset@plt>
  42f2ec:	cmp	x20, #0x1
  42f2f0:	b.lt	42f6f8 <ferror@plt+0x2be58>  // b.tstop
  42f2f4:	mov	x26, xzr
  42f2f8:	mov	x28, #0xffffffffffffffff    	// #-1
  42f2fc:	stp	xzr, xzr, [sp, #24]
  42f300:	str	wzr, [sp, #52]
  42f304:	stp	xzr, xzr, [sp, #8]
  42f308:	str	x20, [sp, #40]
  42f30c:	ldr	x23, [x21, x26, lsl #3]
  42f310:	add	x2, sp, #0x60
  42f314:	mov	x0, x22
  42f318:	mov	x1, x23
  42f31c:	bl	403580 <bfd_coff_get_syment@plt>
  42f320:	cbz	w0, 42f700 <ferror@plt+0x2be60>
  42f324:	ldur	x25, [x29, #-16]
  42f328:	ldrb	w8, [sp, #129]
  42f32c:	ldr	x24, [x23, #8]
  42f330:	add	x9, x26, #0x1
  42f334:	stur	x9, [x29, #-24]
  42f338:	add	x9, x25, x8
  42f33c:	add	x9, x9, #0x1
  42f340:	stur	x9, [x29, #-16]
  42f344:	cbz	x8, 42f368 <ferror@plt+0x2bac8>
  42f348:	add	x3, sp, #0x38
  42f34c:	mov	x0, x22
  42f350:	mov	x1, x23
  42f354:	mov	w2, wzr
  42f358:	add	x27, sp, #0x38
  42f35c:	bl	4034d0 <bfd_coff_get_auxent@plt>
  42f360:	cbnz	w0, 42f36c <ferror@plt+0x2bacc>
  42f364:	b	42f70c <ferror@plt+0x2be6c>
  42f368:	mov	x27, xzr
  42f36c:	ldrb	w26, [sp, #128]
  42f370:	cmp	x25, x28
  42f374:	b.ne	42f398 <ferror@plt+0x2baf8>  // b.any
  42f378:	cmp	w26, #0x67
  42f37c:	b.eq	42f398 <ferror@plt+0x2baf8>  // b.none
  42f380:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f384:	mov	x0, x19
  42f388:	add	x1, x1, #0x3af
  42f38c:	bl	425f14 <ferror@plt+0x22674>
  42f390:	cbz	w0, 42f738 <ferror@plt+0x2be98>
  42f394:	ldrb	w26, [sp, #128]
  42f398:	cmp	w26, #0x63
  42f39c:	b.le	42f40c <ferror@plt+0x2bb6c>
  42f3a0:	sub	w8, w26, #0x64
  42f3a4:	cmp	w8, #0x6
  42f3a8:	b.hi	42f43c <ferror@plt+0x2bb9c>  // b.pmore
  42f3ac:	adrp	x11, 441000 <warn@@Base+0xfc6c>
  42f3b0:	add	x11, x11, #0x348
  42f3b4:	adr	x9, 42f3c4 <ferror@plt+0x2bb24>
  42f3b8:	ldrb	w10, [x11, x8]
  42f3bc:	add	x9, x9, x10, lsl #2
  42f3c0:	br	x9
  42f3c4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f3c8:	mov	x0, x24
  42f3cc:	add	x1, x1, #0x3fa
  42f3d0:	bl	4034b0 <strcmp@plt>
  42f3d4:	cbz	w0, 42f5e4 <ferror@plt+0x2bd44>
  42f3d8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f3dc:	mov	x0, x24
  42f3e0:	add	x1, x1, #0x3fe
  42f3e4:	bl	4034b0 <strcmp@plt>
  42f3e8:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f3ec:	ldr	x8, [x23, #32]
  42f3f0:	ldr	x9, [x23, #16]
  42f3f4:	mov	x0, x19
  42f3f8:	ldr	x8, [x8, #40]
  42f3fc:	add	x1, x9, x8
  42f400:	bl	4263dc <ferror@plt+0x22b3c>
  42f404:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f408:	b	42f738 <ferror@plt+0x2be98>
  42f40c:	sub	w8, w26, #0x2
  42f410:	cmp	w8, #0x5
  42f414:	b.hi	42f4d8 <ferror@plt+0x2bc38>  // b.pmore
  42f418:	adrp	x11, 441000 <warn@@Base+0xfc6c>
  42f41c:	add	x11, x11, #0x342
  42f420:	adr	x9, 42f430 <ferror@plt+0x2bb90>
  42f424:	ldrb	w10, [x11, x8]
  42f428:	add	x9, x9, x10, lsl #2
  42f42c:	br	x9
  42f430:	ldrh	w8, [sp, #126]
  42f434:	cbnz	w8, 42f450 <ferror@plt+0x2bbb0>
  42f438:	b	42f6ec <ferror@plt+0x2be4c>
  42f43c:	cmp	w26, #0x7f
  42f440:	b.eq	42f450 <ferror@plt+0x2bbb0>  // b.none
  42f444:	cmp	w26, #0xff
  42f448:	b.eq	42f6ec <ferror@plt+0x2be4c>  // b.none
  42f44c:	b	42f4e0 <ferror@plt+0x2bc40>
  42f450:	ldr	x8, [x22, #248]
  42f454:	mov	x20, x21
  42f458:	mov	x21, x28
  42f45c:	ldrh	w28, [sp, #126]
  42f460:	ldp	w8, w9, [x8, #60]
  42f464:	mov	w10, #0x2                   	// #2
  42f468:	and	x9, x9, x28
  42f46c:	lsl	x8, x10, x8
  42f470:	cmp	x9, x8
  42f474:	b.ne	42f4a0 <ferror@plt+0x2bc00>  // b.any
  42f478:	ldrb	w8, [sp, #129]
  42f47c:	cbz	w8, 42f5ac <ferror@plt+0x2bd0c>
  42f480:	ldr	x8, [x23, #32]
  42f484:	ldr	x9, [x23, #16]
  42f488:	ldr	x10, [sp, #64]
  42f48c:	ldr	x8, [x8, #40]
  42f490:	add	x8, x9, x8
  42f494:	add	x8, x8, x10
  42f498:	str	x8, [sp, #8]
  42f49c:	b	42f5b0 <ferror@plt+0x2bd10>
  42f4a0:	sub	x1, x29, #0x28
  42f4a4:	add	x2, sp, #0x88
  42f4a8:	mov	w6, #0x1                   	// #1
  42f4ac:	mov	x0, x22
  42f4b0:	mov	x3, x25
  42f4b4:	mov	w4, w28
  42f4b8:	mov	x5, x27
  42f4bc:	mov	x7, x19
  42f4c0:	bl	42f784 <ferror@plt+0x2bee4>
  42f4c4:	mov	x28, x21
  42f4c8:	mov	x21, x20
  42f4cc:	ldr	x20, [sp, #40]
  42f4d0:	cbnz	x0, 42f508 <ferror@plt+0x2bc68>
  42f4d4:	b	42f738 <ferror@plt+0x2be98>
  42f4d8:	cmp	w26, #0xe
  42f4dc:	b.eq	42f6ec <ferror@plt+0x2be4c>  // b.none
  42f4e0:	ldrh	w4, [sp, #126]
  42f4e4:	sub	x1, x29, #0x28
  42f4e8:	add	x2, sp, #0x88
  42f4ec:	mov	w6, #0x1                   	// #1
  42f4f0:	mov	x0, x22
  42f4f4:	mov	x3, x25
  42f4f8:	mov	x5, x27
  42f4fc:	mov	x7, x19
  42f500:	bl	42f784 <ferror@plt+0x2bee4>
  42f504:	cbz	x0, 42f738 <ferror@plt+0x2be98>
  42f508:	ldr	w6, [sp, #52]
  42f50c:	mov	x5, x0
  42f510:	add	x0, sp, #0x88
  42f514:	add	x3, sp, #0x60
  42f518:	mov	x1, x23
  42f51c:	mov	x2, x25
  42f520:	mov	x4, x19
  42f524:	bl	42f9f0 <ferror@plt+0x2c150>
  42f528:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f52c:	b	42f738 <ferror@plt+0x2be98>
  42f530:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f534:	mov	x0, x24
  42f538:	add	x1, x1, #0x3b9
  42f53c:	bl	4034b0 <strcmp@plt>
  42f540:	cbz	w0, 42f604 <ferror@plt+0x2bd64>
  42f544:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f548:	mov	x0, x24
  42f54c:	add	x1, x1, #0x3e1
  42f550:	bl	4034b0 <strcmp@plt>
  42f554:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f558:	ldr	w8, [sp, #52]
  42f55c:	cbz	w8, 42f75c <ferror@plt+0x2bebc>
  42f560:	ldr	x8, [x23, #32]
  42f564:	ldr	x9, [x23, #16]
  42f568:	mov	x0, x19
  42f56c:	ldr	x8, [x8, #40]
  42f570:	add	x8, x9, x8
  42f574:	ldr	x9, [sp, #8]
  42f578:	cmp	x8, x9
  42f57c:	csel	x1, x8, x9, hi  // hi = pmore
  42f580:	bl	4262b4 <ferror@plt+0x22a14>
  42f584:	cbz	w0, 42f738 <ferror@plt+0x2be98>
  42f588:	str	xzr, [sp, #8]
  42f58c:	str	wzr, [sp, #52]
  42f590:	b	42f6ec <ferror@plt+0x2be4c>
  42f594:	ldr	x28, [sp, #112]
  42f598:	mov	x0, x19
  42f59c:	mov	x1, x24
  42f5a0:	bl	425f14 <ferror@plt+0x22674>
  42f5a4:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f5a8:	b	42f738 <ferror@plt+0x2be98>
  42f5ac:	str	xzr, [sp, #8]
  42f5b0:	ldr	x8, [x22, #8]
  42f5b4:	mov	x0, x22
  42f5b8:	mov	x1, x23
  42f5bc:	ldr	x8, [x8, #560]
  42f5c0:	blr	x8
  42f5c4:	stp	w26, w28, [sp, #24]
  42f5c8:	mov	w8, w28
  42f5cc:	mov	x28, x21
  42f5d0:	mov	x21, x20
  42f5d4:	ldr	x20, [sp, #40]
  42f5d8:	str	x0, [sp, #16]
  42f5dc:	str	x24, [sp, #32]
  42f5e0:	b	42f6ec <ferror@plt+0x2be4c>
  42f5e4:	ldr	x8, [x23, #32]
  42f5e8:	ldr	x9, [x23, #16]
  42f5ec:	mov	x0, x19
  42f5f0:	ldr	x8, [x8, #40]
  42f5f4:	add	x1, x9, x8
  42f5f8:	bl	426334 <ferror@plt+0x22a94>
  42f5fc:	cbnz	w0, 42f6ec <ferror@plt+0x2be4c>
  42f600:	b	42f738 <ferror@plt+0x2be98>
  42f604:	ldr	x8, [sp, #32]
  42f608:	cbz	x8, 42f768 <ferror@plt+0x2bec8>
  42f60c:	ldr	x8, [x22, #248]
  42f610:	ldr	w10, [sp, #28]
  42f614:	sub	x1, x29, #0x28
  42f618:	add	x2, sp, #0x88
  42f61c:	ldr	w9, [x8, #68]
  42f620:	ldr	w8, [x8, #56]
  42f624:	mov	x0, x22
  42f628:	mov	x3, x25
  42f62c:	asr	w9, w10, w9
  42f630:	bic	w9, w9, w8
  42f634:	and	w8, w8, w10
  42f638:	orr	w4, w9, w8
  42f63c:	mov	x5, x27
  42f640:	mov	w6, wzr
  42f644:	mov	x7, x19
  42f648:	bl	42f784 <ferror@plt+0x2bee4>
  42f64c:	cbz	x0, 42f738 <ferror@plt+0x2be98>
  42f650:	ldr	w8, [sp, #24]
  42f654:	mov	x2, x0
  42f658:	mov	w3, #0x1                   	// #1
  42f65c:	cmp	w8, #0x2
  42f660:	b.eq	42f670 <ferror@plt+0x2bdd0>  // b.none
  42f664:	cmp	w8, #0x7f
  42f668:	b.eq	42f670 <ferror@plt+0x2bdd0>  // b.none
  42f66c:	mov	w3, wzr
  42f670:	ldr	x8, [x23, #32]
  42f674:	ldr	x9, [x23, #16]
  42f678:	ldr	x1, [sp, #32]
  42f67c:	mov	x0, x19
  42f680:	ldr	x8, [x8, #40]
  42f684:	add	x4, x9, x8
  42f688:	bl	426080 <ferror@plt+0x227e0>
  42f68c:	cbz	w0, 42f738 <ferror@plt+0x2be98>
  42f690:	ldr	x11, [sp, #16]
  42f694:	cbz	x11, 42f6dc <ferror@plt+0x2be3c>
  42f698:	ldr	x9, [x23, #32]
  42f69c:	ldrh	w8, [sp, #64]
  42f6a0:	ldrb	w10, [sp, #129]
  42f6a4:	add	x25, x11, #0x18
  42f6a8:	ldr	x23, [x9, #40]
  42f6ac:	sub	w8, w8, #0x1
  42f6b0:	cmp	w10, #0x0
  42f6b4:	csel	w24, wzr, w8, eq  // eq = none
  42f6b8:	ldur	w8, [x25, #-8]
  42f6bc:	cbz	w8, 42f6dc <ferror@plt+0x2be3c>
  42f6c0:	ldr	x9, [x25], #16
  42f6c4:	add	w1, w8, w24
  42f6c8:	mov	x0, x19
  42f6cc:	add	x2, x9, x23
  42f6d0:	bl	426454 <ferror@plt+0x22bb4>
  42f6d4:	cbnz	w0, 42f6b8 <ferror@plt+0x2be18>
  42f6d8:	b	42f738 <ferror@plt+0x2be98>
  42f6dc:	mov	w8, #0x1                   	// #1
  42f6e0:	stp	xzr, xzr, [sp, #16]
  42f6e4:	str	xzr, [sp, #32]
  42f6e8:	str	w8, [sp, #52]
  42f6ec:	ldur	x26, [x29, #-24]
  42f6f0:	cmp	x26, x20
  42f6f4:	b.lt	42f30c <ferror@plt+0x2ba6c>  // b.tstop
  42f6f8:	mov	w0, #0x1                   	// #1
  42f6fc:	b	42f73c <ferror@plt+0x2be9c>
  42f700:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f704:	add	x1, x1, #0x371
  42f708:	b	42f714 <ferror@plt+0x2be74>
  42f70c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f710:	add	x1, x1, #0x390
  42f714:	mov	w2, #0x5                   	// #5
  42f718:	mov	x0, xzr
  42f71c:	bl	403700 <dcgettext@plt>
  42f720:	mov	x19, x0
  42f724:	bl	403250 <bfd_get_error@plt>
  42f728:	bl	4036e0 <bfd_errmsg@plt>
  42f72c:	mov	x1, x0
  42f730:	mov	x0, x19
  42f734:	bl	430648 <ferror@plt+0x2cda8>
  42f738:	mov	w0, wzr
  42f73c:	ldp	x20, x19, [sp, #400]
  42f740:	ldp	x22, x21, [sp, #384]
  42f744:	ldp	x24, x23, [sp, #368]
  42f748:	ldp	x26, x25, [sp, #352]
  42f74c:	ldp	x28, x27, [sp, #336]
  42f750:	ldp	x29, x30, [sp, #320]
  42f754:	add	sp, sp, #0x1a0
  42f758:	ret
  42f75c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f760:	add	x1, x1, #0x3e5
  42f764:	b	42f770 <ferror@plt+0x2bed0>
  42f768:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f76c:	add	x1, x1, #0x3bd
  42f770:	mov	w2, #0x5                   	// #5
  42f774:	mov	x0, xzr
  42f778:	bl	403700 <dcgettext@plt>
  42f77c:	mov	x1, x25
  42f780:	b	42f734 <ferror@plt+0x2be94>
  42f784:	stp	x29, x30, [sp, #-80]!
  42f788:	stp	x24, x23, [sp, #32]
  42f78c:	stp	x22, x21, [sp, #48]
  42f790:	stp	x20, x19, [sp, #64]
  42f794:	ldr	x8, [x0, #248]
  42f798:	mov	x19, x7
  42f79c:	mov	w24, w4
  42f7a0:	mov	x20, x3
  42f7a4:	ldr	w9, [x8, #56]
  42f7a8:	mov	x21, x2
  42f7ac:	mov	x22, x0
  42f7b0:	mov	x23, x1
  42f7b4:	bics	wzr, w4, w9
  42f7b8:	str	x25, [sp, #16]
  42f7bc:	mov	x29, sp
  42f7c0:	b.eq	42f82c <ferror@plt+0x2bf8c>  // b.none
  42f7c4:	mvn	w10, w9
  42f7c8:	and	w12, w9, w24
  42f7cc:	ldp	w9, w11, [x8, #64]
  42f7d0:	ldr	w8, [x8, #60]
  42f7d4:	mov	w13, #0x1                   	// #1
  42f7d8:	asr	w11, w24, w11
  42f7dc:	and	w9, w9, w24
  42f7e0:	lsl	x13, x13, x8
  42f7e4:	and	w10, w11, w10
  42f7e8:	cmp	x13, x9
  42f7ec:	orr	w4, w10, w12
  42f7f0:	b.ne	42f870 <ferror@plt+0x2bfd0>  // b.any
  42f7f4:	mov	x0, x22
  42f7f8:	mov	x1, x23
  42f7fc:	mov	x2, x21
  42f800:	mov	x3, x20
  42f804:	mov	x7, x19
  42f808:	bl	42f784 <ferror@plt+0x2bee4>
  42f80c:	mov	x1, x0
  42f810:	mov	x0, x19
  42f814:	ldp	x20, x19, [sp, #64]
  42f818:	ldp	x22, x21, [sp, #48]
  42f81c:	ldp	x24, x23, [sp, #32]
  42f820:	ldr	x25, [sp, #16]
  42f824:	ldp	x29, x30, [sp], #80
  42f828:	b	426b14 <ferror@plt+0x23274>
  42f82c:	cbz	x5, 42f8c0 <ferror@plt+0x2c020>
  42f830:	ldr	x1, [x5]
  42f834:	cmp	x1, #0x1
  42f838:	b.lt	42f8c0 <ferror@plt+0x2c020>  // b.tstop
  42f83c:	mov	x0, x21
  42f840:	bl	42ff44 <ferror@plt+0x2c6a4>
  42f844:	mov	x1, x0
  42f848:	ldr	x0, [x0]
  42f84c:	cbnz	x0, 42f964 <ferror@plt+0x2c0c4>
  42f850:	mov	x0, x19
  42f854:	ldp	x20, x19, [sp, #64]
  42f858:	ldp	x22, x21, [sp, #48]
  42f85c:	ldp	x24, x23, [sp, #32]
  42f860:	ldr	x25, [sp, #16]
  42f864:	mov	x2, xzr
  42f868:	ldp	x29, x30, [sp], #80
  42f86c:	b	42685c <ferror@plt+0x22fbc>
  42f870:	mov	w10, #0x2                   	// #2
  42f874:	lsl	x10, x10, x8
  42f878:	cmp	x10, x9
  42f87c:	b.ne	42f8f8 <ferror@plt+0x2c058>  // b.any
  42f880:	mov	x0, x22
  42f884:	mov	x1, x23
  42f888:	mov	x2, x21
  42f88c:	mov	x3, x20
  42f890:	mov	x7, x19
  42f894:	bl	42f784 <ferror@plt+0x2bee4>
  42f898:	mov	x1, x0
  42f89c:	mov	x0, x19
  42f8a0:	ldp	x20, x19, [sp, #64]
  42f8a4:	ldp	x22, x21, [sp, #48]
  42f8a8:	ldp	x24, x23, [sp, #32]
  42f8ac:	ldr	x25, [sp, #16]
  42f8b0:	mov	x2, xzr
  42f8b4:	mov	w3, wzr
  42f8b8:	ldp	x29, x30, [sp], #80
  42f8bc:	b	426b68 <ferror@plt+0x232c8>
  42f8c0:	cmp	w6, #0x0
  42f8c4:	mov	x0, x22
  42f8c8:	mov	x1, x23
  42f8cc:	mov	x2, x21
  42f8d0:	mov	x3, x20
  42f8d4:	mov	w4, w24
  42f8d8:	mov	x6, x19
  42f8dc:	ldp	x20, x19, [sp, #64]
  42f8e0:	ldp	x22, x21, [sp, #48]
  42f8e4:	ldp	x24, x23, [sp, #32]
  42f8e8:	ldr	x25, [sp, #16]
  42f8ec:	csel	x5, xzr, x5, eq  // eq = none
  42f8f0:	ldp	x29, x30, [sp], #80
  42f8f4:	b	42fb44 <ferror@plt+0x2c2a4>
  42f8f8:	mov	w10, #0x3                   	// #3
  42f8fc:	lsl	x8, x10, x8
  42f900:	cmp	x8, x9
  42f904:	b.ne	42f944 <ferror@plt+0x2c0a4>  // b.any
  42f908:	cbz	x5, 42f97c <ferror@plt+0x2c0dc>
  42f90c:	mov	x9, x5
  42f910:	ldrh	w8, [x9, #16]!
  42f914:	cbz	x8, 42f938 <ferror@plt+0x2c098>
  42f918:	mov	w10, wzr
  42f91c:	mov	x12, x9
  42f920:	ldrh	w11, [x9, #2]!
  42f924:	cmp	w10, #0x1
  42f928:	strh	w11, [x12]
  42f92c:	b.hi	42f938 <ferror@plt+0x2c098>  // b.pmore
  42f930:	add	w10, w10, #0x1
  42f934:	cbnz	w11, 42f91c <ferror@plt+0x2c07c>
  42f938:	sub	x24, x8, #0x1
  42f93c:	strh	wzr, [x9]
  42f940:	b	42f980 <ferror@plt+0x2c0e0>
  42f944:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42f948:	add	x1, x1, #0x402
  42f94c:	mov	w2, #0x5                   	// #5
  42f950:	mov	x0, xzr
  42f954:	bl	403700 <dcgettext@plt>
  42f958:	mov	w1, w24
  42f95c:	bl	430648 <ferror@plt+0x2cda8>
  42f960:	mov	x0, xzr
  42f964:	ldp	x20, x19, [sp, #64]
  42f968:	ldp	x22, x21, [sp, #48]
  42f96c:	ldp	x24, x23, [sp, #32]
  42f970:	ldr	x25, [sp, #16]
  42f974:	ldp	x29, x30, [sp], #80
  42f978:	ret
  42f97c:	mov	x24, #0xffffffffffffffff    	// #-1
  42f980:	mov	x0, x22
  42f984:	mov	x1, x23
  42f988:	mov	x2, x21
  42f98c:	mov	x3, x20
  42f990:	mov	w6, wzr
  42f994:	mov	x7, x19
  42f998:	bl	42f784 <ferror@plt+0x2bee4>
  42f99c:	mov	x25, x0
  42f9a0:	mov	w4, #0x4                   	// #4
  42f9a4:	mov	x0, x22
  42f9a8:	mov	x1, x23
  42f9ac:	mov	x2, x21
  42f9b0:	mov	x3, x20
  42f9b4:	mov	x5, xzr
  42f9b8:	mov	x6, x19
  42f9bc:	bl	42fb44 <ferror@plt+0x2c2a4>
  42f9c0:	mov	x2, x0
  42f9c4:	mov	x0, x19
  42f9c8:	mov	x1, x25
  42f9cc:	mov	x4, x24
  42f9d0:	ldp	x20, x19, [sp, #64]
  42f9d4:	ldp	x22, x21, [sp, #48]
  42f9d8:	ldp	x24, x23, [sp, #32]
  42f9dc:	ldr	x25, [sp, #16]
  42f9e0:	mov	x3, xzr
  42f9e4:	mov	w5, wzr
  42f9e8:	ldp	x29, x30, [sp], #80
  42f9ec:	b	426c94 <ferror@plt+0x233f4>
  42f9f0:	stp	x29, x30, [sp, #-48]!
  42f9f4:	stp	x20, x19, [sp, #32]
  42f9f8:	ldrb	w9, [x3, #32]
  42f9fc:	str	x21, [sp, #16]
  42fa00:	mov	x29, sp
  42fa04:	sub	w8, w9, #0x1
  42fa08:	cmp	w8, #0x10
  42fa0c:	b.hi	42fa5c <ferror@plt+0x2c1bc>  // b.pmore
  42fa10:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42fa14:	add	x9, x9, #0x34f
  42fa18:	adr	x10, 42fa28 <ferror@plt+0x2c188>
  42fa1c:	ldrb	w11, [x9, x8]
  42fa20:	add	x10, x10, x11, lsl #2
  42fa24:	br	x10
  42fa28:	ldr	x1, [x1, #8]
  42fa2c:	mov	x19, x2
  42fa30:	mov	x20, x0
  42fa34:	mov	x0, x4
  42fa38:	mov	x2, x5
  42fa3c:	bl	426fb0 <ferror@plt+0x23710>
  42fa40:	cbz	x0, 42fae0 <ferror@plt+0x2c240>
  42fa44:	mov	x21, x0
  42fa48:	mov	x0, x20
  42fa4c:	mov	x1, x19
  42fa50:	bl	42ff44 <ferror@plt+0x2c6a4>
  42fa54:	str	x21, [x0]
  42fa58:	b	42fadc <ferror@plt+0x2c23c>
  42fa5c:	cmp	w9, #0x7f
  42fa60:	b.ne	42fadc <ferror@plt+0x2c23c>  // b.any
  42fa64:	ldr	x8, [x1, #32]
  42fa68:	ldp	x1, x9, [x1, #8]
  42fa6c:	mov	w3, #0x1                   	// #1
  42fa70:	b	42fac0 <ferror@plt+0x2c220>
  42fa74:	ldr	x8, [x1, #32]
  42fa78:	ldp	x1, x9, [x1, #8]
  42fa7c:	mov	w3, #0x4                   	// #4
  42fa80:	b	42fac0 <ferror@plt+0x2c220>
  42fa84:	ldr	x8, [x1, #32]
  42fa88:	cmp	w6, #0x0
  42fa8c:	mov	w11, #0x2                   	// #2
  42fa90:	cinc	w3, w11, ne  // ne = any
  42fa94:	ldr	x9, [x8, #40]
  42fa98:	ldp	x8, x10, [x1, #8]
  42fa9c:	mov	x0, x4
  42faa0:	mov	x2, x5
  42faa4:	add	x9, x10, x9
  42faa8:	mov	x1, x8
  42faac:	mov	x4, x9
  42fab0:	b	42fad4 <ferror@plt+0x2c234>
  42fab4:	ldr	x8, [x1, #32]
  42fab8:	ldp	x1, x9, [x1, #8]
  42fabc:	mov	w3, #0x5                   	// #5
  42fac0:	ldr	x8, [x8, #40]
  42fac4:	add	x8, x9, x8
  42fac8:	mov	x0, x4
  42facc:	mov	x2, x5
  42fad0:	mov	x4, x8
  42fad4:	bl	426774 <ferror@plt+0x22ed4>
  42fad8:	cbz	w0, 42fae0 <ferror@plt+0x2c240>
  42fadc:	mov	w0, #0x1                   	// #1
  42fae0:	ldp	x20, x19, [sp, #32]
  42fae4:	ldr	x21, [sp, #16]
  42fae8:	ldp	x29, x30, [sp], #48
  42faec:	ret
  42faf0:	ldr	x8, [x1, #32]
  42faf4:	ldp	x1, x9, [x1, #8]
  42faf8:	mov	w3, #0x1                   	// #1
  42fafc:	b	42fb0c <ferror@plt+0x2c26c>
  42fb00:	ldr	x8, [x1, #32]
  42fb04:	ldp	x1, x9, [x1, #8]
  42fb08:	mov	w3, #0x2                   	// #2
  42fb0c:	ldr	x8, [x8, #40]
  42fb10:	add	x8, x9, x8
  42fb14:	mov	x0, x4
  42fb18:	mov	x2, x5
  42fb1c:	mov	x4, x8
  42fb20:	bl	4261ec <ferror@plt+0x2294c>
  42fb24:	cbnz	w0, 42fadc <ferror@plt+0x2c23c>
  42fb28:	b	42fae0 <ferror@plt+0x2c240>
  42fb2c:	ldr	x1, [x1, #8]
  42fb30:	mov	x0, x4
  42fb34:	mov	x2, x5
  42fb38:	bl	42729c <ferror@plt+0x239fc>
  42fb3c:	cbnz	x0, 42fadc <ferror@plt+0x2c23c>
  42fb40:	b	42fae0 <ferror@plt+0x2c240>
  42fb44:	sub	sp, sp, #0xa0
  42fb48:	stp	x24, x23, [sp, #112]
  42fb4c:	stp	x22, x21, [sp, #128]
  42fb50:	stp	x20, x19, [sp, #144]
  42fb54:	mov	x20, x6
  42fb58:	mov	w22, w4
  42fb5c:	mov	x21, x3
  42fb60:	mov	x19, x2
  42fb64:	mov	x23, x1
  42fb68:	cmp	w4, #0x10
  42fb6c:	mov	x24, x0
  42fb70:	stp	x29, x30, [sp, #64]
  42fb74:	stp	x28, x27, [sp, #80]
  42fb78:	stp	x26, x25, [sp, #96]
  42fb7c:	add	x29, sp, #0x40
  42fb80:	b.hi	42fb90 <ferror@plt+0x2c2f0>  // b.pmore
  42fb84:	add	x8, x19, w22, uxtw #3
  42fb88:	ldr	x25, [x8, #8]
  42fb8c:	cbnz	x25, 42fedc <ferror@plt+0x2c63c>
  42fb90:	cmp	w22, #0x10
  42fb94:	b.hi	42fdd0 <ferror@plt+0x2c530>  // b.pmore
  42fb98:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  42fb9c:	mov	w8, w22
  42fba0:	add	x9, x9, #0x360
  42fba4:	adr	x10, 42fbb4 <ferror@plt+0x2c314>
  42fba8:	ldrb	w11, [x9, x8]
  42fbac:	add	x10, x10, x11, lsl #2
  42fbb0:	br	x10
  42fbb4:	mov	x0, x20
  42fbb8:	bl	4268b8 <ferror@plt+0x23018>
  42fbbc:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42fbc0:	mov	x2, x0
  42fbc4:	add	x1, x1, #0x2e1
  42fbc8:	b	42fe74 <ferror@plt+0x2c5d4>
  42fbcc:	mov	w1, #0x1                   	// #1
  42fbd0:	mov	x0, x20
  42fbd4:	mov	w2, wzr
  42fbd8:	bl	4268e0 <ferror@plt+0x23040>
  42fbdc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fbe0:	mov	x2, x0
  42fbe4:	add	x1, x1, #0xed4
  42fbe8:	b	42fe74 <ferror@plt+0x2c5d4>
  42fbec:	mov	w1, #0x2                   	// #2
  42fbf0:	mov	x0, x20
  42fbf4:	mov	w2, wzr
  42fbf8:	bl	4268e0 <ferror@plt+0x23040>
  42fbfc:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fc00:	mov	x2, x0
  42fc04:	add	x1, x1, #0xee2
  42fc08:	b	42fe74 <ferror@plt+0x2c5d4>
  42fc0c:	mov	w1, #0x4                   	// #4
  42fc10:	mov	x0, x20
  42fc14:	mov	w2, wzr
  42fc18:	bl	4268e0 <ferror@plt+0x23040>
  42fc1c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42fc20:	mov	x2, x0
  42fc24:	add	x1, x1, #0x51
  42fc28:	b	42fe74 <ferror@plt+0x2c5d4>
  42fc2c:	mov	w1, #0x4                   	// #4
  42fc30:	mov	x0, x20
  42fc34:	mov	w2, wzr
  42fc38:	bl	4268e0 <ferror@plt+0x23040>
  42fc3c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fc40:	mov	x2, x0
  42fc44:	add	x1, x1, #0xef1
  42fc48:	b	42fe74 <ferror@plt+0x2c5d4>
  42fc4c:	mov	w1, #0x4                   	// #4
  42fc50:	mov	x0, x20
  42fc54:	bl	42691c <ferror@plt+0x2307c>
  42fc58:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  42fc5c:	mov	x2, x0
  42fc60:	add	x1, x1, #0x320
  42fc64:	b	42fe74 <ferror@plt+0x2c5d4>
  42fc68:	mov	w1, #0x8                   	// #8
  42fc6c:	mov	x0, x20
  42fc70:	bl	42691c <ferror@plt+0x2307c>
  42fc74:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fc78:	mov	x2, x0
  42fc7c:	add	x1, x1, #0xefb
  42fc80:	b	42fe74 <ferror@plt+0x2c5d4>
  42fc84:	cbz	x5, 42fe94 <ferror@plt+0x2c5f4>
  42fc88:	mov	w3, #0x8                   	// #8
  42fc8c:	b	42fc98 <ferror@plt+0x2c3f8>
  42fc90:	cbz	x5, 42fea0 <ferror@plt+0x2c600>
  42fc94:	mov	w3, #0x9                   	// #9
  42fc98:	mov	x0, x24
  42fc9c:	mov	x1, x23
  42fca0:	mov	x2, x19
  42fca4:	mov	x4, x5
  42fca8:	mov	x5, x20
  42fcac:	bl	43001c <ferror@plt+0x2c77c>
  42fcb0:	b	42fec8 <ferror@plt+0x2c628>
  42fcb4:	cbz	x5, 42feb8 <ferror@plt+0x2c618>
  42fcb8:	ldr	x22, [x5, #24]
  42fcbc:	mov	w0, #0x50                  	// #80
  42fcc0:	bl	403290 <xmalloc@plt>
  42fcc4:	mov	x27, x0
  42fcc8:	mov	w0, #0x50                  	// #80
  42fccc:	bl	403290 <xmalloc@plt>
  42fcd0:	ldr	x8, [x23, #24]
  42fcd4:	mov	w28, wzr
  42fcd8:	str	x0, [sp, #16]
  42fcdc:	cmp	x8, x22
  42fce0:	b.ge	42fdbc <ferror@plt+0x2c51c>  // b.tcont
  42fce4:	mov	w8, #0xa                   	// #10
  42fce8:	str	x8, [sp, #8]
  42fcec:	ldp	x9, x8, [x23, #8]
  42fcf0:	cmp	x8, x9
  42fcf4:	b.ge	42fdbc <ferror@plt+0x2c51c>  // b.tcont
  42fcf8:	ldr	x9, [x23]
  42fcfc:	add	x2, sp, #0x18
  42fd00:	mov	x0, x24
  42fd04:	ldr	x26, [x9, x8, lsl #3]
  42fd08:	mov	x1, x26
  42fd0c:	bl	403580 <bfd_coff_get_syment@plt>
  42fd10:	cbz	w0, 42ff00 <ferror@plt+0x2c660>
  42fd14:	ldp	x8, x9, [x23, #16]
  42fd18:	add	x8, x8, #0x1
  42fd1c:	str	x8, [x23, #16]
  42fd20:	ldrb	w8, [sp, #57]
  42fd24:	add	x8, x8, x9
  42fd28:	add	x8, x8, #0x1
  42fd2c:	str	x8, [x23, #24]
  42fd30:	ldrb	w9, [sp, #56]
  42fd34:	cmp	w9, #0x10
  42fd38:	b.eq	42fd48 <ferror@plt+0x2c4a8>  // b.none
  42fd3c:	cmp	w9, #0x66
  42fd40:	b.ne	42fdb4 <ferror@plt+0x2c514>  // b.any
  42fd44:	b	42fdbc <ferror@plt+0x2c51c>
  42fd48:	ldr	x8, [sp, #8]
  42fd4c:	add	w25, w28, #0x1
  42fd50:	cmp	w25, w8
  42fd54:	b.ge	42fd60 <ferror@plt+0x2c4c0>  // b.tcont
  42fd58:	ldr	x0, [sp, #16]
  42fd5c:	b	42fd8c <ferror@plt+0x2c4ec>
  42fd60:	add	w8, w8, #0xa
  42fd64:	mov	x0, x27
  42fd68:	sbfiz	x27, x8, #3, #32
  42fd6c:	mov	x1, x27
  42fd70:	str	x8, [sp, #8]
  42fd74:	bl	4031e0 <xrealloc@plt>
  42fd78:	mov	x8, x0
  42fd7c:	ldr	x0, [sp, #16]
  42fd80:	mov	x1, x27
  42fd84:	mov	x27, x8
  42fd88:	bl	4031e0 <xrealloc@plt>
  42fd8c:	ldr	x8, [x26, #8]
  42fd90:	str	x0, [sp, #16]
  42fd94:	str	x8, [x27, w28, sxtw #3]
  42fd98:	ldr	x8, [x26, #32]
  42fd9c:	ldr	x9, [x26, #16]
  42fda0:	ldr	x8, [x8, #40]
  42fda4:	add	x8, x9, x8
  42fda8:	str	x8, [x0, w28, sxtw #3]
  42fdac:	ldr	x8, [x23, #24]
  42fdb0:	mov	w28, w25
  42fdb4:	cmp	x8, x22
  42fdb8:	b.lt	42fcec <ferror@plt+0x2c44c>  // b.tstop
  42fdbc:	ldr	x2, [sp, #16]
  42fdc0:	mov	x0, x20
  42fdc4:	mov	x1, x27
  42fdc8:	str	xzr, [x27, w28, sxtw #3]
  42fdcc:	b	42fec4 <ferror@plt+0x2c624>
  42fdd0:	mov	x0, x20
  42fdd4:	bl	4268b8 <ferror@plt+0x23018>
  42fdd8:	b	42fe7c <ferror@plt+0x2c5dc>
  42fddc:	mov	w1, #0x1                   	// #1
  42fde0:	mov	w2, #0x1                   	// #1
  42fde4:	mov	x0, x20
  42fde8:	bl	4268e0 <ferror@plt+0x23040>
  42fdec:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fdf0:	mov	x2, x0
  42fdf4:	add	x1, x1, #0xecb
  42fdf8:	b	42fe74 <ferror@plt+0x2c5d4>
  42fdfc:	mov	w1, #0x2                   	// #2
  42fe00:	mov	w2, #0x1                   	// #1
  42fe04:	mov	x0, x20
  42fe08:	bl	4268e0 <ferror@plt+0x23040>
  42fe0c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fe10:	mov	x2, x0
  42fe14:	add	x1, x1, #0xed9
  42fe18:	b	42fe74 <ferror@plt+0x2c5d4>
  42fe1c:	mov	w1, #0x4                   	// #4
  42fe20:	mov	w2, #0x1                   	// #1
  42fe24:	mov	x0, x20
  42fe28:	bl	4268e0 <ferror@plt+0x23040>
  42fe2c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42fe30:	mov	x2, x0
  42fe34:	add	x1, x1, #0x48
  42fe38:	b	42fe74 <ferror@plt+0x2c5d4>
  42fe3c:	mov	w1, #0x4                   	// #4
  42fe40:	mov	w2, #0x1                   	// #1
  42fe44:	mov	x0, x20
  42fe48:	bl	4268e0 <ferror@plt+0x23040>
  42fe4c:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fe50:	mov	x2, x0
  42fe54:	add	x1, x1, #0xee8
  42fe58:	b	42fe74 <ferror@plt+0x2c5d4>
  42fe5c:	mov	w1, #0xc                   	// #12
  42fe60:	mov	x0, x20
  42fe64:	bl	42691c <ferror@plt+0x2307c>
  42fe68:	adrp	x1, 440000 <warn@@Base+0xec6c>
  42fe6c:	mov	x2, x0
  42fe70:	add	x1, x1, #0xef6
  42fe74:	mov	x0, x20
  42fe78:	bl	42729c <ferror@plt+0x239fc>
  42fe7c:	mov	x25, x0
  42fe80:	cmp	w22, #0x10
  42fe84:	b.hi	42fedc <ferror@plt+0x2c63c>  // b.pmore
  42fe88:	add	x8, x19, w22, uxtw #3
  42fe8c:	str	x25, [x8, #8]
  42fe90:	b	42fedc <ferror@plt+0x2c63c>
  42fe94:	mov	w1, #0x1                   	// #1
  42fe98:	mov	x0, x20
  42fe9c:	b	42fea8 <ferror@plt+0x2c608>
  42fea0:	mov	x0, x20
  42fea4:	mov	w1, wzr
  42fea8:	mov	x2, xzr
  42feac:	mov	x3, xzr
  42feb0:	bl	4269ac <ferror@plt+0x2310c>
  42feb4:	b	42fec8 <ferror@plt+0x2c628>
  42feb8:	mov	x0, x20
  42febc:	mov	x1, xzr
  42fec0:	mov	x2, xzr
  42fec4:	bl	426ab8 <ferror@plt+0x23218>
  42fec8:	mov	x25, x0
  42fecc:	mov	x0, x19
  42fed0:	mov	x1, x21
  42fed4:	bl	42ff44 <ferror@plt+0x2c6a4>
  42fed8:	str	x25, [x0]
  42fedc:	mov	x0, x25
  42fee0:	ldp	x20, x19, [sp, #144]
  42fee4:	ldp	x22, x21, [sp, #128]
  42fee8:	ldp	x24, x23, [sp, #112]
  42feec:	ldp	x26, x25, [sp, #96]
  42fef0:	ldp	x28, x27, [sp, #80]
  42fef4:	ldp	x29, x30, [sp, #64]
  42fef8:	add	sp, sp, #0xa0
  42fefc:	ret
  42ff00:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  42ff04:	add	x1, x1, #0x371
  42ff08:	mov	w2, #0x5                   	// #5
  42ff0c:	mov	x0, xzr
  42ff10:	bl	403700 <dcgettext@plt>
  42ff14:	mov	x20, x0
  42ff18:	bl	403250 <bfd_get_error@plt>
  42ff1c:	bl	4036e0 <bfd_errmsg@plt>
  42ff20:	mov	x1, x0
  42ff24:	mov	x0, x20
  42ff28:	bl	430648 <ferror@plt+0x2cda8>
  42ff2c:	mov	x0, x27
  42ff30:	bl	403510 <free@plt>
  42ff34:	ldr	x0, [sp, #16]
  42ff38:	bl	403510 <free@plt>
  42ff3c:	mov	x25, xzr
  42ff40:	b	42fecc <ferror@plt+0x2c62c>
  42ff44:	stp	x29, x30, [sp, #-48]!
  42ff48:	mov	w8, #0x3e8f                	// #16015
  42ff4c:	stp	x20, x19, [sp, #32]
  42ff50:	mov	x20, x1
  42ff54:	cmp	x1, x8
  42ff58:	str	x21, [sp, #16]
  42ff5c:	mov	x29, sp
  42ff60:	b.gt	430000 <ferror@plt+0x2c760>
  42ff64:	ldr	x8, [x0]
  42ff68:	mov	x19, x0
  42ff6c:	cmp	x8, #0x0
  42ff70:	cset	w9, eq  // eq = none
  42ff74:	cmp	x20, #0x10
  42ff78:	b.lt	42fff4 <ferror@plt+0x2c754>  // b.tstop
  42ff7c:	tbz	w9, #0, 42ff9c <ferror@plt+0x2c6fc>
  42ff80:	mov	w0, #0x88                  	// #136
  42ff84:	bl	403290 <xmalloc@plt>
  42ff88:	mov	w2, #0x88                  	// #136
  42ff8c:	mov	w1, wzr
  42ff90:	str	x0, [x19]
  42ff94:	bl	403280 <memset@plt>
  42ff98:	ldr	x8, [x19]
  42ff9c:	mov	x19, x8
  42ffa0:	ldr	x8, [x8]
  42ffa4:	sub	x21, x20, #0x10
  42ffa8:	cmp	x8, #0x0
  42ffac:	cset	w9, eq  // eq = none
  42ffb0:	cmp	x20, #0x1f
  42ffb4:	mov	x20, x21
  42ffb8:	b.gt	42ff7c <ferror@plt+0x2c6dc>
  42ffbc:	cbz	w9, 42ffdc <ferror@plt+0x2c73c>
  42ffc0:	mov	w0, #0x88                  	// #136
  42ffc4:	bl	403290 <xmalloc@plt>
  42ffc8:	mov	w2, #0x88                  	// #136
  42ffcc:	mov	w1, wzr
  42ffd0:	str	x0, [x19]
  42ffd4:	bl	403280 <memset@plt>
  42ffd8:	ldr	x8, [x19]
  42ffdc:	add	x8, x8, x21, lsl #3
  42ffe0:	ldp	x20, x19, [sp, #32]
  42ffe4:	ldr	x21, [sp, #16]
  42ffe8:	add	x0, x8, #0x8
  42ffec:	ldp	x29, x30, [sp], #48
  42fff0:	ret
  42fff4:	mov	x21, x20
  42fff8:	cbnz	w9, 42ffc0 <ferror@plt+0x2c720>
  42fffc:	b	42ffdc <ferror@plt+0x2c73c>
  430000:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430004:	add	x1, x1, #0x426
  430008:	mov	w2, #0x5                   	// #5
  43000c:	mov	x0, xzr
  430010:	bl	403700 <dcgettext@plt>
  430014:	mov	x1, x20
  430018:	bl	4305dc <ferror@plt+0x2cd3c>
  43001c:	sub	sp, sp, #0xe0
  430020:	stp	x29, x30, [sp, #128]
  430024:	stp	x28, x27, [sp, #144]
  430028:	stp	x26, x25, [sp, #160]
  43002c:	stp	x24, x23, [sp, #176]
  430030:	stp	x22, x21, [sp, #192]
  430034:	stp	x20, x19, [sp, #208]
  430038:	stp	x2, x5, [sp, #32]
  43003c:	ldr	x19, [x4, #24]
  430040:	mov	x25, x0
  430044:	mov	w0, #0x50                  	// #80
  430048:	add	x29, sp, #0x80
  43004c:	mov	x20, x4
  430050:	str	w3, [sp, #20]
  430054:	mov	x24, x1
  430058:	bl	403290 <xmalloc@plt>
  43005c:	ldr	x8, [x24, #24]
  430060:	str	x19, [sp, #24]
  430064:	cmp	x8, x19
  430068:	mov	x19, x0
  43006c:	b.ge	4301dc <ferror@plt+0x2c93c>  // b.tcont
  430070:	str	x20, [sp, #8]
  430074:	mov	x23, xzr
  430078:	mov	w20, #0xa                   	// #10
  43007c:	ldp	x9, x8, [x24, #8]
  430080:	cmp	x8, x9
  430084:	b.ge	4301d4 <ferror@plt+0x2c934>  // b.tcont
  430088:	ldr	x9, [x24]
  43008c:	sub	x2, x29, #0x28
  430090:	mov	x0, x25
  430094:	ldr	x27, [x9, x8, lsl #3]
  430098:	mov	x1, x27
  43009c:	bl	403580 <bfd_coff_get_syment@plt>
  4300a0:	cbz	w0, 430204 <ferror@plt+0x2c964>
  4300a4:	ldp	x8, x28, [x24, #16]
  4300a8:	add	x8, x8, #0x1
  4300ac:	str	x8, [x24, #16]
  4300b0:	ldurb	w8, [x29, #-7]
  4300b4:	add	x9, x28, x8
  4300b8:	add	x9, x9, #0x1
  4300bc:	str	x9, [x24, #24]
  4300c0:	cbz	x8, 4300e4 <ferror@plt+0x2c844>
  4300c4:	add	x3, sp, #0x30
  4300c8:	mov	x0, x25
  4300cc:	mov	x1, x27
  4300d0:	mov	w2, wzr
  4300d4:	add	x26, sp, #0x30
  4300d8:	bl	4034d0 <bfd_coff_get_auxent@plt>
  4300dc:	cbnz	w0, 4300e8 <ferror@plt+0x2c848>
  4300e0:	b	430210 <ferror@plt+0x2c970>
  4300e4:	mov	x26, xzr
  4300e8:	ldurb	w8, [x29, #-8]
  4300ec:	mov	x22, xzr
  4300f0:	cmp	w8, #0x11
  4300f4:	b.gt	430128 <ferror@plt+0x2c888>
  4300f8:	cmp	w8, #0x8
  4300fc:	b.eq	43010c <ferror@plt+0x2c86c>  // b.none
  430100:	cmp	w8, #0xb
  430104:	mov	x21, x22
  430108:	b.ne	430154 <ferror@plt+0x2c8b4>  // b.any
  43010c:	ldr	x8, [x27, #32]
  430110:	ldr	x9, [x27, #16]
  430114:	mov	x21, xzr
  430118:	ldr	x8, [x8, #40]
  43011c:	add	x8, x9, x8
  430120:	lsl	x22, x8, #3
  430124:	b	430154 <ferror@plt+0x2c8b4>
  430128:	cmp	w8, #0x12
  43012c:	b.ne	430148 <ferror@plt+0x2c8a8>  // b.any
  430130:	ldr	x8, [x27, #32]
  430134:	ldr	x9, [x27, #16]
  430138:	ldrh	w21, [sp, #58]
  43013c:	ldr	x8, [x8, #40]
  430140:	add	x22, x9, x8
  430144:	b	430154 <ferror@plt+0x2c8b4>
  430148:	cmp	w8, #0x66
  43014c:	mov	x21, x22
  430150:	b.eq	4301d4 <ferror@plt+0x2c934>  // b.none
  430154:	mov	x5, x26
  430158:	ldp	x2, x26, [sp, #32]
  43015c:	ldurh	w4, [x29, #-10]
  430160:	mov	w6, #0x1                   	// #1
  430164:	mov	x0, x25
  430168:	mov	x1, x24
  43016c:	mov	x3, x28
  430170:	mov	x7, x26
  430174:	bl	42f784 <ferror@plt+0x2bee4>
  430178:	ldr	x1, [x27, #8]
  43017c:	mov	x2, x0
  430180:	mov	x0, x26
  430184:	mov	x3, x22
  430188:	mov	x4, x21
  43018c:	mov	w5, wzr
  430190:	bl	427108 <ferror@plt+0x23868>
  430194:	cbz	x0, 430244 <ferror@plt+0x2c9a4>
  430198:	add	w8, w23, #0x1
  43019c:	mov	x21, x0
  4301a0:	cmp	w8, w20
  4301a4:	b.lt	4301bc <ferror@plt+0x2c91c>  // b.tstop
  4301a8:	add	w20, w20, #0xa
  4301ac:	sbfiz	x1, x20, #3, #32
  4301b0:	mov	x0, x19
  4301b4:	bl	4031e0 <xrealloc@plt>
  4301b8:	mov	x19, x0
  4301bc:	str	x21, [x19, x23, lsl #3]
  4301c0:	ldr	x8, [x24, #24]
  4301c4:	ldr	x9, [sp, #24]
  4301c8:	add	x23, x23, #0x1
  4301cc:	cmp	x8, x9
  4301d0:	b.lt	43007c <ferror@plt+0x2c7dc>  // b.tstop
  4301d4:	ldr	x20, [sp, #8]
  4301d8:	b	4301e0 <ferror@plt+0x2c940>
  4301dc:	mov	w23, wzr
  4301e0:	ldr	w8, [sp, #20]
  4301e4:	str	xzr, [x19, w23, uxtw #3]
  4301e8:	ldrh	w2, [x20, #10]
  4301ec:	ldr	x0, [sp, #40]
  4301f0:	cmp	w8, #0x8
  4301f4:	cset	w1, eq  // eq = none
  4301f8:	mov	x3, x19
  4301fc:	bl	4269ac <ferror@plt+0x2310c>
  430200:	b	430248 <ferror@plt+0x2c9a8>
  430204:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430208:	add	x1, x1, #0x371
  43020c:	b	430218 <ferror@plt+0x2c978>
  430210:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430214:	add	x1, x1, #0x390
  430218:	mov	w2, #0x5                   	// #5
  43021c:	mov	x0, xzr
  430220:	bl	403700 <dcgettext@plt>
  430224:	mov	x20, x0
  430228:	bl	403250 <bfd_get_error@plt>
  43022c:	bl	4036e0 <bfd_errmsg@plt>
  430230:	mov	x1, x0
  430234:	mov	x0, x20
  430238:	bl	430648 <ferror@plt+0x2cda8>
  43023c:	mov	x0, x19
  430240:	bl	403510 <free@plt>
  430244:	mov	x0, xzr
  430248:	ldp	x20, x19, [sp, #208]
  43024c:	ldp	x22, x21, [sp, #192]
  430250:	ldp	x24, x23, [sp, #176]
  430254:	ldp	x26, x25, [sp, #160]
  430258:	ldp	x28, x27, [sp, #144]
  43025c:	ldp	x29, x30, [sp, #128]
  430260:	add	sp, sp, #0xe0
  430264:	ret
  430268:	stp	x29, x30, [sp, #-32]!
  43026c:	stp	x20, x19, [sp, #16]
  430270:	mov	x29, sp
  430274:	mov	x19, x0
  430278:	bl	403250 <bfd_get_error@plt>
  43027c:	cbnz	w0, 430298 <ferror@plt+0x2c9f8>
  430280:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430284:	add	x1, x1, #0x448
  430288:	mov	w2, #0x5                   	// #5
  43028c:	mov	x0, xzr
  430290:	bl	403700 <dcgettext@plt>
  430294:	b	43029c <ferror@plt+0x2c9fc>
  430298:	bl	4036e0 <bfd_errmsg@plt>
  43029c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4302a0:	mov	x20, x0
  4302a4:	ldr	x0, [x8, #3816]
  4302a8:	bl	4035f0 <fflush@plt>
  4302ac:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4302b0:	adrp	x9, 45b000 <_bfd_std_section+0x3110>
  4302b4:	ldr	x0, [x8, #3792]
  4302b8:	ldr	x2, [x9, #688]
  4302bc:	cbnz	x19, 4302d8 <ferror@plt+0x2ca38>
  4302c0:	mov	x3, x20
  4302c4:	ldp	x20, x19, [sp, #16]
  4302c8:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4302cc:	add	x1, x1, #0xe74
  4302d0:	ldp	x29, x30, [sp], #32
  4302d4:	b	403880 <fprintf@plt>
  4302d8:	mov	x3, x19
  4302dc:	mov	x4, x20
  4302e0:	ldp	x20, x19, [sp, #16]
  4302e4:	adrp	x1, 440000 <warn@@Base+0xec6c>
  4302e8:	add	x1, x1, #0x470
  4302ec:	ldp	x29, x30, [sp], #32
  4302f0:	b	403880 <fprintf@plt>
  4302f4:	sub	sp, sp, #0x130
  4302f8:	stp	x29, x30, [sp, #224]
  4302fc:	add	x29, sp, #0xe0
  430300:	str	x28, [sp, #240]
  430304:	stp	x24, x23, [sp, #256]
  430308:	stp	x22, x21, [sp, #272]
  43030c:	stp	x20, x19, [sp, #288]
  430310:	mov	x19, x3
  430314:	mov	x22, x2
  430318:	mov	x23, x1
  43031c:	mov	x21, x0
  430320:	stp	x4, x5, [x29, #-96]
  430324:	stp	x6, x7, [x29, #-80]
  430328:	stp	q0, q1, [sp]
  43032c:	stp	q2, q3, [sp, #32]
  430330:	stp	q4, q5, [sp, #64]
  430334:	stp	q6, q7, [sp, #96]
  430338:	bl	403250 <bfd_get_error@plt>
  43033c:	cbnz	w0, 430358 <ferror@plt+0x2cab8>
  430340:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430344:	add	x1, x1, #0x448
  430348:	mov	w2, #0x5                   	// #5
  43034c:	mov	x0, xzr
  430350:	bl	403700 <dcgettext@plt>
  430354:	b	43035c <ferror@plt+0x2cabc>
  430358:	bl	4036e0 <bfd_errmsg@plt>
  43035c:	adrp	x8, 457000 <_sch_istable+0x1c50>
  430360:	mov	x20, x0
  430364:	ldr	x0, [x8, #3816]
  430368:	bl	4035f0 <fflush@plt>
  43036c:	adrp	x24, 457000 <_sch_istable+0x1c50>
  430370:	adrp	x11, 45b000 <_bfd_std_section+0x3110>
  430374:	sub	x9, x29, #0x60
  430378:	ldr	x1, [x24, #3792]
  43037c:	ldr	x0, [x11, #688]
  430380:	add	x8, x29, #0x50
  430384:	add	x9, x9, #0x20
  430388:	mov	x10, sp
  43038c:	stp	x8, x9, [x29, #-32]
  430390:	mov	x8, #0xffffffffffffffe0    	// #-32
  430394:	add	x10, x10, #0x80
  430398:	movk	x8, #0xff80, lsl #32
  43039c:	stp	x10, x8, [x29, #-16]
  4303a0:	bl	402fe0 <fputs@plt>
  4303a4:	cbz	x23, 4303bc <ferror@plt+0x2cb1c>
  4303a8:	cbnz	x21, 4303b8 <ferror@plt+0x2cb18>
  4303ac:	mov	x0, x23
  4303b0:	bl	430458 <ferror@plt+0x2cbb8>
  4303b4:	mov	x21, x0
  4303b8:	cbnz	x22, 430434 <ferror@plt+0x2cb94>
  4303bc:	ldr	x0, [x24, #3792]
  4303c0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4303c4:	add	x1, x1, #0x4ab
  4303c8:	mov	x2, x21
  4303cc:	bl	403880 <fprintf@plt>
  4303d0:	cbz	x19, 430404 <ferror@plt+0x2cb64>
  4303d4:	ldr	x3, [x24, #3792]
  4303d8:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4303dc:	add	x0, x0, #0xf6f
  4303e0:	mov	w1, #0x2                   	// #2
  4303e4:	mov	w2, #0x1                   	// #1
  4303e8:	bl	4035b0 <fwrite@plt>
  4303ec:	ldp	q0, q1, [x29, #-32]
  4303f0:	ldr	x0, [x24, #3792]
  4303f4:	sub	x2, x29, #0x40
  4303f8:	mov	x1, x19
  4303fc:	stp	q0, q1, [x29, #-64]
  430400:	bl	403790 <vfprintf@plt>
  430404:	ldr	x0, [x24, #3792]
  430408:	adrp	x1, 43d000 <warn@@Base+0xbc6c>
  43040c:	add	x1, x1, #0xd9d
  430410:	mov	x2, x20
  430414:	bl	403880 <fprintf@plt>
  430418:	ldp	x20, x19, [sp, #288]
  43041c:	ldp	x22, x21, [sp, #272]
  430420:	ldp	x24, x23, [sp, #256]
  430424:	ldr	x28, [sp, #240]
  430428:	ldp	x29, x30, [sp, #224]
  43042c:	add	sp, sp, #0x130
  430430:	ret
  430434:	ldr	x3, [x22]
  430438:	ldr	x0, [x24, #3792]
  43043c:	cbz	x3, 4303c0 <ferror@plt+0x2cb20>
  430440:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430444:	add	x1, x1, #0x45f
  430448:	mov	x2, x21
  43044c:	bl	403880 <fprintf@plt>
  430450:	cbnz	x19, 4303d4 <ferror@plt+0x2cb34>
  430454:	b	430404 <ferror@plt+0x2cb64>
  430458:	stp	x29, x30, [sp, #-64]!
  43045c:	str	x23, [sp, #16]
  430460:	stp	x22, x21, [sp, #32]
  430464:	stp	x20, x19, [sp, #48]
  430468:	mov	x29, sp
  43046c:	cbz	x0, 430528 <ferror@plt+0x2cc88>
  430470:	ldr	x8, [x0, #208]
  430474:	mov	x19, x0
  430478:	cbz	x8, 430510 <ferror@plt+0x2cc70>
  43047c:	ldrb	w9, [x8, #76]
  430480:	tbnz	w9, #7, 430510 <ferror@plt+0x2cc70>
  430484:	ldr	x20, [x8]
  430488:	mov	x0, x20
  43048c:	bl	402fd0 <strlen@plt>
  430490:	ldr	x21, [x19]
  430494:	mov	x22, x0
  430498:	mov	x0, x21
  43049c:	bl	402fd0 <strlen@plt>
  4304a0:	adrp	x23, 45b000 <_bfd_std_section+0x3110>
  4304a4:	ldr	x8, [x23, #568]
  4304a8:	add	x9, x22, x0
  4304ac:	add	x22, x9, #0x3
  4304b0:	cmp	x22, x8
  4304b4:	b.ls	4304ec <ferror@plt+0x2cc4c>  // b.plast
  4304b8:	cbz	x8, 4304c8 <ferror@plt+0x2cc28>
  4304bc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4304c0:	ldr	x0, [x8, #576]
  4304c4:	bl	403510 <free@plt>
  4304c8:	add	x0, x22, x22, lsr #1
  4304cc:	str	x0, [x23, #568]
  4304d0:	bl	403290 <xmalloc@plt>
  4304d4:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4304d8:	str	x0, [x8, #576]
  4304dc:	ldr	x8, [x19, #208]
  4304e0:	ldr	x21, [x19]
  4304e4:	ldr	x20, [x8]
  4304e8:	b	4304f4 <ferror@plt+0x2cc54>
  4304ec:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4304f0:	ldr	x0, [x8, #576]
  4304f4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4304f8:	add	x1, x1, #0x6b6
  4304fc:	mov	x2, x20
  430500:	mov	x3, x21
  430504:	bl	403090 <sprintf@plt>
  430508:	adrp	x19, 45b000 <_bfd_std_section+0x3110>
  43050c:	add	x19, x19, #0x240
  430510:	ldr	x0, [x19]
  430514:	ldp	x20, x19, [sp, #48]
  430518:	ldp	x22, x21, [sp, #32]
  43051c:	ldr	x23, [sp, #16]
  430520:	ldp	x29, x30, [sp], #64
  430524:	ret
  430528:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  43052c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430530:	adrp	x3, 441000 <warn@@Base+0xfc6c>
  430534:	add	x0, x0, #0x65f
  430538:	add	x1, x1, #0x66c
  43053c:	add	x3, x3, #0x684
  430540:	mov	w2, #0x281                 	// #641
  430544:	bl	4037c0 <__assert_fail@plt>
  430548:	stp	x29, x30, [sp, #-16]!
  43054c:	mov	x29, sp
  430550:	bl	430268 <ferror@plt+0x2c9c8>
  430554:	mov	w0, #0x1                   	// #1
  430558:	bl	403670 <xexit@plt>
  43055c:	sub	sp, sp, #0x50
  430560:	adrp	x8, 457000 <_sch_istable+0x1c50>
  430564:	ldr	x8, [x8, #3816]
  430568:	stp	x20, x19, [sp, #64]
  43056c:	mov	x20, x0
  430570:	stp	x29, x30, [sp, #32]
  430574:	mov	x0, x8
  430578:	str	x21, [sp, #48]
  43057c:	add	x29, sp, #0x20
  430580:	mov	x19, x1
  430584:	bl	4035f0 <fflush@plt>
  430588:	adrp	x21, 457000 <_sch_istable+0x1c50>
  43058c:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  430590:	ldr	x0, [x21, #3792]
  430594:	ldr	x2, [x8, #688]
  430598:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  43059c:	add	x1, x1, #0x468
  4305a0:	bl	403880 <fprintf@plt>
  4305a4:	ldp	q1, q0, [x19]
  4305a8:	ldr	x0, [x21, #3792]
  4305ac:	mov	x2, sp
  4305b0:	mov	x1, x20
  4305b4:	stp	q1, q0, [sp]
  4305b8:	bl	403790 <vfprintf@plt>
  4305bc:	ldr	x1, [x21, #3792]
  4305c0:	mov	w0, #0xa                   	// #10
  4305c4:	bl	4030a0 <putc@plt>
  4305c8:	ldp	x20, x19, [sp, #64]
  4305cc:	ldr	x21, [sp, #48]
  4305d0:	ldp	x29, x30, [sp, #32]
  4305d4:	add	sp, sp, #0x50
  4305d8:	ret
  4305dc:	sub	sp, sp, #0x120
  4305e0:	stp	x29, x30, [sp, #256]
  4305e4:	add	x29, sp, #0x100
  4305e8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4305ec:	mov	x9, sp
  4305f0:	sub	x10, x29, #0x78
  4305f4:	movk	x8, #0xff80, lsl #32
  4305f8:	add	x11, x29, #0x20
  4305fc:	add	x9, x9, #0x80
  430600:	add	x10, x10, #0x38
  430604:	stp	x9, x8, [x29, #-16]
  430608:	stp	x11, x10, [x29, #-32]
  43060c:	stp	x1, x2, [x29, #-120]
  430610:	stp	x3, x4, [x29, #-104]
  430614:	stp	x5, x6, [x29, #-88]
  430618:	stur	x7, [x29, #-72]
  43061c:	stp	q0, q1, [sp]
  430620:	ldp	q0, q1, [x29, #-32]
  430624:	sub	x1, x29, #0x40
  430628:	str	x28, [sp, #272]
  43062c:	stp	q2, q3, [sp, #32]
  430630:	stp	q4, q5, [sp, #64]
  430634:	stp	q6, q7, [sp, #96]
  430638:	stp	q0, q1, [x29, #-64]
  43063c:	bl	43055c <ferror@plt+0x2ccbc>
  430640:	mov	w0, #0x1                   	// #1
  430644:	bl	403670 <xexit@plt>
  430648:	sub	sp, sp, #0x120
  43064c:	stp	x29, x30, [sp, #256]
  430650:	add	x29, sp, #0x100
  430654:	mov	x8, #0xffffffffffffffc8    	// #-56
  430658:	mov	x9, sp
  43065c:	sub	x10, x29, #0x78
  430660:	movk	x8, #0xff80, lsl #32
  430664:	add	x11, x29, #0x20
  430668:	add	x9, x9, #0x80
  43066c:	add	x10, x10, #0x38
  430670:	stp	x9, x8, [x29, #-16]
  430674:	stp	x11, x10, [x29, #-32]
  430678:	stp	x1, x2, [x29, #-120]
  43067c:	stp	x3, x4, [x29, #-104]
  430680:	stp	x5, x6, [x29, #-88]
  430684:	stur	x7, [x29, #-72]
  430688:	stp	q0, q1, [sp]
  43068c:	ldp	q0, q1, [x29, #-32]
  430690:	sub	x1, x29, #0x40
  430694:	str	x28, [sp, #272]
  430698:	stp	q2, q3, [sp, #32]
  43069c:	stp	q4, q5, [sp, #64]
  4306a0:	stp	q6, q7, [sp, #96]
  4306a4:	stp	q0, q1, [x29, #-64]
  4306a8:	bl	43055c <ferror@plt+0x2ccbc>
  4306ac:	ldr	x28, [sp, #272]
  4306b0:	ldp	x29, x30, [sp, #256]
  4306b4:	add	sp, sp, #0x120
  4306b8:	ret
  4306bc:	stp	x29, x30, [sp, #-32]!
  4306c0:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  4306c4:	add	x0, x0, #0x46d
  4306c8:	str	x19, [sp, #16]
  4306cc:	mov	x29, sp
  4306d0:	bl	403060 <bfd_set_default_target@plt>
  4306d4:	cbz	w0, 4306e4 <ferror@plt+0x2ce44>
  4306d8:	ldr	x19, [sp, #16]
  4306dc:	ldp	x29, x30, [sp], #32
  4306e0:	ret
  4306e4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4306e8:	add	x1, x1, #0x487
  4306ec:	mov	w2, #0x5                   	// #5
  4306f0:	mov	x0, xzr
  4306f4:	bl	403700 <dcgettext@plt>
  4306f8:	mov	x19, x0
  4306fc:	bl	403250 <bfd_get_error@plt>
  430700:	bl	4036e0 <bfd_errmsg@plt>
  430704:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430708:	mov	x2, x0
  43070c:	add	x1, x1, #0x46d
  430710:	mov	x0, x19
  430714:	bl	4305dc <ferror@plt+0x2cd3c>
  430718:	stp	x29, x30, [sp, #-48]!
  43071c:	stp	x20, x19, [sp, #32]
  430720:	adrp	x8, 457000 <_sch_istable+0x1c50>
  430724:	ldr	x8, [x8, #3816]
  430728:	mov	x19, x0
  43072c:	str	x21, [sp, #16]
  430730:	mov	x29, sp
  430734:	mov	x0, x8
  430738:	bl	4035f0 <fflush@plt>
  43073c:	adrp	x21, 457000 <_sch_istable+0x1c50>
  430740:	ldr	x20, [x21, #3792]
  430744:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430748:	add	x1, x1, #0x4b0
  43074c:	mov	w2, #0x5                   	// #5
  430750:	mov	x0, xzr
  430754:	bl	403700 <dcgettext@plt>
  430758:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  43075c:	ldr	x2, [x8, #688]
  430760:	mov	x1, x0
  430764:	mov	x0, x20
  430768:	bl	403880 <fprintf@plt>
  43076c:	ldr	x2, [x19]
  430770:	ldr	x1, [x21, #3792]
  430774:	cbz	x2, 43079c <ferror@plt+0x2cefc>
  430778:	add	x20, x19, #0x8
  43077c:	adrp	x19, 43b000 <warn@@Base+0x9c6c>
  430780:	add	x19, x19, #0xe11
  430784:	mov	x0, x1
  430788:	mov	x1, x19
  43078c:	bl	403880 <fprintf@plt>
  430790:	ldr	x2, [x20], #8
  430794:	ldr	x1, [x21, #3792]
  430798:	cbnz	x2, 430784 <ferror@plt+0x2cee4>
  43079c:	ldp	x20, x19, [sp, #32]
  4307a0:	ldr	x21, [sp, #16]
  4307a4:	mov	w0, #0xa                   	// #10
  4307a8:	ldp	x29, x30, [sp], #48
  4307ac:	b	4030b0 <fputc@plt>
  4307b0:	stp	x29, x30, [sp, #-48]!
  4307b4:	stp	x20, x19, [sp, #32]
  4307b8:	mov	x19, x1
  4307bc:	stp	x22, x21, [sp, #16]
  4307c0:	mov	x29, sp
  4307c4:	cbz	x0, 4307f4 <ferror@plt+0x2cf54>
  4307c8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4307cc:	mov	x20, x0
  4307d0:	add	x1, x1, #0x4d9
  4307d4:	mov	w2, #0x5                   	// #5
  4307d8:	mov	x0, xzr
  4307dc:	bl	403700 <dcgettext@plt>
  4307e0:	mov	x1, x0
  4307e4:	mov	x0, x19
  4307e8:	mov	x2, x20
  4307ec:	bl	403880 <fprintf@plt>
  4307f0:	b	430810 <ferror@plt+0x2cf70>
  4307f4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4307f8:	add	x1, x1, #0x4c6
  4307fc:	mov	w2, #0x5                   	// #5
  430800:	bl	403700 <dcgettext@plt>
  430804:	mov	x1, x0
  430808:	mov	x0, x19
  43080c:	bl	403880 <fprintf@plt>
  430810:	bl	403230 <bfd_target_list@plt>
  430814:	ldr	x2, [x0]
  430818:	mov	x20, x0
  43081c:	cbz	x2, 430840 <ferror@plt+0x2cfa0>
  430820:	adrp	x21, 43b000 <warn@@Base+0x9c6c>
  430824:	add	x22, x20, #0x8
  430828:	add	x21, x21, #0xe11
  43082c:	mov	x0, x19
  430830:	mov	x1, x21
  430834:	bl	403880 <fprintf@plt>
  430838:	ldr	x2, [x22], #8
  43083c:	cbnz	x2, 43082c <ferror@plt+0x2cf8c>
  430840:	mov	w0, #0xa                   	// #10
  430844:	mov	x1, x19
  430848:	bl	4030b0 <fputc@plt>
  43084c:	mov	x0, x20
  430850:	ldp	x20, x19, [sp, #32]
  430854:	ldp	x22, x21, [sp, #16]
  430858:	ldp	x29, x30, [sp], #48
  43085c:	b	403510 <free@plt>
  430860:	stp	x29, x30, [sp, #-48]!
  430864:	stp	x20, x19, [sp, #32]
  430868:	mov	x19, x1
  43086c:	stp	x22, x21, [sp, #16]
  430870:	mov	x29, sp
  430874:	cbz	x0, 4308a4 <ferror@plt+0x2d004>
  430878:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  43087c:	mov	x20, x0
  430880:	add	x1, x1, #0x509
  430884:	mov	w2, #0x5                   	// #5
  430888:	mov	x0, xzr
  43088c:	bl	403700 <dcgettext@plt>
  430890:	mov	x1, x0
  430894:	mov	x0, x19
  430898:	mov	x2, x20
  43089c:	bl	403880 <fprintf@plt>
  4308a0:	b	4308c0 <ferror@plt+0x2d020>
  4308a4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4308a8:	add	x1, x1, #0x4f0
  4308ac:	mov	w2, #0x5                   	// #5
  4308b0:	bl	403700 <dcgettext@plt>
  4308b4:	mov	x1, x0
  4308b8:	mov	x0, x19
  4308bc:	bl	403880 <fprintf@plt>
  4308c0:	bl	403050 <bfd_arch_list@plt>
  4308c4:	ldr	x2, [x0]
  4308c8:	mov	x20, x0
  4308cc:	cbz	x2, 4308f0 <ferror@plt+0x2d050>
  4308d0:	adrp	x21, 43b000 <warn@@Base+0x9c6c>
  4308d4:	add	x22, x20, #0x8
  4308d8:	add	x21, x21, #0xe11
  4308dc:	mov	x0, x19
  4308e0:	mov	x1, x21
  4308e4:	bl	403880 <fprintf@plt>
  4308e8:	ldr	x2, [x22], #8
  4308ec:	cbnz	x2, 4308dc <ferror@plt+0x2d03c>
  4308f0:	mov	w0, #0xa                   	// #10
  4308f4:	mov	x1, x19
  4308f8:	bl	4030b0 <fputc@plt>
  4308fc:	mov	x0, x20
  430900:	ldp	x20, x19, [sp, #32]
  430904:	ldp	x22, x21, [sp, #16]
  430908:	ldp	x29, x30, [sp], #48
  43090c:	b	403510 <free@plt>
  430910:	sub	sp, sp, #0x90
  430914:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430918:	add	x1, x1, #0x526
  43091c:	mov	w2, #0x5                   	// #5
  430920:	mov	x0, xzr
  430924:	stp	x29, x30, [sp, #48]
  430928:	stp	x28, x27, [sp, #64]
  43092c:	stp	x26, x25, [sp, #80]
  430930:	stp	x24, x23, [sp, #96]
  430934:	stp	x22, x21, [sp, #112]
  430938:	stp	x20, x19, [sp, #128]
  43093c:	add	x29, sp, #0x30
  430940:	bl	403700 <dcgettext@plt>
  430944:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430948:	add	x1, x1, #0x542
  43094c:	bl	4037a0 <printf@plt>
  430950:	mov	x0, xzr
  430954:	bl	434610 <warn@@Base+0x327c>
  430958:	stp	x0, xzr, [sp, #16]
  43095c:	adrp	x0, 430000 <ferror@plt+0x2c760>
  430960:	add	x0, x0, #0xf50
  430964:	add	x1, sp, #0x10
  430968:	stp	xzr, xzr, [sp, #32]
  43096c:	bl	403500 <bfd_iterate_over_targets@plt>
  430970:	ldr	x0, [sp, #16]
  430974:	bl	403850 <unlink@plt>
  430978:	ldr	x0, [sp, #16]
  43097c:	bl	403510 <free@plt>
  430980:	ldr	w8, [sp, #24]
  430984:	cbnz	w8, 430b5c <ferror@plt+0x2d2bc>
  430988:	mov	w19, wzr
  43098c:	mov	w20, #0x2                   	// #2
  430990:	mov	w0, w20
  430994:	mov	x1, xzr
  430998:	bl	4034c0 <bfd_printable_arch_mach@plt>
  43099c:	bl	402fd0 <strlen@plt>
  4309a0:	cmp	w19, w0
  4309a4:	add	w20, w20, #0x1
  4309a8:	csel	w19, w0, w19, lt  // lt = tstop
  4309ac:	cmp	w20, #0x59
  4309b0:	b.ne	430990 <ferror@plt+0x2d0f0>  // b.any
  4309b4:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  4309b8:	add	x0, x0, #0x703
  4309bc:	bl	4037f0 <getenv@plt>
  4309c0:	cbz	x0, 4309cc <ferror@plt+0x2d12c>
  4309c4:	bl	4031a0 <atoi@plt>
  4309c8:	cbnz	w0, 4309d0 <ferror@plt+0x2d130>
  4309cc:	mov	w0, #0x50                  	// #80
  4309d0:	ldr	w8, [sp, #28]
  4309d4:	cmp	w8, #0x1
  4309d8:	b.lt	430b5c <ferror@plt+0x2d2bc>  // b.tstop
  4309dc:	mvn	w9, w19
  4309e0:	add	w10, w19, #0x1
  4309e4:	adrp	x23, 441000 <warn@@Base+0xfc6c>
  4309e8:	add	w9, w0, w9
  4309ec:	mov	w28, wzr
  4309f0:	mov	w21, #0x60                  	// #96
  4309f4:	add	x23, x23, #0x710
  4309f8:	adrp	x22, 457000 <_sch_istable+0x1c50>
  4309fc:	stp	w9, w10, [sp, #8]
  430a00:	ldr	x9, [sp, #40]
  430a04:	ldr	w26, [sp, #8]
  430a08:	sxtw	x24, w28
  430a0c:	sxtw	x20, w8
  430a10:	smaddl	x25, w28, w21, x9
  430a14:	mov	x28, x24
  430a18:	ldr	x0, [x25]
  430a1c:	bl	402fd0 <strlen@plt>
  430a20:	mvn	w8, w0
  430a24:	adds	w26, w26, w8
  430a28:	b.mi	430a3c <ferror@plt+0x2d19c>  // b.first
  430a2c:	add	x28, x28, #0x1
  430a30:	cmp	x28, x20
  430a34:	add	x25, x25, #0x60
  430a38:	b.lt	430a18 <ferror@plt+0x2d178>  // b.tstop
  430a3c:	ldr	w1, [sp, #12]
  430a40:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  430a44:	adrp	x2, 436000 <warn@@Base+0x4c6c>
  430a48:	add	x0, x0, #0x70b
  430a4c:	add	x2, x2, #0x25e
  430a50:	bl	4037a0 <printf@plt>
  430a54:	adrp	x26, 43b000 <warn@@Base+0x9c6c>
  430a58:	cmp	w24, w28
  430a5c:	add	x26, x26, #0xf18
  430a60:	b.eq	430a8c <ferror@plt+0x2d1ec>  // b.none
  430a64:	add	x8, x24, x24, lsl #1
  430a68:	lsl	x20, x8, #5
  430a6c:	sub	w25, w28, w24
  430a70:	ldr	x8, [sp, #40]
  430a74:	mov	x0, x26
  430a78:	ldr	x1, [x8, x20]
  430a7c:	bl	4037a0 <printf@plt>
  430a80:	subs	w25, w25, #0x1
  430a84:	add	x20, x20, #0x60
  430a88:	b.ne	430a70 <ferror@plt+0x2d1d0>  // b.any
  430a8c:	mov	w0, #0xa                   	// #10
  430a90:	bl	403800 <putchar@plt>
  430a94:	mov	w26, #0x2                   	// #2
  430a98:	mov	w0, w26
  430a9c:	mov	x1, xzr
  430aa0:	bl	4034c0 <bfd_printable_arch_mach@plt>
  430aa4:	mov	x1, x23
  430aa8:	bl	4034b0 <strcmp@plt>
  430aac:	cbz	w0, 430ae0 <ferror@plt+0x2d240>
  430ab0:	mov	w0, w26
  430ab4:	mov	x1, xzr
  430ab8:	bl	4034c0 <bfd_printable_arch_mach@plt>
  430abc:	mov	x2, x0
  430ac0:	adrp	x0, 43e000 <warn@@Base+0xcc6c>
  430ac4:	add	x0, x0, #0x5b4
  430ac8:	mov	w1, w19
  430acc:	bl	4037a0 <printf@plt>
  430ad0:	cmp	w24, w28
  430ad4:	b.ne	430af0 <ferror@plt+0x2d250>  // b.any
  430ad8:	mov	w0, #0xa                   	// #10
  430adc:	bl	403800 <putchar@plt>
  430ae0:	add	x26, x26, #0x1
  430ae4:	cmp	x26, #0x59
  430ae8:	b.ne	430a98 <ferror@plt+0x2d1f8>  // b.any
  430aec:	b	430b50 <ferror@plt+0x2d2b0>
  430af0:	sub	x25, x26, #0x2
  430af4:	mov	x20, x24
  430af8:	ldr	x8, [sp, #40]
  430afc:	madd	x8, x20, x21, x8
  430b00:	add	x9, x8, x25
  430b04:	ldrb	w9, [x9, #8]
  430b08:	ldr	x0, [x8]
  430b0c:	cbz	w9, 430b1c <ferror@plt+0x2d27c>
  430b10:	ldr	x1, [x22, #3816]
  430b14:	bl	402fe0 <fputs@plt>
  430b18:	b	430b38 <ferror@plt+0x2d298>
  430b1c:	bl	402fd0 <strlen@plt>
  430b20:	mov	x27, x0
  430b24:	cbz	w27, 430b38 <ferror@plt+0x2d298>
  430b28:	mov	w0, #0x2d                  	// #45
  430b2c:	sub	w27, w27, #0x1
  430b30:	bl	403800 <putchar@plt>
  430b34:	cbnz	w27, 430b28 <ferror@plt+0x2d288>
  430b38:	add	x20, x20, #0x1
  430b3c:	cmp	w28, w20
  430b40:	b.eq	430ad8 <ferror@plt+0x2d238>  // b.none
  430b44:	mov	w0, #0x20                  	// #32
  430b48:	bl	403800 <putchar@plt>
  430b4c:	b	430af8 <ferror@plt+0x2d258>
  430b50:	ldr	w8, [sp, #28]
  430b54:	cmp	w28, w8
  430b58:	b.lt	430a00 <ferror@plt+0x2d160>  // b.tstop
  430b5c:	ldr	w0, [sp, #24]
  430b60:	ldp	x20, x19, [sp, #128]
  430b64:	ldp	x22, x21, [sp, #112]
  430b68:	ldp	x24, x23, [sp, #96]
  430b6c:	ldp	x26, x25, [sp, #80]
  430b70:	ldp	x28, x27, [sp, #64]
  430b74:	ldp	x29, x30, [sp, #48]
  430b78:	add	sp, sp, #0x90
  430b7c:	ret
  430b80:	sub	sp, sp, #0xf0
  430b84:	stp	x22, x21, [sp, #208]
  430b88:	stp	x20, x19, [sp, #224]
  430b8c:	mov	w21, w3
  430b90:	mov	x20, x1
  430b94:	mov	x19, x0
  430b98:	stp	x29, x30, [sp, #192]
  430b9c:	add	x29, sp, #0xc0
  430ba0:	cbz	w2, 430c3c <ferror@plt+0x2d39c>
  430ba4:	ldr	x8, [x20, #8]
  430ba8:	add	x1, sp, #0x40
  430bac:	mov	x0, x20
  430bb0:	ldr	x8, [x8, #480]
  430bb4:	blr	x8
  430bb8:	cbnz	w0, 430c3c <ferror@plt+0x2d39c>
  430bbc:	ldr	x8, [sp, #152]
  430bc0:	mov	x0, sp
  430bc4:	str	x8, [sp]
  430bc8:	bl	4030f0 <ctime@plt>
  430bcc:	cbz	x0, 430bec <ferror@plt+0x2d34c>
  430bd0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430bd4:	add	x2, x0, #0x4
  430bd8:	add	x3, x0, #0x14
  430bdc:	add	x1, x1, #0x56a
  430be0:	add	x0, sp, #0xc
  430be4:	bl	403090 <sprintf@plt>
  430be8:	b	430c08 <ferror@plt+0x2d368>
  430bec:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430bf0:	add	x1, x1, #0x556
  430bf4:	mov	w2, #0x5                   	// #5
  430bf8:	bl	403700 <dcgettext@plt>
  430bfc:	mov	x1, x0
  430c00:	add	x0, sp, #0xc
  430c04:	bl	403090 <sprintf@plt>
  430c08:	ldr	w0, [sp, #80]
  430c0c:	add	x1, sp, #0x34
  430c10:	add	x22, sp, #0x34
  430c14:	bl	43119c <ferror@plt+0x2d8fc>
  430c18:	ldr	x5, [sp, #112]
  430c1c:	ldp	w3, w4, [sp, #88]
  430c20:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430c24:	orr	x2, x22, #0x1
  430c28:	add	x1, x1, #0x575
  430c2c:	add	x6, sp, #0xc
  430c30:	mov	x0, x19
  430c34:	strb	wzr, [sp, #62]
  430c38:	bl	403880 <fprintf@plt>
  430c3c:	ldr	x0, [x20]
  430c40:	mov	x1, x19
  430c44:	bl	402fe0 <fputs@plt>
  430c48:	cbz	w21, 430c6c <ferror@plt+0x2d3cc>
  430c4c:	ldrb	w8, [x20, #76]
  430c50:	tbnz	w8, #7, 430c8c <ferror@plt+0x2d3ec>
  430c54:	ldr	x2, [x20, #88]
  430c58:	cbz	x2, 430c6c <ferror@plt+0x2d3cc>
  430c5c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430c60:	add	x1, x1, #0x589
  430c64:	mov	x0, x19
  430c68:	bl	403880 <fprintf@plt>
  430c6c:	mov	w0, #0xa                   	// #10
  430c70:	mov	x1, x19
  430c74:	bl	4030b0 <fputc@plt>
  430c78:	ldp	x20, x19, [sp, #224]
  430c7c:	ldp	x22, x21, [sp, #208]
  430c80:	ldp	x29, x30, [sp, #192]
  430c84:	add	sp, sp, #0xf0
  430c88:	ret
  430c8c:	ldr	x2, [x20, #96]
  430c90:	cbnz	x2, 430c5c <ferror@plt+0x2d3bc>
  430c94:	b	430c6c <ferror@plt+0x2d3cc>
  430c98:	stp	x29, x30, [sp, #-32]!
  430c9c:	str	x19, [sp, #16]
  430ca0:	mov	x29, sp
  430ca4:	bl	430cdc <ferror@plt+0x2d43c>
  430ca8:	mov	x19, x0
  430cac:	bl	403660 <mkstemp@plt>
  430cb0:	cmn	w0, #0x1
  430cb4:	b.eq	430cc0 <ferror@plt+0x2d420>  // b.none
  430cb8:	bl	403390 <close@plt>
  430cbc:	b	430ccc <ferror@plt+0x2d42c>
  430cc0:	mov	x0, x19
  430cc4:	bl	403510 <free@plt>
  430cc8:	mov	x19, xzr
  430ccc:	mov	x0, x19
  430cd0:	ldr	x19, [sp, #16]
  430cd4:	ldp	x29, x30, [sp], #32
  430cd8:	ret
  430cdc:	stp	x29, x30, [sp, #-48]!
  430ce0:	mov	w1, #0x2f                  	// #47
  430ce4:	stp	x22, x21, [sp, #16]
  430ce8:	stp	x20, x19, [sp, #32]
  430cec:	mov	x29, sp
  430cf0:	mov	x20, x0
  430cf4:	mov	w22, #0x2f                  	// #47
  430cf8:	bl	4033a0 <strrchr@plt>
  430cfc:	cbz	x0, 430d28 <ferror@plt+0x2d488>
  430d00:	sub	x21, x0, x20
  430d04:	add	x0, x21, #0xb
  430d08:	bl	403290 <xmalloc@plt>
  430d0c:	mov	x1, x20
  430d10:	mov	x2, x21
  430d14:	mov	x19, x0
  430d18:	bl	402f70 <memcpy@plt>
  430d1c:	add	x8, x21, #0x1
  430d20:	strb	w22, [x19, x21]
  430d24:	b	430d38 <ferror@plt+0x2d498>
  430d28:	mov	w0, #0x9                   	// #9
  430d2c:	bl	403290 <xmalloc@plt>
  430d30:	mov	x19, x0
  430d34:	mov	x8, xzr
  430d38:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  430d3c:	add	x9, x9, #0x719
  430d40:	ldr	x9, [x9]
  430d44:	add	x8, x19, x8
  430d48:	mov	x0, x19
  430d4c:	ldp	x20, x19, [sp, #32]
  430d50:	ldp	x22, x21, [sp, #16]
  430d54:	str	x9, [x8]
  430d58:	strb	wzr, [x8, #8]
  430d5c:	ldp	x29, x30, [sp], #48
  430d60:	ret
  430d64:	stp	x29, x30, [sp, #-16]!
  430d68:	mov	x29, sp
  430d6c:	bl	430cdc <ferror@plt+0x2d43c>
  430d70:	ldp	x29, x30, [sp], #16
  430d74:	b	4033d0 <mkdtemp@plt>
  430d78:	sub	sp, sp, #0x30
  430d7c:	stp	x20, x19, [sp, #32]
  430d80:	mov	x20, x1
  430d84:	add	x1, sp, #0x8
  430d88:	mov	w2, wzr
  430d8c:	stp	x29, x30, [sp, #16]
  430d90:	add	x29, sp, #0x10
  430d94:	mov	x19, x0
  430d98:	bl	402ff0 <bfd_scan_vma@plt>
  430d9c:	ldr	x8, [sp, #8]
  430da0:	ldrb	w8, [x8]
  430da4:	cbnz	w8, 430db8 <ferror@plt+0x2d518>
  430da8:	ldp	x20, x19, [sp, #32]
  430dac:	ldp	x29, x30, [sp, #16]
  430db0:	add	sp, sp, #0x30
  430db4:	ret
  430db8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430dbc:	add	x1, x1, #0x590
  430dc0:	mov	w2, #0x5                   	// #5
  430dc4:	mov	x0, xzr
  430dc8:	bl	403700 <dcgettext@plt>
  430dcc:	mov	x1, x20
  430dd0:	mov	x2, x19
  430dd4:	bl	4305dc <ferror@plt+0x2cd3c>
  430dd8:	sub	sp, sp, #0xa0
  430ddc:	stp	x29, x30, [sp, #128]
  430de0:	stp	x20, x19, [sp, #144]
  430de4:	add	x29, sp, #0x80
  430de8:	cbz	x0, 430ea8 <ferror@plt+0x2d608>
  430dec:	mov	x1, sp
  430df0:	mov	x19, x0
  430df4:	bl	4346a8 <warn@@Base+0x3314>
  430df8:	tbnz	w0, #31, 430e20 <ferror@plt+0x2d580>
  430dfc:	ldr	w8, [sp, #16]
  430e00:	and	w8, w8, #0xf000
  430e04:	cmp	w8, #0x8, lsl #12
  430e08:	b.eq	430e3c <ferror@plt+0x2d59c>  // b.none
  430e0c:	cmp	w8, #0x4, lsl #12
  430e10:	b.ne	430e50 <ferror@plt+0x2d5b0>  // b.any
  430e14:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430e18:	add	x1, x1, #0x5e2
  430e1c:	b	430e58 <ferror@plt+0x2d5b8>
  430e20:	bl	4037d0 <__errno_location@plt>
  430e24:	ldr	w8, [x0]
  430e28:	cmp	w8, #0x2
  430e2c:	b.ne	430e70 <ferror@plt+0x2d5d0>  // b.any
  430e30:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430e34:	add	x1, x1, #0x5a3
  430e38:	b	430e58 <ferror@plt+0x2d5b8>
  430e3c:	ldr	x0, [sp, #48]
  430e40:	tbz	x0, #63, 430eac <ferror@plt+0x2d60c>
  430e44:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430e48:	add	x1, x1, #0x625
  430e4c:	b	430e58 <ferror@plt+0x2d5b8>
  430e50:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430e54:	add	x1, x1, #0x5ff
  430e58:	mov	w2, #0x5                   	// #5
  430e5c:	mov	x0, xzr
  430e60:	bl	403700 <dcgettext@plt>
  430e64:	mov	x1, x19
  430e68:	bl	430648 <ferror@plt+0x2cda8>
  430e6c:	b	430ea8 <ferror@plt+0x2d608>
  430e70:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430e74:	mov	x20, x0
  430e78:	add	x1, x1, #0x5b6
  430e7c:	mov	w2, #0x5                   	// #5
  430e80:	mov	x0, xzr
  430e84:	bl	403700 <dcgettext@plt>
  430e88:	ldr	w8, [x20]
  430e8c:	mov	x20, x0
  430e90:	mov	w0, w8
  430e94:	bl	403380 <strerror@plt>
  430e98:	mov	x2, x0
  430e9c:	mov	x0, x20
  430ea0:	mov	x1, x19
  430ea4:	bl	430648 <ferror@plt+0x2cda8>
  430ea8:	mov	x0, #0xffffffffffffffff    	// #-1
  430eac:	ldp	x20, x19, [sp, #144]
  430eb0:	ldp	x29, x30, [sp, #128]
  430eb4:	add	sp, sp, #0xa0
  430eb8:	ret
  430ebc:	ldrb	w9, [x0]
  430ec0:	cmp	w9, #0x2f
  430ec4:	b.ne	430ed0 <ferror@plt+0x2d630>  // b.any
  430ec8:	mov	w8, wzr
  430ecc:	b	430f48 <ferror@plt+0x2d6a8>
  430ed0:	and	w8, w9, #0xff
  430ed4:	cmp	w8, #0x2e
  430ed8:	b.eq	430ee4 <ferror@plt+0x2d644>  // b.none
  430edc:	cbnz	w8, 430f10 <ferror@plt+0x2d670>
  430ee0:	b	430f44 <ferror@plt+0x2d6a4>
  430ee4:	mov	x8, x0
  430ee8:	ldrb	w9, [x8, #1]!
  430eec:	cmp	w9, #0x2e
  430ef0:	b.ne	430f0c <ferror@plt+0x2d66c>  // b.any
  430ef4:	ldrb	w9, [x0, #2]!
  430ef8:	mov	w8, wzr
  430efc:	cbz	w9, 430f48 <ferror@plt+0x2d6a8>
  430f00:	cmp	w9, #0x2f
  430f04:	b.ne	430f10 <ferror@plt+0x2d670>  // b.any
  430f08:	b	430f48 <ferror@plt+0x2d6a8>
  430f0c:	mov	x0, x8
  430f10:	mov	x8, x0
  430f14:	sub	x0, x0, #0x1
  430f18:	and	w9, w9, #0xff
  430f1c:	cmp	w9, #0x2f
  430f20:	b.eq	430f34 <ferror@plt+0x2d694>  // b.none
  430f24:	cbz	w9, 430f34 <ferror@plt+0x2d694>
  430f28:	ldrb	w9, [x8, #1]!
  430f2c:	add	x0, x0, #0x1
  430f30:	b	430f18 <ferror@plt+0x2d678>
  430f34:	ldrb	w9, [x0, #1]!
  430f38:	cmp	w9, #0x2f
  430f3c:	b.eq	430f34 <ferror@plt+0x2d694>  // b.none
  430f40:	b	430ed0 <ferror@plt+0x2d630>
  430f44:	mov	w8, #0x1                   	// #1
  430f48:	mov	w0, w8
  430f4c:	ret
  430f50:	stp	x29, x30, [sp, #-80]!
  430f54:	stp	x24, x23, [sp, #32]
  430f58:	stp	x22, x21, [sp, #48]
  430f5c:	stp	x20, x19, [sp, #64]
  430f60:	ldrsw	x8, [x1, #12]
  430f64:	ldr	x11, [x1, #16]
  430f68:	mov	x19, x1
  430f6c:	mov	x20, x0
  430f70:	add	x9, x8, #0x1
  430f74:	add	x10, x9, x9, lsl #1
  430f78:	cmp	x11, x10, lsl #5
  430f7c:	str	x25, [sp, #16]
  430f80:	mov	x29, sp
  430f84:	str	w9, [x1, #12]
  430f88:	b.cs	430fc8 <ferror@plt+0x2d728>  // b.hs, b.nlast
  430f8c:	ldr	x0, [x19, #24]
  430f90:	lsl	x9, x10, #6
  430f94:	cmp	w8, #0x3f
  430f98:	mov	w8, #0x3000                	// #12288
  430f9c:	csel	x21, x8, x9, lt  // lt = tstop
  430fa0:	mov	x1, x21
  430fa4:	bl	4031e0 <xrealloc@plt>
  430fa8:	ldr	x8, [x19, #16]
  430fac:	str	x0, [x19, #24]
  430fb0:	mov	w1, wzr
  430fb4:	add	x0, x0, x8
  430fb8:	sub	x2, x21, x8
  430fbc:	bl	403280 <memset@plt>
  430fc0:	ldr	w9, [x19, #12]
  430fc4:	str	x21, [x19, #16]
  430fc8:	ldr	x8, [x20]
  430fcc:	ldr	x10, [x19, #24]
  430fd0:	sub	w9, w9, #0x1
  430fd4:	mov	w11, #0x60                  	// #96
  430fd8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  430fdc:	smull	x9, w9, w11
  430fe0:	add	x1, x1, #0x6bd
  430fe4:	mov	w2, #0x5                   	// #5
  430fe8:	mov	x0, xzr
  430fec:	str	x8, [x10, x9]
  430ff0:	bl	403700 <dcgettext@plt>
  430ff4:	ldr	w8, [x20, #16]
  430ff8:	ldr	x21, [x20]
  430ffc:	mov	x22, x0
  431000:	mov	w0, w8
  431004:	bl	431110 <ferror@plt+0x2d870>
  431008:	ldr	w8, [x20, #12]
  43100c:	mov	x23, x0
  431010:	mov	w0, w8
  431014:	bl	431110 <ferror@plt+0x2d870>
  431018:	mov	x3, x0
  43101c:	mov	x0, x22
  431020:	mov	x1, x21
  431024:	mov	x2, x23
  431028:	bl	4037a0 <printf@plt>
  43102c:	ldr	x0, [x19]
  431030:	ldr	x1, [x20]
  431034:	bl	403570 <bfd_openw@plt>
  431038:	cbz	x0, 4310bc <ferror@plt+0x2d81c>
  43103c:	mov	w1, #0x1                   	// #1
  431040:	mov	x21, x0
  431044:	mov	w23, #0x1                   	// #1
  431048:	bl	4033c0 <bfd_set_format@plt>
  43104c:	cbz	w0, 4310d0 <ferror@plt+0x2d830>
  431050:	adrp	x20, 439000 <warn@@Base+0x7c6c>
  431054:	mov	w24, #0x8                   	// #8
  431058:	add	x20, x20, #0xe9
  43105c:	mov	w25, #0x60                  	// #96
  431060:	ldr	x8, [x21, #8]
  431064:	sub	x22, x24, #0x6
  431068:	mov	x0, x21
  43106c:	mov	w1, w22
  431070:	ldr	x8, [x8, #656]
  431074:	mov	x2, xzr
  431078:	blr	x8
  43107c:	cbz	w0, 4310ac <ferror@plt+0x2d80c>
  431080:	mov	w0, w22
  431084:	mov	x1, xzr
  431088:	bl	4034c0 <bfd_printable_arch_mach@plt>
  43108c:	mov	x1, x0
  431090:	mov	x0, x20
  431094:	bl	4037a0 <printf@plt>
  431098:	ldr	x8, [x19, #24]
  43109c:	ldrsw	x9, [x19, #12]
  4310a0:	madd	x8, x9, x25, x8
  4310a4:	add	x8, x8, x24
  4310a8:	sturb	w23, [x8, #-96]
  4310ac:	add	x24, x24, #0x1
  4310b0:	cmp	x24, #0x5f
  4310b4:	b.ne	431060 <ferror@plt+0x2d7c0>  // b.any
  4310b8:	b	4310ec <ferror@plt+0x2d84c>
  4310bc:	ldr	x0, [x19]
  4310c0:	bl	430268 <ferror@plt+0x2c9c8>
  4310c4:	mov	w0, #0x1                   	// #1
  4310c8:	str	w0, [x19, #8]
  4310cc:	b	4310f8 <ferror@plt+0x2d858>
  4310d0:	bl	403250 <bfd_get_error@plt>
  4310d4:	cmp	w0, #0x5
  4310d8:	b.eq	4310ec <ferror@plt+0x2d84c>  // b.none
  4310dc:	ldr	x0, [x20]
  4310e0:	bl	430268 <ferror@plt+0x2c9c8>
  4310e4:	mov	w8, #0x1                   	// #1
  4310e8:	str	w8, [x19, #8]
  4310ec:	mov	x0, x21
  4310f0:	bl	403430 <bfd_close_all_done@plt>
  4310f4:	ldr	w0, [x19, #8]
  4310f8:	ldp	x20, x19, [sp, #64]
  4310fc:	ldp	x22, x21, [sp, #48]
  431100:	ldp	x24, x23, [sp, #32]
  431104:	ldr	x25, [sp, #16]
  431108:	ldp	x29, x30, [sp], #80
  43110c:	ret
  431110:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  431114:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  431118:	add	x8, x8, #0x6f0
  43111c:	add	x9, x9, #0x6e2
  431120:	cmp	w0, #0x1
  431124:	adrp	x10, 441000 <warn@@Base+0xfc6c>
  431128:	add	x10, x10, #0x6d7
  43112c:	csel	x8, x9, x8, eq  // eq = none
  431130:	cmp	w0, #0x0
  431134:	csel	x1, x10, x8, eq  // eq = none
  431138:	mov	w2, #0x5                   	// #5
  43113c:	mov	x0, xzr
  431140:	b	403700 <dcgettext@plt>
  431144:	stp	x29, x30, [sp, #-16]!
  431148:	mov	x1, x0
  43114c:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  431150:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  431154:	add	x0, x0, #0x722
  431158:	add	x2, x2, #0x542
  43115c:	mov	x29, sp
  431160:	bl	4037a0 <printf@plt>
  431164:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431168:	add	x1, x1, #0x72d
  43116c:	mov	w2, #0x5                   	// #5
  431170:	mov	x0, xzr
  431174:	bl	403700 <dcgettext@plt>
  431178:	bl	4037a0 <printf@plt>
  43117c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431180:	add	x1, x1, #0x760
  431184:	mov	w2, #0x5                   	// #5
  431188:	mov	x0, xzr
  43118c:	bl	403700 <dcgettext@plt>
  431190:	bl	4037a0 <printf@plt>
  431194:	mov	w0, wzr
  431198:	bl	403000 <exit@plt>
  43119c:	and	x8, x0, #0xf000
  4311a0:	sub	x8, x8, #0x1, lsl #12
  4311a4:	lsr	x8, x8, #12
  4311a8:	cmp	x8, #0xb
  4311ac:	b.hi	4311dc <ferror@plt+0x2d93c>  // b.pmore
  4311b0:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  4311b4:	add	x9, x9, #0x824
  4311b8:	adr	x10, 4311cc <ferror@plt+0x2d92c>
  4311bc:	ldrb	w11, [x9, x8]
  4311c0:	add	x10, x10, x11, lsl #2
  4311c4:	mov	w8, #0x64                  	// #100
  4311c8:	br	x10
  4311cc:	mov	w8, #0x70                  	// #112
  4311d0:	b	4311f8 <ferror@plt+0x2d958>
  4311d4:	mov	w8, #0x63                  	// #99
  4311d8:	b	4311f8 <ferror@plt+0x2d958>
  4311dc:	mov	w8, #0x2d                  	// #45
  4311e0:	b	4311f8 <ferror@plt+0x2d958>
  4311e4:	mov	w8, #0x62                  	// #98
  4311e8:	b	4311f8 <ferror@plt+0x2d958>
  4311ec:	mov	w8, #0x6c                  	// #108
  4311f0:	b	4311f8 <ferror@plt+0x2d958>
  4311f4:	mov	w8, #0x73                  	// #115
  4311f8:	strb	w8, [x1]
  4311fc:	tst	x0, #0x100
  431200:	mov	w8, #0x72                  	// #114
  431204:	mov	w9, #0x2d                  	// #45
  431208:	mov	w10, #0x77                  	// #119
  43120c:	csel	w12, w9, w8, eq  // eq = none
  431210:	tst	x0, #0x80
  431214:	mov	w11, #0x78                  	// #120
  431218:	strb	w12, [x1, #1]
  43121c:	csel	w12, w9, w10, eq  // eq = none
  431220:	tst	x0, #0x40
  431224:	strb	w12, [x1, #2]
  431228:	csel	w12, w9, w11, eq  // eq = none
  43122c:	tst	x0, #0x20
  431230:	strb	w12, [x1, #3]
  431234:	csel	w12, w9, w8, eq  // eq = none
  431238:	tst	x0, #0x10
  43123c:	strb	w12, [x1, #4]
  431240:	csel	w12, w9, w10, eq  // eq = none
  431244:	tst	x0, #0x8
  431248:	strb	w12, [x1, #5]
  43124c:	csel	w12, w9, w11, eq  // eq = none
  431250:	tst	x0, #0x4
  431254:	csel	w8, w9, w8, eq  // eq = none
  431258:	tst	x0, #0x2
  43125c:	strb	w8, [x1, #7]
  431260:	csel	w8, w9, w10, eq  // eq = none
  431264:	tst	x0, #0x1
  431268:	strb	w8, [x1, #8]
  43126c:	csel	w8, w9, w11, eq  // eq = none
  431270:	strb	w12, [x1, #6]
  431274:	strb	w8, [x1, #9]
  431278:	tbnz	w0, #11, 431288 <ferror@plt+0x2d9e8>
  43127c:	tbnz	w0, #10, 4312a0 <ferror@plt+0x2da00>
  431280:	tbnz	w0, #9, 4312b8 <ferror@plt+0x2da18>
  431284:	ret
  431288:	tst	x0, #0x40
  43128c:	mov	w8, #0x73                  	// #115
  431290:	mov	w9, #0x53                  	// #83
  431294:	csel	w8, w9, w8, eq  // eq = none
  431298:	strb	w8, [x1, #3]
  43129c:	tbz	w0, #10, 431280 <ferror@plt+0x2d9e0>
  4312a0:	tst	x0, #0x8
  4312a4:	mov	w8, #0x73                  	// #115
  4312a8:	mov	w9, #0x53                  	// #83
  4312ac:	csel	w8, w9, w8, eq  // eq = none
  4312b0:	strb	w8, [x1, #6]
  4312b4:	tbz	w0, #9, 431284 <ferror@plt+0x2d9e4>
  4312b8:	tst	x0, #0x1
  4312bc:	mov	w8, #0x74                  	// #116
  4312c0:	mov	w9, #0x54                  	// #84
  4312c4:	csel	w8, w9, w8, eq  // eq = none
  4312c8:	strb	w8, [x1, #9]
  4312cc:	ret

00000000004312d0 <error@@Base>:
  4312d0:	sub	sp, sp, #0x130
  4312d4:	adrp	x8, 457000 <_sch_istable+0x1c50>
  4312d8:	stp	x20, x19, [sp, #288]
  4312dc:	mov	x19, x0
  4312e0:	ldr	x0, [x8, #3816]
  4312e4:	stp	x29, x30, [sp, #256]
  4312e8:	add	x29, sp, #0x100
  4312ec:	stp	x28, x21, [sp, #272]
  4312f0:	stp	x1, x2, [x29, #-120]
  4312f4:	stp	x3, x4, [x29, #-104]
  4312f8:	stp	x5, x6, [x29, #-88]
  4312fc:	stur	x7, [x29, #-72]
  431300:	stp	q0, q1, [sp]
  431304:	stp	q2, q3, [sp, #32]
  431308:	stp	q4, q5, [sp, #64]
  43130c:	stp	q6, q7, [sp, #96]
  431310:	bl	4035f0 <fflush@plt>
  431314:	sub	x9, x29, #0x78
  431318:	adrp	x21, 457000 <_sch_istable+0x1c50>
  43131c:	add	x8, x29, #0x30
  431320:	add	x9, x9, #0x38
  431324:	ldr	x20, [x21, #3792]
  431328:	mov	x10, sp
  43132c:	stp	x8, x9, [x29, #-32]
  431330:	mov	x8, #0xffffffffffffffc8    	// #-56
  431334:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431338:	add	x10, x10, #0x80
  43133c:	movk	x8, #0xff80, lsl #32
  431340:	add	x1, x1, #0x858
  431344:	mov	w2, #0x5                   	// #5
  431348:	mov	x0, xzr
  43134c:	stp	x10, x8, [x29, #-16]
  431350:	bl	403700 <dcgettext@plt>
  431354:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  431358:	ldr	x2, [x8, #688]
  43135c:	mov	x1, x0
  431360:	mov	x0, x20
  431364:	bl	403880 <fprintf@plt>
  431368:	ldp	q0, q1, [x29, #-32]
  43136c:	ldr	x0, [x21, #3792]
  431370:	sub	x2, x29, #0x40
  431374:	mov	x1, x19
  431378:	stp	q0, q1, [x29, #-64]
  43137c:	bl	403790 <vfprintf@plt>
  431380:	ldp	x20, x19, [sp, #288]
  431384:	ldp	x28, x21, [sp, #272]
  431388:	ldp	x29, x30, [sp, #256]
  43138c:	add	sp, sp, #0x130
  431390:	ret

0000000000431394 <warn@@Base>:
  431394:	sub	sp, sp, #0x130
  431398:	adrp	x8, 457000 <_sch_istable+0x1c50>
  43139c:	stp	x20, x19, [sp, #288]
  4313a0:	mov	x19, x0
  4313a4:	ldr	x0, [x8, #3816]
  4313a8:	stp	x29, x30, [sp, #256]
  4313ac:	add	x29, sp, #0x100
  4313b0:	stp	x28, x21, [sp, #272]
  4313b4:	stp	x1, x2, [x29, #-120]
  4313b8:	stp	x3, x4, [x29, #-104]
  4313bc:	stp	x5, x6, [x29, #-88]
  4313c0:	stur	x7, [x29, #-72]
  4313c4:	stp	q0, q1, [sp]
  4313c8:	stp	q2, q3, [sp, #32]
  4313cc:	stp	q4, q5, [sp, #64]
  4313d0:	stp	q6, q7, [sp, #96]
  4313d4:	bl	4035f0 <fflush@plt>
  4313d8:	sub	x9, x29, #0x78
  4313dc:	adrp	x21, 457000 <_sch_istable+0x1c50>
  4313e0:	add	x8, x29, #0x30
  4313e4:	add	x9, x9, #0x38
  4313e8:	ldr	x20, [x21, #3792]
  4313ec:	mov	x10, sp
  4313f0:	stp	x8, x9, [x29, #-32]
  4313f4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4313f8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4313fc:	add	x10, x10, #0x80
  431400:	movk	x8, #0xff80, lsl #32
  431404:	add	x1, x1, #0x864
  431408:	mov	w2, #0x5                   	// #5
  43140c:	mov	x0, xzr
  431410:	stp	x10, x8, [x29, #-16]
  431414:	bl	403700 <dcgettext@plt>
  431418:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  43141c:	ldr	x2, [x8, #688]
  431420:	mov	x1, x0
  431424:	mov	x0, x20
  431428:	bl	403880 <fprintf@plt>
  43142c:	ldp	q0, q1, [x29, #-32]
  431430:	ldr	x0, [x21, #3792]
  431434:	sub	x2, x29, #0x40
  431438:	mov	x1, x19
  43143c:	stp	q0, q1, [x29, #-64]
  431440:	bl	403790 <vfprintf@plt>
  431444:	ldp	x20, x19, [sp, #288]
  431448:	ldp	x28, x21, [sp, #272]
  43144c:	ldp	x29, x30, [sp, #256]
  431450:	add	sp, sp, #0x130
  431454:	ret
  431458:	stp	x29, x30, [sp, #-32]!
  43145c:	sub	w8, w2, #0x1
  431460:	cmp	w8, #0x7
  431464:	str	x19, [sp, #16]
  431468:	mov	x29, sp
  43146c:	b.hi	4314d0 <warn@@Base+0x13c>  // b.pmore
  431470:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  431474:	add	x9, x9, #0x830
  431478:	adr	x10, 431488 <warn@@Base+0xf4>
  43147c:	ldrb	w11, [x9, x8]
  431480:	add	x10, x10, x11, lsl #2
  431484:	br	x10
  431488:	lsr	x8, x1, #32
  43148c:	lsr	x9, x1, #48
  431490:	lsr	x10, x1, #56
  431494:	lsr	x11, x1, #40
  431498:	strb	w10, [x0, #7]
  43149c:	strb	w9, [x0, #6]
  4314a0:	strb	w11, [x0, #5]
  4314a4:	strb	w8, [x0, #4]
  4314a8:	lsr	x8, x1, #24
  4314ac:	strb	w8, [x0, #3]
  4314b0:	lsr	x8, x1, #16
  4314b4:	strb	w8, [x0, #2]
  4314b8:	lsr	x8, x1, #8
  4314bc:	strb	w8, [x0, #1]
  4314c0:	ldr	x19, [sp, #16]
  4314c4:	strb	w1, [x0]
  4314c8:	ldp	x29, x30, [sp], #32
  4314cc:	ret
  4314d0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4314d4:	add	x1, x1, #0x872
  4314d8:	mov	w19, w2
  4314dc:	mov	w2, #0x5                   	// #5
  4314e0:	mov	x0, xzr
  4314e4:	bl	403700 <dcgettext@plt>
  4314e8:	mov	w1, w19
  4314ec:	bl	4312d0 <error@@Base>
  4314f0:	bl	403400 <abort@plt>
  4314f4:	stp	x29, x30, [sp, #-32]!
  4314f8:	sub	w8, w2, #0x1
  4314fc:	cmp	w8, #0x7
  431500:	str	x19, [sp, #16]
  431504:	mov	x29, sp
  431508:	b.hi	431558 <warn@@Base+0x1c4>  // b.pmore
  43150c:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  431510:	add	x9, x9, #0x838
  431514:	adr	x10, 431524 <warn@@Base+0x190>
  431518:	ldrb	w11, [x9, x8]
  43151c:	add	x10, x10, x11, lsl #2
  431520:	br	x10
  431524:	rev	w8, w1
  431528:	lsr	x1, x1, #32
  43152c:	str	w8, [x0, #4]
  431530:	strb	w1, [x0, #3]
  431534:	lsr	x1, x1, #8
  431538:	strb	w1, [x0, #2]
  43153c:	lsr	x1, x1, #8
  431540:	strb	w1, [x0, #1]
  431544:	lsr	x1, x1, #8
  431548:	ldr	x19, [sp, #16]
  43154c:	strb	w1, [x0]
  431550:	ldp	x29, x30, [sp], #32
  431554:	ret
  431558:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  43155c:	add	x1, x1, #0x872
  431560:	mov	w19, w2
  431564:	mov	w2, #0x5                   	// #5
  431568:	mov	x0, xzr
  43156c:	bl	403700 <dcgettext@plt>
  431570:	mov	w1, w19
  431574:	bl	4312d0 <error@@Base>
  431578:	bl	403400 <abort@plt>
  43157c:	stp	x29, x30, [sp, #-32]!
  431580:	sub	w9, w1, #0x1
  431584:	cmp	w9, #0x7
  431588:	str	x19, [sp, #16]
  43158c:	mov	x29, sp
  431590:	b.hi	431630 <warn@@Base+0x29c>  // b.pmore
  431594:	adrp	x10, 441000 <warn@@Base+0xfc6c>
  431598:	add	x10, x10, #0x840
  43159c:	adr	x11, 4315b0 <warn@@Base+0x21c>
  4315a0:	ldrb	w12, [x10, x9]
  4315a4:	add	x11, x11, x12, lsl #2
  4315a8:	mov	x8, x0
  4315ac:	br	x11
  4315b0:	ldrb	w0, [x8]
  4315b4:	b	431624 <warn@@Base+0x290>
  4315b8:	ldr	w0, [x8]
  4315bc:	ldrb	w8, [x8, #4]
  4315c0:	bfi	x0, x8, #32, #8
  4315c4:	b	431624 <warn@@Base+0x290>
  4315c8:	ldrh	w0, [x8]
  4315cc:	ldrb	w8, [x8, #2]
  4315d0:	bfi	x0, x8, #16, #8
  4315d4:	b	431624 <warn@@Base+0x290>
  4315d8:	ldrh	w0, [x8]
  4315dc:	b	431624 <warn@@Base+0x290>
  4315e0:	ldr	w0, [x8]
  4315e4:	b	431624 <warn@@Base+0x290>
  4315e8:	ldr	x0, [x8]
  4315ec:	b	431624 <warn@@Base+0x290>
  4315f0:	ldr	w0, [x8]
  4315f4:	ldrb	w9, [x8, #4]
  4315f8:	ldrb	w8, [x8, #5]
  4315fc:	bfi	x0, x9, #32, #8
  431600:	bfi	x0, x8, #40, #8
  431604:	b	431624 <warn@@Base+0x290>
  431608:	ldr	w0, [x8]
  43160c:	ldrb	w9, [x8, #4]
  431610:	ldrb	w10, [x8, #5]
  431614:	ldrb	w8, [x8, #6]
  431618:	bfi	x0, x9, #32, #8
  43161c:	bfi	x0, x10, #40, #8
  431620:	bfi	x0, x8, #48, #8
  431624:	ldr	x19, [sp, #16]
  431628:	ldp	x29, x30, [sp], #32
  43162c:	ret
  431630:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  431634:	add	x8, x8, #0x872
  431638:	mov	w2, #0x5                   	// #5
  43163c:	mov	x0, xzr
  431640:	mov	w19, w1
  431644:	mov	x1, x8
  431648:	bl	403700 <dcgettext@plt>
  43164c:	mov	w1, w19
  431650:	bl	4312d0 <error@@Base>
  431654:	bl	403400 <abort@plt>
  431658:	stp	x29, x30, [sp, #-32]!
  43165c:	sub	w8, w1, #0x1
  431660:	cmp	w8, #0x7
  431664:	str	x19, [sp, #16]
  431668:	mov	x29, sp
  43166c:	b.hi	431734 <warn@@Base+0x3a0>  // b.pmore
  431670:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  431674:	add	x9, x9, #0x848
  431678:	adr	x10, 431688 <warn@@Base+0x2f4>
  43167c:	ldrb	w11, [x9, x8]
  431680:	add	x10, x10, x11, lsl #2
  431684:	br	x10
  431688:	ldrb	w0, [x0]
  43168c:	b	431728 <warn@@Base+0x394>
  431690:	ldur	w8, [x0, #1]
  431694:	ldrb	w9, [x0]
  431698:	lsl	x8, x8, #32
  43169c:	rev	x0, x8
  4316a0:	bfi	x0, x9, #32, #8
  4316a4:	b	431728 <warn@@Base+0x394>
  4316a8:	ldurh	w8, [x0, #1]
  4316ac:	ldrb	w9, [x0]
  4316b0:	lsl	x8, x8, #48
  4316b4:	rev	x0, x8
  4316b8:	bfi	x0, x9, #16, #8
  4316bc:	b	431728 <warn@@Base+0x394>
  4316c0:	ldrh	w8, [x0]
  4316c4:	lsl	x8, x8, #48
  4316c8:	b	4316dc <warn@@Base+0x348>
  4316cc:	ldr	w8, [x0]
  4316d0:	lsl	x8, x8, #32
  4316d4:	b	4316dc <warn@@Base+0x348>
  4316d8:	ldr	x8, [x0]
  4316dc:	rev	x0, x8
  4316e0:	b	431728 <warn@@Base+0x394>
  4316e4:	ldur	w8, [x0, #2]
  4316e8:	ldrb	w9, [x0, #1]
  4316ec:	ldrb	w10, [x0]
  4316f0:	lsl	x8, x8, #32
  4316f4:	rev	x0, x8
  4316f8:	bfi	x0, x9, #32, #8
  4316fc:	bfi	x0, x10, #40, #8
  431700:	b	431728 <warn@@Base+0x394>
  431704:	ldur	w8, [x0, #3]
  431708:	ldrb	w9, [x0, #2]
  43170c:	ldrb	w10, [x0, #1]
  431710:	ldrb	w11, [x0]
  431714:	lsl	x8, x8, #32
  431718:	rev	x0, x8
  43171c:	bfi	x0, x9, #32, #8
  431720:	bfi	x0, x10, #40, #8
  431724:	bfi	x0, x11, #48, #8
  431728:	ldr	x19, [sp, #16]
  43172c:	ldp	x29, x30, [sp], #32
  431730:	ret
  431734:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  431738:	add	x8, x8, #0x872
  43173c:	mov	w2, #0x5                   	// #5
  431740:	mov	x0, xzr
  431744:	mov	w19, w1
  431748:	mov	x1, x8
  43174c:	bl	403700 <dcgettext@plt>
  431750:	mov	w1, w19
  431754:	bl	4312d0 <error@@Base>
  431758:	bl	403400 <abort@plt>
  43175c:	stp	x29, x30, [sp, #-32]!
  431760:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  431764:	ldr	x8, [x8, #696]
  431768:	str	x19, [sp, #16]
  43176c:	mov	x29, sp
  431770:	mov	w19, w1
  431774:	blr	x8
  431778:	sub	w8, w19, #0x1
  43177c:	cmp	w8, #0x7
  431780:	b.hi	4317d8 <warn@@Base+0x444>  // b.pmore
  431784:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  431788:	add	x9, x9, #0x850
  43178c:	adr	x10, 43179c <warn@@Base+0x408>
  431790:	ldrb	w11, [x9, x8]
  431794:	add	x10, x10, x11, lsl #2
  431798:	br	x10
  43179c:	eor	x8, x0, #0x80
  4317a0:	sub	x0, x8, #0x80
  4317a4:	b	4317cc <warn@@Base+0x438>
  4317a8:	eor	x8, x0, #0x80000000
  4317ac:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4317b0:	add	x0, x8, x9
  4317b4:	b	4317cc <warn@@Base+0x438>
  4317b8:	eor	x8, x0, #0x8000
  4317bc:	sub	x0, x8, #0x8, lsl #12
  4317c0:	b	4317cc <warn@@Base+0x438>
  4317c4:	eor	x8, x0, #0x800000
  4317c8:	sub	x0, x8, #0x800, lsl #12
  4317cc:	ldr	x19, [sp, #16]
  4317d0:	ldp	x29, x30, [sp], #32
  4317d4:	ret
  4317d8:	bl	403400 <abort@plt>
  4317dc:	adrp	x8, 45b000 <_bfd_std_section+0x3110>
  4317e0:	ldr	x8, [x8, #696]
  4317e4:	adrp	x9, 431000 <ferror@plt+0x2d760>
  4317e8:	add	x9, x9, #0x658
  4317ec:	cmp	x8, x9
  4317f0:	b.eq	431810 <warn@@Base+0x47c>  // b.none
  4317f4:	ldr	w8, [x0, #4]
  4317f8:	str	x8, [x1]
  4317fc:	ldrh	w8, [x0]
  431800:	ldrb	w9, [x0, #2]
  431804:	bfi	x8, x9, #16, #8
  431808:	add	x9, x0, #0x3
  43180c:	b	431838 <warn@@Base+0x4a4>
  431810:	ldr	w8, [x0]
  431814:	add	x9, x0, #0x4
  431818:	lsl	x8, x8, #32
  43181c:	rev	x8, x8
  431820:	str	x8, [x1]
  431824:	ldrh	w8, [x0, #6]
  431828:	ldrb	w10, [x0, #5]
  43182c:	lsl	x8, x8, #48
  431830:	rev	x8, x8
  431834:	bfi	x8, x10, #16, #8
  431838:	ldrb	w9, [x9]
  43183c:	bfi	x8, x9, #24, #8
  431840:	str	x8, [x2]
  431844:	ret
  431848:	stp	x29, x30, [sp, #-64]!
  43184c:	stp	x24, x23, [sp, #16]
  431850:	stp	x22, x21, [sp, #32]
  431854:	stp	x20, x19, [sp, #48]
  431858:	mov	x29, sp
  43185c:	mov	x19, x2
  431860:	mov	x20, x1
  431864:	mov	x22, x0
  431868:	bl	403330 <lbasename@plt>
  43186c:	subs	x23, x0, x22
  431870:	b.eq	4318cc <warn@@Base+0x538>  // b.none
  431874:	ldrb	w8, [x20]
  431878:	cmp	w8, #0x2f
  43187c:	b.eq	4318cc <warn@@Base+0x538>  // b.none
  431880:	add	x24, x23, x19
  431884:	add	x0, x24, #0x1
  431888:	cmp	x0, x23
  43188c:	b.cc	4318f8 <warn@@Base+0x564>  // b.lo, b.ul, b.last
  431890:	cmp	x0, x19
  431894:	b.cc	4318f8 <warn@@Base+0x564>  // b.lo, b.ul, b.last
  431898:	bl	4031c0 <malloc@plt>
  43189c:	mov	x21, x0
  4318a0:	cbz	x0, 43191c <warn@@Base+0x588>
  4318a4:	mov	x0, x21
  4318a8:	mov	x1, x22
  4318ac:	mov	x2, x23
  4318b0:	bl	402f70 <memcpy@plt>
  4318b4:	add	x0, x21, x23
  4318b8:	mov	x1, x20
  4318bc:	mov	x2, x19
  4318c0:	bl	402f70 <memcpy@plt>
  4318c4:	strb	wzr, [x21, x24]
  4318c8:	b	431930 <warn@@Base+0x59c>
  4318cc:	adds	x0, x19, #0x1
  4318d0:	b.cs	431914 <warn@@Base+0x580>  // b.hs, b.nlast
  4318d4:	bl	4031c0 <malloc@plt>
  4318d8:	mov	x21, x0
  4318dc:	cbz	x0, 43191c <warn@@Base+0x588>
  4318e0:	mov	x0, x21
  4318e4:	mov	x1, x20
  4318e8:	mov	x2, x19
  4318ec:	bl	402f70 <memcpy@plt>
  4318f0:	strb	wzr, [x21, x19]
  4318f4:	b	431930 <warn@@Base+0x59c>
  4318f8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4318fc:	add	x1, x1, #0x89c
  431900:	mov	w2, #0x5                   	// #5
  431904:	mov	x0, xzr
  431908:	bl	403700 <dcgettext@plt>
  43190c:	mov	x1, x19
  431910:	bl	4312d0 <error@@Base>
  431914:	mov	x21, xzr
  431918:	b	431930 <warn@@Base+0x59c>
  43191c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431920:	add	x1, x1, #0x88d
  431924:	mov	w2, #0x5                   	// #5
  431928:	bl	403700 <dcgettext@plt>
  43192c:	bl	4312d0 <error@@Base>
  431930:	mov	x0, x21
  431934:	ldp	x20, x19, [sp, #48]
  431938:	ldp	x22, x21, [sp, #32]
  43193c:	ldp	x24, x23, [sp, #16]
  431940:	ldp	x29, x30, [sp], #64
  431944:	ret
  431948:	stp	x29, x30, [sp, #-64]!
  43194c:	stp	x20, x19, [sp, #48]
  431950:	mov	x20, x0
  431954:	mov	x0, x1
  431958:	stp	x24, x23, [sp, #16]
  43195c:	stp	x22, x21, [sp, #32]
  431960:	mov	x29, sp
  431964:	mov	w23, w4
  431968:	mov	w22, w3
  43196c:	mov	x21, x2
  431970:	mov	x19, x1
  431974:	bl	403370 <strdup@plt>
  431978:	stp	x0, x21, [x20]
  43197c:	movi	v0.2d, #0x0
  431980:	mov	w8, #0x8                   	// #8
  431984:	mov	w1, #0x8                   	// #8
  431988:	mov	x0, x21
  43198c:	mov	w2, wzr
  431990:	stp	w22, wzr, [x20, #80]
  431994:	stp	q0, q0, [x20, #16]
  431998:	str	q0, [x20, #48]
  43199c:	stp	xzr, x8, [x20, #64]
  4319a0:	bl	4033f0 <fseek@plt>
  4319a4:	cbz	w0, 4319e0 <warn@@Base+0x64c>
  4319a8:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4319ac:	add	x1, x1, #0x8ce
  4319b0:	mov	w2, #0x5                   	// #5
  4319b4:	mov	x0, xzr
  4319b8:	bl	403700 <dcgettext@plt>
  4319bc:	mov	x1, x19
  4319c0:	bl	4312d0 <error@@Base>
  4319c4:	mov	w24, #0x1                   	// #1
  4319c8:	mov	w0, w24
  4319cc:	ldp	x20, x19, [sp, #48]
  4319d0:	ldp	x22, x21, [sp, #32]
  4319d4:	ldp	x24, x23, [sp, #16]
  4319d8:	ldp	x29, x30, [sp], #64
  4319dc:	ret
  4319e0:	add	x22, x20, #0x58
  4319e4:	mov	w1, #0x1                   	// #1
  4319e8:	mov	w2, #0x3c                  	// #60
  4319ec:	mov	x0, x22
  4319f0:	mov	x3, x21
  4319f4:	bl	4034f0 <fread@plt>
  4319f8:	cbz	x0, 431ab0 <warn@@Base+0x71c>
  4319fc:	cmp	x0, #0x3c
  431a00:	b.ne	431a58 <warn@@Base+0x6c4>  // b.any
  431a04:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431a08:	add	x1, x1, #0x91d
  431a0c:	mov	w2, #0x10                  	// #16
  431a10:	mov	x0, x22
  431a14:	bl	403210 <strncmp@plt>
  431a18:	cbz	w0, 431a64 <warn@@Base+0x6d0>
  431a1c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431a20:	add	x1, x1, #0x92e
  431a24:	mov	w2, #0x10                  	// #16
  431a28:	mov	x0, x22
  431a2c:	bl	403210 <strncmp@plt>
  431a30:	cbz	w0, 431a7c <warn@@Base+0x6e8>
  431a34:	cbz	w23, 431a98 <warn@@Base+0x704>
  431a38:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431a3c:	add	x1, x1, #0x93f
  431a40:	mov	w2, #0x5                   	// #5
  431a44:	mov	x0, xzr
  431a48:	bl	403700 <dcgettext@plt>
  431a4c:	mov	x1, x19
  431a50:	bl	4037a0 <printf@plt>
  431a54:	b	431a98 <warn@@Base+0x704>
  431a58:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431a5c:	add	x1, x1, #0x8fa
  431a60:	b	4319b0 <warn@@Base+0x61c>
  431a64:	mov	w1, #0x4                   	// #4
  431a68:	mov	x0, x20
  431a6c:	mov	w2, w23
  431a70:	bl	431ba4 <warn@@Base+0x810>
  431a74:	cbnz	w0, 431a98 <warn@@Base+0x704>
  431a78:	b	4319c4 <warn@@Base+0x630>
  431a7c:	mov	w24, #0x1                   	// #1
  431a80:	mov	w1, #0x8                   	// #8
  431a84:	mov	x0, x20
  431a88:	mov	w2, w23
  431a8c:	str	w24, [x20, #84]
  431a90:	bl	431ba4 <warn@@Base+0x810>
  431a94:	cbz	w0, 4319c8 <warn@@Base+0x634>
  431a98:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431a9c:	add	x1, x1, #0x958
  431aa0:	mov	w2, #0x10                  	// #16
  431aa4:	mov	x0, x22
  431aa8:	bl	403210 <strncmp@plt>
  431aac:	cbz	w0, 431ab8 <warn@@Base+0x724>
  431ab0:	mov	w24, wzr
  431ab4:	b	4319c8 <warn@@Base+0x634>
  431ab8:	ldrb	w23, [x20, #146]
  431abc:	add	x0, x20, #0x88
  431ac0:	mov	w2, #0xa                   	// #10
  431ac4:	mov	x1, xzr
  431ac8:	strb	wzr, [x20, #146]
  431acc:	bl	402fc0 <strtoul@plt>
  431ad0:	cmp	x0, #0x7
  431ad4:	str	x0, [x20, #56]
  431ad8:	strb	w23, [x20, #146]
  431adc:	b.hi	431aec <warn@@Base+0x758>  // b.pmore
  431ae0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431ae4:	add	x1, x1, #0x969
  431ae8:	b	431b58 <warn@@Base+0x7c4>
  431aec:	mov	x22, x0
  431af0:	tbnz	x0, #63, 431b50 <warn@@Base+0x7bc>
  431af4:	ldr	x8, [x20, #72]
  431af8:	add	x0, x22, #0x1
  431afc:	add	x8, x22, x8
  431b00:	add	x8, x8, #0x3c
  431b04:	str	x8, [x20, #72]
  431b08:	bl	4031c0 <malloc@plt>
  431b0c:	str	x0, [x20, #48]
  431b10:	cbz	x0, 431b74 <warn@@Base+0x7e0>
  431b14:	mov	w2, #0x1                   	// #1
  431b18:	mov	x1, x22
  431b1c:	mov	x3, x21
  431b20:	bl	4034f0 <fread@plt>
  431b24:	cmp	x0, #0x1
  431b28:	b.ne	431b8c <warn@@Base+0x7f8>  // b.any
  431b2c:	ldr	x8, [x20, #56]
  431b30:	tbz	w8, #0, 431b40 <warn@@Base+0x7ac>
  431b34:	mov	x0, x21
  431b38:	bl	403360 <getc@plt>
  431b3c:	ldr	x8, [x20, #56]
  431b40:	ldr	x9, [x20, #48]
  431b44:	mov	w24, wzr
  431b48:	strb	wzr, [x9, x8]
  431b4c:	b	4319c8 <warn@@Base+0x634>
  431b50:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431b54:	add	x1, x1, #0x999
  431b58:	mov	w2, #0x5                   	// #5
  431b5c:	mov	x0, xzr
  431b60:	bl	403700 <dcgettext@plt>
  431b64:	ldr	x2, [x20, #56]
  431b68:	mov	x1, x19
  431b6c:	bl	4312d0 <error@@Base>
  431b70:	b	4319c4 <warn@@Base+0x630>
  431b74:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431b78:	add	x1, x1, #0x9c9
  431b7c:	mov	w2, #0x5                   	// #5
  431b80:	bl	403700 <dcgettext@plt>
  431b84:	bl	4312d0 <error@@Base>
  431b88:	b	4319c4 <warn@@Base+0x630>
  431b8c:	ldr	x0, [x20, #48]
  431b90:	bl	403510 <free@plt>
  431b94:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431b98:	str	xzr, [x20, #48]
  431b9c:	add	x1, x1, #0x9fd
  431ba0:	b	4319b0 <warn@@Base+0x61c>
  431ba4:	stp	x29, x30, [sp, #-80]!
  431ba8:	stp	x24, x23, [sp, #32]
  431bac:	stp	x22, x21, [sp, #48]
  431bb0:	stp	x20, x19, [sp, #64]
  431bb4:	ldrb	w23, [x0, #146]
  431bb8:	mov	w21, w2
  431bbc:	mov	w20, w1
  431bc0:	mov	x19, x0
  431bc4:	strb	wzr, [x0, #146]
  431bc8:	add	x0, x0, #0x88
  431bcc:	mov	w2, #0xa                   	// #10
  431bd0:	mov	x1, xzr
  431bd4:	str	x25, [sp, #16]
  431bd8:	mov	x29, sp
  431bdc:	bl	402fc0 <strtoul@plt>
  431be0:	mov	x22, x0
  431be4:	strb	w23, [x19, #146]
  431be8:	tbnz	x0, #63, 431c28 <warn@@Base+0x894>
  431bec:	ldr	x8, [x19, #72]
  431bf0:	and	x9, x22, #0x1
  431bf4:	add	x1, x9, x22
  431bf8:	add	x8, x1, x8
  431bfc:	add	x8, x8, #0x3c
  431c00:	str	x8, [x19, #72]
  431c04:	cbz	w21, 431c4c <warn@@Base+0x8b8>
  431c08:	cmp	w20, #0x9
  431c0c:	b.cs	431e50 <warn@@Base+0xabc>  // b.hs, b.nlast
  431c10:	mov	w21, w20
  431c14:	subs	x22, x1, x21
  431c18:	b.cs	431c68 <warn@@Base+0x8d4>  // b.hs, b.nlast
  431c1c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431c20:	add	x1, x1, #0xc17
  431c24:	b	431dd4 <warn@@Base+0xa40>
  431c28:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431c2c:	add	x1, x1, #0xb26
  431c30:	mov	w2, #0x5                   	// #5
  431c34:	mov	x0, xzr
  431c38:	bl	403700 <dcgettext@plt>
  431c3c:	ldr	x1, [x19]
  431c40:	mov	x2, x22
  431c44:	bl	4312d0 <error@@Base>
  431c48:	b	431de8 <warn@@Base+0xa54>
  431c4c:	ldr	x0, [x19, #8]
  431c50:	mov	w2, #0x1                   	// #1
  431c54:	bl	4033f0 <fseek@plt>
  431c58:	cbz	w0, 431d58 <warn@@Base+0x9c4>
  431c5c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431c60:	add	x1, x1, #0xb4c
  431c64:	b	431dd4 <warn@@Base+0xa40>
  431c68:	ldr	x3, [x19, #8]
  431c6c:	add	x0, x29, #0x18
  431c70:	mov	w1, #0x1                   	// #1
  431c74:	mov	x2, x21
  431c78:	bl	4034f0 <fread@plt>
  431c7c:	cmp	x0, x21
  431c80:	b.ne	431dcc <warn@@Base+0xa38>  // b.any
  431c84:	add	x0, x29, #0x18
  431c88:	mov	w1, w20
  431c8c:	bl	431658 <warn@@Base+0x2c4>
  431c90:	cmp	x22, x0
  431c94:	str	x0, [x19, #16]
  431c98:	b.cc	431d88 <warn@@Base+0x9f4>  // b.lo, b.ul, b.last
  431c9c:	mov	x24, x0
  431ca0:	mul	x0, x0, x21
  431ca4:	cmp	x22, x0
  431ca8:	b.cc	431d88 <warn@@Base+0x9f4>  // b.lo, b.ul, b.last
  431cac:	bl	4031c0 <malloc@plt>
  431cb0:	cbz	x0, 431db4 <warn@@Base+0xa20>
  431cb4:	ldr	x3, [x19, #8]
  431cb8:	mov	x1, x21
  431cbc:	mov	x2, x24
  431cc0:	mov	x23, x0
  431cc4:	bl	4034f0 <fread@plt>
  431cc8:	ldr	x8, [x19, #16]
  431ccc:	cmp	x0, x8
  431cd0:	b.ne	431dc4 <warn@@Base+0xa30>  // b.any
  431cd4:	mov	x24, x0
  431cd8:	lsl	x0, x0, #3
  431cdc:	bl	4031c0 <malloc@plt>
  431ce0:	str	x0, [x19, #24]
  431ce4:	cbz	x0, 431e08 <warn@@Base+0xa74>
  431ce8:	msub	x22, x24, x21, x22
  431cec:	cbz	x24, 431d20 <warn@@Base+0x98c>
  431cf0:	mov	x25, xzr
  431cf4:	mov	x24, x23
  431cf8:	mov	x0, x24
  431cfc:	mov	w1, w20
  431d00:	bl	431658 <warn@@Base+0x2c4>
  431d04:	ldr	x8, [x19, #24]
  431d08:	add	x24, x24, x21
  431d0c:	str	x0, [x8, x25, lsl #3]
  431d10:	ldr	x8, [x19, #16]
  431d14:	add	x25, x25, #0x1
  431d18:	cmp	x25, x8
  431d1c:	b.cc	431cf8 <warn@@Base+0x964>  // b.lo, b.ul, b.last
  431d20:	mov	x0, x23
  431d24:	bl	403510 <free@plt>
  431d28:	cbz	x22, 431e2c <warn@@Base+0xa98>
  431d2c:	mov	x0, x22
  431d30:	bl	4031c0 <malloc@plt>
  431d34:	str	x0, [x19, #32]
  431d38:	cbz	x0, 431e38 <warn@@Base+0xaa4>
  431d3c:	ldr	x3, [x19, #8]
  431d40:	mov	w1, #0x1                   	// #1
  431d44:	mov	x2, x22
  431d48:	str	x22, [x19, #40]
  431d4c:	bl	4034f0 <fread@plt>
  431d50:	cmp	x0, x22
  431d54:	b.ne	431e44 <warn@@Base+0xab0>  // b.any
  431d58:	ldr	x3, [x19, #8]
  431d5c:	add	x0, x19, #0x58
  431d60:	mov	w1, #0x1                   	// #1
  431d64:	mov	w2, #0x3c                  	// #60
  431d68:	mov	w20, #0x1                   	// #1
  431d6c:	bl	4034f0 <fread@plt>
  431d70:	cbz	x0, 431dec <warn@@Base+0xa58>
  431d74:	cmp	x0, #0x3c
  431d78:	b.eq	431dec <warn@@Base+0xa58>  // b.none
  431d7c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431d80:	add	x1, x1, #0xdd1
  431d84:	b	431dd4 <warn@@Base+0xa40>
  431d88:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431d8c:	add	x1, x1, #0xc59
  431d90:	mov	w2, #0x5                   	// #5
  431d94:	mov	x0, xzr
  431d98:	bl	403700 <dcgettext@plt>
  431d9c:	ldr	x1, [x19]
  431da0:	ldr	x2, [x19, #16]
  431da4:	mov	w3, w20
  431da8:	mov	x4, x22
  431dac:	bl	4312d0 <error@@Base>
  431db0:	b	431de8 <warn@@Base+0xa54>
  431db4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431db8:	add	x1, x1, #0xcba
  431dbc:	mov	w2, #0x5                   	// #5
  431dc0:	b	431e20 <warn@@Base+0xa8c>
  431dc4:	mov	x0, x23
  431dc8:	bl	403510 <free@plt>
  431dcc:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431dd0:	add	x1, x1, #0xc37
  431dd4:	mov	w2, #0x5                   	// #5
  431dd8:	mov	x0, xzr
  431ddc:	bl	403700 <dcgettext@plt>
  431de0:	ldr	x1, [x19]
  431de4:	bl	4312d0 <error@@Base>
  431de8:	mov	w20, wzr
  431dec:	mov	w0, w20
  431df0:	ldp	x20, x19, [sp, #64]
  431df4:	ldp	x22, x21, [sp, #48]
  431df8:	ldp	x24, x23, [sp, #32]
  431dfc:	ldr	x25, [sp, #16]
  431e00:	ldp	x29, x30, [sp], #80
  431e04:	ret
  431e08:	mov	x0, x23
  431e0c:	bl	403510 <free@plt>
  431e10:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431e14:	add	x1, x1, #0xcf4
  431e18:	mov	w2, #0x5                   	// #5
  431e1c:	mov	x0, xzr
  431e20:	bl	403700 <dcgettext@plt>
  431e24:	bl	4312d0 <error@@Base>
  431e28:	b	431de8 <warn@@Base+0xa54>
  431e2c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431e30:	add	x1, x1, #0xd35
  431e34:	b	431dd4 <warn@@Base+0xa40>
  431e38:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431e3c:	add	x1, x1, #0xd62
  431e40:	b	431dbc <warn@@Base+0xa28>
  431e44:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431e48:	add	x1, x1, #0xda2
  431e4c:	b	431dd4 <warn@@Base+0xa40>
  431e50:	adrp	x0, 441000 <warn@@Base+0xfc6c>
  431e54:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431e58:	adrp	x3, 441000 <warn@@Base+0xfc6c>
  431e5c:	add	x0, x0, #0xb75
  431e60:	add	x1, x1, #0xb9e
  431e64:	add	x3, x3, #0xbb7
  431e68:	mov	w2, #0x1f9                 	// #505
  431e6c:	bl	4037c0 <__assert_fail@plt>
  431e70:	stp	x29, x30, [sp, #-32]!
  431e74:	stp	x20, x19, [sp, #16]
  431e78:	mov	x19, x0
  431e7c:	ldr	x0, [x0]
  431e80:	mov	x20, x1
  431e84:	mov	x29, sp
  431e88:	cbz	x0, 431e98 <warn@@Base+0xb04>
  431e8c:	mov	x1, x20
  431e90:	bl	4034b0 <strcmp@plt>
  431e94:	cbz	w0, 431ee4 <warn@@Base+0xb50>
  431e98:	ldr	x0, [x19, #8]
  431e9c:	cbz	x0, 431ea4 <warn@@Base+0xb10>
  431ea0:	bl	403190 <fclose@plt>
  431ea4:	mov	x0, x19
  431ea8:	bl	431ef0 <warn@@Base+0xb5c>
  431eac:	adrp	x1, 43c000 <warn@@Base+0xac6c>
  431eb0:	add	x1, x1, #0x467
  431eb4:	mov	x0, x20
  431eb8:	bl	4031b0 <fopen@plt>
  431ebc:	cbz	x0, 431ee0 <warn@@Base+0xb4c>
  431ec0:	mov	x2, x0
  431ec4:	mov	x0, x19
  431ec8:	mov	x1, x20
  431ecc:	ldp	x20, x19, [sp, #16]
  431ed0:	mov	w3, wzr
  431ed4:	mov	w4, wzr
  431ed8:	ldp	x29, x30, [sp], #32
  431edc:	b	431948 <warn@@Base+0x5b4>
  431ee0:	mov	w0, #0x1                   	// #1
  431ee4:	ldp	x20, x19, [sp, #16]
  431ee8:	ldp	x29, x30, [sp], #32
  431eec:	ret
  431ef0:	stp	x29, x30, [sp, #-32]!
  431ef4:	str	x19, [sp, #16]
  431ef8:	mov	x19, x0
  431efc:	ldr	x0, [x0]
  431f00:	mov	x29, sp
  431f04:	cbz	x0, 431f0c <warn@@Base+0xb78>
  431f08:	bl	403510 <free@plt>
  431f0c:	ldr	x0, [x19, #24]
  431f10:	cbz	x0, 431f18 <warn@@Base+0xb84>
  431f14:	bl	403510 <free@plt>
  431f18:	ldr	x0, [x19, #32]
  431f1c:	cbz	x0, 431f24 <warn@@Base+0xb90>
  431f20:	bl	403510 <free@plt>
  431f24:	ldr	x0, [x19, #48]
  431f28:	cbz	x0, 431f38 <warn@@Base+0xba4>
  431f2c:	ldr	x19, [sp, #16]
  431f30:	ldp	x29, x30, [sp], #32
  431f34:	b	403510 <free@plt>
  431f38:	ldr	x19, [sp, #16]
  431f3c:	ldp	x29, x30, [sp], #32
  431f40:	ret
  431f44:	stp	x29, x30, [sp, #-64]!
  431f48:	str	x23, [sp, #16]
  431f4c:	stp	x22, x21, [sp, #32]
  431f50:	stp	x20, x19, [sp, #48]
  431f54:	mov	x22, x0
  431f58:	ldrb	w8, [x22, #88]!
  431f5c:	mov	x19, x0
  431f60:	mov	x29, sp
  431f64:	cmp	w8, #0x2f
  431f68:	b.ne	432000 <warn@@Base+0xc6c>  // b.any
  431f6c:	ldr	x8, [x19, #48]
  431f70:	cbz	x8, 432030 <warn@@Base+0xc9c>
  431f74:	ldr	x8, [x19, #56]
  431f78:	cbz	x8, 432030 <warn@@Base+0xc9c>
  431f7c:	ldrb	w22, [x19, #146]
  431f80:	mov	x21, x1
  431f84:	add	x0, x19, #0x59
  431f88:	add	x1, x29, #0x18
  431f8c:	mov	w2, #0xa                   	// #10
  431f90:	str	xzr, [x19, #64]
  431f94:	strb	wzr, [x19, #146]
  431f98:	bl	402fc0 <strtoul@plt>
  431f9c:	ldr	w8, [x19, #80]
  431fa0:	mov	x20, x0
  431fa4:	cbz	w8, 431fd0 <warn@@Base+0xc3c>
  431fa8:	ldr	x8, [x29, #24]
  431fac:	cbz	x8, 431fd0 <warn@@Base+0xc3c>
  431fb0:	ldrb	w9, [x8]
  431fb4:	cmp	w9, #0x3a
  431fb8:	b.ne	431fd0 <warn@@Base+0xc3c>  // b.any
  431fbc:	add	x0, x8, #0x1
  431fc0:	mov	w2, #0xa                   	// #10
  431fc4:	mov	x1, xzr
  431fc8:	bl	402fc0 <strtoul@plt>
  431fcc:	str	x0, [x19, #64]
  431fd0:	ldr	x8, [x19, #56]
  431fd4:	strb	w22, [x19, #146]
  431fd8:	cmp	x20, x8
  431fdc:	b.ls	43206c <warn@@Base+0xcd8>  // b.plast
  431fe0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  431fe4:	add	x1, x1, #0xa6c
  431fe8:	mov	w2, #0x5                   	// #5
  431fec:	mov	x0, xzr
  431ff0:	bl	403700 <dcgettext@plt>
  431ff4:	mov	x1, x20
  431ff8:	bl	4312d0 <error@@Base>
  431ffc:	b	432048 <warn@@Base+0xcb4>
  432000:	mov	x8, xzr
  432004:	cmp	x8, #0xf
  432008:	b.eq	432050 <warn@@Base+0xcbc>  // b.none
  43200c:	add	x9, x19, x8
  432010:	ldrb	w10, [x9, #89]
  432014:	add	x9, x8, #0x1
  432018:	mov	x8, x9
  43201c:	cmp	w10, #0x2f
  432020:	b.ne	432004 <warn@@Base+0xc70>  // b.any
  432024:	add	x8, x19, x9
  432028:	strb	wzr, [x8, #88]
  43202c:	b	432114 <warn@@Base+0xd80>
  432030:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  432034:	add	x1, x1, #0xa2f
  432038:	mov	w2, #0x5                   	// #5
  43203c:	mov	x0, xzr
  432040:	bl	403700 <dcgettext@plt>
  432044:	bl	4312d0 <error@@Base>
  432048:	mov	x22, xzr
  43204c:	b	432114 <warn@@Base+0xd80>
  432050:	mov	w0, #0x11                  	// #17
  432054:	bl	403290 <xmalloc@plt>
  432058:	ldr	q0, [x22]
  43205c:	mov	x22, x0
  432060:	strb	wzr, [x0, #16]
  432064:	str	q0, [x0]
  432068:	b	432114 <warn@@Base+0xd80>
  43206c:	b.cs	43209c <warn@@Base+0xd08>  // b.hs, b.nlast
  432070:	ldr	x10, [x19, #48]
  432074:	mov	x9, x20
  432078:	ldrb	w11, [x10, x9]
  43207c:	cbz	w11, 4320a0 <warn@@Base+0xd0c>
  432080:	cmp	w11, #0xa
  432084:	b.eq	4320a0 <warn@@Base+0xd0c>  // b.none
  432088:	add	x9, x9, #0x1
  43208c:	cmp	x8, x9
  432090:	b.ne	432078 <warn@@Base+0xce4>  // b.any
  432094:	mov	x9, x8
  432098:	b	4320a0 <warn@@Base+0xd0c>
  43209c:	mov	x9, x20
  4320a0:	ldr	x10, [x19, #48]
  4320a4:	cbz	x9, 4320b8 <warn@@Base+0xd24>
  4320a8:	sub	x11, x9, #0x1
  4320ac:	ldrb	w12, [x10, x11]
  4320b0:	cmp	w12, #0x2f
  4320b4:	csel	x9, x11, x9, eq  // eq = none
  4320b8:	cmp	x9, x8
  4320bc:	csel	x8, x8, x9, hi  // hi = pmore
  4320c0:	strb	wzr, [x10, x8]
  4320c4:	ldr	w9, [x19, #80]
  4320c8:	cbz	w9, 43210c <warn@@Base+0xd78>
  4320cc:	ldr	x9, [x19, #64]
  4320d0:	cbz	x9, 43210c <warn@@Base+0xd78>
  4320d4:	subs	x2, x8, x20
  4320d8:	b.ls	43212c <warn@@Base+0xd98>  // b.plast
  4320dc:	ldr	x8, [x19, #48]
  4320e0:	ldr	x0, [x19]
  4320e4:	add	x1, x8, x20
  4320e8:	bl	431848 <warn@@Base+0x4b4>
  4320ec:	mov	x23, x0
  4320f0:	cbz	x0, 432104 <warn@@Base+0xd70>
  4320f4:	mov	x0, x21
  4320f8:	mov	x1, x23
  4320fc:	bl	431e70 <warn@@Base+0xadc>
  432100:	cbz	w0, 432138 <warn@@Base+0xda4>
  432104:	mov	x0, x23
  432108:	bl	403510 <free@plt>
  43210c:	ldr	x8, [x19, #48]
  432110:	add	x22, x8, x20
  432114:	mov	x0, x22
  432118:	ldp	x20, x19, [sp, #48]
  43211c:	ldp	x22, x21, [sp, #32]
  432120:	ldr	x23, [sp, #16]
  432124:	ldp	x29, x30, [sp], #64
  432128:	ret
  43212c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  432130:	add	x1, x1, #0xaa7
  432134:	b	432038 <warn@@Base+0xca4>
  432138:	ldr	x1, [x19, #64]
  43213c:	mov	x0, x21
  432140:	mov	x2, xzr
  432144:	bl	43215c <warn@@Base+0xdc8>
  432148:	cbz	x0, 432104 <warn@@Base+0xd70>
  43214c:	mov	x22, x0
  432150:	mov	x0, x23
  432154:	bl	403510 <free@plt>
  432158:	b	432114 <warn@@Base+0xd80>
  43215c:	stp	x29, x30, [sp, #-32]!
  432160:	stp	x20, x19, [sp, #16]
  432164:	mov	x19, x0
  432168:	ldr	x0, [x0, #8]
  43216c:	mov	x20, x2
  432170:	mov	w2, wzr
  432174:	mov	x29, sp
  432178:	bl	4033f0 <fseek@plt>
  43217c:	cbz	w0, 43218c <warn@@Base+0xdf8>
  432180:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  432184:	add	x1, x1, #0xac9
  432188:	b	4321c8 <warn@@Base+0xe34>
  43218c:	ldr	x3, [x19, #8]
  432190:	add	x0, x19, #0x58
  432194:	mov	w1, #0x1                   	// #1
  432198:	mov	w2, #0x3c                  	// #60
  43219c:	bl	4034f0 <fread@plt>
  4321a0:	cmp	x0, #0x3c
  4321a4:	b.ne	4321c0 <warn@@Base+0xe2c>  // b.any
  4321a8:	ldrh	w8, [x19, #146]
  4321ac:	cmp	w8, #0xa60
  4321b0:	b.eq	4321ec <warn@@Base+0xe58>  // b.none
  4321b4:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4321b8:	add	x1, x1, #0xaf2
  4321bc:	b	4321c8 <warn@@Base+0xe34>
  4321c0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4321c4:	add	x1, x1, #0x8fa
  4321c8:	mov	w2, #0x5                   	// #5
  4321cc:	mov	x0, xzr
  4321d0:	bl	403700 <dcgettext@plt>
  4321d4:	ldr	x1, [x19]
  4321d8:	bl	4312d0 <error@@Base>
  4321dc:	ldp	x20, x19, [sp, #16]
  4321e0:	mov	x0, xzr
  4321e4:	ldp	x29, x30, [sp], #32
  4321e8:	ret
  4321ec:	mov	x0, x19
  4321f0:	mov	x1, x20
  4321f4:	ldp	x20, x19, [sp, #16]
  4321f8:	ldp	x29, x30, [sp], #32
  4321fc:	b	431f44 <warn@@Base+0xbb0>
  432200:	stp	x29, x30, [sp, #-80]!
  432204:	stp	x22, x21, [sp, #48]
  432208:	mov	x21, x1
  43220c:	adrp	x1, 43f000 <warn@@Base+0xdc6c>
  432210:	stp	x24, x23, [sp, #32]
  432214:	stp	x20, x19, [sp, #64]
  432218:	mov	x19, x2
  43221c:	mov	x24, x0
  432220:	add	x1, x1, #0x32a
  432224:	mov	w2, #0x5                   	// #5
  432228:	mov	x0, xzr
  43222c:	stp	x26, x25, [sp, #16]
  432230:	mov	x29, sp
  432234:	bl	403700 <dcgettext@plt>
  432238:	ldr	x20, [x24]
  43223c:	mov	x23, x0
  432240:	mov	x0, x20
  432244:	bl	402fd0 <strlen@plt>
  432248:	mov	x22, x0
  43224c:	mov	x0, x19
  432250:	bl	402fd0 <strlen@plt>
  432254:	ldr	w26, [x24, #80]
  432258:	add	x8, x22, x0
  43225c:	add	x25, x8, #0x3
  432260:	cbz	w26, 432284 <warn@@Base+0xef0>
  432264:	ldr	x8, [x24, #64]
  432268:	cbz	x8, 432284 <warn@@Base+0xef0>
  43226c:	ldr	x0, [x21]
  432270:	cbnz	x0, 432278 <warn@@Base+0xee4>
  432274:	mov	x0, x23
  432278:	bl	402fd0 <strlen@plt>
  43227c:	add	x8, x25, x0
  432280:	add	x25, x8, #0x2
  432284:	mov	x0, x25
  432288:	bl	4031c0 <malloc@plt>
  43228c:	mov	x22, x0
  432290:	cbz	x0, 4322c0 <warn@@Base+0xf2c>
  432294:	cbz	w26, 4322d8 <warn@@Base+0xf44>
  432298:	ldr	x8, [x24, #64]
  43229c:	cbz	x8, 4322e4 <warn@@Base+0xf50>
  4322a0:	ldr	x4, [x21]
  4322a4:	cbz	x4, 432304 <warn@@Base+0xf70>
  4322a8:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  4322ac:	add	x2, x2, #0xb1b
  4322b0:	mov	x0, x22
  4322b4:	mov	x1, x25
  4322b8:	mov	x3, x20
  4322bc:	b	43231c <warn@@Base+0xf88>
  4322c0:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  4322c4:	add	x1, x1, #0x88d
  4322c8:	mov	w2, #0x5                   	// #5
  4322cc:	bl	403700 <dcgettext@plt>
  4322d0:	bl	4312d0 <error@@Base>
  4322d4:	b	432324 <warn@@Base+0xf90>
  4322d8:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  4322dc:	add	x2, x2, #0x6b6
  4322e0:	b	4322ec <warn@@Base+0xf58>
  4322e4:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  4322e8:	add	x2, x2, #0x461
  4322ec:	mov	x0, x22
  4322f0:	mov	x1, x25
  4322f4:	mov	x3, x20
  4322f8:	mov	x4, x19
  4322fc:	bl	403150 <snprintf@plt>
  432300:	b	432324 <warn@@Base+0xf90>
  432304:	adrp	x2, 441000 <warn@@Base+0xfc6c>
  432308:	add	x2, x2, #0xb1b
  43230c:	mov	x0, x22
  432310:	mov	x1, x25
  432314:	mov	x3, x20
  432318:	mov	x4, x23
  43231c:	mov	x5, x19
  432320:	bl	403150 <snprintf@plt>
  432324:	mov	x0, x22
  432328:	ldp	x20, x19, [sp, #64]
  43232c:	ldp	x22, x21, [sp, #48]
  432330:	ldp	x24, x23, [sp, #32]
  432334:	ldp	x26, x25, [sp, #16]
  432338:	ldp	x29, x30, [sp], #80
  43233c:	ret
  432340:	stp	x29, x30, [sp, #-48]!
  432344:	str	x21, [sp, #16]
  432348:	stp	x20, x19, [sp, #32]
  43234c:	mov	x29, sp
  432350:	cbz	x0, 4323ac <warn@@Base+0x1018>
  432354:	mov	x20, x0
  432358:	mov	x8, xzr
  43235c:	ldr	x9, [x20, x8]
  432360:	add	x8, x8, #0x8
  432364:	cbnz	x9, 43235c <warn@@Base+0xfc8>
  432368:	and	x0, x8, #0x7fffffff8
  43236c:	bl	403290 <xmalloc@plt>
  432370:	ldr	x8, [x20]
  432374:	mov	x19, x0
  432378:	cbz	x8, 4323a4 <warn@@Base+0x1010>
  43237c:	mov	x21, xzr
  432380:	add	x20, x20, #0x8
  432384:	mov	x0, x8
  432388:	bl	4032c0 <xstrdup@plt>
  43238c:	str	x0, [x19, x21, lsl #3]
  432390:	ldr	x8, [x20, x21, lsl #3]
  432394:	add	x9, x21, #0x1
  432398:	mov	x21, x9
  43239c:	cbnz	x8, 432384 <warn@@Base+0xff0>
  4323a0:	and	x8, x9, #0xffffffff
  4323a4:	str	xzr, [x19, x8, lsl #3]
  4323a8:	b	4323b0 <warn@@Base+0x101c>
  4323ac:	mov	x19, xzr
  4323b0:	mov	x0, x19
  4323b4:	ldp	x20, x19, [sp, #32]
  4323b8:	ldr	x21, [sp, #16]
  4323bc:	ldp	x29, x30, [sp], #48
  4323c0:	ret
  4323c4:	cbz	x0, 432400 <warn@@Base+0x106c>
  4323c8:	stp	x29, x30, [sp, #-32]!
  4323cc:	stp	x20, x19, [sp, #16]
  4323d0:	mov	x19, x0
  4323d4:	ldr	x0, [x0]
  4323d8:	mov	x29, sp
  4323dc:	cbz	x0, 4323f0 <warn@@Base+0x105c>
  4323e0:	add	x20, x19, #0x8
  4323e4:	bl	403510 <free@plt>
  4323e8:	ldr	x0, [x20], #8
  4323ec:	cbnz	x0, 4323e4 <warn@@Base+0x1050>
  4323f0:	mov	x0, x19
  4323f4:	ldp	x20, x19, [sp, #16]
  4323f8:	ldp	x29, x30, [sp], #32
  4323fc:	b	403510 <free@plt>
  432400:	ret
  432404:	stp	x29, x30, [sp, #-96]!
  432408:	str	x27, [sp, #16]
  43240c:	stp	x26, x25, [sp, #32]
  432410:	stp	x24, x23, [sp, #48]
  432414:	stp	x22, x21, [sp, #64]
  432418:	stp	x20, x19, [sp, #80]
  43241c:	mov	x29, sp
  432420:	cbz	x0, 4325b8 <warn@@Base+0x1224>
  432424:	mov	x19, x0
  432428:	bl	402fd0 <strlen@plt>
  43242c:	add	x0, x0, #0x1
  432430:	bl	403290 <xmalloc@plt>
  432434:	adrp	x23, 455000 <warn@@Base+0x23c6c>
  432438:	ldrb	w8, [x19]
  43243c:	ldr	x23, [x23, #4040]
  432440:	mov	x20, x0
  432444:	mov	x22, xzr
  432448:	mov	w26, wzr
  43244c:	mov	w25, wzr
  432450:	mov	w27, wzr
  432454:	mov	w24, wzr
  432458:	mov	x21, xzr
  43245c:	and	x9, x8, #0xff
  432460:	ldrh	w9, [x23, x9, lsl #1]
  432464:	tbz	w9, #6, 432474 <warn@@Base+0x10e0>
  432468:	ldrb	w8, [x19, #1]!
  43246c:	ldrh	w9, [x23, x8, lsl #1]
  432470:	tbnz	w9, #6, 432468 <warn@@Base+0x10d4>
  432474:	subs	w9, w24, #0x1
  432478:	b.cc	432488 <warn@@Base+0x10f4>  // b.lo, b.ul, b.last
  43247c:	sxtw	x9, w9
  432480:	cmp	x22, x9
  432484:	b.lt	4324bc <warn@@Base+0x1128>  // b.tstop
  432488:	cbz	x21, 4324a4 <warn@@Base+0x1110>
  43248c:	lsl	w24, w24, #1
  432490:	sbfiz	x1, x24, #3, #32
  432494:	mov	x0, x21
  432498:	bl	4031e0 <xrealloc@plt>
  43249c:	mov	x21, x0
  4324a0:	b	4324b4 <warn@@Base+0x1120>
  4324a4:	mov	w0, #0x40                  	// #64
  4324a8:	bl	403290 <xmalloc@plt>
  4324ac:	mov	x21, x0
  4324b0:	mov	w24, #0x8                   	// #8
  4324b4:	str	xzr, [x21, x22, lsl #3]
  4324b8:	ldrb	w8, [x19]
  4324bc:	mov	x9, x20
  4324c0:	tst	w8, #0xff
  4324c4:	b.eq	43257c <warn@@Base+0x11e8>  // b.none
  4324c8:	orr	w10, w25, w26
  4324cc:	orr	w10, w10, w27
  4324d0:	cbnz	w10, 4324e0 <warn@@Base+0x114c>
  4324d4:	and	x10, x8, #0xff
  4324d8:	ldrh	w10, [x23, x10, lsl #1]
  4324dc:	tbnz	w10, #6, 43257c <warn@@Base+0x11e8>
  4324e0:	cbnz	w27, 43256c <warn@@Base+0x11d8>
  4324e4:	and	w10, w8, #0xff
  4324e8:	cmp	w10, #0x5c
  4324ec:	b.ne	4324f8 <warn@@Base+0x1164>  // b.any
  4324f0:	mov	w27, #0x1                   	// #1
  4324f4:	b	432574 <warn@@Base+0x11e0>
  4324f8:	and	w10, w8, #0xff
  4324fc:	cbnz	w26, 432524 <warn@@Base+0x1190>
  432500:	cbnz	w25, 432534 <warn@@Base+0x11a0>
  432504:	cmp	w10, #0x27
  432508:	b.eq	43254c <warn@@Base+0x11b8>  // b.none
  43250c:	cmp	w10, #0x22
  432510:	b.ne	43255c <warn@@Base+0x11c8>  // b.any
  432514:	mov	w26, wzr
  432518:	mov	w27, wzr
  43251c:	mov	w25, #0x1                   	// #1
  432520:	b	432574 <warn@@Base+0x11e0>
  432524:	cmp	w10, #0x27
  432528:	b.ne	43256c <warn@@Base+0x11d8>  // b.any
  43252c:	mov	w26, wzr
  432530:	b	432544 <warn@@Base+0x11b0>
  432534:	cmp	w10, #0x22
  432538:	b.ne	432568 <warn@@Base+0x11d4>  // b.any
  43253c:	mov	w26, wzr
  432540:	mov	w25, wzr
  432544:	mov	w27, wzr
  432548:	b	432574 <warn@@Base+0x11e0>
  43254c:	mov	w25, wzr
  432550:	mov	w27, wzr
  432554:	mov	w26, #0x1                   	// #1
  432558:	b	432574 <warn@@Base+0x11e0>
  43255c:	mov	w26, wzr
  432560:	mov	w25, wzr
  432564:	b	43256c <warn@@Base+0x11d8>
  432568:	mov	w26, wzr
  43256c:	mov	w27, wzr
  432570:	strb	w8, [x9], #1
  432574:	ldrb	w8, [x19, #1]!
  432578:	cbnz	w8, 4324c8 <warn@@Base+0x1134>
  43257c:	mov	x0, x20
  432580:	strb	wzr, [x9]
  432584:	bl	4032c0 <xstrdup@plt>
  432588:	str	x0, [x21, x22, lsl #3]
  43258c:	add	x22, x22, #0x1
  432590:	str	xzr, [x21, x22, lsl #3]
  432594:	ldrb	w8, [x19]
  432598:	ldrh	w9, [x23, x8, lsl #1]
  43259c:	tbz	w9, #6, 4325a8 <warn@@Base+0x1214>
  4325a0:	ldrb	w8, [x19, #1]!
  4325a4:	b	432598 <warn@@Base+0x1204>
  4325a8:	cbnz	w8, 43245c <warn@@Base+0x10c8>
  4325ac:	mov	x0, x20
  4325b0:	bl	403510 <free@plt>
  4325b4:	b	4325bc <warn@@Base+0x1228>
  4325b8:	mov	x21, xzr
  4325bc:	mov	x0, x21
  4325c0:	ldp	x20, x19, [sp, #80]
  4325c4:	ldp	x22, x21, [sp, #64]
  4325c8:	ldp	x24, x23, [sp, #48]
  4325cc:	ldp	x26, x25, [sp, #32]
  4325d0:	ldr	x27, [sp, #16]
  4325d4:	ldp	x29, x30, [sp], #96
  4325d8:	ret
  4325dc:	stp	x29, x30, [sp, #-80]!
  4325e0:	str	x25, [sp, #16]
  4325e4:	stp	x24, x23, [sp, #32]
  4325e8:	stp	x22, x21, [sp, #48]
  4325ec:	stp	x20, x19, [sp, #64]
  4325f0:	mov	x29, sp
  4325f4:	cbz	x1, 432694 <warn@@Base+0x1300>
  4325f8:	adrp	x22, 455000 <warn@@Base+0x23c6c>
  4325fc:	ldr	x22, [x22, #4040]
  432600:	mov	x24, #0x21                  	// #33
  432604:	mov	x19, x1
  432608:	mov	x20, x0
  43260c:	mov	w23, #0x1                   	// #1
  432610:	movk	x24, #0x400, lsl #48
  432614:	ldr	x25, [x20]
  432618:	cbz	x25, 4326b0 <warn@@Base+0x131c>
  43261c:	ldrb	w21, [x25]
  432620:	cbz	w21, 432674 <warn@@Base+0x12e0>
  432624:	ldrh	w8, [x22, x21, lsl #1]
  432628:	tbnz	w8, #6, 432644 <warn@@Base+0x12b0>
  43262c:	sub	w8, w21, #0x22
  432630:	cmp	w8, #0x3a
  432634:	b.hi	432658 <warn@@Base+0x12c4>  // b.pmore
  432638:	lsl	x8, x23, x8
  43263c:	tst	x8, x24
  432640:	b.eq	432658 <warn@@Base+0x12c4>  // b.none
  432644:	mov	w0, #0x5c                  	// #92
  432648:	mov	x1, x19
  43264c:	bl	4030b0 <fputc@plt>
  432650:	cmn	w0, #0x1
  432654:	b.eq	432694 <warn@@Base+0x1300>  // b.none
  432658:	mov	w0, w21
  43265c:	mov	x1, x19
  432660:	bl	4030b0 <fputc@plt>
  432664:	cmn	w0, #0x1
  432668:	add	x25, x25, #0x1
  43266c:	b.ne	43261c <warn@@Base+0x1288>  // b.any
  432670:	b	432694 <warn@@Base+0x1300>
  432674:	mov	w0, #0xa                   	// #10
  432678:	mov	x1, x19
  43267c:	bl	4030b0 <fputc@plt>
  432680:	add	x20, x20, #0x8
  432684:	cmn	w0, #0x1
  432688:	mov	w0, #0x1                   	// #1
  43268c:	b.ne	432614 <warn@@Base+0x1280>  // b.any
  432690:	b	432698 <warn@@Base+0x1304>
  432694:	mov	w0, #0x1                   	// #1
  432698:	ldp	x20, x19, [sp, #64]
  43269c:	ldp	x22, x21, [sp, #48]
  4326a0:	ldp	x24, x23, [sp, #32]
  4326a4:	ldr	x25, [sp, #16]
  4326a8:	ldp	x29, x30, [sp], #80
  4326ac:	ret
  4326b0:	mov	w0, wzr
  4326b4:	b	432698 <warn@@Base+0x1304>
  4326b8:	sub	sp, sp, #0xf0
  4326bc:	stp	x29, x30, [sp, #144]
  4326c0:	stp	x28, x27, [sp, #160]
  4326c4:	stp	x26, x25, [sp, #176]
  4326c8:	stp	x24, x23, [sp, #192]
  4326cc:	stp	x22, x21, [sp, #208]
  4326d0:	stp	x20, x19, [sp, #224]
  4326d4:	ldr	w8, [x0]
  4326d8:	add	x29, sp, #0x90
  4326dc:	cmp	w8, #0x2
  4326e0:	b.lt	432910 <warn@@Base+0x157c>  // b.tstop
  4326e4:	ldr	x21, [x1]
  4326e8:	adrp	x24, 440000 <warn@@Base+0xec6c>
  4326ec:	mov	x20, x0
  4326f0:	mov	x19, x1
  4326f4:	mov	w28, wzr
  4326f8:	mov	w27, #0x7d0                 	// #2000
  4326fc:	mov	w22, #0x1                   	// #1
  432700:	add	x24, x24, #0xed7
  432704:	mov	x8, x21
  432708:	str	x21, [sp]
  43270c:	ldr	x9, [x8, w22, sxtw #3]
  432710:	ldrb	w10, [x9]
  432714:	cmp	w10, #0x40
  432718:	b.ne	4327d8 <warn@@Base+0x1444>  // b.any
  43271c:	subs	w27, w27, #0x1
  432720:	b.eq	432930 <warn@@Base+0x159c>  // b.none
  432724:	add	x23, x9, #0x1
  432728:	add	x1, sp, #0x10
  43272c:	mov	x0, x23
  432730:	bl	4346a8 <warn@@Base+0x3314>
  432734:	tbnz	w0, #31, 4327d8 <warn@@Base+0x1444>
  432738:	ldr	w8, [sp, #32]
  43273c:	and	w8, w8, #0xf000
  432740:	cmp	w8, #0x4, lsl #12
  432744:	b.eq	432948 <warn@@Base+0x15b4>  // b.none
  432748:	mov	x0, x23
  43274c:	mov	x1, x24
  432750:	bl	4031b0 <fopen@plt>
  432754:	cbz	x0, 4327d8 <warn@@Base+0x1444>
  432758:	mov	w2, #0x2                   	// #2
  43275c:	mov	x1, xzr
  432760:	mov	x23, x0
  432764:	bl	4033f0 <fseek@plt>
  432768:	cmn	w0, #0x1
  43276c:	b.eq	4327f4 <warn@@Base+0x1460>  // b.none
  432770:	mov	x0, x23
  432774:	bl	403080 <ftell@plt>
  432778:	cmn	x0, #0x1
  43277c:	b.eq	4327f4 <warn@@Base+0x1460>  // b.none
  432780:	mov	x25, x0
  432784:	mov	x0, x23
  432788:	mov	x1, xzr
  43278c:	mov	w2, wzr
  432790:	bl	4033f0 <fseek@plt>
  432794:	cmn	w0, #0x1
  432798:	b.eq	4327f4 <warn@@Base+0x1460>  // b.none
  43279c:	add	x0, x25, #0x1
  4327a0:	bl	403290 <xmalloc@plt>
  4327a4:	mov	w1, #0x1                   	// #1
  4327a8:	mov	x2, x25
  4327ac:	mov	x3, x23
  4327b0:	mov	x24, x0
  4327b4:	bl	403470 <fread_unlocked@plt>
  4327b8:	mov	x26, x0
  4327bc:	cmp	x0, x25
  4327c0:	b.eq	4327fc <warn@@Base+0x1468>  // b.none
  4327c4:	mov	x0, x23
  4327c8:	bl	4038a0 <ferror@plt>
  4327cc:	cbz	w0, 4327fc <warn@@Base+0x1468>
  4327d0:	mov	w28, w22
  4327d4:	b	4328fc <warn@@Base+0x1568>
  4327d8:	mov	w28, w22
  4327dc:	ldr	w8, [x20]
  4327e0:	add	w22, w28, #0x1
  4327e4:	cmp	w22, w8
  4327e8:	b.ge	432910 <warn@@Base+0x157c>  // b.tcont
  4327ec:	ldr	x8, [x19]
  4327f0:	b	43270c <warn@@Base+0x1378>
  4327f4:	mov	w28, w22
  4327f8:	b	432904 <warn@@Base+0x1570>
  4327fc:	strb	wzr, [x24, x26]
  432800:	adrp	x10, 455000 <warn@@Base+0x23c6c>
  432804:	ldrb	w8, [x24]
  432808:	ldr	x10, [x10, #4040]
  43280c:	cbz	w8, 43282c <warn@@Base+0x1498>
  432810:	mov	w9, #0x1                   	// #1
  432814:	and	x8, x8, #0xff
  432818:	ldrh	w8, [x10, x8, lsl #1]
  43281c:	tbz	w8, #6, 432840 <warn@@Base+0x14ac>
  432820:	ldrb	w8, [x24, x9]
  432824:	add	x9, x9, #0x1
  432828:	cbnz	w8, 432814 <warn@@Base+0x1480>
  43282c:	mov	w0, #0x8                   	// #8
  432830:	bl	403290 <xmalloc@plt>
  432834:	mov	x25, x0
  432838:	str	xzr, [x0]
  43283c:	b	43284c <warn@@Base+0x14b8>
  432840:	mov	x0, x24
  432844:	bl	432404 <warn@@Base+0x1070>
  432848:	mov	x25, x0
  43284c:	ldr	x0, [x19]
  432850:	sxtw	x26, w22
  432854:	cmp	x0, x21
  432858:	b.ne	432868 <warn@@Base+0x14d4>  // b.any
  43285c:	mov	x0, x21
  432860:	bl	432340 <warn@@Base+0xfac>
  432864:	str	x0, [x19]
  432868:	mov	x8, xzr
  43286c:	ldr	x9, [x25, x8, lsl #3]
  432870:	mov	x21, x8
  432874:	add	x8, x8, #0x1
  432878:	cbnz	x9, 43286c <warn@@Base+0x14d8>
  43287c:	ldr	x0, [x0, x26, lsl #3]
  432880:	bl	403510 <free@plt>
  432884:	ldrsw	x8, [x20]
  432888:	ldr	x0, [x19]
  43288c:	add	x8, x21, x8
  432890:	lsl	x8, x8, #3
  432894:	add	x1, x8, #0x8
  432898:	bl	4031e0 <xrealloc@plt>
  43289c:	str	x0, [x19]
  4328a0:	ldr	w9, [x20]
  4328a4:	add	x8, x0, x26, lsl #3
  4328a8:	add	x0, x8, x21, lsl #3
  4328ac:	add	x1, x8, #0x8
  4328b0:	sub	w8, w9, w22
  4328b4:	lsl	x10, x21, #3
  4328b8:	sbfiz	x2, x8, #3, #32
  4328bc:	str	x10, [sp, #8]
  4328c0:	bl	402f80 <memmove@plt>
  4328c4:	ldr	x8, [x19]
  4328c8:	ldr	x2, [sp, #8]
  4328cc:	mov	x1, x25
  4328d0:	add	x0, x8, x26, lsl #3
  4328d4:	bl	402f70 <memcpy@plt>
  4328d8:	ldr	w8, [x20]
  4328dc:	mov	x0, x25
  4328e0:	add	w8, w21, w8
  4328e4:	sub	w8, w8, #0x1
  4328e8:	str	w8, [x20]
  4328ec:	bl	403510 <free@plt>
  4328f0:	mov	x0, x24
  4328f4:	bl	403510 <free@plt>
  4328f8:	ldr	x21, [sp]
  4328fc:	adrp	x24, 440000 <warn@@Base+0xec6c>
  432900:	add	x24, x24, #0xed7
  432904:	mov	x0, x23
  432908:	bl	403190 <fclose@plt>
  43290c:	b	4327dc <warn@@Base+0x1448>
  432910:	ldp	x20, x19, [sp, #224]
  432914:	ldp	x22, x21, [sp, #208]
  432918:	ldp	x24, x23, [sp, #192]
  43291c:	ldp	x26, x25, [sp, #176]
  432920:	ldp	x28, x27, [sp, #160]
  432924:	ldp	x29, x30, [sp, #144]
  432928:	add	sp, sp, #0xf0
  43292c:	ret
  432930:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  432934:	ldr	x9, [x9, #4032]
  432938:	ldr	x2, [x8]
  43293c:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  432940:	add	x1, x1, #0xe0c
  432944:	b	432960 <warn@@Base+0x15cc>
  432948:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  43294c:	ldr	x8, [x19]
  432950:	ldr	x9, [x9, #4032]
  432954:	adrp	x1, 441000 <warn@@Base+0xfc6c>
  432958:	add	x1, x1, #0xe35
  43295c:	ldr	x2, [x8]
  432960:	ldr	x0, [x9]
  432964:	bl	403880 <fprintf@plt>
  432968:	mov	w0, #0x1                   	// #1
  43296c:	bl	403670 <xexit@plt>
  432970:	cbz	x0, 432988 <warn@@Base+0x15f4>
  432974:	mov	x8, x0
  432978:	mov	w0, #0xffffffff            	// #-1
  43297c:	ldr	x9, [x8], #8
  432980:	add	w0, w0, #0x1
  432984:	cbnz	x9, 43297c <warn@@Base+0x15e8>
  432988:	ret
  43298c:	cbz	x0, 4329c4 <warn@@Base+0x1630>
  432990:	cmp	w1, #0x3e
  432994:	mov	w8, wzr
  432998:	b.hi	4329f8 <warn@@Base+0x1664>  // b.pmore
  43299c:	mov	x11, #0xf600                	// #62976
  4329a0:	movk	x11, #0x7e4f, lsl #16
  4329a4:	mov	w9, w1
  4329a8:	mov	w10, #0x1                   	// #1
  4329ac:	movk	x11, #0x17c, lsl #32
  4329b0:	lsl	x10, x10, x9
  4329b4:	movk	x11, #0x30, lsl #48
  4329b8:	tst	x10, x11
  4329bc:	b.eq	4329cc <warn@@Base+0x1638>  // b.none
  4329c0:	cbz	x3, 4329e8 <warn@@Base+0x1654>
  4329c4:	mov	w8, wzr
  4329c8:	b	4329f8 <warn@@Base+0x1664>
  4329cc:	mov	w10, #0x1                   	// #1
  4329d0:	lsl	x9, x10, x9
  4329d4:	mov	x10, #0x81e                 	// #2078
  4329d8:	movk	x10, #0xce02, lsl #32
  4329dc:	movk	x10, #0x7f80, lsl #48
  4329e0:	tst	x9, x10
  4329e4:	b.eq	4329f8 <warn@@Base+0x1664>  // b.none
  4329e8:	mov	w8, #0x1                   	// #1
  4329ec:	stp	x2, x3, [x0, #16]
  4329f0:	stp	wzr, wzr, [x0, #4]
  4329f4:	str	w1, [x0]
  4329f8:	mov	w0, w8
  4329fc:	ret
  432a00:	stp	x29, x30, [sp, #-64]!
  432a04:	stp	x20, x19, [sp, #48]
  432a08:	mov	x19, x0
  432a0c:	mov	w0, wzr
  432a10:	str	x23, [sp, #16]
  432a14:	stp	x22, x21, [sp, #32]
  432a18:	mov	x29, sp
  432a1c:	cbz	x19, 432a90 <warn@@Base+0x16fc>
  432a20:	mov	x20, x1
  432a24:	cbz	x1, 432a90 <warn@@Base+0x16fc>
  432a28:	mov	x0, x20
  432a2c:	bl	402fd0 <strlen@plt>
  432a30:	adrp	x23, 455000 <warn@@Base+0x23c6c>
  432a34:	ldr	x23, [x23, #4064]
  432a38:	mov	x21, x0
  432a3c:	mov	x22, xzr
  432a40:	add	x8, x23, x22
  432a44:	ldr	w8, [x8, #8]
  432a48:	cmp	w8, w21
  432a4c:	b.ne	432a60 <warn@@Base+0x16cc>  // b.any
  432a50:	ldr	x1, [x23, x22]
  432a54:	mov	x0, x20
  432a58:	bl	4034b0 <strcmp@plt>
  432a5c:	cbz	w0, 432a74 <warn@@Base+0x16e0>
  432a60:	add	x22, x22, #0x20
  432a64:	cmp	x22, #0x440
  432a68:	b.ne	432a40 <warn@@Base+0x16ac>  // b.any
  432a6c:	mov	w0, wzr
  432a70:	b	432a90 <warn@@Base+0x16fc>
  432a74:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  432a78:	ldr	d0, [x8, #3680]
  432a7c:	add	x8, x23, x22
  432a80:	str	wzr, [x19, #8]
  432a84:	str	x8, [x19, #16]
  432a88:	str	d0, [x19]
  432a8c:	mov	w0, #0x1                   	// #1
  432a90:	ldp	x20, x19, [sp, #48]
  432a94:	ldp	x22, x21, [sp, #32]
  432a98:	ldr	x23, [sp, #16]
  432a9c:	ldp	x29, x30, [sp], #64
  432aa0:	ret
  432aa4:	stp	x29, x30, [sp, #-80]!
  432aa8:	stp	x20, x19, [sp, #64]
  432aac:	mov	x19, x0
  432ab0:	mov	w0, wzr
  432ab4:	stp	x26, x25, [sp, #16]
  432ab8:	stp	x24, x23, [sp, #32]
  432abc:	stp	x22, x21, [sp, #48]
  432ac0:	mov	x29, sp
  432ac4:	cbz	x19, 432b44 <warn@@Base+0x17b0>
  432ac8:	mov	x21, x1
  432acc:	cbz	x1, 432b44 <warn@@Base+0x17b0>
  432ad0:	mov	x0, x21
  432ad4:	mov	w20, w2
  432ad8:	bl	402fd0 <strlen@plt>
  432adc:	adrp	x23, 455000 <warn@@Base+0x23c6c>
  432ae0:	ldr	x23, [x23, #4056]
  432ae4:	ldr	x1, [x23, #8]
  432ae8:	cbz	x1, 432b40 <warn@@Base+0x17ac>
  432aec:	mov	x22, x0
  432af0:	mov	x8, xzr
  432af4:	mov	w24, #0x1                   	// #1
  432af8:	mov	w25, #0x18                  	// #24
  432afc:	mov	x26, x23
  432b00:	madd	x9, x8, x25, x23
  432b04:	ldr	w9, [x9, #16]
  432b08:	cmp	w9, w22
  432b0c:	b.ne	432b2c <warn@@Base+0x1798>  // b.any
  432b10:	madd	x8, x8, x25, x23
  432b14:	ldr	w8, [x8, #20]
  432b18:	cmp	w8, w20
  432b1c:	b.ne	432b2c <warn@@Base+0x1798>  // b.any
  432b20:	mov	x0, x21
  432b24:	bl	4034b0 <strcmp@plt>
  432b28:	cbz	w0, 432b5c <warn@@Base+0x17c8>
  432b2c:	umaddl	x26, w24, w25, x23
  432b30:	ldr	x1, [x26, #8]
  432b34:	mov	w8, w24
  432b38:	add	w24, w24, #0x1
  432b3c:	cbnz	x1, 432b00 <warn@@Base+0x176c>
  432b40:	mov	w0, wzr
  432b44:	ldp	x20, x19, [sp, #64]
  432b48:	ldp	x22, x21, [sp, #48]
  432b4c:	ldp	x24, x23, [sp, #32]
  432b50:	ldp	x26, x25, [sp, #16]
  432b54:	ldp	x29, x30, [sp], #80
  432b58:	ret
  432b5c:	adrp	x8, 441000 <warn@@Base+0xfc6c>
  432b60:	ldr	d0, [x8, #3688]
  432b64:	str	x26, [x19, #16]
  432b68:	str	wzr, [x19, #8]
  432b6c:	mov	w0, #0x1                   	// #1
  432b70:	str	d0, [x19]
  432b74:	b	432b44 <warn@@Base+0x17b0>
  432b78:	sub	sp, sp, #0x90
  432b7c:	stp	x29, x30, [sp, #96]
  432b80:	stp	x22, x21, [sp, #112]
  432b84:	stp	x20, x19, [sp, #128]
  432b88:	add	x29, sp, #0x60
  432b8c:	mov	x19, x2
  432b90:	mov	w20, w1
  432b94:	mov	x21, x0
  432b98:	bl	402fd0 <strlen@plt>
  432b9c:	ldrb	w8, [x21]
  432ba0:	mov	x2, x0
  432ba4:	cmp	w8, #0x5f
  432ba8:	b.ne	432bc0 <warn@@Base+0x182c>  // b.any
  432bac:	ldrb	w8, [x21, #1]
  432bb0:	cmp	w8, #0x5a
  432bb4:	b.ne	432bc0 <warn@@Base+0x182c>  // b.any
  432bb8:	mov	w22, wzr
  432bbc:	b	432bc8 <warn@@Base+0x1834>
  432bc0:	tbz	w20, #4, 432c24 <warn@@Base+0x1890>
  432bc4:	mov	w22, #0x1                   	// #1
  432bc8:	add	x3, sp, #0x8
  432bcc:	mov	x0, x21
  432bd0:	mov	w1, w20
  432bd4:	bl	403410 <cplus_demangle_init_info@plt>
  432bd8:	ldrsw	x8, [sp, #52]
  432bdc:	lsl	x0, x8, #5
  432be0:	bl	4031c0 <malloc@plt>
  432be4:	ldrsw	x8, [sp, #68]
  432be8:	mov	x21, x0
  432bec:	str	x0, [sp, #40]
  432bf0:	lsl	x0, x8, #3
  432bf4:	bl	4031c0 <malloc@plt>
  432bf8:	str	x0, [sp, #56]
  432bfc:	cbz	x0, 432c14 <warn@@Base+0x1880>
  432c00:	cbz	x21, 432c14 <warn@@Base+0x1880>
  432c04:	add	x0, sp, #0x8
  432c08:	cbz	w22, 432c2c <warn@@Base+0x1898>
  432c0c:	bl	4035a0 <cplus_demangle_type@plt>
  432c10:	b	432c34 <warn@@Base+0x18a0>
  432c14:	mov	x0, x21
  432c18:	bl	403510 <free@plt>
  432c1c:	ldr	x0, [sp, #56]
  432c20:	bl	403510 <free@plt>
  432c24:	mov	x21, xzr
  432c28:	b	432c68 <warn@@Base+0x18d4>
  432c2c:	mov	w1, #0x1                   	// #1
  432c30:	bl	403600 <cplus_demangle_mangled_name@plt>
  432c34:	mov	x21, x0
  432c38:	tbz	w20, #0, 432c4c <warn@@Base+0x18b8>
  432c3c:	ldr	x8, [sp, #32]
  432c40:	ldrb	w8, [x8]
  432c44:	cmp	w8, #0x0
  432c48:	csel	x21, x21, xzr, eq  // eq = none
  432c4c:	ldr	x0, [sp, #56]
  432c50:	bl	403510 <free@plt>
  432c54:	ldr	x0, [sp, #40]
  432c58:	cbz	x21, 432c64 <warn@@Base+0x18d0>
  432c5c:	str	x0, [x19]
  432c60:	b	432c68 <warn@@Base+0x18d4>
  432c64:	bl	403510 <free@plt>
  432c68:	mov	x0, x21
  432c6c:	ldp	x20, x19, [sp, #128]
  432c70:	ldp	x22, x21, [sp, #112]
  432c74:	ldp	x29, x30, [sp, #96]
  432c78:	add	sp, sp, #0x90
  432c7c:	ret
  432c80:	mov	w8, #0x408f                	// #16527
  432c84:	cmp	w0, w8
  432c88:	b.gt	432cc4 <warn@@Base+0x1930>
  432c8c:	cmp	w0, #0x4b
  432c90:	b.hi	432d9c <warn@@Base+0x1a08>  // b.pmore
  432c94:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  432c98:	mov	w8, w0
  432c9c:	add	x9, x9, #0xe70
  432ca0:	adr	x10, 432cb8 <warn@@Base+0x1924>
  432ca4:	ldrh	w11, [x9, x8, lsl #1]
  432ca8:	add	x10, x10, x11, lsl #2
  432cac:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432cb0:	add	x0, x0, #0x15e
  432cb4:	br	x10
  432cb8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432cbc:	add	x0, x0, #0x16d
  432cc0:	ret
  432cc4:	mov	w8, #0x8764                	// #34660
  432cc8:	cmp	w0, w8
  432ccc:	b.gt	432d10 <warn@@Base+0x197c>
  432cd0:	mov	w8, #0x4100                	// #16640
  432cd4:	cmp	w0, w8
  432cd8:	b.le	432d48 <warn@@Base+0x19b4>
  432cdc:	mov	w8, #0xffffbeff            	// #-16641
  432ce0:	add	w8, w0, w8
  432ce4:	cmp	w8, #0x9
  432ce8:	b.hi	432db4 <warn@@Base+0x1a20>  // b.pmore
  432cec:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  432cf0:	add	x9, x9, #0xf08
  432cf4:	adr	x10, 432d04 <warn@@Base+0x1970>
  432cf8:	ldrb	w11, [x9, x8]
  432cfc:	add	x10, x10, x11, lsl #2
  432d00:	br	x10
  432d04:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432d08:	add	x0, x0, #0x72b
  432d0c:	ret
  432d10:	mov	w8, #0x8766                	// #34662
  432d14:	cmp	w0, w8
  432d18:	b.le	432d78 <warn@@Base+0x19e4>
  432d1c:	mov	w8, #0x8767                	// #34663
  432d20:	cmp	w0, w8
  432d24:	b.eq	432e28 <warn@@Base+0x1a94>  // b.none
  432d28:	cmp	w0, #0xa, lsl #12
  432d2c:	b.eq	432e34 <warn@@Base+0x1aa0>  // b.none
  432d30:	mov	w8, #0xa020                	// #40992
  432d34:	cmp	w0, w8
  432d38:	b.ne	432db4 <warn@@Base+0x1a20>  // b.any
  432d3c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432d40:	add	x0, x0, #0x887
  432d44:	ret
  432d48:	mov	w8, #0x4090                	// #16528
  432d4c:	cmp	w0, w8
  432d50:	b.eq	432e40 <warn@@Base+0x1aac>  // b.none
  432d54:	mov	w8, #0x4091                	// #16529
  432d58:	cmp	w0, w8
  432d5c:	b.eq	432e4c <warn@@Base+0x1ab8>  // b.none
  432d60:	mov	w8, #0x4092                	// #16530
  432d64:	cmp	w0, w8
  432d68:	b.ne	432db4 <warn@@Base+0x1a20>  // b.any
  432d6c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432d70:	add	x0, x0, #0x711
  432d74:	ret
  432d78:	mov	w8, #0x8765                	// #34661
  432d7c:	cmp	w0, w8
  432d80:	b.eq	432e58 <warn@@Base+0x1ac4>  // b.none
  432d84:	mov	w8, #0x8766                	// #34662
  432d88:	cmp	w0, w8
  432d8c:	b.ne	432db4 <warn@@Base+0x1a20>  // b.any
  432d90:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432d94:	add	x0, x0, #0x842
  432d98:	ret
  432d9c:	mov	w8, #0x4081                	// #16513
  432da0:	cmp	w0, w8
  432da4:	b.ne	432db4 <warn@@Base+0x1a20>  // b.any
  432da8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432dac:	add	x0, x0, #0x6cf
  432db0:	ret
  432db4:	mov	x0, xzr
  432db8:	ret
  432dbc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432dc0:	add	x0, x0, #0x73f
  432dc4:	ret
  432dc8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432dcc:	add	x0, x0, #0x758
  432dd0:	ret
  432dd4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432dd8:	add	x0, x0, #0x76e
  432ddc:	ret
  432de0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432de4:	add	x0, x0, #0x77f
  432de8:	ret
  432dec:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432df0:	add	x0, x0, #0x790
  432df4:	ret
  432df8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432dfc:	add	x0, x0, #0x7b3
  432e00:	ret
  432e04:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e08:	add	x0, x0, #0x7d6
  432e0c:	ret
  432e10:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e14:	add	x0, x0, #0x7f7
  432e18:	ret
  432e1c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e20:	add	x0, x0, #0x80c
  432e24:	ret
  432e28:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e2c:	add	x0, x0, #0x859
  432e30:	ret
  432e34:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e38:	add	x0, x0, #0x871
  432e3c:	ret
  432e40:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e44:	add	x0, x0, #0x6e0
  432e48:	ret
  432e4c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e50:	add	x0, x0, #0x6fb
  432e54:	ret
  432e58:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e5c:	add	x0, x0, #0x82b
  432e60:	ret
  432e64:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e68:	add	x0, x0, #0x17f
  432e6c:	ret
  432e70:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e74:	add	x0, x0, #0x191
  432e78:	ret
  432e7c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e80:	add	x0, x0, #0x1a4
  432e84:	ret
  432e88:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e8c:	add	x0, x0, #0x1bc
  432e90:	ret
  432e94:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432e98:	add	x0, x0, #0x1d4
  432e9c:	ret
  432ea0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ea4:	add	x0, x0, #0x1f0
  432ea8:	ret
  432eac:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432eb0:	add	x0, x0, #0x1fd
  432eb4:	ret
  432eb8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ebc:	add	x0, x0, #0x212
  432ec0:	ret
  432ec4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ec8:	add	x0, x0, #0x220
  432ecc:	ret
  432ed0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ed4:	add	x0, x0, #0x234
  432ed8:	ret
  432edc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ee0:	add	x0, x0, #0x24a
  432ee4:	ret
  432ee8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432eec:	add	x0, x0, #0x25e
  432ef0:	ret
  432ef4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ef8:	add	x0, x0, #0x271
  432efc:	ret
  432f00:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f04:	add	x0, x0, #0x287
  432f08:	ret
  432f0c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f10:	add	x0, x0, #0x29e
  432f14:	ret
  432f18:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f1c:	add	x0, x0, #0x2ad
  432f20:	ret
  432f24:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f28:	add	x0, x0, #0x2bf
  432f2c:	ret
  432f30:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f34:	add	x0, x0, #0x2dd
  432f38:	ret
  432f3c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f40:	add	x0, x0, #0x2ec
  432f44:	ret
  432f48:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f4c:	add	x0, x0, #0x300
  432f50:	ret
  432f54:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f58:	add	x0, x0, #0x318
  432f5c:	ret
  432f60:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f64:	add	x0, x0, #0x32b
  432f68:	ret
  432f6c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f70:	add	x0, x0, #0x345
  432f74:	ret
  432f78:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f7c:	add	x0, x0, #0x353
  432f80:	ret
  432f84:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f88:	add	x0, x0, #0x36d
  432f8c:	ret
  432f90:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432f94:	add	x0, x0, #0x37d
  432f98:	ret
  432f9c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fa0:	add	x0, x0, #0x392
  432fa4:	ret
  432fa8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fac:	add	x0, x0, #0x3a3
  432fb0:	ret
  432fb4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fb8:	add	x0, x0, #0x3bd
  432fbc:	ret
  432fc0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fc4:	add	x0, x0, #0x3ce
  432fc8:	ret
  432fcc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fd0:	add	x0, x0, #0x3e1
  432fd4:	ret
  432fd8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fdc:	add	x0, x0, #0x3f3
  432fe0:	ret
  432fe4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432fe8:	add	x0, x0, #0x403
  432fec:	ret
  432ff0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  432ff4:	add	x0, x0, #0x415
  432ff8:	ret
  432ffc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433000:	add	x0, x0, #0x426
  433004:	ret
  433008:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43300c:	add	x0, x0, #0x434
  433010:	ret
  433014:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433018:	add	x0, x0, #0x444
  43301c:	ret
  433020:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433024:	add	x0, x0, #0x459
  433028:	ret
  43302c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433030:	add	x0, x0, #0x46c
  433034:	ret
  433038:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43303c:	add	x0, x0, #0x47e
  433040:	ret
  433044:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433048:	add	x0, x0, #0x499
  43304c:	ret
  433050:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433054:	add	x0, x0, #0x4b5
  433058:	ret
  43305c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433060:	add	x0, x0, #0x4c8
  433064:	ret
  433068:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43306c:	add	x0, x0, #0x4d9
  433070:	ret
  433074:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433078:	add	x0, x0, #0x4ed
  43307c:	ret
  433080:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433084:	add	x0, x0, #0x4fd
  433088:	ret
  43308c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433090:	add	x0, x0, #0x512
  433094:	ret
  433098:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43309c:	add	x0, x0, #0x529
  4330a0:	ret
  4330a4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330a8:	add	x0, x0, #0x53e
  4330ac:	ret
  4330b0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330b4:	add	x0, x0, #0x554
  4330b8:	ret
  4330bc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330c0:	add	x0, x0, #0x565
  4330c4:	ret
  4330c8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330cc:	add	x0, x0, #0x57c
  4330d0:	ret
  4330d4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330d8:	add	x0, x0, #0x594
  4330dc:	ret
  4330e0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330e4:	add	x0, x0, #0x5a8
  4330e8:	ret
  4330ec:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330f0:	add	x0, x0, #0x5bd
  4330f4:	ret
  4330f8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4330fc:	add	x0, x0, #0x5ce
  433100:	ret
  433104:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433108:	add	x0, x0, #0x5e1
  43310c:	ret
  433110:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433114:	add	x0, x0, #0x5f2
  433118:	ret
  43311c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433120:	add	x0, x0, #0x60f
  433124:	ret
  433128:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43312c:	add	x0, x0, #0x625
  433130:	ret
  433134:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433138:	add	x0, x0, #0x639
  43313c:	ret
  433140:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433144:	add	x0, x0, #0x651
  433148:	ret
  43314c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433150:	add	x0, x0, #0x665
  433154:	ret
  433158:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43315c:	add	x0, x0, #0x678
  433160:	ret
  433164:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433168:	add	x0, x0, #0x689
  43316c:	ret
  433170:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433174:	add	x0, x0, #0x6a4
  433178:	ret
  43317c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433180:	add	x0, x0, #0x6b9
  433184:	ret
  433188:	mov	w8, #0x1f00                	// #7936
  43318c:	cmp	w0, w8
  433190:	b.gt	4331cc <warn@@Base+0x1e38>
  433194:	sub	w8, w0, #0x1
  433198:	cmp	w8, #0x2b
  43319c:	b.hi	433424 <warn@@Base+0x2090>  // b.pmore
  4331a0:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  4331a4:	add	x9, x9, #0xf12
  4331a8:	adr	x10, 4331c0 <warn@@Base+0x1e2c>
  4331ac:	ldrb	w11, [x9, x8]
  4331b0:	add	x10, x10, x11, lsl #2
  4331b4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4331b8:	add	x0, x0, #0x8a2
  4331bc:	br	x10
  4331c0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4331c4:	add	x0, x0, #0x8af
  4331c8:	ret
  4331cc:	mov	w8, #0x1f1f                	// #7967
  4331d0:	cmp	w0, w8
  4331d4:	b.gt	4331fc <warn@@Base+0x1e68>
  4331d8:	mov	w8, #0x1f01                	// #7937
  4331dc:	cmp	w0, w8
  4331e0:	b.eq	43340c <warn@@Base+0x2078>  // b.none
  4331e4:	mov	w8, #0x1f02                	// #7938
  4331e8:	cmp	w0, w8
  4331ec:	b.ne	433424 <warn@@Base+0x2090>  // b.any
  4331f0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4331f4:	add	x0, x0, #0xb4b
  4331f8:	ret
  4331fc:	mov	w8, #0x1f20                	// #7968
  433200:	cmp	w0, w8
  433204:	b.eq	433418 <warn@@Base+0x2084>  // b.none
  433208:	mov	w8, #0x1f21                	// #7969
  43320c:	cmp	w0, w8
  433210:	b.ne	433424 <warn@@Base+0x2090>  // b.any
  433214:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433218:	add	x0, x0, #0xb75
  43321c:	ret
  433220:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433224:	add	x0, x0, #0x8be
  433228:	ret
  43322c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433230:	add	x0, x0, #0x8cd
  433234:	ret
  433238:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43323c:	add	x0, x0, #0x8db
  433240:	ret
  433244:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433248:	add	x0, x0, #0x8e9
  43324c:	ret
  433250:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433254:	add	x0, x0, #0x8f7
  433258:	ret
  43325c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433260:	add	x0, x0, #0x906
  433264:	ret
  433268:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43326c:	add	x0, x0, #0x914
  433270:	ret
  433274:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433278:	add	x0, x0, #0x923
  43327c:	ret
  433280:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433284:	add	x0, x0, #0x931
  433288:	ret
  43328c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433290:	add	x0, x0, #0x93e
  433294:	ret
  433298:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43329c:	add	x0, x0, #0x94c
  4332a0:	ret
  4332a4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332a8:	add	x0, x0, #0x959
  4332ac:	ret
  4332b0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332b4:	add	x0, x0, #0x967
  4332b8:	ret
  4332bc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332c0:	add	x0, x0, #0x978
  4332c4:	ret
  4332c8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332cc:	add	x0, x0, #0x985
  4332d0:	ret
  4332d4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332d8:	add	x0, x0, #0x992
  4332dc:	ret
  4332e0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332e4:	add	x0, x0, #0x99f
  4332e8:	ret
  4332ec:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332f0:	add	x0, x0, #0x9ac
  4332f4:	ret
  4332f8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4332fc:	add	x0, x0, #0x9be
  433300:	ret
  433304:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433308:	add	x0, x0, #0x9cf
  43330c:	ret
  433310:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433314:	add	x0, x0, #0x9e2
  433318:	ret
  43331c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433320:	add	x0, x0, #0x9f2
  433324:	ret
  433328:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43332c:	add	x0, x0, #0xa18
  433330:	ret
  433334:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433338:	add	x0, x0, #0xa25
  43333c:	ret
  433340:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433344:	add	x0, x0, #0xa33
  433348:	ret
  43334c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433350:	add	x0, x0, #0xa44
  433354:	ret
  433358:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43335c:	add	x0, x0, #0xa55
  433360:	ret
  433364:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433368:	add	x0, x0, #0xa64
  43336c:	ret
  433370:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433374:	add	x0, x0, #0xa07
  433378:	ret
  43337c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433380:	add	x0, x0, #0xa76
  433384:	ret
  433388:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43338c:	add	x0, x0, #0xa8d
  433390:	ret
  433394:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433398:	add	x0, x0, #0xa9e
  43339c:	ret
  4333a0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333a4:	add	x0, x0, #0xaaf
  4333a8:	ret
  4333ac:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333b0:	add	x0, x0, #0xac0
  4333b4:	ret
  4333b8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333bc:	add	x0, x0, #0xace
  4333c0:	ret
  4333c4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333c8:	add	x0, x0, #0xadc
  4333cc:	ret
  4333d0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333d4:	add	x0, x0, #0xaea
  4333d8:	ret
  4333dc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333e0:	add	x0, x0, #0xaf8
  4333e4:	ret
  4333e8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333ec:	add	x0, x0, #0xb07
  4333f0:	ret
  4333f4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4333f8:	add	x0, x0, #0xb16
  4333fc:	ret
  433400:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433404:	add	x0, x0, #0xb25
  433408:	ret
  43340c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433410:	add	x0, x0, #0xb34
  433414:	ret
  433418:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43341c:	add	x0, x0, #0xb61
  433420:	ret
  433424:	mov	x0, xzr
  433428:	ret
  43342c:	mov	w8, #0x2100                	// #8448
  433430:	cmp	w0, w8
  433434:	b.gt	433470 <warn@@Base+0x20dc>
  433438:	sub	w8, w0, #0x1
  43343c:	cmp	w8, #0x8b
  433440:	b.hi	4334f0 <warn@@Base+0x215c>  // b.pmore
  433444:	adrp	x9, 441000 <warn@@Base+0xfc6c>
  433448:	add	x9, x9, #0xf3e
  43344c:	adr	x10, 433464 <warn@@Base+0x20d0>
  433450:	ldrh	w11, [x9, x8, lsl #1]
  433454:	add	x10, x10, x11, lsl #2
  433458:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43345c:	add	x0, x0, #0xb8a
  433460:	br	x10
  433464:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433468:	add	x0, x0, #0xb98
  43346c:	ret
  433470:	mov	w8, #0x320f                	// #12815
  433474:	cmp	w0, w8
  433478:	b.gt	4334b0 <warn@@Base+0x211c>
  43347c:	mov	w8, #0xffffdeff            	// #-8449
  433480:	add	w8, w0, w8
  433484:	cmp	w8, #0x37
  433488:	b.hi	433550 <warn@@Base+0x21bc>  // b.pmore
  43348c:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  433490:	add	x9, x9, #0xaa
  433494:	adr	x10, 4334a4 <warn@@Base+0x2110>
  433498:	ldrb	w11, [x9, x8]
  43349c:	add	x10, x10, x11, lsl #2
  4334a0:	br	x10
  4334a4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4334a8:	add	x0, x0, #0x70c
  4334ac:	ret
  4334b0:	mov	w8, #0x3a01                	// #14849
  4334b4:	cmp	w0, w8
  4334b8:	b.le	433520 <warn@@Base+0x218c>
  4334bc:	mov	w8, #0xffffc01f            	// #-16353
  4334c0:	add	w8, w0, w8
  4334c4:	cmp	w8, #0xc
  4334c8:	b.hi	43359c <warn@@Base+0x2208>  // b.pmore
  4334cc:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  4334d0:	add	x9, x9, #0xe7
  4334d4:	adr	x10, 4334e4 <warn@@Base+0x2150>
  4334d8:	ldrb	w11, [x9, x8]
  4334dc:	add	x10, x10, x11, lsl #2
  4334e0:	br	x10
  4334e4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4334e8:	add	x0, x0, #0xaf4
  4334ec:	ret
  4334f0:	sub	w8, w0, #0x2, lsl #12
  4334f4:	cmp	w8, #0x29
  4334f8:	b.hi	433824 <warn@@Base+0x2490>  // b.pmore
  4334fc:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  433500:	add	x9, x9, #0x56
  433504:	adr	x10, 433514 <warn@@Base+0x2180>
  433508:	ldrh	w11, [x9, x8, lsl #1]
  43350c:	add	x10, x10, x11, lsl #2
  433510:	br	x10
  433514:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433518:	add	x0, x0, #0x53e
  43351c:	ret
  433520:	mov	w8, #0x3210                	// #12816
  433524:	cmp	w0, w8
  433528:	b.eq	433584 <warn@@Base+0x21f0>  // b.none
  43352c:	mov	w8, #0x3a00                	// #14848
  433530:	cmp	w0, w8
  433534:	b.eq	433590 <warn@@Base+0x21fc>  // b.none
  433538:	mov	w8, #0x3a01                	// #14849
  43353c:	cmp	w0, w8
  433540:	b.ne	433824 <warn@@Base+0x2490>  // b.any
  433544:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433548:	add	x0, x0, #0xad0
  43354c:	ret
  433550:	mov	w8, #0xffffdcff            	// #-8961
  433554:	add	w8, w0, w8
  433558:	cmp	w8, #0x4
  43355c:	b.hi	433644 <warn@@Base+0x22b0>  // b.pmore
  433560:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  433564:	add	x9, x9, #0xe2
  433568:	adr	x10, 433578 <warn@@Base+0x21e4>
  43356c:	ldrb	w11, [x9, x8]
  433570:	add	x10, x10, x11, lsl #2
  433574:	br	x10
  433578:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43357c:	add	x0, x0, #0xa32
  433580:	ret
  433584:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433588:	add	x0, x0, #0xaa7
  43358c:	ret
  433590:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433594:	add	x0, x0, #0xac0
  433598:	ret
  43359c:	mov	w8, #0x3a02                	// #14850
  4335a0:	cmp	w0, w8
  4335a4:	b.ne	433824 <warn@@Base+0x2490>  // b.any
  4335a8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335ac:	add	x0, x0, #0xae2
  4335b0:	ret
  4335b4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335b8:	add	x0, x0, #0xb0a
  4335bc:	ret
  4335c0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335c4:	add	x0, x0, #0xb1c
  4335c8:	ret
  4335cc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335d0:	add	x0, x0, #0xb2c
  4335d4:	ret
  4335d8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335dc:	add	x0, x0, #0xb3e
  4335e0:	ret
  4335e4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335e8:	add	x0, x0, #0xb5d
  4335ec:	ret
  4335f0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4335f4:	add	x0, x0, #0xb77
  4335f8:	ret
  4335fc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433600:	add	x0, x0, #0xb92
  433604:	ret
  433608:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43360c:	add	x0, x0, #0xbac
  433610:	ret
  433614:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433618:	add	x0, x0, #0xbc8
  43361c:	ret
  433620:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433624:	add	x0, x0, #0xbe4
  433628:	ret
  43362c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433630:	add	x0, x0, #0xc03
  433634:	ret
  433638:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43363c:	add	x0, x0, #0xc22
  433640:	ret
  433644:	mov	w8, #0x2201                	// #8705
  433648:	cmp	w0, w8
  43364c:	b.ne	433824 <warn@@Base+0x2490>  // b.any
  433650:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433654:	add	x0, x0, #0xa16
  433658:	ret
  43365c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433660:	add	x0, x0, #0x71b
  433664:	ret
  433668:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43366c:	add	x0, x0, #0x72a
  433670:	ret
  433674:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433678:	add	x0, x0, #0x739
  43367c:	ret
  433680:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433684:	add	x0, x0, #0x74a
  433688:	ret
  43368c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433690:	add	x0, x0, #0x75b
  433694:	ret
  433698:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43369c:	add	x0, x0, #0x76a
  4336a0:	ret
  4336a4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336a8:	add	x0, x0, #0x77b
  4336ac:	ret
  4336b0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336b4:	add	x0, x0, #0x790
  4336b8:	ret
  4336bc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336c0:	add	x0, x0, #0x7a8
  4336c4:	ret
  4336c8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336cc:	add	x0, x0, #0x7ba
  4336d0:	ret
  4336d4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336d8:	add	x0, x0, #0x7cf
  4336dc:	ret
  4336e0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336e4:	add	x0, x0, #0x7e8
  4336e8:	ret
  4336ec:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336f0:	add	x0, x0, #0x80b
  4336f4:	ret
  4336f8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4336fc:	add	x0, x0, #0x82b
  433700:	ret
  433704:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433708:	add	x0, x0, #0x843
  43370c:	ret
  433710:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433714:	add	x0, x0, #0x85b
  433718:	ret
  43371c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433720:	add	x0, x0, #0x875
  433724:	ret
  433728:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43372c:	add	x0, x0, #0x894
  433730:	ret
  433734:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433738:	add	x0, x0, #0x8af
  43373c:	ret
  433740:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433744:	add	x0, x0, #0x8d4
  433748:	ret
  43374c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433750:	add	x0, x0, #0x8e8
  433754:	ret
  433758:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43375c:	add	x0, x0, #0x906
  433760:	ret
  433764:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433768:	add	x0, x0, #0x91f
  43376c:	ret
  433770:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433774:	add	x0, x0, #0x93f
  433778:	ret
  43377c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433780:	add	x0, x0, #0x950
  433784:	ret
  433788:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43378c:	add	x0, x0, #0x962
  433790:	ret
  433794:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433798:	add	x0, x0, #0x975
  43379c:	ret
  4337a0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337a4:	add	x0, x0, #0x986
  4337a8:	ret
  4337ac:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337b0:	add	x0, x0, #0x99c
  4337b4:	ret
  4337b8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337bc:	add	x0, x0, #0x9b0
  4337c0:	ret
  4337c4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337c8:	add	x0, x0, #0x9c3
  4337cc:	ret
  4337d0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337d4:	add	x0, x0, #0x9d6
  4337d8:	ret
  4337dc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337e0:	add	x0, x0, #0x9ee
  4337e4:	ret
  4337e8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337ec:	add	x0, x0, #0xa01
  4337f0:	ret
  4337f4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  4337f8:	add	x0, x0, #0xa52
  4337fc:	ret
  433800:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433804:	add	x0, x0, #0xa6e
  433808:	ret
  43380c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433810:	add	x0, x0, #0xa82
  433814:	ret
  433818:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  43381c:	add	x0, x0, #0xa98
  433820:	ret
  433824:	mov	x0, xzr
  433828:	ret
  43382c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433830:	add	x0, x0, #0xba7
  433834:	ret
  433838:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43383c:	add	x0, x0, #0xbb2
  433840:	ret
  433844:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433848:	add	x0, x0, #0xbc1
  43384c:	ret
  433850:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433854:	add	x0, x0, #0xbd3
  433858:	ret
  43385c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433860:	add	x0, x0, #0xbe3
  433864:	ret
  433868:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43386c:	add	x0, x0, #0xbf4
  433870:	ret
  433874:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433878:	add	x0, x0, #0xc03
  43387c:	ret
  433880:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433884:	add	x0, x0, #0xc16
  433888:	ret
  43388c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433890:	add	x0, x0, #0xc26
  433894:	ret
  433898:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43389c:	add	x0, x0, #0xc33
  4338a0:	ret
  4338a4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338a8:	add	x0, x0, #0xc41
  4338ac:	ret
  4338b0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338b4:	add	x0, x0, #0xc50
  4338b8:	ret
  4338bc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338c0:	add	x0, x0, #0xc5d
  4338c4:	ret
  4338c8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338cc:	add	x0, x0, #0xc69
  4338d0:	ret
  4338d4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338d8:	add	x0, x0, #0xc7b
  4338dc:	ret
  4338e0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338e4:	add	x0, x0, #0xc8c
  4338e8:	ret
  4338ec:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338f0:	add	x0, x0, #0xc99
  4338f4:	ret
  4338f8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4338fc:	add	x0, x0, #0xcad
  433900:	ret
  433904:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433908:	add	x0, x0, #0xcc4
  43390c:	ret
  433910:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433914:	add	x0, x0, #0xcd3
  433918:	ret
  43391c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433920:	add	x0, x0, #0xce5
  433924:	ret
  433928:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43392c:	add	x0, x0, #0xcfb
  433930:	ret
  433934:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433938:	add	x0, x0, #0xd0f
  43393c:	ret
  433940:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433944:	add	x0, x0, #0xd1c
  433948:	ret
  43394c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433950:	add	x0, x0, #0xd2e
  433954:	ret
  433958:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43395c:	add	x0, x0, #0xd40
  433960:	ret
  433964:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433968:	add	x0, x0, #0xd4f
  43396c:	ret
  433970:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433974:	add	x0, x0, #0xd60
  433978:	ret
  43397c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433980:	add	x0, x0, #0xd72
  433984:	ret
  433988:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  43398c:	add	x0, x0, #0xd84
  433990:	ret
  433994:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433998:	add	x0, x0, #0xd95
  43399c:	ret
  4339a0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339a4:	add	x0, x0, #0xda7
  4339a8:	ret
  4339ac:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339b0:	add	x0, x0, #0xdbd
  4339b4:	ret
  4339b8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339bc:	add	x0, x0, #0xdd1
  4339c0:	ret
  4339c4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339c8:	add	x0, x0, #0xde5
  4339cc:	ret
  4339d0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339d4:	add	x0, x0, #0xdf6
  4339d8:	ret
  4339dc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339e0:	add	x0, x0, #0xe07
  4339e4:	ret
  4339e8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339ec:	add	x0, x0, #0xe20
  4339f0:	ret
  4339f4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  4339f8:	add	x0, x0, #0xe2c
  4339fc:	ret
  433a00:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a04:	add	x0, x0, #0xe47
  433a08:	ret
  433a0c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a10:	add	x0, x0, #0xe59
  433a14:	ret
  433a18:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a1c:	add	x0, x0, #0xe69
  433a20:	ret
  433a24:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a28:	add	x0, x0, #0xe79
  433a2c:	ret
  433a30:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a34:	add	x0, x0, #0xe8b
  433a38:	ret
  433a3c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a40:	add	x0, x0, #0xe9c
  433a44:	ret
  433a48:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a4c:	add	x0, x0, #0xeab
  433a50:	ret
  433a54:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a58:	add	x0, x0, #0xeba
  433a5c:	ret
  433a60:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a64:	add	x0, x0, #0xecb
  433a68:	ret
  433a6c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a70:	add	x0, x0, #0xed8
  433a74:	ret
  433a78:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a7c:	add	x0, x0, #0xeee
  433a80:	ret
  433a84:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a88:	add	x0, x0, #0xeff
  433a8c:	ret
  433a90:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433a94:	add	x0, x0, #0xf14
  433a98:	ret
  433a9c:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433aa0:	add	x0, x0, #0xf23
  433aa4:	ret
  433aa8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433aac:	add	x0, x0, #0xf31
  433ab0:	ret
  433ab4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433ab8:	add	x0, x0, #0xf45
  433abc:	ret
  433ac0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433ac4:	add	x0, x0, #0xf57
  433ac8:	ret
  433acc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433ad0:	add	x0, x0, #0xf62
  433ad4:	ret
  433ad8:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433adc:	add	x0, x0, #0xf75
  433ae0:	ret
  433ae4:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433ae8:	add	x0, x0, #0xf8e
  433aec:	ret
  433af0:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433af4:	add	x0, x0, #0xf9f
  433af8:	ret
  433afc:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433b00:	add	x0, x0, #0xfba
  433b04:	ret
  433b08:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433b0c:	add	x0, x0, #0xfca
  433b10:	ret
  433b14:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433b18:	add	x0, x0, #0xfdb
  433b1c:	ret
  433b20:	adrp	x0, 442000 <warn@@Base+0x10c6c>
  433b24:	add	x0, x0, #0xfef
  433b28:	ret
  433b2c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b30:	add	x0, x0, #0x1
  433b34:	ret
  433b38:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b3c:	add	x0, x0, #0x10
  433b40:	ret
  433b44:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b48:	add	x0, x0, #0x1f
  433b4c:	ret
  433b50:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b54:	add	x0, x0, #0x2f
  433b58:	ret
  433b5c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b60:	add	x0, x0, #0x3c
  433b64:	ret
  433b68:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b6c:	add	x0, x0, #0x4d
  433b70:	ret
  433b74:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b78:	add	x0, x0, #0x5f
  433b7c:	ret
  433b80:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b84:	add	x0, x0, #0x6f
  433b88:	ret
  433b8c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b90:	add	x0, x0, #0x7f
  433b94:	ret
  433b98:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433b9c:	add	x0, x0, #0x91
  433ba0:	ret
  433ba4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ba8:	add	x0, x0, #0xa4
  433bac:	ret
  433bb0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bb4:	add	x0, x0, #0xb8
  433bb8:	ret
  433bbc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bc0:	add	x0, x0, #0xc4
  433bc4:	ret
  433bc8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bcc:	add	x0, x0, #0xd7
  433bd0:	ret
  433bd4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bd8:	add	x0, x0, #0xe9
  433bdc:	ret
  433be0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433be4:	add	x0, x0, #0xfe
  433be8:	ret
  433bec:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bf0:	add	x0, x0, #0x10c
  433bf4:	ret
  433bf8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433bfc:	add	x0, x0, #0x121
  433c00:	ret
  433c04:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c08:	add	x0, x0, #0x130
  433c0c:	ret
  433c10:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c14:	add	x0, x0, #0x145
  433c18:	ret
  433c1c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c20:	add	x0, x0, #0x155
  433c24:	ret
  433c28:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c2c:	add	x0, x0, #0x165
  433c30:	ret
  433c34:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c38:	add	x0, x0, #0x170
  433c3c:	ret
  433c40:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c44:	add	x0, x0, #0x180
  433c48:	ret
  433c4c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c50:	add	x0, x0, #0x190
  433c54:	ret
  433c58:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c5c:	add	x0, x0, #0x1a6
  433c60:	ret
  433c64:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c68:	add	x0, x0, #0x1bc
  433c6c:	ret
  433c70:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c74:	add	x0, x0, #0x1cd
  433c78:	ret
  433c7c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c80:	add	x0, x0, #0x1de
  433c84:	ret
  433c88:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c8c:	add	x0, x0, #0x1f1
  433c90:	ret
  433c94:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433c98:	add	x0, x0, #0x20e
  433c9c:	ret
  433ca0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ca4:	add	x0, x0, #0x22c
  433ca8:	ret
  433cac:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cb0:	add	x0, x0, #0x237
  433cb4:	ret
  433cb8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cbc:	add	x0, x0, #0x24e
  433cc0:	ret
  433cc4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cc8:	add	x0, x0, #0x25e
  433ccc:	ret
  433cd0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cd4:	add	x0, x0, #0x272
  433cd8:	ret
  433cdc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ce0:	add	x0, x0, #0x281
  433ce4:	ret
  433ce8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cec:	add	x0, x0, #0x291
  433cf0:	ret
  433cf4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433cf8:	add	x0, x0, #0x2a8
  433cfc:	ret
  433d00:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d04:	add	x0, x0, #0x2b5
  433d08:	ret
  433d0c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d10:	add	x0, x0, #0x2ca
  433d14:	ret
  433d18:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d1c:	add	x0, x0, #0x2e6
  433d20:	ret
  433d24:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d28:	add	x0, x0, #0x300
  433d2c:	ret
  433d30:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d34:	add	x0, x0, #0x315
  433d38:	ret
  433d3c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d40:	add	x0, x0, #0x326
  433d44:	ret
  433d48:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d4c:	add	x0, x0, #0x338
  433d50:	ret
  433d54:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d58:	add	x0, x0, #0x34d
  433d5c:	ret
  433d60:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d64:	add	x0, x0, #0x35b
  433d68:	ret
  433d6c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d70:	add	x0, x0, #0x370
  433d74:	ret
  433d78:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d7c:	add	x0, x0, #0x382
  433d80:	ret
  433d84:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d88:	add	x0, x0, #0x39e
  433d8c:	ret
  433d90:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433d94:	add	x0, x0, #0x3b7
  433d98:	ret
  433d9c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433da0:	add	x0, x0, #0x3cd
  433da4:	ret
  433da8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433dac:	add	x0, x0, #0x3dc
  433db0:	ret
  433db4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433db8:	add	x0, x0, #0x3ec
  433dbc:	ret
  433dc0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433dc4:	add	x0, x0, #0x401
  433dc8:	ret
  433dcc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433dd0:	add	x0, x0, #0x40f
  433dd4:	ret
  433dd8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ddc:	add	x0, x0, #0x41f
  433de0:	ret
  433de4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433de8:	add	x0, x0, #0x433
  433dec:	ret
  433df0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433df4:	add	x0, x0, #0x442
  433df8:	ret
  433dfc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e00:	add	x0, x0, #0x458
  433e04:	ret
  433e08:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e0c:	add	x0, x0, #0x473
  433e10:	ret
  433e14:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e18:	add	x0, x0, #0x48b
  433e1c:	ret
  433e20:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e24:	add	x0, x0, #0x4a9
  433e28:	ret
  433e2c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e30:	add	x0, x0, #0x4cc
  433e34:	ret
  433e38:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e3c:	add	x0, x0, #0x4e4
  433e40:	ret
  433e44:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e48:	add	x0, x0, #0x4f6
  433e4c:	ret
  433e50:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e54:	add	x0, x0, #0x50f
  433e58:	ret
  433e5c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e60:	add	x0, x0, #0x527
  433e64:	ret
  433e68:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e6c:	add	x0, x0, #0x553
  433e70:	ret
  433e74:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e78:	add	x0, x0, #0x56e
  433e7c:	ret
  433e80:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e84:	add	x0, x0, #0x588
  433e88:	ret
  433e8c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e90:	add	x0, x0, #0x59e
  433e94:	ret
  433e98:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433e9c:	add	x0, x0, #0x5b9
  433ea0:	ret
  433ea4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ea8:	add	x0, x0, #0x5cc
  433eac:	ret
  433eb0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433eb4:	add	x0, x0, #0x5e5
  433eb8:	ret
  433ebc:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ec0:	add	x0, x0, #0x5f8
  433ec4:	ret
  433ec8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ecc:	add	x0, x0, #0x614
  433ed0:	ret
  433ed4:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ed8:	add	x0, x0, #0x631
  433edc:	ret
  433ee0:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ee4:	add	x0, x0, #0x653
  433ee8:	ret
  433eec:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433ef0:	add	x0, x0, #0x669
  433ef4:	ret
  433ef8:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433efc:	add	x0, x0, #0x67d
  433f00:	ret
  433f04:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433f08:	add	x0, x0, #0x690
  433f0c:	ret
  433f10:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433f14:	add	x0, x0, #0x6a3
  433f18:	ret
  433f1c:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433f20:	add	x0, x0, #0x6be
  433f24:	ret
  433f28:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433f2c:	add	x0, x0, #0x6d9
  433f30:	ret
  433f34:	adrp	x0, 443000 <warn@@Base+0x11c6c>
  433f38:	add	x0, x0, #0x6f3
  433f3c:	ret
  433f40:	sub	w8, w0, #0x3
  433f44:	cmp	w8, #0xfa
  433f48:	b.hi	433f5c <warn@@Base+0x2bc8>  // b.pmore
  433f4c:	adrp	x9, 455000 <warn@@Base+0x23c6c>
  433f50:	add	x9, x9, #0x5b0
  433f54:	ldr	x0, [x9, w8, sxtw #3]
  433f58:	ret
  433f5c:	mov	x0, xzr
  433f60:	ret
  433f64:	cmp	w0, #0x12
  433f68:	b.hi	433f9c <warn@@Base+0x2c08>  // b.pmore
  433f6c:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  433f70:	mov	w8, w0
  433f74:	add	x9, x9, #0xf4
  433f78:	adr	x10, 433f90 <warn@@Base+0x2bfc>
  433f7c:	ldrb	w11, [x9, x8]
  433f80:	add	x10, x10, x11, lsl #2
  433f84:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433f88:	add	x0, x0, #0x2da
  433f8c:	br	x10
  433f90:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433f94:	add	x0, x0, #0x2e6
  433f98:	ret
  433f9c:	sub	w8, w0, #0x80
  433fa0:	cmp	w8, #0x10
  433fa4:	b.hi	43414c <warn@@Base+0x2db8>  // b.pmore
  433fa8:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  433fac:	add	x9, x9, #0x107
  433fb0:	adr	x10, 433fc0 <warn@@Base+0x2c2c>
  433fb4:	ldrb	w11, [x9, x8]
  433fb8:	add	x10, x10, x11, lsl #2
  433fbc:	br	x10
  433fc0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433fc4:	add	x0, x0, #0x41f
  433fc8:	ret
  433fcc:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433fd0:	add	x0, x0, #0x2f5
  433fd4:	ret
  433fd8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433fdc:	add	x0, x0, #0x304
  433fe0:	ret
  433fe4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433fe8:	add	x0, x0, #0x319
  433fec:	ret
  433ff0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  433ff4:	add	x0, x0, #0x326
  433ff8:	ret
  433ffc:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434000:	add	x0, x0, #0x334
  434004:	ret
  434008:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43400c:	add	x0, x0, #0x347
  434010:	ret
  434014:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434018:	add	x0, x0, #0x357
  43401c:	ret
  434020:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434024:	add	x0, x0, #0x36c
  434028:	ret
  43402c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434030:	add	x0, x0, #0x383
  434034:	ret
  434038:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43403c:	add	x0, x0, #0x399
  434040:	ret
  434044:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434048:	add	x0, x0, #0x3af
  43404c:	ret
  434050:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434054:	add	x0, x0, #0x3bd
  434058:	ret
  43405c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434060:	add	x0, x0, #0x3d1
  434064:	ret
  434068:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43406c:	add	x0, x0, #0x3e7
  434070:	ret
  434074:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434078:	add	x0, x0, #0x3fc
  43407c:	ret
  434080:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434084:	add	x0, x0, #0x407
  434088:	ret
  43408c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434090:	add	x0, x0, #0x412
  434094:	ret
  434098:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43409c:	add	x0, x0, #0x431
  4340a0:	ret
  4340a4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340a8:	add	x0, x0, #0x44b
  4340ac:	ret
  4340b0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340b4:	add	x0, x0, #0x45e
  4340b8:	ret
  4340bc:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340c0:	add	x0, x0, #0x479
  4340c4:	ret
  4340c8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340cc:	add	x0, x0, #0x490
  4340d0:	ret
  4340d4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340d8:	add	x0, x0, #0x4ac
  4340dc:	ret
  4340e0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340e4:	add	x0, x0, #0x4c9
  4340e8:	ret
  4340ec:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340f0:	add	x0, x0, #0x4dd
  4340f4:	ret
  4340f8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4340fc:	add	x0, x0, #0x4f3
  434100:	ret
  434104:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434108:	add	x0, x0, #0x50c
  43410c:	ret
  434110:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434114:	add	x0, x0, #0x524
  434118:	ret
  43411c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434120:	add	x0, x0, #0x535
  434124:	ret
  434128:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43412c:	add	x0, x0, #0x54c
  434130:	ret
  434134:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434138:	add	x0, x0, #0x565
  43413c:	ret
  434140:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434144:	add	x0, x0, #0x581
  434148:	ret
  43414c:	mov	x0, xzr
  434150:	ret
  434154:	cmp	w0, #0x40
  434158:	b.hi	43418c <warn@@Base+0x2df8>  // b.pmore
  43415c:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  434160:	mov	w8, w0
  434164:	add	x9, x9, #0x118
  434168:	adr	x10, 434180 <warn@@Base+0x2dec>
  43416c:	ldrb	w11, [x9, x8]
  434170:	add	x10, x10, x11, lsl #2
  434174:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434178:	add	x0, x0, #0x59f
  43417c:	br	x10
  434180:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  434184:	add	x0, x0, #0x2cc
  434188:	ret
  43418c:	cmp	w0, #0xc0
  434190:	b.eq	434300 <warn@@Base+0x2f6c>  // b.none
  434194:	cmp	w0, #0x80
  434198:	b.ne	4341a8 <warn@@Base+0x2e14>  // b.any
  43419c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341a0:	add	x0, x0, #0x5b2
  4341a4:	ret
  4341a8:	mov	x0, xzr
  4341ac:	ret
  4341b0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341b4:	add	x0, x0, #0x5cf
  4341b8:	ret
  4341bc:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341c0:	add	x0, x0, #0x5de
  4341c4:	ret
  4341c8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341cc:	add	x0, x0, #0x5f2
  4341d0:	ret
  4341d4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341d8:	add	x0, x0, #0x606
  4341dc:	ret
  4341e0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341e4:	add	x0, x0, #0x61a
  4341e8:	ret
  4341ec:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341f0:	add	x0, x0, #0x631
  4341f4:	ret
  4341f8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4341fc:	add	x0, x0, #0x649
  434200:	ret
  434204:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434208:	add	x0, x0, #0x65a
  43420c:	ret
  434210:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434214:	add	x0, x0, #0x66c
  434218:	ret
  43421c:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  434220:	add	x0, x0, #0x310
  434224:	ret
  434228:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  43422c:	add	x0, x0, #0x2d9
  434230:	ret
  434234:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434238:	add	x0, x0, #0x67c
  43423c:	ret
  434240:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434244:	add	x0, x0, #0x68b
  434248:	ret
  43424c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434250:	add	x0, x0, #0x6a3
  434254:	ret
  434258:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43425c:	add	x0, x0, #0x6b9
  434260:	ret
  434264:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434268:	add	x0, x0, #0x6d3
  43426c:	ret
  434270:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434274:	add	x0, x0, #0x6e5
  434278:	ret
  43427c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434280:	add	x0, x0, #0x6ff
  434284:	ret
  434288:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43428c:	add	x0, x0, #0x711
  434290:	ret
  434294:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434298:	add	x0, x0, #0x72a
  43429c:	ret
  4342a0:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342a4:	add	x0, x0, #0x73c
  4342a8:	ret
  4342ac:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342b0:	add	x0, x0, #0x751
  4342b4:	ret
  4342b8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342bc:	add	x0, x0, #0x767
  4342c0:	ret
  4342c4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342c8:	add	x0, x0, #0x785
  4342cc:	ret
  4342d0:	adrp	x0, 43f000 <warn@@Base+0xdc6c>
  4342d4:	add	x0, x0, #0x2b3
  4342d8:	ret
  4342dc:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342e0:	add	x0, x0, #0x79e
  4342e4:	ret
  4342e8:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342ec:	add	x0, x0, #0x7b3
  4342f0:	ret
  4342f4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4342f8:	add	x0, x0, #0x776
  4342fc:	ret
  434300:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434304:	add	x0, x0, #0x5c0
  434308:	ret
  43430c:	cmp	w0, #0x2, lsl #12
  434310:	b.ge	43434c <warn@@Base+0x2fb8>  // b.tcont
  434314:	sub	w8, w0, #0x1
  434318:	cmp	w8, #0x4
  43431c:	b.hi	4343b0 <warn@@Base+0x301c>  // b.pmore
  434320:	adrp	x9, 442000 <warn@@Base+0x10c6c>
  434324:	add	x9, x9, #0x159
  434328:	adr	x10, 434340 <warn@@Base+0x2fac>
  43432c:	ldrb	w11, [x9, x8]
  434330:	add	x10, x10, x11, lsl #2
  434334:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434338:	add	x0, x0, #0x7d7
  43433c:	br	x10
  434340:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434344:	add	x0, x0, #0x7eb
  434348:	ret
  43434c:	b.eq	434398 <warn@@Base+0x3004>  // b.none
  434350:	mov	w8, #0x2001                	// #8193
  434354:	cmp	w0, w8
  434358:	b.eq	4343a4 <warn@@Base+0x3010>  // b.none
  43435c:	mov	w8, #0x3fff                	// #16383
  434360:	cmp	w0, w8
  434364:	b.ne	4343b0 <warn@@Base+0x301c>  // b.any
  434368:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43436c:	add	x0, x0, #0x82d
  434370:	ret
  434374:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434378:	add	x0, x0, #0x7fc
  43437c:	ret
  434380:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434384:	add	x0, x0, #0x80e
  434388:	ret
  43438c:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434390:	add	x0, x0, #0x81c
  434394:	ret
  434398:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  43439c:	add	x0, x0, #0x83c
  4343a0:	ret
  4343a4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4343a8:	add	x0, x0, #0x850
  4343ac:	ret
  4343b0:	mov	x0, xzr
  4343b4:	ret
  4343b8:	stp	x29, x30, [sp, #-48]!
  4343bc:	str	x21, [sp, #16]
  4343c0:	adrp	x21, 45b000 <_bfd_std_section+0x3110>
  4343c4:	ldr	x0, [x21, #584]
  4343c8:	stp	x20, x19, [sp, #32]
  4343cc:	mov	x29, sp
  4343d0:	cbnz	x0, 4344d8 <warn@@Base+0x3144>
  4343d4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4343d8:	add	x0, x0, #0x864
  4343dc:	bl	4037f0 <getenv@plt>
  4343e0:	cbz	x0, 4343f4 <warn@@Base+0x3060>
  4343e4:	mov	w1, #0x7                   	// #7
  4343e8:	mov	x19, x0
  4343ec:	bl	403420 <access@plt>
  4343f0:	cbz	w0, 434498 <warn@@Base+0x3104>
  4343f4:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  4343f8:	add	x0, x0, #0x86b
  4343fc:	bl	4037f0 <getenv@plt>
  434400:	cbz	x0, 434414 <warn@@Base+0x3080>
  434404:	mov	w1, #0x7                   	// #7
  434408:	mov	x19, x0
  43440c:	bl	403420 <access@plt>
  434410:	cbz	w0, 434498 <warn@@Base+0x3104>
  434414:	adrp	x0, 444000 <warn@@Base+0x12c6c>
  434418:	add	x0, x0, #0x86f
  43441c:	bl	4037f0 <getenv@plt>
  434420:	cbz	x0, 434434 <warn@@Base+0x30a0>
  434424:	mov	w1, #0x7                   	// #7
  434428:	mov	x19, x0
  43442c:	bl	403420 <access@plt>
  434430:	cbz	w0, 434498 <warn@@Base+0x3104>
  434434:	adrp	x19, 444000 <warn@@Base+0x12c6c>
  434438:	add	x19, x19, #0x89f
  43443c:	mov	w1, #0x7                   	// #7
  434440:	mov	x0, x19
  434444:	bl	403420 <access@plt>
  434448:	cbz	w0, 434498 <warn@@Base+0x3104>
  43444c:	adrp	x20, 444000 <warn@@Base+0x12c6c>
  434450:	add	x20, x20, #0x8a4
  434454:	mov	w1, #0x7                   	// #7
  434458:	mov	x0, x20
  43445c:	bl	403420 <access@plt>
  434460:	cbz	w0, 434494 <warn@@Base+0x3100>
  434464:	adrp	x20, 444000 <warn@@Base+0x12c6c>
  434468:	add	x20, x20, #0x8ad
  43446c:	mov	w1, #0x7                   	// #7
  434470:	mov	x0, x20
  434474:	bl	403420 <access@plt>
  434478:	cbz	w0, 434494 <warn@@Base+0x3100>
  43447c:	mov	w1, #0x7                   	// #7
  434480:	mov	x0, x19
  434484:	bl	403420 <access@plt>
  434488:	cmp	w0, #0x0
  43448c:	csel	x19, x19, xzr, eq  // eq = none
  434490:	b	434498 <warn@@Base+0x3104>
  434494:	mov	x19, x20
  434498:	adrp	x8, 436000 <warn@@Base+0x4c6c>
  43449c:	add	x8, x8, #0x94a
  4344a0:	cmp	x19, #0x0
  4344a4:	csel	x19, x8, x19, eq  // eq = none
  4344a8:	mov	x0, x19
  4344ac:	bl	402fd0 <strlen@plt>
  4344b0:	mov	x20, x0
  4344b4:	add	w0, w20, #0x2
  4344b8:	bl	403290 <xmalloc@plt>
  4344bc:	mov	x1, x19
  4344c0:	bl	403620 <strcpy@plt>
  4344c4:	mov	w8, #0x2f                  	// #47
  4344c8:	add	w9, w20, #0x1
  4344cc:	strb	w8, [x0, w20, uxtw]
  4344d0:	strb	wzr, [x0, w9, uxtw]
  4344d4:	str	x0, [x21, #584]
  4344d8:	ldp	x20, x19, [sp, #32]
  4344dc:	ldr	x21, [sp, #16]
  4344e0:	ldp	x29, x30, [sp], #48
  4344e4:	ret
  4344e8:	stp	x29, x30, [sp, #-80]!
  4344ec:	str	x25, [sp, #16]
  4344f0:	stp	x24, x23, [sp, #32]
  4344f4:	stp	x22, x21, [sp, #48]
  4344f8:	stp	x20, x19, [sp, #64]
  4344fc:	mov	x29, sp
  434500:	mov	x20, x1
  434504:	mov	x21, x0
  434508:	bl	4343b8 <warn@@Base+0x3024>
  43450c:	adrp	x8, 444000 <warn@@Base+0x12c6c>
  434510:	add	x8, x8, #0x874
  434514:	cmp	x21, #0x0
  434518:	adrp	x9, 436000 <warn@@Base+0x4c6c>
  43451c:	add	x9, x9, #0x850
  434520:	csel	x21, x8, x21, eq  // eq = none
  434524:	cmp	x20, #0x0
  434528:	mov	x19, x0
  43452c:	csel	x22, x9, x20, eq  // eq = none
  434530:	bl	402fd0 <strlen@plt>
  434534:	mov	x23, x0
  434538:	mov	x0, x21
  43453c:	bl	402fd0 <strlen@plt>
  434540:	mov	x24, x0
  434544:	mov	x0, x22
  434548:	bl	402fd0 <strlen@plt>
  43454c:	sxtw	x8, w23
  434550:	mov	x25, x0
  434554:	add	x8, x8, w24, sxtw
  434558:	add	x8, x8, w25, sxtw
  43455c:	add	x0, x8, #0x7
  434560:	bl	403290 <xmalloc@plt>
  434564:	mov	x1, x19
  434568:	mov	x20, x0
  43456c:	bl	403620 <strcpy@plt>
  434570:	add	x0, x20, w23, sxtw
  434574:	mov	x1, x21
  434578:	bl	403620 <strcpy@plt>
  43457c:	add	x8, x0, w24, sxtw
  434580:	mov	w9, #0x5858                	// #22616
  434584:	mov	w10, #0x5858                	// #22616
  434588:	movk	w9, #0x58, lsl #16
  43458c:	movk	w10, #0x5858, lsl #16
  434590:	add	x0, x8, #0x6
  434594:	mov	x1, x22
  434598:	stur	w9, [x8, #3]
  43459c:	str	w10, [x8]
  4345a0:	bl	403620 <strcpy@plt>
  4345a4:	mov	x0, x20
  4345a8:	mov	w1, w25
  4345ac:	bl	402fa0 <mkstemps@plt>
  4345b0:	cmn	w0, #0x1
  4345b4:	b.eq	4345dc <warn@@Base+0x3248>  // b.none
  4345b8:	bl	403390 <close@plt>
  4345bc:	cbnz	w0, 43460c <warn@@Base+0x3278>
  4345c0:	mov	x0, x20
  4345c4:	ldp	x20, x19, [sp, #64]
  4345c8:	ldp	x22, x21, [sp, #48]
  4345cc:	ldp	x24, x23, [sp, #32]
  4345d0:	ldr	x25, [sp, #16]
  4345d4:	ldp	x29, x30, [sp], #80
  4345d8:	ret
  4345dc:	adrp	x8, 455000 <warn@@Base+0x23c6c>
  4345e0:	ldr	x8, [x8, #4032]
  4345e4:	ldr	x20, [x8]
  4345e8:	bl	4037d0 <__errno_location@plt>
  4345ec:	ldr	w0, [x0]
  4345f0:	bl	403380 <strerror@plt>
  4345f4:	adrp	x1, 444000 <warn@@Base+0x12c6c>
  4345f8:	mov	x3, x0
  4345fc:	add	x1, x1, #0x877
  434600:	mov	x0, x20
  434604:	mov	x2, x19
  434608:	bl	403880 <fprintf@plt>
  43460c:	bl	403400 <abort@plt>
  434610:	mov	x1, x0
  434614:	mov	x0, xzr
  434618:	b	4344e8 <warn@@Base+0x3154>
  43461c:	nop
  434620:	stp	x29, x30, [sp, #-64]!
  434624:	mov	x29, sp
  434628:	stp	x19, x20, [sp, #16]
  43462c:	adrp	x20, 455000 <warn@@Base+0x23c6c>
  434630:	add	x20, x20, #0x3a8
  434634:	stp	x21, x22, [sp, #32]
  434638:	adrp	x21, 455000 <warn@@Base+0x23c6c>
  43463c:	add	x21, x21, #0x3a0
  434640:	sub	x20, x20, x21
  434644:	mov	w22, w0
  434648:	stp	x23, x24, [sp, #48]
  43464c:	mov	x23, x1
  434650:	mov	x24, x2
  434654:	bl	402f38 <memcpy@plt-0x38>
  434658:	cmp	xzr, x20, asr #3
  43465c:	b.eq	434688 <warn@@Base+0x32f4>  // b.none
  434660:	asr	x20, x20, #3
  434664:	mov	x19, #0x0                   	// #0
  434668:	ldr	x3, [x21, x19, lsl #3]
  43466c:	mov	x2, x24
  434670:	add	x19, x19, #0x1
  434674:	mov	x1, x23
  434678:	mov	w0, w22
  43467c:	blr	x3
  434680:	cmp	x20, x19
  434684:	b.ne	434668 <warn@@Base+0x32d4>  // b.any
  434688:	ldp	x19, x20, [sp, #16]
  43468c:	ldp	x21, x22, [sp, #32]
  434690:	ldp	x23, x24, [sp, #48]
  434694:	ldp	x29, x30, [sp], #64
  434698:	ret
  43469c:	nop
  4346a0:	ret
  4346a4:	nop
  4346a8:	mov	x2, x1
  4346ac:	mov	x1, x0
  4346b0:	mov	w0, #0x0                   	// #0
  4346b4:	b	403810 <__xstat@plt>
  4346b8:	mov	x2, x1
  4346bc:	mov	w1, w0
  4346c0:	mov	w0, #0x0                   	// #0
  4346c4:	b	4036c0 <__fxstat@plt>

Disassembly of section .fini:

00000000004346c8 <.fini>:
  4346c8:	stp	x29, x30, [sp, #-16]!
  4346cc:	mov	x29, sp
  4346d0:	ldp	x29, x30, [sp], #16
  4346d4:	ret
