dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_11,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
rom_256x8b.v,verilog,xil_defaultlib,../../../../DDS.srcs/sources_1/ip/rom_256x8b/sim/rom_256x8b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
