{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714568151668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568151669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:55:51 2024 " "Processing started: Wed May  1 14:55:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568151669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714568151669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta endeavour -c EndeavourSoc " "Command: quartus_sta endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714568151669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714568151700 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1714568151946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568151985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568151985 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714568152584 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568152615 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568152615 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568152615 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568152615 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568152615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714568152615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[15\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\] " "set_output_delay -clock \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568152617 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dq\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dm\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_dqs\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_p\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_p\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ck_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cke\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cke\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cs_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cs_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ras_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ras_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cas_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_cas_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_we_n\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_we_n\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_ba\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at EndeavourSoc.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port \"io_ddr_sdram_a\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568152618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568152657 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714568152659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714568152667 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714568152733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714568152768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.395 " "Worst-case setup slack is -10.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.395            -114.117 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.395            -114.117 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.041               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.311               0.000 io_pllb_clk2  " "    6.311               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.100               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.100               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.610               0.000 io_plla_clk2  " "    7.610               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.630               0.000 io_plla_clk0  " "    7.630               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.630               0.000 io_pllb_clk0  " "    7.630               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.631               0.000 io_pllb_clk1  " "    7.631               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.632               0.000 io_plla_clk1  " "    7.632               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568152768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.275               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 io_plla_clk0  " "    0.372               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 io_pllb_clk0  " "    0.373               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 io_pllb_clk2  " "    0.373               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 io_pllb_clk1  " "    0.374               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 io_plla_clk1  " "    0.375               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.405               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.408               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 io_plla_clk2  " "    0.458               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568152810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.716 " "Worst-case recovery slack is 4.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568152817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.446 " "Worst-case removal slack is 4.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.446               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.446               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568152823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 io_pllb_clk0  " "    4.740               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 io_pllb_clk2  " "    4.744               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 io_pllb_clk1  " "    4.752               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.754               0.000 io_plla_clk0  " "    4.754               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.754               0.000 io_plla_clk2  " "    4.754               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 io_plla_clk1  " "    4.756               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.806               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.806               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.907               0.000 io_clk_in  " "    4.907               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568152828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568152828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714568152846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714568152880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714568155390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568155742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714568155827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.193 " "Worst-case setup slack is -9.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.193             -86.331 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.193             -86.331 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.604               0.000 io_pllb_clk2  " "    6.604               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.833               0.000 io_plla_clk2  " "    7.833               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.854               0.000 io_pllb_clk1  " "    7.854               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.855               0.000 io_plla_clk0  " "    7.855               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.856               0.000 io_pllb_clk0  " "    7.856               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.858               0.000 io_plla_clk1  " "    7.858               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.994               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.994               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568155827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.212               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.331               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.333               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_plla_clk0  " "    0.333               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_pllb_clk0  " "    0.333               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_pllb_clk2  " "    0.333               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 io_plla_clk1  " "    0.335               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 io_pllb_clk1  " "    0.335               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 io_plla_clk2  " "    0.430               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568155857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.089 " "Worst-case recovery slack is 5.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.089               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.089               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568155862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.936 " "Worst-case removal slack is 3.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.936               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.936               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568155868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 io_pllb_clk0  " "    4.750               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 io_pllb_clk2  " "    4.756               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.757               0.000 io_pllb_clk1  " "    4.757               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.771               0.000 io_plla_clk1  " "    4.771               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 io_plla_clk0  " "    4.772               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 io_plla_clk2  " "    4.773               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.817               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.817               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.930               0.000 io_clk_in  " "    4.930               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.129               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.129               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568155873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568155873 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714568155892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568156184 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714568156214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.361 " "Worst-case setup slack is -2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361             -11.895 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.361             -11.895 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.891               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.574               0.000 io_pllb_clk2  " "    8.574               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.081               0.000 io_plla_clk2  " "    9.081               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.092               0.000 io_pllb_clk1  " "    9.092               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.093               0.000 io_plla_clk0  " "    9.093               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.093               0.000 io_pllb_clk0  " "    9.093               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.095               0.000 io_plla_clk1  " "    9.095               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.690               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.690               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568156214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.331 " "Worst-case hold slack is -0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -2.534 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.331              -2.534 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_plla_clk0  " "    0.152               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_pllb_clk0  " "    0.152               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_pllb_clk2  " "    0.152               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 io_pllb_clk1  " "    0.153               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 io_plla_clk1  " "    0.154               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 io_plla_clk2  " "    0.164               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.209               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.210               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568156244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.773 " "Worst-case recovery slack is 7.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.773               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.773               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568156249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.085 " "Worst-case removal slack is 2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.085               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568156255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.818 " "Worst-case minimum pulse width slack is 1.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.818               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.818               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 io_pllb_clk2  " "    4.333               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.335               0.000 io_pllb_clk0  " "    4.335               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.342               0.000 io_pllb_clk1  " "    4.342               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.468               0.000 io_plla_clk0  " "    4.468               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.468               0.000 io_plla_clk2  " "    4.468               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.471               0.000 io_plla_clk1  " "    4.471               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 io_clk_in  " "    4.666               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.924               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.924               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.220               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.220               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568156260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568156260 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714568157036 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714568157036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568157099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:55:57 2024 " "Processing ended: Wed May  1 14:55:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568157099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568157099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568157099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714568157099 ""}
