-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -6977                |
|     Setup TNS             |      -361276                |
|     Num of violated S-EP  |          397                |
|     Hold WNS              |           40                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |        23293                |
|     #luts                 |        16069                |
|     #lut1                 |          315                |
|     #lut1(~A)             |          315                |
|     #slices               |         5044                |
|     slices percentage     |        4.32%                |
|     #RAMs                 |           95                |
|     #DSPs                 |           74                |
|     #f7mux                |        0.08%                |
|     #MACROs               |          432                |
|     #insts in MACRO       |         5298                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |         2959                |
|     #keep_hier            |            0                |
|     #dont_touch           |            0                |
|     #mark_debug           |          571                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        27.70                |
| dff(single fanout)->dff   |         2564                |
| dff(single fanout)->dram  |            1                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     S_hs_rx_clk           |           33                |
|     Total                 |           33                |
-----------------------------------------------------------
| Rent**                    |                             |
|     uidbuf_u0             |         0.71                |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Over-quota Path Details
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock     |  Index  |  Budget(Period)  |  Level(Quota)  |                                                                            Cell Type List                                                                            |  Reason  |  Slack  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  S_hs_rx_clk  |    1    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT5,LUT4,SEQ  |  normal  |  -6169  
               |    2    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT5,LUT4,SEQ  |  normal  |  -6169  
               |    3    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
               |    4    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
               |    5    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Note: Table only show top 5 paths for each clock group in default

Logic Level Distribution
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Clock              |  Period             |  0      |  1     |  2     |  3     |  4     |  5    |  6    |  7    |  8   |  9   |  10  |  11  |  12  |  13  |  14  |  15
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  S_hs_rx_clk        |  6.000ns (166MHz)   |  8884   |  4955  |  4671  |  3396  |  1254  |  496  |  12   |  109  |  11  |  0   |  0   |  0   |  0   |  0   |  12  |  10
  cam_clk_24m        |  41.456ns (24MHz)   |  61     |  39    |  57    |  26    |  49    |  31   |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  clk_25m            |  40.000ns (25MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  cpu_clk_70m        |  14.545ns (68MHz)   |  5      |  3     |  2     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  ddr_clk            |  10.000ns (100MHz)  |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  pclkx1             |  7.272ns (137MHz)   |  920    |  475   |  205   |  65    |  159   |  73   |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  pclkx5             |  1.454ns (687MHz)   |  16     |  33    |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/ctl_clk  |  5.000ns (200MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/ddr_clk  |  1.250ns (800MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/dfi_clk  |  5.000ns (200MHz)   |  5215   |  2366  |  1240  |  1884  |  190   |  93   |  111  |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/fbk_clk  |  5.000ns (200MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/mcu_clk  |  20.000ns (50MHz)   |  1036   |  426   |  176   |  102   |  477   |  63   |  46   |  107  |  36  |  65  |  32  |  2   |  4   |  36  |  3   |  0
  u_ddr_phy/ref_clk  |  5.000ns (200MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/sclk0    |  5.000ns (200MHz)   |  628    |  64    |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/sclk1    |  5.000ns (200MHz)   |  2700   |  330   |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/usr_clk  |  5.000ns (200MHz)   |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  Total              |  NA                 |  19465  |  8691  |  6351  |  5473  |  2129  |  756  |  169  |  216  |  47  |  65  |  32  |  2   |  4   |  36  |  15  |  10
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------------------+
|Inst                    |Model              |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------------------+
|top                     |system_top         |0.15     |51902    |232064  |23       |
|  uidbuf_u0             |uidbuf_13          |0.71     |1404     |6215    |747      |
|  u_ddr_phy             |ddr_ip_5           |0.52     |15680    |74380   |726      |
|  face_recognition_inst |face_recognition_1 |0.41     |11292    |51399   |203      |
|  u_isp_top             |isp_top_8          |0.38     |18823    |82320   |176      |
|  u_hdmi_tx             |hdmi_tx_6          |0.31     |1730     |6428    |38       |
+-----------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

QoR Evaluation
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                     |  Suggestion
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1002  |  HIGH      |  - 33 over-quota path exist.                                     |  - Try following setting to reduce over-quota:
            |            |                                                                  |      set_param gate map_mode logic_level_prior
            |            |                                                                  |      set_param gate map_strategy 2
            |            |                                                                  |      set_param gate multi_thread_mapping strategy
            |            |                                                                  |      set_param place logic_level_opt on
            |            |                                                                  |  
  QOR-3100  |  HIGH      |  - Long carry chain on over quota path, which may introduce lar  |  - Try to use directive "use_ripple = 0" to break the carry cha
            |            |    ge data path delay.                                           |    in.
            |            |                                                                  |  
  QOR-1001  |  LOW       |  - Gate timing is too bad, SWNS -6977ps and STNS -361276ps.      |  - Try following setting to improve timing:
            |            |                                                                  |      set_param gate map_mode logic_level_prior
            |            |                                                                  |      set_param gate map_strategy 2
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
