5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always_ff1.vcd -o always_ff1.cdd -v always_ff1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always_ff1.v 1 31 1
2 1 7 230028 2 1 c 0 0 resetn
2 2 7 1b0021 0 2a 20000 0 0 1 2 2
2 3 7 1b0028 2 28 20008 1 2 1 2 2
2 4 7 140016 15 1 c 0 0 clk
2 5 7 c0012 0 2a 20000 0 0 1 2 2
2 6 7 c0016 15 27 20008 4 5 1 2 2
2 7 7 c0028 23 2b 2100a 3 6 1 2 2
2 8 8 7000c 2 1 c 0 0 resetn
2 9 8 60006 2 1d 2000c 8 0 1 2 1102
2 10 8 2000e b 39 e 9 0
2 11 11 90009 1 1 8 0 0 d
2 12 11 40004 0 1 400 0 0 q
2 13 11 40009 5 38 600a 11 12
2 14 9 9000c 1 0 20004 0 0 1 36 0
2 15 9 40004 0 1 400 0 0 q
2 16 9 4000c 6 38 6006 14 15
2 17 26 8000c 1 3d 121002 0 0 1 2 2 $u1
1 clk 3 830004 1 0 0 0 1 33 1102
1 resetn 4 30004 1 0 0 0 1 33 102
1 q 5 30004 1 0 0 0 1 33 102
1 d 5 30007 1 0 0 0 1 33 2
4 13 7 7
4 16 7 7
4 10 16 13
4 7 10 0
4 17 0 0
3 1 main.$u0 "main.$u0" always_ff1.v 0 24 1
3 1 main.$u1 "main.$u1" always_ff1.v 0 29 1
2 18 27 7000a 1 0 20004 0 0 1 36 0
2 19 27 10003 0 1 400 0 0 clk
2 20 27 1000a 1 37 11006 18 19
2 21 28 b000b 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 22 28 9000c 29 2c 22000a 21 0 32 2 aa aa aa aa aa aa aa aa
2 23 28 150017 14 1 1c 0 0 clk
2 24 28 140014 14 1b 2002c 23 0 1 2 1102
2 25 28 e0010 0 1 400 0 0 clk
2 26 28 e0017 14 37 602e 24 25
4 26 22 22
4 22 26 0
4 20 22 22
