module serial_clkfix {

 reg cnt[8]=0;
 wire    cnttmp[8];   

 {
     cnttmp = cnt - 0x01;
     if(cnttmp == 0xff) {baud(); cnt := CLKDIV;}
       else      cnt := cnttmp;
     }
}
