<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::Register Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Register.html">Register</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1Register-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::Register Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Wrapper class representing virtual and physical registers.  
 <a href="classllvm_1_1Register.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a228e680d10a53c933898d03cc834e5a0"><td class="memItemLeft" align="right" valign="top">constexpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a228e680d10a53c933898d03cc834e5a0">Register</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Val=0)</td></tr>
<tr class="separator:a228e680d10a53c933898d03cc834e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memItemLeft" align="right" valign="top">constexpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a8c98da56d9b14f4dc39ca3b79cf1a6e3">Register</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> Val)</td></tr>
<tr class="separator:a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc26d28b4ae2dc237a02c2206ea7d39a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#abc26d28b4ae2dc237a02c2206ea7d39a">isStack</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abc26d28b4ae2dc237a02c2206ea7d39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a stack slot.  <a href="classllvm_1_1Register.html#abc26d28b4ae2dc237a02c2206ea7d39a">More...</a><br /></td></tr>
<tr class="separator:abc26d28b4ae2dc237a02c2206ea7d39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebafd86dde59b5a05b22e8720e808a9d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebafd86dde59b5a05b22e8720e808a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">More...</a><br /></td></tr>
<tr class="separator:aebafd86dde59b5a05b22e8720e808a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">More...</a><br /></td></tr>
<tr class="separator:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a5f34bdaea90f8ee41a43a83a0c0e3b4c">virtRegIndex</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <a href="classllvm_1_1Register.html#a5f34bdaea90f8ee41a43a83a0c0e3b4c">More...</a><br /></td></tr>
<tr class="separator:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523e628055b7c11ff382d96d1c0eb180"><td class="memItemLeft" align="right" valign="top">constexpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a523e628055b7c11ff382d96d1c0eb180">operator unsigned</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a523e628055b7c11ff382d96d1c0eb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488b598369bef536fa5ee42d3527ec45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a488b598369bef536fa5ee42d3527ec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a978d593d9f5d4ff1e9d1218c06a7c72c">operator MCRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49effcc0d9e7a321043ade70145d11f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a49effcc0d9e7a321043ade70145d11f6">asMCReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a49effcc0d9e7a321043ade70145d11f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility to check-convert this value to a <a class="el" href="classllvm_1_1MCRegister.html" title="Wrapper class representing physical registers. Should be passed by value.">MCRegister</a>.  <a href="classllvm_1_1Register.html#a49effcc0d9e7a321043ade70145d11f6">More...</a><br /></td></tr>
<tr class="separator:a49effcc0d9e7a321043ade70145d11f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d084de4b1832ce294e0bd12095f7e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a89d084de4b1832ce294e0bd12095f7e7">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a89d084de4b1832ce294e0bd12095f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons between register objects.  <a href="classllvm_1_1Register.html#a89d084de4b1832ce294e0bd12095f7e7">More...</a><br /></td></tr>
<tr class="separator:a89d084de4b1832ce294e0bd12095f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abf9edbda985733f11428605b6a6edc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a1abf9edbda985733f11428605b6a6edc">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1abf9edbda985733f11428605b6a6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b367743d6b4a6239f3a18b1277431ca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a7b367743d6b4a6239f3a18b1277431ca">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b367743d6b4a6239f3a18b1277431ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98495d337d0ccad2663eb9f5ac566b87"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a98495d337d0ccad2663eb9f5ac566b87">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98495d337d0ccad2663eb9f5ac566b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459ea78f9e16567a2178468246d4b5c4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a459ea78f9e16567a2178468246d4b5c4">operator==</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a459ea78f9e16567a2178468246d4b5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons against register constants.  <a href="classllvm_1_1Register.html#a459ea78f9e16567a2178468246d4b5c4">More...</a><br /></td></tr>
<tr class="separator:a459ea78f9e16567a2178468246d4b5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#ae55fd603c8609d5a2fca97d53f631d3c">operator!=</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6172593944c8b13fffab6cb9892a984e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a6172593944c8b13fffab6cb9892a984e">operator==</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6172593944c8b13fffab6cb9892a984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8443720762957a6c6a25ffab02ff3805"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a8443720762957a6c6a25ffab02ff3805">operator!=</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8443720762957a6c6a25ffab02ff3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca94b010f1cb9bef67545ef55a11333"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a9ca94b010f1cb9bef67545ef55a11333">operator==</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ca94b010f1cb9bef67545ef55a11333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92e3306cabaf08ed69ccf534e8e3839"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#af92e3306cabaf08ed69ccf534e8e3839">operator!=</a> (<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> Other) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af92e3306cabaf08ed69ccf534e8e3839"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">isStackSlot</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register.  <a href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">More...</a><br /></td></tr>
<tr class="separator:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47caf9a25186eed2215d13171af1f3ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">stackSlot2Index</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg)</td></tr>
<tr class="memdesc:a47caf9a25186eed2215d13171af1f3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the frame index from a register value representing a stack slot.  <a href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">More...</a><br /></td></tr>
<tr class="separator:a47caf9a25186eed2215d13171af1f3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cd11abfd541caadc1fc825b78f9903"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a92cd11abfd541caadc1fc825b78f9903">index2StackSlot</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI)</td></tr>
<tr class="memdesc:a92cd11abfd541caadc1fc825b78f9903"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a non-negative frame index to a stack slot register value.  <a href="classllvm_1_1Register.html#a92cd11abfd541caadc1fc825b78f9903">More...</a><br /></td></tr>
<tr class="separator:a92cd11abfd541caadc1fc825b78f9903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aef3aa547629015801993f9d393109"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">isPhysicalRegister</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Reg)</td></tr>
<tr class="memdesc:af4aef3aa547629015801993f9d393109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">More...</a><br /></td></tr>
<tr class="separator:af4aef3aa547629015801993f9d393109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94ac0eb79655589fb116359f862886c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">isVirtualRegister</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Reg)</td></tr>
<tr class="memdesc:ab94ac0eb79655589fb116359f862886c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">More...</a><br /></td></tr>
<tr class="separator:ab94ac0eb79655589fb116359f862886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df23dddc646b6a4b36ff483063a4ff8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">virtReg2Index</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg)</td></tr>
<tr class="memdesc:a4df23dddc646b6a4b36ff483063a4ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <a href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">More...</a><br /></td></tr>
<tr class="separator:a4df23dddc646b6a4b36ff483063a4ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1979c563289f871907832e419889f979"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">index2VirtReg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)</td></tr>
<tr class="memdesc:a1979c563289f871907832e419889f979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 0-based index to a virtual register number.  <a href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">More...</a><br /></td></tr>
<tr class="separator:a1979c563289f871907832e419889f979"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Wrapper class representing virtual and physical registers. </p>
<p>Should be passed by value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00019">19</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a228e680d10a53c933898d03cc834e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228e680d10a53c933898d03cc834e5a0">&#9670;&nbsp;</a></span>Register() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em> = <code>0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00023">23</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Register_8h_source.html#l00058">index2StackSlot()</a>.</p>

</div>
</div>
<a id="a8c98da56d9b14f4dc39ca3b79cf1a6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c98da56d9b14f4dc39ca3b79cf1a6e3">&#9670;&nbsp;</a></span>Register() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00024">24</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a49effcc0d9e7a321043ade70145d11f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49effcc0d9e7a321043ade70145d11f6">&#9670;&nbsp;</a></span>asMCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::Register::asMCReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility to check-convert this value to a <a class="el" href="classllvm_1_1MCRegister.html" title="Wrapper class representing physical registers. Should be passed by value.">MCRegister</a>. </p>
<p>The caller is expected to have already validated that this <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> is, indeed, physical. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00120">120</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00058">llvm::MCRegister::isPhysicalRegister()</a>, and <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::NoRegister</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00105">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00937">isCopyFeedingInvariantStore()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00716">updatePhysDepsDownwards()</a>.</p>

</div>
</div>
<a id="a488b598369bef536fa5ee42d3527ec45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488b598369bef536fa5ee42d3527ec45">&#9670;&nbsp;</a></span>id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::Register::id </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00111">111</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00085">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00125">llvm::VirtRegMap::assignVirt2Shape()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00127">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00447">llvm::RegAllocEvictionAdvisor::canReassign()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00131">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="Register_8h_source.html#l00155">llvm::DenseMapInfo&lt; Register &gt;::getHashValue()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00184">llvm::ARMBankConflictHazardRecognizer::getHazardType()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00137">getLibCallID()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00161">llvm::VirtRegMap::getPreSplitReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00822">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00187">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00176">llvm::VirtRegMap::isAssignedReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00153">llvm::VirtRegMap::setIsSplitFromReg()</a>, and <a class="el" href="RegAllocPBQP_8h_source.html#l00148">llvm::PBQP::RegAlloc::GraphMetadata::setNodeIdForVReg()</a>.</p>

</div>
</div>
<a id="a92cd11abfd541caadc1fc825b78f9903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cd11abfd541caadc1fc825b78f9903">&#9670;&nbsp;</a></span>index2StackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::Register::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a non-negative frame index to a stack slot register value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00058">58</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00045">llvm::MCRegister::FirstStackSlot</a>, and <a class="el" href="Register_8h_source.html#l00023">Register()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveStacks_8cpp_source.html#l00054">llvm::LiveStacks::getOrCreateInterval()</a>, and <a class="el" href="RDFRegisters_8h_source.html#l00110">llvm::rdf::PhysicalRegisterInfo::getRegMaskId()</a>.</p>

</div>
</div>
<a id="a1979c563289f871907832e419889f979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1979c563289f871907832e419889f979">&#9670;&nbsp;</a></span>index2VirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::Register::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a 0-based index to a virtual register number. </p>
<p>This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00084">84</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegister_8h_source.html#l00046">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00832">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00210">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00234">llvm::getLiveRegs()</a>, <a class="el" href="SPIRVModuleAnalysis_8h_source.html#l00185">llvm::SPIRV::ModuleAnalysisInfo::getOrCreateMBBRegister()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00148">llvm::LiveIntervals::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00103">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01036">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a id="a13bd3dae94013a7bf38afc9391c8fa8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13bd3dae94013a7bf38afc9391c8fa8f">&#9670;&nbsp;</a></span>isPhysical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::isPhysical </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00097">97</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00065">isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01969">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01890">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00313">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01068">canFoldAsPredicatedOp()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00198">llvm::canReplaceReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="VarLocBasedImpl_8cpp_source.html#l02163">collectRegDefs()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00105">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00050">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01049">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00540">llvm::CoalescerPair::flip()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06128">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00570">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08416">llvm::SIInstrInfo::getInstructionUniformity()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00133">getMopState()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04295">llvm::HexagonInstrInfo::getOperandLatency()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00551">llvm::getRegState()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05842">llvm::X86InstrInfo::getUndefRegClearance()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00549">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00268">isCopyToReg()</a>, <a class="el" href="X86OptimizeLEAs_8cpp_source.html#l00201">isIdenticalOp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00566">isLibCallInTailPosition()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03886">isLocalCopy()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00107">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01372">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03951">loadRegPairFromStackSlot()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00053">MIIsInTerminatorSequence()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08579">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00782">llvm::MachineOperand::print()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01501">llvm::HexagonFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03797">storeRegPairToStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00078">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01217">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="af4aef3aa547629015801993f9d393109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aef3aa547629015801993f9d393109">&#9670;&nbsp;</a></span>isPhysicalRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::Register::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00065">65</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00058">llvm::MCRegister::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01104">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00628">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03404">AddSubReg()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00085">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00449">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l10294">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00085">llvm::M68kRegisterInfo::getMaximalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">llvm::TargetRegisterInfo::getMinimalPhysRegClassLLT()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00040">llvm::rdf::CopyPropagation::interpretAsCopy()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00465">llvm::TargetRegisterInfo::isCalleeSavedPhysReg()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00538">llvm::PPCRegisterInfo::isCallerPreservedPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00226">isEvenReg()</a>, <a class="el" href="Register_8h_source.html#l00097">isPhysical()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02735">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03257">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00967">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03631">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00093">llvm::MachineOperand::substPhysReg()</a>, and <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00452">llvm::DwarfCompileUnit::updateSubprogramScopeDIEImpl()</a>.</p>

</div>
</div>
<a id="abc26d28b4ae2dc237a02c2206ea7d39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc26d28b4ae2dc237a02c2206ea7d39a">&#9670;&nbsp;</a></span>isStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::isStack </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00049">49</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isStackSlot()</a>.</p>

</div>
</div>
<a id="a1b164a8c57e21c6b879b8bdcc55c5f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b164a8c57e21c6b879b8bdcc55c5f28">&#9670;&nbsp;</a></span>isStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::Register::isStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. </p>
<p><a class="el" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: remove in favor of member. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00044">44</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::isRegMaskId()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4a6966b99e305bd6f01fb17c645ae3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6966b99e305bd6f01fb17c645ae3da">&#9670;&nbsp;</a></span>isValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::isValid </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00126">126</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::NoRegister</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVAsmPrinter_8cpp_source.html#l00389">addOpsFromMDNode()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00103">llvm::GISelAddressing::aliasIsKnownForLoadStore()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01556">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00516">llvm::buildAtomicCompareExchangeInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00653">llvm::buildAtomicFlagInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00614">llvm::buildAtomicRMWInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00694">llvm::buildBarrierInst()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00223">llvm::SPIRVGlobalRegistry::buildConstantFP()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00177">llvm::SPIRVGlobalRegistry::buildConstantInt()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00413">llvm::SPIRVGlobalRegistry::buildConstantSampler()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">copySubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02014">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01323">llvm::HexagonDAGToDAGISel::emitFunctionEntryCode()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01597">llvm::generateEnqueueInst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00831">llvm::generateGroupInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07835">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00394">llvm::SPIRVGlobalRegistry::getOrCreateConstNullPtr()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00895">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeByOpcode()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l01071">llvm::SPIRVGlobalRegistry::getOrCreateUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00147">llvm::HexagonRegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01392">getTestBitReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03631">getTruncStoreByteOffset()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="MachineLateInstrsCleanup_8cpp_source.html#l00149">isCandidate()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01934">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="SPIRVMCInstLower_8cpp_source.html#l00023">llvm::SPIRVMCInstLower::lower()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00355">llvm::SPIRVCallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07295">llvm::LegalizerHelper::lowerReadWriteRegister()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02723">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03693">llvm::CombinerHelper::matchTruncStoreMerge()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00957">popRegsFromStack()</a>, and <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01501">llvm::HexagonFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="aebafd86dde59b5a05b22e8720e808a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebafd86dde59b5a05b22e8720e808a9d">&#9670;&nbsp;</a></span>isVirtual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::isVirtual </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00091">91</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00801">llvm::MachineRegisterInfo::addRegAllocationHint()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00600">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00085">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00127">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01042">attemptDebugCopyProp()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04898">canCombine()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01431">canCombineFPFusedMultiply()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00131">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03850">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00135">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00412">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00212">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00103">llvm::ThumbRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11711">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08312">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05588">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05780">genMaddR()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00124">getCallTargetRegOpnd()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00182">getCopyRegClasses()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00158">getDefRegMask()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05336">getFMULPatterns()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02081">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00822">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00841">llvm::MachineRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00120">llvm::VirtRegMap::getShape()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00832">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00187">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">getUsedRegMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08151">llvm::getVRegSubRegDef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00565">hasSameValue()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00106">INITIALIZE_PASS()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00937">isCopyFeedingInvariantStore()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00593">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00566">isLibCallInTailPosition()</a>, <a class="el" href="RISCVMacroFusion_8cpp_source.html#l00025">isLUIADDI()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00097">isSignExtendedW()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00426">isTileRegDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01501">isVirtualRegisterOperand()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00607">IsWritingToVCCR()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03257">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03976">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02934">MatchingStackOffset()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00201">llvm::BitTracker::RegisterCell::meet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00434">oneUseDominatesOtherUses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06832">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01240">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00375">llvm::BitTracker::MachineEvaluator::putCell()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00764">llvm::RegPressureTracker::recede()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00071">llvm::WebAssemblyAsmPrinter::regToString()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00446">removeMapRegEntry()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00124">rescheduleCanonically()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00131">resultDependsOnExec()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00534">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00229">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00449">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01238">spillRegPairs()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00063">llvm::stableHashValue()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00163">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03820">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01199">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">llvm::SIInstrInfo::usesConstantBus()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ab94ac0eb79655589fb116359f862886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94ac0eb79655589fb116359f862886c">&#9670;&nbsp;</a></span>isVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::Register::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00071">71</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00046">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00976">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00536">canFoldIntoCSel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00649">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05240">definedBySignExtendingOp()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05287">definedByZeroExtendingOp()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00150">dominatesAllUsesOf()</a>, <a class="el" href="FastISel_8cpp_source.html#l02110">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05780">genMaddR()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00833">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="Register_8h_source.html#l00091">isVirtual()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l00275">MatchingStackOffset()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00165">llvm::printVRegOrUnit()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00523">removeCopies()</a>, and <a class="el" href="LiveInterval_8cpp_source.html#l00869">stripValuesNotDefiningMask()</a>.</p>

</div>
</div>
<a id="a978d593d9f5d4ff1e9d1218c06a7c72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978d593d9f5d4ff1e9d1218c06a7c72c">&#9670;&nbsp;</a></span>operator MCRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::operator <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00113">113</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a523e628055b7c11ff382d96d1c0eb180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523e628055b7c11ff382d96d1c0eb180">&#9670;&nbsp;</a></span>operator unsigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr llvm::Register::operator <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00107">107</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a98495d337d0ccad2663eb9f5ac566b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98495d337d0ccad2663eb9f5ac566b87">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00132">132</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a1abf9edbda985733f11428605b6a6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abf9edbda985733f11428605b6a6edc">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00130">130</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a8443720762957a6c6a25ffab02ff3805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8443720762957a6c6a25ffab02ff3805">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00141">141</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="af92e3306cabaf08ed69ccf534e8e3839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92e3306cabaf08ed69ccf534e8e3839">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00144">144</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="ae55fd603c8609d5a2fca97d53f631d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55fd603c8609d5a2fca97d53f631d3c">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00139">139</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a7b367743d6b4a6239f3a18b1277431ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b367743d6b4a6239f3a18b1277431ca">&#9670;&nbsp;</a></span>operator==() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00131">131</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a89d084de4b1832ce294e0bd12095f7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d084de4b1832ce294e0bd12095f7e7">&#9670;&nbsp;</a></span>operator==() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons between register objects. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00129">129</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a6172593944c8b13fffab6cb9892a984e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172593944c8b13fffab6cb9892a984e">&#9670;&nbsp;</a></span>operator==() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00140">140</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="a9ca94b010f1cb9bef67545ef55a11333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca94b010f1cb9bef67545ef55a11333">&#9670;&nbsp;</a></span>operator==() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00143">143</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

</div>
</div>
<a id="a459ea78f9e16567a2178468246d4b5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459ea78f9e16567a2178468246d4b5c4">&#9670;&nbsp;</a></span>operator==() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons against register constants. </p>
<p>E.g.</p><ul>
<li>R == AArch64::WZR</li>
<li>R == 0</li>
<li>R == <a class="el" href="classllvm_1_1VirtRegMap.html#a472fd85e65eda4973c533f43b8226f20aab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> </li>
</ul>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00138">138</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>.</p>

</div>
</div>
<a id="a47caf9a25186eed2215d13171af1f3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47caf9a25186eed2215d13171af1f3ca">&#9670;&nbsp;</a></span>stackSlot2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::Register::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the frame index from a register value representing a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00052">52</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00045">llvm::MCRegister::FirstStackSlot</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00130">llvm::rdf::PhysicalRegisterInfo::getMaskUnits()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00114">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4df23dddc646b6a4b36ff483063a4ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df23dddc646b6a4b36ff483063a4ff8">&#9670;&nbsp;</a></span>virtReg2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::Register::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00077">77</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00062">checkFrameBase()</a>, <a class="el" href="SPIRVMCCodeEmitter_8cpp_source.html#l00077">emitOperand()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00061">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00149">llvm::WebAssemblyFunctionInfo::getWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00135">llvm::WebAssemblyFunctionInfo::isVRegStackified()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01309">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="SPIRVInstPrinter_8cpp_source.html#l00258">llvm::SPIRVInstPrinter::printOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00165">llvm::printVRegOrUnit()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00143">llvm::WebAssemblyFunctionInfo::setWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00123">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00130">llvm::WebAssemblyFunctionInfo::unstackifyVReg()</a>, and <a class="el" href="Register_8h_source.html#l00103">virtRegIndex()</a>.</p>

</div>
</div>
<a id="a5f34bdaea90f8ee41a43a83a0c0e3b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">&#9670;&nbsp;</a></span>virtRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::Register::virtRegIndex </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00103">103</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00077">virtReg2Index()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="Register_8h_source.html">Register.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:40:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
