#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb6bc504160 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb6bc5042d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb6bc514a30_0 .var "A", 1 0;
v0x7fb6bc514ae0_0 .var "B", 1 0;
v0x7fb6bc514b90_0 .var/i "mismatch_count", 31 0;
v0x7fb6bc514c40_0 .net "z", 0 0, L_0x7fb6bc514e30;  1 drivers
S_0x7fb6bc504400 .scope module, "UUT" "top_module" 2 16, 3 1 0, S_0x7fb6bc504160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 1 "z";
v0x7fb6bc5045c0_0 .net "A", 1 0, v0x7fb6bc514a30_0;  1 drivers
v0x7fb6bc514660_0 .net "B", 1 0, v0x7fb6bc514ae0_0;  1 drivers
v0x7fb6bc514710_0 .net *"_ivl_0", 0 0, L_0x7fb6bc514cf0;  1 drivers
L_0x7fb6bc263008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb6bc5147c0_0 .net/2u *"_ivl_2", 0 0, L_0x7fb6bc263008;  1 drivers
L_0x7fb6bc263050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb6bc514870_0 .net/2u *"_ivl_4", 0 0, L_0x7fb6bc263050;  1 drivers
v0x7fb6bc514960_0 .net "z", 0 0, L_0x7fb6bc514e30;  alias, 1 drivers
L_0x7fb6bc514cf0 .cmp/eq 2, v0x7fb6bc514a30_0, v0x7fb6bc514ae0_0;
L_0x7fb6bc514e30 .functor MUXZ 1, L_0x7fb6bc263050, L_0x7fb6bc263008, L_0x7fb6bc514cf0, C4<>;
    .scope S_0x7fb6bc504160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b01, 2'b00, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b00, 2'b01, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b10, 2'b01, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b00, 2'b11, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b11, 2'b01, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b11, 2'b01, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b01, 2'b01, v0x7fb6bc514c40_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb6bc514a30_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb6bc514ae0_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7fb6bc514c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 109 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 2'b00, 2'b10, v0x7fb6bc514c40_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fb6bc514b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb6bc514b90_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 114 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7fb6bc514b90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 118 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 120 "$display", "%0d mismatches out of %0d total tests.", v0x7fb6bc514b90_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Mt2015_eq2_0_tb.v";
    "RaR/modules/Mt2015_eq2.v";
