
---------- Begin Simulation Statistics ----------
final_tick                               1089306224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59001                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701948                       # Number of bytes of host memory used
host_op_rate                                    59194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18739.97                       # Real time elapsed on the host
host_tick_rate                               58127420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105677868                       # Number of instructions simulated
sim_ops                                    1109303231                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.089306                       # Number of seconds simulated
sim_ticks                                1089306224000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.424582                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138997606                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           158991445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11073539                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219340151                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18383368                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18659095                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          275727                       # Number of indirect misses.
system.cpu0.branchPred.lookups              279674863                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864844                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7650060                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260653782                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33808039                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54761167                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050618652                       # Number of instructions committed
system.cpu0.commit.committedOps            1052432637                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1920003463                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.350566                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1428718858     74.41%     74.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    284088647     14.80%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74492124      3.88%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     70316618      3.66%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16275615      0.85%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4891209      0.25%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3499400      0.18%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3912953      0.20%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33808039      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1920003463                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855647                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015817970                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326201055                       # Number of loads committed
system.cpu0.commit.membars                    3625339                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625345      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583814595     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328012516     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127138735     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052432637                       # Class of committed instruction
system.cpu0.commit.refs                     455151279                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050618652                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052432637                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.069911                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.069911                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            339227976                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3432618                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138269764                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1126834098                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               813508926                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                764778263                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7662082                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12098351                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5851523                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  279674863                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                199867572                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1123725690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2719703                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1144847433                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          432                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22171250                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128605                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         796216842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157380974                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.526442                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1931028770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.593809                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1129524398     58.49%     58.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               593906023     30.76%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               106957133      5.54%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78994722      4.09%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14244495      0.74%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3476184      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   86731      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734622      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104462      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1931028770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      243658183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7743878                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266812933                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502174                       # Inst execution rate
system.cpu0.iew.exec_refs                   478480691                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133960192                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              274825300                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            347470307                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816244                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4442859                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135153346                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1107178474                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344520499                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7358669                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1092070840                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1620845                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7069839                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7662082                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10599471                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19760139                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38563                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12232                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4293848                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21269252                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6203122                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12232                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1169201                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6574677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                472802316                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1083911201                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.864617                       # average fanout of values written-back
system.cpu0.iew.wb_producers                408793085                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.498422                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1083985231                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1336241447                       # number of integer regfile reads
system.cpu0.int_regfile_writes              691152757                       # number of integer regfile writes
system.cpu0.ipc                              0.483113                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.483113                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626889      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            603854607     54.92%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037745      0.73%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811618      0.16%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349676234     31.81%     87.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132422365     12.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1099429510                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2989397                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002719                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 428470     14.33%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2356710     78.84%     93.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               204215      6.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1098791964                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4132995310                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1083911150                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1161935674                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1101736686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1099429510                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5441788                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54745833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118230                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24867147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1931028770                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569349                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.824103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1139358301     59.00%     59.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          558865608     28.94%     87.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          180603196      9.35%     97.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37322578      1.93%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10965932      0.57%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1317918      0.07%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1556346      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712746      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             326145      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1931028770                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.505558                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         24281195                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3973535                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           347470307                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135153346                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2174686953                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3926654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              299552522                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670528895                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12533554                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               823314919                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17257926                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31294                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1367678491                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1117930804                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          715774081                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                759861333                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10397495                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7662082                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40509781                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45245181                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1367678447                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        128133                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4710                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26242742                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4662                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2993370157                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2225432683                       # The number of ROB writes
system.cpu0.timesIdled                       27052931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.474783                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8980360                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9505563                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1635149                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17320310                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            318667                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         485614                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          166947                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18933269                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4713                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           942557                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12198930                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1300514                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19034079                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55059216                       # Number of instructions committed
system.cpu1.commit.committedOps              56870594                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326983115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173925                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823227                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303388863     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11771887      3.60%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3891637      1.19%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3622101      1.11%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905651      0.28%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       319965      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1654890      0.51%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       127607      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1300514      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326983115                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501912                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52956790                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123114                       # Number of loads committed
system.cpu1.commit.membars                    3622527                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622527      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31999453     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934312     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314161      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56870594                       # Class of committed instruction
system.cpu1.commit.refs                      21248485                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55059216                       # Number of Instructions Simulated
system.cpu1.committedOps                     56870594                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.998094                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.998094                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            286514903                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               701718                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8232839                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80606437                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11984298                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26191853                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                942986                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1057275                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4326765                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18933269                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11460091                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    315838469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77859                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89897132                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3271160                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057330                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12486738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9299027                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272209                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329960805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.282556                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.779775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               277385913     84.07%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28477631      8.63%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14104901      4.27%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6112762      1.85%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1576095      0.48%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1928358      0.58%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  368423      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3752      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329960805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         289559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1001913                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14371439                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192606                       # Inst execution rate
system.cpu1.iew.exec_refs                    22450413                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5208788                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248993719                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21533269                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538042                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1041750                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6734313                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           75895638                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17241625                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           847215                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63608101                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1699238                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1709912                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                942986                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5586242                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          310017                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7654                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2501                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5410155                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1608942                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           479                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202118                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        799795                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35773606                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63225153                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30934516                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191446                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63243058                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79343504                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42128459                       # number of integer regfile writes
system.cpu1.ipc                              0.166720                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166720                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622627      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38219328     59.30%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19204291     29.79%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3408927      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64455316                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1922419                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029826                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 321660     16.73%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433762     74.58%     91.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               166995      8.69%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62755094                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460908445                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63225141                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         94921040                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68282511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64455316                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613127                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19025043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           114615                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2178859                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12521715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329960805                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289850902     87.84%     87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26965390      8.17%     96.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6972778      2.11%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2821021      0.85%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2484739      0.75%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             267417      0.08%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             429063      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             125072      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44423      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329960805                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195171                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15033902                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1706428                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21533269                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6734313                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       330250364                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1848353969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              267087725                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37984040                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11213732                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14008879                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1188063                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15715                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96860876                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              78503563                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52922129                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26861174                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7558776                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                942986                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21028594                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14938089                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96860864                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31447                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22748430                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   401587092                       # The number of ROB reads
system.cpu1.rob.rob_writes                  154791957                       # The number of ROB writes
system.cpu1.timesIdled                           8336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10222054                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2224                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10259143                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                198641                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13968865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27889762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        67115                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58594948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5675855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117171665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5742970                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11618726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2820134                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11100639                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2349313                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2349311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11618726                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41857799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41857799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1074442944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1074442944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13968989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13968989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13968989                       # Request fanout histogram
system.membus.respLayer1.occupancy        72046382343                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42419744904                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       392665900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   422160997.289156                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        72500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    977930500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1087342894500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1963329500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    168323756                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       168323756                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    168323756                       # number of overall hits
system.cpu0.icache.overall_hits::total      168323756                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31543816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31543816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31543816                       # number of overall misses
system.cpu0.icache.overall_misses::total     31543816                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 467801414496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 467801414496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 467801414496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 467801414496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    199867572                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    199867572                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    199867572                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    199867572                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.157824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.157824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157824                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14830.209969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14830.209969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14830.209969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14830.209969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1833                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.941176                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29731626                       # number of writebacks
system.cpu0.icache.writebacks::total         29731626                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1812155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1812155                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1812155                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1812155                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29731661                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29731661                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29731661                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29731661                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 420397552499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 420397552499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 420397552499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 420397552499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.148757                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.148757                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.148757                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.148757                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14139.726418                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14139.726418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14139.726418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14139.726418                       # average overall mshr miss latency
system.cpu0.icache.replacements              29731626                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    168323756                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      168323756                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31543816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31543816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 467801414496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 467801414496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    199867572                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    199867572                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.157824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14830.209969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14830.209969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1812155                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1812155                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29731661                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29731661                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 420397552499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 420397552499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.148757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.148757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14139.726418                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14139.726418                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          198055125                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29731626                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.661429                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        429466802                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       429466802                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    405431659                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       405431659                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    405431659                       # number of overall hits
system.cpu0.dcache.overall_hits::total      405431659                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     41874438                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      41874438                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     41874438                       # number of overall misses
system.cpu0.dcache.overall_misses::total     41874438                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1033119443030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1033119443030                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1033119443030                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1033119443030                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    447306097                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    447306097                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    447306097                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    447306097                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.093615                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093615                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.093615                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093615                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24671.840205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24671.840205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24671.840205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24671.840205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4596340                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       183501                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            96213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2405                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.772546                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.299792                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27055154                       # number of writebacks
system.cpu0.dcache.writebacks::total         27055154                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15567146                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15567146                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15567146                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15567146                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26307292                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26307292                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26307292                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26307292                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 516409191308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 516409191308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 516409191308                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 516409191308                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058813                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058813                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058813                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19629.887839                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19629.887839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19629.887839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19629.887839                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27055154                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    285388742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      285388742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34781679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34781679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 742097188000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 742097188000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320170421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320170421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21335.864436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21335.864436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11410177                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11410177                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23371502                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23371502                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 413817797000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 413817797000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17706.084829                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17706.084829                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120042917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120042917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7092759                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7092759                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 291022255030                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 291022255030                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127135676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127135676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41030.895739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41030.895739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4156969                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4156969                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2935790                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2935790                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102591394308                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102591394308                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023092                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34945.072470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34945.072470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1374                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1374                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9665500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9665500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434673                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434673                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7034.570597                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7034.570597                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1357                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1357                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72588.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72588.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047758                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047758                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4397.959184                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4397.959184                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       499500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       499500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047758                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047758                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3397.959184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3397.959184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757362                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757362                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64710603500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64710603500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418093                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85442.104964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85442.104964                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757362                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757362                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63953241500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63953241500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418093                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84442.104964                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84442.104964                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988364                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          433554211                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27064401                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.019354                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988364                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999636                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        925312043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       925312043                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            28913747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24068235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              355100                       # number of demand (read+write) hits
system.l2.demand_hits::total                 53346154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           28913747                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24068235                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9072                       # number of overall hits
system.l2.overall_hits::.cpu1.data             355100                       # number of overall hits
system.l2.overall_hits::total                53346154                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            817913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2985583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1423406                       # number of demand (read+write) misses
system.l2.demand_misses::total                5228892                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           817913                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2985583                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1990                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1423406                       # number of overall misses
system.l2.overall_misses::total               5228892                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  68731521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 268182359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    187084000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144502289000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481603253000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  68731521000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 268182359000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    187084000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144502289000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481603253000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29731660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27053818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11062                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58575046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29731660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27053818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11062                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58575046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.027510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.110357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.179895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.800338                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.027510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.110357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.179895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.800338                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84032.801777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89825.792483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94012.060302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101518.673520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92104.264728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84032.801777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89825.792483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94012.060302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101518.673520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92104.264728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 17                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8425740                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2820134                       # number of writebacks
system.l2.writebacks::total                   2820134                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         207215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          98546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              305936                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        207215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         98546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             305936                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       817818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2778368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1324860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4922956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       817818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2778368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1324860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9238902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14161858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  60547199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225891764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    163452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 123532949002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 410135364502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  60547199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225891764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    163452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 123532949002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 661081220370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1071216584872                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.027507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.102698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.744929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.027507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.102698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.744929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74035.053031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81303.759797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85576.963351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93242.266354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83310.792236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74035.053031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81303.759797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85576.963351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93242.266354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71554.089476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75640.963557                       # average overall mshr miss latency
system.l2.replacements                       19441704                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6640766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6640766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6640766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6640766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51774884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51774884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51774884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51774884                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9238902                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9238902                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 661081220370                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 661081220370                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71554.089476                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71554.089476                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.932203                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.924731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3309.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1967.741935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2825.581395                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       617000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1718000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.932203                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.924731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20018.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19903.225806                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19976.744186                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        50500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        50500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        12625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        33000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        27700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2283107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           132221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2415328                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1404240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1098365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2502605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135249351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112419721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247669072500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3687347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4917933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.380827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96314.982838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102351.878474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98964.507983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       115808                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        59540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           175348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1288432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1038825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2327257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 113366182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96941348500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210307531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.349420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87987.711032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93318.266792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90367.127911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      28913747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28922819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       817913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           819903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  68731521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    187084000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  68918605000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29731660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29742722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.027510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.179895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84032.801777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94012.060302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84057.022599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           175                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       817818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       819728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  60547199000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    163452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  60710651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.027507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74035.053031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85576.963351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74061.946158                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21785128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       222879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22008007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1581343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       325041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1906384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 132933007500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32082568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 165015575500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23366471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23914391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.067676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.593227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84063.361017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98703.142065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86559.463099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        91407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        39006                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       130413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1489936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       286035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1775971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 112525582000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26591600502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139117182502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.063764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.522038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75523.768806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92966.247145                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78333.025991                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          159                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               168                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          568                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             604                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18218000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1338500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19556500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          727                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           772                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.781293                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.782383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32073.943662                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37180.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32378.311258                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          283                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          302                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          285                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          302                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5979468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       335000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6314468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.392022                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.377778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.391192                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20980.589474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19705.882353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20908.834437                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   125729820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19442142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.466871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.810718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.011028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.710250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.356107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.108152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.418917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.376690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 955374782                       # Number of tag accesses
system.l2.tags.data_accesses                955374782                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      52340480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     178503168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        122240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85543104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    577445376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          893954368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     52340480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       122240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      52462720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180488576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180488576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         817820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2789112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1336611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9022584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13968037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2820134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2820134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48049372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        163868675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           112218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78529896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    530103807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820663968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48049372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       112218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48161590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165691311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165691311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165691311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48049372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       163868675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          112218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78529896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    530103807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            986355279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2729865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    817820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2685483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1309999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9005916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006654026250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168234                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27166891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2569634                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13968037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2820134                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13968037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2820134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 146910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            471790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            486714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            458936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            528931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            870614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2978787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2600514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            644829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            605218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            867130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           661301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           596898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           503449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           510918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           566586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           468512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            156507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            238970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           185607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           154920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           177757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           140065                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 325710926522                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69105635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            584857057772                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23566.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42316.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11286705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1630368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13968037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2820134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3469204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3481512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3487139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1255335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  971400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  678808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  184209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  130735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   94595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 179550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 180917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 180401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3633877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.495612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.919718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.779098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       974000     26.80%     26.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1486042     40.89%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       324402      8.93%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       226968      6.25%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95148      2.62%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55676      1.53%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       101042      2.78%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33443      0.92%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       337156      9.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3633877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.153286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.527828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168227    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.726648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           151219     89.89%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2032      1.21%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10741      6.38%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2884      1.71%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1003      0.60%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              249      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               80      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              884552128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9402240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174709376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               893954368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180488576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       812.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1089306129500                       # Total gap between requests
system.mem_ctrls.avgGap                      64885.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     52340480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    171870912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       122176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83839936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    576378624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174709376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48049372.019378088415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157780161.549871027470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 112159.461965949435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76966360.930294290185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 529124511.823224484921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160385915.503591209650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       817820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2789112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1336611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9022584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2820134                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  26913457631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 111702059875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83208943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  68250406891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 377907924432                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26105421352149                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32908.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40049.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43564.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51062.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41884.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9256801.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11509929900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6117650055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34129285680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7605054540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85988750640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     190653289350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     257743452000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       593747412165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.069329                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 667924215101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36374260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 385007748899                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14436030420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7672913160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64553561100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6644678940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85988750640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     384957226920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94119083520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       658372244700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.395927                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240411918672                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36374260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 812520045328                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10998272833.333334                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   50246777465.887650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 369275247500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165451306000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 923854918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11447370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11447370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11447370                       # number of overall hits
system.cpu1.icache.overall_hits::total       11447370                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12721                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12721                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12721                       # number of overall misses
system.cpu1.icache.overall_misses::total        12721                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    359088500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    359088500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    359088500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    359088500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11460091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11460091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11460091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11460091                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001110                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001110                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001110                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001110                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28228.008804                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28228.008804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28228.008804                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28228.008804                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11030                       # number of writebacks
system.cpu1.icache.writebacks::total            11030                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1659                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1659                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11062                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11062                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    306953500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    306953500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    306953500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    306953500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000965                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000965                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27748.463207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27748.463207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27748.463207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27748.463207                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11030                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11447370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11447370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12721                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12721                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    359088500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    359088500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11460091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11460091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001110                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28228.008804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28228.008804                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11062                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11062                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    306953500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    306953500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27748.463207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27748.463207                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.188485                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11304482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1024.885041                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326267500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.188485                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22931244                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22931244                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16294068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16294068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16294068                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16294068                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3883522                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3883522                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3883522                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3883522                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 322250783651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 322250783651                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 322250783651                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 322250783651                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20177590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20177590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20177590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20177590                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192467                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192467                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192467                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82979.002990                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82979.002990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82979.002990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82979.002990                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1149781                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       117547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20747                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1322                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.419145                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.916036                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778090                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778090                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2802969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2802969                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2802969                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2802969                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080553                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89582289166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89582289166                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89582289166                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89582289166                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053552                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053552                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053552                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053552                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82904.114066                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82904.114066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82904.114066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82904.114066                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778090                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14466862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14466862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2397000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2397000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 160041578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 160041578000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16863862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16863862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66767.450146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66767.450146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1848684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1848684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35708101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35708101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65123.215445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65123.215445                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1827206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1827206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1486522                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1486522                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 162209205651                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 162209205651                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3313728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3313728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.448595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.448595                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109119.949554                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109119.949554                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       954285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       954285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532237                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53874188166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53874188166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160616                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160616                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101222.177650                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101222.177650                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8232500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8232500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.378788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.378788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47042.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47042.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097403                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097403                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 88744.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88744.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       596500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       596500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5523.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5523.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4523.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4523.148148                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63081260000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63081260000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390639                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390639                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89157.641073                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89157.641073                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62373735000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62373735000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390639                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390639                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88157.641073                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88157.641073                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.779081                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19184874                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1787972                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.729963                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326279000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.779081                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899346                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899346                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45767384                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45767384                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1089306224000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53657996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9460900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51935126                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16621571                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13999202                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4936383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4936383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29742722                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23915276                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          772                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89194944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     81174586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5344919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175747603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3805650176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3462974720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1413888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227622464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7497661248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33460780                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181727360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92036679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065098                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86112395     93.56%     93.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5857169      6.36%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  67115      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92036679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117161725498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40611361943                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44613202505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2682899834                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16644397                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1204750840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 440411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714424                       # Number of bytes of host memory used
host_op_rate                                   442543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2863.39                       # Real time elapsed on the host
host_tick_rate                               40317527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261066531                       # Number of instructions simulated
sim_ops                                    1267171677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115445                       # Number of seconds simulated
sim_ticks                                115444616000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.184184                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12700258                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14401968                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           585039                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18131720                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1483373                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1497951                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14578                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25066429                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6405                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4435                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           525068                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20706799                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3970875                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2603797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11973283                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82020003                       # Number of instructions committed
system.cpu0.commit.committedOps              83317583                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    223028497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.373574                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.274137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    192212978     86.18%     86.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13224765      5.93%     92.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7216820      3.24%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3858617      1.73%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1374362      0.62%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       374049      0.17%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       623583      0.28%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       172448      0.08%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3970875      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    223028497                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458935                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78194447                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18893212                       # Number of loads committed
system.cpu0.commit.membars                    1947241                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947724      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60514004     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18897335     22.68%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1872702      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83317583                       # Class of committed instruction
system.cpu0.commit.refs                      20770415                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82020003                       # Number of Instructions Simulated
system.cpu0.committedOps                     83317583                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.795699                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.795699                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            169015987                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60333                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12108972                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97183906                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                14157136                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 39399203                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                525872                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               115123                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1773348                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25066429                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16123841                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    203561340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140955                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100372192                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          410                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1171810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109316                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20723717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14183631                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.437727                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         224871546                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.452531                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.861370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               159280398     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39386741     17.52%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20738344      9.22%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3782041      1.68%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  283198      0.13%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  683642      0.30%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23006      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690718      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3458      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           224871546                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1449                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     977                       # number of floating regfile writes
system.cpu0.idleCycles                        4431685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              552741                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22704589                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.404521                       # Inst execution rate
system.cpu0.iew.exec_refs                    23932600                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2073573                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6086826                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21918658                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            699708                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           142994                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2190965                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95175849                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21859027                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           413339                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92757970                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 79326                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27860567                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                525872                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27993757                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       276508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           48203                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          553                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2781                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3025446                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       313762                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           553                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       326045                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        226696                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 69998217                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91534404                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754781                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52833332                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.399185                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91645655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119750089                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67058676                       # number of integer regfile writes
system.cpu0.ipc                              0.357692                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.357692                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948188      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67036966     71.95%     74.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28630      0.03%     74.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57234      0.06%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 53      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                565      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                59      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               212      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22025185     23.64%     97.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2073483      2.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            456      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93171308                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1718                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3340                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1552                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1903                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     271349                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002912                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 206863     76.24%     76.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     76.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    116      0.04%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     76.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 57278     21.11%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6964      2.57%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               80      0.03%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91492751                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         411512612                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91532852                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107032746                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92468626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93171308                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2707223                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11858269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30440                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        103426                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4711350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    224871546                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.414331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.933185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          171271743     76.16%     76.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30432051     13.53%     89.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15465605      6.88%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2717674      1.21%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2971965      1.32%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             719895      0.32%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             999195      0.44%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             174824      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             118594      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      224871546                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.406324                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           860463                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          137889                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21918658                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2190965                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2123                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       229303231                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1586103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35727147                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60673501                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                463025                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15025468                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19053976                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                94936                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124836883                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96126156                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70413670                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40057596                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                998843                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                525872                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21525138                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9740174                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1599                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124835284                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     112010325                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695777                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5652733                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695658                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   314344081                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192490878                       # The number of ROB writes
system.cpu0.timesIdled                         173435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  381                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.462075                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13122630                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14347619                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           616967                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17923677                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1064493                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1066344                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1851                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24281837                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1174                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1049                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           615806                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18849781                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3360755                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15450409                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73368660                       # Number of instructions committed
system.cpu1.commit.committedOps              74550863                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    177538637                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.419913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.319687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    148959803     83.90%     83.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12567435      7.08%     90.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6716834      3.78%     94.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3845456      2.17%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1145711      0.65%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       275182      0.15%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       503629      0.28%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       163832      0.09%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3360755      1.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    177538637                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680981                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69639136                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16393238                       # Number of loads committed
system.cpu1.commit.membars                    1773414                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773414      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55026638     73.81%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16394287     21.99%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1356348      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74550863                       # Class of committed instruction
system.cpu1.commit.refs                      17750635                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73368660                       # Number of Instructions Simulated
system.cpu1.committedOps                     74550863                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.457531                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.457531                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            127201179                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1310                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12400690                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92237208                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10517321                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39980299                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616124                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1607                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1512014                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24281837                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14955315                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    163929484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75164                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96018652                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1234570                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.134670                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15280168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14187123                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.532532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         179826937                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.541296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.914528                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               117283032     65.22%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37003958     20.58%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20455077     11.37%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3585619      1.99%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  148361      0.08%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  690621      0.38%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     346      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659459      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     464      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           179826937                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         478827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              660273                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21334086                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.475442                       # Inst execution rate
system.cpu1.iew.exec_refs                    20871087                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1386092                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7178794                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20233032                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652979                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           137513                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1508071                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89893483                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19484995                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           511939                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85724940                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                128379                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             15853534                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616124                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16041037                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             709                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3839794                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       150674                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            33                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       375611                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        284662                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65329411                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84910963                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749245                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48947743                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.470928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85068127                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111263318                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62251970                       # number of integer regfile writes
system.cpu1.ipc                              0.406912                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.406912                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773715      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63436249     73.56%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  90      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19640870     22.78%     98.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1385859      1.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86236879                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     305044                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003537                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 278752     91.38%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26234      8.60%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   58      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84768208                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352670819                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84910963                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105236128                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87347187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86236879                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2546296                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15342620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        180010                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6509512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    179826937                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.479555                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.994933                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          131128825     72.92%     72.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26289063     14.62%     87.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15428759      8.58%     96.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2501016      1.39%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2433853      1.35%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             770250      0.43%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1027139      0.57%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             146502      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             101530      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      179826937                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.478281                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           821063                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          133727                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20233032                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1508071                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    301                       # number of misc regfile reads
system.cpu1.numCycles                       180305764                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    50487990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26623665                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54003615                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                570269                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11215859                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9391260                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                88498                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119096738                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91075303                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66634837                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40490764                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                977686                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616124                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11818054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12631222                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119096738                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      89062471                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654248                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3937611                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        654234                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   264178062                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182368439                       # The number of ROB writes
system.cpu1.timesIdled                           4684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4591822                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7297                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4610804                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                111278                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6459549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12859054                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       116948                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3309426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2432224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6620112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2529134                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6431919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261171                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6138648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1010                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1480                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24379                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6431921                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           443                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19315343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19315343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    429917568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               429917568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1465                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6459233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6459233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6459233                       # Request fanout histogram
system.membus.respLayer1.occupancy        33279908385                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15130423189                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   115444616000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   115444616000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19343219.512195                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17667447.276364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43015000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   114651544000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    793072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15863117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15863117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15863117                       # number of overall hits
system.cpu0.icache.overall_hits::total       15863117                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       260723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        260723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       260723                       # number of overall misses
system.cpu0.icache.overall_misses::total       260723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5781367498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5781367498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5781367498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5781367498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16123840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16123840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16123840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16123840                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016170                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016170                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016170                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016170                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22174.367041                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22174.367041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22174.367041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22174.367041                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2067                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.033898                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       225736                       # number of writebacks
system.cpu0.icache.writebacks::total           225736                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34947                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34947                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       225776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       225776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       225776                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       225776                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4967104998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4967104998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4967104998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4967104998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22000.146154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22000.146154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22000.146154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22000.146154                       # average overall mshr miss latency
system.cpu0.icache.replacements                225736                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15863117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15863117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       260723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       260723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5781367498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5781367498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16123840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16123840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016170                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016170                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22174.367041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22174.367041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       225776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       225776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4967104998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4967104998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22000.146154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22000.146154                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998069                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16089183                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           225809                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.251292                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998069                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32473457                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32473457                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17596618                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17596618                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17596618                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17596618                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4006437                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4006437                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4006437                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4006437                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 275728137308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 275728137308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 275728137308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 275728137308                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21603055                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21603055                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21603055                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21603055                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.185457                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.185457                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.185457                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.185457                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68821.283676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68821.283676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68821.283676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68821.283676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20597716                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5066                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           341634                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.291763                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.814815                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1912930                       # number of writebacks
system.cpu0.dcache.writebacks::total          1912930                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2099689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2099689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2099689                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2099689                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1906748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1906748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1906748                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1906748                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 153434089056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 153434089056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 153434089056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 153434089056                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088263                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088263                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088263                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088263                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80468.991737                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80468.991737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80468.991737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80468.991737                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1912930                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16806032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16806032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3575512                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3575512                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 249379008000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 249379008000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20381544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20381544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69746.377022                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69746.377022                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1721827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1721827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1853685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1853685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 150476287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 150476287500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81176.838298                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81176.838298                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       790586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        790586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       430925                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       430925                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26349129308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26349129308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1221511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1221511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61145.510954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61145.510954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       377862                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       377862                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53063                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53063                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2957801556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2957801556                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043440                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043440                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55741.317981                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55741.317981                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651083                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651083                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12911                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12911                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    218742000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    218742000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16942.297266                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16942.297266                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7038                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7038                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    174275000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    174275000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010599                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010599                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24762.006252                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24762.006252                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       649868                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       649868                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30520000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30520000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.002133                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002133                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21972.642189                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21972.642189                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1389                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1389                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     29132000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     29132000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.002133                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002133                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20973.362131                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20973.362131                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3723                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3723                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          712                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          712                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     12389500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     12389500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.160541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.160541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17400.983146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17400.983146                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          712                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          712                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11677500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11677500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16400.983146                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16400.983146                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993412                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20818685                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1913915                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.877539                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993412                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47759365                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47759365                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              203038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              482945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258368                       # number of demand (read+write) hits
system.l2.demand_hits::total                   945365                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             203038                       # number of overall hits
system.l2.overall_hits::.cpu0.data             482945                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1014                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258368                       # number of overall hits
system.l2.overall_hits::total                  945365                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             22704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1428909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            905561                       # number of demand (read+write) misses
system.l2.demand_misses::total                2361038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            22704                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1428909                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3864                       # number of overall misses
system.l2.overall_misses::.cpu1.data           905561                       # number of overall misses
system.l2.overall_misses::total               2361038                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2055066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 144478202499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    349757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94818203497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241701228996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2055066000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 144478202499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    349757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94818203497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241701228996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          225742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1911854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1163929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3306403                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         225742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1911854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1163929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3306403                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.747394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.792128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.778021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.714081                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.747394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.792128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.778021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.714081                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90515.591966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101110.849256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90516.821946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104706.589061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102370.749220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90515.591966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101110.849256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90516.821946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104706.589061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102370.749220                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              59059                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1792                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.957031                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3782505                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              261170                       # number of writebacks
system.l2.writebacks::total                    261170                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          99702                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              127207                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         99702                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             127207                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        22543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1329207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       878304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2233831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        22543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1329207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       878304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4320637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6554468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1819760501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 125198871999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    308491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84355896497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 211683020497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1819760501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 125198871999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    308491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84355896497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 337085384676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 548768405173                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.099862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.695245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.774293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.675608                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.099862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.695245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.774293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.982356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80723.972009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94190.650515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81676.330421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96044.076421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94762.325573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80723.972009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94190.650515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81676.330421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96044.076421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78017.520258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83724.324411                       # average overall mshr miss latency
system.l2.replacements                        8816813                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317185                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       317186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2881618                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2881618                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2881620                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2881620                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4320637                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4320637                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 337085384676                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 337085384676                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78017.520258                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78017.520258                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   37                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                219                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        97000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       262500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.793651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.855469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   815.126050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1641.552511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2081000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4478500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.907692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839844                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20317.796610                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21453.608247                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20830.232558                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           261                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                263                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          774                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              815                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3240500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        57000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3297500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1035                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1078                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.747826                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.953488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.756030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4186.692506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1390.243902                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4046.012270                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          773                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          814                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15748500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       820500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16569000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.746860                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.953488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.755102                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20373.221216                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20012.195122                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20355.036855                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34872                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57234                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2637203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2077232500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4714436000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.617539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.626480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.621393                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81485.709430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83523.622839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82371.247860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17341                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15655                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32996                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        15023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1357438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    940941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2298379500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.286655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.232128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.263153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90357.352060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102109.712425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94825.460021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        203038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        22704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2055066000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    349757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2404823000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       225742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.792128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.115202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90515.591966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90516.821946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90515.770852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          161                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           248                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        22543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1819760501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    308491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2128252001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.099862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.774293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.114127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80723.972009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81676.330421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80860.638336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       462901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       243540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            706441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1396545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       880691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2277236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141840998999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92740970997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 234581969996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1859446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1124231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2983677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.751054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.783372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.763231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101565.648797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105304.778858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103011.708051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        82361                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        93963                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1314184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       869089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2183273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 123841433499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83414955497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207256388996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.706761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.731739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94234.470591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95979.762138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94929.213615                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               169                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          443                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             443                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.723856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.723856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          443                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          443                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.723856                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.723856                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19283.295711                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19283.295711                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999787                       # Cycle average of tags in use
system.l2.tags.total_refs                    10601275                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8817046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.202361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.040532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.219354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.797556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.898066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    48.039519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.203758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.028087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.750617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60874526                       # Number of tag accesses
system.l2.tags.data_accesses                 60874526                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1442944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85270592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56241792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    270005440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          413202496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1442944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       241728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1684672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16714944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16714944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          22546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1332353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         878778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4218835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6456289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       261171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12499015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        738627707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2093887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        487175530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2338830942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3579227081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12499015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2093887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14592902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144787558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144787558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144787558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12499015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       738627707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2093887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       487175530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2338830942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3724014639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     22520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1322380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    875820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4208890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002175879750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10260663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6456291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261173                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6456291                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22904                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4602                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            265071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            272540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            269494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            263622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            266850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            562358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            815563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            708333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            538609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            566320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           428239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           285744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           280735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           282261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           281290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11674                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 203089227668                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32166935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            323715233918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31568.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50318.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5370679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233608                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6456291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  842475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  916741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1009481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  599681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  579071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  515274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  383952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  345908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  298009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  238032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 205096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 186107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 138313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  77070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  49616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1085683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.366076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.839464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.331457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59703      5.50%      5.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       539245     49.67%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        70309      6.48%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       120198     11.07%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59589      5.49%     78.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23071      2.13%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30222      2.78%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23300      2.15%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       160046     14.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1085683                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     416.625567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.181562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2065.943751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15252     98.77%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           34      0.22%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      0.05%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      0.02%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            5      0.03%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           17      0.11%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           16      0.10%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           23      0.15%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           10      0.06%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           13      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            8      0.05%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575           11      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623           17      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            4      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            4      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           10      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            5      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.615982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.572983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.274530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11501     74.48%     74.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              550      3.56%     78.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2391     15.48%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              549      3.56%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              182      1.18%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.60%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.37%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.25%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.23%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              411736768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1465856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16421376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               413202624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16715072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3566.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       142.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3579.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115444706000                       # Total gap between requests
system.mem_ctrls.avgGap                      17185.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1441280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84632320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       241728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56052480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    269368960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16421376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12484601.274086268619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 733098891.333312630653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2093887.167505498976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 485535678.857470512390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2333317649.044802665710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142244624.036862850189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        22546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1332353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       878778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4218837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       261173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    884269430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  70109181837                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    151008714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47972414324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 204598359613                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2811268768085                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39220.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52620.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39981.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54589.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48496.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10764009.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3691779840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1962231315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21488229840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          606115080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9112652640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51201970260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1213283520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89276262495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        773.325475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2704222856                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3854760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 108885633144                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4060003920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2157935670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24446146200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          733253400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9112652640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51359040030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1081014240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92950046100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        805.148385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2364105841                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3854760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109225750159                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                434                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    116017626.146789                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   212748602.483573                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          218    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    622628000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90152773500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25291842500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14950126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14950126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14950126                       # number of overall hits
system.cpu1.icache.overall_hits::total       14950126                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5189                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5189                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5189                       # number of overall misses
system.cpu1.icache.overall_misses::total         5189                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    391362000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    391362000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    391362000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    391362000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14955315                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14955315                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14955315                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14955315                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000347                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000347                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75421.468491                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75421.468491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75421.468491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75421.468491                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4878                       # number of writebacks
system.cpu1.icache.writebacks::total             4878                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          311                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          311                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4878                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4878                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4878                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    368632000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    368632000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    368632000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    368632000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75570.315703                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75570.315703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75570.315703                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75570.315703                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4878                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14950126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14950126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    391362000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    391362000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14955315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14955315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75421.468491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75421.468491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          311                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4878                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    368632000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    368632000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75570.315703                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75570.315703                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15108954                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4910                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3077.180041                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29915508                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29915508                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16112927                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16112927                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16112927                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16112927                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3344333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3344333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3344333                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3344333                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237550589498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237550589498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237550589498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237550589498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19457260                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19457260                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19457260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19457260                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.171881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.171881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171881                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71030.782371                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71030.782371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71030.782371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71030.782371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6358169                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8515                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77938                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            128                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.579833                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.523438                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1163420                       # number of writebacks
system.cpu1.dcache.writebacks::total          1163420                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2186686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2186686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2186686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2186686                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1157647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1157647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1157647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1157647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  99987081999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  99987081999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  99987081999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  99987081999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059497                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059497                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059497                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059497                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86370.959368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86370.959368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86370.959368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86370.959368                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1163420                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15728174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15728174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2964260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2964260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 213387147000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 213387147000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18692434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18692434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158581                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158581                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71986.649956                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71986.649956                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1846330                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1846330                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1117930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1117930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97692350000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97692350000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059807                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059807                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87386.822073                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87386.822073                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       384753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        384753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       380073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       380073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24163442498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24163442498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       764826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       764826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.496940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.496940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63575.793329                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63575.793329                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       340356                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       340356                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2294731999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2294731999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57777.072765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57777.072765                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    211846000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    211846000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013774                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25993.374233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25993.374233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8042                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8042                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    195045500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    195045500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24253.357374                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24253.357374                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          359                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          359                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2620000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2620000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591497                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591497                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7298.050139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7298.050139                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          359                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          359                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2265000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2265000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6309.192201                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6309.192201                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       116000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       116000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       112000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       112000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            508                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          541                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          541                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6945500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6945500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1049                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.515729                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.515729                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12838.262477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12838.262477                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          541                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6404500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6404500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.515729                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.515729                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11838.262477                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11838.262477                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.798399                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18456626                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1165835                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.831251                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.798399                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42448793                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42448793                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115444616000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3217238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       578356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2989777                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8555643                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6808902                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1047                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2790                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230655                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2986583                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          612                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       677255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5742450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3494112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9928451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28894592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244786304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       624384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    148950272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423255552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15630505                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16928256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18938855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144931                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16290937     86.02%     86.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2551006     13.47%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  96911      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18938855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6617028481                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2872804314                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         338746837                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1750163383                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7356920                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
