// Seed: 1677440086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  output wire id_5;
  not primCall (id_4, id_6);
  inout wire id_4;
  input wire id_3;
  module_2 modCall_1 ();
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3 = id_2;
  assign id_3[-1] = -1 > id_2;
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd66
);
  wire id_1;
  wire _id_2;
  logic id_3;
  logic [-1 'h0 : id_2] id_4;
  ;
  assign id_3 = -1;
  wire id_5 = id_3;
endmodule
