
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.785243                       # Number of seconds simulated
sim_ticks                                4785242740000                       # Number of ticks simulated
final_tick                               4785242740000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1399930                       # Simulator instruction rate (inst/s)
host_op_rate                                  1399930                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            63794456900                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455664                       # Number of bytes of host memory used
host_seconds                                    75.01                       # Real time elapsed on the host
sim_insts                                   105009190                       # Number of instructions simulated
sim_ops                                     105009190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       79185408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      178931264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       29378496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7025088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          294533568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     79185408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     29378496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     108563904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31936256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34768640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst         1237272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2795801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          459039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          109767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4602087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        499004                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             543260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          16547835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          37392307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           6139395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1468073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              61550392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     16547835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      6139395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22687230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6673905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         591900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7265805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6673905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         16547835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         37392307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         594682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          6139395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1468073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68816197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4602087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     543260                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4602087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   543260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              292365568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2168000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34516160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               294533568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34768640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  33875                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3920                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        20916                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            318718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            315323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            228367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            191463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            230038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            272007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            278891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            276692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            317390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            367085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           285427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           331156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           271563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           322699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           277698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           283695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27958                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  4785242510000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4602087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               543260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4529173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     35                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1555169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.190445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.994098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.244449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       681231     43.80%     43.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       431319     27.73%     71.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       205112     13.19%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74699      4.80%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48396      3.11%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28646      1.84%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10723      0.69%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6597      0.42%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68446      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1555169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     157.659258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6064.804813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        28974    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.613115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.262531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.652756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         28000     96.64%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           104      0.36%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            89      0.31%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           225      0.78%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           125      0.43%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            77      0.27%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            61      0.21%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            48      0.17%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            27      0.09%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            26      0.09%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            26      0.09%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            22      0.08%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            28      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            17      0.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            11      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            13      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            21      0.07%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            10      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             9      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95            11      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            16      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28975                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  44185875749                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            129839850749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                22841060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9672.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28422.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     61.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3201038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  351319                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     930013.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2512346468753                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    159789760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    2113106424997                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5120781120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6636296520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2794077000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3620995125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16469692200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19162353600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1864049760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1630711440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        312548770560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        312548770560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1122106288680                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1178319936060                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1886841822000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1837531605000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3347745481320                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3359450668305                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.597854                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.043955                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4379147                       # Transaction distribution
system.membus.trans_dist::ReadResp            4379147                       # Transaction distribution
system.membus.trans_dist::WriteReq              20252                       # Transaction distribution
system.membus.trans_dist::WriteResp             20252                       # Transaction distribution
system.membus.trans_dist::Writeback            499004                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            57686                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          37912                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           95598                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371684                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371684                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      2474595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      2474595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        42464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6105329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      6147793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       918098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       918098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        12656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       462689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       475345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10104760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     79185408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     79185408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        76216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    205158784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    205235000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     29378496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     29378496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        50031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     12733824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     12783855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               329428455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           216118                       # Total snoops (count)
system.membus.snoop_fanout::samples           5382395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 5382395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             5382395                       # Request fanout histogram
system.membus.reqLayer0.occupancy            47813998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9729452277                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46180487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11578288493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26542021409                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer4.occupancy         4296949248                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1950503511                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                44417                       # number of replacements
system.iocache.tags.tagsinuse                1.381108                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44417                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4340642889000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     1.381108                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.086319                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.086319                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     36779854                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     36779854                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     36779854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     36779854                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     36779854                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     36779854                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 175980.162679                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 175980.162679                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 175980.162679                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 175980.162679                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 175980.162679                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 175980.162679                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           463                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.288889                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     25861354                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25861354                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2734082731                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2734082731                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     25861354                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     25861354                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     25861354                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     25861354                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 123738.535885                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 123738.535885                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61778.803575                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61778.803575                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 123738.535885                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 123738.535885                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 123738.535885                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 123738.535885                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    15301757                       # DTB read hits
system.cpu0.dtb.read_misses                      8074                       # DTB read misses
system.cpu0.dtb.read_acv                           26                       # DTB read access violations
system.cpu0.dtb.read_accesses                  642416                       # DTB read accesses
system.cpu0.dtb.write_hits                    7503461                       # DTB write hits
system.cpu0.dtb.write_misses                      834                       # DTB write misses
system.cpu0.dtb.write_acv                         108                       # DTB write access violations
system.cpu0.dtb.write_accesses                 241425                       # DTB write accesses
system.cpu0.dtb.data_hits                    22805218                       # DTB hits
system.cpu0.dtb.data_misses                      8908                       # DTB misses
system.cpu0.dtb.data_acv                          134                       # DTB access violations
system.cpu0.dtb.data_accesses                  883841                       # DTB accesses
system.cpu0.itb.fetch_hits                    4809699                       # ITB hits
system.cpu0.itb.fetch_misses                     4037                       # ITB misses
system.cpu0.itb.fetch_acv                           1                       # ITB acv
system.cpu0.itb.fetch_accesses                4813736                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       478520779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   86937309                       # Number of instructions committed
system.cpu0.committedOps                     86937309                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             84113217                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                374235                       # Number of float alu accesses
system.cpu0.num_func_calls                    2679038                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     11004768                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    84113217                       # number of integer instructions
system.cpu0.num_fp_insts                       374235                       # number of float instructions
system.cpu0.num_int_register_reads          115660885                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          64451900                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              166835                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             169952                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     22855839                       # number of memory refs
system.cpu0.num_load_insts                   15333449                       # Number of load instructions
system.cpu0.num_store_insts                   7522390                       # Number of store instructions
system.cpu0.num_idle_cycles              225556178.442295                       # Number of idle cycles
system.cpu0.num_busy_cycles              252964600.557705                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.528639                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.471361                       # Percentage of idle cycles
system.cpu0.Branches                         14284328                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1553931      1.79%      1.79% # Class of executed instruction
system.cpu0.op_class::IntAlu                 60888199     70.03%     71.82% # Class of executed instruction
system.cpu0.op_class::IntMult                  159516      0.18%     72.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  78970      0.09%     72.09% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.09% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.09% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.09% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   3372      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.10% # Class of executed instruction
system.cpu0.op_class::MemRead                15676401     18.03%     90.12% # Class of executed instruction
system.cpu0.op_class::MemWrite                7598810      8.74%     98.86% # Class of executed instruction
system.cpu0.op_class::IprAccess                987152      1.14%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  86946351                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    8003                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    222243                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   71062     36.64%     36.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    119      0.06%     36.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4550      2.35%     39.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    747      0.39%     39.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 117459     60.57%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              193937                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    70258     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     119      0.08%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4550      3.13%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     747      0.51%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   69516     47.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               145190                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3865839490000     80.79%     80.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              615770000      0.01%     80.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            15362450000      0.32%     81.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             6243460000      0.13%     81.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           897146340000     18.75%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4785207510000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.988686                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.591832                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.748645                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         6      2.26%      2.26% # number of syscalls executed
system.cpu0.kern.syscall::3                        26      9.77%     12.03% # number of syscalls executed
system.cpu0.kern.syscall::4                         4      1.50%     13.53% # number of syscalls executed
system.cpu0.kern.syscall::6                        30     11.28%     24.81% # number of syscalls executed
system.cpu0.kern.syscall::12                        1      0.38%     25.19% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.38%     25.56% # number of syscalls executed
system.cpu0.kern.syscall::17                       14      5.26%     30.83% # number of syscalls executed
system.cpu0.kern.syscall::19                        7      2.63%     33.46% # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.50%     34.96% # number of syscalls executed
system.cpu0.kern.syscall::23                        4      1.50%     36.47% # number of syscalls executed
system.cpu0.kern.syscall::24                        6      2.26%     38.72% # number of syscalls executed
system.cpu0.kern.syscall::33                       10      3.76%     42.48% # number of syscalls executed
system.cpu0.kern.syscall::45                       47     17.67%     60.15% # number of syscalls executed
system.cpu0.kern.syscall::47                        6      2.26%     62.41% # number of syscalls executed
system.cpu0.kern.syscall::48                        4      1.50%     63.91% # number of syscalls executed
system.cpu0.kern.syscall::54                        6      2.26%     66.17% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.38%     66.54% # number of syscalls executed
system.cpu0.kern.syscall::59                        3      1.13%     67.67% # number of syscalls executed
system.cpu0.kern.syscall::71                       50     18.80%     86.47% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.13%     87.59% # number of syscalls executed
system.cpu0.kern.syscall::74                       15      5.64%     93.23% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.38%     93.61% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.38%     93.98% # number of syscalls executed
system.cpu0.kern.syscall::92                        6      2.26%     96.24% # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.75%     96.99% # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.75%     97.74% # number of syscalls executed
system.cpu0.kern.syscall::132                       4      1.50%     99.25% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.38%     99.62% # number of syscalls executed
system.cpu0.kern.syscall::147                       1      0.38%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   266                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                  836      0.41%      0.41% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.41% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.41% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.41% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3952      1.94%      2.35% # number of callpals executed
system.cpu0.kern.callpal::tbi                      34      0.02%      2.37% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.37% # number of callpals executed
system.cpu0.kern.callpal::swpipl               181109     88.89%     91.26% # number of callpals executed
system.cpu0.kern.callpal::rdps                   9817      4.82%     96.08% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.08% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     6      0.00%     96.08% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     8      0.00%     96.09% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.09% # number of callpals executed
system.cpu0.kern.callpal::rti                    7416      3.64%     99.73% # number of callpals executed
system.cpu0.kern.callpal::callsys                 392      0.19%     99.92% # number of callpals executed
system.cpu0.kern.callpal::imb                     166      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                203750                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            10598                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1294                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1294                      
system.cpu0.kern.mode_good::user                 1294                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.122099                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.217625                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4700768170000     98.54%     98.54% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         69472340000      1.46%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3953                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7517                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7517                       # Transaction distribution
system.iobus.trans_dist::WriteReq               64508                       # Transaction distribution
system.iobus.trans_dist::WriteResp              64508                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        24904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        55120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  144050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        99616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          246                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10258                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        10140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       126247                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2963887                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             24785000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               218000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              209000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15174000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2486000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398809572                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            34868000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45148513                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements          1236654                       # number of replacements
system.cpu0.icache.tags.tagsinuse          500.805552                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           85626026                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1236654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            69.240083                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     466708622500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   500.805552                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.978136                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978136                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175130025                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175130025                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     85709028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       85709028                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     85709028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        85709028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     85709028                       # number of overall hits
system.cpu0.icache.overall_hits::total       85709028                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1237323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1237323                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1237323                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1237323                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1237323                       # number of overall misses
system.cpu0.icache.overall_misses::total      1237323                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 117693957493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 117693957493                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 117693957493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 117693957493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 117693957493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 117693957493                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     86946351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     86946351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     86946351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     86946351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     86946351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     86946351                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014231                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014231                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014231                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014231                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014231                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95119.833296                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95119.833296                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95119.833296                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95119.833296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95119.833296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95119.833296                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1237323                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1237323                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1237323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1237323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1237323                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1237323                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  86119905507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  86119905507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  86119905507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  86119905507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  86119905507                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  86119905507                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014231                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014231                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014231                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014231                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69601.798000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69601.798000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69601.798000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69601.798000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69601.798000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69601.798000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2760880                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          964.253645                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19906403                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2760880                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.210166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1107238750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   964.253645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.941654                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.941654                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          868                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48478885                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48478885                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     12593684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12593684                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      6953169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6953169                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       191478                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       191478                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       193322                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       193322                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     19546853                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19546853                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     19546853                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19546853                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2510899                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2510899                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       335082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       335082                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        22043                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22043                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        18463                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        18463                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2845981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2845981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2845981                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2845981                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 229873919223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 229873919223                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  29510538431                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29510538431                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1880634744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1880634744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   1118649011                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1118649011                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 259384457654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 259384457654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 259384457654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 259384457654                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     15104583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15104583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      7288251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7288251                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       213521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       213521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       211785                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       211785                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     22392834                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22392834                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     22392834                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22392834                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.166234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166234                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.045976                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045976                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.103236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.087178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087178                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.127093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.127093                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.127093                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.127093                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 91550.444372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91550.444372                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 88069.602160                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88069.602160                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 85316.642199                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85316.642199                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60588.691491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60588.691491                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 91140.614661                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91140.614661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 91140.614661                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91140.614661                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       409805                       # number of writebacks
system.cpu0.dcache.writebacks::total           409805                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2510899                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2510899                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       335082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       335082                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        22043                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        22043                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        18463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        18463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2845981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2845981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2845981                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2845981                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 167681475777                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 167681475777                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  21120273569                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21120273569                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1320630256                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1320630256                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    679633989                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    679633989                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 188801749346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 188801749346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 188801749346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 188801749346                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1475550000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1475550000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2971985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2971985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   4447535000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   4447535000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.166234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.045976                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.045976                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.103236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.103236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.087178                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087178                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.127093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.127093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.127093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.127093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66781.449902                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66781.449902                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63030.164464                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63030.164464                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 59911.548156                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59911.548156                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 36810.593566                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36810.593566                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66339.778567                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66339.778567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66339.778567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66339.778567                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     3688990                       # DTB read hits
system.cpu1.dtb.read_misses                      4456                       # DTB read misses
system.cpu1.dtb.read_acv                           72                       # DTB read access violations
system.cpu1.dtb.read_accesses                  205476                       # DTB read accesses
system.cpu1.dtb.write_hits                    2461489                       # DTB write hits
system.cpu1.dtb.write_misses                      492                       # DTB write misses
system.cpu1.dtb.write_acv                          68                       # DTB write access violations
system.cpu1.dtb.write_accesses                  98315                       # DTB write accesses
system.cpu1.dtb.data_hits                     6150479                       # DTB hits
system.cpu1.dtb.data_misses                      4948                       # DTB misses
system.cpu1.dtb.data_acv                          140                       # DTB access violations
system.cpu1.dtb.data_accesses                  303791                       # DTB accesses
system.cpu1.itb.fetch_hits                    2640725                       # ITB hits
system.cpu1.itb.fetch_misses                     2192                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                2642917                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       478524274                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   18071881                       # Number of instructions committed
system.cpu1.committedOps                     18071881                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             17364011                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                122869                       # Number of float alu accesses
system.cpu1.num_func_calls                     717402                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1591744                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    17364011                       # number of integer instructions
system.cpu1.num_fp_insts                       122869                       # number of float instructions
system.cpu1.num_int_register_reads           23873025                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          13089423                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               61610                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              62929                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      6180804                       # number of memory refs
system.cpu1.num_load_insts                    3706493                       # Number of load instructions
system.cpu1.num_store_insts                   2474311                       # Number of store instructions
system.cpu1.num_idle_cycles              424389378.849911                       # Number of idle cycles
system.cpu1.num_busy_cycles              54134895.150089                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.113129                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.886871                       # Percentage of idle cycles
system.cpu1.Branches                          2597352                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               125366      0.69%      0.69% # Class of executed instruction
system.cpu1.op_class::IntAlu                 10937543     60.51%     61.20% # Class of executed instruction
system.cpu1.op_class::IntMult                   40228      0.22%     61.42% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.42% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   9686      0.05%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    823      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::MemRead                 3843927     21.26%     82.74% # Class of executed instruction
system.cpu1.op_class::MemWrite                2478539     13.71%     96.45% # Class of executed instruction
system.cpu1.op_class::IprAccess                640857      3.55%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  18076969                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    7294                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    145100                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   41111     32.67%     32.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4422      3.51%     36.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    836      0.66%     36.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  79466     63.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              125835                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    40362     47.40%     47.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4422      5.19%     52.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     836      0.98%     53.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   39532     46.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                85152                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4008067800000     83.76%     83.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            14166740000      0.30%     84.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             6141240000      0.13%     84.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           756852990000     15.82%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4785228770000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.981781                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.497471                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.676696                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      1.94%      1.94% # number of syscalls executed
system.cpu1.kern.syscall::3                         7      6.80%      8.74% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      2.91%     11.65% # number of syscalls executed
system.cpu1.kern.syscall::6                        15     14.56%     26.21% # number of syscalls executed
system.cpu1.kern.syscall::17                        4      3.88%     30.10% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      3.88%     33.98% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      1.94%     35.92% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      1.94%     37.86% # number of syscalls executed
system.cpu1.kern.syscall::33                        2      1.94%     39.81% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      1.94%     41.75% # number of syscalls executed
system.cpu1.kern.syscall::45                       15     14.56%     56.31% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      1.94%     58.25% # number of syscalls executed
system.cpu1.kern.syscall::48                        6      5.83%     64.08% # number of syscalls executed
system.cpu1.kern.syscall::54                        6      5.83%     69.90% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      0.97%     70.87% # number of syscalls executed
system.cpu1.kern.syscall::59                        4      3.88%     74.76% # number of syscalls executed
system.cpu1.kern.syscall::71                       13     12.62%     87.38% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      1.94%     89.32% # number of syscalls executed
system.cpu1.kern.syscall::74                        3      2.91%     92.23% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      0.97%     93.20% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      1.94%     95.15% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      2.91%     98.06% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      0.97%     99.03% # number of syscalls executed
system.cpu1.kern.syscall::147                       1      0.97%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   103                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  747      0.56%      0.56% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.57% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.57% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2087      1.57%      2.14% # number of callpals executed
system.cpu1.kern.callpal::tbi                      32      0.02%      2.16% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      2.17% # number of callpals executed
system.cpu1.kern.callpal::swpipl               113823     85.86%     88.03% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8854      6.68%     94.71% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.71% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.00%     94.71% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.71% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.72% # number of callpals executed
system.cpu1.kern.callpal::rti                    6759      5.10%     99.81% # number of callpals executed
system.cpu1.kern.callpal::callsys                 172      0.13%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                      73      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                132566                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2400                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                795                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               5708                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1555                      
system.cpu1.kern.mode_good::user                  795                      
system.cpu1.kern.mode_good::idle                  760                      
system.cpu1.kern.mode_switch_good::kernel     0.647917                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.133146                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.349320                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      302378100000      6.32%      6.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         28119430000      0.59%      6.91% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        4454731200000     93.09%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2088                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           458486                       # number of replacements
system.cpu1.icache.tags.tagsinuse          459.235764                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17474100                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           458486                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            38.112614                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     4471167936250                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   459.235764                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.896945                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.896945                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36612999                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36612999                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     17617911                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17617911                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     17617911                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17617911                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     17617911                       # number of overall hits
system.cpu1.icache.overall_hits::total       17617911                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       459059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       459059                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       459059                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        459059                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       459059                       # number of overall misses
system.cpu1.icache.overall_misses::total       459059                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  43869596248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  43869596248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  43869596248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  43869596248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  43869596248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  43869596248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     18076970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18076970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     18076970                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18076970                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     18076970                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18076970                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.025395                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.025395                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.025395                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.025395                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.025395                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.025395                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95564.178565                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95564.178565                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95564.178565                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95564.178565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95564.178565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95564.178565                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       459059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       459059                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       459059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       459059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       459059                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       459059                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  32089383752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  32089383752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  32089383752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  32089383752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  32089383752                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  32089383752                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.025395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.025395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.025395                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.025395                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.025395                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.025395                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69902.526150                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69902.526150                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69902.526150                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69902.526150                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69902.526150                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69902.526150                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           150377                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          889.107938                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5930096                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           150377                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            39.434860                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     4493920212500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   889.107938                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.868269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.868269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          853                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12529573                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12529573                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3497840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3497840                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2289515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2289515                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        61756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        61756                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        57469                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        57469                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5787355                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5787355                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5787355                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5787355                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       126066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        94288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        94288                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16240                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        19449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        19449                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       220354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       220354                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220354                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10646778729                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10646778729                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6883306228                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6883306228                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1179130499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1179130499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1179954055                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1179954055                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  17530084957                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17530084957                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  17530084957                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17530084957                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3623906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3623906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2383803                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2383803                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        77996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        77996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        76918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        76918                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6007709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6007709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6007709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6007709                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.034787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034787                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.039554                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039554                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.208216                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.208216                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.252854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.036679                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036679                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.036679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036679                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 84454.006068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84454.006068                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 73002.993255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73002.993255                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 72606.557820                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 72606.557820                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60669.137488                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60669.137488                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 79554.194419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79554.194419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 79554.194419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79554.194419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        89199                       # number of writebacks
system.cpu1.dcache.writebacks::total            89199                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       126066                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       126066                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        94288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        94288                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        16240                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16240                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        19449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        19449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       220354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       220354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       220354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       220354                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7480552271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7480552271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   4651488772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4651488772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    796281501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    796281501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    719770945                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    719770945                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  12132041043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12132041043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  12132041043                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12132041043                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     13020000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     13020000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data   1375571000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   1375571000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1388591000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1388591000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.034787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.039554                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039554                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.208216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.208216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.252854                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252854                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.036679                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036679                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036679                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036679                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59338.380459                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59338.380459                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 49332.775878                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49332.775878                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 49032.112131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49032.112131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37008.120983                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37008.120983                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 55057.049307                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55057.049307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 55057.049307                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55057.049307                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.399519                       # Number of seconds simulated
sim_ticks                                399519090000                       # Number of ticks simulated
final_tick                               5184761830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8182780                       # Simulator instruction rate (inst/s)
host_op_rate                                  8182774                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            25389881706                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457712                       # Number of bytes of host memory used
host_seconds                                    15.74                       # Real time elapsed on the host
sim_insts                                   128758840                       # Number of instructions simulated
sim_ops                                     128758840                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        9579456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8027968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        6680512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        5888832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30179008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      9579456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      6680512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16259968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8033088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8880960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          149679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          125437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          104383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           92013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          23977468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          20094079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16721384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14739801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75538338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     23977468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16721384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40698851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20106894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2122232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22229126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20106894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         23977468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         20094079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2127838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16721384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14739801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             97767463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      471547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138765                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138765                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               28854464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1324544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8291264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30179008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8880960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  20696                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9208                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        14864                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8723                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  399519230000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138765                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  438418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       254631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.878357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.945640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   153.364068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       136817     53.73%     53.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        77175     30.31%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24272      9.53%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6800      2.67%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3474      1.36%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1466      0.58%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1005      0.39%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          681      0.27%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2941      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       254631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.642982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.458757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6122     89.14%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          483      7.03%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          132      1.92%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           50      0.73%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           21      0.31%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           21      0.31%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           13      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           12      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6868                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.862988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.410932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.479393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          6580     95.81%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            27      0.39%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            29      0.42%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            65      0.95%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            39      0.57%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            20      0.29%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.15%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            17      0.25%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            14      0.20%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.13%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.10%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.10%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.10%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.10%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6868                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6043809749                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14497265999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2254255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13405.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32155.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   236445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89324                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     654614.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    93643222502                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     13340600000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    292529233748                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6008000040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7674087960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3278174625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4187250375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18069300600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21079312800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2275912080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2058339600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        338642984160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        338642984160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1284639590475                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1351223213940                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1983976242750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1925569555500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3636890204730                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3650434744335                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.458433                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.070810                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              434472                       # Transaction distribution
system.membus.trans_dist::ReadResp             434472                       # Transaction distribution
system.membus.trans_dist::WriteReq               5073                       # Transaction distribution
system.membus.trans_dist::WriteResp              5073                       # Transaction distribution
system.membus.trans_dist::Writeback            125517                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            33237                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21514                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           54751                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           28                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           28                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100074                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100074                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       299359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       299359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        14594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       389408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       404002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       208766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       208766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         3356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       299748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       303104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1241797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       850112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       850112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      9579456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      9579456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        20122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     12762496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     12782618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      6680512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      6680512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        13185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      9187392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      9200577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39093275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            99012                       # Total snoops (count)
system.membus.snoop_fanout::samples            724192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  724192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              724192                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14048000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1834574489                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13580491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1402101750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1488464798                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy          978061999                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1164169737                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                13283                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13283                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119547                       # Number of tag accesses
system.iocache.tags.data_accesses              119547                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           35                       # number of demand (read+write) misses
system.iocache.demand_misses::total                35                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           35                       # number of overall misses
system.iocache.overall_misses::total               35                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5080729                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5080729                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5080729                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5080729                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5080729                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5080729                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           35                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              35                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           35                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             35                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 145163.685714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 145163.685714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 145163.685714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 145163.685714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 145163.685714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 145163.685714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           35                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           35                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3247229                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3247229                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    819134853                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    819134853                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3247229                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3247229                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3247229                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3247229                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 92777.971429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 92777.971429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61830.831295                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61830.831295                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 92777.971429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 92777.971429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 92777.971429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 92777.971429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2804783                       # DTB read hits
system.cpu0.dtb.read_misses                      1959                       # DTB read misses
system.cpu0.dtb.read_acv                           12                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1298229                       # DTB read accesses
system.cpu0.dtb.write_hits                    1332772                       # DTB write hits
system.cpu0.dtb.write_misses                     1126                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                 299952                       # DTB write accesses
system.cpu0.dtb.data_hits                     4137555                       # DTB hits
system.cpu0.dtb.data_misses                      3085                       # DTB misses
system.cpu0.dtb.data_acv                           33                       # DTB access violations
system.cpu0.dtb.data_accesses                 1598181                       # DTB accesses
system.cpu0.itb.fetch_hits                    6229583                       # ITB hits
system.cpu0.itb.fetch_misses                      636                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6230219                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        39955404                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   12865106                       # Number of instructions committed
system.cpu0.committedOps                     12865106                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             10948939                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               2945922                       # Number of float alu accesses
system.cpu0.num_func_calls                     307975                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1051416                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    10948939                       # number of integer instructions
system.cpu0.num_fp_insts                      2945922                       # number of float instructions
system.cpu0.num_int_register_reads           18549014                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7431392                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             3585868                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            2659802                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      4154553                       # number of memory refs
system.cpu0.num_load_insts                    2814970                       # Number of load instructions
system.cpu0.num_store_insts                   1339583                       # Number of store instructions
system.cpu0.num_idle_cycles              3170548.535872                       # Number of idle cycles
system.cpu0.num_busy_cycles              36784855.464128                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.920648                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.079352                       # Percentage of idle cycles
system.cpu0.Branches                          1448348                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               105325      0.82%      0.82% # Class of executed instruction
system.cpu0.op_class::IntAlu                  6706713     52.12%     52.94% # Class of executed instruction
system.cpu0.op_class::IntMult                   13068      0.10%     53.04% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     53.04% # Class of executed instruction
system.cpu0.op_class::FloatAdd                1152288      8.95%     61.99% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  73175      0.57%     62.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  14198      0.11%     62.67% # Class of executed instruction
system.cpu0.op_class::FloatMult                332346      2.58%     65.25% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  70458      0.55%     65.80% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.80% # Class of executed instruction
system.cpu0.op_class::MemRead                 2873809     22.33%     88.13% # Class of executed instruction
system.cpu0.op_class::MemWrite                1343196     10.44%     98.57% # Class of executed instruction
system.cpu0.op_class::IprAccess                183647      1.43%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  12868224                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     614                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     34713                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9862     38.14%     38.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     69      0.27%     38.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    412      1.59%     40.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    590      2.28%     42.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14923     57.72%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               25856                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9859     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      69      0.34%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     412      2.04%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     590      2.92%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9272     45.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                20202                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            270837050000     67.79%     67.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              348310000      0.09%     67.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1377080000      0.34%     68.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             4349630000      1.09%     69.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           122628430000     30.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        399540500000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999696                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.621323                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.781327                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.49%      1.49% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      2.99%      4.48% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     38.81%     43.28% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      2.99%     46.27% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      7.46%     53.73% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.49%     55.22% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.49%     56.72% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      4.48%     61.19% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.49%     62.69% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.49%     64.18% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.49%     65.67% # number of syscalls executed
system.cpu0.kern.syscall::71                       18     26.87%     92.54% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      2.99%     95.52% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.49%     97.01% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.49%     98.51% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    67                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  644      2.15%      2.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1340      4.48%      6.64% # number of callpals executed
system.cpu0.kern.callpal::tbi                       7      0.02%      6.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21660     72.46%     79.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                    959      3.21%     82.33% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     82.34% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     82.34% # number of callpals executed
system.cpu0.kern.callpal::rti                    3128     10.46%     92.81% # number of callpals executed
system.cpu0.kern.callpal::callsys                1682      5.63%     98.43% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.01%     98.45% # number of callpals executed
system.cpu0.kern.callpal::rdunique                463      1.55%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 29891                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4467                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2227                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2226                      
system.cpu0.kern.mode_good::user                 2227                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.498321                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.665223                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      258660340000     62.40%     62.40% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        155847120000     37.60%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1340                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3937                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3937                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18321                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18321                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        17950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        27176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        33307                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   881459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6725000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                33000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              336000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6135000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              819000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119314573                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12877000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13325509                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           149679                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.991080                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12711871                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149679                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.927552                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.991080                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25886130                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25886130                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     12718545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12718545                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12718545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12718545                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12718545                       # number of overall hits
system.cpu0.icache.overall_hits::total       12718545                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       149680                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       149680                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       149680                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        149680                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       149680                       # number of overall misses
system.cpu0.icache.overall_misses::total       149680                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14388601750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  14388601750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  14388601750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  14388601750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  14388601750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  14388601750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12868225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12868225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12868225                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12868225                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12868225                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12868225                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011632                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011632                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011632                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011632                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011632                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011632                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96129.087052                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96129.087052                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96129.087052                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96129.087052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96129.087052                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96129.087052                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       149680                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149680                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       149680                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149680                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       149680                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149680                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10513383250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10513383250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10513383250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10513383250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10513383250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10513383250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.011632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.011632                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011632                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.011632                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011632                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70239.065005                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70239.065005                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70239.065005                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70239.065005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70239.065005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70239.065005                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           125890                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1002.328163                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4004559                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           125890                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.809985                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1002.328163                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8437058                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8437058                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2688469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2688469                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1226919                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1226919                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        23472                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        23472                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        19499                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19499                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3915388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3915388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3915388                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3915388                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        88087                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        88087                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        74593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        74593                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         9077                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9077                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        10832                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10832                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       162680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        162680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       162680                       # number of overall misses
system.cpu0.dcache.overall_misses::total       162680                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   7869467226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7869467226                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6428739932                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6428739932                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    590303000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    590303000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    658388640                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    658388640                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1072000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1072000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  14298207158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14298207158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  14298207158                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14298207158                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2776556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2776556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1301512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1301512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        32549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        30331                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        30331                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4078068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4078068                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4078068                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4078068                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.031725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031725                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.057313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057313                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.278872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.278872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.357126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.357126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.039891                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039891                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.039891                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039891                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 89337.441688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89337.441688                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 86184.225490                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86184.225490                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 65032.830230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 65032.830230                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60781.816839                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60781.816839                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 87891.610266                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87891.610266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 87891.610266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87891.610266                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        73977                       # number of writebacks
system.cpu0.dcache.writebacks::total            73977                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        88087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        88087                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        74593                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        74593                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         9077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9077                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        10826                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        10826                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       162680                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       162680                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       162680                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       162680                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5606428774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5606428774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4552736068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4552736068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    386495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    386495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    405617360                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    405617360                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       720000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       720000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10159164842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10159164842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  10159164842                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10159164842                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    844010000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    844010000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    728506000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    728506000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1572516000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1572516000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.031725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.057313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.278872                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.278872                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.356929                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.356929                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.039891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.039891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63646.494647                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63646.494647                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61034.360704                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61034.360704                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 42579.596783                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42579.596783                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 37466.964715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37466.964715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 62448.763474                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62448.763474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 62448.763474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62448.763474                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2484045                       # DTB read hits
system.cpu1.dtb.read_misses                      1308                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                 1334384                       # DTB read accesses
system.cpu1.dtb.write_hits                    1066345                       # DTB write hits
system.cpu1.dtb.write_misses                      877                       # DTB write misses
system.cpu1.dtb.write_acv                          21                       # DTB write access violations
system.cpu1.dtb.write_accesses                 337463                       # DTB write accesses
system.cpu1.dtb.data_hits                     3550390                       # DTB hits
system.cpu1.dtb.data_misses                      2185                       # DTB misses
system.cpu1.dtb.data_acv                           33                       # DTB access violations
system.cpu1.dtb.data_accesses                 1671847                       # DTB accesses
system.cpu1.itb.fetch_hits                    6234761                       # ITB hits
system.cpu1.itb.fetch_misses                      348                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                6235109                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        39936311                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   10884544                       # Number of instructions committed
system.cpu1.committedOps                     10884544                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              9058382                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               2929431                       # Number of float alu accesses
system.cpu1.num_func_calls                     196845                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       898999                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     9058382                       # number of integer instructions
system.cpu1.num_fp_insts                      2929431                       # number of float instructions
system.cpu1.num_int_register_reads           15933020                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6006693                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             3564806                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            2643586                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      3565927                       # number of memory refs
system.cpu1.num_load_insts                    2492967                       # Number of load instructions
system.cpu1.num_store_insts                   1072960                       # Number of store instructions
system.cpu1.num_idle_cycles              9086526.808234                       # Number of idle cycles
system.cpu1.num_busy_cycles              30849784.191766                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.772475                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.227525                       # Percentage of idle cycles
system.cpu1.Branches                          1164377                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                80236      0.74%      0.74% # Class of executed instruction
system.cpu1.op_class::IntAlu                  5421814     49.80%     50.54% # Class of executed instruction
system.cpu1.op_class::IntMult                    9121      0.08%     50.62% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     50.62% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1142462     10.49%     61.12% # Class of executed instruction
system.cpu1.op_class::FloatCmp                  73214      0.67%     61.79% # Class of executed instruction
system.cpu1.op_class::FloatCvt                  14096      0.13%     61.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                330884      3.04%     64.96% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  70185      0.64%     65.60% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.60% # Class of executed instruction
system.cpu1.op_class::MemRead                 2527933     23.22%     88.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                1075147      9.88%     98.70% # Class of executed instruction
system.cpu1.op_class::IprAccess                141670      1.30%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  10886762                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     717                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     25747                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7070     38.31%     38.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    416      2.25%     40.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    644      3.49%     44.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10326     55.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               18456                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7070     48.54%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     416      2.86%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     644      4.42%     55.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6434     44.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                14564                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            301694900000     75.54%     75.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1353920000      0.34%     75.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             4697180000      1.18%     77.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            91630800000     22.94%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        399376800000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.623087                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.789120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  590      2.67%      2.67% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1358      6.14%      8.80% # number of callpals executed
system.cpu1.kern.callpal::tbi                       8      0.04%      8.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                14484     65.46%     74.30% # number of callpals executed
system.cpu1.kern.callpal::rdps                    846      3.82%     78.12% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     78.12% # number of callpals executed
system.cpu1.kern.callpal::rti                    2919     13.19%     91.31% # number of callpals executed
system.cpu1.kern.callpal::callsys                1666      7.53%     98.84% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.01%     98.85% # number of callpals executed
system.cpu1.kern.callpal::rdunique                254      1.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 22128                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2867                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2033                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1411                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2671                      
system.cpu1.kern.mode_good::user                 2033                      
system.cpu1.kern.mode_good::idle                  638                      
system.cpu1.kern.mode_switch_good::kernel     0.931636                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.452162                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.846459                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      127839480000     33.24%     33.24% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        158021030000     41.09%     74.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         98726770000     25.67%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1358                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           104382                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10801407                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           104382                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           103.479594                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21877905                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21877905                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10782378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10782378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10782378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10782378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10782378                       # number of overall hits
system.cpu1.icache.overall_hits::total       10782378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       104383                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       104383                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       104383                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        104383                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       104383                       # number of overall misses
system.cpu1.icache.overall_misses::total       104383                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  10058810999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10058810999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  10058810999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10058810999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  10058810999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10058810999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     10886761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10886761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     10886761                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10886761                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     10886761                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10886761                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009588                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009588                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009588                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009588                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009588                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009588                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96364.455888                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96364.455888                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96364.455888                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96364.455888                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96364.455888                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96364.455888                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       104383                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       104383                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       104383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       104383                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       104383                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       104383                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   7352452001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7352452001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   7352452001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7352452001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   7352452001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7352452001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009588                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009588                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009588                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009588                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009588                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009588                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70437.255118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70437.255118                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70437.255118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70437.255118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70437.255118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70437.255118                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            92152                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          981.517156                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3347405                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            92152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.324822                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   981.517156                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.958513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.958513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          892                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          7239538                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         7239538                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2397738                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2397738                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       986789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        986789                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        14593                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14593                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        11190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3384527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3384527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3384527                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3384527                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        70993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        70993                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        58718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        58718                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         8315                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8315                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        10727                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        10727                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       129711                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        129711                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       129711                       # number of overall misses
system.cpu1.dcache.overall_misses::total       129711                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6291142208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6291142208                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4870137004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4870137004                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    528698750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    528698750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    652937775                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    652937775                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       774000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       774000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  11161279212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11161279212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  11161279212                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11161279212                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2468731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2468731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1045507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1045507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        22908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        21917                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        21917                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3514238                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3514238                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3514238                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3514238                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.028757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028757                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.056162                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056162                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.362974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.489437                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.489437                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.036910                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036910                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.036910                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036910                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 88616.373558                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88616.373558                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 82941.125447                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82941.125447                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 63583.734215                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63583.734215                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60868.628228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60868.628228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 86047.283669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86047.283669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 86047.283669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86047.283669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        51540                       # number of writebacks
system.cpu1.dcache.writebacks::total            51540                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        70993                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70993                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        58718                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        58718                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         8315                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8315                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        10716                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10716                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       129711                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       129711                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       129711                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       129711                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4470276792                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4470276792                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3379343996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3379343996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    344122250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    344122250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    404026225                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    404026225                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       510000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       510000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7849620788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7849620788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7849620788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7849620788                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    365664000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    365664000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    366864000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    366864000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.028757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028757                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.056162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.362974                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.362974                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.488936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.488936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.036910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036910                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036910                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 62967.853056                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62967.853056                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 57552.096393                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57552.096393                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 41385.718581                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41385.718581                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37703.081840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37703.081840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60516.230605                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60516.230605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 60516.230605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60516.230605                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105225                       # Number of seconds simulated
sim_ticks                                105224930000                       # Number of ticks simulated
final_tick                               5289986760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               48579647                       # Simulator instruction rate (inst/s)
host_op_rate                                 48579412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            38467190176                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457712                       # Number of bytes of host memory used
host_seconds                                     2.74                       # Real time elapsed on the host
sim_insts                                   132885767                       # Number of instructions simulated
sim_ops                                     132885767                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2670528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1898560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         527616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         432064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5530560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2670528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       527616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3198144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1393024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2130304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           41727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           29665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          25379233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          18042873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           17030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5014173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4106099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52559408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     25379233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5014173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30393406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13238536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7006705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20245240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13238536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         25379233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         18042873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7023735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5014173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4106099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72804648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       86415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33286                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5488256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2123456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5530560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2130304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    661                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   114                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          713                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1911                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  105224930000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33286                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.654313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.506776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.963926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20952     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11984     28.60%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3898      9.30%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1573      3.75%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1264      3.02%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          453      1.08%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          263      0.63%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      0.54%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1291      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41905                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.657365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.962803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1407     91.30%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          106      6.88%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      0.58%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.65%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.26%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.530824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.059459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.548143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1289     83.65%     83.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            22      1.43%     85.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            27      1.75%     86.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            65      4.22%     91.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            34      2.21%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            11      0.71%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            19      1.23%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            12      0.78%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            11      0.71%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.39%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.32%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.39%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             8      0.52%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             7      0.45%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.13%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.32%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.19%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.06%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.13%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1541                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1068860000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2676747500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  428770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12464.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31214.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        52.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    51157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     879064.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    51502455750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3513900000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     50214434250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6152093640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7846796160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3356797125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4281486000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18385333200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21432223800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2377622160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2171629440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        345516172560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        345516172560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1312669624905                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1379810843460                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2022527194500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1963631388750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3710984838090                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3724690540170                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.511238                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.102115                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               74170                       # Transaction distribution
system.membus.trans_dist::ReadResp              74170                       # Transaction distribution
system.membus.trans_dist::WriteReq               1821                       # Transaction distribution
system.membus.trans_dist::WriteResp              1821                       # Transaction distribution
system.membus.trans_dist::Writeback             21766                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1136                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            381                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1517                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17378                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17378                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        83454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        83454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        79845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        89949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        16488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        16488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        18712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        19058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 232045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2670528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2670528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3070592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3077709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       527616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       527616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       653056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       654092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7669017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2533                       # Total snoops (count)
system.membus.snoop_fanout::samples            122949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  122949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              122949                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7046000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           389253484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11784494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          390588750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          295808090                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy           77250000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           71638938                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103932                       # Number of tag accesses
system.iocache.tags.data_accesses              103932                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4685983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4685983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4685983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4685983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4685983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4685983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 167356.535714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 167356.535714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 167356.535714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 167356.535714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 167356.535714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 167356.535714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3217983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3217983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    711126066                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    711126066                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3217983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3217983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3217983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3217983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 114927.964286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 114927.964286                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61729.693229                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61729.693229                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 114927.964286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 114927.964286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 114927.964286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 114927.964286                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      664360                       # DTB read hits
system.cpu0.dtb.read_misses                       820                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  287292                       # DTB read accesses
system.cpu0.dtb.write_hits                     453784                       # DTB write hits
system.cpu0.dtb.write_misses                      238                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                 167098                       # DTB write accesses
system.cpu0.dtb.data_hits                     1118144                       # DTB hits
system.cpu0.dtb.data_misses                      1058                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                  454390                       # DTB accesses
system.cpu0.itb.fetch_hits                    1522145                       # ITB hits
system.cpu0.itb.fetch_misses                      614                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1522759                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        10522493                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    3392157                       # Number of instructions committed
system.cpu0.committedOps                      3392157                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              3123716                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                241259                       # Number of float alu accesses
system.cpu0.num_func_calls                     148386                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       299022                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     3123716                       # number of integer instructions
system.cpu0.num_fp_insts                       241259                       # number of float instructions
system.cpu0.num_int_register_reads            4540146                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           2249292                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              296587                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             197574                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      1121203                       # number of memory refs
system.cpu0.num_load_insts                     666644                       # Number of load instructions
system.cpu0.num_store_insts                    454559                       # Number of store instructions
system.cpu0.num_idle_cycles              772256.149993                       # Number of idle cycles
system.cpu0.num_busy_cycles              9750236.850007                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.926609                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.073391                       # Percentage of idle cycles
system.cpu0.Branches                           479227                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                69215      2.04%      2.04% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1976328     58.24%     60.28% # Class of executed instruction
system.cpu0.op_class::IntMult                    5441      0.16%     60.44% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.44% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  82343      2.43%     62.87% # Class of executed instruction
system.cpu0.op_class::FloatCmp                   5951      0.18%     63.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   9178      0.27%     63.32% # Class of executed instruction
system.cpu0.op_class::FloatMult                 44815      1.32%     64.64% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   2524      0.07%     64.71% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     64.71% # Class of executed instruction
system.cpu0.op_class::MemRead                  687925     20.27%     84.98% # Class of executed instruction
system.cpu0.op_class::MemWrite                 455714     13.43%     98.41% # Class of executed instruction
system.cpu0.op_class::IprAccess                 53802      1.59%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   3393236                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10977                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3279     38.57%     38.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     70      0.82%     39.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    107      1.26%     40.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.06%     40.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5041     59.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8502                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3276     48.68%     48.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      70      1.04%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     107      1.59%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.07%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3272     48.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6730                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             77690310000     73.83%     73.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              341070000      0.32%     74.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              372830000      0.35%     74.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               46320000      0.04%     74.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            26774510000     25.44%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        105225040000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999085                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.649078                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.791578                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.51%      3.51% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.26%      8.77% # number of syscalls executed
system.cpu0.kern.syscall::4                        28     49.12%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.75%     59.65% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.77%     68.42% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.51%     71.93% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.75%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.26%     78.95% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.75%     80.70% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     10.53%     91.23% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.51%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.75%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.75%     98.25% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.75%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    57                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.11%      0.11% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  131      1.44%      1.55% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.04%      1.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7859     86.33%     87.93% # number of callpals executed
system.cpu0.kern.callpal::rdps                    320      3.52%     91.44% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     91.46% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     91.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     462      5.08%     96.56% # number of callpals executed
system.cpu0.kern.callpal::callsys                 115      1.26%     97.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.03%     97.86% # number of callpals executed
system.cpu0.kern.callpal::rdunique                194      2.13%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9103                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              592                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                320                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                320                      
system.cpu0.kern.mode_good::user                  320                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.540541                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.701754                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       66868210000     63.55%     63.55% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         38356830000     36.45%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     131                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3432                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3432                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13341                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13341                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4250                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8153                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   745657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               625000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5376000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103745543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8629000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11584506                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            41724                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.991510                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3337009                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            41724                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            79.978166                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.991510                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6828199                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6828199                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3351509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3351509                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3351509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3351509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3351509                       # number of overall hits
system.cpu0.icache.overall_hits::total        3351509                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        41727                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        41727                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        41727                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         41727                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        41727                       # number of overall misses
system.cpu0.icache.overall_misses::total        41727                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4017399750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4017399750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4017399750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4017399750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4017399750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4017399750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3393236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3393236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3393236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3393236                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3393236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3393236                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012297                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012297                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012297                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012297                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012297                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012297                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96278.183191                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96278.183191                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96278.183191                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96278.183191                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96278.183191                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96278.183191                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        41727                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        41727                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        41727                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        41727                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        41727                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        41727                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2942348250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2942348250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2942348250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2942348250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2942348250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2942348250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012297                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012297                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012297                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012297                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012297                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012297                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70514.253361                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70514.253361                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70514.253361                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70514.253361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70514.253361                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70514.253361                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            29754                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.645780                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1108303                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            29754                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            37.248874                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.645780                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978170                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978170                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          850                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2259813                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2259813                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       638209                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         638209                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       428916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        428916                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8333                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8333                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1067125                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1067125                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1067125                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1067125                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        15313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15313                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        15344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15344                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          577                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          577                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        30657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        30657                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30657                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1496659248                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1496659248                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1430567378                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1430567378                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     53393500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53393500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     13811964                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13811964                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2927226626                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2927226626                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2927226626                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2927226626                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       653522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       653522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       444260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       444260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         8910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7918                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7918                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1097782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1097782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1097782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1097782                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.023431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023431                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.034538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.034538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.064759                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064759                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.028795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.027926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.027926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027926                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 97737.820675                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97737.820675                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 93233.014729                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93233.014729                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 92536.395147                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 92536.395147                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60578.789474                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60578.789474                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 95483.140099                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95483.140099                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 95483.140099                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95483.140099                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18313                       # number of writebacks
system.cpu0.dcache.writebacks::total            18313                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        15313                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        15313                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        15344                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15344                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          577                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          577                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        30657                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        30657                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        30657                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        30657                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1089346752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1089346752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1055089622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1055089622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     38236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     38236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      8400036                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8400036                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2144436374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2144436374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2144436374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2144436374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    736372000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    736372000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    350084000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    350084000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1086456000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1086456000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.034538                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034538                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.064759                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.064759                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.028795                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028795                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027926                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027926                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027926                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027926                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 71138.689480                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71138.689480                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68762.358055                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68762.358055                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 66267.764298                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66267.764298                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 36842.263158                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36842.263158                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 69949.322308                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69949.322308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 69949.322308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69949.322308                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      130548                       # DTB read hits
system.cpu1.dtb.read_misses                       667                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                   26958                       # DTB read accesses
system.cpu1.dtb.write_hits                      87477                       # DTB write hits
system.cpu1.dtb.write_misses                       82                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                  18521                       # DTB write accesses
system.cpu1.dtb.data_hits                      218025                       # DTB hits
system.cpu1.dtb.data_misses                       749                       # DTB misses
system.cpu1.dtb.data_acv                           42                       # DTB access violations
system.cpu1.dtb.data_accesses                   45479                       # DTB accesses
system.cpu1.itb.fetch_hits                     248831                       # ITB hits
system.cpu1.itb.fetch_misses                      259                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 249090                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        10449222                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     734770                       # Number of instructions committed
system.cpu1.committedOps                       734770                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               673952                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 74910                       # Number of float alu accesses
system.cpu1.num_func_calls                      17000                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        73610                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      673952                       # number of integer instructions
system.cpu1.num_fp_insts                        74910                       # number of float instructions
system.cpu1.num_int_register_reads             997899                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            484411                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               82889                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              57344                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       220502                       # number of memory refs
system.cpu1.num_load_insts                     132413                       # Number of load instructions
system.cpu1.num_store_insts                     88089                       # Number of store instructions
system.cpu1.num_idle_cycles              8417027.205166                       # Number of idle cycles
system.cpu1.num_busy_cycles              2032194.794834                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.194483                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.805517                       # Percentage of idle cycles
system.cpu1.Branches                            98272                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                11992      1.63%      1.63% # Class of executed instruction
system.cpu1.op_class::IntAlu                   440609     59.90%     61.53% # Class of executed instruction
system.cpu1.op_class::IntMult                    1074      0.15%     61.68% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.68% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  18365      2.50%     64.17% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.17% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    562      0.08%     64.25% # Class of executed instruction
system.cpu1.op_class::FloatMult                 15360      2.09%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    177      0.02%     66.36% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.36% # Class of executed instruction
system.cpu1.op_class::MemRead                  136414     18.55%     84.91% # Class of executed instruction
system.cpu1.op_class::MemWrite                  88153     11.98%     96.89% # Class of executed instruction
system.cpu1.op_class::IprAccess                 22855      3.11%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    735561                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3980                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     845     33.71%     33.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    107      4.27%     37.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     10      0.40%     38.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1545     61.63%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2507                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      845     47.02%     47.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     107      5.95%     52.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      10      0.56%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     835     46.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1797                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             98910990000     94.66%     94.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              337480000      0.32%     94.98% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               82520000      0.08%     95.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             5161230000      4.94%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        104492220000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.540453                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.716793                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.18%      0.18% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  130      4.62%      4.80% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.32%      5.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2118     75.29%     80.41% # number of callpals executed
system.cpu1.kern.callpal::rdps                    232      8.25%     88.66% # number of callpals executed
system.cpu1.kern.callpal::rti                     272      9.67%     98.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      1.35%     99.68% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.11%     99.79% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.21%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2813                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              293                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                161                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                110                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                170                      
system.cpu1.kern.mode_good::user                  161                      
system.cpu1.kern.mode_good::idle                    9                      
system.cpu1.kern.mode_switch_good::kernel     0.580205                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.081818                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.602837                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       11705050000     11.11%     11.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          5180450000      4.92%     16.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         88458130000     83.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     130                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             8244                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             796582                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8244                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.625667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1479366                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1479366                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       727317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         727317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       727317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          727317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       727317                       # number of overall hits
system.cpu1.icache.overall_hits::total         727317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         8244                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8244                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         8244                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8244                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         8244                       # number of overall misses
system.cpu1.icache.overall_misses::total         8244                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    791382000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    791382000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    791382000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    791382000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    791382000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    791382000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       735561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       735561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       735561                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       735561                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       735561                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       735561                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011208                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011208                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011208                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011208                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011208                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011208                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95994.905386                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95994.905386                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95994.905386                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95994.905386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95994.905386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95994.905386                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8244                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8244                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8244                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8244                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8244                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8244                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    578447000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    578447000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    578447000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    578447000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    578447000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    578447000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.011208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.011208                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.011208                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.011208                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.011208                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70165.817564                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70165.817564                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70165.817564                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70165.817564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70165.817564                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70165.817564                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             6365                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          902.116387                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             236393                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6365                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            37.139513                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   902.116387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.880973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.880973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          898                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           446084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          446084                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       125085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         125085                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        82435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         82435                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1748                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       207520                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          207520                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       207520                       # number of overall hits
system.cpu1.dcache.overall_hits::total         207520                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4668                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3170                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3170                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         7838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         7838                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7838                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    438362246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    438362246                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    274813457                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    274813457                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     17201250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     17201250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      9360985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9360985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    713175703                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    713175703                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    713175703                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    713175703                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       129753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       129753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        85605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        85605                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       215358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       215358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       215358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       215358                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.035976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035976                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037031                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037031                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.106796                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.106796                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.078421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.078421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.036395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.036395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036395                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 93907.936161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93907.936161                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 86691.942271                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86691.942271                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 82302.631579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 82302.631579                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61182.908497                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61182.908497                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 90989.500255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90989.500255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 90989.500255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90989.500255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3453                       # number of writebacks
system.cpu1.dcache.writebacks::total             3453                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4668                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4668                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         3170                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3170                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          209                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          209                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         7838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         7838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7838                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    317238754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    317238754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    194964543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    194964543                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11958750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11958750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      5830015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5830015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    512203297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    512203297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    512203297                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    512203297                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     32690000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     32690000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     34490000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     34490000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.106796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.078421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.078421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.036395                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036395                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036395                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036395                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 67960.315767                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67960.315767                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61503.010410                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61503.010410                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 57218.899522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57218.899522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38104.673203                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38104.673203                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 65348.723782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65348.723782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 65348.723782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65348.723782                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.244372                       # Number of seconds simulated
sim_ticks                                244372420000                       # Number of ticks simulated
final_tick                               5534359180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19207144                       # Simulator instruction rate (inst/s)
host_op_rate                                 19207112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            32152520318                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457712                       # Number of bytes of host memory used
host_seconds                                     7.60                       # Real time elapsed on the host
sim_insts                                   145981735                       # Number of instructions simulated
sim_ops                                     145981735                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2874176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2660224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         468352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         704832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6709376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2874176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       468352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3342528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1902464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2606976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           44909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           41566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            7318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           11013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29726                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          11761458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          10885942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            7333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1916550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2884253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27455537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     11761458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1916550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13678008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7785101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2882944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10668045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7785101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         11761458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         10885942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2890277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1916550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2884253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38123582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      104834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40734                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6595136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2581120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6709376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2606976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   402                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1122                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2714                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  244372420000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.375812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.478091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.565683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25491     49.00%     49.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15833     30.43%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4976      9.56%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1891      3.63%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1330      2.56%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          498      0.96%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          342      0.66%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          235      0.45%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1430      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52026                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.334886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.570080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1774     91.82%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          112      5.80%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      1.71%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.874741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.593394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.062922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           156      8.07%      8.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1537     79.55%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            14      0.72%     88.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.52%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            11      0.57%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            12      0.62%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.26%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            58      3.00%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            18      0.93%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            14      0.72%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             6      0.31%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            11      0.57%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.21%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.10%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.21%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.26%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.21%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             4      0.21%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.10%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.10%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             4      0.21%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.10%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             4      0.21%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.16%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.10%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             6      0.31%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             4      0.21%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.10%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.05%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.05%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.16%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.05%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.05%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.05%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.05%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             2      0.10%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             4      0.21%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             2      0.10%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             3      0.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             4      0.21%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1932                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1310361250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3242530000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  515245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12715.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31465.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        26.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    59961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1678750.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   157127711250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8160100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     79083628750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6337873080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8054333280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3458164875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4394725500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18770380200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21850943400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2512140480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2298449520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        361477328160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        361477328160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1355120975115                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1422761102415                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2131912041750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2072578596750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3879588903660                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3893415479025                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.000744                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.499060                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               92877                       # Transaction distribution
system.membus.trans_dist::ReadResp              92877                       # Transaction distribution
system.membus.trans_dist::WriteReq               2101                       # Transaction distribution
system.membus.trans_dist::WriteResp              2101                       # Transaction distribution
system.membus.trans_dist::Writeback             29726                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1512                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            483                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1995                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18629                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18629                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        89819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        89819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       110859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       121411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        14636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        14636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        30347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        30931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 278869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2874176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2874176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8282                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      4221888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      4230170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       468352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       468352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1045632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1047852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9326854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4079                       # Total snoops (count)
system.membus.snoop_fanout::samples            150775                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  150775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              150775                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7669000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           476659489                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11270746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          420413500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          414285658                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           68666500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          118917965                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4230234                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4230234                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4230234                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4230234                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4230234                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4230234                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 151079.785714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 151079.785714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 151079.785714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 151079.785714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 151079.785714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 151079.785714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2763734                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2763734                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    684168878                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    684168878                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2763734                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2763734                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2763734                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2763734                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 98704.785714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 98704.785714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62151.969295                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62151.969295                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 98704.785714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 98704.785714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 98704.785714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 98704.785714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1733102                       # DTB read hits
system.cpu0.dtb.read_misses                       818                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1275554                       # DTB read accesses
system.cpu0.dtb.write_hits                     973600                       # DTB write hits
system.cpu0.dtb.write_misses                      253                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                 625810                       # DTB write accesses
system.cpu0.dtb.data_hits                     2706702                       # DTB hits
system.cpu0.dtb.data_misses                      1071                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                 1901364                       # DTB accesses
system.cpu0.itb.fetch_hits                    6378162                       # ITB hits
system.cpu0.itb.fetch_misses                      595                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6378757                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        24437242                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    8592982                       # Number of instructions committed
system.cpu0.committedOps                      8592982                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              7533626                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1956481                       # Number of float alu accesses
system.cpu0.num_func_calls                     244886                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       791263                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     7533626                       # number of integer instructions
system.cpu0.num_fp_insts                      1956481                       # number of float instructions
system.cpu0.num_int_register_reads           12326190                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           4882709                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             1936412                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1564290                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      2709944                       # number of memory refs
system.cpu0.num_load_insts                    1735392                       # Number of load instructions
system.cpu0.num_store_insts                    974552                       # Number of store instructions
system.cpu0.num_idle_cycles              972047.699996                       # Number of idle cycles
system.cpu0.num_busy_cycles              23465194.300004                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.960223                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.039777                       # Percentage of idle cycles
system.cpu0.Branches                          1070847                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               204551      2.38%      2.38% # Class of executed instruction
system.cpu0.op_class::IntAlu                  4732575     55.07%     57.45% # Class of executed instruction
system.cpu0.op_class::IntMult                   54575      0.64%     58.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.08% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 410618      4.78%     62.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     36      0.00%     62.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  17292      0.20%     63.06% # Class of executed instruction
system.cpu0.op_class::FloatMult                351040      4.08%     67.15% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  20921      0.24%     67.39% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     1      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.39% # Class of executed instruction
system.cpu0.op_class::MemRead                 1758952     20.47%     87.86% # Class of executed instruction
system.cpu0.op_class::MemWrite                 976017     11.36%     99.21% # Class of executed instruction
system.cpu0.op_class::IprAccess                 67496      0.79%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   8594074                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     14134                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4000     35.40%     35.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     59      0.52%     35.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    251      2.22%     38.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      8      0.07%     38.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6980     61.78%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11298                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3997     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      59      0.71%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     251      3.02%     51.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       8      0.10%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3989     48.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 8304                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            209067690000     85.55%     85.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              296290000      0.12%     85.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              834050000      0.34%     86.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               66410000      0.03%     86.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            34107650000     13.96%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        244372090000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999250                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.571490                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.734997                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.70%      3.70% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.56%      9.26% # number of syscalls executed
system.cpu0.kern.syscall::4                        24     44.44%     53.70% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.85%     55.56% # number of syscalls executed
system.cpu0.kern.syscall::17                        6     11.11%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.70%     70.37% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.85%     72.22% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.56%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.85%     79.63% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     11.11%     90.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.70%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.85%     96.30% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.85%     98.15% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.85%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    54                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   16      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  134      1.10%      1.24% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.03%      1.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10323     85.11%     86.38% # number of callpals executed
system.cpu0.kern.callpal::rdps                    605      4.99%     91.37% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     91.38% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     91.40% # number of callpals executed
system.cpu0.kern.callpal::rti                     657      5.42%     96.82% # number of callpals executed
system.cpu0.kern.callpal::callsys                 168      1.39%     98.20% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.02%     98.23% # number of callpals executed
system.cpu0.kern.callpal::rdunique                214      1.76%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12129                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              791                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                518                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                518                      
system.cpu0.kern.mode_good::user                  518                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.654867                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.791444                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       80000280000     32.74%     32.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        164371810000     67.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     134                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3495                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3495                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13109                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13109                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4357                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10502                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   715238                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1223000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99137358                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9035000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11071254                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            44909                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.985426                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8563855                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            44909                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           190.693514                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.985426                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17233058                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17233058                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      8549164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8549164                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      8549164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8549164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      8549164                       # number of overall hits
system.cpu0.icache.overall_hits::total        8549164                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        44910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        44910                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        44910                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         44910                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        44910                       # number of overall misses
system.cpu0.icache.overall_misses::total        44910                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4308863500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4308863500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4308863500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4308863500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4308863500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4308863500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      8594074                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8594074                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      8594074                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8594074                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      8594074                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8594074                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005226                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005226                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005226                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005226                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95944.411044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95944.411044                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95944.411044                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95944.411044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95944.411044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95944.411044                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        44910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        44910                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        44910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        44910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        44910                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        44910                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   3150825500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3150825500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   3150825500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3150825500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   3150825500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3150825500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005226                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005226                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70158.661768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70158.661768                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70158.661768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70158.661768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70158.661768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70158.661768                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            42285                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          998.592072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2659098                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            42285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            62.885137                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   998.592072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.975188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.975188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          859                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5449042                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5449042                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1695466                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1695466                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       945035                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        945035                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         9351                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9351                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         8762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8762                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2640501                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2640501                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2640501                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2640501                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        25548                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25548                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17706                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          304                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        43254                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         43254                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        43254                       # number of overall misses
system.cpu0.dcache.overall_misses::total        43254                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2469251747                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2469251747                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1657293490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1657293490                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     67170500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67170500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     18146921                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18146921                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4126545237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4126545237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4126545237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4126545237                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1721014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1721014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       962741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       962741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        10097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         9066                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9066                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2683755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2683755                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2683755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2683755                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018391                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018391                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.073883                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073883                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.033532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.016117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016117                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 96651.469665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96651.469665                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 93600.671524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93600.671524                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 90040.884718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 90040.884718                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59693.819079                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59693.819079                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 95402.627202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95402.627202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 95402.627202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95402.627202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24401                       # number of writebacks
system.cpu0.dcache.writebacks::total            24401                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        25548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        25548                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        17706                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17706                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          746                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          746                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          304                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        43254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        43254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        43254                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        43254                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1796134253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1796134253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1223387510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1223387510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     47725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     47725500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     10590079                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10590079                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3019521763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3019521763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3019521763                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3019521763                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    752060000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    752060000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    383052000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    383052000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1135112000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1135112000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.014845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.073883                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073883                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.033532                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033532                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016117                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016117                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016117                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016117                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 70304.299867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70304.299867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 69094.516548                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69094.516548                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 63975.201072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63975.201072                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 34835.786184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34835.786184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 69809.075762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69809.075762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 69809.075762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69809.075762                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      890460                       # DTB read hits
system.cpu1.dtb.read_misses                       676                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                  749233                       # DTB read accesses
system.cpu1.dtb.write_hits                     431486                       # DTB write hits
system.cpu1.dtb.write_misses                       82                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                 347303                       # DTB write accesses
system.cpu1.dtb.data_hits                     1321946                       # DTB hits
system.cpu1.dtb.data_misses                       758                       # DTB misses
system.cpu1.dtb.data_acv                           42                       # DTB access violations
system.cpu1.dtb.data_accesses                 1096536                       # DTB accesses
system.cpu1.itb.fetch_hits                    3906145                       # ITB hits
system.cpu1.itb.fetch_misses                      262                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                3906407                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        24512015                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    4502986                       # Number of instructions committed
system.cpu1.committedOps                      4502986                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              3745852                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               1765344                       # Number of float alu accesses
system.cpu1.num_func_calls                      23848                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       470840                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     3745852                       # number of integer instructions
system.cpu1.num_fp_insts                      1765344                       # number of float instructions
system.cpu1.num_int_register_reads            6966982                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           2128511                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             1762872                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            1418818                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      1324667                       # number of memory refs
system.cpu1.num_load_insts                     892386                       # Number of load instructions
system.cpu1.num_store_insts                    432281                       # Number of store instructions
system.cpu1.num_idle_cycles              12649204.934357                       # Number of idle cycles
system.cpu1.num_busy_cycles              11862810.065643                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.483959                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.516041                       # Percentage of idle cycles
system.cpu1.Branches                           505829                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                25824      0.57%      0.57% # Class of executed instruction
system.cpu1.op_class::IntAlu                  2401571     53.32%     53.90% # Class of executed instruction
system.cpu1.op_class::IntMult                    2131      0.05%     53.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     53.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 364902      8.10%     62.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    837      0.02%     62.06% # Class of executed instruction
system.cpu1.op_class::FloatMult                339968      7.55%     69.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                   4370      0.10%     69.71% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.71% # Class of executed instruction
system.cpu1.op_class::MemRead                  897372     19.92%     89.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                 432339      9.60%     99.23% # Class of executed instruction
system.cpu1.op_class::IprAccess                 34472      0.77%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   4503786                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     155                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6605                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1427     29.88%     29.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    251      5.26%     35.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     16      0.34%     35.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3082     64.53%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4776                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1427     45.96%     45.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     251      8.08%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      16      0.52%     54.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1411     45.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3105                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            234654290000     95.73%     95.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              793620000      0.32%     96.05% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              131080000      0.05%     96.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             9541160000      3.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        245120150000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.457820                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.650126                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    8      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  140      2.65%      2.81% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.17%      2.98% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4033     76.44%     79.42% # number of callpals executed
system.cpu1.kern.callpal::rdps                    509      9.65%     89.06% # number of callpals executed
system.cpu1.kern.callpal::rti                     476      9.02%     98.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                  92      1.74%     99.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.06%     99.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5276                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              447                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                314                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                169                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                328                      
system.cpu1.kern.mode_good::user                  314                      
system.cpu1.kern.mode_good::idle                   14                      
system.cpu1.kern.mode_switch_good::kernel     0.733781                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.082840                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.705376                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       13632450000      5.58%      5.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         99159610000     40.60%     46.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        131448400000     53.82%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     140                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             7318                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4480790                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7318                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           612.297076                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9014890                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9014890                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4496468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4496468                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4496468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4496468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4496468                       # number of overall hits
system.cpu1.icache.overall_hits::total        4496468                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         7318                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7318                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         7318                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7318                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         7318                       # number of overall misses
system.cpu1.icache.overall_misses::total         7318                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    716680500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    716680500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    716680500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    716680500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    716680500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    716680500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4503786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4503786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4503786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4503786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4503786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4503786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001625                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001625                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001625                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001625                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001625                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001625                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97933.930036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97933.930036                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97933.930036                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97933.930036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97933.930036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97933.930036                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         7318                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         7318                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         7318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         7318                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         7318                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         7318                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    525051500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    525051500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    525051500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    525051500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    525051500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    525051500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001625                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001625                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001625                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001625                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71747.950260                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71747.950260                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71747.950260                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71747.950260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71747.950260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71747.950260                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            11184                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          947.778989                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1283188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            11184                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           114.734263                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   947.778989                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.925565                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925565                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          754                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          747                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2658776                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2658776                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       878882                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         878882                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       426840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        426840                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1940                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1305722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1305722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1305722                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1305722                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10655                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10655                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2435                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2435                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          180                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        13090                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        13090                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13090                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    970259249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    970259249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    198670496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    198670496                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     16203250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     16203250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     10827970                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10827970                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1168929745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1168929745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1168929745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1168929745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       889537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       889537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       429275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       429275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1318812                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1318812                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1318812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1318812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.011978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011978                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005672                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.095571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.095571                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.084034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.009926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 91061.403003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91061.403003                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 81589.526078                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81589.526078                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 79040.243902                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 79040.243902                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60155.388889                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60155.388889                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 89299.445760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89299.445760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 89299.445760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89299.445760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5325                       # number of writebacks
system.cpu1.dcache.writebacks::total             5325                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        10655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10655                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2435                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2435                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          205                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        13090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        13090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        13090                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        13090                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    697593751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    697593751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    134387504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    134387504                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11205750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11205750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      6560030                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6560030                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    831981255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    831981255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    831981255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    831981255                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     62516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     62516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     63116000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     63116000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.005672                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.095571                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095571                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.084034                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.084034                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009926                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009926                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009926                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009926                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65471.023088                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65471.023088                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 55189.940041                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55189.940041                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 54662.195122                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54662.195122                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36444.611111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36444.611111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63558.537433                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63558.537433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63558.537433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63558.537433                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.803302                       # Number of seconds simulated
sim_ticks                                803302410000                       # Number of ticks simulated
final_tick                               6337661590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6083026                       # Simulator instruction rate (inst/s)
host_op_rate                                  6083022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            23826567742                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458736                       # Number of bytes of host memory used
host_seconds                                    33.71                       # Real time elapsed on the host
sim_insts                                   205086319                       # Number of instructions simulated
sim_ops                                     205086319                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        3638528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       19268288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15834560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39924160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      3638528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1180928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4819456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22687872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23388288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           56852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          301067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           18452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          247415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              623815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        354498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             365442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4529462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          23986344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1470091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          19711829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49700038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4529462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1470091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5999554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28243252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         871921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29115172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28243252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4529462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         23986344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         874231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1470091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         19711829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78815210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      623815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     365442                       # Number of write requests accepted
system.mem_ctrls.readBursts                    623815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   365442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               38914432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1009728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23286656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39924160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23388288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  15777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1596                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         3988                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             44036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23237                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  803302410000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                623815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               365442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  587563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       657789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.560560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.724977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.579916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       534931     81.32%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        95315     14.49%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10951      1.66%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4619      0.70%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3108      0.47%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1845      0.28%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1412      0.21%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1224      0.19%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4384      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       657789                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.465504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.013573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         19705     98.73%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          144      0.72%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.17%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           22      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           14      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            9      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.230072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.091811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.737608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         19719     98.80%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            23      0.12%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            26      0.13%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            46      0.23%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            40      0.20%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            22      0.11%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            14      0.07%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             7      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-215            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19959                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10940607751                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             22341320251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3040190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17993.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36743.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        48.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   181381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     812026.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    32.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   328179695502                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     26823940000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    448295904498                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8729063280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10636027920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4762881750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5803388250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            21019050000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            24344946600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3724554960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3443808960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        413944954800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        413944954800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1622553920820                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1700661913155                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2379301514250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2310785731500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4454035939860                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4469620771185                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.789008                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.248092                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              323646                       # Transaction distribution
system.membus.trans_dist::ReadResp             323646                       # Transaction distribution
system.membus.trans_dist::WriteReq               3127                       # Transaction distribution
system.membus.trans_dist::WriteResp              3127                       # Transaction distribution
system.membus.trans_dist::Writeback            354498                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3130                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7479                       # Transaction distribution
system.membus.trans_dist::ReadExReq            310670                       # Transaction distribution
system.membus.trans_dist::ReadExResp           310670                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       113705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       113705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       809545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       820023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        36904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        36904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         1762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       660891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       662653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1655231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      3638528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      3638528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        12350                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     31785536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     31797886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1180928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1180928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         6816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     26005184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     26012000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63331614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10999                       # Total snoops (count)
system.membus.snoop_fanout::samples           1004245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 1004245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             1004245                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9247000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3927889142                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11212498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          533116250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2888691806                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy          173234750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2389478652                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4095232                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4095232                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4095232                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4095232                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4095232                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4095232                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 141214.896552                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 141214.896552                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 141214.896552                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 141214.896552                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 141214.896552                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 141214.896552                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2576732                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2576732                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    681186134                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    681186134                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2576732                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2576732                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2576732                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2576732                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 88852.827586                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 88852.827586                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62242.885051                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62242.885051                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 88852.827586                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 88852.827586                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 88852.827586                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 88852.827586                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     5049486                       # DTB read hits
system.cpu0.dtb.read_misses                     21127                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 4237579                       # DTB read accesses
system.cpu0.dtb.write_hits                    1870034                       # DTB write hits
system.cpu0.dtb.write_misses                   198917                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                1239284                       # DTB write accesses
system.cpu0.dtb.data_hits                     6919520                       # DTB hits
system.cpu0.dtb.data_misses                    220044                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                 5476863                       # DTB accesses
system.cpu0.itb.fetch_hits                   27048666                       # ITB hits
system.cpu0.itb.fetch_misses                      597                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               27049263                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        80330241                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   30989305                       # Number of instructions committed
system.cpu0.committedOps                     30989305                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             17840738                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              12721153                       # Number of float alu accesses
system.cpu0.num_func_calls                     207627                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1352884                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    17840738                       # number of integer instructions
system.cpu0.num_fp_insts                     12721153                       # number of float instructions
system.cpu0.num_int_register_reads           36231995                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          14200694                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            21631402                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           12586716                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      7162285                       # number of memory refs
system.cpu0.num_load_insts                    5092033                       # Number of load instructions
system.cpu0.num_store_insts                   2070252                       # Number of store instructions
system.cpu0.num_idle_cycles              666786.899999                       # Number of idle cycles
system.cpu0.num_busy_cycles              79663454.100001                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.991699                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.008301                       # Percentage of idle cycles
system.cpu0.Branches                          1621633                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               571223      1.83%      1.83% # Class of executed instruction
system.cpu0.op_class::IntAlu                  8657409     27.74%     29.57% # Class of executed instruction
system.cpu0.op_class::IntMult                   12656      0.04%     29.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     29.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                6424227     20.58%     50.19% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     21      0.00%     50.19% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     92      0.00%     50.20% # Class of executed instruction
system.cpu0.op_class::FloatMult               6029325     19.32%     69.51% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    248      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.52% # Class of executed instruction
system.cpu0.op_class::MemRead                 5125779     16.42%     85.94% # Class of executed instruction
system.cpu0.op_class::MemWrite                2073121      6.64%     92.58% # Class of executed instruction
system.cpu0.op_class::IprAccess               2315269      7.42%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  31209370                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    246408                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7217     30.72%     30.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.27%     30.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    822      3.50%     34.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     10      0.04%     34.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  15381     65.47%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               23494                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7214     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      0.42%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     822      5.37%     52.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      10      0.07%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    7205     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                15315                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            731541970000     91.07%     91.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              319350000      0.04%     91.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2819920000      0.35%     91.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               80710000      0.01%     91.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            68540560000      8.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        803302510000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999584                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.468435                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.651869                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.45%      3.45% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.17%      8.62% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     44.83%     53.45% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.72%     55.17% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.62%     63.79% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.45%     67.24% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.72%     68.97% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.17%     74.14% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.72%     75.86% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     15.52%     91.38% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.45%     94.83% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    58                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   15      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  144      0.58%      0.64% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.02%      0.66% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21152     85.12%     85.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1760      7.08%     92.86% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     92.87% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.01%     92.87% # number of callpals executed
system.cpu0.kern.callpal::rti                    1446      5.82%     98.69% # number of callpals executed
system.cpu0.kern.callpal::callsys                 121      0.49%     99.18% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.19% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      0.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 24850                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1590                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1268                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1268                      
system.cpu0.kern.mode_good::user                 1268                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.797484                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.887334                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      141980090000     17.67%     17.67% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        661322420000     82.33%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     144                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3022                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3022                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14071                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14071                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3588                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   719814                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3524000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              322000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4675000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98565364                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9113000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11007502                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            56851                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.995675                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31155659                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            56851                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           548.023060                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.995675                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         62475593                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        62475593                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     31152517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31152517                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     31152517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31152517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     31152517                       # number of overall hits
system.cpu0.icache.overall_hits::total       31152517                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        56853                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        56853                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        56853                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         56853                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        56853                       # number of overall misses
system.cpu0.icache.overall_misses::total        56853                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   5519445250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5519445250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   5519445250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5519445250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   5519445250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5519445250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     31209370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31209370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     31209370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31209370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     31209370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31209370                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001822                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001822                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001822                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001822                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001822                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001822                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 97082.744094                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97082.744094                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 97082.744094                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97082.744094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 97082.744094                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97082.744094                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        56853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        56853                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        56853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        56853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        56853                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        56853                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4037019750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4037019750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4037019750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4037019750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4037019750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4037019750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001822                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001822                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001822                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001822                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001822                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001822                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 71008.033877                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71008.033877                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 71008.033877                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71008.033877                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 71008.033877                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71008.033877                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           301723                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.355123                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6636699                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           301723                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.996000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1021.355123                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997417                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997417                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          777                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14174809                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14174809                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      4913899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4913899                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1683193                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1683193                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        15035                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15035                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        14170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      6597092                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6597092                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      6597092                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6597092                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       136938                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       136938                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       168204                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       168204                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2049                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2049                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2044                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2044                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       305142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        305142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       305142                       # number of overall misses
system.cpu0.dcache.overall_misses::total       305142                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  13811177484                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13811177484                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  17392273710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17392273710                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    167407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    167407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    118814112                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    118814112                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  31203451194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31203451194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  31203451194                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31203451194                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5050837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5050837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1851397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1851397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6902234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6902234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6902234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6902234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.027112                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027112                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.090852                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090852                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.119937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.119937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.126064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.126064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.044209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.044209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.044209                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.044209                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 100857.157867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100857.157867                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 103399.881751                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103399.881751                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 81702.049780                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 81702.049780                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58128.234834                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58128.234834                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 102258.788348                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102258.788348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 102258.788348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102258.788348                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       195582                       # number of writebacks
system.cpu0.dcache.writebacks::total           195582                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       136938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       136938                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       168204                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       168204                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         2049                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2049                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2044                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2044                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       305142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       305142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       305142                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       305142                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  10068234516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10068234516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12809544290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12809544290                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    116825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    116825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     64093888                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     64093888                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  22877778806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  22877778806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  22877778806                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  22877778806                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    645920000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    645920000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    479046000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    479046000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1124966000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1124966000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.027112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.090852                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.090852                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.119937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.119937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.126064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.126064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.044209                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044209                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.044209                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044209                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 73524.036542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73524.036542                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 76154.813738                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76154.813738                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 57015.861396                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57015.861396                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 31357.088063                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 31357.088063                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 74974.204816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74974.204816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 74974.204816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74974.204816                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4468840                       # DTB read hits
system.cpu1.dtb.read_misses                     21038                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                 4068334                       # DTB read accesses
system.cpu1.dtb.write_hits                    1457552                       # DTB write hits
system.cpu1.dtb.write_misses                   199271                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                1135604                       # DTB write accesses
system.cpu1.dtb.data_hits                     5926392                       # DTB hits
system.cpu1.dtb.data_misses                    220309                       # DTB misses
system.cpu1.dtb.data_acv                           42                       # DTB access violations
system.cpu1.dtb.data_accesses                 5203938                       # DTB accesses
system.cpu1.itb.fetch_hits                   26209672                       # ITB hits
system.cpu1.itb.fetch_misses                      268                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               26209940                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        80273416                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   28115279                       # Number of instructions committed
system.cpu1.committedOps                     28115279                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             15054347                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              12717062                       # Number of float alu accesses
system.cpu1.num_func_calls                      72289                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1099070                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    15054347                       # number of integer instructions
system.cpu1.num_fp_insts                     12717062                       # number of float instructions
system.cpu1.num_int_register_reads           32394635                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          12131699                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            21629067                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           12584557                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      6169208                       # number of memory refs
system.cpu1.num_load_insts                    4511094                       # Number of load instructions
system.cpu1.num_store_insts                   1658114                       # Number of store instructions
system.cpu1.num_idle_cycles              9277598.202025                       # Number of idle cycles
system.cpu1.num_busy_cycles              70995817.797975                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.884425                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.115575                       # Percentage of idle cycles
system.cpu1.Branches                          1204214                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               542716      1.92%      1.92% # Class of executed instruction
system.cpu1.op_class::IntAlu                  6867889     24.24%     26.15% # Class of executed instruction
system.cpu1.op_class::IntMult                    7158      0.03%     26.18% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.18% # Class of executed instruction
system.cpu1.op_class::FloatAdd                6422932     22.67%     48.85% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     48.85% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     48.85% # Class of executed instruction
system.cpu1.op_class::FloatMult               6029506     21.28%     70.12% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      7      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.12% # Class of executed instruction
system.cpu1.op_class::MemRead                 4526474     15.97%     86.10% # Class of executed instruction
system.cpu1.op_class::MemWrite                1658452      5.85%     91.95% # Class of executed instruction
system.cpu1.op_class::IprAccess               2280488      8.05%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  28335630                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    237543                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4264     28.35%     28.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    822      5.46%     33.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     15      0.10%     33.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   9941     66.09%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15042                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4264     45.60%     45.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     822      8.79%     54.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      15      0.16%     54.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4249     45.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 9350                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            765945520000     95.42%     95.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2756920000      0.34%     95.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              123420000      0.02%     95.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            33908300000      4.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        802734160000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.427422                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621593                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      9.09%      9.09% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     18.18%     27.27% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     18.18%     45.45% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     18.18%     63.64% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      9.09%     72.73% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     18.18%     90.91% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      9.09%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    11                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   10      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  142      0.88%      0.94% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.06%      1.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                12933     80.39%     81.39% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1655     10.29%     91.68% # number of callpals executed
system.cpu1.kern.callpal::rti                    1272      7.91%     99.59% # number of callpals executed
system.cpu1.kern.callpal::callsys                  51      0.32%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.02%     99.93% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 12      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16087                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1282                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1116                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                132                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1130                      
system.cpu1.kern.mode_good::user                 1116                      
system.cpu1.kern.mode_good::idle                   14                      
system.cpu1.kern.mode_switch_good::kernel     0.881435                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.106061                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.893281                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       67878950000      8.37%      8.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        638119590000     78.65%     87.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        105330380000     12.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     142                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            18452                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27856430                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18452                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1509.669954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56689712                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56689712                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     28317178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28317178                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     28317178                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28317178                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     28317178                       # number of overall hits
system.cpu1.icache.overall_hits::total       28317178                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        18452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18452                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        18452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        18452                       # number of overall misses
system.cpu1.icache.overall_misses::total        18452                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1806580750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1806580750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1806580750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1806580750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1806580750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1806580750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     28335630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28335630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     28335630                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28335630                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     28335630                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28335630                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000651                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000651                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97907.042597                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97907.042597                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97907.042597                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97907.042597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97907.042597                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97907.042597                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        18452                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18452                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        18452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        18452                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18452                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1321484250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1321484250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1321484250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1321484250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1321484250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1321484250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000651                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000651                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000651                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000651                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71617.399198                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71617.399198                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71617.399198                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71617.399198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71617.399198                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71617.399198                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           245963                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1002.907163                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5724286                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           245963                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.272956                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1002.907163                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.979402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          529                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12145648                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12145648                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4377936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4377936                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1302826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1302826                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5756                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5756                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         5951                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5951                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5680762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5680762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5680762                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5680762                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       105034                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105034                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       146815                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       146815                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1298                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1298                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1086                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1086                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       251849                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        251849                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       251849                       # number of overall misses
system.cpu1.dcache.overall_misses::total       251849                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10580619746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10580619746                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  15442769213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15442769213                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     93292750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     93292750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     66878943                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     66878943                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  26023388959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26023388959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  26023388959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26023388959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4482970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4482970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1449641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1449641                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         7054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         7037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5932611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5932611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5932611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5932611                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023430                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.101277                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.101277                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.184009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.184009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.154327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.154327                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042452                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.042452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042452                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 100735.188091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100735.188091                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 105185.227756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105185.227756                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 71874.229584                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71874.229584                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61582.820442                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61582.820442                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 103329.332096                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103329.332096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 103329.332096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103329.332096                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       158916                       # number of writebacks
system.cpu1.dcache.writebacks::total           158916                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       105034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       105034                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       146815                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       146815                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1298                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1298                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       251849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       251849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       251849                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       251849                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7716781254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7716781254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  11418863787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11418863787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     63079250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     63079250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     42361057                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42361057                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  19135645041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19135645041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  19135645041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19135645041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    190542000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    190542000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    191742000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    191742000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.023430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.101277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.184009                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.184009                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.154327                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.154327                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.042452                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042452                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.042452                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042452                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 73469.364720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73469.364720                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 77777.228396                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77777.228396                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 48597.265023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48597.265023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 39006.498158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 39006.498158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 75980.627443                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75980.627443                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 75980.627443                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75980.627443                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023365                       # Number of seconds simulated
sim_ticks                                 23365160000                       # Number of ticks simulated
final_tick                               6361026750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              327682840                       # Simulator instruction rate (inst/s)
host_op_rate                                327671462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            37174322075                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458736                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                   205944265                       # Number of instructions simulated
sim_ops                                     205944265                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         600000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1064064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         113216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         124480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1901760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       600000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       113216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        713216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       710016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          710016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            9375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          25679259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          45540625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4845505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5327590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81392980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     25679259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4845505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30524764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30387808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30387808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30387808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         25679259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         45540625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4845505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5327590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            111780788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11094                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1886464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  707648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1901760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               710016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          341                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              713                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23365160000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.104039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.320473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.509889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7290     52.02%     52.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3600     25.69%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1247      8.90%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          478      3.41%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          606      4.32%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          185      1.32%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          124      0.88%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      0.73%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          382      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.805593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.830044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           317     51.29%     51.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           103     16.67%     67.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            53      8.58%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      7.28%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            36      5.83%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      2.91%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      1.78%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      1.78%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.81%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.81%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.65%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.32%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.32%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.891586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.884934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.472478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35      5.66%      5.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.16%      5.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              578     93.53%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           618                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    362779750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               915454750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  147380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12307.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31057.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        80.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     572549.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5152198750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       780260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     17433990000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8777462400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10693567080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4789290000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5834783625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            21125317200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            24468576600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3755827440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3484185840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        415471143360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        415471143360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1631795521770                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1710102712860                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2385214768500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2316524250000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4470929330670                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4486579219365                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.863154                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.323432                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               20717                       # Transaction distribution
system.membus.trans_dist::ReadResp              20717                       # Transaction distribution
system.membus.trans_dist::WriteReq                 54                       # Transaction distribution
system.membus.trans_dist::WriteResp                54                       # Transaction distribution
system.membus.trans_dist::Writeback             11094                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              389                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             87                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             476                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9272                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        18750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        18750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        44348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        44402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         3538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         3538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         4979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         5033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       600000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       600000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1730368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1730584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       113216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       113216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       168192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       168408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2612208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              409                       # Total snoops (count)
system.membus.snoop_fanout::samples             41559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   41559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               41559                       # Request fanout histogram
system.membus.reqLayer0.occupancy              108000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           130320990                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           87802250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          157319524                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer4.occupancy           16603000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           19626130                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      132106                       # DTB read hits
system.cpu0.dtb.read_misses                       456                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   45035                       # DTB read accesses
system.cpu0.dtb.write_hits                     126427                       # DTB write hits
system.cpu0.dtb.write_misses                      120                       # DTB write misses
system.cpu0.dtb.write_acv                          12                       # DTB write access violations
system.cpu0.dtb.write_accesses                  22160                       # DTB write accesses
system.cpu0.dtb.data_hits                      258533                       # DTB hits
system.cpu0.dtb.data_misses                       576                       # DTB misses
system.cpu0.dtb.data_acv                           12                       # DTB access violations
system.cpu0.dtb.data_accesses                   67195                       # DTB accesses
system.cpu0.itb.fetch_hits                     222826                       # ITB hits
system.cpu0.itb.fetch_misses                      244                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 223070                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2336516                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     684634                       # Number of instructions committed
system.cpu0.committedOps                       684634                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               659522                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3878                       # Number of float alu accesses
system.cpu0.num_func_calls                      15524                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        68337                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      659522                       # number of integer instructions
system.cpu0.num_fp_insts                         3878                       # number of float instructions
system.cpu0.num_int_register_reads             936803                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            458361                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2502                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2454                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       259919                       # number of memory refs
system.cpu0.num_load_insts                     133138                       # Number of load instructions
system.cpu0.num_store_insts                    126781                       # Number of store instructions
system.cpu0.num_idle_cycles              226575.749990                       # Number of idle cycles
system.cpu0.num_busy_cycles              2109940.250010                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.903028                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.096972                       # Percentage of idle cycles
system.cpu0.Branches                            89076                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                12919      1.89%      1.89% # Class of executed instruction
system.cpu0.op_class::IntAlu                   391788     57.18%     59.06% # Class of executed instruction
system.cpu0.op_class::IntMult                     931      0.14%     59.20% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.20% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1201      0.18%     59.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.03%     59.41% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.41% # Class of executed instruction
system.cpu0.op_class::MemRead                  136753     19.96%     79.36% # Class of executed instruction
system.cpu0.op_class::MemWrite                 127174     18.56%     97.92% # Class of executed instruction
system.cpu0.op_class::IprAccess                 14229      2.08%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    685222                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2280                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     521     40.05%     40.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     24      1.84%     41.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     41.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    755     58.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1301                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      519     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      24      2.26%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     518     48.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1062                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             20494010000     87.70%     87.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               90050000      0.39%     88.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7470000      0.03%     88.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2777140000     11.88%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         23368670000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996161                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.686093                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.816295                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      7.14%      7.14% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     14.29%     21.43% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.14%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.14%     35.71% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.14%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     21.43%     64.29% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     28.57%     92.86% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    14                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.14%      0.14% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   65      4.57%      4.71% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.07%      4.78% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1134     79.69%     84.47% # number of callpals executed
system.cpu0.kern.callpal::rdps                     50      3.51%     87.98% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.07%     88.05% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.07%     88.12% # number of callpals executed
system.cpu0.kern.callpal::rti                     142      9.98%     98.10% # number of callpals executed
system.cpu0.kern.callpal::callsys                  25      1.76%     99.86% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.14%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1423                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              207                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                120                      
system.cpu0.kern.mode_good::user                  120                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.579710                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.733945                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       17624540000     75.42%     75.42% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          5744130000     24.58%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      65                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  54                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 54                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               108000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               54000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             9372                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.988420                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             762190                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9884                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            77.113517                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.988420                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1379819                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1379819                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       675847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         675847                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       675847                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          675847                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       675847                       # number of overall hits
system.cpu0.icache.overall_hits::total         675847                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         9375                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         9375                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9375                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         9375                       # number of overall misses
system.cpu0.icache.overall_misses::total         9375                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    899207250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    899207250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    899207250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    899207250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    899207250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    899207250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       685222                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       685222                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       685222                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       685222                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       685222                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       685222                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013682                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013682                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013682                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013682                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013682                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013682                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95915.440000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95915.440000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95915.440000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95915.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95915.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95915.440000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         9375                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9375                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         9375                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9375                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         9375                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         9375                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    657255750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    657255750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    657255750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    657255750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    657255750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    657255750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.013682                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013682                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.013682                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013682                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.013682                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013682                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70107.280000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70107.280000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70107.280000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70107.280000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70107.280000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70107.280000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16703                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.717198                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             264169                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17727                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.902070                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1021.717198                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997771                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           535103                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          535103                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       122696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         122696                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       115505                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        115505                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1856                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1856                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       238201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          238201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       238201                       # number of overall hits
system.cpu0.dcache.overall_hits::total         238201                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7902                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7902                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8898                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8898                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16800                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16800                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16800                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16800                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    770416997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    770416997                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    836464547                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    836464547                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     22185000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22185000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3663980                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3663980                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1606881544                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1606881544                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1606881544                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1606881544                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       130598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       130598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       124403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       124403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2077                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2077                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       255001                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       255001                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       255001                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       255001                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.060506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060506                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.071526                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071526                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.109405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.109405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.029851                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029851                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.065882                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065882                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.065882                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065882                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 97496.456214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97496.456214                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 94005.905484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94005.905484                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 97302.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 97302.631579                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59096.451613                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59096.451613                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 95647.710952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95647.710952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 95647.710952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95647.710952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10411                       # number of writebacks
system.cpu0.dcache.writebacks::total            10411                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7902                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8898                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8898                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          228                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          228                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        16800                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        16800                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        16800                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        16800                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    561474003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    561474003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    619363453                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    619363453                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     16060000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16060000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      2080020                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2080020                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1180837456                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1180837456                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1180837456                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1180837456                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      5940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      5940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      5940000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      5940000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.060506                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060506                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.071526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.109405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.109405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.029851                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.029851                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.065882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.065882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 71054.670084                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71054.670084                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 69607.041245                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69607.041245                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 70438.596491                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70438.596491                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33548.709677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33548.709677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70287.943810                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70287.943810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70287.943810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70287.943810                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       32670                       # DTB read hits
system.cpu1.dtb.read_misses                       325                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu1.dtb.write_hits                      19255                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                    875                       # DTB write accesses
system.cpu1.dtb.data_hits                       51925                       # DTB hits
system.cpu1.dtb.data_misses                       363                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    2697                       # DTB accesses
system.cpu1.itb.fetch_hits                      28226                       # ITB hits
system.cpu1.itb.fetch_misses                      125                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  28351                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2343476                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     173312                       # Number of instructions committed
system.cpu1.committedOps                       173312                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               166270                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   296                       # Number of float alu accesses
system.cpu1.num_func_calls                       4177                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        18302                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      166270                       # number of integer instructions
system.cpu1.num_fp_insts                          296                       # number of float instructions
system.cpu1.num_int_register_reads             222061                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            127286                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        53056                       # number of memory refs
system.cpu1.num_load_insts                      33553                       # Number of load instructions
system.cpu1.num_store_insts                     19503                       # Number of store instructions
system.cpu1.num_idle_cycles              1856504.219542                       # Number of idle cycles
system.cpu1.num_busy_cycles              486971.780458                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.207799                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.792201                       # Percentage of idle cycles
system.cpu1.Branches                            24267                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3097      1.78%      1.78% # Class of executed instruction
system.cpu1.op_class::IntAlu                   107823     62.08%     63.86% # Class of executed instruction
system.cpu1.op_class::IntMult                     275      0.16%     64.02% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.02% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     24      0.01%     64.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.03% # Class of executed instruction
system.cpu1.op_class::MemRead                   34856     20.07%     84.10% # Class of executed instruction
system.cpu1.op_class::MemWrite                  19514     11.23%     95.33% # Class of executed instruction
system.cpu1.op_class::IprAccess                  8104      4.67%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    173696                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1211                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     195     33.74%     33.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     24      4.15%     37.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.35%     38.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    357     61.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 578                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      195     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      24      5.80%     52.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.48%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     193     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  414                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             22206360000     94.76%     94.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               76110000      0.32%     95.08% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               21720000      0.09%     95.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1130570000      4.82%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         23434760000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.540616                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.716263                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58      8.58%      8.73% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.74%      9.47% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  459     67.90%     77.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                     49      7.25%     84.62% # number of callpals executed
system.cpu1.kern.callpal::rti                      93     13.76%     98.37% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.33%     99.70% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.30%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   676                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 24                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 70                      
system.cpu1.kern.mode_good::user                   69                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.551181                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.041667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.636364                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3612260000     23.41%     23.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           411470000      2.67%     26.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         11404440000     73.92%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             1769                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             703870                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2281                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           308.579570                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           349161                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          349161                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       171927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         171927                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       171927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          171927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       171927                       # number of overall hits
system.cpu1.icache.overall_hits::total         171927                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1769                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1769                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1769                       # number of overall misses
system.cpu1.icache.overall_misses::total         1769                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    171920000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    171920000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    171920000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    171920000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    171920000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    171920000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       173696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       173696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       173696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       173696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       173696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       173696                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010184                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010184                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010184                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010184                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010184                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97184.850198                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97184.850198                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97184.850198                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97184.850198                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97184.850198                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97184.850198                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1769                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1769                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    125566000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    125566000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    125566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    125566000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    125566000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    125566000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010184                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010184                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010184                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010184                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70981.345393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70981.345393                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70981.345393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70981.345393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70981.345393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70981.345393                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1736                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.040058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             137593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2610                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.717625                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.040058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.890664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          869                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           107170                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          107170                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        31234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        17998                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         17998                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          539                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          539                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          550                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        49232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           49232                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        49232                       # number of overall hits
system.cpu1.dcache.overall_hits::total          49232                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1407                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          763                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           36                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2170                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2170                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2170                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2170                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    133324750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    133324750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     63112132                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63112132                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      3103250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3103250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1531998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1531998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    196436882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    196436882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    196436882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    196436882                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        32641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        18761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        18761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        51402                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        51402                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        51402                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        51402                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.043105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043105                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.040669                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040669                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.062609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.062609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.043478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042216                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042216                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.042216                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042216                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 94758.173419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94758.173419                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 82715.769332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82715.769332                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 86201.388889                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86201.388889                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61279.920000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61279.920000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 90523.908756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90523.908756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 90523.908756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90523.908756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          683                       # number of writebacks
system.cpu1.dcache.writebacks::total              683                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1407                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1407                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          763                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          763                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2170                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2170                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2170                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2170                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     96751250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     96751250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     43230868                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     43230868                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2188750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2188750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       960002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       960002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    139982118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    139982118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    139982118                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    139982118                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      5940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5940000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      5940000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5940000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.043105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.040669                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040669                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.062609                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062609                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.043478                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.042216                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042216                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.042216                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042216                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 68764.214641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68764.214641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56659.066841                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56659.066841                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 60798.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60798.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38400.080000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38400.080000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 64507.888479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64507.888479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 64507.888479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64507.888479                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
