# ECE552 UWU Madison Spring 2024

16 bit WISC-S24 ISA \
**Phase1:** Single Cycle Processor \
**Phase2:** Pipelined Multi Cycle Processor \
**Phase3:** Pipelined Multi Cycle Processor With Cache \ 

Project was developed in Spring Semester 2024 during my sensior year.
