Analysis & Synthesis report for 2DECA5
Fri Mar 13 16:11:58 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated
 14. Parameter Settings for User Entity Instance: ControlPath:inst7|BUSMUX:MUX2
 15. Parameter Settings for User Entity Instance: ControlPath:inst7|LPM_FF:IR
 16. Parameter Settings for User Entity Instance: ControlPath:inst7|StateMchn:inst4|LPM_FF:inst1
 17. Parameter Settings for User Entity Instance: ControlPath:inst7|BUSMUX:MUX1
 18. Parameter Settings for User Entity Instance: ControlPath:inst7|LPM_COUNTER:PC
 19. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|LPM_FF:SKIP
 20. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|LPM_FF:CARRY
 21. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A
 22. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R1
 23. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4
 24. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R2
 25. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R3
 26. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R0
 27. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|BUSMUX:MUX2
 28. Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4B
 29. Parameter Settings for User Entity Instance: Datapath:inst6|BUSMUX:MUX3
 30. Parameter Settings for User Entity Instance: Datapath:inst6|LPM_ADD_SUB:ALU
 31. Parameter Settings for User Entity Instance: ram:inst2|altsyncram:altsyncram_component
 32. altsyncram Parameter Settings by Entity Instance
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 13 16:11:58 2020       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; 2DECA5                                      ;
; Top-level Entity Name           ; MU0CPU                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 96                                          ;
; Total pins                      ; 110                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MU0CPU             ; 2DECA5             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; test1b.mif                       ; yes             ; User Memory Initialization File    ; L:/2DECA5/test1b.mif                                                        ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File         ; L:/2DECA5/ram.v                                                             ;         ;
; MU0CPU.bdf                       ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/MU0CPU.bdf                                                        ;         ;
; ControlPath.bdf                  ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/ControlPath.bdf                                                   ;         ;
; regfile.bdf                      ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/regfile.bdf                                                       ;         ;
; top.bdf                          ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/top.bdf                                                           ;         ;
; StateMchn.bdf                    ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/StateMchn.bdf                                                     ;         ;
; Datapath.bdf                     ; yes             ; User Block Diagram/Schematic File  ; L:/2DECA5/Datapath.bdf                                                      ;         ;
; converter.v                      ; yes             ; User Verilog HDL File              ; L:/2DECA5/converter.v                                                       ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; L:/2DECA5/alu.v                                                             ;         ;
; datadecoder.v                    ; yes             ; User Verilog HDL File              ; L:/2DECA5/datadecoder.v                                                     ;         ;
; MIEQ.v                           ; yes             ; User Verilog HDL File              ; L:/2DECA5/MIEQ.v                                                            ;         ;
; controldecoder.v                 ; yes             ; User Verilog HDL File              ; L:/2DECA5/controldecoder.v                                                  ;         ;
; StateMachine.v                   ; yes             ; User Verilog HDL File              ; L:/2DECA5/StateMachine.v                                                    ;         ;
; LDI.v                            ; yes             ; User Verilog HDL File              ; L:/2DECA5/LDI.v                                                             ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/mux_flc.tdf                                                    ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ff.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/mux_blc.tdf                   ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/mux_blc.tdf                                                    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_0gh.tdf                  ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/cntr_0gh.tdf                                                   ;         ;
; db/mux_ilc.tdf                   ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/mux_ilc.tdf                                                    ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc              ;         ;
; db/decode_2of.tdf                ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/decode_2of.tdf                                                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_i1b.tdf               ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/add_sub_i1b.tdf                                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_ogo1.tdf           ; yes             ; Auto-Generated Megafunction        ; L:/2DECA5/db/altsyncram_ogo1.tdf                                            ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 154       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 211       ;
;     -- 7 input functions                    ; 17        ;
;     -- 6 input functions                    ; 59        ;
;     -- 5 input functions                    ; 40        ;
;     -- 4 input functions                    ; 25        ;
;     -- <=3 input functions                  ; 70        ;
;                                             ;           ;
; Dedicated logic registers                   ; 96        ;
;                                             ;           ;
; I/O pins                                    ; 110       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 65536     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 112       ;
; Total fan-out                               ; 1745      ;
; Average fan-out                             ; 3.21      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MU0CPU                                    ; 211 (0)           ; 96 (0)       ; 65536             ; 0          ; 110  ; 0            ; |MU0CPU                                                                                              ; MU0CPU          ; work         ;
;    |ControlPath:inst7|                     ; 54 (0)            ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7                                                                            ; ControlPath     ; work         ;
;       |StateMchn:inst4|                    ; 5 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|StateMchn:inst4                                                            ; StateMchn       ; work         ;
;          |StateMachine:inst|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|StateMchn:inst4|StateMachine:inst                                          ; StateMachine    ; work         ;
;          |converter:inst3|                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|StateMchn:inst4|converter:inst3                                            ; converter       ; work         ;
;          |lpm_ff:inst1|                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|StateMchn:inst4|lpm_ff:inst1                                               ; lpm_ff          ; work         ;
;       |busmux:MUX1|                        ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX1                                                                ; busmux          ; work         ;
;          |lpm_mux:$00000|                  ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX1|lpm_mux:$00000                                                 ; lpm_mux         ; work         ;
;             |mux_blc:auto_generated|       ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX1|lpm_mux:$00000|mux_blc:auto_generated                          ; mux_blc         ; work         ;
;       |busmux:MUX2|                        ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX2                                                                ; busmux          ; work         ;
;          |lpm_mux:$00000|                  ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX2|lpm_mux:$00000                                                 ; lpm_mux         ; work         ;
;             |mux_flc:auto_generated|       ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|busmux:MUX2|lpm_mux:$00000|mux_flc:auto_generated                          ; mux_flc         ; work         ;
;       |controldecoder:inst5|               ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|controldecoder:inst5                                                       ; controldecoder  ; work         ;
;       |lpm_counter:PC|                     ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|lpm_counter:PC                                                             ; lpm_counter     ; work         ;
;          |cntr_0gh:auto_generated|         ; 15 (15)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|lpm_counter:PC|cntr_0gh:auto_generated                                     ; cntr_0gh        ; work         ;
;       |lpm_ff:IR|                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|ControlPath:inst7|lpm_ff:IR                                                                  ; lpm_ff          ; work         ;
;    |Datapath:inst6|                        ; 153 (1)           ; 66 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6                                                                               ; Datapath        ; work         ;
;       |datadecoder:inst4|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|datadecoder:inst4                                                             ; datadecoder     ; work         ;
;       |lpm_add_sub:ALU|                    ; 17 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|lpm_add_sub:ALU                                                               ; lpm_add_sub     ; work         ;
;          |add_sub_i1b:auto_generated|      ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|lpm_add_sub:ALU|add_sub_i1b:auto_generated                                    ; add_sub_i1b     ; work         ;
;       |top:REGFILE|                        ; 132 (1)           ; 66 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE                                                                   ; top             ; work         ;
;          |alu:ALU|                         ; 79 (79)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|alu:ALU                                                           ; alu             ; work         ;
;          |lpm_ff:CARRY|                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|lpm_ff:CARRY                                                      ; lpm_ff          ; work         ;
;          |lpm_ff:SKIP|                     ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|lpm_ff:SKIP                                                       ; lpm_ff          ; work         ;
;          |regfile:REGFILE|                 ; 52 (1)            ; 64 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE                                                   ; regfile         ; work         ;
;             |busmux:MUX2|                  ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|busmux:MUX2                                       ; busmux          ; work         ;
;                |lpm_mux:$00000|            ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|busmux:MUX2|lpm_mux:$00000                        ; lpm_mux         ; work         ;
;                   |mux_flc:auto_generated| ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|busmux:MUX2|lpm_mux:$00000|mux_flc:auto_generated ; mux_flc         ; work         ;
;             |lpm_decode:DEMUX4|            ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_decode:DEMUX4                                 ; lpm_decode      ; work         ;
;                |decode_2of:auto_generated| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_decode:DEMUX4|decode_2of:auto_generated       ; decode_2of      ; work         ;
;             |lpm_ff:R0|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_ff:R0                                         ; lpm_ff          ; work         ;
;             |lpm_ff:R1|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_ff:R1                                         ; lpm_ff          ; work         ;
;             |lpm_ff:R2|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_ff:R2                                         ; lpm_ff          ; work         ;
;             |lpm_ff:R3|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_ff:R3                                         ; lpm_ff          ; work         ;
;             |lpm_mux:MUX4A|                ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A                                     ; lpm_mux         ; work         ;
;                |mux_ilc:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A|mux_ilc:auto_generated              ; mux_ilc         ; work         ;
;             |lpm_mux:MUX4B|                ; 16 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4B                                     ; lpm_mux         ; work         ;
;                |mux_ilc:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4B|mux_ilc:auto_generated              ; mux_ilc         ; work         ;
;    |LDI:inst5|                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|LDI:inst5                                                                                    ; LDI             ; work         ;
;    |MIEQ:inst4|                            ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MU0CPU|MIEQ:inst4                                                                                   ; MIEQ            ; work         ;
;    |ram:inst2|                             ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |MU0CPU|ram:inst2                                                                                    ; ram             ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |MU0CPU|ram:inst2|altsyncram:altsyncram_component                                                    ; altsyncram      ; work         ;
;          |altsyncram_ogo1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |MU0CPU|ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated                     ; altsyncram_ogo1 ; work         ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; test1b.mif ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |MU0CPU|ram:inst2 ; ram.v           ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; ControlPath:inst7|StateMchn:inst4|lpm_ff:inst1|dffs[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                  ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 78    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_ff:R0|dffs[5]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A|mux_ilc:auto_generated|l2_w6_n0_mux_dataout  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MU0CPU|Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4B|mux_ilc:auto_generated|l2_w11_n0_mux_dataout ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MU0CPU|Datapath:inst6|top:REGFILE|alu:ALU|Add0                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |MU0CPU|Datapath:inst6|top:REGFILE|alu:ALU|Mux16                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |MU0CPU|Datapath:inst6|top:REGFILE|alu:ALU|Add0                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPath:inst7|BUSMUX:MUX2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPath:inst7|LPM_FF:IR ;
+------------------------+-----------+-------------------------------------+
; Parameter Name         ; Value     ; Type                                ;
+------------------------+-----------+-------------------------------------+
; LPM_WIDTH              ; 16        ; Signed Integer                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                             ;
; LPM_SVALUE             ; UNUSED    ; Untyped                             ;
; LPM_FFTYPE             ; DFF       ; Untyped                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                             ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                      ;
+------------------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPath:inst7|StateMchn:inst4|LPM_FF:inst1 ;
+------------------------+-----------+--------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                   ;
+------------------------+-----------+--------------------------------------------------------+
; LPM_WIDTH              ; 3         ; Signed Integer                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                         ;
+------------------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPath:inst7|BUSMUX:MUX1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlPath:inst7|LPM_COUNTER:PC ;
+------------------------+-------------------+----------------------------------+
; Parameter Name         ; Value             ; Type                             ;
+------------------------+-------------------+----------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                   ;
; LPM_WIDTH              ; 12                ; Signed Integer                   ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                          ;
; LPM_MODULUS            ; 0                 ; Untyped                          ;
; LPM_AVALUE             ; UNUSED            ; Untyped                          ;
; LPM_SVALUE             ; UNUSED            ; Untyped                          ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                          ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH               ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK               ;
; CARRY_CNT_EN           ; SMART             ; Untyped                          ;
; LABWIDE_SCLR           ; ON                ; Untyped                          ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                          ;
; CBXI_PARAMETER         ; cntr_0gh          ; Untyped                          ;
+------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|LPM_FF:SKIP ;
+------------------------+-----------+------------------------------------------------+
; Parameter Name         ; Value     ; Type                                           ;
+------------------------+-----------+------------------------------------------------+
; LPM_WIDTH              ; 1         ; Untyped                                        ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                        ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                        ;
; LPM_FFTYPE             ; DFF       ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                        ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                 ;
+------------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|LPM_FF:CARRY ;
+------------------------+-----------+-------------------------------------------------+
; Parameter Name         ; Value     ; Type                                            ;
+------------------------+-----------+-------------------------------------------------+
; LPM_WIDTH              ; 1         ; Untyped                                         ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                         ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                         ;
; LPM_FFTYPE             ; DFF       ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                         ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                  ;
+------------------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A ;
+------------------------+-----------+------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                             ;
+------------------------+-----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 16        ; Untyped                                                          ;
; LPM_SIZE               ; 4         ; Untyped                                                          ;
; LPM_WIDTHS             ; 2         ; Untyped                                                          ;
; LPM_PIPELINE           ; 0         ; Untyped                                                          ;
; CBXI_PARAMETER         ; mux_ilc   ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                          ;
+------------------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R1 ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4 ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Untyped                                                             ;
; LPM_DECODES            ; 4          ; Untyped                                                             ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                             ;
; CBXI_PARAMETER         ; decode_2of ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R2 ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R3 ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R0 ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                      ;
; LPM_FFTYPE             ; DFF       ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|BUSMUX:MUX2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4B ;
+------------------------+-----------+------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                             ;
+------------------------+-----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 16        ; Untyped                                                          ;
; LPM_SIZE               ; 4         ; Untyped                                                          ;
; LPM_WIDTHS             ; 2         ; Untyped                                                          ;
; LPM_PIPELINE           ; 0         ; Untyped                                                          ;
; CBXI_PARAMETER         ; mux_ilc   ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                          ;
+------------------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|BUSMUX:MUX3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst6|LPM_ADD_SUB:ALU ;
+------------------------+-------------+--------------------------------------+
; Parameter Name         ; Value       ; Type                                 ;
+------------------------+-------------+--------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                              ;
; LPM_PIPELINE           ; 0           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                              ;
; USE_WYS                ; OFF         ; Untyped                              ;
; STYLE                  ; FAST        ; Untyped                              ;
; CBXI_PARAMETER         ; add_sub_i1b ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                       ;
+------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; test1b.mif           ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ogo1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     ENA               ; 66                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 16                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 212                         ;
;     arith             ; 47                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 16                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 148                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 25                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 59                          ;
; boundary_port         ; 110                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 4.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 13 16:11:43 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2DECA5 -c 2DECA5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: L:/2DECA5/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mu0cpu.bdf
    Info (12023): Found entity 1: MU0CPU
Info (12021): Found 1 design units, including 1 entities, in source file controlpath.bdf
    Info (12023): Found entity 1: ControlPath
Info (12021): Found 1 design units, including 1 entities, in source file regfile.bdf
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file dff3.bdf
    Info (12023): Found entity 1: DFF3
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file statemchn.bdf
    Info (12023): Found entity 1: StateMchn
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file converter.v
    Info (12023): Found entity 1: converter File: L:/2DECA5/converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: L:/2DECA5/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datadecoder.v
    Info (12023): Found entity 1: datadecoder File: L:/2DECA5/datadecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mieq.v
    Info (12023): Found entity 1: MIEQ File: L:/2DECA5/MIEQ.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controldecoder.v
    Info (12023): Found entity 1: controldecoder File: L:/2DECA5/controldecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: StateMachine File: L:/2DECA5/StateMachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ldi.v
    Info (12023): Found entity 1: LDI File: L:/2DECA5/LDI.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu.v(63): created implicit net for "alucout" File: L:/2DECA5/alu.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at controldecoder.v(32): created implicit net for "arm" File: L:/2DECA5/controldecoder.v Line: 32
Info (12127): Elaborating entity "MU0CPU" for the top level hierarchy
Info (12128): Elaborating entity "ControlPath" for hierarchy "ControlPath:inst7"
Info (12128): Elaborating entity "controldecoder" for hierarchy "ControlPath:inst7|controldecoder:inst5"
Warning (10036): Verilog HDL or VHDL warning at controldecoder.v(19): object "stp" assigned a value but never read File: L:/2DECA5/controldecoder.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at controldecoder.v(35): object "fetch" assigned a value but never read File: L:/2DECA5/controldecoder.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at controldecoder.v(35): object "exec2" assigned a value but never read File: L:/2DECA5/controldecoder.v Line: 35
Info (12128): Elaborating entity "BUSMUX" for hierarchy "ControlPath:inst7|BUSMUX:MUX2"
Info (12130): Elaborated megafunction instantiation "ControlPath:inst7|BUSMUX:MUX2"
Info (12133): Instantiated megafunction "ControlPath:inst7|BUSMUX:MUX2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ControlPath:inst7|BUSMUX:MUX2|lpm_mux:$00000" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "ControlPath:inst7|BUSMUX:MUX2|lpm_mux:$00000", which is child of megafunction instantiation "ControlPath:inst7|BUSMUX:MUX2" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: L:/2DECA5/db/mux_flc.tdf Line: 23
Info (12128): Elaborating entity "mux_flc" for hierarchy "ControlPath:inst7|BUSMUX:MUX2|lpm_mux:$00000|mux_flc:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_FF" for hierarchy "ControlPath:inst7|LPM_FF:IR"
Info (12130): Elaborated megafunction instantiation "ControlPath:inst7|LPM_FF:IR"
Info (12133): Instantiated megafunction "ControlPath:inst7|LPM_FF:IR" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "StateMchn" for hierarchy "ControlPath:inst7|StateMchn:inst4"
Info (12128): Elaborating entity "converter" for hierarchy "ControlPath:inst7|StateMchn:inst4|converter:inst3"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "ControlPath:inst7|StateMchn:inst4|LPM_FF:inst1"
Info (12130): Elaborated megafunction instantiation "ControlPath:inst7|StateMchn:inst4|LPM_FF:inst1"
Info (12133): Instantiated megafunction "ControlPath:inst7|StateMchn:inst4|LPM_FF:inst1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "StateMachine" for hierarchy "ControlPath:inst7|StateMchn:inst4|StateMachine:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "ControlPath:inst7|BUSMUX:MUX1"
Info (12130): Elaborated megafunction instantiation "ControlPath:inst7|BUSMUX:MUX1"
Info (12133): Instantiated megafunction "ControlPath:inst7|BUSMUX:MUX1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ControlPath:inst7|BUSMUX:MUX1|lpm_mux:$00000" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "ControlPath:inst7|BUSMUX:MUX1|lpm_mux:$00000", which is child of megafunction instantiation "ControlPath:inst7|BUSMUX:MUX1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: L:/2DECA5/db/mux_blc.tdf Line: 23
Info (12128): Elaborating entity "mux_blc" for hierarchy "ControlPath:inst7|BUSMUX:MUX1|lpm_mux:$00000|mux_blc:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "ControlPath:inst7|LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "ControlPath:inst7|LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "ControlPath:inst7|LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf
    Info (12023): Found entity 1: cntr_0gh File: L:/2DECA5/db/cntr_0gh.tdf Line: 26
Info (12128): Elaborating entity "cntr_0gh" for hierarchy "ControlPath:inst7|LPM_COUNTER:PC|cntr_0gh:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:inst6"
Info (12128): Elaborating entity "top" for hierarchy "Datapath:inst6|top:REGFILE"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "Datapath:inst6|top:REGFILE|LPM_FF:SKIP"
Info (12130): Elaborated megafunction instantiation "Datapath:inst6|top:REGFILE|LPM_FF:SKIP"
Info (12133): Instantiated megafunction "Datapath:inst6|top:REGFILE|LPM_FF:SKIP" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "alu" for hierarchy "Datapath:inst6|top:REGFILE|alu:ALU"
Warning (10036): Verilog HDL or VHDL warning at alu.v(22): object "cwinstr" assigned a value but never read File: L:/2DECA5/alu.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at alu.v(23): object "condinstr" assigned a value but never read File: L:/2DECA5/alu.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at alu.v(24): object "cininstr" assigned a value but never read File: L:/2DECA5/alu.v Line: 24
Warning (10230): Verilog HDL assignment warning at alu.v(74): truncated value with size 32 to match size of target (1) File: L:/2DECA5/alu.v Line: 74
Warning (10230): Verilog HDL assignment warning at alu.v(78): truncated value with size 32 to match size of target (1) File: L:/2DECA5/alu.v Line: 78
Info (12128): Elaborating entity "regfile" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A"
Info (12130): Elaborated megafunction instantiation "Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A"
Info (12133): Instantiated megafunction "Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: L:/2DECA5/db/mux_ilc.tdf Line: 23
Info (12128): Elaborating entity "mux_ilc" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE|lpm_mux:MUX4A|mux_ilc:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_FF" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R1"
Info (12130): Elaborated megafunction instantiation "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R1"
Info (12133): Instantiated megafunction "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_FF:R1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_DECODE" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4"
Info (12130): Elaborated megafunction instantiation "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4"
Info (12133): Instantiated megafunction "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4" with the following parameter:
    Info (12134): Parameter "LPM_DECODES" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2of.tdf
    Info (12023): Found entity 1: decode_2of File: L:/2DECA5/db/decode_2of.tdf Line: 23
Info (12128): Elaborating entity "decode_2of" for hierarchy "Datapath:inst6|top:REGFILE|regfile:REGFILE|LPM_DECODE:DEMUX4|decode_2of:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "datadecoder" for hierarchy "Datapath:inst6|datadecoder:inst4"
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(14): object "sta" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(14): object "jmp" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(14): object "jmi" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(14): object "jeq" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(14): object "stp" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at datadecoder.v(28): object "fetch" assigned a value but never read File: L:/2DECA5/datadecoder.v Line: 28
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "Datapath:inst6|LPM_ADD_SUB:ALU"
Info (12130): Elaborated megafunction instantiation "Datapath:inst6|LPM_ADD_SUB:ALU"
Info (12133): Instantiated megafunction "Datapath:inst6|LPM_ADD_SUB:ALU" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf
    Info (12023): Found entity 1: add_sub_i1b File: L:/2DECA5/db/add_sub_i1b.tdf Line: 26
Info (12128): Elaborating entity "add_sub_i1b" for hierarchy "Datapath:inst6|LPM_ADD_SUB:ALU|add_sub_i1b:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "LDI" for hierarchy "LDI:inst5"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:inst2|altsyncram:altsyncram_component" File: L:/2DECA5/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:inst2|altsyncram:altsyncram_component" File: L:/2DECA5/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:inst2|altsyncram:altsyncram_component" with the following parameter: File: L:/2DECA5/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test1b.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogo1.tdf
    Info (12023): Found entity 1: altsyncram_ogo1 File: L:/2DECA5/db/altsyncram_ogo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ogo1" for hierarchy "ram:inst2|altsyncram:altsyncram_component|altsyncram_ogo1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MIEQ" for hierarchy "MIEQ:inst4"
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file L:/2DECA5/output_files/2DECA5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 109 output pins
    Info (21061): Implemented 275 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5054 megabytes
    Info: Processing ended: Fri Mar 13 16:11:58 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in L:/2DECA5/output_files/2DECA5.map.smsg.


