0.7
2020.2
Jun 10 2021
19:45:28
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_axi_master_gmem0.v,1768331781,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_axi_master_gmem1.v,1768331781,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_axi_master_gmem2.v,1768331781,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_axi_slave_control.v,1768331781,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_deadlock_detection_unit.v,1768331781,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_deadlock_detector.v,1768331781,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/AESL_deadlock_report_unit.v,1768331781,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/csv_file_dump.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/dataflow_monitor.sv,1768331781,systemVerilog,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_fifo_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_process_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/nodf_module_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/upc_loop_interface.svh,,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/dump_file_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/csv_file_dump.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/sample_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/loop_sample_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/sample_manager.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/nodf_module_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/nodf_module_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_fifo_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_fifo_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_process_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_process_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/upc_loop_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_fifo_interface.svh,1768331781,verilog,,,,df_fifo_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_fifo_monitor.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_process_interface.svh,1768331781,verilog,,,,df_process_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/df_process_monitor.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/dump_file_agent.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/fifo_para.vh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij.autotb.v,1768331781,systemVerilog,,,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/fifo_para.vh,apatb_gemm_relu_stream_kij_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_buf0.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_buf0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_buf0_memcore.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_buf0_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_control_s_axi.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_entry_proc.v,1768331760,systemVerilog,,,,gemm_relu_stream_kij_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_fadd_32ns_32ns_32_3_full_dsp_1.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_fadd_32ns_32ns_32_3_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_fcmp_32ns_32ns_1_2_no_dsp_1.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_fifo_w32_d1_S.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_fifo_w32_d1_S;gemm_relu_stream_kij_fifo_w32_d1_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_fifo_w64_d4_S.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_fifo_w64_d4_S;gemm_relu_stream_kij_fifo_w64_d4_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_flow_control_loop_pipe_sequential_init.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_fmul_32ns_32ns_32_2_max_dsp_1.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gemm_stage_0_1.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_gemm_stage_0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gemm_stage_0_1_C_partial.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_gemm_stage_0_1_C_partial,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j.v,1768331761,systemVerilog,,,,gemm_relu_stream_kij_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_l_S_j_0_j,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gmem0_m_axi.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_gmem0_m_axi;gemm_relu_stream_kij_gmem0_m_axi_buffer;gemm_relu_stream_kij_gmem0_m_axi_decoder;gemm_relu_stream_kij_gmem0_m_axi_fifo;gemm_relu_stream_kij_gmem0_m_axi_read;gemm_relu_stream_kij_gmem0_m_axi_reg_slice;gemm_relu_stream_kij_gmem0_m_axi_throttle;gemm_relu_stream_kij_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gmem1_m_axi.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_gmem1_m_axi;gemm_relu_stream_kij_gmem1_m_axi_buffer;gemm_relu_stream_kij_gmem1_m_axi_decoder;gemm_relu_stream_kij_gmem1_m_axi_fifo;gemm_relu_stream_kij_gmem1_m_axi_read;gemm_relu_stream_kij_gmem1_m_axi_reg_slice;gemm_relu_stream_kij_gmem1_m_axi_throttle;gemm_relu_stream_kij_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_gmem2_m_axi.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_gmem2_m_axi;gemm_relu_stream_kij_gmem2_m_axi_buffer;gemm_relu_stream_kij_gmem2_m_axi_decoder;gemm_relu_stream_kij_gmem2_m_axi_fifo;gemm_relu_stream_kij_gmem2_m_axi_read;gemm_relu_stream_kij_gmem2_m_axi_reg_slice;gemm_relu_stream_kij_gmem2_m_axi_throttle;gemm_relu_stream_kij_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_load_buf0_1.v,1768331760,systemVerilog,,,,gemm_relu_stream_kij_load_buf0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.v,1768331760,systemVerilog,,,,gemm_relu_stream_kij_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_load_buf1_1.v,1768331760,systemVerilog,,,,gemm_relu_stream_kij_load_buf1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.v,1768331760,systemVerilog,,,,gemm_relu_stream_kij_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_relu_stage_0_1.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_relu_stage_0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_relu_stage_0_1_v16.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_relu_stage_0_1_v16,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_start_for_relu_stage_0_1_U0.v,1768331763,systemVerilog,,,,gemm_relu_stream_kij_start_for_relu_stage_0_1_U0;gemm_relu_stream_kij_start_for_relu_stage_0_1_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_store_res2_1.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_store_res2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/gemm_relu_stream_kij_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1.v,1768331762,systemVerilog,,,,gemm_relu_stream_kij_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/ip/xil_defaultlib/gemm_relu_stream_kij_fadd_32ns_32ns_32_3_full_dsp_1_ip.v,1768331798,systemVerilog,,,,gemm_relu_stream_kij_fadd_32ns_32ns_32_3_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/ip/xil_defaultlib/gemm_relu_stream_kij_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v,1768331799,systemVerilog,,,,gemm_relu_stream_kij_fcmp_32ns_32ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/ip/xil_defaultlib/gemm_relu_stream_kij_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1768331799,systemVerilog,,,,gemm_relu_stream_kij_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/loop_sample_agent.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/nodf_module_interface.svh,1768331781,verilog,,,,nodf_module_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/nodf_module_monitor.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/sample_agent.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/sample_manager.svh,1768331781,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/upc_loop_interface.svh,1768331781,verilog,,,,upc_loop_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/kij_gemm_relu_streaming.prj/ls_project/solution2/sim/verilog/upc_loop_monitor.svh,1768331781,verilog,,,,,,,,,,,,
