# CO PROJECT 
## RISC-V Assembler
### Overview
This is a simple RISC-V assembler implemented in Python. It translates RISC-V assembly code into machine code (binary instructions) suitable for execution on a RISC-V processor.
- Supports a subset of RISC-V assembly instructions.
- Translates assembly code into machine code (binary instructions).
- Handles basic error checking and validation of assembly code.

### Supported Instructions
R-Type Instructions: add, sub, sll, slt, sltu, xor, srl, or, and
I-Type Instructions: lw, addi, sltiu, jalr
S-Type Instructions: sw
B-Type Instructions: beq, bne, blt, bge, bltu, bgeu
U-Type Instructions: lui, auipc
J-Type Instructions: jal

## RISC-V Simulator
### Overview
This is a simple RISC-V simulator implemented in Python. It reads RISC-V assembly code, simulates the execution of instructions, and updates the register and memory values accordingly.
- Supports RISC-V assembly instructions of types R, I, S, B, U, and J.
- Simulates execution of instructions and updates register and memory values accordingly.
- Handles basic error checking and validation of assembly code.

## Contributors
Sanchit Maini
Shaman Ranjan
Riya Jain
Siddharth Yadav
