Drill report for C:\Users\evoredy\Desktop\repos\releases\utils\Tie-PCB\Tie-Faceplate\faceplate\faceplate.kicad_pcb
Created on 10/11/2019 2:15:39 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  Ground1                   in1
    L3 :  In2.Cu                    in2
    L4 :  Ground2                   in3
    L5 :  In4.Cu                    in4
    L6 :  Ground3                   in5
    L7 :  In6.Cu                    in6
    L8 :  B.Cu                      back


Drill file 'faceplate-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.65mm  0.026"  (4 holes)  (with 4 slots)
    T2  0.70mm  0.028"  (18 holes)
    T3  0.80mm  0.031"  (58 holes)
    T4  0.90mm  0.035"  (8 holes)
    T5  1.00mm  0.039"  (8 holes)
    T6  2.30mm  0.091"  (4 holes)

    Total plated holes count 100


Drill file 'faceplate-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  2.13mm  0.084"  (2 holes)

    Total unplated holes count 2
