#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 24 21:17:58 2024
# Process ID: 8612
# Current directory: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8800 C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.xpr
# Log file: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/vivado.log
# Journal file: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test\vivado.jou
# Running On: Calypso, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 4, Host memory: 16048 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.488 ; gain = 296.148
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.008 ; gain = 6.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.008 ; gain = 6.102
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.109 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.109 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1138.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.109 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.109 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1138.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.109 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.109 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.473 ; gain = 1.363
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.512 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1145.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.512 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.512 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1145.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.512 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.512 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.512 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.328 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1200.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:91]
WARNING: [VRFC 10-3823] variable 'audioData' might have multiple concurrent drivers [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:91]
WARNING: [VRFC 10-3823] variable 'audioData' might have multiple concurrent drivers [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addr' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'counter' is driven by invalid combination of procedural drivers [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:33]
WARNING: [VRFC 10-2921] 'counter' driven by this always_ff block should not be driven by any other process [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv:84]
ERROR: [VRFC 10-8530] module 'audio_read_playback_top' is ignored due to previous errors [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv:23]
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'counter' is driven by invalid combination of procedural drivers [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:33]
WARNING: [VRFC 10-2921] 'counter' driven by this always_ff block should not be driven by any other process [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.699 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\imports\Lab 7\font_rom.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\audio_read_playback_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\pwm.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\imports\Lab 7\font_rom.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\audio_read_playback_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\pwm.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\imports\Lab 7\font_rom.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\audio_read_playback_top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Calypso\Documents\- - - UIUC Academics\Spring 2024\ECE 385\Final Project\sd_card_test\sd_card_test.srcs\sources_1\new\pwm.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.699 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 43
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.699 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/sdcard_init.dcp to C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Apr 24 23:07:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Apr 24 23:17:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Apr 24 23:21:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Apr 24 23:23:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Apr 24 23:27:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 24 23:31:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 01:04:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 01:04:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 22:17:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 22:17:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 22:37:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 22:37:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1678.699 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2065.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2065.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2176.656 ; gain = 497.957
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 22:50:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 22:50:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2176.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
open_hw_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4169.562 ; gain = 1992.906
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top pwm [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 23:12:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 23:12:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 23:13:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 23:13:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4215.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 4385.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 4385.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4385.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4440.598 ; gain = 240.246
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top audio_read_playback_top [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/pwm.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 23:36:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 23:36:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 25 23:49:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Thu Apr 25 23:49:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4480.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4480.137 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4480.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4480.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4480.137 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 00:01:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 00:01:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4482.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 4482.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 4482.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4482.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4482.012 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 14:21:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 14:21:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230015A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 14:37:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 14:37:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230015A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 14:55:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 14:55:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230015A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'write_en' [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv:76]
WARNING: [VRFC 10-3823] variable 'write_en' might have multiple concurrent drivers [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv:76]
WARNING: [VRFC 10-5021] port 'miso_i' is not connected on this instance [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4513.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 4513.410 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 15:29:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 15:29:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230015A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 15:42:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 15:42:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 15:55:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 15:55:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sd_driver> not found while processing module instance <SDCard> [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 4513.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sd_driver> not found while processing module instance <sd_driver_> [C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4513.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.math_real
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common
Compiling package xil_defaultlib.sdcardpckg
Compiling architecture arch of entity xil_defaultlib.SdCardCtrl [sdcardctrl_default]
Compiling module xil_defaultlib.sdcard_init
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
WARNING: 1ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
$finish called at time : 205 ns : File "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4513.410 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 15824 KB (Peak: 15824 KB), Simulation CPU Usage: 57562 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcard_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/audio_read_playback_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_read_playback_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/imports/Lab 7/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4513.410 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.math_real
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common
Compiling package xil_defaultlib.sdcardpckg
Compiling architecture arch of entity xil_defaultlib.SdCardCtrl [sdcardctrl_default]
Compiling module xil_defaultlib.sdcard_init
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.410 ; gain = 0.000
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
WARNING: 1ns : none of the conditions were true for unique case from File:C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/sources_1/new/sd_driver.sv:124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4513.410 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4513.410 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 23:28:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 23:28:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4513.410 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.srcs/utils_1/imports/synth_1/sdcard_init.dcp with file C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/audio_read_playback_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr 26 23:48:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/synth_1/runme.log
[Fri Apr 26 23:48:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/Calypso/Documents/- - - UIUC Academics/Spring 2024/ECE 385/Final Project/sd_card_test/sd_card_test.runs/impl_1/audio_read_playback_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/8874292302A7A
close_hw_manager
close_sim
INFO: xsimkernel Simulation Memory Usage: 15764 KB (Peak: 15764 KB), Simulation CPU Usage: 15983 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 12:34:26 2024...
