Assembler report for top
Sun Jun  1 17:16:24 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab4/output_files/top.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Sun Jun  1 17:16:24 2025 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA6F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+----------------------------------------------------------------------------+
; Assembler Generated Files                                                  ;
+----------------------------------------------------------------------------+
; File Name                                                                  ;
+----------------------------------------------------------------------------+
; C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab4/output_files/top.sof ;
+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab4/output_files/top.sof ;
+----------------+-------------------------------------------------------------------------------------+
; Option         ; Setting                                                                             ;
+----------------+-------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00AF6418                                                                          ;
; Checksum       ; 0x00AF6418                                                                          ;
+----------------+-------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
