
*** Running vivado
    with args -log design_2_rst_ps7_0_50M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_rst_ps7_0_50M_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_2_rst_ps7_0_50M_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1082.355 ; gain = 149.086 ; free physical = 451 ; free virtual = 11778
INFO: [Synth 8-638] synthesizing module 'design_2_rst_ps7_0_50M_0' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/synth/design_2_rst_ps7_0_50M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_2_rst_ps7_0_50M_0' (7#1) [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/synth/design_2_rst_ps7_0_50M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.824 ; gain = 190.555 ; free physical = 364 ; free virtual = 11692
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.824 ; gain = 190.555 ; free physical = 357 ; free virtual = 11685
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1501.355 ; gain = 0.000 ; free physical = 1494 ; free virtual = 12833
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 1236 ; free virtual = 12574
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 1236 ; free virtual = 12574
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 1235 ; free virtual = 12574
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 1173 ; free virtual = 12511
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 1136 ; free virtual = 12474
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 838 ; free virtual = 12176
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 838 ; free virtual = 12176
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 817 ; free virtual = 12156
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 797 ; free virtual = 12136
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 797 ; free virtual = 12136
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 797 ; free virtual = 12136
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 797 ; free virtual = 12136
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 796 ; free virtual = 12134
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 796 ; free virtual = 12134

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.355 ; gain = 568.086 ; free physical = 796 ; free virtual = 12134
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1501.355 ; gain = 500.582 ; free physical = 709 ; free virtual = 12048
