#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 17 18:11:38 2025
# Process ID: 13768
# Current directory: C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1
# Command line: vivado.exe -log design_1_zero_pad_8_to_32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zero_pad_8_to_32_0_0.tcl
# Log file: C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1/design_1_zero_pad_8_to_32_0_0.vds
# Journal file: C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1\vivado.jou
# Running On: LAPTOP-TCIG5LLE, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16477 MB
#-----------------------------------------------------------
source design_1_zero_pad_8_to_32_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 445.973 ; gain = 165.426
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zero_pad_8_to_32_0_0
Command: synth_design -top design_1_zero_pad_8_to_32_0_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.391 ; gain = 345.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_zero_pad_8_to_32_0_0' [c:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.gen/sources_1/bd/design_1/ip/design_1_zero_pad_8_to_32_0_0/synth/design_1_zero_pad_8_to_32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zero_pad_8_to_32' [C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/new/8_32_0padd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zero_pad_8_to_32' (0#1) [C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/new/8_32_0padd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zero_pad_8_to_32_0_0' (0#1) [c:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.gen/sources_1/bd/design_1/ip/design_1_zero_pad_8_to_32_0_0/synth/design_1_zero_pad_8_to_32_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2059.855 ; gain = 439.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2077.777 ; gain = 457.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2077.777 ; gain = 457.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2077.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2116.430 ; gain = 12.121
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2116.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2116.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2116.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2116.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_zero_pad_8_to_32_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_zero_pad_8_to_32_0_0 has port out_data[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2116.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2608.270 ; gain = 988.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2608.270 ; gain = 988.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2617.805 ; gain = 997.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2632.637 ; gain = 974.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2632.637 ; gain = 1012.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: af5e2589
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 2688.184 ; gain = 2172.059
INFO: [Common 17-1381] The checkpoint 'C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1/design_1_zero_pad_8_to_32_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1/design_1_zero_pad_8_to_32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_zero_pad_8_to_32_0_0_utilization_synth.rpt -pb design_1_zero_pad_8_to_32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 18:12:51 2025...
