begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* ===-- clear_cache.c - Implement __clear_cache ---------------------------===  *  *                     The LLVM Compiler Infrastructure  *  * This file is dual licensed under the MIT and the University of Illinois Open  * Source Licenses. See LICENSE.TXT for details.  *  * ===----------------------------------------------------------------------===  */
end_comment

begin_include
include|#
directive|include
file|"int_lib.h"
end_include

begin_if
if|#
directive|if
name|__APPLE__
end_if

begin_include
include|#
directive|include
file|<libkern/OSCacheControl.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__FreeBSD__
argument_list|)
operator|&&
name|defined
argument_list|(
name|__arm__
argument_list|)
end_if

begin_include
include|#
directive|include
file|<sys/types.h>
end_include

begin_include
include|#
directive|include
file|<machine/sysarch.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__NetBSD__
argument_list|)
operator|&&
name|defined
argument_list|(
name|__arm__
argument_list|)
end_if

begin_include
include|#
directive|include
file|<machine/sysarch.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__ANDROID__
argument_list|)
operator|&&
name|defined
argument_list|(
name|__mips__
argument_list|)
end_if

begin_include
include|#
directive|include
file|<sys/cachectl.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__ANDROID__
argument_list|)
operator|&&
name|defined
argument_list|(
name|__arm__
argument_list|)
end_if

begin_include
include|#
directive|include
file|<asm/unistd.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * The compiler generates calls to __clear_cache() when creating   * trampoline functions on the stack for use with nested functions.  * It is expected to invalidate the instruction cache for the   * specified range.  */
end_comment

begin_function
name|void
name|__clear_cache
parameter_list|(
name|void
modifier|*
name|start
parameter_list|,
name|void
modifier|*
name|end
parameter_list|)
block|{
if|#
directive|if
name|__i386__
operator|||
name|__x86_64__
comment|/*  * Intel processors have a unified instruction and data cache  * so there is nothing to do  */
elif|#
directive|elif
name|defined
argument_list|(
name|__arm__
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|__APPLE__
argument_list|)
if|#
directive|if
name|defined
argument_list|(
name|__FreeBSD__
argument_list|)
operator|||
name|defined
argument_list|(
name|__NetBSD__
argument_list|)
name|struct
name|arm_sync_icache_args
name|arg
decl_stmt|;
name|arg
operator|.
name|addr
operator|=
operator|(
name|uintptr_t
operator|)
name|start
expr_stmt|;
name|arg
operator|.
name|len
operator|=
operator|(
name|uintptr_t
operator|)
name|end
operator|-
operator|(
name|uintptr_t
operator|)
name|start
expr_stmt|;
name|sysarch
argument_list|(
name|ARM_SYNC_ICACHE
argument_list|,
operator|&
name|arg
argument_list|)
expr_stmt|;
elif|#
directive|elif
name|defined
argument_list|(
name|__ANDROID__
argument_list|)
specifier|const
specifier|register
name|int
name|start_reg
asm|__asm("r0") = (int) (intptr_t) start;
specifier|const
specifier|register
name|int
name|end_reg
asm|__asm("r1") = (int) (intptr_t) end;
specifier|const
specifier|register
name|int
name|flags
asm|__asm("r2") = 0;
specifier|const
specifier|register
name|int
name|syscall_nr
asm|__asm("r7") = __ARM_NR_cacheflush;
asm|__asm __volatile("svc 0x0" : "=r"(start_reg)
range|:
literal|"r"
operator|(
name|syscall_nr
operator|)
decl_stmt|, "r"
argument_list|(
name|start_reg
argument_list|)
decl_stmt|, "r"
argument_list|(
name|end_reg
argument_list|)
decl_stmt|, "r"
argument_list|(
name|flags
argument_list|)
range|:
literal|"r0"
range|)
decl_stmt|;
if|if
condition|(
name|start_reg
operator|!=
literal|0
condition|)
block|{
name|compilerrt_abort
argument_list|()
expr_stmt|;
block|}
else|#
directive|else
name|compilerrt_abort
argument_list|()
expr_stmt|;
endif|#
directive|endif
elif|#
directive|elif
name|defined
argument_list|(
name|__ANDROID__
argument_list|)
operator|&&
name|defined
argument_list|(
name|__mips__
argument_list|)
specifier|const
name|uintptr_t
name|start_int
init|=
operator|(
name|uintptr_t
operator|)
name|start
decl_stmt|;
specifier|const
name|uintptr_t
name|end_int
init|=
operator|(
name|uintptr_t
operator|)
name|end
decl_stmt|;
name|_flush_cache
argument_list|(
name|start
argument_list|,
operator|(
name|end_int
operator|-
name|start_int
operator|)
argument_list|,
name|BCACHE
argument_list|)
expr_stmt|;
elif|#
directive|elif
name|defined
argument_list|(
name|__aarch64__
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|__APPLE__
argument_list|)
name|uint64_t
name|xstart
init|=
operator|(
name|uint64_t
operator|)
operator|(
name|uintptr_t
operator|)
name|start
decl_stmt|;
name|uint64_t
name|xend
init|=
operator|(
name|uint64_t
operator|)
operator|(
name|uintptr_t
operator|)
name|end
decl_stmt|;
comment|// Get Cache Type Info
name|uint64_t
name|ctr_el0
decl_stmt|;
asm|__asm __volatile("mrs %0, ctr_el0" : "=r"(ctr_el0));
comment|/*    * dc& ic instructions must use 64bit registers so we don't use    * uintptr_t in case this runs in an IPL32 environment.    */
specifier|const
name|size_t
name|dcache_line_size
init|=
literal|4
operator|<<
operator|(
operator|(
name|ctr_el0
operator|>>
literal|16
operator|)
operator|&
literal|15
operator|)
decl_stmt|;
for|for
control|(
name|uint64_t
name|addr
init|=
name|xstart
init|;
name|addr
operator|<
name|xend
condition|;
name|addr
operator|+=
name|dcache_line_size
control|)
asm|__asm __volatile("dc cvau, %0" :: "r"(addr));
asm|__asm __volatile("dsb ish");
specifier|const
name|size_t
name|icache_line_size
init|=
literal|4
operator|<<
operator|(
operator|(
name|ctr_el0
operator|>>
literal|0
operator|)
operator|&
literal|15
operator|)
decl_stmt|;
for|for
control|(
name|uint64_t
name|addr
init|=
name|xstart
init|;
name|addr
operator|<
name|xend
condition|;
name|addr
operator|+=
name|icache_line_size
control|)
asm|__asm __volatile("ic ivau, %0" :: "r"(addr));
asm|__asm __volatile("isb sy");
else|#
directive|else
if|#
directive|if
name|__APPLE__
comment|/* On Darwin, sys_icache_invalidate() provides this functionality */
name|sys_icache_invalidate
argument_list|(
name|start
argument_list|,
name|end
operator|-
name|start
argument_list|)
expr_stmt|;
else|#
directive|else
name|compilerrt_abort
argument_list|()
expr_stmt|;
endif|#
directive|endif
endif|#
directive|endif
block|}
end_function

end_unit

