I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
p6: op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2605_i2231
p7: op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2606_i1096
p8: op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2608_i2391
p9: op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2609_i1784
p10: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2611_i134
p11: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2612_i1096
p12: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2614_i2391
p13: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2615_i1784
r14: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg2
r15: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg3
r16: pnr_pipelining16
r17: pnr_pipelining17
r18: pnr_pipelining18
r19: pnr_pipelining19
