
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103891                       # Number of seconds simulated
sim_ticks                                103891129800                       # Number of ticks simulated
final_tick                               631967839302                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110370                       # Simulator instruction rate (inst/s)
host_op_rate                                   139208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5203206                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887796                       # Number of bytes of host memory used
host_seconds                                 19966.75                       # Real time elapsed on the host
sim_insts                                  2203728469                       # Number of instructions simulated
sim_ops                                    2779532824                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4910080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4164352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9078144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1843328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1843328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38360                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32534                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70923                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14401                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14401                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47261783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40083807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                87381319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17742881                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17742881                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17742881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47261783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40083807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              105124201                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249139401                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21500487                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430140                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1978322                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754537                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8143642                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333580                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93688                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186281393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119876933                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21500487                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10477222                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26383209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6031389                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6098123                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11508543                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1976144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222790294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.018710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196407085     88.16%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837195      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3334136      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089717      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964997      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616523      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923903      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          956378      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12660360      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222790294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481164                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184369435                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8026826                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26320270                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46456                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027306                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733502                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147143783                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027306                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184842420                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1407707                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5522208                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25865707                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1124945                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147022179                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        198219                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208549242                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684849273                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684849273                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36844720                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4120520                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13864534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83051                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600382                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146063935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137960877                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116887                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22003430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46225821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222790294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163300596     73.30%     73.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25182174     11.30%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13541974      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867651      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8186294      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647585      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2482678      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438103      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       143239      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222790294                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416884     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143230     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137815     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116015973     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978333      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12788814      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160850      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137960877                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553750                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697929                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005059                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499526863                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168101385                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134978309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138658806                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269548                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2671113                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92530                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027306                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1001967                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       116040                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146097752                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13864534                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183558                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1055954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2157447                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135971072                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12338711                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1989804                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19499422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19194788                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160711                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545763                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134978350                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134978309                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77885227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216940463                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541778                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359017                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22968744                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2003459                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218762988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166911092     76.30%     76.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869155     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12378462      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981262      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464755      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1837311      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057648      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938419      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2324884      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218762988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2324884                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362536181                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296223500                       # The number of ROB writes
system.switch_cpus0.timesIdled                2884250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26349107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.491394                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.491394                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.401382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.401382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611562673                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188891220                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135801338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249139394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21421117                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17577624                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2000752                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9092282                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8434880                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2137023                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94220                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192106252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117502351                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21421117                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10571903                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25336837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5534138                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9670117                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11615982                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1992303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230629249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.624921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.981611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205292412     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1887482      0.82%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3420791      1.48%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2020117      0.88%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1658847      0.72%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1474158      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          817040      0.35%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2040078      0.88%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12018324      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230629249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085980                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.471633                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190530259                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11258118                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25263373                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61653                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3515835                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3520879                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144064654                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1191                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3515835                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190811284                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         838741                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9559306                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25027388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       876686                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144021467                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94626                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       507019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202931651                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668389935                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668389935                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172566192                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30365459                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17191                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2535282                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13357823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7216646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69818                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1638295                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142930602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136377000                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63341                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16780593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34532289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230629249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.279960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173827820     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22607535      9.80%     85.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11833585      5.13%     90.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8335937      3.61%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8336734      3.61%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2978954      1.29%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275245      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       266204      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167235      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230629249                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50005     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162580     44.57%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152163     41.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115071237     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1866054      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17144      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12224155      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7198410      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136377000                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.547392                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             364748                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002675                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503811338                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159745762                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134054225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136741748                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278203                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2144411                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85802                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3515835                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         640506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54826                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142964937                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13357823                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7216646                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17191                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1042955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2197443                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134822552                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12131756                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1554448                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19330160                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19108207                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7198404                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.541153                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134054274                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134054225                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78446232                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        213600032                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538069                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367258                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100335207                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123677675                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19287492                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017735                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227113414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544563                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.395401                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176622624     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24623573     10.84%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9451637      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4976244      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4224836      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2006876      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       944374      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1483872      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2779378      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227113414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100335207                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123677675                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18344256                       # Number of memory references committed
system.switch_cpus1.commit.loads             11213412                       # Number of loads committed
system.switch_cpus1.commit.membars              17144                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17944343                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111341827                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2558060                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2779378                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           367299203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289446171                       # The number of ROB writes
system.switch_cpus1.timesIdled                2831654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18510145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100335207                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123677675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100335207                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.483071                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.483071                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.402727                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.402727                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       606246450                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187256844                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133437319                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34288                       # number of misc regfile writes
system.l20.replacements                         46642                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             598                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46770                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.012786                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.681712                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.045332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   104.117849                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.155106                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.185013                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.813421                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001212                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          577                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    577                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8286                       # number of Writeback hits
system.l20.Writeback_hits::total                 8286                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          577                       # number of demand (read+write) hits
system.l20.demand_hits::total                     577                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          577                       # number of overall hits
system.l20.overall_hits::total                    577                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        38360                       # number of ReadReq misses
system.l20.ReadReq_misses::total                38374                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        38360                       # number of demand (read+write) misses
system.l20.demand_misses::total                 38374                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        38360                       # number of overall misses
system.l20.overall_misses::total                38374                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2948604                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7851760397                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7854709001                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2948604                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7851760397                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7854709001                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2948604                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7851760397                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7854709001                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38937                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38951                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8286                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8286                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38937                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38951                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38937                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38951                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.985181                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.985187                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.985181                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.985187                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.985181                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.985187                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204686.141736                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204688.304607                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204686.141736                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204688.304607                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204686.141736                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204688.304607                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7708                       # number of writebacks
system.l20.writebacks::total                     7708                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        38360                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           38374                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        38360                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            38374                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        38360                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           38374                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5551522159                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5553632053                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5551522159                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5553632053                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5551522159                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5553632053                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.985187                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.985187                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.985187                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144721.641267                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144723.824803                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144721.641267                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144723.824803                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144721.641267                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144723.824803                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         39653                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             453                       # Total number of references to valid blocks.
system.l21.sampled_refs                         39781                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.011387                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           25.016478                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.049470                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   102.782815                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.151238                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.195441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000386                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.802991                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001182                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          435                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    435                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7121                       # number of Writeback hits
system.l21.Writeback_hits::total                 7121                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          435                       # number of demand (read+write) hits
system.l21.demand_hits::total                     435                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          435                       # number of overall hits
system.l21.overall_hits::total                    435                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32534                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32549                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32534                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32549                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32534                       # number of overall misses
system.l21.overall_misses::total                32549                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2797448                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6616438295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6619235743                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2797448                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6616438295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6619235743                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2797448                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6616438295                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6619235743                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32969                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32984                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7121                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7121                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32969                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32984                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32969                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32984                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.986806                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.986812                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.986806                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.986812                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.986806                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.986812                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203369.960503                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203362.184491                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203369.960503                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203362.184491                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 186496.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203369.960503                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203362.184491                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6693                       # number of writebacks
system.l21.writebacks::total                     6693                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32534                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32549                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32534                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32549                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32534                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32549                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4658219883                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4660113489                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4658219883                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4660113489                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1893606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4658219883                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4660113489                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.986806                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.986812                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.986806                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.986812                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.986806                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.986812                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143180.054189                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143172.247657                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143180.054189                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143172.247657                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126240.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143180.054189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143172.247657                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997064                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011516178                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184700.168467                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11508527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11508527                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11508527                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11508527                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11508527                       # number of overall hits
system.cpu0.icache.overall_hits::total       11508527                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3512259                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3512259                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3512259                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3512259                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3512259                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3512259                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11508543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11508543                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11508543                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11508543                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11508543                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11508543                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219516.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219516.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219516.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3064804                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3064804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3064804                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 218914.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38937                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168086917                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39193                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.697395                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.589004                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.410996                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9269685                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9269685                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16328587                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16328587                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16328587                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16328587                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117417                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117417                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117417                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26508507779                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26508507779                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26508507779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26508507779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26508507779                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26508507779                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9387102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9387102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16446004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16446004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16446004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16446004                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012508                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 225763.797227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 225763.797227                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 225763.797227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 225763.797227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 225763.797227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 225763.797227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78480                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78480                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78480                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78480                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78480                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38937                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38937                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8219286042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8219286042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8219286042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8219286042                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8219286042                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8219286042                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 211091.918792                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 211091.918792                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 211091.918792                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 211091.918792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 211091.918792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 211091.918792                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997624                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015016879                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201771.971800                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997624                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11615966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11615966                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11615966                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11615966                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11615966                       # number of overall hits
system.cpu1.icache.overall_hits::total       11615966                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3234270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3234270                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3234270                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3234270                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3234270                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3234270                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11615982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11615982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11615982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11615982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11615982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11615982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202141.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202141.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202141.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202141.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2922356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2922356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2922356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2922356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 194823.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 194823.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32969                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162935421                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33225                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4904.000632                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.200686                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.799314                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903128                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096872                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9038735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9038735                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7096556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7096556                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17162                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17144                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17144                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16135291                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16135291                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16135291                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16135291                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85010                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85010                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85010                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85010                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85010                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18763804215                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18763804215                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18763804215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18763804215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18763804215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18763804215                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9123745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9123745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7096556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7096556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16220301                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16220301                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16220301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16220301                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 220724.670215                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 220724.670215                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 220724.670215                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 220724.670215                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 220724.670215                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 220724.670215                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7121                       # number of writebacks
system.cpu1.dcache.writebacks::total             7121                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52041                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52041                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52041                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52041                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52041                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52041                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32969                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32969                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32969                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32969                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6929031200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6929031200                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6929031200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6929031200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6929031200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6929031200                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210168.073038                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210168.073038                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210168.073038                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210168.073038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210168.073038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210168.073038                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
