###############################################################################
#
# IAR ELF Linker V8.32.2.178/W32 for ARM                  22/Mar/2019  16:33:20
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Exe\LAB5_CH4F100.out
#    Map file     =  
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\List\LAB5_CH4F100.map
#    Command line =  
#        -f C:\Users\Morozov\AppData\Local\Temp\EW248D.tmp
#        (C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\startup_stm32f100xb.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_cortex.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_dma.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_flash.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_flash_ex.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_gpio.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_gpio_ex.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_msp.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_pwr.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_rcc.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_rcc_ex.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_tim.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_hal_tim_ex.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_it.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_dma.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_exti.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_gpio.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_rcc.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_rtc.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_tim.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_ll_utils.o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\system_stm32f1xx.o
#        --redirect _Printf=_PrintfFull --redirect _Scanf=_ScanfFull
#        --no_out_extension -o
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Exe\LAB5_CH4F100.out
#        --map
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\List\LAB5_CH4F100.map
#        --config
#        C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM/stm32f100xb_flash.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** MESSAGES
***

Error[Li005]: no definition for "lcdInit" [referenced from C:\Users\Morozov\Doc
          uments\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o]
Error[Li005]: no definition for "lcdClrScr" [referenced from C:\Users\Morozov\D
          ocuments\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o]
Error[Li005]: no definition for "lcdGoto" [referenced from C:\Users\Morozov\Doc
          uments\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o]
Error[Li005]: no definition for "lcdPuts" [referenced from C:\Users\Morozov\Doc
          uments\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o]
Error[Li005]: no definition for "Lcd_write_data" [referenced from C:\Users\Moro
          zov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\main.o]
Error[Li005]: no definition for "Lcd_write_str" [referenced from C:\Users\Moroz
          ov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj\stm32f1xx_it.
          o]


*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because no calls to memory allocation
functions were found in the application outside of system library
functions, and there are calls to deallocation functions in the
application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x801'ffff] { ro };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 512, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'1fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x120
  .intvec            ro code   0x800'0000   0x120  startup_stm32f100xb.o [1]
                             - 0x800'0120   0x120

"P1":                                      0x1032
  .text              ro code   0x800'0120   0x36c  main.o [1]
  .text              ro code   0x800'048c    0x16  stm32f1xx_hal.o [1]
  .text              ro code   0x800'04a4     0x6  ABImemclr4.o [3]
  .text              ro code   0x800'04ac   0x1e2  stm32f1xx_hal_gpio.o [1]
  .text              ro code   0x800'0690    0xc4  stm32f1xx_hal_cortex.o [1]
  .text              ro code   0x800'0754   0x14c  stm32f1xx_ll_rtc.o [1]
  .text              ro code   0x800'08a0    0x9c  stm32f1xx_ll_tim.o [1]
  .text              ro code   0x800'093c   0x21c  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0b58    0x4a  stm32f1xx_hal_tim_ex.o [1]
  .text              ro code   0x800'0ba4    0x28  stm32f1xx_ll_utils.o [1]
  .text              ro code   0x800'0bcc    0x40  stm32f1xx_hal.o [1]
  .text              ro code   0x800'0c0c    0x80  stm32f1xx_hal_msp.o [1]
  .text              ro code   0x800'0c8c    0x32  ABImemset48.o [3]
  .text              ro code   0x800'0cbe     0x2  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0cc0     0x2  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0cc2     0x2  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0cc4     0x2  stm32f1xx_hal_tim_ex.o [1]
  .text              ro code   0x800'0cc6     0x2  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0cc8     0x2  stm32f1xx_hal_tim_ex.o [1]
  .text              ro code   0x800'0cca     0x2  stm32f1xx_hal_tim.o [1]
  .text              ro code   0x800'0ccc   0x2a6  stm32f1xx_it.o [1]
  .text              ro code   0x800'0f74    0x10  stm32f1xx_hal.o [1]
  .text              ro code   0x800'0f84    0x50  system_stm32f1xx.o [1]
  .text              ro code   0x800'0fd4    0x38  packbits_init_single.o [3]
  .text              ro code   0x800'100c    0x28  data_init.o [3]
  .iar.init_table    const     0x800'1034    0x10  - Linker created -
  .text              ro code   0x800'1044    0x1e  cmain.o [3]
  .text              ro code   0x800'1062     0x4  low_level_init.o [2]
  .text              ro code   0x800'1066     0x4  exit.o [2]
  .text              ro code   0x800'106c     0xa  cexit.o [3]
  .text              ro code   0x800'1078    0x14  exit.o [4]
  .text              ro code   0x800'108c    0x10  startup_stm32f100xb.o [1]
  .text              ro code   0x800'109c     0xc  cstartup_M.o [3]
  .text              ro code   0x800'10a8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10ac     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10b0     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10b4     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10b8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10bc     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10c0     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10c4     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10c8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10cc     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10d0     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10d4     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10d8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10dc     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10e0     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10e4     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10e8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10ec     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10f0     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10f4     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10f8     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'10fc     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1100     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1104     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1108     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'110c     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1110     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1114     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1118     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'111c     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1120     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1124     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1128     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'112c     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1130     0x4  startup_stm32f100xb.o [1]
  .text              ro code   0x800'1134     0x4  startup_stm32f100xb.o [1]
  .rodata            const     0x800'1138     0x0  packbits_init_single.o [3]
  Initializer bytes  const     0x800'1138    0x1a  <for P2-1>
                             - 0x800'1152  0x1032

"P2", part 1 of 2:                           0x5c
  P2-1                        0x2000'0000    0x5c  <Init block>
    .data            inited   0x2000'0000     0xc  stm32f1xx_hal.o [1]
    .data            inited   0x2000'000c     0xc  stm32f1xx_it.o [1]
    .data            inited   0x2000'0018     0x4  system_stm32f1xx.o [1]
    .bss             inited   0x2000'001c    0x40  main.o [1]
                            - 0x2000'005c    0x5c

"P2", part 2 of 2:                          0x400
  CSTACK                      0x2000'0060   0x400  <Block>
    CSTACK           uninit   0x2000'0060   0x400  <Block tail>
                            - 0x2000'0460   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'1152   0x801'ffff  0x1'eeae
  0x2000'005c  0x2000'005f       0x4
  0x2000'0460  0x2000'1fff    0x1ba0


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy/packbits (__iar_packbits_init_single3)
    1 source range, total size 0x1a (28% of destination):
           0x800'1138  0x1a
    1 destination range, total size 0x5c:
          0x2000'0000  0x5c



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  ro data  rw data
    ------                  -------  -------  -------
command line/config:
    -------------------------------------------------
    Total:

C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj: [1]
    main.o                      876       18       64
    startup_stm32f100xb.o       448
    stm32f1xx_hal.o             102        3       12
    stm32f1xx_hal_cortex.o      196
    stm32f1xx_hal_gpio.o        482
    stm32f1xx_hal_msp.o         128
    stm32f1xx_hal_tim.o         550
    stm32f1xx_hal_tim_ex.o       78
    stm32f1xx_it.o              678        3       12
    stm32f1xx_ll_rtc.o          332
    stm32f1xx_ll_tim.o          156
    stm32f1xx_ll_utils.o         40
    system_stm32f1xx.o           80        1        4
    -------------------------------------------------
    Total:                    4 146       25       92

dl7M_tlf.a: [2]
    exit.o                        4
    low_level_init.o              4
    -------------------------------------------------
    Total:                        8

rt7M_tl.a: [3]
    ABImemclr4.o                  6
    ABImemset48.o                50
    cexit.o                      10
    cmain.o                      30
    cstartup_M.o                 12
    data_init.o                  40
    packbits_init_single.o       56
    -------------------------------------------------
    Total:                      204

shb_l.a: [4]
    exit.o                       20
    -------------------------------------------------
    Total:                       20

    Gaps                         14
    Linker created                        17    1 024
-----------------------------------------------------
    Grand Total:              4 392       42    1 116


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'1034          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'1044          --   Gb  - Linker created -
?main                    0x800'1045         Code  Gb  cmain.o [3]
BusFault_Handler         0x800'0d23    0x2  Code  Gb  stm32f1xx_it.o [1]
CSTACK$$Base            0x2000'0060          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0460          --   Gb  - Linker created -
DebugMon_Handler         0x800'0d29    0x2  Code  Gb  stm32f1xx_it.o [1]
EXTI0_IRQHandler         0x800'0d59    0x6  Code  Gb  stm32f1xx_it.o [1]
EXTI1_IRQHandler         0x800'0d5f    0x6  Code  Gb  stm32f1xx_it.o [1]
HAL_GPIO_EXTI_IRQHandler
                         0x800'0643   0x10  Code  Gb  stm32f1xx_hal_gpio.o [1]
HAL_GPIO_Init            0x800'04ad  0x182  Code  Gb  stm32f1xx_hal_gpio.o [1]
HAL_GPIO_ReadPin         0x800'062f    0xc  Code  Gb  stm32f1xx_hal_gpio.o [1]
HAL_GPIO_WritePin        0x800'063b    0x8  Code  Gb  stm32f1xx_hal_gpio.o [1]
HAL_IncTick              0x800'0f75   0x10  Code  Wk  stm32f1xx_hal.o [1]
HAL_Init                 0x800'048d   0x16  Code  Gb  stm32f1xx_hal.o [1]
HAL_MspInit              0x800'0c0d   0x3a  Code  Gb  stm32f1xx_hal_msp.o [1]
HAL_NVIC_EnableIRQ       0x800'06ff    0xa  Code  Gb  stm32f1xx_hal_cortex.o [1]
HAL_NVIC_SetPriority     0x800'06c5   0x3a  Code  Gb  stm32f1xx_hal_cortex.o [1]
HAL_NVIC_SetPriorityGrouping
                         0x800'06ab   0x1a  Code  Gb  stm32f1xx_hal_cortex.o [1]
HAL_SYSTICK_Config       0x800'0713   0x28  Code  Gb  stm32f1xx_hal_cortex.o [1]
HAL_TIMEx_BreakCallback
                         0x800'0cc5    0x2  Code  Wk  stm32f1xx_hal_tim_ex.o [1]
HAL_TIMEx_CommutationCallback
                         0x800'0cc9    0x2  Code  Wk  stm32f1xx_hal_tim_ex.o [1]
HAL_TIMEx_MasterConfigSynchronization
                         0x800'0b59   0x4a  Code  Gb  stm32f1xx_hal_tim_ex.o [1]
HAL_TIM_Base_Init        0x800'093d   0x1a  Code  Gb  stm32f1xx_hal_tim.o [1]
HAL_TIM_Base_MspInit     0x800'0c47   0x34  Code  Gb  stm32f1xx_hal_msp.o [1]
HAL_TIM_IRQHandler       0x800'097b  0x142  Code  Gb  stm32f1xx_hal_tim.o [1]
HardFault_Handler        0x800'0d1f    0x2  Code  Gb  stm32f1xx_it.o [1]
LL_APB1_GRP1_EnableClock
                         0x800'017f   0x16  Code  Lc  main.o [1]
LL_Init1msTick           0x800'0ba5   0x18  Code  Gb  stm32f1xx_ll_utils.o [1]
LL_RTC_EnterInitMode     0x800'07c3   0x46  Code  Gb  stm32f1xx_ll_rtc.o [1]
LL_RTC_ExitInitMode      0x800'0809   0x46  Code  Gb  stm32f1xx_ll_rtc.o [1]
LL_RTC_Init              0x800'0755   0x6e  Code  Gb  stm32f1xx_ll_rtc.o [1]
LL_RTC_WaitForSynchro    0x800'084f   0x48  Code  Gb  stm32f1xx_ll_rtc.o [1]
LL_SetSystemCoreClock    0x800'0bbd    0x6  Code  Gb  stm32f1xx_ll_utils.o [1]
LL_TIM_Init              0x800'08a1   0x84  Code  Gb  stm32f1xx_ll_tim.o [1]
MemManage_Handler        0x800'0d21    0x2  Code  Gb  stm32f1xx_it.o [1]
NMI_Handler              0x800'0d1d    0x2  Code  Gb  stm32f1xx_it.o [1]
NVIC_EnableIRQ           0x800'0121   0x12  Code  Lc  main.o [1]
NVIC_EncodePriority      0x800'014d   0x32  Code  Lc  main.o [1]
NVIC_SetPriority         0x800'0133   0x1a  Code  Lc  main.o [1]
NVIC_SetPriority         0x800'0691   0x1a  Code  Lc  stm32f1xx_hal_cortex.o [1]
PendSV_Handler           0x800'0d2b    0x2  Code  Gb  stm32f1xx_it.o [1]
RTC_IRQHandler           0x800'0d31   0x28  Code  Gb  stm32f1xx_it.o [1]
Region$$Table$$Base      0x800'1034          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'1044          --   Gb  - Linker created -
SVC_Handler              0x800'0d27    0x2  Code  Gb  stm32f1xx_it.o [1]
SysTick_Handler          0x800'0d2d    0x4  Code  Gb  stm32f1xx_it.o [1]
SystemClock_Config       0x800'037f   0x9e  Code  Gb  main.o [1]
SystemCoreClock         0x2000'0018    0x4  Data  Gb  system_stm32f1xx.o [1]
SystemInit               0x800'0f85   0x40  Code  Gb  system_stm32f1xx.o [1]
TIM6_DAC_IRQHandler      0x800'0d65  0x11c  Code  Gb  stm32f1xx_it.o [1]
TIM7_IRQHandler          0x800'0e99   0x92  Code  Gb  stm32f1xx_it.o [1]
TIM_Base_SetConfig       0x800'0ac3   0x7e  Code  Gb  stm32f1xx_hal_tim.o [1]
UsageFault_Handler       0x800'0d25    0x2  Code  Gb  stm32f1xx_it.o [1]
__aeabi_memclr4          0x800'04a5         Code  Gb  ABImemclr4.o [3]
__cmain                  0x800'1045         Code  Gb  cmain.o [3]
__exit                   0x800'1079   0x14  Code  Gb  exit.o [4]
__iar_Memset4_word       0x800'0c8d         Code  Gb  ABImemset48.o [3]
__iar_Memset8_word       0x800'0c8d         Code  Gb  ABImemset48.o [3]
__iar_data_init3         0x800'100d   0x28  Code  Gb  data_init.o [3]
__iar_packbits_init_single3
                         0x800'0fd5   0x38  Code  Gb  packbits_init_single.o [3]
__iar_program_start      0x800'109d         Code  Gb  cstartup_M.o [3]
__low_level_init         0x800'1063    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32f100xb.o [1]
_call_main               0x800'1051         Code  Gb  cmain.o [3]
_exit                    0x800'106d         Code  Gb  cexit.o [3]
_main                    0x800'105f         Code  Gb  cmain.o [3]
clockTime                0x800'0ccd   0x50  Code  Gb  stm32f1xx_it.o [1]
exit                     0x800'1067    0x4  Code  Gb  exit.o [2]
hours                   0x2000'0014    0x4  Data  Gb  stm32f1xx_it.o [1]
htim7                   0x2000'001c   0x40  Data  Gb  main.o [1]
main                     0x800'0195  0x1e2  Code  Gb  main.o [1]
minute                  0x2000'0010    0x4  Data  Gb  stm32f1xx_it.o [1]
second                  0x2000'000c    0x4  Data  Gb  stm32f1xx_it.o [1]
uwTick                  0x2000'0004    0x4  Data  Gb  stm32f1xx_hal.o [1]
uwTickFreq              0x2000'0000    0x1  Data  Gb  stm32f1xx_hal.o [1]
uwTickPrio              0x2000'0008    0x4  Data  Gb  stm32f1xx_hal.o [1]


[1] = C:\Users\Morozov\Documents\GitHub\LAB5_CH4F100\EWARM\LAB5_CH4F100\Obj
[2] = dl7M_tlf.a
[3] = rt7M_tl.a
[4] = shb_l.a

  4 392 bytes of readonly  code memory
     42 bytes of readonly  data memory
  1 116 bytes of readwrite data memory

Errors: 6
Warnings: none
