{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654373386760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654373386761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 23:09:46 2022 " "Processing started: Sat Jun 04 23:09:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654373386761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373386761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_cycyle_processor -c multi_cycyle_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_cycyle_processor -c multi_cycyle_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373386761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654373387206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654373387206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unified_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file unified_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unified_memory " "Found entity 1: unified_memory" {  } { { "unified_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/unified_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4x16 " "Found entity 1: decoder_4x16" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373397076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654373397125 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 96 1488 1488 136 "" "" } { 136 1488 1488 184 "" "" } { 184 1488 1488 216 "" "" } { 216 1488 1488 264 "" "" } { 264 1488 1488 312 "" "" } { 168 1368 1488 185 "inst\[15..0\]" "" } { 80 1488 1560 97 "ints\[5..3\]" "" } { 120 1488 1560 137 "inst\[2..0\]" "" } { 200 1488 1568 217 "inst\[8..6\]" "" } { 248 1488 1568 265 "inst\[10..8\]" "" } { 296 1488 1568 313 "inst\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1654373397134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op alu_8op:ALU " "Elaborating entity \"alu_8op\" for hierarchy \"alu_8op:ALU\"" {  } { { "datapath.bdf" "ALU" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 32 3232 3432 176 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397314 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397412 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(27) " "Inferred latch for \"Z\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397424 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(27) " "Inferred latch for \"N\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397425 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(27) " "Inferred latch for \"OVF\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397425 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(27) " "Inferred latch for \"out\[0\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397425 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(27) " "Inferred latch for \"out\[1\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(27) " "Inferred latch for \"out\[2\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(27) " "Inferred latch for \"out\[3\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu_8op.v(27) " "Inferred latch for \"out\[4\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu_8op.v(27) " "Inferred latch for \"out\[5\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu_8op.v(27) " "Inferred latch for \"out\[6\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397426 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu_8op.v(27) " "Inferred latch for \"out\[7\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397427 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(27) " "Inferred latch for \"CO\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397427 "|datapath|alu_8op:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:AluSrcAMux " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:AluSrcAMux\"" {  } { { "datapath.bdf" "AluSrcAMux" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 32 2728 2912 144 "AluSrcAMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397593 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397594 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397594 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397594 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_2x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_2x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_2x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_2x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397595 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable simp_reg_sync_reset_with_enable:Reg1Reg " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"simp_reg_sync_reset_with_enable:Reg1Reg\"" {  } { { "datapath.bdf" "Reg1Reg" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 48 2416 2600 160 "Reg1Reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "datapath.bdf" "reg_file" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 96 2144 2328 272 "reg_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397637 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg7 register_file.v(12) " "Verilog HDL Always Construct warning at register_file.v(12): inferring latch(es) for variable \"reg7\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397638 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[0\] register_file.v(12) " "Inferred latch for \"reg7\[0\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[1\] register_file.v(12) " "Inferred latch for \"reg7\[1\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[2\] register_file.v(12) " "Inferred latch for \"reg7\[2\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[3\] register_file.v(12) " "Inferred latch for \"reg7\[3\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[4\] register_file.v(12) " "Inferred latch for \"reg7\[4\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[5\] register_file.v(12) " "Inferred latch for \"reg7\[5\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[6\] register_file.v(12) " "Inferred latch for \"reg7\[6\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[7\] register_file.v(12) " "Inferred latch for \"reg7\[7\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397640 "|datapath|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 register_file:reg_file\|decoder_3x8:dec " "Elaborating entity \"decoder_3x8\" for hierarchy \"register_file:reg_file\|decoder_3x8:dec\"" {  } { { "register_file.v" "dec" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(12) " "Verilog HDL assignment warning at decoder_3x8.v(12): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(14) " "Verilog HDL assignment warning at decoder_3x8.v(14): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(16) " "Verilog HDL assignment warning at decoder_3x8.v(16): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(18) " "Verilog HDL assignment warning at decoder_3x8.v(18): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(20) " "Verilog HDL assignment warning at decoder_3x8.v(20): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397650 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(22) " "Verilog HDL assignment warning at decoder_3x8.v(22): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397651 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(24) " "Verilog HDL assignment warning at decoder_3x8.v(24): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397651 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(26) " "Verilog HDL assignment warning at decoder_3x8.v(26): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373397651 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3x8.v(11) " "Verilog HDL Always Construct warning at decoder_3x8.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397651 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3x8.v(13) " "Inferred latch for \"out\[0\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3x8.v(13) " "Inferred latch for \"out\[1\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3x8.v(13) " "Inferred latch for \"out\[2\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3x8.v(13) " "Inferred latch for \"out\[3\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3x8.v(13) " "Inferred latch for \"out\[4\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3x8.v(13) " "Inferred latch for \"out\[5\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397652 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3x8.v(13) " "Inferred latch for \"out\[6\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397653 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3x8.v(13) " "Inferred latch for \"out\[7\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397653 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 register_file:reg_file\|mux_8x1:mux1 " "Elaborating entity \"mux_8x1\" for hierarchy \"register_file:reg_file\|mux_8x1:mux1\"" {  } { { "register_file.v" "mux1" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397690 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8x1.v(8) " "Verilog HDL Always Construct warning at mux_8x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397691 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397692 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:WrtSrc_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:WrtSrc_mux\"" {  } { { "datapath.bdf" "WrtSrc_mux" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 608 1712 1896 752 "WrtSrc_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397700 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_4x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_4x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_4x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397701 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_4x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397702 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_4x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397702 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unified_memory unified_memory:Unified_memory " "Elaborating entity \"unified_memory\" for hierarchy \"unified_memory:Unified_memory\"" {  } { { "datapath.bdf" "Unified_memory" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 152 704 1008 264 "Unified_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397710 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "unified_memory.txt unified_memory.v(12) " "Verilog HDL File I/O error at unified_memory.v(12): can't open Verilog Design File \"unified_memory.txt\"" {  } { { "unified_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/unified_memory.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397737 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "unified_memory:Unified_memory " "Can't elaborate user hierarchy \"unified_memory:Unified_memory\"" {  } { { "datapath.bdf" "Unified_memory" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 152 704 1008 264 "Unified_memory" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373397737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654373397812 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 04 23:09:57 2022 " "Processing ended: Sat Jun 04 23:09:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654373397812 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654373397812 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654373397812 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373397812 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373398467 ""}
