// Seed: 2394468013
`define pp_12 0
`define pp_13 0
module module_0 (
    inout id_0,
    input id_1,
    input id_2,
    input id_3
    , id_12,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7
    , id_13,
    input logic id_8,
    input id_9,
    input logic id_10,
    input id_11
);
  logic id_14;
  logic id_15, id_16;
  assign id_13 = 1 >= 1'b0;
  type_22(
      1, 1'b0, 1
  );
endmodule
`timescale 1 ps / 1ps
