#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa0d2704c40 .scope module, "MyTest" "MyTest" 2 1;
 .timescale 0 0;
L_0x7fa0d3873008 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x600000559e60_0 .net "s1", 4 0, L_0x7fa0d3873008;  1 drivers
v0x600000559ef0_0 .var "y", 1 0;
S_0x7fa0d27068f0 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
P_0x60000224c800 .param/l "num_cycles" 0 3 10, +C4<00000000000000000000000001000000>;
v0x600000542eb0_0 .var "Clk", 0 0;
v0x600000542f40_0 .var "Reset", 0 0;
v0x600000542fd0_0 .var "Start", 0 0;
v0x600000543060_0 .var/i "counter", 31 0;
v0x6000005430f0_0 .var/i "flush", 31 0;
v0x600000543180_0 .var/i "i", 31 0;
v0x600000543210_0 .var/i "outfile", 31 0;
v0x6000005432a0_0 .var/i "stall", 31 0;
S_0x7fa0d2707b20 .scope module, "CPU" "CPU" 3 14, 4 1 0, S_0x7fa0d27068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x600001c54700 .functor BUFZ 32, v0x60000055d710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001c54770 .functor BUFZ 32, v0x60000055db00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001c547e0 .functor AND 1, L_0x600000651a40, v0x60000055a9a0_0, C4<1>, C4<1>;
v0x6000005405a0_0 .net "ALUCtrl", 2 0, v0x60000055a250_0;  1 drivers
v0x600000540630_0 .net "ALUOp", 1 0, v0x60000055c630_0;  1 drivers
v0x6000005406c0_0 .net "ALUSrc", 0 0, v0x60000055c750_0;  1 drivers
v0x600000540750_0 .net "ALUrslt", 31 0, v0x60000055a1c0_0;  1 drivers
v0x6000005407e0_0 .net "EX_MemRead", 0 0, v0x60000055cbd0_0;  1 drivers
v0x600000540870_0 .net "EX_MemWrite", 0 0, v0x60000055ccf0_0;  1 drivers
v0x600000540900_0 .net "EX_MemtoReg", 0 0, v0x60000055ce10_0;  1 drivers
v0x600000540990_0 .net "EX_RegWrite", 0 0, v0x60000055cf30_0;  1 drivers
v0x600000540a20_0 .net "EX_data1", 31 0, v0x60000055d0e0_0;  1 drivers
v0x600000540ab0_0 .net "EX_data2", 31 0, v0x60000055d200_0;  1 drivers
v0x600000540b40_0 .net "EX_func73", 9 0, v0x60000055d320_0;  1 drivers
v0x600000540bd0_0 .net "EX_imm", 31 0, v0x60000055d440_0;  1 drivers
v0x600000540c60_0 .net "EX_rd_addr", 4 0, v0x60000055c870_0;  1 drivers
v0x600000540cf0_0 .net "EX_rs1_addr", 4 0, v0x60000055c990_0;  1 drivers
v0x600000540d80_0 .net "EX_rs2_addr", 4 0, v0x60000055cab0_0;  1 drivers
v0x600000540e10_0 .net "ForwardA", 1 0, v0x60000055bde0_0;  1 drivers
v0x600000540ea0_0 .net "ForwardB", 1 0, v0x60000055be70_0;  1 drivers
v0x600000540f30_0 .net "IDPC", 31 0, v0x60000055d830_0;  1 drivers
v0x600000540fc0_0 .net "ID_ALUOp", 1 0, v0x60000055a640_0;  1 drivers
v0x600000541050_0 .net "ID_ALUSrc", 0 0, v0x60000055a6d0_0;  1 drivers
v0x6000005410e0_0 .net "ID_MemRead", 0 0, v0x60000055a760_0;  1 drivers
v0x600000541170_0 .net "ID_MemWrite", 0 0, v0x60000055a7f0_0;  1 drivers
v0x600000541200_0 .net "ID_MemtoReg", 0 0, v0x60000055a880_0;  1 drivers
v0x600000541290_0 .net "ID_RegWrite", 0 0, v0x60000055a910_0;  1 drivers
v0x600000541320_0 .net "ID_func73", 9 0, L_0x6000006515e0;  1 drivers
v0x6000005413b0_0 .net "ID_imm_i", 31 0, L_0x600001c54700;  1 drivers
v0x600000541440_0 .net "ID_imm_o", 31 0, v0x60000055db00_0;  1 drivers
v0x6000005414d0_0 .net "IDinst", 31 0, v0x60000055d710_0;  1 drivers
v0x600000541560_0 .net "IFinst", 31 0, L_0x600001c54850;  1 drivers
v0x6000005415f0_0 .net "MEM_ALUrslt", 31 0, v0x60000055b450_0;  1 drivers
v0x600000541680_0 .net "MEM_MemRead", 0 0, v0x60000055b690_0;  1 drivers
v0x600000541710_0 .net "MEM_MemWrite", 0 0, v0x60000055b7b0_0;  1 drivers
v0x6000005417a0_0 .net "MEM_MemtoReg", 0 0, v0x60000055b8d0_0;  1 drivers
v0x600000541830_0 .net "MEM_ReadData", 31 0, L_0x600000652800;  1 drivers
v0x6000005418c0_0 .net "MEM_RegWrite", 0 0, v0x60000055b9f0_0;  1 drivers
v0x600000541950_0 .net "MEM_WriteData", 31 0, v0x60000055bb10_0;  1 drivers
v0x6000005419e0_0 .net "MEM_rd_addr", 4 0, v0x60000055b570_0;  1 drivers
v0x600000541a70_0 .net "MUX_o", 31 0, v0x60000055e910_0;  1 drivers
v0x600000541b00_0 .net "PCWrite", 0 0, v0x60000055c360_0;  1 drivers
L_0x7fa0d3873050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000541b90_0 .net "PCstep", 31 0, L_0x7fa0d3873050;  1 drivers
v0x600000541c20_0 .net "RS1", 31 0, L_0x600000651fe0;  1 drivers
v0x600000541cb0_0 .net "RS2", 31 0, L_0x600000652260;  1 drivers
v0x600000541d40_0 .net "WB_ALUrslt", 31 0, v0x60000055e250_0;  1 drivers
v0x600000541dd0_0 .net "WB_MemtoReg", 0 0, v0x60000055e490_0;  1 drivers
v0x600000541e60_0 .net "WB_ReadData", 31 0, v0x60000055e5b0_0;  1 drivers
v0x600000541ef0_0 .net "WB_RegWrite", 0 0, v0x60000055e6d0_0;  1 drivers
v0x600000541f80_0 .net "WB_o", 31 0, v0x60000055fc30_0;  1 drivers
v0x600000542010_0 .net "WB_rd_addr", 4 0, v0x60000055e370_0;  1 drivers
v0x6000005420a0_0 .net *"_ivl_13", 6 0, L_0x600000651720;  1 drivers
v0x600000542130_0 .net *"_ivl_15", 2 0, L_0x600000650640;  1 drivers
v0x6000005421c0_0 .net *"_ivl_20", 0 0, L_0x600000651a40;  1 drivers
v0x600000542250_0 .net *"_ivl_23", 0 0, L_0x600001c547e0;  1 drivers
L_0x7fa0d3873098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000005422e0_0 .net/2s *"_ivl_24", 1 0, L_0x7fa0d3873098;  1 drivers
L_0x7fa0d38730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000542370_0 .net/2s *"_ivl_26", 1 0, L_0x7fa0d38730e0;  1 drivers
v0x600000542400_0 .net *"_ivl_28", 1 0, L_0x600000651ae0;  1 drivers
v0x600000542490_0 .net "branch", 0 0, v0x60000055a9a0_0;  1 drivers
v0x600000542520_0 .net "branch_pc", 31 0, v0x60000055e130_0;  1 drivers
v0x6000005425b0_0 .net "clk_i", 0 0, v0x600000542eb0_0;  1 drivers
v0x600000542640_0 .net "currentPC", 31 0, v0x60000055ec70_0;  1 drivers
v0x6000005426d0_0 .net "jump", 0 0, L_0x600000651b80;  1 drivers
v0x600000542760_0 .net "jumpimm", 31 0, L_0x600001c54770;  1 drivers
v0x6000005427f0_0 .net "mux1_o", 31 0, v0x600000540090_0;  1 drivers
v0x600000542880_0 .net "mux2_o", 31 0, v0x600000540480_0;  1 drivers
v0x600000542910_0 .net "nextPC", 31 0, v0x60000055a5b0_0;  1 drivers
v0x6000005429a0_0 .net "noop", 0 0, v0x60000055c480_0;  1 drivers
v0x600000542a30_0 .net "opcode", 6 0, L_0x600000650500;  1 drivers
v0x600000542ac0_0 .net "pc_in", 31 0, v0x60000055ef40_0;  1 drivers
v0x600000542b50_0 .net "rd_addr", 4 0, L_0x600000650460;  1 drivers
v0x600000542be0_0 .net "rs1_addr", 4 0, L_0x6000006519a0;  1 drivers
v0x600000542c70_0 .net "rs2_addr", 4 0, L_0x6000006506e0;  1 drivers
v0x600000542d00_0 .net "rst_i", 0 0, v0x600000542f40_0;  1 drivers
v0x600000542d90_0 .net "stall", 0 0, v0x60000055c510_0;  1 drivers
v0x600000542e20_0 .net "start_i", 0 0, v0x600000542fd0_0;  1 drivers
L_0x6000006519a0 .part v0x60000055d710_0, 15, 5;
L_0x6000006506e0 .part v0x60000055d710_0, 20, 5;
L_0x600000650460 .part v0x60000055d710_0, 7, 5;
L_0x600000650500 .part v0x60000055d710_0, 0, 7;
L_0x600000651720 .part v0x60000055d710_0, 25, 7;
L_0x600000650640 .part v0x60000055d710_0, 12, 3;
L_0x6000006515e0 .concat [ 3 7 0 0], L_0x600000650640, L_0x600000651720;
L_0x600000651a40 .cmp/eq 32, L_0x600000651fe0, L_0x600000652260;
L_0x600000651ae0 .functor MUXZ 2, L_0x7fa0d38730e0, L_0x7fa0d3873098, L_0x600001c547e0, C4<>;
L_0x600000651b80 .part L_0x600000651ae0, 0, 1;
S_0x7fa0d27081c0 .scope module, "ALU" "ALU" 4 257, 5 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x600000559f80_0 .net "ALUCtrl_i", 2 0, v0x60000055a250_0;  alias, 1 drivers
v0x60000055a010_0 .var "Zero_o", 0 0;
v0x60000055a0a0_0 .net "data1_i", 31 0, v0x600000540090_0;  alias, 1 drivers
v0x60000055a130_0 .net "data2_i", 31 0, v0x60000055e910_0;  alias, 1 drivers
v0x60000055a1c0_0 .var "data_o", 31 0;
E_0x600003951b00 .event edge, v0x600000559f80_0, v0x60000055a0a0_0, v0x60000055a130_0, v0x60000055a1c0_0;
S_0x7fa0d2708330 .scope module, "ALU_Control" "ALU_Control" 4 251, 6 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func73_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x60000055a250_0 .var "ALUCtrl_o", 2 0;
v0x60000055a2e0_0 .net "ALUOp_i", 1 0, v0x60000055c630_0;  alias, 1 drivers
v0x60000055a370_0 .net "func73_i", 9 0, v0x60000055d320_0;  alias, 1 drivers
v0x60000055a400_0 .net "op", 11 0, L_0x600000652580;  1 drivers
E_0x6000039532a0 .event edge, v0x60000055a2e0_0, v0x60000055a370_0;
L_0x600000652580 .concat [ 10 2 0 0], v0x60000055d320_0, v0x60000055c630_0;
S_0x7fa0d27043c0 .scope module, "Add_PC" "Adder" 4 102, 7 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x60000055a490_0 .net "data1_in", 31 0, v0x60000055ec70_0;  alias, 1 drivers
v0x60000055a520_0 .net "data2_in", 31 0, L_0x7fa0d3873050;  alias, 1 drivers
v0x60000055a5b0_0 .var "data_o", 31 0;
E_0x600003950f60 .event edge, v0x60000055a520_0, v0x60000055a490_0;
S_0x7fa0d2704530 .scope module, "Control" "Control" 4 174, 8 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "noop";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /OUTPUT 2 "ALUOp_o";
    .port_info 4 /OUTPUT 1 "ALUSrc_o";
    .port_info 5 /OUTPUT 1 "branch_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
v0x60000055a640_0 .var "ALUOp_o", 1 0;
v0x60000055a6d0_0 .var "ALUSrc_o", 0 0;
v0x60000055a760_0 .var "MemRead_o", 0 0;
v0x60000055a7f0_0 .var "MemWrite_o", 0 0;
v0x60000055a880_0 .var "MemtoReg_o", 0 0;
v0x60000055a910_0 .var "RegWrite_o", 0 0;
v0x60000055a9a0_0 .var "branch_o", 0 0;
v0x60000055aa30_0 .net "noop", 0 0, v0x60000055c480_0;  alias, 1 drivers
v0x60000055aac0_0 .net "opcode", 6 0, L_0x600000650500;  alias, 1 drivers
v0x60000055ab50_0 .net "reduced", 2 0, L_0x600000652300;  1 drivers
v0x60000055abe0_0 .net "rst_i", 0 0, v0x600000542f40_0;  alias, 1 drivers
E_0x600003952bb0/0 .event edge, v0x60000055aac0_0;
E_0x600003952bb0/1 .event negedge, v0x60000055aa30_0;
E_0x600003952bb0/2 .event posedge, v0x60000055abe0_0;
E_0x600003952bb0 .event/or E_0x600003952bb0/0, E_0x600003952bb0/1, E_0x600003952bb0/2;
L_0x600000652300 .part L_0x600000650500, 4, 3;
S_0x7fa0d27046a0 .scope module, "Data_Memory" "Data_Memory" 4 302, 9 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x60000055ad00_0 .net "MemRead_i", 0 0, v0x60000055b690_0;  alias, 1 drivers
v0x60000055ad90_0 .net "MemWrite_i", 0 0, v0x60000055b7b0_0;  alias, 1 drivers
v0x60000055ae20_0 .net *"_ivl_0", 31 0, L_0x600000652620;  1 drivers
v0x60000055aeb0_0 .net *"_ivl_2", 31 0, L_0x600000652760;  1 drivers
v0x60000055af40_0 .net *"_ivl_4", 29 0, L_0x6000006526c0;  1 drivers
L_0x7fa0d3873200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000055afd0_0 .net *"_ivl_6", 1 0, L_0x7fa0d3873200;  1 drivers
L_0x7fa0d3873248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055b060_0 .net/2s *"_ivl_8", 31 0, L_0x7fa0d3873248;  1 drivers
v0x60000055b0f0_0 .net "addr_i", 31 0, v0x60000055b450_0;  alias, 1 drivers
v0x60000055b180_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055b210_0 .net "data_i", 31 0, v0x60000055bb10_0;  alias, 1 drivers
v0x60000055b2a0_0 .net "data_o", 31 0, L_0x600000652800;  alias, 1 drivers
v0x60000055b330 .array/s "memory", 1023 0, 31 0;
E_0x600003950690 .event posedge, v0x60000055b180_0;
L_0x600000652620 .array/port v0x60000055b330, L_0x600000652760;
L_0x6000006526c0 .part v0x60000055b450_0, 2, 30;
L_0x600000652760 .concat [ 30 2 0 0], L_0x6000006526c0, L_0x7fa0d3873200;
L_0x600000652800 .functor MUXZ 32, L_0x7fa0d3873248, L_0x600000652620, v0x60000055b690_0, C4<>;
S_0x7fa0d2704810 .scope module, "EX_MEM" "EX_MEM" 4 281, 10 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_rslt_i";
    .port_info 7 /INPUT 32 "WriteData_i";
    .port_info 8 /INPUT 5 "EX_MEM_Rd_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALU_rslt_o";
    .port_info 14 /OUTPUT 32 "WriteData_o";
    .port_info 15 /OUTPUT 5 "EX_MEM_Rd_o";
    .port_info 16 /NODIR 0 "";
v0x60000055b3c0_0 .net "ALU_rslt_i", 31 0, v0x60000055a1c0_0;  alias, 1 drivers
v0x60000055b450_0 .var "ALU_rslt_o", 31 0;
v0x60000055b4e0_0 .net "EX_MEM_Rd_i", 4 0, v0x60000055c870_0;  alias, 1 drivers
v0x60000055b570_0 .var "EX_MEM_Rd_o", 4 0;
v0x60000055b600_0 .net "MemRead_i", 0 0, v0x60000055cbd0_0;  alias, 1 drivers
v0x60000055b690_0 .var "MemRead_o", 0 0;
v0x60000055b720_0 .net "MemWrite_i", 0 0, v0x60000055ccf0_0;  alias, 1 drivers
v0x60000055b7b0_0 .var "MemWrite_o", 0 0;
v0x60000055b840_0 .net "MemtoReg_i", 0 0, v0x60000055ce10_0;  alias, 1 drivers
v0x60000055b8d0_0 .var "MemtoReg_o", 0 0;
v0x60000055b960_0 .net "RegWrite_i", 0 0, v0x60000055cf30_0;  alias, 1 drivers
v0x60000055b9f0_0 .var "RegWrite_o", 0 0;
v0x60000055ba80_0 .net "WriteData_i", 31 0, v0x600000540480_0;  alias, 1 drivers
v0x60000055bb10_0 .var "WriteData_o", 31 0;
v0x60000055bba0_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055bc30_0 .net "rst_i", 0 0, v0x600000542f40_0;  alias, 1 drivers
E_0x600003951350 .event posedge, v0x60000055abe0_0;
S_0x7fa0d2709e60 .scope module, "FU" "FU" 4 266, 11 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEME_Rd";
    .port_info 3 /INPUT 5 "MEM_WB_Rd";
    .port_info 4 /INPUT 5 "ID_EX_Rs1";
    .port_info 5 /INPUT 5 "ID_EX_Rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x60000055bcc0_0 .net "EX_MEME_Rd", 4 0, v0x60000055b570_0;  alias, 1 drivers
v0x60000055bd50_0 .net "EX_MEM_RegWrite", 0 0, v0x60000055b9f0_0;  alias, 1 drivers
v0x60000055bde0_0 .var "ForwardA", 1 0;
v0x60000055be70_0 .var "ForwardB", 1 0;
v0x60000055bf00_0 .net "ID_EX_Rs1", 4 0, v0x60000055c990_0;  alias, 1 drivers
v0x60000055c000_0 .net "ID_EX_Rs2", 4 0, v0x60000055cab0_0;  alias, 1 drivers
v0x60000055c090_0 .net "MEM_WB_Rd", 4 0, v0x60000055e370_0;  alias, 1 drivers
v0x60000055c120_0 .net "MEM_WB_RegWrite", 0 0, v0x60000055e6d0_0;  alias, 1 drivers
E_0x600003952a60/0 .event edge, v0x60000055b9f0_0, v0x60000055b570_0, v0x60000055bf00_0, v0x60000055c000_0;
E_0x600003952a60/1 .event edge, v0x60000055c120_0, v0x60000055c090_0;
E_0x600003952a60 .event/or E_0x600003952a60/0, E_0x600003952a60/1;
S_0x7fa0d2709fd0 .scope module, "HDU" "HDU" 4 139, 12 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "isMemRead";
    .port_info 1 /INPUT 5 "EX_Rd_addr";
    .port_info 2 /INPUT 5 "ID_Rs1_addr";
    .port_info 3 /INPUT 5 "ID_Rs2_addr";
    .port_info 4 /OUTPUT 1 "noop";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "PCWrite";
v0x60000055c1b0_0 .net "EX_Rd_addr", 4 0, v0x60000055c870_0;  alias, 1 drivers
v0x60000055c240_0 .net "ID_Rs1_addr", 4 0, L_0x6000006519a0;  alias, 1 drivers
v0x60000055c2d0_0 .net "ID_Rs2_addr", 4 0, L_0x6000006506e0;  alias, 1 drivers
v0x60000055c360_0 .var "PCWrite", 0 0;
v0x60000055c3f0_0 .net "isMemRead", 0 0, v0x60000055cbd0_0;  alias, 1 drivers
v0x60000055c480_0 .var "noop", 0 0;
v0x60000055c510_0 .var "stall", 0 0;
E_0x6000039505d0 .event edge, v0x60000055b600_0, v0x60000055b4e0_0, v0x60000055c240_0, v0x60000055c2d0_0;
S_0x7fa0d270a140 .scope module, "ID_EX" "ID_EX" 4 193, 13 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "data1_i";
    .port_info 9 /INPUT 32 "data2_i";
    .port_info 10 /INPUT 32 "imm_i";
    .port_info 11 /INPUT 10 "func73_i";
    .port_info 12 /INPUT 5 "EX_rs1_i";
    .port_info 13 /INPUT 5 "EX_rs2_i";
    .port_info 14 /INPUT 5 "EX_rd_i";
    .port_info 15 /OUTPUT 1 "RegWrite_o";
    .port_info 16 /OUTPUT 1 "MemtoReg_o";
    .port_info 17 /OUTPUT 1 "MemRead_o";
    .port_info 18 /OUTPUT 1 "MemWrite_o";
    .port_info 19 /OUTPUT 2 "ALUOp_o";
    .port_info 20 /OUTPUT 1 "ALUSrc_o";
    .port_info 21 /OUTPUT 32 "data1_o";
    .port_info 22 /OUTPUT 32 "data2_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "func73_o";
    .port_info 25 /OUTPUT 5 "EX_rs1_o";
    .port_info 26 /OUTPUT 5 "EX_rs2_o";
    .port_info 27 /OUTPUT 5 "EX_rd_o";
    .port_info 28 /NODIR 0 "";
v0x60000055c5a0_0 .net "ALUOp_i", 1 0, v0x60000055a640_0;  alias, 1 drivers
v0x60000055c630_0 .var "ALUOp_o", 1 0;
v0x60000055c6c0_0 .net "ALUSrc_i", 0 0, v0x60000055a6d0_0;  alias, 1 drivers
v0x60000055c750_0 .var "ALUSrc_o", 0 0;
v0x60000055c7e0_0 .net "EX_rd_i", 4 0, L_0x600000650460;  alias, 1 drivers
v0x60000055c870_0 .var "EX_rd_o", 4 0;
v0x60000055c900_0 .net "EX_rs1_i", 4 0, L_0x6000006519a0;  alias, 1 drivers
v0x60000055c990_0 .var "EX_rs1_o", 4 0;
v0x60000055ca20_0 .net "EX_rs2_i", 4 0, L_0x6000006506e0;  alias, 1 drivers
v0x60000055cab0_0 .var "EX_rs2_o", 4 0;
v0x60000055cb40_0 .net "MemRead_i", 0 0, v0x60000055a760_0;  alias, 1 drivers
v0x60000055cbd0_0 .var "MemRead_o", 0 0;
v0x60000055cc60_0 .net "MemWrite_i", 0 0, v0x60000055a7f0_0;  alias, 1 drivers
v0x60000055ccf0_0 .var "MemWrite_o", 0 0;
v0x60000055cd80_0 .net "MemtoReg_i", 0 0, v0x60000055a880_0;  alias, 1 drivers
v0x60000055ce10_0 .var "MemtoReg_o", 0 0;
v0x60000055cea0_0 .net "RegWrite_i", 0 0, v0x60000055a910_0;  alias, 1 drivers
v0x60000055cf30_0 .var "RegWrite_o", 0 0;
v0x60000055cfc0_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055d050_0 .net "data1_i", 31 0, L_0x600000651fe0;  alias, 1 drivers
v0x60000055d0e0_0 .var "data1_o", 31 0;
v0x60000055d170_0 .net "data2_i", 31 0, L_0x600000652260;  alias, 1 drivers
v0x60000055d200_0 .var "data2_o", 31 0;
v0x60000055d290_0 .net "func73_i", 9 0, L_0x6000006515e0;  alias, 1 drivers
v0x60000055d320_0 .var "func73_o", 9 0;
v0x60000055d3b0_0 .net "imm_i", 31 0, v0x60000055db00_0;  alias, 1 drivers
v0x60000055d440_0 .var "imm_o", 31 0;
v0x60000055d4d0_0 .net "rst_i", 0 0, v0x600000542f40_0;  alias, 1 drivers
E_0x600003950600 .event posedge, v0x60000055abe0_0, v0x60000055b180_0;
S_0x7fa0d270a570 .scope module, "IF_ID" "IF_ID" 4 151, 14 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "stall_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 1 "flush_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /NODIR 0 "";
v0x60000055d560_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055d5f0_0 .net "flush_i", 0 0, L_0x600000651b80;  alias, 1 drivers
v0x60000055d680_0 .net "instr_i", 31 0, L_0x600001c54850;  alias, 1 drivers
v0x60000055d710_0 .var "instr_o", 31 0;
v0x60000055d7a0_0 .net "pc_i", 31 0, v0x60000055ec70_0;  alias, 1 drivers
v0x60000055d830_0 .var "pc_o", 31 0;
v0x60000055d8c0_0 .net "stall_i", 0 0, v0x60000055c510_0;  alias, 1 drivers
S_0x7fa0d270a6e0 .scope module, "ImmGen" "ImmGen" 4 187, 15 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x60000055d950_0 .net *"_ivl_1", 2 0, L_0x6000006523a0;  1 drivers
v0x60000055d9e0_0 .net *"_ivl_3", 6 0, L_0x600000652440;  1 drivers
v0x60000055da70_0 .net "data_i", 31 0, L_0x600001c54700;  alias, 1 drivers
v0x60000055db00_0 .var "data_o", 31 0;
v0x60000055db90_0 .net "signal", 9 0, L_0x6000006524e0;  1 drivers
E_0x600003950540 .event edge, v0x60000055da70_0;
L_0x6000006523a0 .part L_0x600001c54700, 12, 3;
L_0x600000652440 .part L_0x600001c54700, 0, 7;
L_0x6000006524e0 .concat [ 7 3 0 0], L_0x600000652440, L_0x6000006523a0;
S_0x7fa0d270a850 .scope module, "Instruction_Memory" "Instruction_Memory" 4 133, 16 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x600001c54850 .functor BUFZ 32, L_0x600000651c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000055dc20_0 .net *"_ivl_0", 31 0, L_0x600000651c20;  1 drivers
v0x60000055dcb0_0 .net *"_ivl_2", 31 0, L_0x600000651d60;  1 drivers
v0x60000055dd40_0 .net *"_ivl_4", 29 0, L_0x600000651cc0;  1 drivers
L_0x7fa0d3873128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000055ddd0_0 .net *"_ivl_6", 1 0, L_0x7fa0d3873128;  1 drivers
v0x60000055de60_0 .net "addr_i", 31 0, v0x60000055ec70_0;  alias, 1 drivers
v0x60000055def0_0 .net "instr_o", 31 0, L_0x600001c54850;  alias, 1 drivers
v0x60000055df80 .array "memory", 255 0, 31 0;
L_0x600000651c20 .array/port v0x60000055df80, L_0x600000651d60;
L_0x600000651cc0 .part v0x60000055ec70_0, 2, 30;
L_0x600000651d60 .concat [ 30 2 0 0], L_0x600000651cc0, L_0x7fa0d3873128;
S_0x7fa0d270a9c0 .scope module, "JumpAdder" "Adder" 4 110, 7 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x60000055e010_0 .net "data1_in", 31 0, v0x60000055d830_0;  alias, 1 drivers
v0x60000055e0a0_0 .net "data2_in", 31 0, L_0x600001c54770;  alias, 1 drivers
v0x60000055e130_0 .var "data_o", 31 0;
E_0x6000039504e0 .event edge, v0x60000055e0a0_0, v0x60000055d830_0;
S_0x7fa0d270ab30 .scope module, "MEM_WB" "MEM_WB" 4 312, 17 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALU_rslt_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "MEM_WB_Rd_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALU_rslt_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "MEM_WB_Rd_o";
v0x60000055e1c0_0 .net "ALU_rslt_i", 31 0, v0x60000055b450_0;  alias, 1 drivers
v0x60000055e250_0 .var "ALU_rslt_o", 31 0;
v0x60000055e2e0_0 .net "MEM_WB_Rd_i", 4 0, v0x60000055b570_0;  alias, 1 drivers
v0x60000055e370_0 .var "MEM_WB_Rd_o", 4 0;
v0x60000055e400_0 .net "MemtoReg_i", 0 0, v0x60000055b8d0_0;  alias, 1 drivers
v0x60000055e490_0 .var "MemtoReg_o", 0 0;
v0x60000055e520_0 .net "ReadData_i", 31 0, L_0x600000652800;  alias, 1 drivers
v0x60000055e5b0_0 .var "ReadData_o", 31 0;
v0x60000055e640_0 .net "RegWrite_i", 0 0, v0x60000055b9f0_0;  alias, 1 drivers
v0x60000055e6d0_0 .var "RegWrite_o", 0 0;
v0x60000055e760_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
S_0x7fa0d270aca0 .scope module, "MUX" "MUX2to1" 4 243, 18 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x60000055e7f0_0 .net "data0_i", 31 0, v0x600000540480_0;  alias, 1 drivers
v0x60000055e880_0 .net "data1_i", 31 0, v0x60000055d440_0;  alias, 1 drivers
v0x60000055e910_0 .var "data_o", 31 0;
v0x60000055e9a0_0 .net "select_i", 0 0, v0x60000055c750_0;  alias, 1 drivers
E_0x600003950450 .event edge, v0x60000055d440_0, v0x60000055ba80_0, v0x60000055c750_0;
S_0x7fa0d270ae10 .scope module, "PC" "PC" 4 124, 19 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x60000055eac0_0 .net "PCWrite_i", 0 0, v0x60000055c360_0;  alias, 1 drivers
v0x60000055eb50_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055ebe0_0 .net "pc_i", 31 0, v0x60000055ef40_0;  alias, 1 drivers
v0x60000055ec70_0 .var "pc_o", 31 0;
v0x60000055ed00_0 .net "rst_i", 0 0, v0x600000542f40_0;  alias, 1 drivers
v0x60000055ed90_0 .net "start_i", 0 0, v0x600000542fd0_0;  alias, 1 drivers
S_0x7fa0d270af80 .scope module, "PCmux" "MUX2to1" 4 116, 18 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x60000055ee20_0 .net "data0_i", 31 0, v0x60000055a5b0_0;  alias, 1 drivers
v0x60000055eeb0_0 .net "data1_i", 31 0, v0x60000055e130_0;  alias, 1 drivers
v0x60000055ef40_0 .var "data_o", 31 0;
v0x60000055efd0_0 .net "select_i", 0 0, L_0x600000651b80;  alias, 1 drivers
E_0x600003950900 .event edge, v0x60000055e130_0, v0x60000055a5b0_0, v0x60000055d5f0_0;
S_0x7fa0d270b0f0 .scope module, "Registers" "Registers" 4 162, 20 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x600001c548c0 .functor AND 1, L_0x600000651e00, v0x60000055e6d0_0, C4<1>, C4<1>;
L_0x600001c54930 .functor AND 1, L_0x600000652080, v0x60000055e6d0_0, C4<1>, C4<1>;
v0x60000055f060_0 .net "RDaddr_i", 4 0, v0x60000055e370_0;  alias, 1 drivers
v0x60000055f0f0_0 .net "RDdata_i", 31 0, v0x60000055fc30_0;  alias, 1 drivers
v0x60000055f180_0 .net "RS1addr_i", 4 0, L_0x6000006519a0;  alias, 1 drivers
v0x60000055f210_0 .net "RS1data_o", 31 0, L_0x600000651fe0;  alias, 1 drivers
v0x60000055f2a0_0 .net "RS2addr_i", 4 0, L_0x6000006506e0;  alias, 1 drivers
v0x60000055f330_0 .net "RS2data_o", 31 0, L_0x600000652260;  alias, 1 drivers
v0x60000055f3c0_0 .net "RegWrite_i", 0 0, v0x60000055e6d0_0;  alias, 1 drivers
v0x60000055f450_0 .net *"_ivl_0", 0 0, L_0x600000651e00;  1 drivers
v0x60000055f4e0_0 .net *"_ivl_12", 0 0, L_0x600000652080;  1 drivers
v0x60000055f570_0 .net *"_ivl_15", 0 0, L_0x600001c54930;  1 drivers
v0x60000055f600_0 .net *"_ivl_16", 31 0, L_0x600000652120;  1 drivers
v0x60000055f690_0 .net *"_ivl_18", 6 0, L_0x6000006521c0;  1 drivers
L_0x7fa0d38731b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000055f720_0 .net *"_ivl_21", 1 0, L_0x7fa0d38731b8;  1 drivers
v0x60000055f7b0_0 .net *"_ivl_3", 0 0, L_0x600001c548c0;  1 drivers
v0x60000055f840_0 .net *"_ivl_4", 31 0, L_0x600000651ea0;  1 drivers
v0x60000055f8d0_0 .net *"_ivl_6", 6 0, L_0x600000651f40;  1 drivers
L_0x7fa0d3873170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000055f960_0 .net *"_ivl_9", 1 0, L_0x7fa0d3873170;  1 drivers
v0x60000055f9f0_0 .net "clk_i", 0 0, v0x600000542eb0_0;  alias, 1 drivers
v0x60000055fa80 .array/s "register", 31 0, 31 0;
L_0x600000651e00 .cmp/eq 5, L_0x6000006519a0, v0x60000055e370_0;
L_0x600000651ea0 .array/port v0x60000055fa80, L_0x600000651f40;
L_0x600000651f40 .concat [ 5 2 0 0], L_0x6000006519a0, L_0x7fa0d3873170;
L_0x600000651fe0 .functor MUXZ 32, L_0x600000651ea0, v0x60000055fc30_0, L_0x600001c548c0, C4<>;
L_0x600000652080 .cmp/eq 5, L_0x6000006506e0, v0x60000055e370_0;
L_0x600000652120 .array/port v0x60000055fa80, L_0x6000006521c0;
L_0x6000006521c0 .concat [ 5 2 0 0], L_0x6000006506e0, L_0x7fa0d38731b8;
L_0x600000652260 .functor MUXZ 32, L_0x600000652120, v0x60000055fc30_0, L_0x600001c54930, C4<>;
S_0x7fa0d270b260 .scope module, "WB_MUX" "MUX2to1" 4 328, 18 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x60000055fb10_0 .net "data0_i", 31 0, v0x60000055e250_0;  alias, 1 drivers
v0x60000055fba0_0 .net "data1_i", 31 0, v0x60000055e5b0_0;  alias, 1 drivers
v0x60000055fc30_0 .var "data_o", 31 0;
v0x60000055fcc0_0 .net "select_i", 0 0, v0x60000055e490_0;  alias, 1 drivers
E_0x600003950870 .event edge, v0x60000055e5b0_0, v0x60000055e250_0, v0x60000055e490_0;
S_0x7fa0d270b3d0 .scope module, "mux1" "MUX4to1" 4 225, 21 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x60000055fde0_0 .net "data00_i", 31 0, v0x60000055d0e0_0;  alias, 1 drivers
v0x60000055fe70_0 .net "data01_i", 31 0, v0x60000055fc30_0;  alias, 1 drivers
v0x60000055ff00_0 .net "data10_i", 31 0, v0x60000055b450_0;  alias, 1 drivers
o0x7fa0d3844b28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000540000_0 .net "data11_i", 31 0, o0x7fa0d3844b28;  0 drivers
v0x600000540090_0 .var "data_o", 31 0;
v0x600000540120_0 .net "select_i", 1 0, v0x60000055bde0_0;  alias, 1 drivers
E_0x600003950720/0 .event edge, v0x600000540000_0, v0x60000055b0f0_0, v0x60000055f0f0_0, v0x60000055d0e0_0;
E_0x600003950720/1 .event edge, v0x60000055bde0_0;
E_0x600003950720 .event/or E_0x600003950720/0, E_0x600003950720/1;
S_0x7fa0d270b540 .scope module, "mux2" "MUX4to1" 4 234, 21 1 0, S_0x7fa0d2707b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600000540240_0 .net "data00_i", 31 0, v0x60000055d200_0;  alias, 1 drivers
v0x6000005402d0_0 .net "data01_i", 31 0, v0x60000055fc30_0;  alias, 1 drivers
v0x600000540360_0 .net "data10_i", 31 0, v0x60000055b450_0;  alias, 1 drivers
o0x7fa0d3844c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000005403f0_0 .net "data11_i", 31 0, o0x7fa0d3844c78;  0 drivers
v0x600000540480_0 .var "data_o", 31 0;
v0x600000540510_0 .net "select_i", 1 0, v0x60000055be70_0;  alias, 1 drivers
E_0x600003950390/0 .event edge, v0x6000005403f0_0, v0x60000055b0f0_0, v0x60000055f0f0_0, v0x60000055d200_0;
E_0x600003950390/1 .event edge, v0x60000055be70_0;
E_0x600003950390 .event/or E_0x600003950390/0, E_0x600003950390/1;
    .scope S_0x7fa0d2704c40;
T_0 ;
    %load/vec4 v0x600000559e60_0;
    %dup/vec4;
    %pushi/vec4 16, 14, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000559ef0_0, 0, 2;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000559ef0_0, 0, 2;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$display", "%b", v0x600000559ef0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa0d27043c0;
T_1 ;
    %wait E_0x600003950f60;
    %load/vec4 v0x60000055a490_0;
    %load/vec4 v0x60000055a520_0;
    %add;
    %store/vec4 v0x60000055a5b0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa0d270a9c0;
T_2 ;
    %wait E_0x6000039504e0;
    %load/vec4 v0x60000055e010_0;
    %load/vec4 v0x60000055e0a0_0;
    %add;
    %store/vec4 v0x60000055e130_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa0d270af80;
T_3 ;
    %wait E_0x600003950900;
    %load/vec4 v0x60000055efd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60000055ee20_0;
    %assign/vec4 v0x60000055ef40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000055eeb0_0;
    %assign/vec4 v0x60000055ef40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa0d270ae10;
T_4 ;
    %wait E_0x600003950600;
    %load/vec4 v0x60000055ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000055ec70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000055eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000055ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x60000055ebe0_0;
    %assign/vec4 v0x60000055ec70_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x60000055ec70_0;
    %assign/vec4 v0x60000055ec70_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa0d2709fd0;
T_5 ;
    %wait E_0x6000039505d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055c510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055c360_0, 0;
    %load/vec4 v0x60000055c3f0_0;
    %load/vec4 v0x60000055c1b0_0;
    %load/vec4 v0x60000055c240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055c1b0_0;
    %load/vec4 v0x60000055c2d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x60000055c1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055c480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055c360_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa0d270a570;
T_6 ;
    %wait E_0x600003950690;
    %load/vec4 v0x60000055d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x60000055d830_0;
    %assign/vec4 v0x60000055d830_0, 0;
    %load/vec4 v0x60000055d710_0;
    %assign/vec4 v0x60000055d710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000055d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000055d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000055d710_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x60000055d7a0_0;
    %assign/vec4 v0x60000055d830_0, 0;
    %load/vec4 v0x60000055d680_0;
    %assign/vec4 v0x60000055d710_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa0d270b0f0;
T_7 ;
    %wait E_0x600003950690;
    %load/vec4 v0x60000055f3c0_0;
    %load/vec4 v0x60000055f060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x60000055f0f0_0;
    %load/vec4 v0x60000055f060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055fa80, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa0d2704530;
T_8 ;
    %wait E_0x600003952bb0;
    %load/vec4 v0x60000055abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000055aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x60000055ab50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000055a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a880_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa0d270a6e0;
T_9 ;
    %wait E_0x600003950540;
    %load/vec4 v0x60000055db90_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 259, 0, 10;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 659, 0, 10;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 291, 0, 10;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 10;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x60000055da70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x60000055da70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x60000055da70_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x60000055da70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000055da70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000055da70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000055da70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000055da70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x60000055db00_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa0d270a140;
T_10 ;
    %wait E_0x600003950600;
    %load/vec4 v0x60000055d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055cf30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000055cea0_0;
    %assign/vec4 v0x60000055cf30_0, 0;
    %load/vec4 v0x60000055cd80_0;
    %assign/vec4 v0x60000055ce10_0, 0;
    %load/vec4 v0x60000055cb40_0;
    %assign/vec4 v0x60000055cbd0_0, 0;
    %load/vec4 v0x60000055cc60_0;
    %assign/vec4 v0x60000055ccf0_0, 0;
    %load/vec4 v0x60000055c5a0_0;
    %assign/vec4 v0x60000055c630_0, 0;
    %load/vec4 v0x60000055c6c0_0;
    %assign/vec4 v0x60000055c750_0, 0;
    %load/vec4 v0x60000055d050_0;
    %assign/vec4 v0x60000055d0e0_0, 0;
    %load/vec4 v0x60000055d170_0;
    %assign/vec4 v0x60000055d200_0, 0;
    %load/vec4 v0x60000055d3b0_0;
    %assign/vec4 v0x60000055d440_0, 0;
    %load/vec4 v0x60000055d290_0;
    %assign/vec4 v0x60000055d320_0, 0;
    %load/vec4 v0x60000055c900_0;
    %assign/vec4 v0x60000055c990_0, 0;
    %load/vec4 v0x60000055ca20_0;
    %assign/vec4 v0x60000055cab0_0, 0;
    %load/vec4 v0x60000055c7e0_0;
    %assign/vec4 v0x60000055c870_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa0d270b3d0;
T_11 ;
    %wait E_0x600003950720;
    %load/vec4 v0x600000540120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x60000055fde0_0;
    %assign/vec4 v0x600000540090_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x60000055fe70_0;
    %assign/vec4 v0x600000540090_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x60000055ff00_0;
    %assign/vec4 v0x600000540090_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x600000540000_0;
    %assign/vec4 v0x600000540090_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa0d270b540;
T_12 ;
    %wait E_0x600003950390;
    %load/vec4 v0x600000540510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x600000540240_0;
    %assign/vec4 v0x600000540480_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x6000005402d0_0;
    %assign/vec4 v0x600000540480_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x600000540360_0;
    %assign/vec4 v0x600000540480_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x6000005403f0_0;
    %assign/vec4 v0x600000540480_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa0d270aca0;
T_13 ;
    %wait E_0x600003950450;
    %load/vec4 v0x60000055e9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x60000055e7f0_0;
    %assign/vec4 v0x60000055e910_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000055e880_0;
    %assign/vec4 v0x60000055e910_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa0d2708330;
T_14 ;
    %wait E_0x6000039532a0;
    %load/vec4 v0x60000055a2e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000055a250_0, 0, 3;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x60000055a370_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x60000055a370_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %jmp T_14.14;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000055a250_0, 0;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000055a250_0, 0, 3;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa0d27081c0;
T_15 ;
    %wait E_0x600003951b00;
    %load/vec4 v0x600000559f80_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %and;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %xor;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %add;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %sub;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %mul;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000055a0a0_0;
    %load/vec4 v0x60000055a130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x60000055a1c0_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0x60000055a1c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000055a010_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055a010_0, 0;
T_15.9 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa0d2709e60;
T_16 ;
    %wait E_0x600003952a60;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000055bde0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000055be70_0, 0, 2;
    %load/vec4 v0x60000055bd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055bcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bcc0_0;
    %load/vec4 v0x60000055bf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000055bde0_0, 0, 2;
T_16.0 ;
    %load/vec4 v0x60000055bd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055bcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bcc0_0;
    %load/vec4 v0x60000055c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000055be70_0, 0, 2;
T_16.2 ;
    %load/vec4 v0x60000055c120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055c090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055c090_0;
    %load/vec4 v0x60000055bf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055bcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bcc0_0;
    %load/vec4 v0x60000055bf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000055bde0_0, 0, 2;
T_16.4 ;
    %load/vec4 v0x60000055c120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055c090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055c090_0;
    %load/vec4 v0x60000055c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055bcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x60000055bcc0_0;
    %load/vec4 v0x60000055c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000055be70_0, 0, 2;
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa0d2704810;
T_17 ;
    %wait E_0x600003951350;
    %load/vec4 v0x60000055bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000055b9f0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa0d2704810;
T_18 ;
    %wait E_0x600003950690;
    %load/vec4 v0x60000055b960_0;
    %assign/vec4 v0x60000055b9f0_0, 0;
    %load/vec4 v0x60000055b840_0;
    %assign/vec4 v0x60000055b8d0_0, 0;
    %load/vec4 v0x60000055b600_0;
    %assign/vec4 v0x60000055b690_0, 0;
    %load/vec4 v0x60000055b720_0;
    %assign/vec4 v0x60000055b7b0_0, 0;
    %load/vec4 v0x60000055b3c0_0;
    %assign/vec4 v0x60000055b450_0, 0;
    %load/vec4 v0x60000055ba80_0;
    %assign/vec4 v0x60000055bb10_0, 0;
    %load/vec4 v0x60000055b4e0_0;
    %assign/vec4 v0x60000055b570_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa0d27046a0;
T_19 ;
    %wait E_0x600003950690;
    %load/vec4 v0x60000055ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x60000055b210_0;
    %load/vec4 v0x60000055b0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055b330, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fa0d270ab30;
T_20 ;
    %wait E_0x600003950690;
    %load/vec4 v0x60000055e640_0;
    %assign/vec4 v0x60000055e6d0_0, 0;
    %load/vec4 v0x60000055e400_0;
    %assign/vec4 v0x60000055e490_0, 0;
    %load/vec4 v0x60000055e1c0_0;
    %assign/vec4 v0x60000055e250_0, 0;
    %load/vec4 v0x60000055e520_0;
    %assign/vec4 v0x60000055e5b0_0, 0;
    %load/vec4 v0x60000055e2e0_0;
    %assign/vec4 v0x60000055e370_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa0d270b260;
T_21 ;
    %wait E_0x600003950870;
    %load/vec4 v0x60000055fcc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x60000055fb10_0;
    %assign/vec4 v0x60000055fc30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000055fba0_0;
    %assign/vec4 v0x60000055fc30_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fa0d27068f0;
T_22 ;
    %delay 25, 0;
    %load/vec4 v0x600000542eb0_0;
    %inv;
    %store/vec4 v0x600000542eb0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa0d27068f0;
T_23 ;
    %vpi_call 3 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000543060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005432a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005430f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x600000543180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000543180_0;
    %store/vec4a v0x60000055df80, 4, 0;
    %load/vec4 v0x600000543180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x600000543180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000543180_0;
    %store/vec4a v0x60000055b330, 4, 0;
    %load/vec4 v0x600000543180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055b330, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055b330, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055b330, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055b330, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055b330, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x600000543180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000543180_0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %load/vec4 v0x600000543180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000543180_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055fa80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000055c360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000055c480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000055c510_0, 0, 1;
    %vpi_call 3 66 "$readmemb", "instruction_4.txt", v0x60000055df80 {0 0 0};
    %vpi_func 3 71 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x600000543210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000542eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000542f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000542fd0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000542f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000542fd0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7fa0d27068f0;
T_24 ;
    %wait E_0x600003950690;
    %load/vec4 v0x600000543060_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 3 85 "$finish" {0 0 0};
T_24.0 ;
    %load/vec4 v0x60000055c510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000055a9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000005432a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005432a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000005426d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x6000005430f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005430f0_0, 0, 32;
T_24.4 ;
    %vpi_call 3 94 "$fdisplay", v0x600000543210_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x600000543060_0, v0x600000542fd0_0, v0x6000005432a0_0, v0x6000005430f0_0, v0x60000055ec70_0 {0 0 0};
    %vpi_call 3 98 "$fdisplay", v0x600000543210_0, "Registers" {0 0 0};
    %vpi_call 3 100 "$fdisplay", v0x600000543210_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x60000055fa80, 0>, &A<v0x60000055fa80, 8>, &A<v0x60000055fa80, 16>, &A<v0x60000055fa80, 24> {0 0 0};
    %vpi_call 3 101 "$fdisplay", v0x600000543210_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x60000055fa80, 1>, &A<v0x60000055fa80, 9>, &A<v0x60000055fa80, 17>, &A<v0x60000055fa80, 25> {0 0 0};
    %vpi_call 3 102 "$fdisplay", v0x600000543210_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x60000055fa80, 2>, &A<v0x60000055fa80, 10>, &A<v0x60000055fa80, 18>, &A<v0x60000055fa80, 26> {0 0 0};
    %vpi_call 3 103 "$fdisplay", v0x600000543210_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x60000055fa80, 3>, &A<v0x60000055fa80, 11>, &A<v0x60000055fa80, 19>, &A<v0x60000055fa80, 27> {0 0 0};
    %vpi_call 3 104 "$fdisplay", v0x600000543210_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x60000055fa80, 4>, &A<v0x60000055fa80, 12>, &A<v0x60000055fa80, 20>, &A<v0x60000055fa80, 28> {0 0 0};
    %vpi_call 3 105 "$fdisplay", v0x600000543210_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x60000055fa80, 5>, &A<v0x60000055fa80, 13>, &A<v0x60000055fa80, 21>, &A<v0x60000055fa80, 29> {0 0 0};
    %vpi_call 3 106 "$fdisplay", v0x600000543210_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x60000055fa80, 6>, &A<v0x60000055fa80, 14>, &A<v0x60000055fa80, 22>, &A<v0x60000055fa80, 30> {0 0 0};
    %vpi_call 3 107 "$fdisplay", v0x600000543210_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x60000055fa80, 7>, &A<v0x60000055fa80, 15>, &A<v0x60000055fa80, 23>, &A<v0x60000055fa80, 31> {0 0 0};
    %vpi_call 3 111 "$fdisplay", v0x600000543210_0, "Data Memory: 0x00 = %10d", &A<v0x60000055b330, 0> {0 0 0};
    %vpi_call 3 112 "$fdisplay", v0x600000543210_0, "Data Memory: 0x04 = %10d", &A<v0x60000055b330, 1> {0 0 0};
    %vpi_call 3 113 "$fdisplay", v0x600000543210_0, "Data Memory: 0x08 = %10d", &A<v0x60000055b330, 2> {0 0 0};
    %vpi_call 3 114 "$fdisplay", v0x600000543210_0, "Data Memory: 0x0C = %10d", &A<v0x60000055b330, 3> {0 0 0};
    %vpi_call 3 115 "$fdisplay", v0x600000543210_0, "Data Memory: 0x10 = %10d", &A<v0x60000055b330, 4> {0 0 0};
    %vpi_call 3 116 "$fdisplay", v0x600000543210_0, "Data Memory: 0x14 = %10d", &A<v0x60000055b330, 5> {0 0 0};
    %vpi_call 3 117 "$fdisplay", v0x600000543210_0, "Data Memory: 0x18 = %10d", &A<v0x60000055b330, 6> {0 0 0};
    %vpi_call 3 118 "$fdisplay", v0x600000543210_0, "Data Memory: 0x1C = %10d", &A<v0x60000055b330, 7> {0 0 0};
    %vpi_call 3 120 "$fdisplay", v0x600000543210_0, "\012" {0 0 0};
    %load/vec4 v0x600000543060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000543060_0, 0, 32;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "test.v";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "FU.v";
    "HDU.v";
    "ID_EX.v";
    "IF_ID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX2to1.v";
    "PC.v";
    "Registers.v";
    "MUX4to1.v";
