
---------- Begin Simulation Statistics ----------
final_tick                               153304835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704440                       # Number of bytes of host memory used
host_op_rate                                   236162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   424.27                       # Real time elapsed on the host
host_tick_rate                              361338374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153305                       # Number of seconds simulated
sim_ticks                                153304835000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095325                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477491                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.533048                       # CPI: cycles per instruction
system.cpu.discardedOps                        189852                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608411                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401577                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000883                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21233688                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.652295                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        153304835                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       132071147                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       361273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       727313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3489                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65601                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47746                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128273                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15681536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15681536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179423                       # Request fanout histogram
system.membus.respLayer1.occupancy          968546250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           555174000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            165863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       371583                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          103600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       165188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1092005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1093355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42966336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43009536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113912                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4198464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           479954                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007405                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 476400     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3554      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             479954                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1339277000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1096104996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               186596                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              186596                       # number of overall hits
system.l2.overall_hits::total                  186615                       # number of overall hits
system.l2.demand_misses::.cpu.inst                656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178771                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               656                       # number of overall misses
system.l2.overall_misses::.cpu.data            178771                       # number of overall misses
system.l2.overall_misses::total                179427                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18346681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18410644000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18346681000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18410644000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           365367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               366042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          365367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              366042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.489292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.490181                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.489292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.490181                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97504.573171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102626.717980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102607.990994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97504.573171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102626.717980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102607.990994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65601                       # number of writebacks
system.l2.writebacks::total                     65601                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179423                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14771051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14821894000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14771051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14821894000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.489281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.490171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.489281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.490171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77504.573171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82627.392080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82608.662212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77504.573171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82627.392080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82608.662212                       # average overall mshr miss latency
system.l2.replacements                         113912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       305982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           305982                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       305982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       305982                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             71906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          128273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13410392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13410392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        200179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.640791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104545.711101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104545.711101                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       128273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         128273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10844932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10844932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.640791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.640791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84545.711101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84545.711101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97504.573171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97504.573171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77504.573171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77504.573171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        114690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            114690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4936289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4936289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       165188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        165188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.305700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.305700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97752.168403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97752.168403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3926119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3926119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.305676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.305676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77754.168812                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77754.168812                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63827.306710                       # Cycle average of tags in use
system.l2.tags.total_refs                      724322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179448                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.036389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.497621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       107.614738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63710.194351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        64900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3088448                       # Number of tag accesses
system.l2.tags.data_accesses                  3088448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11441088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11483072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4198464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4198464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74629662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74903521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27386377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27386377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27386377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74629662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102289898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026855990750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3928                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61757                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65601                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4146                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2232924000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5596655250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12446.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31196.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.905400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.473346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.867048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45423     64.58%     64.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5377      7.64%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3242      4.61%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1902      2.70%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8120     11.54%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          754      1.07%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          353      0.50%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          309      0.44%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4858      6.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70338                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.670825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.698889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.805215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3659     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          255      6.49%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           11      0.28%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.696029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.665487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2624     66.80%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.92%     67.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1172     29.84%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      1.04%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      1.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3928                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11481536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4197248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11483072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4198464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153303809000                       # Total gap between requests
system.mem_ctrls.avgGap                     625668.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11439552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4197248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273859.594839262543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74619642.622491329908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27378445.043823961169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17178750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5579476500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3601587718000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26187.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31210.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54901414.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            251249460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            133538460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           641686080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          170720100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12101646960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28100681940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35205324480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76604847480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.689703                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91228800750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5119140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56956894250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            250971000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            133394250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           639222780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171617940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12101646960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28201880310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35120104800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76618838040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.780963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91003597750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5119140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57182097250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662193                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662193                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662193                       # number of overall hits
system.cpu.icache.overall_hits::total         9662193                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67774000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67774000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67774000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67774000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100405.925926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100405.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100405.925926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100405.925926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66424000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98405.925926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98405.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98405.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98405.925926                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662193                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662193                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100405.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100405.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98405.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98405.925926                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.830430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.360000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.830430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164795                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38652147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38652147                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51671868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51671868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51672376                       # number of overall hits
system.cpu.dcache.overall_hits::total        51672376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       409623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         409623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       417534                       # number of overall misses
system.cpu.dcache.overall_misses::total        417534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25046997000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25046997000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25046997000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25046997000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52081491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52081491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61146.461502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61146.461502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59987.921942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59987.921942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        77406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1990                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.897487                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       305982                       # number of writebacks
system.cpu.dcache.writebacks::total            305982                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       357461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       357461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       365367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       365367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22692625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22692625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23364315999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23364315999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007014                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63482.799522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63482.799522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63947.526731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63947.526731                       # average overall mshr miss latency
system.cpu.dcache.replacements                 361271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40973713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40973713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       157679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7503566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7503566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47587.605198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47587.605198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       157282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       157282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7169328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7169328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45582.635012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45582.635012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10698155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10698155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       251944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17543431000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17543431000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69632.263519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69632.263519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       200179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15523297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15523297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77547.080363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77547.080363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    671690999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    671690999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84959.650772                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84959.650772                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4041.069375                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.426161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4041.069375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208725311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208725311                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153304835000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
