// Seed: 3172089489
module module_0 (
    input tri0 id_0
    , id_20,
    input wand id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    output wire module_0,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    output wire id_17,
    input wand id_18
);
  assign id_5 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    inout  supply0 id_1
);
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_3, id_4;
endmodule
