v 20210731 2
C 40000 40000 0 0 0 title-B.sym
C 40600 50000 1 0 0 IPAD.sym
{
T 40684 50221 5 10 0 1 0 0 1
device=IPAD
T 40600 50038 5 10 1 1 0 0 1
refdes=CLK
T 40600 49895 5 6 1 1 0 0 1
pinseq=0
T 41375 50125 5 6 1 1 0 3 1
width=1
}
C 40600 49500 1 0 0 IPAD.sym
{
T 40684 49721 5 10 0 1 0 0 1
device=IPAD
T 40600 49538 5 10 1 1 0 0 1
refdes=RESET
T 40600 49395 5 6 1 1 0 0 1
pinseq=1
T 41375 49625 5 6 1 1 0 3 1
width=1
}
C 40600 48500 1 0 0 IPAD.sym
{
T 40684 48721 5 10 0 1 0 0 1
device=IPAD
T 40600 48538 5 10 1 1 0 0 1
refdes=BUS
T 40600 48395 5 6 1 1 0 0 1
pinseq=3
T 41375 48625 5 6 1 1 0 3 1
width=24
}
C 44300 50100 1 0 0 OPAD.sym
{
T 44602 50318 5 10 0 1 0 0 1
device=OPAD
T 44602 50135 5 10 1 1 0 0 1
refdes=S_ACCU
T 44592 49992 5 6 1 1 0 0 1
pinseq=4
T 44425 50225 5 6 1 1 0 3 1
width=1
}
C 44200 49400 1 0 0 OPAD.sym
{
T 44502 49618 5 10 0 1 0 0 1
device=OPAD
T 44502 49435 5 10 1 1 0 0 1
refdes=D_ACCU
T 44492 49292 5 6 1 1 0 0 1
pinseq=5
T 44325 49525 5 6 1 1 0 3 1
width=1
}
C 44200 49100 1 0 0 OPAD.sym
{
T 44502 49318 5 10 0 1 0 0 1
device=OPAD
T 44502 49135 5 10 1 1 0 0 1
refdes=S_IAR
T 44492 48992 5 6 1 1 0 0 1
pinseq=6
T 44325 49225 5 6 1 1 0 3 1
width=1
}
C 44200 48600 1 0 0 OPAD.sym
{
T 44502 48818 5 10 0 1 0 0 1
device=OPAD
T 44502 48635 5 10 1 1 0 0 1
refdes=D_IAR
T 44492 48492 5 6 1 1 0 0 1
pinseq=7
T 44325 48725 5 6 1 1 0 3 1
width=1
}
C 44200 48100 1 0 0 OPAD.sym
{
T 44502 48318 5 10 0 1 0 0 1
device=OPAD
T 44502 48135 5 10 1 1 0 0 1
refdes=S_ADR
T 44492 47992 5 6 1 1 0 0 1
pinseq=8
T 44325 48225 5 6 1 1 0 3 1
width=1
}
C 44200 47600 1 0 0 OPAD.sym
{
T 44502 47818 5 10 0 1 0 0 1
device=OPAD
T 44502 47635 5 10 1 1 0 0 1
refdes=RAM_R
T 44492 47492 5 6 1 1 0 0 1
pinseq=9
T 44325 47725 5 6 1 1 0 3 1
width=1
}
C 44200 47100 1 0 0 OPAD.sym
{
T 44502 47318 5 10 0 1 0 0 1
device=OPAD
T 44502 47135 5 10 1 1 0 0 1
refdes=RAM_W
T 44492 46992 5 6 1 1 0 0 1
pinseq=10
T 44325 47225 5 6 1 1 0 3 1
width=1
}
C 44200 46500 1 0 0 OPAD.sym
{
T 44502 46718 5 10 0 1 0 0 1
device=OPAD
T 44502 46535 5 10 1 1 0 0 1
refdes=D_RAM
T 44492 46392 5 6 1 1 0 0 1
pinseq=11
T 44325 46625 5 6 1 1 0 3 1
width=1
}
C 44200 46000 1 0 0 OPAD.sym
{
T 44502 46218 5 10 0 1 0 0 1
device=OPAD
T 44502 46035 5 10 1 1 0 0 1
refdes=S_RAM
T 44492 45892 5 6 1 1 0 0 1
pinseq=12
T 44325 46125 5 6 1 1 0 3 1
width=1
}
C 44200 45500 1 0 0 OPAD.sym
{
T 44502 45718 5 10 0 1 0 0 1
device=OPAD
T 44502 45535 5 10 1 1 0 0 1
refdes=D_RAMVAL
T 44492 45392 5 6 1 1 0 0 1
pinseq=13
T 44325 45625 5 6 1 1 0 3 1
width=1
}
C 44200 45000 1 0 0 OPAD.sym
{
T 44502 45218 5 10 0 1 0 0 1
device=OPAD
T 44502 45035 5 10 1 1 0 0 1
refdes=S_RAMVAL
T 44492 44892 5 6 1 1 0 0 1
pinseq=14
T 44325 45125 5 6 1 1 0 3 1
width=1
}
C 44200 44400 1 0 0 OPAD.sym
{
T 44502 44618 5 10 0 1 0 0 1
device=OPAD
T 44502 44435 5 10 1 1 0 0 1
refdes=S_RX
T 44492 44292 5 6 1 1 0 0 1
pinseq=15
T 44325 44525 5 6 1 1 0 3 1
width=1
}
C 44200 43900 1 0 0 OPAD.sym
{
T 44502 44118 5 10 0 1 0 0 1
device=OPAD
T 44502 43935 5 10 1 1 0 0 1
refdes=S_RY
T 44492 43792 5 6 1 1 0 0 1
pinseq=16
T 44325 44025 5 6 1 1 0 3 1
width=1
}
C 44200 43400 1 0 0 OPAD.sym
{
T 44502 43618 5 10 0 1 0 0 1
device=OPAD
T 44502 43435 5 10 1 1 0 0 1
refdes=D_ALU
T 44492 43292 5 6 1 1 0 0 1
pinseq=17
T 44325 43525 5 6 1 1 0 3 1
width=1
}
C 44200 42900 1 0 0 OPAD.sym
{
T 44502 43118 5 10 0 1 0 0 1
device=OPAD
T 44502 42935 5 10 1 1 0 0 1
refdes=ALU_OP
T 44492 42792 5 6 1 1 0 0 1
pinseq=18
T 44325 43025 5 6 1 1 0 3 1
width=4
}
C 40600 49000 1 0 0 IPAD.sym
{
T 40684 49221 5 10 0 1 0 0 1
device=IPAD
T 40600 49038 5 10 1 1 0 0 1
refdes=SIGN
T 40600 48895 5 6 1 1 0 0 1
pinseq=2
T 41375 49125 5 6 1 1 0 3 1
width=1
}
