$date
	Thu Sep 28 23:24:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var integer 32 $ i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
0"
x!
$end
#100
0!
1#
#200
b0 $
0#
#300
1"
#400
1!
b1 $
0"
#500
1"
#600
0!
b10 $
0"
#700
1"
#800
1!
b11 $
0"
#900
1"
#1000
0!
b100 $
0"
#1100
1"
#1200
1!
b101 $
0"
#1300
1"
#1400
0!
b110 $
0"
#1500
1"
#1600
1!
b111 $
0"
#1700
1"
#1800
0!
b1000 $
0"
#1900
1"
#2000
1!
b1001 $
0"
#2100
1"
#2200
0!
b1010 $
0"
#3200
