<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b56bf4898e8f51ccb0ab3e07487fd145"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_txd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b56bf4898e8f51ccb0ab3e07487fd145"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_gmii_tx_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b56bf4898e8f51ccb0ab3e07487fd145"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[7]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[6]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[5]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[4]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[3]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[2]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[1]"/>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rxd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b56bf4898e8f51ccb0ab3e07487fd145"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rx_dv"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="b56bf4898e8f51ccb0ab3e07487fd145"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0_gmii_rx_er"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rdempty_wf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rdempty_wcf"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[63]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[62]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[61]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[60]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[59]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[58]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[57]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[56]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[55]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[54]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[53]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[52]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[51]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[50]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[49]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[48]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[47]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[46]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[45]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[44]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[43]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[42]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[41]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[40]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[39]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[38]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[37]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[36]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[35]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[34]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[33]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[32]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wf[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_wcf[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rden_wf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rden_wcf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rx_mac_empty_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_cs_fifo_empty_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fmac2fib_ar_state[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fmac2fib_ar_state[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fmac2fib_ar_state[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fmac2fib_ar_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_wr_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[63]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[62]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[61]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[60]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[59]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[58]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[57]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[56]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[55]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[54]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[53]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[52]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[51]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[50]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[49]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[48]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[47]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[46]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[45]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[44]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[43]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[42]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[41]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[40]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[39]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[38]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[37]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[36]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[35]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[34]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[33]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[32]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_data_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_tx_mac_usedw_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="bc0ae93ce33f50a0b54b891451597bc2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fib2fmac_txctrl_st[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fib2fmac_txctrl_st[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fib2fmac_txctrl_st[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_fib2fmac_txctrl_st[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[63]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[62]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[61]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[60]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[59]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[58]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[57]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[56]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[55]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[54]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[53]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[52]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[51]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[50]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[49]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[48]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[47]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[46]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[45]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[44]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[43]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[42]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[41]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[40]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[39]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[38]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[37]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[36]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[35]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[34]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[33]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[32]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[31]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[30]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[29]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[28]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[27]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[26]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[25]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[24]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[23]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[22]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[21]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[20]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[19]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[18]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[17]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[16]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[15]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[14]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[13]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[12]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[11]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[10]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[9]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[8]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[7]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[6]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[5]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[4]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[3]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[2]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[1]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[7]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[6]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[5]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[4]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[3]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[2]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[1]"/>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_s_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/axi_dma_0_m_axis_mm2s_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[63]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[62]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[61]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[60]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[59]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[58]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[57]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[56]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[55]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[54]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[53]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[52]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[51]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[50]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[49]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[48]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[47]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[46]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[45]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[44]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[43]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[42]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[41]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[40]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[39]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[38]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[37]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[36]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[35]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[34]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[33]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[32]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_m_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/axi_dma_0_s_axis_s2mm_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_bcnt_more_than_1500"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txwbcnt_fifo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txwbcnt_wrreq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txwbcnt_wrempty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txwbcnt_wrusedw[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txwbcnt_wrusedw[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txwbcnt_wrusedw[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[63]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[62]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[61]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[60]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[59]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[58]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[57]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[56]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[55]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[54]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[53]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[52]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[51]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[50]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[49]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[48]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[47]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[46]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[45]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[44]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[43]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[42]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[41]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[40]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[39]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[38]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[37]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[36]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[35]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[34]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[33]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[32]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_wr2_txdata_fifo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrempty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrreq"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrusedw[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="c8018f3988625192835347719ae14d38"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_2"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_txctrl_st[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_txctrl_st[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_txctrl_st[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_txctrl_st[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rdempty_rf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rdempty_rcf"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[63]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[62]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[61]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[60]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[59]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[58]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[57]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[56]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[55]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[54]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[53]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[52]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[51]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[50]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[49]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[48]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[47]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[46]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[45]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[44]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[43]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[42]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[41]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[40]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[39]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[38]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[37]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[36]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[35]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[34]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[33]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[32]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rf[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[31]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[30]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[29]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[28]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[27]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[26]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[25]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[24]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[23]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[22]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[21]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[20]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[19]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[18]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[17]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[16]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[15]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[14]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[13]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[12]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[11]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[10]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[9]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[8]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[7]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[6]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[5]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[4]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_dataout_rcf[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rden_rf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_rden_rcf"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_txdata_wrfull"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="3aa481bf1f0359e6a092e710d756282c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="125000003"/>
        <Option Id="HW_ILA" value="LMAC_ETH_1G_i/ila_3"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_ar_state[3]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_ar_state[2]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_ar_state[1]"/>
        <net name="LMAC_ETH_1G_i/AXIS_LMAC_IP_0_axis2fib_ar_state[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
