FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2018 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
/* bench 1393.2.0 d5fbcaeb621b */
/* bench 1393.2.1 d7df63906654 */
/* bench 1393.2.2 4b4c74f21aa8 */
/* bench 1393.2.3 349ec6f190ed */
/* bench 1393.2.4 8b80332bba5f */
/* bench 1393.2.5 7bbc5c440862 */
/* bench 1393.2.6 687940727a91 */
/* bench 1393.2.7 014f76bbe81b */
/* bench 1393.2.8 711ab3a7477f */
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
#ifndef __IRQSRCS_GFX_10_1_H__
#define __IRQSRCS_GFX_10_1_H__


#define GFX_10_1__SRCID__CP_RB_INTERRUPT_PKT				176		// B0 CP_INTERRUPT pkt in RB
#define GFX_10_1__SRCID__CP_GENERIC_INT					177		// B1 MES GENERIC INT
#define GFX_10_1__SRCID__CP_IB1_INTERRUPT_PKT				177		// B1 CP_INTERRUPT pkt in IB1
#define GFX_10_1__SRCID__CP_IB2_INTERRUPT_PKT				178		// B2 CP_INTERRUPT pkt in IB2
#define GFX_10_1__SRCID__CP_PM4_PKT_RSVD_BIT_ERROR			180		// B4 PM4 Pkt Rsvd Bits Error
#define GFX_10_1__SRCID__CP_EOP_INTERRUPT				181		// B5 End-of-Pipe Interrupt
#define GFX_10_1__SRCID__CP_BAD_OPCODE_ERROR				183		// B7 Bad Opcode Error
#define GFX_10_1__SRCID__CP_PRIV_REG_FAULT				184		// B8 Privileged Register Fault
#define GFX_10_1__SRCID__CP_PRIV_INSTR_FAULT				185		// B9 Privileged Instr Fault
/* bench 6145.4.0 9e4620e3ec65 */
/* bench 6145.4.1 4e200b0c736e */
/* bench 6145.4.2 e78fd2dd96be */
/* bench 6145.4.3 2f2391abd756 */
/* bench 6145.4.4 ee2a4e984e36 */
/* bench 6145.4.5 e7e0a28e0754 */
/* bench 6145.4.6 896c988a1a9c */
/* bench 6145.4.7 08a4802b2194 */
/* bench 6145.4.8 e84c90ba1c97 */
/* bench 6145.4.9 ce54c7ea3723 */
/* bench 6145.4.10 66beda1cedc8 */
/* bench 18545.3.0 2a11ec1cac44 */
/* bench 18545.3.1 725928c1c8ef */
/* bench 18545.3.2 4738b5254588 */
/* bench 18545.3.3 c7d7ede23aa1 */
/* bench 18545.3.4 f198f0d619ee */
/* bench 18545.3.5 f893dcb56a37 */
/* bench 18545.3.6 2b8303d6e357 */
/* bench 18545.3.7 fa3c16982407 */
/* bench 18545.3.8 1072d9cb17f9 */
/* bench 18545.3.9 a7c5a6b1aa1d */
/* bench 18545.3.10 9189775d6bf1 */
/* bench 18545.3.11 992ab42a9fc5 */
/* bench 18545.3.12 6974c14457d7 */
/* bench 6145.4.12 06b921760135 */
#define GFX_10_1__SRCID__CP_CTX_BUSY_INTERRUPT				188		// BC Context Busy Interrupt
#define GFX_10_1__SRCID__CP_ME_WAIT_REG_MEM_POLL_TIMEOUT		192		// C0 CP.ME Wait_Reg_Mem Poll Timeout
#define GFX_10_1__SRCID__CP_SIG_INCOMPLETE				193		// C1 "Surface Probe Fault Signal Incomplete"
#define GFX_10_1__SRCID__CP_PREEMPT_ACK					194		// C2 Preemption Ack-wledge
#define GFX_10_1__SRCID__CP_GPF						195		// C3 General Protection Fault (GPF)
#define GFX_10_1__SRCID__CP_GDS_ALLOC_ERROR				196		// C4 GDS Alloc Error
#define GFX_10_1__SRCID__CP_ECC_ERROR					197		// C5 ECC  Error
/* bench 27721.1.0 4ecc01da971f */
/* bench 27721.1.1 acf2a1129b0d */
/* bench 27721.1.2 825b7778a63d */
/* bench 27721.1.3 fb89b97a5167 */
/* bench 27721.1.4 b39146d005a7 */
/* bench 27721.1.5 912cd14fe12a */
/* bench 27721.1.6 f191cce41db3 */
/* bench 27721.1.7 eefdcc521dbe */
/* bench 27721.1.8 9eaefa454562 */
/* bench 27721.1.9 fe939a79b3b2 */
/* bench 27721.1.10 456b952d22d5 */
/* bench 27721.1.11 738e7af5da1a */
#define GFX_10_1__SRCID__RLC_STRM_PERF_MONITOR_INTERRUPT		202		// CA Streaming Perf Monitor Interrupt
#define GFX_10_1__SRCID__GRBM_RD_TIMEOUT_ERROR				232		// E8 CRead timeout error
#define GFX_10_1__SRCID__GRBM_REG_GUI_IDLE				233		// E9 Register GUI Idle
#define GFX_10_1__SRCID__SQ_INTERRUPT_ID				239		// EF SQ Interrupt (ttrace wrap, errors)

#endif
