/* SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 */
/**
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE
 * Copyright (c) 2023 Robert Bosch GmbH. All rights reserved.
 *
 * This file is free software licensed under the terms of version 2
 * of the GNU General Public License, available from the file LICENSE-GPL
 * in the main directory of this source tree.
 *
 * BSD LICENSE
 * Copyright (c) 2023 Robert Bosch GmbH. All rights reserved.
 *
 * BSD-3-Clause
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 **/
#ifndef _SMI330_H
#define _SMI330_H

#include <linux/bits.h>
#include <linux/device.h>
#include <linux/iio/iio.h>
#include <linux/iio/trigger.h>
#include <linux/kernel.h>
#include <linux/mutex.h>
#include <linux/regmap.h>
#include <linux/types.h>

#define GIGA 1000000000UL
#define SMI330_NO_ERROR_MASK (BIT(2) | BIT(0))
#define SMI330_ST_SUCCESS_MASK GENMASK(6, 0)

#define SMI330_ALL_CHAN_MSK GENMASK(6, 0)

#define SMI330_FIFO_SIZE 2048
#define SMI330_FIFO_MAX_LENGTH 1024
#define SMI330_FIFO_MAX_FRAME_LENGTH 8

#define SMI330_CHIP_ID 0x42

#define SMI330_SPI_WR_MASK GENMASK(6, 0)
#define SMI330_SPI_RD_MASK BIT(7)

#define SMI330_SOFT_RESET_DELAY 2000
#define SMI330_FEAT_ENG_POLL 10000
#define SMI330_FEAT_ENG_TIMEOUT 1000000

/* Register map */
#define SMI330_CHIP_ID_REG U8_C(0x00)
#define SMI330_ERR_REG U8_C(0x01)
#define SMI330_STATUS_REG U8_C(0x02)
#define SMI330_ACCEL_X_REG U8_C(0x03)
#define SMI330_GYRO_X_REG U8_C(0x06)
#define SMI330_TEMP_REG U8_C(0x09)
#define SMI330_INT1_STATUS_REG U8_C(0x0D)
#define SMI330_FEATURE_IO0_REG U8_C(0x10)
#define SMI330_FEATURE_IO1_REG U8_C(0x11)
#define SMI330_FEATURE_IO2_REG U8_C(0x12)
#define SMI330_FEATURE_IO_STATUS_REG U8_C(0x14)
#define SMI330_FIFO_FILL_LEVEL_REG U8_C(0x15)
#define SMI330_FIFO_DATA_REG U8_C(0x16)
#define SMI330_ACCEL_CFG_REG U8_C(0x20)
#define SMI330_GYRO_CFG_REG U8_C(0x21)
#define SMI330_ALT_ACCEL_CFG_REG U8_C(0x28)
#define SMI330_ALT_GYRO_CFG_REG U8_C(0x29)
#define SMI330_ALT_CONF_REG U8_C(0x2A)
#define SMI330_ALT_STATUS_REG U8_C(0x2B)
#define SMI330_FIFO_WATERMARK_REG U8_C(0x35)
#define SMI330_FIFO_CONF_REG U8_C(0x36)
#define SMI330_FIFO_CTRL_REG U8_C(0x37)
#define SMI330_IO_INT_CTRL_REG U8_C(0x38)
#define SMI330_INT_CONF_REG U8_C(0x39)
#define SMI330_INT_MAP1_REG U8_C(0x3A)
#define SMI330_INT_MAP2_REG U8_C(0x3B)
#define SMI330_FEATURE_CTRL_REG U8_C(0x40)
#define SMI330_FEATURE_DATA_ADDR_REG U8_C(0x41)
#define SMI330_FEATURE_DATA_TX_REG U8_C(0x42)
#define SMI330_FEATURE_DATA_STATUS_REG U8_C(0x43)
#define SMI330_CMD_REG U8_C(0x7E)
#define SMI330_RES_CFG_REG U8_C(0x7F)

/* Register mask */
#define SMI330_ERR_FATAL_MASK BIT(0)
#define SMI330_ERR_ACC_CONF_MASK BIT(5)
#define SMI330_ERR_GYR_CONF_MASK BIT(6)
#define SMI330_STATUS_POR_MASK BIT(0)
#define SMI330_INT_STATUS_NOMO_MASK BIT(0)
#define SMI330_INT_STATUS_ANYMO_MASK BIT(1)
#define SMI330_INT_STATUS_TILT_MASK BIT(7)
#define SMI330_INT_STATUS_GYR_DRDY_MASK BIT(12)
#define SMI330_INT_STATUS_ACC_DRDY_MASK BIT(13)
#define SMI330_INT_STATUS_FWM_MASK BIT(14)
#define SMI330_INT_STATUS_FFULL_MASK BIT(15)
#define SMI330_FEATURE_IO0_NOMO_X_EN_MASK BIT(0)
#define SMI330_FEATURE_IO0_NOMO_Y_EN_MASK BIT(1)
#define SMI330_FEATURE_IO0_NOMO_Z_EN_MASK BIT(2)
#define SMI330_FEATURE_IO0_ANYMO_X_EN_MASK BIT(3)
#define SMI330_FEATURE_IO0_ANYMO_Y_EN_MASK BIT(4)
#define SMI330_FEATURE_IO0_ANYMO_Z_EN_MASK BIT(5)
#define SMI330_FEATURE_IO0_TILT_EN_MASK BIT(11)
#define SMI330_FEATURE_IO1_ERROR_MASK GENMASK(3, 0)
#define SMI330_FEATURE_IO1_SC_COMPLETE_MASK BIT(4)
#define SMI330_FEATURE_IO1_ST_RESULT_MASK BIT(6)
#define SMI330_FEATURE_IO1_STATE_MASK GENMASK(12, 11)
#define SMI330_FEATURE_IO_STATUS_MASK BIT(0)
#define SMI330_FIFO_FILL_LEVEL_MASK GENMASK(10, 0)
#define SMI330_CFG_MASK GENMASK(15, 0)
#define SMI330_CFG_ODR_MASK GENMASK(3, 0)
#define SMI330_CFG_RANGE_MASK GENMASK(6, 4)
#define SMI330_CFG_BW_MASK BIT(7)
#define SMI330_CFG_AVG_NUM_MASK GENMASK(10, 8)
#define SMI330_CFG_MODE_MASK GENMASK(14, 12)
#define SMI330_ALT_CONF_ACC_EN_MASK BIT(0)
#define SMI330_ALT_CONF_GYR_EN_MASK BIT(4)
#define SMI330_ALT_CONF_EN_MASK \
	(SMI330_ALT_CONF_ACC_EN_MASK | SMI330_ALT_CONF_GYR_EN_MASK)
#define SMI330_ALT_CONF_RST_CONF_EN_MASK BIT(8)
#define SMI330_FIFO_WATERMARK_MASK GENMASK(9, 0)
#define SMI330_FIFO_CONF_MASK GENMASK(11, 9)
#define SMI330_FIFO_CONF_TEMP_MASK BIT(11)
#define SMI330_FIFO_CONF_GYR_MASK BIT(10)
#define SMI330_FIFO_CONF_ACC_MASK BIT(9)
#define SMI330_FIFO_CTRL_FLUSH_MASK BIT(0)
#define SMI330_IO_INT_CTRL_INT1_MASK GENMASK(2, 0)
#define SMI330_IO_INT_CTRL_INT2_MASK GENMASK(10, 8)
#define SMI330_INT_CONF_LATCH_MASK BIT(0)
#define SMI330_INT_MAP1_TILT_MASK GENMASK(15, 14)
#define SMI330_INT_MAP1_ANYMO_MASK GENMASK(3, 2)
#define SMI330_INT_MAP1_NOMO_MASK GENMASK(1, 0)
#define SMI330_INT_MAP2_FIFO_FULL_MASK GENMASK(15, 14)
#define SMI330_INT_MAP2_FIFO_WM_MASK GENMASK(13, 12)
#define SMI330_INT_MAP2_ACC_DRDY_MASK GENMASK(11, 10)
#define SMI330_INT_MAP2_GYR_DRDY_MASK GENMASK(9, 8)
#define SMI330_INT_MAP2_FIFO_MASK \
	(SMI330_INT_MAP2_FIFO_FULL_MASK | SMI330_INT_MAP2_FIFO_WM_MASK)
#define SMI330_INT_MAP2_DRDY_MASK \
	(SMI330_INT_MAP2_ACC_DRDY_MASK | SMI330_INT_MAP2_GYR_DRDY_MASK)
#define SMI330_FEATURE_DATA_STATUS_TX_READY_MASK BIT(1)

/* Register values */
#define SMI330_FEATURE_IO2_STARTUP_CONFIG 0x012C
#define SMI330_IO_INT_CTRL_LVL BIT(0)
#define SMI330_IO_INT_CTRL_OD BIT(1)
#define SMI330_IO_INT_CTRL_EN BIT(2)
#define SMI330_FEATURE_CTRL_ENABLE BIT(0)
#define SMI330_CMD_SELF_CALIBRATION (BIT(0) | BIT(8))
#define SMI330_CMD_SELF_TEST BIT(8)
#define SMI330_CMD_SOFT_RESET 0xDEAF

/* Extended register map */
#define SMI330_GYRO_SC_ST_VALUES_EX_REG U8_C(0x28)
#define SMI330_GYRO_SC_SELECT_EX_REG U8_C(0x26)
#define SMI330_ST_SELECT_EX_REG U8_C(0x25)
#define SMI330_ST_RESULT_EX_REG U8_C(0x24)
#define SMI330_ALT_CONF_CHG_EX_REG U8_C(0x23)
#define SMI330_TILT_2_EX_REG U8_C(0x22)
#define SMI330_TILT_1_EX_REG U8_C(0x21)
#define SMI330_NOMO_3_EX_REG U8_C(0x0A)
#define SMI330_NOMO_2_EX_REG U8_C(0x09)
#define SMI330_NOMO_1_EX_REG U8_C(0x08)
#define SMI330_ANYMO_3_EX_REG U8_C(0x07)
#define SMI330_ANYMO_2_EX_REG U8_C(0x06)
#define SMI330_ANYMO_1_EX_REG U8_C(0x05)

/* Extended register mask */
#define SMI330_GYRO_SC_SELECT_ALL_MASK GENMASK(2, 0)
#define SMI330_ST_SELECT_ACC_GYR_MASK GENMASK(1, 0)
#define SMI330_ALT_CONF_CHG_USER_MASK GENMASK(7, 4)
#define SMI330_ALT_CONF_CHG_ALT_MASK GENMASK(3, 0)
#define SMI330_TILT2_BETA_ACC_MEAN_MASK GENMASK(15, 0)
#define SMI330_TILT1_MIN_ANGLE_MASK GENMASK(15, 8)
#define SMI330_TILT1_SEGMENT_SIZE_MASK GENMASK(7, 0)
#define SMI330_MOTION3_WAIT_TIME_MASK GENMASK(15, 13)
#define SMI330_MOTION3_DURATION_MASK GENMASK(12, 0)
#define SMI330_MOTION2_HYSTERESIS_MASK GENMASK(9, 0)
#define SMI330_MOTION1_ACC_REF_MASK BIT(12)
#define SMI330_MOTION1_SLOPE_THRES_MASK GENMASK(11, 0)

/* Extended register values */
#define SMI330_SC_ST_VALUE_0 0x5A2E
#define SMI330_SC_ST_VALUE_1 0x9219
#define SMI330_SC_ST_VALUE_2 0x5637
#define SMI330_SC_ST_VALUE_3 0xFFE8
#define SMI330_SC_ST_VALUE_4 0xFFEF
#define SMI330_SC_ST_VALUE_5 0x000D
#define SMI330_SC_ST_VALUE_6 0x07CA
#define SMI330_SC_ST_VALUE_7 0xFFCD
#define SMI330_SC_ST_VALUE_8 0xEF6C

/* TÂ°C = (temp / 512) + 23 */
#define SMI330_TEMP_OFFSET 11776 /* 23 * 512 */
#define SMI330_TEMP_SCALE 1953125 /* (1 / 512) * 1e9 */

enum {
	SMI330_SCAN_ACCEL_X,
	SMI330_SCAN_ACCEL_Y,
	SMI330_SCAN_ACCEL_Z,
	SMI330_SCAN_GYRO_X,
	SMI330_SCAN_GYRO_Y,
	SMI330_SCAN_GYRO_Z,
	SMI330_TEMP_OBJECT,
	SMI330_SCAN_TIMESTAMP,
};

enum smi330_accel_range {
	SMI330_ACCEL_RANGE_2G = U8_C(0x00),
	SMI330_ACCEL_RANGE_4G = U8_C(0x01),
	SMI330_ACCEL_RANGE_8G = U8_C(0x02),
	SMI330_ACCEL_RANGE_16G = U8_C(0x03)
};

enum smi330_gyro_range {
	SMI330_GYRO_RANGE_125 = U8_C(0x00),
	SMI330_GYRO_RANGE_250 = U8_C(0x01),
	SMI330_GYRO_RANGE_500 = U8_C(0x02)
};

enum smi330_odr {
	SMI330_ODR_0_78125_HZ = U8_C(0x01),
	SMI330_ODR_1_5625_HZ = U8_C(0x02),
	SMI330_ODR_3_125_HZ = U8_C(0x03),
	SMI330_ODR_6_25_HZ = U8_C(0x04),
	SMI330_ODR_12_5_HZ = U8_C(0x05),
	SMI330_ODR_25_HZ = U8_C(0x06),
	SMI330_ODR_50_HZ = U8_C(0x07),
	SMI330_ODR_100_HZ = U8_C(0x08),
	SMI330_ODR_200_HZ = U8_C(0x09),
	SMI330_ODR_400_HZ = U8_C(0x0A),
	SMI330_ODR_800_HZ = U8_C(0x0B),
	SMI330_ODR_1600_HZ = U8_C(0x0C),
	SMI330_ODR_3200_HZ = U8_C(0x0D),
	SMI330_ODR_6400_HZ = U8_C(0x0E)
};

enum smi330_avg_num {
	SMI330_AVG_NUM_1 = U8_C(0x00),
	SMI330_AVG_NUM_2 = U8_C(0x01),
	SMI330_AVG_NUM_4 = U8_C(0x02),
	SMI330_AVG_NUM_8 = U8_C(0x03),
	SMI330_AVG_NUM_16 = U8_C(0x04),
	SMI330_AVG_NUM_32 = U8_C(0x05),
	SMI330_AVG_NUM_64 = U8_C(0x06)
};

enum smi330_mode {
	SMI330_MODE_SUSPEND = U8_C(0x00),
	SMI330_MODE_GYRO_DRIVE = U8_C(0x01),
	SMI330_MODE_LOW_POWER = U8_C(0x03),
	SMI330_MODE_NORMAL = U8_C(0x04),
	SMI330_MODE_HIGH_PERF = U8_C(0x07)
};

enum smi330_bw {
	SMI330_BW_2 = U8_C(0x00), /* ODR/2 */
	SMI330_BW_4 = U8_C(0x01) /* ODR/4 */
};

enum smi330_auto_op_adv_feat {
	A_NO_MOTION = U8_C(0x01),
	B_ANY_MOTION = U8_C(0x02),
	H_TILT_DETECTION = U8_C(0x08)
};

enum smi330_auto_op_use {
	SMI330_AUTO_OP_USER_A,
	SMI330_AUTO_OP_USER_B,
	SMI330_AUTO_OP_USER_H,
	SMI330_AUTO_OP_ALT_A,
	SMI330_AUTO_OP_ALT_B,
	SMI330_AUTO_OP_ALT_H,
};

enum smi330_operation_mode {
	SMI330_IDLE,
	SMI330_DATA_READY,
	SMI330_FIFO,
};

enum smi330_auto_op_setup {
	SMI330_AUTO_OP_RESET,
	SMI330_AUTO_OP_SET,
};

enum smi330_auto_op_mode {
	SMI330_AUTO_OP_EN_ACC,
	SMI330_AUTO_OP_EN_GYR,
	SMI330_AUTO_OP_EN_ALL,
	SMI330_AUTO_OP_DISABLE,
};

enum smi330_auto_op_config {
	SMI330_AUTO_OP_CONFIG_USER,
	SMI330_AUTO_OP_CONFIG_ALT,
};

enum smi330_sensor {
	SMI330_ACCEL,
	SMI330_GYRO,
	SMI330_ALT_ACCEL,
	SMI330_ALT_GYRO,
};

enum smi330_sensor_conf_select {
	SMI330_ODR,
	SMI330_RANGE,
	SMI330_BW,
	SMI330_AVG_NUM,
	SMI330_MODE,
};

enum smi330_int_out {
	SMI330_INT_DISABLED,
	SMI330_INT_1,
	SMI330_INT_2,
	SMI330_INT_I3C_IBI,
};

struct smi330_sysfs_attr {
	int *reg_vals;
	int *vals;
	int len;
	int type;
};

struct smi330_cfg {
	s64 odr_ns;
	enum smi330_operation_mode op_mode;
	enum smi330_int_out data_irq;
	enum smi330_int_out feat_irq;
};

struct smi330_pwr_savestate {
	int acc_pwr;
	int gyr_pwr;
	int alt_acc_pwr;
	int alt_gyr_pwr;
};

struct smi330_data {
	struct regmap *regmap;
	struct smi330_cfg cfg;
	struct smi330_pwr_savestate savestate;
	s64 current_timestamp;
	s64 last_timestamp;
	atomic64_t irq_timestamp;
	struct mutex lock;
	struct iio_trigger *trig;
	s16 fifo[SMI330_FIFO_MAX_LENGTH];
	/*
	 * Ensure natural alignment for timestamp if present.
	 * Channel size: 2 bytes.
	 * Max length needed: 2 * 3 channels + temp channel + 2 bytes padding + 8 byte ts.
	 * If fewer channels are enabled, less space may be needed, as
	 * long as the timestamp is still aligned to 8 bytes.
	 */
	s16 buf[12] __aligned(8);
};

extern const struct dev_pm_ops smi330_pm_ops;

int smi330_core_probe(struct device *dev, struct regmap *regmap);

#endif /* _SMI330_H */
