Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 24 14:54:42 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file STOPWATCH_timing_summary_routed.rpt -pb STOPWATCH_timing_summary_routed.pb -rpx STOPWATCH_timing_summary_routed.rpx -warn_on_violation
| Design       : STOPWATCH
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     117         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (254)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 112 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main1/curr_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main1/curr_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: uut3/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (254)
--------------------------------------------------
 There are 254 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  274          inf        0.000                      0                  274           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.213ns (46.826%)  route 4.784ns (53.174%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut3/tick_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut3/tick_reg/Q
                         net (fo=31, routed)          1.728     2.246    CA2_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.347 r  CA2_OBUF_BUFG_inst/O
                         net (fo=7, routed)           3.056     5.403    CA2_OBUF_BUFG
    W13                  OBUF (Prop_obuf_I_O)         3.594     8.997 r  CA2_OBUF_inst/O
                         net (fo=0)                   0.000     8.997    CA2
    W13                                                               r  CA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.145ns (46.417%)  route 4.785ns (53.583%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  uut3/tick_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut3/tick_reg/Q
                         net (fo=31, routed)          1.728     2.246    CA2_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.347 r  CA2_OBUF_BUFG_inst/O
                         net (fo=7, routed)           3.057     5.404    CA2_OBUF_BUFG
    W19                  OBUF (Prop_obuf_I_O)         3.526     8.930 r  CA1_OBUF_inst/O
                         net (fo=0)                   0.000     8.930    CA1
    W19                                                               r  CA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 4.535ns (61.945%)  route 2.786ns (38.055%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  main1/curr_state_reg[1]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  main1/curr_state_reg[1]/Q
                         net (fo=21, routed)          0.720     1.198    main1/FSM_State[1]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.327     1.525 r  main1/LED0_G_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.066     3.591    LED0_G_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.730     7.321 r  LED0_G_OBUF_inst/O
                         net (fo=0)                   0.000     7.321    LED0_G
    G17                                                               r  LED0_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED1_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.298ns  (logic 4.548ns (62.319%)  route 2.750ns (37.681%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  main1/curr_state_reg[1]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  main1/curr_state_reg[1]/Q
                         net (fo=21, routed)          0.924     1.402    main1/FSM_State[1]
    SLICE_X43Y55         LUT3 (Prop_lut3_I1_O)        0.329     1.731 r  main1/LED1_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826     3.557    LED1_R_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.741     7.298 r  LED1_R_OBUF_inst/O
                         net (fo=0)                   0.000     7.298    LED1_R
    M15                                                               r  LED1_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED0_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.311ns (60.836%)  route 2.775ns (39.164%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  main1/curr_state_reg[1]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  main1/curr_state_reg[1]/Q
                         net (fo=21, routed)          0.924     1.402    main1/FSM_State[1]
    SLICE_X43Y55         LUT3 (Prop_lut3_I0_O)        0.301     1.703 r  main1/LED0_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     3.554    LED0_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.086 r  LED0_R_OBUF_inst/O
                         net (fo=0)                   0.000     7.086    LED0_R
    N15                                                               r  LED0_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main3/DIGIT1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 4.046ns (59.835%)  route 2.716ns (40.165%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  main3/DIGIT1_reg[6]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main3/DIGIT1_reg[6]/Q
                         net (fo=1, routed)           2.716     3.234    DIGIT1_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         3.528     6.761 r  DIGIT1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.761    DIGIT1[6]
    W18                                                               r  DIGIT1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 4.326ns (64.379%)  route 2.393ns (35.621%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  main1/curr_state_reg[1]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  main1/curr_state_reg[1]/Q
                         net (fo=21, routed)          0.720     1.198    main1/FSM_State[1]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.301     1.499 r  main1/LED1_G_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673     3.172    LED1_G_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547     6.719 r  LED1_G_OBUF_inst/O
                         net (fo=0)                   0.000     6.719    LED1_G
    L14                                                               r  LED1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main3/DIGIT2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 4.049ns (62.324%)  route 2.448ns (37.676%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  main3/DIGIT2_reg[5]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main3/DIGIT2_reg[5]/Q
                         net (fo=1, routed)           2.448     2.966    DIGIT2_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.496 r  DIGIT2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.496    DIGIT2[5]
    W16                                                               r  DIGIT2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main3/DIGIT2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 3.982ns (61.879%)  route 2.453ns (38.121%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  main3/DIGIT2_reg[4]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main3/DIGIT2_reg[4]/Q
                         net (fo=1, routed)           2.453     2.909    DIGIT2_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.435 r  DIGIT2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.435    DIGIT2[4]
    V16                                                               r  DIGIT2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main3/DIGIT1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 4.071ns (63.982%)  route 2.292ns (36.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  main3/DIGIT1_reg[0]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main3/DIGIT1_reg[0]/Q
                         net (fo=1, routed)           2.292     2.810    DIGIT1_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.553     6.363 r  DIGIT1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.363    DIGIT1[0]
    Y18                                                               r  DIGIT1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main1/uut8/BTN_ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut8/FSM_sequential_btn_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  main1/uut8/BTN_ff1_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main1/uut8/BTN_ff1_reg/Q
                         net (fo=1, routed)           0.082     0.246    main1/uut8/BTN_ff1_reg_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  main1/uut8/FSM_sequential_btn_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    main1/uut8/btn_state__0[0]
    SLICE_X43Y56         FDRE                                         r  main1/uut8/FSM_sequential_btn_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main2/Usec_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main2/Usec_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE                         0.000     0.000 r  main2/Usec_cnt_reg[3]/C
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main2/Usec_cnt_reg[3]/Q
                         net (fo=13, routed)          0.085     0.249    main2/Usec_cnt_reg[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  main2/Usec_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.294    main2/p_0_in[5]
    SLICE_X39Y35         FDRE                                         r  main2/Usec_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/sec1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/clear_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  main1/sec1_cnt_reg[1]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main1/sec1_cnt_reg[1]/Q
                         net (fo=3, routed)           0.110     0.251    main1/uut8/data0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  main1/uut8/clear_trig_i_1/O
                         net (fo=1, routed)           0.000     0.296    main1/uut8_n_8
    SLICE_X42Y54         FDRE                                         r  main1/clear_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main2/uut1/Pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main2/uut1/PLS_100_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE                         0.000     0.000 r  main2/uut1/Pulse_cnt_reg[0]/C
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main2/uut1/Pulse_cnt_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    main2/uut1/Pulse_cnt[0]
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.307 r  main2/uut1/PLS_100_i_1/O
                         net (fo=1, routed)           0.000     0.307    main2/uut1/PLS_100_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  main2/uut1/PLS_100_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/uut7/check_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut7/check_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  main1/uut7/check_cnt_reg[3]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  main1/uut7/check_cnt_reg[3]/Q
                         net (fo=3, routed)           0.084     0.212    main1/uut7/check_cnt[3]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.099     0.311 r  main1/uut7/check_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.311    main1/uut7/check_cnt[4]_i_2_n_0
    SLICE_X43Y58         FDRE                                         r  main1/uut7/check_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/uut8/check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut8/check_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.567%)  route 0.132ns (41.433%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE                         0.000     0.000 r  main1/uut8/check_cnt_reg[0]/C
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main1/uut8/check_cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.273    main1/uut8/check_cnt_reg_n_0_[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  main1/uut8/check_cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.318    main1/uut8/check_cnt[4]_i_2__0_n_0
    SLICE_X41Y57         FDRE                                         r  main1/uut8/check_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/uut8/rising_trig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut8/rising_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.506%)  route 0.149ns (44.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  main1/uut8/rising_trig_reg/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main1/uut8/rising_trig_reg/Q
                         net (fo=8, routed)           0.149     0.290    main1/uut8/BTN1_R
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.335 r  main1/uut8/rising_trig_i_1__0/O
                         net (fo=1, routed)           0.000     0.335    main1/uut8/rising_trig_i_1__0_n_0
    SLICE_X43Y55         FDRE                                         r  main1/uut8/rising_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/uut7/FSM_sequential_btn_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut7/check_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE                         0.000     0.000 r  main1/uut7/FSM_sequential_btn_state_reg[0]/C
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main1/uut7/FSM_sequential_btn_state_reg[0]/Q
                         net (fo=10, routed)          0.140     0.304    main1/uut7/btn_state[0]
    SLICE_X43Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.349 r  main1/uut7/check_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    main1/uut7/check_cnt[2]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  main1/uut7/check_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main1/uut7/BTN_ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main1/uut7/FSM_sequential_btn_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE                         0.000     0.000 r  main1/uut7/BTN_ff1_reg/C
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main1/uut7/BTN_ff1_reg/Q
                         net (fo=1, routed)           0.141     0.305    main1/uut7/BTN_ff1_reg_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  main1/uut7/FSM_sequential_btn_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    main1/uut7/btn_state__0[0]
    SLICE_X42Y58         FDRE                                         r  main1/uut7/FSM_sequential_btn_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/Tick_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut3/Tick_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  uut3/Tick_cnt_reg[0]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uut3/Tick_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    uut3/Tick_cnt[0]
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  uut3/Tick_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    uut3/Tick_cnt[0]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  uut3/Tick_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





