// Seed: 1411932849
module module_0 (
    output tri1  id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    output wor   id_5,
    input  tri0  id_6,
    output wand  id_7,
    input  wire  id_8,
    input  uwire id_9
);
  assign id_7 = id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd72
) (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    output supply0 _id_8
);
  logic [id_8 : 1] id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_7,
      id_4,
      id_6,
      id_5,
      id_6,
      id_2,
      id_0
  );
endmodule
