<dec f='glibc_src_2.25/sysdeps/x86_64/fpu/svml_d_trig_data.h' l='22'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_cos2_core_sse4.S' l='52' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_cos4_core_avx2.S' l='56' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_cos8_core_avx512.S' l='64' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_cos8_core_avx512.S' l='281' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_sin2_core_sse4.S' l='45' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core_avx2.S' l='45' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_sin8_core_avx512.S' l='50' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/multiarch/svml_d_sin8_core_avx512.S' l='265' u='c'/>
<use f='glibc_src_2.25/sysdeps/x86_64/fpu/svml_d_trig_data.S' l='35' u='c'/>
