{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554264290449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554264290449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 06:04:50 2019 " "Processing started: Wed Apr 03 06:04:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554264290449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264290449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minibot4 -c minibot4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off minibot4 -c minibot4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264290449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554264291073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sonar.sv(75) " "Verilog HDL information at sonar.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.sv 2 2 " "Found 2 design units, including 2 entities, in source file sonar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_count " "Found entity 1: wheel_count" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock CLOCK minibot4.sv(101) " "Verilog HDL Declaration information at minibot4.sv(101): object \"clock\" differs only in case from object \"CLOCK\" in the same scope" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minibot4.sv 1 1 " "Found 1 design units, including 1 entities, in source file minibot4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minibot4 " "Found entity 1: minibot4" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_reduce.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_reduce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_reduce " "Found entity 1: clock_reduce" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/clock_reduce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file laser_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 laser_count " "Found entity 1: laser_count" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_odo.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_odo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_odo " "Found entity 1: wheel_odo" {  } { { "wheel_odo.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/wheel_odo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd uartDynamixel.sv(16) " "Verilog HDL Declaration information at uartDynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd uartDynamixel.sv(15) " "Verilog HDL Declaration information at uartDynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uartdynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/stepper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264302369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minibot4 " "Elaborating entity \"minibot4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reduce2 minibot4.sv(102) " "Verilog HDL or VHDL warning at minibot4.sv(102): object \"reduce2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo1 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo1\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger1 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger1\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo2 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger2 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger2\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo3 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo3\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger3 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger3\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo4 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"echo4\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger4 minibot4.sv(121) " "Verilog HDL or VHDL warning at minibot4.sv(121): object \"trigger4\" assigned a value but never read" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR minibot4.sv(67) " "Output port \"DRAM_ADDR\" at minibot4.sv(67) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA minibot4.sv(68) " "Output port \"DRAM_BA\" at minibot4.sv(68) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM minibot4.sv(74) " "Output port \"DRAM_DQM\" at minibot4.sv(74) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N minibot4.sv(69) " "Output port \"DRAM_CAS_N\" at minibot4.sv(69) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE minibot4.sv(70) " "Output port \"DRAM_CKE\" at minibot4.sv(70) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK minibot4.sv(71) " "Output port \"DRAM_CLK\" at minibot4.sv(71) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N minibot4.sv(72) " "Output port \"DRAM_CS_N\" at minibot4.sv(72) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N minibot4.sv(75) " "Output port \"DRAM_RAS_N\" at minibot4.sv(75) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N minibot4.sv(76) " "Output port \"DRAM_WE_N\" at minibot4.sv(76) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N minibot4.sv(79) " "Output port \"G_SENSOR_CS_N\" at minibot4.sv(79) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK minibot4.sv(81) " "Output port \"I2C_SCLK\" at minibot4.sv(81) has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554264302434 "|minibot4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "minibot4.sv" "spi_slave_instance" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataR spi.sv(63) " "Verilog HDL or VHDL warning at spi.sv(63): object \"dataR\" assigned a value but never read" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554264302465 "|minibot4|spi_slave:spi_slave_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 spi.sv(77) " "Verilog HDL assignment warning at spi.sv(77): truncated value with size 65 to match size of target (64)" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/spi.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264302465 "|minibot4|spi_slave:spi_slave_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_reduce clock_reduce:clock_reduce_3 " "Elaborating entity \"clock_reduce\" for hierarchy \"clock_reduce:clock_reduce_3\"" {  } { { "minibot4.sv" "clock_reduce_3" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wheel_count wheel_count:wheel_count_left " "Elaborating entity \"wheel_count\" for hierarchy \"wheel_count:wheel_count_left\"" {  } { { "minibot4.sv" "wheel_count_left" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_count laser_count:laser_count " "Elaborating entity \"laser_count\" for hierarchy \"laser_count:laser_count\"" {  } { { "minibot4.sv" "laser_count" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302518 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(48) " "Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1554264302518 "|minibot4|laser_count:laser_count"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(58) " "Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1554264302518 "|minibot4|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(80) " "Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264302518 "|minibot4|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(82) " "Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/laser_count.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554264302518 "|minibot4|laser_count:laser_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonar sonar:sonar1 " "Elaborating entity \"sonar\" for hierarchy \"sonar:sonar1\"" {  } { { "minibot4.sv" "sonar1" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset1 sonar.sv(20) " "Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable \"reset1\", which holds its previous value in one or more paths through the always construct" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 "|minibot4|sonar:sonar1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger sonar.sv(20) " "Verilog HDL Always Construct warning at sonar.sv(20): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 "|minibot4|sonar:sonar1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger sonar.sv(20) " "Inferred latch for \"trigger\" at sonar.sv(20)" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 "|minibot4|sonar:sonar1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset1 sonar.sv(20) " "Inferred latch for \"reset1\" at sonar.sv(20)" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 "|minibot4|sonar:sonar1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter sonar:sonar1\|Counter:count1 " "Elaborating entity \"Counter\" for hierarchy \"sonar:sonar1\|Counter:count1\"" {  } { { "sonar.sv" "count1" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264302534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_aoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_aoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_aoo " "Found entity 1: sld_ela_trigger_aoo" {  } { { "db/sld_ela_trigger_aoo.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_ela_trigger_aoo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264303637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264303637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_minibot4_auto_signaltap_0_1_ce17 " "Found entity 1: sld_reserved_minibot4_auto_signaltap_0_1_ce17" {  } { { "db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sld_reserved_minibot4_auto_signaltap_0_1_ce17.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264303687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264303687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ut14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ut14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ut14 " "Found entity 1: altsyncram_ut14" {  } { { "db/altsyncram_ut14.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_ut14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264304871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264304871 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264305193 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554264305257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.03.06:05:10 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl " "2019.04.03.06:05:10 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264310069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264313329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264313498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264317563 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554264318301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b47db4c/alt_sld_fab.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264318580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264318580 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred RAM node \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1554264319682 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554264320183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1554264320183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554264320183 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar3\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264320190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar2\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264320190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar4\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264320190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonar:sonar1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonar:sonar1\|Div0\"" {  } { { "sonar.sv" "Div0" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264320190 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554264320190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Elaborated megafunction instantiation \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264320221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Instantiated megafunction \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554264320221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/altsyncram_vrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonar:sonar3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonar:sonar3\|lpm_divide:Div0\"" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264320321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonar:sonar3\|lpm_divide:Div0 " "Instantiated megafunction \"sonar:sonar3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554264320321 ""}  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554264320321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554264320622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264320622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554264321392 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1554264321523 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1554264321523 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[9\] " "bidirectional pin \"GPIO_0_PI\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[11\] " "bidirectional pin \"GPIO_0_PI\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[15\] " "bidirectional pin \"GPIO_0_PI\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[0\] " "bidirectional pin \"GPIO_0_PI\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[1\] " "bidirectional pin \"GPIO_0_PI\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[2\] " "bidirectional pin \"GPIO_0_PI\[2\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[3\] " "bidirectional pin \"GPIO_0_PI\[3\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[4\] " "bidirectional pin \"GPIO_0_PI\[4\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[5\] " "bidirectional pin \"GPIO_0_PI\[5\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[6\] " "bidirectional pin \"GPIO_0_PI\[6\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[7\] " "bidirectional pin \"GPIO_0_PI\[7\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[8\] " "bidirectional pin \"GPIO_0_PI\[8\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[10\] " "bidirectional pin \"GPIO_0_PI\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[12\] " "bidirectional pin \"GPIO_0_PI\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[14\] " "bidirectional pin \"GPIO_0_PI\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[16\] " "bidirectional pin \"GPIO_0_PI\[16\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[17\] " "bidirectional pin \"GPIO_0_PI\[17\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[18\] " "bidirectional pin \"GPIO_0_PI\[18\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[19\] " "bidirectional pin \"GPIO_0_PI\[19\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[20\] " "bidirectional pin \"GPIO_0_PI\[20\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[21\] " "bidirectional pin \"GPIO_0_PI\[21\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[22\] " "bidirectional pin \"GPIO_0_PI\[22\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[23\] " "bidirectional pin \"GPIO_0_PI\[23\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[24\] " "bidirectional pin \"GPIO_0_PI\[24\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[25\] " "bidirectional pin \"GPIO_0_PI\[25\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[26\] " "bidirectional pin \"GPIO_0_PI\[26\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[27\] " "bidirectional pin \"GPIO_0_PI\[27\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[28\] " "bidirectional pin \"GPIO_0_PI\[28\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[29\] " "bidirectional pin \"GPIO_0_PI\[29\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[30\] " "bidirectional pin \"GPIO_0_PI\[30\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[31\] " "bidirectional pin \"GPIO_0_PI\[31\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[32\] " "bidirectional pin \"GPIO_0_PI\[32\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[33\] " "bidirectional pin \"GPIO_0_PI\[33\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1554264321523 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1554264321523 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1554264321539 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1554264321539 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1554264321539 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 10 -1 0 } } { "sonar.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554264321570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554264321570 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264323328 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264323328 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264323328 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264323328 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1554264323328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554264323328 "|minibot4|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554264323328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264323528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554264326119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264326371 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 37 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1554264327037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554264327153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554264327153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[0\] " "No output dependent on input pin \"GPIO_0_PI_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_0_PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[1\] " "No output dependent on input pin \"GPIO_0_PI_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_0_PI_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "minibot4.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554264327623 "|minibot4|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554264327623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5542 " "Implemented 5542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554264327623 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554264327623 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1554264327623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5361 " "Implemented 5361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554264327623 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554264327623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554264327623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554264327670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 06:05:27 2019 " "Processing ended: Wed Apr 03 06:05:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554264327670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554264327670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554264327670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554264327670 ""}
