 paddr=000241e4 vaddr=40374000 size=0be34h ( 48692) load[0m
[0;32mI (ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x8 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce3810,len:0x178c
load:0x403c9700,len:0x4
load:0x403c9704,len:0xcbc
load:0x403cc700,len:0x2d9c
entry 0x403c9914
[0;32mI (27) boot: ESP-IDF v5.2.2 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun 14 2024 17:38:47[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (38) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (43) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (48) boot: Enabling RNG early entropy source...[0m
[0;32mI (53) boot: Partition Table:[0m
[0;32mI (57) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (64) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (79) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (87) boot: End of partition table[0m
[0;32mI (91) esp_image: segment 0: paddr=00010020 vaddr=3c050020 size=11150h ( 69968) map[0m
[0;32mI (112) esp_image: segment 1: paddr=00021178 vaddr=3fc93f00 size=03064h ( 12388) load[0m
[0;32mI (115) esp_image: segment 2: paddr=000241e4 vaddr=40374000 size=0be34h ( 48692) load[0m
[0;32mI (128) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=4baa8h (309928) map[0m
[0;32mI (184) esp_image: segment 4: paddr=0007bad0 vaddr=4037fe34 size=04094h ( 16532) load[0m
[0;32mI (195) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (195) boot: Disabling RNG early entropy source...psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (210) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (215) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (220) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (226) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (231) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (237) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (243) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (248) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (254) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (259) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (264) esp_psram: Speed: 40MHz[0m
[0;32mI (999) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (1008) cpu_start: Pro cpu start user code[0m
[0;32mI (1008) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (1008) cpu_start: Application information:[0m
[0;32mI (1011) cpu_start: Project name:     lcd_lvgl[0m
[0;32mI (1016) cpu_start: App version:      1[0m
[0;32mI (1021) cpu_start: Compile time:     Jun 14 2024 17:47:32[0m
[0;32mI (1027) cpu_start: ELF file SHA256:  cba6d4b86...[0m
[0;32mI (1033) cpu_start: ESP-IDF:          v5.2.2[0m
[0;32mI (1038) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (1042) cpu_start: Max chip rev:     v0.99 [0m
[0;32mI (1047) cpu_start: Chip rev:         v0.2[0m
[0;32mI (1052) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (1059) heap_init: At 3FC979F8 len 00051D18 (327 KiB): RAM[0m
[0;32mI (1066) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (1072) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (1078) heap_init: At 600FE010 len 00001FD8 (7 KiB): RTCRAM[0m
[0;32mI (1085) esp_psram: Adding pool of 8192K of PSRAM memory to heap allocator[0m
[0;32mI (1093) spi_flash: detected chip: generic[0m
[0;32mI (1097) spi_flash: flash io: dio[0m
[0;33mW (1101) spi_flash: Detected size(4096k) larfigure to isolate all GPIO pins in sleep state[0m
[0;32mI (1121) sleep: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (1128) main_task: Started on CPU0[0m
[0;32mI (1138) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (1138) main_task: Calling app_main()[0m
[0;32mI (1148) example: Turn off LCD backlight[0m
[0;32mI (1148) gpio: GPIO[2]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
[0;32mI (1158) example: Initialize RGB LCD panel[0m
[0;32mI (1208) example: Initialize RGB LCD panel[0m
Turn on LCD backlight[0;32mI (1208) example: Initialize LVGL library[0m
[0;32mI (1208) example: Allocate separate LVGL draw buffers from PSRAM[0m
