<profile>

<section name = "Vitis HLS Report for 'instrumentation_wrapper'" level="0">
<item name = "Date">Wed Aug  7 11:37:34 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_instrwrap</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvm1802-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.351 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 9.900 ns, 9.900 ns, 1, 1, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="move_ap_uint_8_U0">move_ap_uint_8_s, 0, 0, 0 ns, 0 ns, 1, 1, yes(flp)</column>
<column name="instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0">instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s, 2, 2, 6.600 ns, 6.600 ns, 1, 1, yes(flp)</column>
<column name="move_ap_uint_392_U0">move_ap_uint_392_s, 1, 1, 3.300 ns, 3.300 ns, 1, 1, yes(flp)</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, 541, 176, -</column>
<column name="Instance">0, -, 1113, 2051, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="ctrl_s_axi_U">ctrl_s_axi, 0, 0, 258, 424, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 2, 6, 0</column>
<column name="instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_U0">instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s, 0, 0, 847, 1601, 0</column>
<column name="move_ap_uint_392_U0">move_ap_uint_392_s, 0, 0, 4, 12, 0</column>
<column name="move_ap_uint_8_U0">move_ap_uint_8_s, 0, 0, 2, 8, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="cfg_c_U">0, 5, 0, -, 3, 32, 96</column>
<column name="finnix0_U">0, 516, 0, -, 2, 392, 784</column>
<column name="finnox0_U">0, 20, 0, -, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_AWADDR">in, 7, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_ARADDR">in, 7, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, pointer</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, instrumentation_wrapper, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, instrumentation_wrapper, return value</column>
<column name="finnix_TDATA">out, 392, axis, finnix, pointer</column>
<column name="finnix_TVALID">out, 1, axis, finnix, pointer</column>
<column name="finnix_TREADY">in, 1, axis, finnix, pointer</column>
<column name="finnox_TDATA">in, 8, axis, finnox, pointer</column>
<column name="finnox_TVALID">in, 1, axis, finnox, pointer</column>
<column name="finnox_TREADY">out, 1, axis, finnox, pointer</column>
</table>
</item>
</section>
</profile>
