transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datamemory.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ALUnitHW.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux2input.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/RegFiles.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/InstructionMemory.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pc.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Datapath_tb.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/imm_Gen.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Decoder3by3.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/adder_32.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/BranchSel.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Microprogramming.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/DeMux.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/IF_ID.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/ID_EX.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/EX_MEM.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MEM_WB.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/forwarding_unit.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/Mux3input.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/HazardDetectUnit.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/MUX_Control.sv}
vlog -sv -work work +incdir+C:/Users/DELL/Desktop/My\ Sem\ 5/DSD/Processor/FPGA_Tries/Pipeline {C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/Pipeline/pipeline_flush.sv}

