###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:37 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                   5.000
= Required Time                 4.884
- Arrival Time                  4.816
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.000 |       |   0.000 |    0.068 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/CTRL/\curr_state_reg[2]              | CLK ^ -> Q v   | DFFSR   | 0.894 | 1.110 |   1.110 |    1.178 | 
     | I0/LD/CTRL/FE_RC_0_0                       | A v -> Y v     | AND2X2  | 0.223 | 0.526 |   1.636 |    1.704 | 
     | I0/LD/CTRL/FE_RC_8_0                       | A v -> Y ^     | NAND2X1 | 0.162 | 0.179 |   1.815 |    1.884 | 
     | I0/LD/CTRL/FE_RC_7_0                       | B ^ -> Y v     | NAND2X1 | 0.459 | 0.342 |   2.157 |    2.225 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.279 | 0.251 |   2.408 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.574 | 0.437 |   2.845 |    2.913 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0  | B v -> Y ^     | NAND2X1 | 0.424 | 0.454 |   3.299 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0  | B ^ -> Y v     | NAND2X1 | 0.159 | 0.082 |   3.381 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0  | C v -> Y ^     | OAI21X1 | 0.273 | 0.211 |   3.592 |    3.660 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0  | B ^ -> Y v     | NAND2X1 | 0.126 | 0.083 |   3.674 |    3.743 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | C v -> Y ^     | OAI21X1 | 0.316 | 0.259 |   3.933 |    4.001 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20              | B ^ -> Y v     | XOR2X1  | 0.330 | 0.375 |   4.308 |    4.376 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19              | B v -> Y v     | XOR2X1  | 0.134 | 0.231 |   4.539 |    4.607 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | B v -> Y ^     | NAND2X1 | 0.152 | 0.140 |   4.679 |    4.747 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.150 | 0.137 |   4.816 |    4.884 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.150 | 0.000 |   4.816 |    4.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -0.068 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.165
+ Phase Shift                   5.000
= Required Time                 4.835
- Arrival Time                  4.620
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.215 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.215 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.271 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.947 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.616 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.701 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.839 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    2.983 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.141 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.635 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.497 | 
     | I0/LD/T_SR_1/U24              | B v -> Y ^     | AOI22X1 | 0.330 | 0.224 |   4.506 |    4.721 | 
     | I0/LD/T_SR_1/U23              | C ^ -> Y v     | OAI21X1 | 0.330 | 0.113 |   4.620 |    4.835 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | D v            | DFFSR   | 0.330 | 0.001 |   4.620 |    4.835 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.215 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.215 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.164
+ Phase Shift                   5.000
= Required Time                 4.836
- Arrival Time                  4.609
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.227 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.227 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.283 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.959 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.628 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.713 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.851 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    2.995 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.153 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.647 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.509 | 
     | I0/LD/T_SR_1/U33              | B v -> Y ^     | AOI22X1 | 0.325 | 0.216 |   4.498 |    4.725 | 
     | I0/LD/T_SR_1/U32              | C ^ -> Y v     | OAI21X1 | 0.328 | 0.110 |   4.608 |    4.835 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | D v            | DFFSR   | 0.328 | 0.001 |   4.609 |    4.836 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.227 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.227 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.163
+ Phase Shift                   5.000
= Required Time                 4.837
- Arrival Time                  4.610
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.227 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.227 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.283 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.959 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.629 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.714 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.852 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    2.995 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.154 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.647 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.510 | 
     | I0/LD/T_SR_1/U21              | B v -> Y ^     | AOI22X1 | 0.328 | 0.222 |   4.504 |    4.732 | 
     | I0/LD/T_SR_1/U20              | C ^ -> Y v     | OAI21X1 | 0.324 | 0.105 |   4.610 |    4.837 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | D v            | DFFSR   | 0.324 | 0.000 |   4.610 |    4.837 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.227 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.227 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.227 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.160
+ Phase Shift                   5.000
= Required Time                 4.840
- Arrival Time                  4.603
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.237 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.237 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.293 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.969 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.639 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.724 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.862 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    3.005 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.164 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.658 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.520 | 
     | I0/LD/T_SR_1/U12              | B v -> Y ^     | AOI22X1 | 0.333 | 0.227 |   4.509 |    4.747 | 
     | I0/LD/T_SR_1/U11              | C ^ -> Y v     | OAI21X1 | 0.315 | 0.093 |   4.602 |    4.840 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | D v            | DFFSR   | 0.315 | 0.000 |   4.603 |    4.840 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.237 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.237 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.237 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.600
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.240 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.240 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.296 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.972 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.642 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.727 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.865 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    3.008 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.167 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.661 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.523 | 
     | I0/LD/T_SR_1/U15              | B v -> Y ^     | AOI22X1 | 0.331 | 0.225 |   4.508 |    4.748 | 
     | I0/LD/T_SR_1/U14              | C ^ -> Y v     | OAI21X1 | 0.314 | 0.092 |   4.600 |    4.840 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | D v            | DFFSR   | 0.314 | 0.000 |   4.600 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.240 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.240 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.240 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.596
= Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.244 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.244 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.300 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.976 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.646 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.731 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.869 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    3.012 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.171 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.664 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.527 | 
     | I0/LD/T_SR_1/U27              | B v -> Y ^     | AOI22X1 | 0.327 | 0.221 |   4.504 |    4.748 | 
     | I0/LD/T_SR_1/U26              | C ^ -> Y v     | OAI21X1 | 0.314 | 0.092 |   4.596 |    4.840 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | D v            | DFFSR   | 0.314 | 0.000 |   4.596 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.244 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.244 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.244 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   5.000
= Required Time                 4.839
- Arrival Time                  4.591
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.248 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.248 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.304 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    1.980 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.649 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.735 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.873 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    3.016 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.175 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.668 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.530 | 
     | I0/LD/T_SR_1/U18              | B v -> Y ^     | AOI22X1 | 0.317 | 0.209 |   4.491 |    4.739 | 
     | I0/LD/T_SR_1/U17              | C ^ -> Y v     | OAI21X1 | 0.320 | 0.099 |   4.590 |    4.838 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | D v            | DFFSR   | 0.320 | 0.000 |   4.591 |    4.839 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.248 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.248 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.248 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   5.000
= Required Time                 4.891
- Arrival Time                  4.580
= Slack Time                    0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.312 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 0.987 | 1.056 |   1.056 |    1.367 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.628 | 0.676 |   1.732 |    2.044 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.673 | 0.669 |   2.401 |    2.713 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.230 | 0.085 |   2.486 |    2.798 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.137 | 0.138 |   2.624 |    2.936 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.323 | 0.143 |   2.768 |    3.079 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.234 | 0.159 |   2.926 |    3.238 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.483 | 0.494 |   3.420 |    3.732 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 0.954 | 0.862 |   4.282 |    4.594 | 
     | I0/LD/T_SR_1/U30              | A v -> Y ^     | INVX1   | 0.257 | 0.223 |   4.505 |    4.816 | 
     | I0/LD/T_SR_1/U29              | B ^ -> Y v     | NAND2X1 | 0.116 | 0.075 |   4.580 |    4.891 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | D v            | DFFSR   | 0.116 | 0.000 |   4.580 |    4.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.312 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.312 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.729
+ Phase Shift                   5.000
= Required Time                 4.271
- Arrival Time                  3.902
= Slack Time                    0.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.370 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.818 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.045 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.243 | 0.162 |   3.901 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.243 | 0.001 |   3.902 |    4.271 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.370 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.812
+ Phase Shift                   5.000
= Required Time                 4.188
- Arrival Time                  3.803
= Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.385 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    2.835 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.056 |    3.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.631 |    4.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.257 | 0.171 |   3.802 |    4.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.257 | 0.000 |   3.803 |    4.188 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.385 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.776
+ Phase Shift                   5.000
= Required Time                 4.224
- Arrival Time                  3.792
= Slack Time                    0.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.432 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    2.882 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.056 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.632 |    4.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.251 | 0.160 |   3.791 |    4.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.251 | 0.000 |   3.792 |    4.224 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.432 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.432 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.657
+ Phase Shift                   5.000
= Required Time                 4.343
- Arrival Time                  3.882
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.461 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.910 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.137 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.143 |   3.882 |    4.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.882 |    4.343 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.461 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.747
+ Phase Shift                   5.000
= Required Time                 4.253
- Arrival Time                  3.786
= Slack Time                    0.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.467 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.450 |    2.916 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.057 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.632 |    4.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.246 | 0.154 |   3.786 |    4.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.246 | 0.000 |   3.786 |    4.253 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.744
+ Phase Shift                   5.000
= Required Time                 4.256
- Arrival Time                  3.786
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.470 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.450 |    2.920 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.057 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.632 |    4.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.245 | 0.154 |   3.785 |    4.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.245 | 0.000 |   3.786 |    4.256 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.640
+ Phase Shift                   5.000
= Required Time                 4.360
- Arrival Time                  3.881
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.479 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.928 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.155 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.142 |   3.881 |    4.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.881 |    4.360 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.479 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.479 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                   5.000
= Required Time                 4.264
- Arrival Time                  3.784
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.480 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    2.929 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.056 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.631 |    4.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.244 | 0.152 |   3.784 |    4.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.784 |    4.264 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.480 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.230
+ Phase Shift                   5.000
= Required Time                 3.770
- Arrival Time                  3.289
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.481 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.929 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.175 | 0.167 |   2.616 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.330 | 0.222 |   2.838 |    3.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.140 | 0.172 |   3.010 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | A ^ -> Y ^     | AND2X2   | 0.086 | 0.165 |   3.175 |    3.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.330 | 0.114 |   3.289 |    3.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.330 | 0.000 |   3.289 |    3.770 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.481 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.776
+ Phase Shift                   5.000
= Required Time                 4.224
- Arrival Time                  3.743
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.481 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.450 |    2.930 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.251 | 0.162 |   3.742 |    4.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.251 | 0.001 |   3.743 |    4.224 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.481 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.308
+ Phase Shift                   5.000
= Required Time                 3.692
- Arrival Time                  3.209
= Slack Time                    0.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.483 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.774 | 1.024 |   1.024 |    1.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.203 | 0.181 |   1.205 |    1.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.473 | 0.416 |   1.621 |    2.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.529 | 0.610 |   2.231 |    2.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.250 | 0.221 |   2.452 |    2.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.229 |   2.681 |    3.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_103_0        | B v -> Y ^     | NAND2X1  | 0.175 | 0.207 |   2.888 |    3.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | A ^ -> Y ^     | AND2X2   | 0.104 | 0.185 |   3.073 |    3.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.344 | 0.135 |   3.208 |    3.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.344 | 0.001 |   3.209 |    3.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.483 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.483 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q           (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.211
+ Phase Shift                   5.000
= Required Time                 4.789
- Arrival Time                  4.301
= Slack Time                    0.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                           | clk ^          |         | 0.000 |       |   0.000 |    0.488 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.488 | 
     | I0/LD/CTRL/\curr_state_reg[2]             | CLK ^ -> Q v   | DFFSR   | 0.894 | 1.110 |   1.110 |    1.598 | 
     | I0/LD/CTRL/FE_RC_0_0                      | A v -> Y v     | AND2X2  | 0.223 | 0.526 |   1.636 |    2.124 | 
     | I0/LD/CTRL/FE_RC_8_0                      | A v -> Y ^     | NAND2X1 | 0.162 | 0.179 |   1.815 |    2.303 | 
     | I0/LD/CTRL/FE_RC_7_0                      | B ^ -> Y v     | NAND2X1 | 0.459 | 0.342 |   2.157 |    2.645 | 
     | I0/LD/CTRL/U79                            | B v -> Y ^     | NOR2X1  | 0.279 | 0.251 |   2.408 |    2.896 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15             | B ^ -> Y v     | NOR2X1  | 0.574 | 0.437 |   2.845 |    3.333 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0 | B v -> Y ^     | NAND2X1 | 0.424 | 0.454 |   3.299 |    3.788 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0 | B ^ -> Y v     | NAND2X1 | 0.159 | 0.082 |   3.381 |    3.869 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0 | C v -> Y ^     | OAI21X1 | 0.273 | 0.211 |   3.592 |    4.080 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0 | B ^ -> Y v     | NAND2X1 | 0.126 | 0.083 |   3.674 |    4.163 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0 | C v -> Y ^     | OAI21X1 | 0.316 | 0.259 |   3.933 |    4.421 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20             | B ^ -> Y ^     | XOR2X1  | 0.371 | 0.367 |   4.300 |    4.788 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]   | D ^            | DFFSR   | 0.371 | 0.002 |   4.301 |    4.789 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -0.488 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.488 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.629
+ Phase Shift                   5.000
= Required Time                 4.371
- Arrival Time                  3.878
= Slack Time                    0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.493 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.941 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.168 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.139 |   3.878 |    4.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   3.878 |    4.371 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.493 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.493 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   5.000
= Required Time                 4.839
- Arrival Time                  4.337
= Slack Time                    0.502
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.502 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.502 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.741 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.374 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.895 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.039 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.155 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.301 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.809 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.059 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.547 | 
     | I0/LD/T_SR_0/U12              | B v -> Y ^     | AOI22X1 | 0.202 | 0.177 |   4.222 |    4.724 | 
     | I0/LD/T_SR_0/U11              | C ^ -> Y v     | OAI21X1 | 0.319 | 0.115 |   4.337 |    4.838 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | D v            | DFFSR   | 0.319 | 0.001 |   4.337 |    4.839 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.502 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.502 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.502 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                   5.000
= Required Time                 4.275
- Arrival Time                  3.770
= Slack Time                    0.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.504 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    2.954 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.056 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.631 |    4.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.242 | 0.139 |   3.770 |    4.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.242 | 0.000 |   3.770 |    4.275 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.504 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.720
+ Phase Shift                   5.000
= Required Time                 4.280
- Arrival Time                  3.775
= Slack Time                    0.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.505 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.450 |    2.955 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.057 |    3.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.632 |    4.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.241 | 0.144 |   3.775 |    4.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.775 |    4.280 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.505 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                   5.000
= Required Time                 4.844
- Arrival Time                  4.332
= Slack Time                    0.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.511 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.511 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.751 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.383 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.905 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.048 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.164 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.311 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.818 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.068 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.557 | 
     | I0/LD/T_SR_0/U21              | B v -> Y ^     | AOI22X1 | 0.215 | 0.188 |   4.233 |    4.744 | 
     | I0/LD/T_SR_0/U20              | C ^ -> Y v     | OAI21X1 | 0.305 | 0.099 |   4.332 |    4.843 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | D v            | DFFSR   | 0.305 | 0.000 |   4.332 |    4.844 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.511 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.511 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.511 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.160
+ Phase Shift                   5.000
= Required Time                 4.840
- Arrival Time                  4.328
= Slack Time                    0.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.512 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.512 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.752 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.385 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.906 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.049 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.166 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.312 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.819 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.070 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.558 | 
     | I0/LD/T_SR_0/U15              | B v -> Y ^     | AOI22X1 | 0.224 | 0.171 |   4.217 |    4.729 | 
     | I0/LD/T_SR_0/U14              | C ^ -> Y v     | OAI21X1 | 0.315 | 0.111 |   4.327 |    4.840 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | D v            | DFFSR   | 0.315 | 0.001 |   4.328 |    4.840 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.512 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.512 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.512 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.328
= Slack Time                    0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.513 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.513 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.752 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.385 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.906 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.050 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.166 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.312 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.820 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.070 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.558 | 
     | I0/LD/T_SR_0/U24              | B v -> Y ^     | AOI22X1 | 0.200 | 0.174 |   4.220 |    4.732 | 
     | I0/LD/T_SR_0/U23              | C ^ -> Y v     | OAI21X1 | 0.314 | 0.108 |   4.328 |    4.840 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | D v            | DFFSR   | 0.314 | 0.001 |   4.328 |    4.841 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.513 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.513 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.513 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.615
+ Phase Shift                   5.000
= Required Time                 4.385
- Arrival Time                  3.867
= Slack Time                    0.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.518 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.966 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.194 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.222 | 0.129 |   3.867 |    4.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.222 | 0.000 |   3.867 |    4.385 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.518 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.155
+ Phase Shift                   5.000
= Required Time                 4.845
- Arrival Time                  4.326
= Slack Time                    0.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.519 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.519 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.759 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.392 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.913 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.056 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.173 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.319 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.826 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.077 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.565 | 
     | I0/LD/T_SR_0/U33              | B v -> Y ^     | AOI22X1 | 0.217 | 0.188 |   4.233 |    4.752 | 
     | I0/LD/T_SR_0/U32              | C ^ -> Y v     | OAI21X1 | 0.300 | 0.093 |   4.326 |    4.845 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | D v            | DFFSR   | 0.300 | 0.000 |   4.326 |    4.845 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.519 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.519 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.519 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.708
+ Phase Shift                   5.000
= Required Time                 4.292
- Arrival Time                  3.770
= Slack Time                    0.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.522 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    2.971 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.214 | 0.161 |   2.610 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.330 | 0.230 |   2.840 |    3.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.303 | 0.217 |   3.056 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.575 |   3.632 |    4.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.138 |   3.770 |    4.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.770 |    4.292 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                   5.000
= Required Time                 4.844
- Arrival Time                  4.320
= Slack Time                    0.524
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.524 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.524 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.763 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.396 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.917 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.061 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.177 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.323 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.831 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.081 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.569 | 
     | I0/LD/T_SR_0/U27              | B v -> Y ^     | AOI22X1 | 0.202 | 0.177 |   4.222 |    4.746 | 
     | I0/LD/T_SR_0/U26              | C ^ -> Y v     | OAI21X1 | 0.305 | 0.098 |   4.320 |    4.843 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | D v            | DFFSR   | 0.305 | 0.000 |   4.320 |    4.844 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.524 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.524 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.524 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.604
+ Phase Shift                   5.000
= Required Time                 4.396
- Arrival Time                  3.870
= Slack Time                    0.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.526 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.974 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.201 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.221 | 0.131 |   3.870 |    4.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.221 | 0.000 |   3.870 |    4.396 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.526 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.154
+ Phase Shift                   5.000
= Required Time                 4.846
- Arrival Time                  4.316
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.530 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.530 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.769 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.402 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.923 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.067 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.183 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.329 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.837 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.087 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.575 | 
     | I0/LD/T_SR_0/U18              | B v -> Y ^     | AOI22X1 | 0.207 | 0.179 |   4.225 |    4.754 | 
     | I0/LD/T_SR_0/U17              | C ^ -> Y v     | OAI21X1 | 0.299 | 0.091 |   4.316 |    4.846 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | D v            | DFFSR   | 0.299 | 0.000 |   4.316 |    4.846 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.530 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.530 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.530 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.601
+ Phase Shift                   5.000
= Required Time                 4.399
- Arrival Time                  3.866
= Slack Time                    0.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.533 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.981 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.208 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.220 | 0.127 |   3.866 |    4.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.220 | 0.000 |   3.866 |    4.399 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.533 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.597
+ Phase Shift                   5.000
= Required Time                 4.403
- Arrival Time                  3.869
= Slack Time                    0.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.533 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.220 | 0.353 |   2.448 |    2.982 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.084 | 0.227 |   2.675 |    3.209 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.178 | 0.123 |   2.798 |    3.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.169 | 0.147 |   2.945 |    3.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.089 | 0.199 |   3.144 |    3.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.115 |   3.259 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.498 | 0.480 |   3.739 |    4.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.220 | 0.131 |   3.869 |    4.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.220 | 0.000 |   3.869 |    4.403 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.533 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.774
+ Phase Shift                   5.000
= Required Time                 4.226
- Arrival Time                  3.688
= Slack Time                    0.537
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.537 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    2.931 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226                 | B ^ -> Y v     | MUX2X1   | 0.250 | 0.159 |   3.688 |    4.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D v            | DFFPOSX1 | 0.250 | 0.000 |   3.688 |    4.226 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.761
+ Phase Shift                   5.000
= Required Time                 4.239
- Arrival Time                  3.685
= Slack Time                    0.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.553 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    2.947 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.248 | 0.156 |   3.685 |    4.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.248 | 0.000 |   3.685 |    4.239 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.707
+ Phase Shift                   5.000
= Required Time                 4.293
- Arrival Time                  3.730
= Slack Time                    0.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.563 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    3.013 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.149 |   3.729 |    4.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   3.730 |    4.293 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.563 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.694
+ Phase Shift                   5.000
= Required Time                 4.306
- Arrival Time                  3.727
= Slack Time                    0.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.579 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    3.028 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.236 | 0.146 |   3.726 |    4.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.236 | 0.000 |   3.727 |    4.306 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.579 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.738
+ Phase Shift                   5.000
= Required Time                 4.262
- Arrival Time                  3.680
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.583 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    2.977 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | B ^ -> Y v     | MUX2X1   | 0.244 | 0.150 |   3.679 |    4.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.680 |    4.262 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.583 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                   5.000
= Required Time                 4.261
- Arrival Time                  3.673
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.588 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    2.982 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.244 | 0.144 |   3.673 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.673 |    4.261 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.588 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   5.000
= Required Time                 4.893
- Arrival Time                  4.296
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.000 |       |   0.000 |    0.598 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.598 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q v   | DFFSR   | 1.060 | 1.240 |   1.240 |    1.837 | 
     | I0/LD/CTRL/U91                | B v -> Y ^     | NAND2X1 | 0.555 | 0.633 |   1.872 |    2.470 | 
     | I0/LD/CTRL/U90                | A ^ -> Y v     | NOR2X1  | 0.502 | 0.521 |   2.393 |    2.991 | 
     | I0/LD/CTRL/U7                 | C v -> Y ^     | AOI21X1 | 0.202 | 0.144 |   2.537 |    3.135 | 
     | I0/LD/CTRL/U6                 | C ^ -> Y v     | OAI21X1 | 0.331 | 0.116 |   2.653 |    3.251 | 
     | I0/LD/T_SR_0/U35              | A v -> Y ^     | AOI21X1 | 0.221 | 0.146 |   2.800 |    3.397 | 
     | I0/LD/T_SR_0/FE_OFC5_n13      | A ^ -> Y ^     | BUFX2   | 0.507 | 0.507 |   3.307 |    3.905 | 
     | I0/LD/T_SR_0/U34              | A ^ -> Y v     | NOR2X1  | 0.208 | 0.250 |   3.557 |    4.155 | 
     | I0/LD/T_SR_0/FE_OFC4_n12      | A v -> Y v     | BUFX2   | 0.426 | 0.488 |   4.045 |    4.643 | 
     | I0/LD/T_SR_0/U30              | A v -> Y ^     | INVX1   | 0.171 | 0.170 |   4.215 |    4.813 | 
     | I0/LD/T_SR_0/U29              | B ^ -> Y v     | NAND2X1 | 0.107 | 0.080 |   4.295 |    4.893 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | D v            | DFFSR   | 0.107 | 0.000 |   4.296 |    4.893 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.598 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.598 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.598 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.730
+ Phase Shift                   5.000
= Required Time                 4.270
- Arrival Time                  3.672
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.598 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    2.992 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.243 | 0.143 |   3.672 |    4.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.672 |    4.270 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.720
+ Phase Shift                   5.000
= Required Time                 4.280
- Arrival Time                  3.672
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.609 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    3.003 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | B ^ -> Y v     | MUX2X1   | 0.241 | 0.142 |   3.671 |    4.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.672 |    4.280 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.609 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.714
+ Phase Shift                   5.000
= Required Time                 4.286
- Arrival Time                  3.674
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.612 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    3.006 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.145 |   3.673 |    4.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.674 |    4.286 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.664
+ Phase Shift                   5.000
= Required Time                 4.336
- Arrival Time                  3.719
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.617 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    3.067 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.139 |   3.719 |    4.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.719 |    4.336 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.706
+ Phase Shift                   5.000
= Required Time                 4.294
- Arrival Time                  3.669
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.625 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.157 | 0.299 |   2.394 |    3.019 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.228 | 0.157 |   2.551 |    3.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.216 |   2.767 |    3.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.279 | 0.191 |   2.957 |    3.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.568 | 0.572 |   3.529 |    4.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.140 |   3.669 |    4.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   3.669 |    4.294 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.655
+ Phase Shift                   5.000
= Required Time                 4.345
- Arrival Time                  3.713
= Slack Time                    0.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.633 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.339 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.449 |    3.082 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.133 |   3.713 |    4.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.713 |    4.345 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.650
+ Phase Shift                   5.000
= Required Time                 4.350
- Arrival Time                  3.716
= Slack Time                    0.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.635 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.806 | 1.042 |   1.042 |    1.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.297 | 0.297 |   1.340 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.363 | 0.354 |   1.693 |    2.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.253 | 0.402 |   2.095 |    2.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.226 | 0.355 |   2.450 |    3.084 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.223 | 0.170 |   2.620 |    3.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.312 | 0.220 |   2.839 |    3.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.275 | 0.188 |   3.027 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.532 | 0.553 |   3.580 |    4.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.135 |   3.715 |    4.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.716 |    4.350 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

