{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615722860949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615722860965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 12:54:20 2021 " "Processing started: Sun Mar 14 12:54:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615722860965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722860965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SelectorPackage -c SelectorPackage " "Command: quartus_map --read_settings_files=on --write_settings_files=off SelectorPackage -c SelectorPackage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722860975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615722861932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615722861932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compar_4_package " "Found design unit 1: compar_4_package" {  } { { "my_package.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/my_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2to1_package " "Found design unit 2: mux2to1_package" {  } { { "my_package.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/my_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux4to4_package " "Found design unit 3: mux4to4_package" {  } { { "my_package.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/my_package.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 seg7_package " "Found design unit 4: seg7_package" {  } { { "my_package.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/my_package.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722871517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectorpackage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectorpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectorPackage-main " "Found design unit 1: selectorPackage-main" {  } { { "SelectorPackage.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/SelectorPackage.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871540 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectorPackage " "Found entity 1: selectorPackage" {  } { { "SelectorPackage.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/SelectorPackage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722871540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SelectorPackage " "Elaborating entity \"SelectorPackage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615722871705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compar_4.vhd 2 1 " "Using design file compar_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compar_4-main " "Found design unit 1: compar_4-main" {  } { { "compar_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/compar_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871850 ""} { "Info" "ISGN_ENTITY_NAME" "1 compar_4 " "Found entity 1: compar_4" {  } { { "compar_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/compar_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615722871850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compar_4 compar_4:MU1 " "Elaborating entity \"compar_4\" for hierarchy \"compar_4:MU1\"" {  } { { "SelectorPackage.vhd" "MU1" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/SelectorPackage.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615722871851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.vhd 2 1 " "Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-main " "Found design unit 1: seg7-main" {  } { { "seg7.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871895 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615722871895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615722871895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:MU3 " "Elaborating entity \"seg7\" for hierarchy \"seg7:MU3\"" {  } { { "SelectorPackage.vhd" "MU3" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/SelectorPackage.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615722871895 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MU2 mux4to4 " "Node instance \"MU2\" instantiates undefined entity \"mux4to4\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SelectorPackage.vhd" "MU2" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_7_Library/SelectorPackage.vhd" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1615722871925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615722872432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 14 12:54:32 2021 " "Processing ended: Sun Mar 14 12:54:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615722872432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615722872432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615722872432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722872432 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615722874870 ""}
