
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	-nowin -common_ui -files /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/par.tcl 
Date:		Mon Dec 14 16:40:08 2020
Host:		c125m-16.EECS.Berkeley.EDU (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (2cores*4cpus*Intel(R) Core(TM) i5-3470T CPU @ 2.90GHz 3072KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.

***************************************************************************************
***************************************************************************************

Create and set the environment variable TMPDIR to /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/par.tcl
#@ Begin verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/par.tcl
@file(par.tcl) 1: puts "set_db design_process_node 7" 
set_db design_process_node 7
@file(par.tcl) 2: set_db design_process_node 7
Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 7nm process node.
@file(par.tcl) 3: puts "set_multi_cpu_usage -local_cpu 4" 
set_multi_cpu_usage -local_cpu 4
@file(par.tcl) 4: set_multi_cpu_usage -local_cpu 4
@file(par.tcl) 5: puts "set_db timing_analysis_cppr both" 
set_db timing_analysis_cppr both
@file(par.tcl) 6: set_db timing_analysis_cppr both
@file(par.tcl) 7: puts "set_db timing_analysis_type ocv" 
set_db timing_analysis_type ocv
@file(par.tcl) 8: set_db timing_analysis_type ocv
@file(par.tcl) 9: puts "set_library_unit -time 1ps" 
set_library_unit -time 1ps
@file(par.tcl) 10: set_library_unit -time 1ps
@file(par.tcl) 11: puts "read_physical -lef { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }" 
read_physical -lef { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }
@file(par.tcl) 12: read_physical -lef { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef }

Loading LEF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef ...

Loading LEF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef ...
Set DBUPerIGU to M1 pitch 576.
**WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef ...

Loading LEF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef ...

Loading LEF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef ...

Loading LEF file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef ...

viaInitial starts at Mon Dec 14 16:40:23 2020
viaInitial ends at Mon Dec 14 16:40:23 2020
@file(par.tcl) 13: puts "read_mmmc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/mmmc.tcl" 
read_mmmc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/mmmc.tcl
@file(par.tcl) 14: read_mmmc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/mmmc.tcl
#@ Begin verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/mmmc.tcl
@file(mmmc.tcl) 1: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc]" 
create_constraint_mode -name my_constraint_mode -sdc_files /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc
@file(mmmc.tcl) 2: create_constraint_mode -name my_constraint_mode -sdc_files [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/clock_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc]
@file(mmmc.tcl) 3: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P63V_100C.lib]" 
create_library_set -name PVT_0P63V_100C.setup_set -timing /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P63V_100C.lib
@file(mmmc.tcl) 4: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P63V_100C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P63V_100C.lib]
@file(mmmc.tcl) 5: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P77V_0C.lib]" 
create_library_set -name PVT_0P77V_0C.hold_set -timing /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P77V_0C.lib
@file(mmmc.tcl) 6: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW1024x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x46_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x48_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW256x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW32x50_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW512x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x128_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x34_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM1RW64x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW128x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW16x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x22_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x39_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW32x8_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x16_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x32_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x4_PVT_0P77V_0C.lib /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/SRAM2RW64x8_PVT_0P77V_0C.lib]
@file(mmmc.tcl) 7: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
@file(mmmc.tcl) 8: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
@file(mmmc.tcl) 9: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
@file(mmmc.tcl) 10: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
@file(mmmc.tcl) 11: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 12: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 13: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 14: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
@file(mmmc.tcl) 15: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 16: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file(mmmc.tcl) 17: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 18: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file(mmmc.tcl) 19: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 20: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 21: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 22: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file(mmmc.tcl) 23: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }" 
set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
@file(mmmc.tcl) 24: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
#@ End verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '4' threads)

Threads Configured:4
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 11230)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 14483)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x4_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4x2_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4x1_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND5x1_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND5x2_ASAP7_75t_R' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x4_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4x1_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4x2_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 14483)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND5x1_ASAP7_75t_L' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SRAM' is not defined in the library. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_RVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_LVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_RVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_LVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_SS_170906.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib.
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library SRAM1RW1024x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib.
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib, Line 1)
Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library SRAM1RW128x46_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib.
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library SRAM1RW128x48_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW128x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW256x128_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW256x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW256x46_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW256x48_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW256x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW32x50_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW512x128_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW512x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW512x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW64x128_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW64x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW64x34_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM1RW64x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW128x16_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW128x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW128x4_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW128x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW16x16_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW16x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW16x4_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW16x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x16_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x22_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x39_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x4_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW32x8_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW64x16_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW64x32_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW64x4_PVT_0P63V_100C.
Reading PVT_0P63V_100C.setup_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib.
Read 1 cells in library SRAM2RW64x8_PVT_0P63V_100C.
Library reading multithread flow ended. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib)
Starting library reading in 'Multi-threaded flow' (with '4' threads)

Threads Configured:4
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 14483)
Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_RVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_LVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib.
Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_RVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_LVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib.
Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib.
Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib.
Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_FF_170906.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW1024x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW128x46_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW128x48_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW128x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW256x128_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW256x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW256x46_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW256x48_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW256x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW32x50_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW512x128_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW512x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW512x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW64x128_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW64x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW64x34_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM1RW64x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW128x16_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW128x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW128x4_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW128x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW16x16_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW16x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW16x4_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW16x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x16_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x22_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x39_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x4_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW32x8_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW64x16_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW64x32_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW64x4_PVT_0P77V_0C.
Reading PVT_0P77V_0C.hold_set timing library /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib.
Read 1 cells in library SRAM2RW64x8_PVT_0P77V_0C.
Library reading multithread flow ended. (File /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib)
@file(par.tcl) 15: puts "read_netlist { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v } -top riscv_top" 
read_netlist { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v } -top riscv_top
@file(par.tcl) 16: read_netlist { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v } -top riscv_top
#% Begin Load netlist data ... (date=12/14 16:40:34, mem=478.3M)
*** Begin netlist parsing (mem=702.7M) ***
Created 775 new cells from 110 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.v'

*** Memory Usage v#1 (Current mem = 702.660M, initial mem = 267.492M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=702.7M) ***
#% End Load netlist data ... (date=12/14 16:40:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=504.7M, current mem=504.7M)
Set top cell to riscv_top.
Hooked 1550 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell riscv_top ...
*** Netlist is unique.
Set DBUPerIGU to techSite coreSite width 864.
** info: there are 1690 modules.
** info: there are 8444 stdCell insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 771.574M, initial mem = 267.492M) ***
@file(par.tcl) 17: puts "init_design" 
init_design
@file(par.tcl) 18: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:04.1 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/clock_constraints_fragment.sdc' ...
Current (total cpu=0:00:58.4, real=0:00:33.0, peak res=1329.6M, current mem=864.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=879.7M, current mem=879.7M)
Current (total cpu=0:00:58.5, real=0:00:33.0, peak res=1329.6M, current mem=879.7M)
Reading timing constraints file '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc' ...
Current (total cpu=0:00:58.5, real=0:00:33.0, peak res=1329.6M, current mem=879.7M)
**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_valid' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_rw' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[27]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[26]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[25]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[24]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'mem_req_addr[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

Message <TCLCMD-979> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc, Line 2).

INFO (CTE): Reading of timing constraints file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/pin_constraints_fragment.sdc completed, with 0 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=880.1M, current mem=880.1M)
Current (total cpu=0:00:58.5, real=0:00:33.0, peak res=1329.6M, current mem=880.1M)
Reading timing constraints file '/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc' ...
Current (total cpu=0:00:58.5, real=0:00:33.0, peak res=1329.6M, current mem=880.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc, Line 10).

riscv_top
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc, Line 15).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc, Line 15).

INFO (CTE): Reading of timing constraints file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/syn-rundir/riscv_top.mapped.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=881.3M, current mem=881.3M)
Current (total cpu=0:00:58.6, real=0:00:33.0, peak res=1329.6M, current mem=881.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 636
Total number of sequential cells: 104
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 49
List of unusable buffers: BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R
Total number of unusable buffers: 4
List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 44
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file(par.tcl) 19: puts "read_power_intent -cpf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_spec.cpf" 
read_power_intent -cpf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_spec.cpf
@file(par.tcl) 20: read_power_intent -cpf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_spec.cpf
Loading CPF file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_spec.cpf ...
INFO: processed 12 CPF commands in 12 lines from file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_spec.cpf, with 0 errors
Checking CPF file ...
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
INFO: The CPF has only one domain defined.
Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
@file(par.tcl) 21: puts "commit_power_intent" 
commit_power_intent
@file(par.tcl) 22: commit_power_intent
CPF_RUNTIME: clean_up_msv: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
**WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
CPF_RUNTIME: commit_power_domain: cpu=0:00:00.04 real=0:00:00.00
CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.05 real=0:00:00.00
CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.07 real=0:00:00.00
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
Current (total cpu=0:00:59.0, real=0:00:33.0, peak res=1329.6M, current mem=920.7M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=932.8M, current mem=932.8M)
Current (total cpu=0:00:59.0, real=0:00:33.0, peak res=1329.6M, current mem=932.8M)
Current (total cpu=0:00:59.0, real=0:00:33.0, peak res=1329.6M, current mem=932.9M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=933.2M, current mem=933.2M)
Current (total cpu=0:00:59.1, real=0:00:33.0, peak res=1329.6M, current mem=933.2M)
Current (total cpu=0:00:59.1, real=0:00:33.0, peak res=1329.6M, current mem=933.2M)
riscv_top
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=933.6M, current mem=933.6M)
Current (total cpu=0:00:59.1, real=0:00:33.0, peak res=1329.6M, current mem=933.6M)
CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.24 real=0:00:00.00
CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: commit_global_connect: cpu=0:00:00.02 real=0:00:00.00
CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 636
Total number of sequential cells: 104
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 49
List of unusable buffers: BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R
Total number of unusable buffers: 4
List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 44
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
-noImplicitRules false                     # bool, default=false, private
No isolation cell in libraries.
No level shifter cell in libraries.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file(par.tcl) 23: puts "set_db design_flow_effort standard" 
set_db design_flow_effort standard
@file(par.tcl) 24: set_db design_flow_effort standard

@file(par.tcl) 26: puts "set_dont_use \[get_db lib_cells */BUFx16f_ASAP7_75t_R\]"
set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_R]
@file(par.tcl) 27: if { [get_db lib_cells */BUFx16f_ASAP7_75t_R] ne "" } {
    set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_R]
} else {
    puts "WARNING: cell */BUFx16f_ASAP7_75t_R was not found for set_dont_use"
}
@file(par.tcl) 34: puts "set_dont_use \[get_db lib_cells */BUFx16f_ASAP7_75t_L\]"
set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_L]
@file(par.tcl) 35: if { [get_db lib_cells */BUFx16f_ASAP7_75t_L] ne "" } {
    set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_L]
} else {
    puts "WARNING: cell */BUFx16f_ASAP7_75t_L was not found for set_dont_use"
}
@file(par.tcl) 42: puts "set_dont_use \[get_db lib_cells */BUFx16f_ASAP7_75t_SL\]"
set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_SL]
@file(par.tcl) 43: if { [get_db lib_cells */BUFx16f_ASAP7_75t_SL] ne "" } {
    set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_SL]
} else {
    puts "WARNING: cell */BUFx16f_ASAP7_75t_SL was not found for set_dont_use"
}
@file(par.tcl) 50: puts "set_dont_use \[get_db lib_cells */BUFx16f_ASAP7_75t_SRAM\]"
set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_SRAM]
@file(par.tcl) 51: if { [get_db lib_cells */BUFx16f_ASAP7_75t_SRAM] ne "" } {
    set_dont_use [get_db lib_cells */BUFx16f_ASAP7_75t_SRAM]
} else {
    puts "WARNING: cell */BUFx16f_ASAP7_75t_SRAM was not found for set_dont_use"
}
@file(par.tcl) 58: set_db route_design_bottom_routing_layer 2
@file(par.tcl) 59: set_db route_design_top_routing_layer 7
@file(par.tcl) 61: puts "write_db pre_floorplan_design" 
write_db pre_floorplan_design
@file(par.tcl) 62: write_db pre_floorplan_design
#% Begin write_db save design ... (date=12/14 16:40:42, mem=934.4M)
% Begin Save ccopt configuration ... (date=12/14 16:40:42, mem=934.8M)
% End Save ccopt configuration ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=935.7M, current mem=935.7M)
% Begin Save netlist data ... (date=12/14 16:40:42, mem=935.7M)
Writing Binary DB to pre_floorplan_design/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.7M, current mem=938.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_floorplan_design/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:40:42, mem=939.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=939.8M, current mem=939.8M)
% Begin Save clock tree data ... (date=12/14 16:40:42, mem=939.8M)
2020/12/14 16:40:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:40:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save clock tree data ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=939.9M, current mem=939.9M)
Saving preference file pre_floorplan_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:40:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:40:42, mem=941.1M)
Saving route file ...
2020/12/14 16:40:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1029.8M) ***
% End Save routing data ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.2M, current mem=942.2M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:40:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_floorplan_design/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1037.8M) ***
% Begin Save power constraints data ... (date=12/14 16:40:42, mem=944.7M)
% End Save power constraints data ... (date=12/14 16:40:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.7M, current mem=944.7M)
Saving preRoute extracted patterns in file 'pre_floorplan_design/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_floorplan_design
#% End write_db save design ... (date=12/14 16:40:45, total cpu=0:00:01.4, real=0:00:03.0, peak res=944.9M, current mem=944.9M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 63: puts "ln -sfn pre_floorplan_design latest" 
ln -sfn pre_floorplan_design latest
@file(par.tcl) 64: ln -sfn pre_floorplan_design latest
@file(par.tcl) 65: puts "source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/floorplan.tcl" 
source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/floorplan.tcl
@file(par.tcl) 66: source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/floorplan.tcl
#@ Begin verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/floorplan.tcl
@file(floorplan.tcl) 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site coreSite -die_size { 350 400 0 0 0 0 }
Adjusting die size togrid(PlacementGrid): width :350.064 height : 400.032
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file(floorplan.tcl) 3: place_inst mem/icache/tag_valid_sram 95.04 14.04 my
@file(floorplan.tcl) 4: place_inst mem/dcache/tag_valid_sram 264.6 9.72 r0
@file(floorplan.tcl) 5: place_inst mem/icache/data_sram 19.44 139.32 my
@file(floorplan.tcl) 6: place_inst mem/dcache/data_sram 284.04 140.4 r0
@file(floorplan.tcl) 7: create_place_blockage -area {0 0 350 1.08}
#@ End verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/floorplan.tcl
@file(par.tcl) 67: puts "write_db pre_place_bumps" 
write_db pre_place_bumps
@file(par.tcl) 68: write_db pre_place_bumps
#% Begin write_db save design ... (date=12/14 16:40:45, mem=945.3M)
% Begin Save ccopt configuration ... (date=12/14 16:40:45, mem=945.3M)
% End Save ccopt configuration ... (date=12/14 16:40:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.3M, current mem=945.3M)
% Begin Save netlist data ... (date=12/14 16:40:45, mem=945.3M)
Writing Binary DB to pre_place_bumps/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:40:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=947.7M, current mem=947.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_place_bumps/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:40:45, mem=947.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:40:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=947.9M, current mem=947.9M)
2020/12/14 16:40:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:40:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:40:45, mem=947.9M)
% End Save clock tree data ... (date=12/14 16:40:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=947.9M, current mem=947.9M)
Saving preference file pre_place_bumps/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:40:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:40:45, mem=948.4M)
Saving route file ...
2020/12/14 16:40:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1071.0M) ***
% End Save routing data ... (date=12/14 16:40:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=949.4M, current mem=949.4M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:40:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_place_bumps/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1079.0M) ***
% Begin Save power constraints data ... (date=12/14 16:40:46, mem=950.5M)
% End Save power constraints data ... (date=12/14 16:40:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
Saving preRoute extracted patterns in file 'pre_place_bumps/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_place_bumps
#% End write_db save design ... (date=12/14 16:40:48, total cpu=0:00:01.3, real=0:00:03.0, peak res=950.5M, current mem=947.9M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 69: puts "ln -sfn pre_place_bumps latest" 
ln -sfn pre_place_bumps latest
@file(par.tcl) 70: ln -sfn pre_place_bumps latest
@file(par.tcl) 71: puts "write_db pre_place_tap_cells" 
write_db pre_place_tap_cells
@file(par.tcl) 72: write_db pre_place_tap_cells
#% Begin write_db save design ... (date=12/14 16:40:48, mem=947.9M)
% Begin Save ccopt configuration ... (date=12/14 16:40:48, mem=947.9M)
% End Save ccopt configuration ... (date=12/14 16:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=947.9M, current mem=947.9M)
% Begin Save netlist data ... (date=12/14 16:40:48, mem=947.9M)
Writing Binary DB to pre_place_tap_cells/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:40:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_place_tap_cells/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:40:48, mem=956.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.3M, current mem=956.3M)
2020/12/14 16:40:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:40:48, mem=956.3M)
2020/12/14 16:40:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save clock tree data ... (date=12/14 16:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.3M, current mem=956.3M)
Saving preference file pre_place_tap_cells/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:40:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:40:48, mem=956.4M)
Saving route file ...
2020/12/14 16:40:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1098.1M) ***
% End Save routing data ... (date=12/14 16:40:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=957.4M, current mem=957.4M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:40:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_place_tap_cells/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1106.1M) ***
% Begin Save power constraints data ... (date=12/14 16:40:49, mem=958.3M)
% End Save power constraints data ... (date=12/14 16:40:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=958.3M, current mem=958.3M)
Saving preRoute extracted patterns in file 'pre_place_tap_cells/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_place_tap_cells
#% End write_db save design ... (date=12/14 16:40:51, total cpu=0:00:01.3, real=0:00:03.0, peak res=958.3M, current mem=949.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 73: puts "ln -sfn pre_place_tap_cells latest" 
ln -sfn pre_place_tap_cells latest
@file(par.tcl) 74: ln -sfn pre_place_tap_cells latest
@file(par.tcl) 75: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
@file(par.tcl) 76: add_well_taps -cell_interval 50 -in_row_offset 10.564
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
For 2823 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 2823 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
@file(par.tcl) 77: puts "write_db pre_power_straps" 
write_db pre_power_straps
@file(par.tcl) 78: write_db pre_power_straps
#% Begin write_db save design ... (date=12/14 16:40:51, mem=998.9M)
% Begin Save ccopt configuration ... (date=12/14 16:40:51, mem=998.9M)
% End Save ccopt configuration ... (date=12/14 16:40:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=999.1M, current mem=999.1M)
% Begin Save netlist data ... (date=12/14 16:40:51, mem=999.1M)
Writing Binary DB to pre_power_straps/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:40:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1009.2M, current mem=1009.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_power_straps/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:40:51, mem=1009.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:40:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.2M, current mem=1009.2M)
2020/12/14 16:40:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:40:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:40:51, mem=1009.2M)
% End Save clock tree data ... (date=12/14 16:40:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.2M, current mem=1009.2M)
Saving preference file pre_power_straps/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:40:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:40:52, mem=1009.3M)
Saving route file ...
2020/12/14 16:40:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1152.2M) ***
% End Save routing data ... (date=12/14 16:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.3M, current mem=1010.3M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:40:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_power_straps/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1168.2M) ***
% Begin Save power constraints data ... (date=12/14 16:40:52, mem=1011.2M)
% End Save power constraints data ... (date=12/14 16:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.2M, current mem=1011.2M)
Saving preRoute extracted patterns in file 'pre_power_straps/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_power_straps
#% End write_db save design ... (date=12/14 16:40:54, total cpu=0:00:01.3, real=0:00:03.0, peak res=1011.2M, current mem=997.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 79: puts "ln -sfn pre_power_straps latest" 
ln -sfn pre_power_straps latest
@file(par.tcl) 80: ln -sfn pre_power_straps latest
@file(par.tcl) 81: puts "source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_straps.tcl" 
source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_straps.tcl
@file(par.tcl) 82: source -echo -verbose /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_straps.tcl
#@ Begin verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_straps.tcl
@file(power_straps.tcl) 3: reset_db -category add_stripes
@file(power_straps.tcl) 4: set_db add_stripes_stacked_via_bottom_layer M1
@file(power_straps.tcl) 5: set_db add_stripes_stacked_via_top_layer M1
@file(power_straps.tcl) 6: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
#% Begin add_stripes (date=12/14 16:40:54, mem=997.3M)
set_db generate_special_vai_use_fgc 1 is set by default for this design under 20nm node. 
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
set_db generate_special_via_use_cce 1 is set by default for this design of 12nm node or under. 
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_preventive_color_opt false is set by default for this design of 12nm node or under. 
set_db add_stripes_area_based_stripe true is set by default for this design of 12nm node or under. 

initialize fgc environment ... done
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.368 1.044) (10.800 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264 1.044) (60.696 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160 1.044) (110.592 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056 1.044) (160.488 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (209.952 1.044) (210.384 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (259.848 1.044) (260.280 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (309.744 1.044) (310.176 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (349.488 1.044) (349.920 2.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (10.368 2.124) (10.800 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (60.264 2.124) (60.696 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (110.160 2.124) (110.592 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (160.056 2.124) (160.488 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (209.952 2.124) (210.384 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (259.848 2.124) (260.280 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (309.744 2.124) (310.176 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (349.488 2.124) (349.920 3.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (10.368 3.204) (10.800 4.356) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (60.264 3.204) (60.696 4.356) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (110.160 3.204) (110.592 4.356) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (160.056 3.204) (160.488 4.356) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
add_stripes created 858 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       858      |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:55, total cpu=0:00:00.6, real=0:00:01.0, peak res=1007.5M, current mem=1007.5M)
@file(power_straps.tcl) 11: reset_db -category add_stripes
@file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer M3
@file(power_straps.tcl) 13: set_db add_stripes_stacked_via_bottom_layer M1
@file(power_straps.tcl) 14: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 15: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 16: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 8.640 -spacing 0.216 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
#% Begin add_stripes (date=12/14 16:40:55, mem=1007.5M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
initialize fgc environment ... done
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2807' was increased to (349.488 396.324) (349.920 397.476) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2815' was increased to (349.488 397.404) (349.920 398.556) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2823' was increased to (349.488 398.484) (349.920 399.636) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2722' was increased to (283.608 383.364) (284.040 384.516) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2673' was increased to (283.608 375.804) (284.040 376.956) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2680' was increased to (283.608 376.884) (284.040 378.036) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2687' was increased to (283.608 377.964) (284.040 379.116) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2694' was increased to (283.608 379.044) (284.040 380.196) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2701' was increased to (283.608 380.124) (284.040 381.276) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2708' was increased to (283.608 381.204) (284.040 382.356) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2715' was increased to (283.608 382.284) (284.040 383.436) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2729' was increased to (283.608 384.444) (284.040 385.596) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2736' was increased to (283.608 385.524) (284.040 386.676) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2743' was increased to (283.608 386.604) (284.040 387.756) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2750' was increased to (283.608 387.684) (284.040 388.836) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2757' was increased to (283.608 388.764) (284.040 389.916) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2764' was increased to (283.608 389.844) (284.040 390.996) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2771' was increased to (283.608 390.924) (284.040 392.076) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2778' was increased to (283.608 392.004) (284.040 393.156) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2785' was increased to (283.608 393.084) (284.040 394.236) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.1, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.1, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.3, peak mem: 1148.156M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.1, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.3, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 121 wires.
ViaGen created 21350 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |      10675     |        0       |
|   V2   |      10675     |        0       |
|   M3   |       121      |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:55, total cpu=0:00:00.7, real=0:00:01.0, peak res=1007.5M, current mem=1006.3M)
@file(power_straps.tcl) 20: reset_db -category add_stripes
@file(power_straps.tcl) 21: set_db add_stripes_stacked_via_top_layer M4
@file(power_straps.tcl) 22: set_db add_stripes_stacked_via_bottom_layer M3
@file(power_straps.tcl) 23: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 24: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 25: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.268]
#% Begin add_stripes (date=12/14 16:40:56, mem=1006.3M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 171 wires.
ViaGen created 2135 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |      2135      |        0       |
|   M4   |       171      |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=1006.3M, current mem=1006.3M)
@file(power_straps.tcl) 29: reset_db -category add_stripes
@file(power_straps.tcl) 30: set_db add_stripes_stacked_via_top_layer M5
@file(power_straps.tcl) 31: set_db add_stripes_stacked_via_bottom_layer M4
@file(power_straps.tcl) 32: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 33: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 34: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.256]
#% Begin add_stripes (date=12/14 16:40:56, mem=1006.3M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M5 allows on grid right way wires only. Snap wire center to routing grid automatically.
initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 66 wires.
ViaGen created 2677 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V4   |      2677      |        0       |
|   M5   |       66       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=1006.3M, current mem=1006.3M)
@file(power_straps.tcl) 38: reset_db -category add_stripes
@file(power_straps.tcl) 39: set_db add_stripes_stacked_via_top_layer M6
@file(power_straps.tcl) 40: set_db add_stripes_stacked_via_bottom_layer M5
@file(power_straps.tcl) 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 42: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.912]
#% Begin add_stripes (date=12/14 16:40:56, mem=1006.3M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 56 wires.
ViaGen created 1848 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V5   |      1848      |        0       |
|   M6   |       56       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1006.4M, current mem=1006.4M)
@file(power_straps.tcl) 47: reset_db -category add_stripes
@file(power_straps.tcl) 48: set_db add_stripes_stacked_via_top_layer M7
@file(power_straps.tcl) 49: set_db add_stripes_stacked_via_bottom_layer M6
@file(power_straps.tcl) 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 51: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.912]
#% Begin add_stripes (date=12/14 16:40:56, mem=1006.4M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 50 wires.
ViaGen created 1400 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V6   |      1400      |        0       |
|   M7   |       50       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1006.4M, current mem=1006.4M)
@file(power_straps.tcl) 56: reset_db -category add_stripes
@file(power_straps.tcl) 57: set_db add_stripes_stacked_via_top_layer M8
@file(power_straps.tcl) 58: set_db add_stripes_stacked_via_bottom_layer M7
@file(power_straps.tcl) 59: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 60: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 61: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
#% Begin add_stripes (date=12/14 16:40:56, mem=1006.4M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1148.156M)
Stripe generation is complete.
add_stripes created 177 wires.
ViaGen created 4425 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V7   |      4425      |        0       |
|   M8   |       177      |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:57, total cpu=0:00:00.3, real=0:00:01.0, peak res=1006.5M, current mem=1006.5M)
@file(power_straps.tcl) 65: reset_db -category add_stripes
@file(power_straps.tcl) 66: set_db add_stripes_stacked_via_top_layer M9
@file(power_straps.tcl) 67: set_db add_stripes_stacked_via_bottom_layer M8
@file(power_straps.tcl) 68: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file(power_straps.tcl) 69: set_db add_stripes_spacing_from_block 2.000
Global stripes will break 2.000000 user units from obstructed blocks.
@file(power_straps.tcl) 70: add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
#% Begin add_stripes (date=12/14 16:40:57, mem=1006.5M)
set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 

initialize fgc environment ... done
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -spacing_from_block  2.00 
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Multi-CPU acceleration using 4 CPU(s).
Multi-CPU acceleration using 4 CPU(s).
*** Stripes and vias are being generated (current mem: 1148.156)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.1, peak mem: 1148.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1148.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1148.156M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1148.156M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.1, peak mem: 1149.156M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1149.156M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1149.156M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1149.156M)
Stripe generation is complete.
add_stripes created 154 wires.
ViaGen created 13629 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V8   |      13629     |        0       |
|   M9   |       154      |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/14 16:40:57, total cpu=0:00:00.4, real=0:00:00.0, peak res=1007.7M, current mem=1007.7M)
#@ End verbose source /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/power_straps.tcl
@file(par.tcl) 83: puts "write_db pre_place_pins" 
write_db pre_place_pins
@file(par.tcl) 84: write_db pre_place_pins
#% Begin write_db save design ... (date=12/14 16:40:57, mem=1007.7M)
% Begin Save ccopt configuration ... (date=12/14 16:40:57, mem=1007.7M)
% End Save ccopt configuration ... (date=12/14 16:40:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1007.7M, current mem=1007.7M)
% Begin Save netlist data ... (date=12/14 16:40:57, mem=1007.7M)
Writing Binary DB to pre_place_pins/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:40:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.5M, current mem=1014.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_place_pins/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:40:57, mem=1014.6M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:40:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.6M, current mem=1014.6M)
2020/12/14 16:40:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:40:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:40:57, mem=1014.6M)
% End Save clock tree data ... (date=12/14 16:40:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.6M, current mem=1014.6M)
Saving preference file pre_place_pins/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:40:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:40:58, mem=1014.7M)
Saving route file ...
2020/12/14 16:40:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1170.2M) ***
% End Save routing data ... (date=12/14 16:40:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.7M, current mem=1015.7M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:40:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:40:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_place_pins/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1186.2M) ***
% Begin Save power constraints data ... (date=12/14 16:40:58, mem=1017.5M)
% End Save power constraints data ... (date=12/14 16:40:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.5M, current mem=1017.5M)
Saving preRoute extracted patterns in file 'pre_place_pins/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_place_pins
#% End write_db save design ... (date=12/14 16:41:00, total cpu=0:00:01.3, real=0:00:03.0, peak res=1017.5M, current mem=1010.8M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 85: puts "ln -sfn pre_place_pins latest" 
ln -sfn pre_place_pins latest
@file(par.tcl) 86: ln -sfn pre_place_pins latest
@file(par.tcl) 87: puts "set_db assign_pins_edit_in_batch true" 
set_db assign_pins_edit_in_batch true
@file(par.tcl) 88: set_db assign_pins_edit_in_batch true
@file(par.tcl) 89: puts "edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 350 0 } -end { 0 0 }   " 
edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 350 0 } -end { 0 0 }   
@file(par.tcl) 90: edit_pin -fixed_pin -pin * -hinst riscv_top -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 350 0 } -end { 0 0 }   
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 1040 out of 1040 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Successfully spread [350] pins.
editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 1186.2M).
@file(par.tcl) 91: puts "set_db assign_pins_edit_in_batch false" 
set_db assign_pins_edit_in_batch false
@file(par.tcl) 92: set_db assign_pins_edit_in_batch false
@file(par.tcl) 93: puts "write_db pre_place_opt_design" 
write_db pre_place_opt_design
@file(par.tcl) 94: write_db pre_place_opt_design
#% Begin write_db save design ... (date=12/14 16:41:00, mem=1030.3M)
% Begin Save ccopt configuration ... (date=12/14 16:41:00, mem=1030.3M)
% End Save ccopt configuration ... (date=12/14 16:41:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1030.3M, current mem=1030.3M)
% Begin Save netlist data ... (date=12/14 16:41:01, mem=1030.3M)
Writing Binary DB to pre_place_opt_design/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:41:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1030.7M, current mem=1030.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_place_opt_design/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:41:01, mem=1030.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:41:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.8M, current mem=1030.8M)
% Begin Save clock tree data ... (date=12/14 16:41:01, mem=1030.8M)
2020/12/14 16:41:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:41:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:41:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:41:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save clock tree data ... (date=12/14 16:41:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.8M, current mem=1030.8M)
Saving preference file pre_place_opt_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:41:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:41:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:41:01, mem=1030.9M)
Saving route file ...
2020/12/14 16:41:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:41:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1206.3M) ***
% End Save routing data ... (date=12/14 16:41:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.9M, current mem=1031.9M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:41:01 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:41:01 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_place_opt_design/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1222.3M) ***
% Begin Save power constraints data ... (date=12/14 16:41:01, mem=1033.2M)
% End Save power constraints data ... (date=12/14 16:41:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.2M, current mem=1033.2M)
Saving preRoute extracted patterns in file 'pre_place_opt_design/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_place_opt_design
#% End write_db save design ... (date=12/14 16:41:04, total cpu=0:00:01.4, real=0:00:04.0, peak res=1033.2M, current mem=1020.2M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 95: puts "ln -sfn pre_place_opt_design latest" 
ln -sfn pre_place_opt_design latest
@file(par.tcl) 96: ln -sfn pre_place_opt_design latest
@file(par.tcl) 97: puts "place_opt_design" 
place_opt_design
@file(par.tcl) 98: place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
root: {}
**INFO: user set opt options
root: {}
#optDebug: fT-E <X 2 3 1 0>
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
*** Start delete_buffer_trees ***
Multithreaded Timing Analysis is initialized with 4 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1332.98 CPU=0:00:00.1 REAL=0:00:00.0) 

**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
*summary: 301 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.0) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 2823 physical insts as they were marked preplaced.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=11060 (2823 fixed + 8237 movable) #block=4 (0 floating + 4 preplaced)
#ioInst=0 #net=7621 #term=28868 #term/net=3.79, #fixedIo=0, #floatIo=0, #fixedPin=349, #floatPin=0
stdCell: 11060 single + 0 double + 0 multi
Total standard cell length = 15.7978 (mm), area = 0.0171 (mm^2)
Average module density = 0.167.
Density for the design = 0.167.
       = stdcell_area 67492 sites (15745 um^2) / alloc_area 404938 sites (94464 um^2).
Pin Density = 0.04816.
            = total # of pins 28868 / total area 599400.
Identified 1055 spare or floating instances, with no clusters.

Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.070e+05 (8.56e+04 1.21e+05)
              Est.  stn bbox = 2.160e+05 (8.90e+04 1.27e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1525.3M
Iteration  2: Total net bbox = 2.070e+05 (8.56e+04 1.21e+05)
              Est.  stn bbox = 2.160e+05 (8.90e+04 1.27e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1525.3M
Iteration  3: Total net bbox = 1.773e+05 (7.18e+04 1.05e+05)
              Est.  stn bbox = 1.910e+05 (7.77e+04 1.13e+05)
              cpu = 0:00:37.4 real = 0:00:16.0 mem = 2036.9M
Iteration  4: Total net bbox = 1.798e+05 (7.69e+04 1.03e+05)
              Est.  stn bbox = 1.947e+05 (8.40e+04 1.11e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2036.9M
Iteration  5: Total net bbox = 1.798e+05 (7.69e+04 1.03e+05)
              Est.  stn bbox = 1.947e+05 (8.40e+04 1.11e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2036.9M
Iteration  6: Total net bbox = 2.180e+05 (9.00e+04 1.28e+05)
              Est.  stn bbox = 2.538e+05 (1.04e+05 1.50e+05)
              cpu = 0:00:03.9 real = 0:00:02.0 mem = 2056.0M

Iteration  7: Total net bbox = 2.190e+05 (9.09e+04 1.28e+05)
              Est.  stn bbox = 2.554e+05 (1.05e+05 1.50e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2007.9M
Iteration  8: Total net bbox = 2.190e+05 (9.09e+04 1.28e+05)
              Est.  stn bbox = 2.554e+05 (1.05e+05 1.50e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2007.9M
Iteration  9: Total net bbox = 2.280e+05 (9.59e+04 1.32e+05)
              Est.  stn bbox = 2.656e+05 (1.11e+05 1.55e+05)
              cpu = 0:00:04.8 real = 0:00:02.0 mem = 2008.9M
Iteration 10: Total net bbox = 2.280e+05 (9.59e+04 1.32e+05)
              Est.  stn bbox = 2.656e+05 (1.11e+05 1.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2008.9M
Iteration 11: Total net bbox = 2.281e+05 (9.67e+04 1.31e+05)
              Est.  stn bbox = 2.660e+05 (1.12e+05 1.54e+05)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 2008.9M
Iteration 12: Total net bbox = 2.281e+05 (9.67e+04 1.31e+05)
              Est.  stn bbox = 2.660e+05 (1.12e+05 1.54e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2008.9M
Iteration 13: Total net bbox = 2.315e+05 (9.84e+04 1.33e+05)
              Est.  stn bbox = 2.697e+05 (1.14e+05 1.56e+05)
              cpu = 0:00:03.7 real = 0:00:01.0 mem = 2010.2M
Iteration 14: Total net bbox = 2.315e+05 (9.84e+04 1.33e+05)
              Est.  stn bbox = 2.697e+05 (1.14e+05 1.56e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2010.2M
Iteration 15: Total net bbox = 2.370e+05 (1.01e+05 1.36e+05)
              Est.  stn bbox = 2.754e+05 (1.17e+05 1.59e+05)
              cpu = 0:00:08.0 real = 0:00:04.0 mem = 2012.2M
Iteration 16: Total net bbox = 2.370e+05 (1.01e+05 1.36e+05)
              Est.  stn bbox = 2.754e+05 (1.17e+05 1.59e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2012.2M
Finished Global Placement (cpu=0:01:02, real=0:00:29.0, mem=2012.2M)
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1948.2M)
SKP cleared!
Info: 43 clock gating cells identified, 43 (on average) moved 344/8
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:02:17 mem=1704.4M) ***
Total net bbox length = 2.370e+05 (1.013e+05 1.357e+05) (ext = 3.986e+04)
Move report: Detail placement moves 8237 insts, mean move: 1.03 um, max move: 34.64 um
	Max move on inst (cpu/stage1/tie_0_cell121): (247.02, 56.76) --> (212.98, 56.16)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1704.4MB
Summary Report:
Instances move: 8237 (out of 8237 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 34.64 um (Instance: cpu/stage1/tie_0_cell121) (247.022, 56.7568) -> (212.976, 56.16)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: TIELOx1_ASAP7_75t_SL
Total net bbox length = 2.322e+05 (9.654e+04 1.357e+05) (ext = 3.975e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1704.4MB
*** Finished place_detail (0:02:19 mem=1704.4M) ***
*** Finished Initial Placement (cpu=0:01:06, real=0:00:32.0, mem=1704.4M) ***
powerDomain AO: bins with density > 0.750 = 25.47 % ( 311 / 1221 )
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=7621  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7621 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7621 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.28% V. EstWL: 2.644132e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       190( 0.21%)         9( 0.01%)         1( 0.00%)   ( 0.22%) 
[NR-eGR]      M3  (3)      1216( 1.36%)        89( 0.10%)         0( 0.00%)   ( 1.46%) 
[NR-eGR]      M4  (4)        69( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        63( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M6  (6)        25( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)        17( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1580( 0.27%)       100( 0.02%)         1( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.23% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.27% V
Early Global Route congestion estimation runtime: 0.36 seconds, mem = 1711.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 27736
[NR-eGR]     M2  (2H) length: 6.102074e+04um, number of vias: 43516
[NR-eGR]     M3  (3V) length: 7.865953e+04um, number of vias: 8271
[NR-eGR]     M4  (4H) length: 3.835942e+04um, number of vias: 5867
[NR-eGR]     M5  (5V) length: 4.329120e+04um, number of vias: 1695
[NR-eGR]     M6  (6H) length: 1.867154e+04um, number of vias: 960
[NR-eGR]     M7  (7V) length: 3.069884e+04um, number of vias: 0
[NR-eGR] Total length: 2.707013e+05um, number of vias: 88045
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.578989e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.26 seconds, mem = 1706.6M
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
***** Total cpu  0:1:8
***** Total real time  0:0:33
**place_design ... cpu = 0: 1: 8, real = 0: 0:33, mem = 1706.6M **
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        140.39             90                                      place_design
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable N7 maxLocalDensity: 0.92
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 4 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site coreSite.
	Cell DECAPx10_ASAP7_75t_R, site coreSite.
	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx1_ASAP7_75t_L, site coreSite.
	Cell DECAPx1_ASAP7_75t_R, site coreSite.
	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx2_ASAP7_75t_L, site coreSite.
	Cell DECAPx2_ASAP7_75t_R, site coreSite.
	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx4_ASAP7_75t_L, site coreSite.
	Cell DECAPx4_ASAP7_75t_R, site coreSite.
	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx6_ASAP7_75t_L, site coreSite.
	Cell DECAPx6_ASAP7_75t_R, site coreSite.
	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1215.7M, totSessionCpu=0:02:23 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1710.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=7621  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7621 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7621 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.33% V. EstWL: 2.661260e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       222( 0.25%)        16( 0.02%)   ( 0.27%) 
[NR-eGR]      M3  (3)      1225( 1.37%)        79( 0.09%)   ( 1.45%) 
[NR-eGR]      M4  (4)        73( 0.07%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        90( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M6  (6)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        49( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1671( 0.29%)        97( 0.02%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.27% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.33% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 27736
[NR-eGR]     M2  (2H) length: 6.101390e+04um, number of vias: 43604
[NR-eGR]     M3  (3V) length: 7.962253e+04um, number of vias: 8294
[NR-eGR]     M4  (4H) length: 3.901223e+04um, number of vias: 5932
[NR-eGR]     M5  (5V) length: 4.407036e+04um, number of vias: 1710
[NR-eGR]     M6  (6H) length: 1.904386e+04um, number of vias: 939
[NR-eGR]     M7  (7V) length: 2.982625e+04um, number of vias: 0
[NR-eGR] Total length: 2.725891e+05um, number of vias: 88215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.620077e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1708.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.68 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'riscv_top' of instances=11064 and nets=8826 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1708.562M)
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=1776.57)
Total number of fetched objects 9046
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2009.15 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1953.46 CPU=0:00:04.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:03.0 totSessionCpu=0:02:32 mem=1953.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.478 |
|           TNS (ns):|-107.750 |
|    Violating Paths:|   744   |
|          All Paths:|  1344   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    222 (222)     |   -1.001   |    222 (222)     |
|   max_tran     |    389 (2492)    |  -43.229   |    648 (2751)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 15.942%
------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:05, mem = 1226.7M, totSessionCpu=0:02:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1776.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1776.2M) ***
The useful skew maximum allowed delay is: 0.18
Info: 44 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 1055 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 44 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    15.19%|        -| -12.478|-107.752|   0:00:00.0| 1927.5M|
|    15.19%|        -| -12.478|-107.752|   0:00:00.0| 1943.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1943.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 44 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   750|  3555|   -43.43|   230|   230|    -1.00|     0|     0|     0|     0|   -12.48|  -107.75|       0|       0|       0|  15.19|          |         |
|   237|   414|   -12.08|   208|   208|    -0.97|     0|     0|     0|     0|    -0.16|    -4.02|     373|       0|     212|  16.86| 0:00:10.0|  2122.6M|
|   207|   211|   -12.08|   208|   208|    -0.97|     0|     0|     0|     0|    -0.16|    -4.02|      30|       0|      28|  16.96| 0:00:01.0|  2122.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 174 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because fail to commit the move due to the routing congestion check.
*info:   172 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.

*info: Total 34 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:37.9 real=0:00:11.0 mem=2122.7M) ***

GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:55, real = 0:00:24, mem = 1403.3M, totSessionCpu=0:03:19 **

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
Info: 44 clock nets excluded from IPO operation.
*info: 44 clock nets excluded
*info: 2 special nets excluded.
*info: 1122 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.161  TNS Slack -4.016 
+--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  -0.161|  -4.016|    16.96%|   0:00:00.0| 1956.7M|PVT_0P63V_100C.setup_view|  default| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.111|  -1.651|    17.08%|   0:00:01.0| 2140.7M|PVT_0P63V_100C.setup_view|  default| cpu/stage1/pcreg/register_reg[27]/D                |
|  -0.008|  -0.022|    17.12%|   0:00:01.0| 2140.7M|PVT_0P63V_100C.setup_view|  default| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.001|  -0.001|    17.12%|   0:00:00.0| 2140.7M|PVT_0P63V_100C.setup_view|  default| cpu/stage1/pcreg/register_reg[30]/D                |
|   0.000|   0.000|    17.12%|   0:00:00.0| 2140.7M|                       NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=2140.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=2140.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 44 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    17.12%|        -|   0.000|   0.000|   0:00:00.0| 1953.2M|
|    17.12%|       40|   0.000|   0.000|   0:00:00.0| 2105.8M|
|    17.01%|       81|   0.000|   0.000|   0:00:00.0| 2105.8M|
|    16.81%|      240|   0.000|   0.000|   0:00:03.0| 2110.1M|
|    16.79%|       32|   0.000|   0.000|   0:00:00.0| 2110.1M|
|    16.79%|        1|   0.000|   0.000|   0:00:00.0| 2110.1M|
|    16.79%|        1|   0.000|   0.000|   0:00:00.0| 2110.1M|
|    16.79%|        0|   0.000|   0.000|   0:00:00.0| 2110.1M|
|    16.79%|        0|   0.000|   0.000|   0:00:00.0| 2110.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.79
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:05.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:05, mem=1847.96M, totSessionCpu=0:03:43).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8037  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8037 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8037 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.26% V. EstWL: 2.648711e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       208( 0.23%)        13( 0.01%)         2( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)      1206( 1.35%)        86( 0.10%)         1( 0.00%)   ( 1.44%) 
[NR-eGR]      M4  (4)        77( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        76( 0.08%)         2( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1593( 0.28%)       102( 0.02%)         3( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.24% V
[NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.28% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 1854.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
SKP inited!
Iteration  8: Total net bbox = 2.366e+05 (9.91e+04 1.38e+05)
              Est.  stn bbox = 2.743e+05 (1.14e+05 1.61e+05)
              cpu = 0:00:02.2 real = 0:00:01.0 mem = 2273.8M
Iteration  9: Total net bbox = 2.398e+05 (1.00e+05 1.40e+05)
              Est.  stn bbox = 2.778e+05 (1.15e+05 1.63e+05)
              cpu = 0:00:03.0 real = 0:00:01.0 mem = 2261.8M
Iteration 10: Total net bbox = 2.408e+05 (1.01e+05 1.40e+05)
              Est.  stn bbox = 2.786e+05 (1.15e+05 1.63e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 2270.8M
Iteration 11: Total net bbox = 2.424e+05 (1.01e+05 1.41e+05)
              Est.  stn bbox = 2.802e+05 (1.16e+05 1.65e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 2272.6M
Iteration 12: Total net bbox = 2.458e+05 (1.04e+05 1.42e+05)
              Est.  stn bbox = 2.841e+05 (1.19e+05 1.66e+05)
              cpu = 0:00:05.2 real = 0:00:03.0 mem = 2280.6M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=2168.5M)
SKP cleared!

*** Starting place_detail (0:04:55 mem=1974.9M) ***
Total net bbox length = 2.463e+05 (1.043e+05 1.420e+05) (ext = 4.065e+04)
Move report: Detail placement moves 7598 insts, mean move: 0.62 um, max move: 15.95 um
	Max move on inst (mem/dcache/g13709): (277.12, 1.76) --> (261.58, 2.16)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1974.9MB
Summary Report:
Instances move: 7598 (out of 7598 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 15.95 um (Instance: mem/dcache/g13709) (277.124, 1.762) -> (261.576, 2.16)
	Length: 10 sites, height: 1 rows, site name: coreSite, cell type: NOR2x2_ASAP7_75t_SL
Total net bbox length = 2.416e+05 (9.930e+04 1.423e+05) (ext = 4.043e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1974.9MB
*** Finished place_detail (0:04:56 mem=1974.9M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8037  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8037 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8037 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.23% V. EstWL: 2.733383e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       159( 0.18%)         5( 0.01%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)      1196( 1.33%)        62( 0.07%)         1( 0.00%)   ( 1.40%) 
[NR-eGR]      M4  (4)        71( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        62( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M6  (6)        19( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1511( 0.26%)        68( 0.01%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.20% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.22% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1979.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28430
[NR-eGR]     M2  (2H) length: 6.375633e+04um, number of vias: 44590
[NR-eGR]     M3  (3V) length: 8.446608e+04um, number of vias: 8645
[NR-eGR]     M4  (4H) length: 3.881986e+04um, number of vias: 6094
[NR-eGR]     M5  (5V) length: 4.516684e+04um, number of vias: 1826
[NR-eGR]     M6  (6H) length: 1.868868e+04um, number of vias: 1025
[NR-eGR]     M7  (7V) length: 2.882539e+04um, number of vias: 0
[NR-eGR] Total length: 2.797232e+05um, number of vias: 90610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.672511e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.31 seconds, mem = 1969.0M

*** Finished incrementalPlace (cpu=0:01:13, real=0:00:32.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1969.0M)
Extraction called for design 'riscv_top' of instances=10425 and nets=9242 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1969.000M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:02:35, real = 0:01:12, mem = 1311.2M, totSessionCpu=0:04:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=1969)
Total number of fetched objects 8320
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2155.43 CPU=0:00:02.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2155.43 CPU=0:00:03.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 44 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   315|   441|   -12.20|   208|   208|    -0.97|     0|     0|     0|     0|    -0.02|    -0.09|       0|       0|       0|  16.79|          |         |
|   214|   216|    -5.03|   208|   208|    -0.93|     0|     0|     0|     0|    -0.02|    -0.09|     254|      44|     127|  17.15| 0:00:02.0|  2290.0M|
|    47|    47|    -5.03|    41|    41|    -0.93|     0|     0|     0|     0|    -0.02|    -0.09|      36|       2|     180|  17.64| 0:00:01.0|  2292.0M|
|    10|    10|    -5.03|     8|     8|    -0.93|     0|     0|     0|     0|    -0.02|    -0.09|       4|       0|      33|  17.73| 0:00:00.0|  2292.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 34 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because the solution degraded timing.
*info:     1 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:03.0 mem=2292.0M) ***

*** Starting place_detail (0:05:17 mem=2292.0M) ***
Total net bbox length = 2.423e+05 (9.995e+04 1.423e+05) (ext = 3.753e+04)
Move report: Detail placement moves 506 insts, mean move: 1.86 um, max move: 9.72 um
	Max move on inst (FE_OFC1039_mem_req_data_bits_112): (194.83, 1.08) --> (188.35, 4.32)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2292.0MB
Summary Report:
Instances move: 506 (out of 7938 movable)
Instances flipped: 3
Mean displacement: 1.86 um
Max displacement: 9.72 um (Instance: FE_OFC1039_mem_req_data_bits_112) (194.832, 1.08) -> (188.352, 4.32)
	Length: 30 sites, height: 1 rows, site name: coreSite, cell type: BUFx24_ASAP7_75t_SL
Total net bbox length = 2.428e+05 (1.001e+05 1.427e+05) (ext = 3.775e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2292.0MB
*** Finished place_detail (0:05:17 mem=2292.0M) ***
*** maximum move = 9.72 um ***
*** Finished re-routing un-routed nets (2292.0M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2292.0M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.24min real=0.10min mem=1982.4M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.022  |
|           TNS (ns):| -0.085  |
|    Violating Paths:|    7    |
|          All Paths:|  1344   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.909   |      8 (8)       |
|   max_tran     |      4 (4)       |   -4.832   |      4 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.670%
Routing Overflow: 0.01% H and 0.22% V
------------------------------------------------------------
**opt_design ... cpu = 0:02:55, real = 0:01:21, mem = 1433.6M, totSessionCpu=0:05:18 **
*** Timing NOT met, worst failing slack is -0.022
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 44 clock nets excluded from IPO operation.
*info: 44 clock nets excluded
*info: 2 special nets excluded.
*info: 1122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -0.085 Density 18.67
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -0.085|   -0.085|    18.67%|   0:00:00.0| 2091.4M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[30]/D                |
|   0.001|    0.001|   0.000|    0.000|    18.69%|   0:00:01.0| 2339.4M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|   0.002|    0.004|   0.000|    0.000|    18.69%|   0:00:00.0| 2339.4M|                       NA|       NA| NA                                                 |
|   0.002|    0.004|   0.000|    0.000|    18.69%|   0:00:00.0| 2339.4M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:01.0 mem=2339.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:01.0 mem=2339.4M) ***
** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 18.69
*** Starting place_detail (0:05:31 mem=2339.4M) ***
Total net bbox length = 2.429e+05 (1.001e+05 1.428e+05) (ext = 3.775e+04)
Move report: Detail placement moves 21 insts, mean move: 1.08 um, max move: 2.16 um
	Max move on inst (cpu/stage2/alu/g4504): (236.09, 116.64) --> (236.09, 118.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2339.4MB
Summary Report:
Instances move: 21 (out of 7946 movable)
Instances flipped: 0
Mean displacement: 1.08 um
Max displacement: 2.16 um (Instance: cpu/stage2/alu/g4504) (236.088, 116.64) -> (236.088, 118.8)
	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: NOR2x1_ASAP7_75t_L
Total net bbox length = 2.429e+05 (1.001e+05 1.428e+05) (ext = 3.775e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2339.4MB
*** Finished place_detail (0:05:32 mem=2339.4M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (2339.4M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2339.4M) ***
** GigaOpt Optimizer WNS Slack 0.002 TNS Slack 0.000 Density 18.69
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 36 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:03.0 mem=2339.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 44 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 18.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    18.69%|        -|   0.000|   0.000|   0:00:00.0| 2092.0M|
|    18.69%|       33|   0.000|   0.000|   0:00:01.0| 2244.6M|
|    18.46%|       89|   0.000|   0.000|   0:00:00.0| 2244.6M|
|    18.42%|       14|   0.000|   0.000|   0:00:00.0| 2244.6M|
|    18.02%|      289|   0.000|   0.000|   0:00:02.0| 2244.6M|
|    18.01%|        9|   0.000|   0.000|   0:00:00.0| 2244.6M|
|    18.01%|        2|   0.000|   0.000|   0:00:00.0| 2244.6M|
|    18.01%|        0|   0.000|   0.000|   0:00:00.0| 2244.6M|
|    18.01%|        1|   0.000|   0.000|   0:00:00.0| 2244.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 18.01
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:03.0) **
*** Starting place_detail (0:05:39 mem=2244.6M) ***
Total net bbox length = 2.436e+05 (1.002e+05 1.433e+05) (ext = 3.775e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2244.6MB
Summary Report:
Instances move: 0 (out of 7840 movable)
Instances flipped: 1
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.436e+05 (1.002e+05 1.433e+05) (ext = 3.775e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2244.6MB
*** Finished place_detail (0:05:39 mem=2244.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2244.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2244.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:03, mem=1982.52M, totSessionCpu=0:05:39).

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top' of instances=10667 and nets=9484 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1912.320M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8279  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8279 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8279 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.22% V. EstWL: 2.748892e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       144( 0.16%)         6( 0.01%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)      1175( 1.31%)        59( 0.07%)         1( 0.00%)   ( 1.38%) 
[NR-eGR]      M4  (4)        73( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        57( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M6  (6)        14( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1464( 0.25%)        67( 0.01%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.18% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.20% V
[NR-eGR] End Peak syMemory usage = 1958.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=1940.88)
Total number of fetched objects 8562
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2136.85 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2136.85 CPU=0:00:03.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:02.0 totSessionCpu=0:05:45 mem=2136.8M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:22, real = 0:01:37, mem = 1440.7M, totSessionCpu=0:05:45 **
2020/12/14 16:43:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.376  |  0.215  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.909   |      8 (8)       |
|   max_tran     |      6 (8)       |   -4.832   |     28 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.013%
Routing Overflow: 0.02% H and 0.20% V
------------------------------------------------------------
**opt_design ... cpu = 0:03:23, real = 0:01:38, mem = 1450.1M, totSessionCpu=0:05:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          0.000 ns  final

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        206.42            102          0.000 ns          0.000 ns  opt_design_prects
Reset maxLocalDensity to default value from N7/N5 setting.
Removing temporary dont_use automatically set for cells with technology sites with no row.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:04:36, real = 0:02:16, mem = 1902.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPTS-17            11  Inconsistency detected in the capacitanc...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 11 error(s)

@file(par.tcl) 99: puts "write_db pre_clock_tree" 
write_db pre_clock_tree
@file(par.tcl) 100: write_db pre_clock_tree
#% Begin write_db save design ... (date=12/14 16:43:20, mem=1380.5M)
% Begin Save ccopt configuration ... (date=12/14 16:43:20, mem=1380.5M)
% End Save ccopt configuration ... (date=12/14 16:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.6M, current mem=1380.6M)
% Begin Save netlist data ... (date=12/14 16:43:20, mem=1380.6M)
Writing Binary DB to pre_clock_tree/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:43:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1384.4M, current mem=1384.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_clock_tree/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:43:20, mem=1385.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.1M, current mem=1385.1M)
2020/12/14 16:43:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:43:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:43:20, mem=1394.3M)
% End Save clock tree data ... (date=12/14 16:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.3M, current mem=1394.3M)
Saving preference file pre_clock_tree/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:43:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:43:21, mem=1394.9M)
Saving route file ...
2020/12/14 16:43:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1912.3M) ***
% End Save routing data ... (date=12/14 16:43:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1395.9M, current mem=1395.9M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:43:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_clock_tree/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1936.3M) ***
% Begin Save power constraints data ... (date=12/14 16:43:21, mem=1397.5M)
% End Save power constraints data ... (date=12/14 16:43:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.5M, current mem=1397.5M)
Saving rc congestion map pre_clock_tree/riscv_top.congmap.gz ...
2020/12/14 16:43:21 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:43:21 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving preRoute extracted patterns in file 'pre_clock_tree/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_clock_tree
#% End write_db save design ... (date=12/14 16:43:24, total cpu=0:00:01.7, real=0:00:04.0, peak res=1397.5M, current mem=1394.1M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 101: puts "ln -sfn pre_clock_tree latest" 
ln -sfn pre_clock_tree latest
@file(par.tcl) 102: ln -sfn pre_clock_tree latest
@file(par.tcl) 103: puts "create_clock_tree_spec" 
create_clock_tree_spec
@file(par.tcl) 104: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): my_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1305 sinks and 43 clock gates.
    Found 4 implicit ignore or stop or exclude pins - run report_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/my_constraint_mode was created. It contains 1305 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@file(par.tcl) 105: puts "ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts" 
ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
@file(par.tcl) 106: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
#% Begin ccopt_design (date=12/14 16:43:24, mem=1378.8M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1894.0M, init mem=1894.0M)
Overlapping with other instance:	2
*info: Placed = 10667          (Fixed = 2827)
*info: Unplaced = 0           
Placement Density:18.00%(17790/98816)
Placement Density (including fixed std cells):19.08%(19107/100133)
PowerDomain Density <AO>:16.56%(16361/98816)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1894.0M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_clock_tree_nets_in_length_order: 1 (default: false)
route_type is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 8 cells
Original list had 8 cells:
BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 7 cells:
BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 11 cells
Original list had 11 cells:
INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 10 cells:
INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx3_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 99741.197um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    69.3ps
  Slew time target (trunk):   69.3ps
  Slew time target (top):     69.3ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 33.6ps
  Buffer max distance: 272.774um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx12f_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=272.774um, saturatedSlew=52.5ps, speed=4906.007um per ns, cellArea=15.394um^2 per 1000um}
  Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.343um, saturatedSlew=35.2ps, speed=5749.254um per ns, cellArea=12.413um^2 per 1000um}
  Clock gate: {lib_cell:ICGx3_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=222.857um, saturatedSlew=53.9ps, speed=5758.579um per ns, cellArea=20.935um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/my_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1305
  Delay constrained sinks:     1301
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 33.6ps
Primary reporting skew group is skew_group clk/my_constraint_mode with 1305 clock sinks.

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.002    0.018    false
M2-M3     VIA23       10.000    0.002    0.020    false
M3-M4     VIA34       10.000    0.002    0.025    false
M4-M5     VIA45       10.000    0.003    0.033    false
M5-M6     VIA56       10.000    0.004    0.037    false
M6-M7     VIA67       10.000    0.004    0.040    false
M7-M8     VIA78       10.000    0.003    0.034    false
M8-M9     VIA89       10.000    0.003    0.028    false
M9-Pad    VIA9Pad     10.000    0.013    0.133    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.9 real=0:00:02.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:03.1 real=0:00:02.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:03.2 real=0:00:02.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          5.72              7                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8279  numIgnoredNets=0
[NR-eGR] There are 44 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8279 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8279 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.22% V. EstWL: 2.748892e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       144( 0.16%)         6( 0.01%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)      1175( 1.31%)        59( 0.07%)         1( 0.00%)   ( 1.38%) 
[NR-eGR]      M4  (4)        73( 0.07%)         2( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)        57( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M6  (6)        14( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1464( 0.25%)        67( 0.01%)         1( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.18% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.20% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28886
[NR-eGR]     M2  (2H) length: 6.411671e+04um, number of vias: 45547
[NR-eGR]     M3  (3V) length: 8.469110e+04um, number of vias: 8673
[NR-eGR]     M4  (4H) length: 3.879386e+04um, number of vias: 6064
[NR-eGR]     M5  (5V) length: 4.624469e+04um, number of vias: 1848
[NR-eGR]     M6  (6H) length: 1.901347e+04um, number of vias: 986
[NR-eGR]     M7  (7V) length: 2.864158e+04um, number of vias: 0
[NR-eGR] Total length: 2.815014e+05um, number of vias: 92004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.671485e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1890.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.66 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_clock_tree_nets_in_length_order: 1 (default: false)
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 8 cells
Original list had 8 cells:
BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 7 cells:
BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 11 cells
Original list had 11 cells:
INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 10 cells:
INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx3_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 99741.197um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    69.3ps
  Slew time target (trunk):   69.3ps
  Slew time target (top):     69.3ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 33.6ps
  Buffer max distance: 272.774um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx12f_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=272.774um, saturatedSlew=52.5ps, speed=4906.007um per ns, cellArea=15.394um^2 per 1000um}
  Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.343um, saturatedSlew=35.2ps, speed=5749.254um per ns, cellArea=12.413um^2 per 1000um}
  Clock gate: {lib_cell:ICGx3_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=222.857um, saturatedSlew=53.9ps, speed=5758.579um per ns, cellArea=20.935um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/my_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1305
  Delay constrained sinks:     1301
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 33.6ps
Primary reporting skew group is skew_group clk/my_constraint_mode with 1305 clock sinks.

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.002    0.018    false
M2-M3     VIA23       10.000    0.002    0.020    false
M3-M4     VIA34       10.000    0.002    0.025    false
M4-M5     VIA45       10.000    0.003    0.033    false
M5-M6     VIA56       10.000    0.004    0.037    false
M6-M7     VIA67       10.000    0.004    0.040    false
M7-M8     VIA78       10.000    0.003    0.034    false
M8-M9     VIA89       10.000    0.003    0.028    false
M9-Pad    VIA9Pad     10.000    0.013    0.133    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.8 real=0:00:03.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 12 cells
  Original list had 12 cells:
  ICGx3_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  New trimmed list has 4 cells:
  ICGx3_ASAP7_75t_SL ICGx2_ASAP7_75t_SL ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_SRAM 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=43, nicg=0, l=0, total=43
      cell areas       : b=0.000um^2, i=0.000um^2, icg=180.559um^2, nicg=0.000um^2, l=0.000um^2, total=180.559um^2
    Clock DAG library cell distribution before merging {count}:
       ICGs: ICGx1_ASAP7_75t_R: 43 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             43
    Globally unique enables                       43
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  43
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=43, nicg=0, l=0, total=43
      cell areas       : b=0.000um^2, i=0.000um^2, icg=200.621um^2, nicg=0.000um^2, l=0.000um^2, total=200.621um^2
    Clock DAG library cell distribution before clustering {count}:
       ICGs: ICGx3_ASAP7_75t_SL: 43 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
      cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:02.1 real=0:00:01.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting place_detail (0:05:59 mem=2109.1M) ***
Total net bbox length = 2.452e+05 (1.011e+05 1.442e+05) (ext = 3.777e+04)
Move report: Detail placement moves 291 insts, mean move: 2.18 um, max move: 17.71 um
	Max move on inst (cpu/stage1/regfile/CTS_ccl_a_buf_00036): (153.79, 174.96) --> (171.50, 174.96)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2109.1MB
Summary Report:
Instances move: 291 (out of 7885 movable)
Instances flipped: 0
Mean displacement: 2.18 um
Max displacement: 17.71 um (Instance: cpu/stage1/regfile/CTS_ccl_a_buf_00036) (153.792, 174.96) -> (171.504, 174.96)
	Length: 18 sites, height: 1 rows, site name: coreSite, cell type: BUFx12f_ASAP7_75t_SRAM
Total net bbox length = 2.456e+05 (1.012e+05 1.444e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2109.1MB
*** Finished place_detail (0:06:00 mem=2109.1M) ***
    Moved 119, flipped 53 and cell swapped 0 of 1393 clock instance(s) during refinement.
    The largest move was 17.7 microns for cpu/stage1/regfile/CTS_ccl_a_buf_00036.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.8 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.216,1.9656)              6
    [1.9656,3.7152)            16
    [3.7152,5.4648)            10
    [5.4648,7.2144)             7
    [7.2144,8.964)              2
    [8.964,10.7136)             2
    [10.7136,12.4632)           4
    [12.4632,14.2128)           3
    [14.2128,15.9624)           3
    [15.9624,17.712)            5
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
       17.712        (153.792,174.960)    (171.504,174.960)    ccl_a clock buffer, uid:A7ae8 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (171.504,174.960), in power domain AO
       17.28         (155.088,176.040)    (161.568,186.840)    ccl_a clock buffer, uid:A7ad8 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (161.568,186.840), in power domain AO
       16.848        (153.792,174.960)    (166.320,179.280)    ccl_a clock buffer, uid:A7ad6 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (166.320,179.280), in power domain AO
       16.848        (151.200,174.960)    (160.488,182.520)    ccl_a clock buffer, uid:A7af6 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (160.488,182.520), in power domain AO
       16.2          (150.120,174.960)    (166.320,174.960)    ccl_a clock buffer, uid:A7ae6 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (166.320,174.960), in power domain AO
       15.12         (149.472,172.800)    (149.472,157.680)    ccl_a clock buffer, uid:A7b04 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (149.472,157.680), in power domain AO
       15.12         (152.064,171.720)    (167.184,171.720)    ccl_a clock buffer, uid:A7b27 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (167.184,171.720), in power domain AO
       14.688        (151.632,177.120)    (166.320,177.120)    ccl_a clock buffer, uid:A7aee (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (166.320,177.120), in power domain AO
       13.824        (151.632,169.560)    (154.656,158.760)    ccl_a clock buffer, uid:A7b06 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (154.656,158.760), in power domain AO
       12.96         (152.064,179.280)    (152.064,192.240)    ccl_a clock buffer, uid:A7b00 (a lib_cell BUFx12f_ASAP7_75t_SRAM) at (152.064,192.240), in power domain AO
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.4 real=0:00:01.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
      cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.132pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.411pF, total=0.459pF
      wire lengths     : top=0.000um, trunk=1975.355um, leaf=15984.610um, total=17959.966um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=69.3ps count=42 avg=15.8ps sd=11.6ps min=9.1ps max=57.1ps {41 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.5ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 1 <= 7.2ps, 1 <= 7.6ps, 2 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.7ps sd=6.6ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Clustering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.5, max=152.7, avg=139.4, sd=9.4], skew [42.2 vs 33.6*], 91.8% {118.5, 152.1} (wid=48.9 ws=27.4) (gid=113.2 gs=30.6)
    Skew group summary after 'Clustering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.5, max=152.7, avg=139.4, sd=9.4], skew [42.2 vs 33.6*], 91.8% {118.5, 152.1} (wid=48.9 ws=27.4) (gid=113.2 gs=30.6)
    Clock network insertion delays are now [110.5ps, 152.7ps] average 139.4ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1334 succeeded with high effort: 1334 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:04.7 real=0:00:03.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 168 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'riscv_top' of instances=10712 and nets=10719 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1905.461M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
  Clock DAG stats After congestion update:
    cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
    cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.132pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.414pF, total=0.463pF
    wire lengths     : top=0.000um, trunk=1975.355um, leaf=15984.610um, total=17959.966um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=69.3ps count=42 avg=15.8ps sd=11.6ps min=9.2ps max=57.3ps {41 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=7.6ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 1 <= 7.2ps, 1 <= 7.6ps, 2 <= 8.0ps}
    Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
     ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
  Skew group summary After congestion update:
    skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
  Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
  Update congestion based capacitance done. (took cpu=0:00:01.2 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Update congestion based capacitance
  Stage::Clustering done. (took cpu=0:00:06.0 real=0:00:04.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
      cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.132pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1975.355um, leaf=15984.610um, total=17959.966um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=69.3ps count=42 avg=15.8ps sd=11.6ps min=9.2ps max=57.3ps {41 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.6ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 1 <= 7.2ps, 1 <= 7.6ps, 2 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
      cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.132pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1975.355um, leaf=15984.610um, total=17959.966um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=69.3ps count=42 avg=15.8ps sd=11.6ps min=9.2ps max=57.3ps {41 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.6ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 1 <= 7.2ps, 1 <= 7.6ps, 2 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=45, i=0, icg=43, nicg=0, l=0, total=88
      cell areas       : b=188.957um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=388.411um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.132pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1975.355um, leaf=15984.610um, total=17959.966um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=69.3ps count=42 avg=15.8ps sd=11.6ps min=9.2ps max=57.3ps {41 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.6ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 1 <= 7.2ps, 1 <= 7.6ps, 2 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 45 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Have 1 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Removed 1 unconstrained driver.
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=184.758um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=384.212um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.131pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1962.127um, leaf=15997.770um, total=17959.898um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=69.3ps count=41 avg=15.7ps sd=11.8ps min=9.2ps max=58.5ps {40 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 44 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=184.758um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=384.212um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.131pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1962.127um, leaf=15997.770um, total=17959.898um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=69.3ps count=41 avg=15.7ps sd=11.8ps min=9.2ps max=58.5ps {40 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 44 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=184.758um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=384.212um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.131pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.414pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1962.127um, leaf=15997.770um, total=17959.898um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=69.3ps count=41 avg=15.7ps sd=11.8ps min=9.2ps max=58.5ps {40 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.9ps sd=6.7ps min=23.2ps max=59.1ps {3 <= 41.6ps, 36 <= 55.4ps, 4 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 44 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/my_constraint_mode: insertion delay [min=110.8, max=153.4, avg=139.9, sd=9.4], skew [42.6 vs 33.6*], 91.7% {118.9, 152.5} (wid=49.1 ws=27.7) (gid=114.2 gs=31.2)
    Clock network insertion delays are now [110.8ps, 153.4ps] average 139.9ps std.dev 9.4ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Info: CCOpt is analyzing the delay of a net driven by BUFx12f_ASAP7_75t_SRAM/Y using a timing arc from cell BUFx10_ASAP7_75t_SRAM
    Info: CCOpt is analyzing the delay of a net driven by ICGx3_ASAP7_75t_SL/GCLK using a timing arc from cell ICGx2_ASAP7_75t_SL
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=184.758um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=384.212um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.131pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1984.612um, leaf=16006.771um, total=17991.382um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=69.3ps count=41 avg=15.7ps sd=11.8ps min=9.2ps max=58.5ps {40 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.7ps sd=6.5ps min=23.2ps max=59.1ps {3 <= 41.6ps, 37 <= 55.4ps, 3 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 44 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/my_constraint_mode: insertion delay [min=115.3, max=151.5, avg=140.4, sd=7.8], skew [36.2 vs 33.6*], 98.7% {116.9, 150.5} (wid=49.0 ws=22.8) (gid=113.9 gs=31.2)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/my_constraint_mode: insertion delay [min=115.3, max=151.5, avg=140.4, sd=7.8], skew [36.2 vs 33.6*], 98.7% {116.9, 150.5} (wid=49.0 ws=22.8) (gid=113.9 gs=31.2)
    Clock network insertion delays are now [115.3ps, 151.5ps] average 140.4ps std.dev 7.8ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 172 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.0 real=0:00:01.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:07.3 real=0:00:05.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=184.758um^2, i=0.000um^2, icg=199.454um^2, nicg=0.000um^2, l=0.000um^2, total=384.212um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.072pF, nicg=0.000pF, l=0.000pF, total=0.131pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1984.612um, leaf=16006.771um, total=17991.382um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=69.3ps count=41 avg=15.7ps sd=11.8ps min=9.2ps max=58.5ps {40 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=48.7ps sd=6.5ps min=23.2ps max=59.1ps {3 <= 41.6ps, 37 <= 55.4ps, 3 <= 62.4ps, 0 <= 65.8ps, 0 <= 69.3ps}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 44 
       ICGs: ICGx3_ASAP7_75t_SL: 40 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/my_constraint_mode: insertion delay [min=115.3, max=151.5, avg=140.4, sd=7.8], skew [36.2 vs 33.6*], 98.7% {116.9, 150.5} (wid=49.0 ws=22.8) (gid=113.9 gs=31.2)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/my_constraint_mode: insertion delay [min=115.3, max=151.5, avg=140.4, sd=7.8], skew [36.2 vs 33.6*], 98.7% {116.9, 150.5} (wid=49.0 ws=22.8) (gid=113.9 gs=31.2)
    Clock network insertion delays are now [115.3ps, 151.5ps] average 140.4ps std.dev 7.8ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...
Info: CCOpt is analyzing the delay of a net driven by ICGx2_ASAP7_75t_SL/GCLK using a timing arc from cell ICGx1_ASAP7_75t_SRAM
    20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=162.829um^2, i=0.000um^2, icg=186.391um^2, nicg=0.000um^2, l=0.000um^2, total=349.220um^2
      cell capacitance : b=0.046pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.920um, leaf=16013.794um, total=17992.714um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=69.3ps count=41 avg=21.6ps sd=11.8ps min=9.8ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 25 BUFx10_ASAP7_75t_SRAM: 16 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 7 ICGx1_ASAP7_75t_SL: 25 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/my_constraint_mode: insertion delay [min=136.7, max=158.8, avg=150.3, sd=4.2], skew [22.1 vs 33.6], 100% {136.7, 158.8} (wid=46.8 ws=24.9) (gid=128.2 gs=20.5)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/my_constraint_mode: insertion delay [min=136.7, max=158.8, avg=150.3, sd=4.2], skew [22.1 vs 33.6], 100% {136.7, 158.8} (wid=46.8 ws=24.9) (gid=128.2 gs=20.5)
    Clock network insertion delays are now [136.7ps, 158.8ps] average 150.3ps std.dev 4.2ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.4 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=162.829um^2, i=0.000um^2, icg=186.391um^2, nicg=0.000um^2, l=0.000um^2, total=349.220um^2
      cell capacitance : b=0.046pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.920um, leaf=16013.794um, total=17992.714um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=69.3ps count=41 avg=21.6ps sd=11.8ps min=9.8ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 25 BUFx10_ASAP7_75t_SRAM: 16 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 7 ICGx1_ASAP7_75t_SL: 25 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/my_constraint_mode: insertion delay [min=136.7, max=158.8, avg=150.3, sd=4.2], skew [22.1 vs 33.6], 100% {136.7, 158.8} (wid=46.8 ws=24.9) (gid=128.2 gs=20.5)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/my_constraint_mode: insertion delay [min=136.7, max=158.8, avg=150.3, sd=4.2], skew [22.1 vs 33.6], 100% {136.7, 158.8} (wid=46.8 ws=24.9) (gid=128.2 gs=20.5)
    Clock network insertion delays are now [136.7ps, 158.8ps] average 150.3ps std.dev 4.2ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:01.7 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 89 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=162.829um^2, i=0.000um^2, icg=186.391um^2, nicg=0.000um^2, l=0.000um^2, total=349.220um^2
          cell capacitance : b=0.046pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.117pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
          wire lengths     : top=0.000um, trunk=1978.920um, leaf=16013.794um, total=17992.714um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=69.3ps count=41 avg=21.6ps sd=11.8ps min=9.8ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 25 BUFx10_ASAP7_75t_SRAM: 16 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 7 ICGx1_ASAP7_75t_SL: 25 ICGx1_ASAP7_75t_SRAM: 2 
        Clock network insertion delays are now [136.7ps, 158.8ps] average 150.3ps std.dev 4.2ps
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: Info: CCOpt is analyzing the delay of a net driven by BUFx10_ASAP7_75t_SRAM/Y using a timing arc from cell HB1xp67_ASAP7_75t_SRAM
        Info: CCOpt is analyzing the delay of a net driven by ICGx1_ASAP7_75t_SL/GCLK using a timing arc from cell ICGx1_ASAP7_75t_SRAM
        Info: CCOpt is analyzing the delay of a net driven by BUFx6f_ASAP7_75t_SRAM/Y using a timing arc from cell HB1xp67_ASAP7_75t_SRAM
        Info: CCOpt is analyzing the delay of a net driven by BUFx3_ASAP7_75t_SRAM/Y using a timing arc from cell HB1xp67_ASAP7_75t_SRAM
        Info: CCOpt is analyzing the delay of a net driven by BUFx5_ASAP7_75t_SRAM/Y using a timing arc from cell HB1xp67_ASAP7_75t_SRAM
        ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
          cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
          wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
        Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
          cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
          wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.9 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
    cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
    wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
    Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
  Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
          cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
          wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.6ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/my_constraint_mode: insertion delay [min=133.9, max=156.1, avg=147.7, sd=4.1], skew [22.2 vs 33.6], 100% {133.9, 156.1} (wid=46.1 ws=24.9) (gid=126.2 gs=20.5)
    Clock network insertion delays are now [133.9ps, 156.1ps] average 147.7ps std.dev 4.1ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Balancing
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 168 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'riscv_top' of instances=10711 and nets=10718 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1867.973M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.8 real=0:00:00.3)
  Clock DAG stats After congestion update:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
    cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
    wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
    Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.5ps {2 <= 41.6ps, 34 <= 55.4ps, 6 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
  Skew group summary After congestion update:
    skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
  Clock network insertion delays are now [134.3ps, 157.7ps] average 148.9ps std.dev 4.1ps
  Merging balancing drivers for power...
    Tried: 89 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.5ps {2 <= 41.6ps, 34 <= 55.4ps, 6 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
    Clock network insertion delays are now [134.3ps, 157.7ps] average 148.9ps std.dev 4.1ps
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/my_constraint_mode,WC: 156.5 -> 157.7}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=161.896um^2, i=0.000um^2, icg=185.691um^2, nicg=0.000um^2, l=0.000um^2, total=347.587um^2
      cell capacitance : b=0.045pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.116pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1978.704um, leaf=16013.794um, total=17992.498um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=69.3ps count=41 avg=22.0ps sd=11.5ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=50.3ps sd=7.1ps min=23.7ps max=66.5ps {2 <= 41.6ps, 34 <= 55.4ps, 6 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 24 BUFx10_ASAP7_75t_SRAM: 17 BUFx6f_ASAP7_75t_SRAM: 1 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 4 ICGx1_ASAP7_75t_SL: 28 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
    Skew group summary after 'Improving clock skew':
      skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=157.7, avg=148.9, sd=4.1], skew [23.4 vs 33.6], 100% {134.3, 157.7} (wid=46.1 ws=24.7) (gid=127.2 gs=19.6)
    Clock network insertion delays are now [134.3ps, 157.7ps] average 148.9ps std.dev 4.1ps
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/my_constraint_mode,WC: 156.5 -> 157.7}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.561pF fall=0.562pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Iteration 1: gate capacitance is (rise=0.549pF fall=0.549pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.464pF
      wire lengths     : top=0.000um, trunk=1979.315um, leaf=16023.307um, total=18002.622um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=69.3ps count=41 avg=20.5ps sd=12.3ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=51.9ps sd=7.1ps min=23.7ps max=66.5ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/my_constraint_mode: insertion delay [min=128.0, max=158.9, avg=145.9, sd=6.1], skew [30.9 vs 33.6], 100% {128.0, 158.9} (wid=44.5 ws=24.2) (gid=133.6 gs=30.2)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/my_constraint_mode: insertion delay [min=128.0, max=158.9, avg=145.9, sd=6.1], skew [30.9 vs 33.6], 100% {128.0, 158.9} (wid=44.5 ws=24.2) (gid=133.6 gs=30.2)
    Clock network insertion delays are now [128.0ps, 158.9ps] average 145.9ps std.dev 6.1ps
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/my_constraint_mode,WC: 156.5 -> 158.9}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 395 succeeded with high effort: 395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.0 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.415pF, total=0.463pF
      wire lengths     : top=0.000um, trunk=1963.043um, leaf=16023.307um, total=17986.350um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=69.3ps count=41 avg=20.5ps sd=12.2ps min=11.4ps max=63.1ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.0ps sd=0.1ps min=7.0ps max=7.1ps {0 <= 4.8ps, 0 <= 6.4ps, 4 <= 7.2ps, 0 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=51.9ps sd=7.1ps min=23.7ps max=66.5ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/my_constraint_mode: insertion delay [min=127.3, max=156.0, avg=144.4, sd=5.9], skew [28.7 vs 33.6], 100% {127.3, 156.0} (wid=44.8 ws=26.0) (gid=131.8 gs=29.4)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/my_constraint_mode: insertion delay [min=127.3, max=156.0, avg=144.4, sd=5.9], skew [28.7 vs 33.6], 100% {127.3, 156.0} (wid=44.8 ws=26.0) (gid=131.8 gs=29.4)
    Clock network insertion delays are now [127.3ps, 156.0ps] average 144.4ps std.dev 5.9ps
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving insertion delay
  Total capacitance is (rise=1.012pF fall=1.012pF), of which (rise=0.463pF fall=0.463pF) is wire, and (rise=0.549pF fall=0.549pF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.6 real=0:00:01.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting place_detail (0:06:11 mem=2062.7M) ***
Total net bbox length = 2.455e+05 (1.012e+05 1.443e+05) (ext = 3.777e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2062.7MB
Summary Report:
Instances move: 0 (out of 7884 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.455e+05 (1.012e+05 1.443e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2062.7MB
*** Finished place_detail (0:06:11 mem=2062.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 1392 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:07.4 real=0:00:04.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        88 (unrouted=76, trialRouted=0, noStatus=0, routed=0, fixed=12, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=2481, trialRouted=8149, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 88 nets for routing of which 88 have one or more fixed wires.
(ccopt eGR): Start to route 88 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 127360 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=127360 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8323  numIgnoredNets=8235
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 88 clock nets ( 88 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 88 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 88 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.819800e+04um
[NR-eGR] 
[NR-eGR] Move 41 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 41 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.484352e+04um
[NR-eGR] 
[NR-eGR] Move 38 nets to layer range [3, 7]
[NR-eGR] Layer group 3: route 38 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.490184e+04um
[NR-eGR] 
[NR-eGR] Move 6 nets to layer range [2, 7]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.905360e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.08%)         5( 0.02%)   ( 0.09%) 
[NR-eGR]      M5  (5)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               27( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28802
[NR-eGR]     M2  (2H) length: 6.057800e+04um, number of vias: 44464
[NR-eGR]     M3  (3V) length: 8.383425e+04um, number of vias: 9030
[NR-eGR]     M4  (4H) length: 4.273564e+04um, number of vias: 6148
[NR-eGR]     M5  (5V) length: 4.820006e+04um, number of vias: 1809
[NR-eGR]     M6  (6H) length: 1.902838e+04um, number of vias: 935
[NR-eGR]     M7  (7V) length: 2.831214e+04um, number of vias: 0
[NR-eGR] Total length: 2.826885e+05um, number of vias: 91188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.826247e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 1432
[NR-eGR]     M2  (2H) length: 9.120400e+02um, number of vias: 1558
[NR-eGR]     M3  (3V) length: 4.980192e+03um, number of vias: 1169
[NR-eGR]     M4  (4H) length: 7.265104e+03um, number of vias: 591
[NR-eGR]     M5  (5V) length: 4.391328e+03um, number of vias: 100
[NR-eGR]     M6  (6H) length: 6.403680e+02um, number of vias: 9
[NR-eGR]     M7  (7V) length: 7.344000e+01um, number of vias: 0
[NR-eGR] Total length: 1.826247e+04um, number of vias: 4859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.826247e+04um, number of vias: 4859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1860.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR only step
Set FIXED routing status on 88 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=88, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=2481, trialRouted=8149, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'riscv_top' of instances=10711 and nets=10718 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1860.785M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.9 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
          cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.428pF, total=0.477pF
          wire lengths     : top=0.000um, trunk=1992.660um, leaf=16269.812um, total=18262.472um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=69.3ps count=41 avg=20.6ps sd=12.3ps min=11.4ps max=62.9ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 0 <= 7.6ps, 1 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=52.0ps sd=7.0ps min=23.7ps max=66.9ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Skew group summary eGRPC initial state:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Clock network insertion delays are now [130.1ps, 157.4ps] average 146.5ps std.dev 5.8ps
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
          cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.428pF, total=0.477pF
          wire lengths     : top=0.000um, trunk=1992.660um, leaf=16269.812um, total=18262.472um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=69.3ps count=41 avg=20.6ps sd=12.3ps min=11.4ps max=62.9ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 0 <= 7.6ps, 1 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=52.0ps sd=7.0ps min=23.7ps max=66.9ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Clock network insertion delays are now [130.1ps, 157.4ps] average 146.5ps std.dev 5.8ps
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 236 long paths. The largest offset applied was 5.1ps.
          
          
          Skew Group Offsets:
          
          ---------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max       Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
          ---------------------------------------------------------------------------------------------------
          clk/my_constraint_mode    1305       236       18.084%      5.1ps        157.4ps         152.3ps
          ---------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -----------------------------
          From (ps)    To (ps)    Count
          -----------------------------
          below          0.1        11
             0.1         5.1       225
          -----------------------------
          
          Mean=1.9ps Median=1.6ps Std.Dev=1.4ps
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 76, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 12, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 76, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 75, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/my_constraint_mode,WC: 156.5 -> 157.4}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
          cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.428pF, total=0.477pF
          wire lengths     : top=0.000um, trunk=1992.660um, leaf=16269.812um, total=18262.472um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=69.3ps count=41 avg=20.6ps sd=12.3ps min=11.4ps max=62.9ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 0 <= 7.6ps, 1 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=52.0ps sd=7.0ps min=23.7ps max=66.9ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Skew group summary eGRPC after downsizing:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Clock network insertion delays are now [130.1ps, 157.4ps] average 146.5ps std.dev 5.8ps
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.9 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 88, tested: 88, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
          cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.428pF, total=0.477pF
          wire lengths     : top=0.000um, trunk=1992.660um, leaf=16269.812um, total=18262.472um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=69.3ps count=41 avg=20.6ps sd=12.3ps min=11.4ps max=62.9ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 0 <= 7.6ps, 1 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=52.0ps sd=7.0ps min=23.7ps max=66.9ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Clock network insertion delays are now [130.1ps, 157.4ps] average 146.5ps std.dev 5.8ps
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Rebuilding timing graph...
        Rebuilding timing graph done.
        Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.7 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 76 insts, 152 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
          cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
          cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
          sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.428pF, total=0.477pF
          wire lengths     : top=0.000um, trunk=1992.660um, leaf=16269.812um, total=18262.472um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=69.3ps count=41 avg=20.6ps sd=12.3ps min=11.4ps max=62.9ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
          Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.4ps min=7.0ps max=7.8ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 0 <= 7.6ps, 1 <= 8.0ps}
          Leaf  : target=69.3ps count=43 avg=52.0ps sd=7.0ps min=23.7ps max=66.9ps {2 <= 41.6ps, 33 <= 55.4ps, 7 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
           ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
        Primary reporting skew group before routing clock trees:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Skew group summary before routing clock trees:
          skew_group clk/my_constraint_mode: insertion delay [min=130.1, max=157.4, avg=146.5, sd=5.8], skew [27.3 vs 33.6], 100% {130.1, 157.4} (wid=46.1 ws=27.4) (gid=132.1 gs=28.7)
        Clock network insertion delays are now [130.1ps, 157.4ps] average 146.5ps std.dev 5.8ps
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:06:16 mem=2057.5M) ***
Total net bbox length = 2.455e+05 (1.012e+05 1.443e+05) (ext = 3.777e+04)
Move report: Detail placement moves 13 insts, mean move: 0.48 um, max move: 1.08 um
	Max move on inst (mem/dcache/FE_OFC38_original_addr_7): (286.63, 135.00) --> (286.63, 133.92)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2057.5MB
Summary Report:
Instances move: 13 (out of 7884 movable)
Instances flipped: 0
Mean displacement: 0.48 um
Max displacement: 1.08 um (Instance: mem/dcache/FE_OFC38_original_addr_7) (286.632, 135) -> (286.632, 133.92)
	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: HB1xp67_ASAP7_75t_SL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.455e+05 (1.012e+05 1.443e+05) (ext = 3.777e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 2057.5MB
*** Finished place_detail (0:06:18 mem=2057.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 1392 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:02.4 real=0:00:01.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:06.2 real=0:00:03.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=88, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=2481, trialRouted=8149, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 88 nets for routing of which 88 have one or more fixed wires.
(ccopt eGR): Start to route 88 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 127360 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=127360 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8323  numIgnoredNets=8235
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 88 clock nets ( 88 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 88 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 88 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.819800e+04um
[NR-eGR] 
[NR-eGR] Move 41 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 41 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.484352e+04um
[NR-eGR] 
[NR-eGR] Move 38 nets to layer range [3, 7]
[NR-eGR] Layer group 3: route 38 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.490184e+04um
[NR-eGR] 
[NR-eGR] Move 6 nets to layer range [2, 7]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.905360e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.08%)         5( 0.02%)   ( 0.09%) 
[NR-eGR]      M5  (5)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               27( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28802
[NR-eGR]     M2  (2H) length: 6.057800e+04um, number of vias: 44464
[NR-eGR]     M3  (3V) length: 8.383425e+04um, number of vias: 9030
[NR-eGR]     M4  (4H) length: 4.273564e+04um, number of vias: 6148
[NR-eGR]     M5  (5V) length: 4.820006e+04um, number of vias: 1809
[NR-eGR]     M6  (6H) length: 1.902838e+04um, number of vias: 935
[NR-eGR]     M7  (7V) length: 2.831214e+04um, number of vias: 0
[NR-eGR] Total length: 2.826885e+05um, number of vias: 91188
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.826247e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 1432
[NR-eGR]     M2  (2H) length: 9.120400e+02um, number of vias: 1558
[NR-eGR]     M3  (3V) length: 4.980192e+03um, number of vias: 1169
[NR-eGR]     M4  (4H) length: 7.265104e+03um, number of vias: 591
[NR-eGR]     M5  (5V) length: 4.391328e+03um, number of vias: 100
[NR-eGR]     M6  (6H) length: 6.403680e+02um, number of vias: 9
[NR-eGR]     M7  (7V) length: 7.344000e+01um, number of vias: 0
[NR-eGR] Total length: 1.826247e+04um, number of vias: 4859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.826247e+04um, number of vias: 4859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1860.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/.rgfwe5BMx
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 88 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 88 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_selected_net_only true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Mon Dec 14 16:43:45 2020
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Using multithreading with 4 threads.
#Start routing data preparation on Mon Dec 14 16:43:45 2020
#
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.07200.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.07200.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.07200.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.09600.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.09600.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.12800.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.12800.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.16000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.16000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER Pad is not specified for width 0.16000.
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 8406 nets.
#Voltage range [0.000 - 0.770] has 2310 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1396.16 (MB), peak = 1815.62 (MB)
#Merging special wires using 4 threads...
#Start instance access analysis using 4 threads...
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 208.92 (MB)
#Total memory = 1606.58 (MB)
#Peak memory = 1815.62 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Mon Dec 14 16:43:46 2020
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 233.00 (MB)
#Total memory = 1606.82 (MB)
#Peak memory = 1815.62 (MB)
#
#
#Start global routing on Mon Dec 14 16:43:46 2020
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Dec 14 16:43:46 2020
#
#Start routing resource analysis on Mon Dec 14 16:43:46 2020
#
#Routing resource analysis is done on Mon Dec 14 16:43:46 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        1801         629       30132    93.80%
#  M2             H        1904         682       30132    26.36%
#  M3             V        1389        1041       30132    24.53%
#  M4             H        1541         498       30132     5.63%
#  M5             V        1191         429       30132     5.59%
#  M6             H         710         220       30132    11.29%
#  M7             V         613         199       30132    10.55%
#  M8             H           8        1033       30132    98.92%
#  M9             V          13         958       30132    98.15%
#  --------------------------------------------------------------
#  Total                   9170      43.56%      271188    41.65%
#
#  88 nets (0.82%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Dec 14 16:43:46 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.08 (MB), peak = 1815.62 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.09 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.18325
#Reroute: 0.19437
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.65 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.72 (MB), peak = 1815.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2395 (skipped).
#Total number of selected nets for routing = 88.
#Total number of unselected nets (but routable) for routing = 8235 (skipped).
#Total number of nets in the design = 10718.
#
#8235 skipped nets do not have any wires.
#88 routable nets have only global wires.
#88 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 88               0  
#------------------------------------------------
#        Total                 88               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 88            2            8233  
#-------------------------------------------------------------
#        Total                 88            2            8233  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            7(0.02%)      0(0.00%)   (0.02%)
#  M5            6(0.02%)      0(0.00%)   (0.02%)
#  M6            9(0.03%)      1(0.00%)   (0.04%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     22(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 17836 um.
#Total half perimeter of net bounding box = 9100 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 704 um.
#Total wire length on LAYER M3 = 4869 um.
#Total wire length on LAYER M4 = 7188 um.
#Total wire length on LAYER M5 = 4364 um.
#Total wire length on LAYER M6 = 639 um.
#Total wire length on LAYER M7 = 71 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 4618
#Up-Via Summary (total 4618):
#           
#-----------------------
# M1               1432
# M2               1421
# M3               1120
# M4                555
# M5                 84
# M6                  6
#-----------------------
#                  4618 
#
#Total number of involved priority nets 88
#Maximum src to sink distance for priority net 309.8
#Average of max src_to_sink distance for priority net 72.4
#Average of ave src_to_sink distance for priority net 43.9
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -189.71 (MB)
#Total memory = 1417.11 (MB)
#Peak memory = 1815.62 (MB)
#
#Finished global routing on Mon Dec 14 16:43:47 2020
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.15 (MB), peak = 1815.62 (MB)
#Start Track Assignment.
#Done with 1326 horizontal wires in 2 hboxes and 1252 vertical wires in 2 hboxes.
#Done with 1237 horizontal wires in 2 hboxes and 1218 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 17983 um.
#Total half perimeter of net bounding box = 9100 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 700 um.
#Total wire length on LAYER M3 = 4875 um.
#Total wire length on LAYER M4 = 7284 um.
#Total wire length on LAYER M5 = 4400 um.
#Total wire length on LAYER M6 = 653 um.
#Total wire length on LAYER M7 = 70 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 4618
#Up-Via Summary (total 4618):
#           
#-----------------------
# M1               1432
# M2               1421
# M3               1120
# M4                555
# M5                 84
# M6                  6
#-----------------------
#                  4618 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.65 (MB), peak = 1815.62 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 44.16 (MB)
#Total memory = 1417.91 (MB)
#Peak memory = 1815.62 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.9% of the total area was rechecked for DRC, and 19.4% required routing.
#   number of violations = 17
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4           17       17
#	Totals       17       17
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1537.85 (MB), peak = 1815.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.38 (MB), peak = 1815.62 (MB)
#start 2nd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         CutSpc    EolKO   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            1        0        1
#	M4            0        4        4
#	Totals        1        4        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.88 (MB), peak = 1815.62 (MB)
#start 3rd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.39 (MB), peak = 1815.62 (MB)
#start 4th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.79 (MB), peak = 1815.62 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.79 (MB), peak = 1815.62 (MB)
#start 6th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.34 (MB), peak = 1815.62 (MB)
#start 7th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.80 (MB), peak = 1815.62 (MB)
#start 8th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.80 (MB), peak = 1815.62 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.80 (MB), peak = 1815.62 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.80 (MB), peak = 1815.62 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.15 (MB), peak = 1815.62 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.39 (MB), peak = 1815.62 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.64 (MB), peak = 1815.62 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.89 (MB), peak = 1815.62 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.89 (MB), peak = 1815.62 (MB)
#start 16th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1571.10 (MB), peak = 1815.62 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.90 (MB), peak = 1815.62 (MB)
#start 18th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.11 (MB), peak = 1815.62 (MB)
#start 19th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.11 (MB), peak = 1815.62 (MB)
#start 20th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1571.32 (MB), peak = 1815.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 18601 um.
#Total half perimeter of net bounding box = 9100 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 288 um.
#Total wire length on LAYER M3 = 5227 um.
#Total wire length on LAYER M4 = 7998 um.
#Total wire length on LAYER M5 = 4383 um.
#Total wire length on LAYER M6 = 639 um.
#Total wire length on LAYER M7 = 66 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 5521
#Up-Via Summary (total 5521):
#           
#-----------------------
# M1               1432
# M2               1492
# M3               1853
# M4                641
# M5                 99
# M6                  4
#-----------------------
#                  5521 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 2.73 (MB)
#Total memory = 1420.64 (MB)
#Peak memory = 1815.62 (MB)
#route_detail Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 2.73 (MB)
#Total memory = 1420.64 (MB)
#Peak memory = 1815.62 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:15
#Increased memory = 52.39 (MB)
#Total memory = 1426.45 (MB)
#Peak memory = 1815.62 (MB)
#Number of warnings = 37
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec 14 16:44:00 2020
#
        NanoRoute done. (took cpu=0:00:16.9 real=0:00:15.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 88 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          49
        50.000     100.000           5
       100.000     150.000          28
       150.000     200.000           4
       200.000     250.000           0
       250.000     300.000           1
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          37
        0.000      5.000          32
        5.000     10.000           8
       10.000     15.000           3
       15.000     20.000           0
       20.000     25.000           1
       25.000     30.000           2
       30.000     35.000           2
       35.000     40.000           2
       40.000     45.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net cpu/stage1/regfile/CTS_30 (33 terminals)
    Guided length:  max path =   126.720um, total =   508.103um
    Routed length:  max path =   174.564um, total =   507.600um
    Deviation:      max path =    37.756%,  total =    -0.099%

    Net cpu/s1_to_s2_inst/CLKGATE_rc_gclk (33 terminals)
    Guided length:  max path =    37.080um, total =   115.056um
    Routed length:  max path =    50.556um, total =   116.976um
    Deviation:      max path =    36.343%,  total =     1.669%

    Net cpu/stage1/regfile/CTS_36 (33 terminals)
    Guided length:  max path =   120.168um, total =   476.892um
    Routed length:  max path =   147.900um, total =   482.700um
    Deviation:      max path =    23.078%,  total =     1.218%

    Net cpu/stage1/regfile/CTS_53 (33 terminals)
    Guided length:  max path =   106.128um, total =   488.700um
    Routed length:  max path =   118.932um, total =   496.640um
    Deviation:      max path =    12.065%,  total =     1.625%

    Net cpu/s1_to_s2_imm/CLKGATE_rc_gclk (33 terminals)
    Guided length:  max path =    42.264um, total =   104.579um
    Routed length:  max path =    35.940um, total =   116.732um
    Deviation:      max path =   -14.963%,  total =    11.620%

    Net cpu/stage1/pcreg/CLKGATE_rc_gclk (33 terminals)
    Guided length:  max path =    71.568um, total =   182.700um
    Routed length:  max path =    71.844um, total =   200.900um
    Deviation:      max path =     0.386%,  total =     9.962%

    Net cpu/stage1/regfile/CTS_42 (33 terminals)
    Guided length:  max path =   105.984um, total =   493.272um
    Routed length:  max path =   115.020um, total =   520.804um
    Deviation:      max path =     8.526%,  total =     5.581%

    Net cpu/s1_to_s2_rs2/CLKGATE_rc_gclk (33 terminals)
    Guided length:  max path =    86.904um, total =   142.739um
    Routed length:  max path =    94.284um, total =   143.076um
    Deviation:      max path =     8.493%,  total =     0.236%

    Net CTS_4 (6 terminals)
    Guided length:  max path =    93.024um, total =   114.660um
    Routed length:  max path =   100.656um, total =   121.160um
    Deviation:      max path =     8.204%,  total =     5.669%

    Net cpu/stage1/regfile/CTS_66 (33 terminals)
    Guided length:  max path =   164.016um, total =   503.063um
    Routed length:  max path =   170.748um, total =   543.536um
    Deviation:      max path =     4.104%,  total =     8.045%

Set FIXED routing status on 88 net(s)
Set FIXED placed status on 87 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=88, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=10630, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 88  Num Prerouted Wires = 9524
[NR-eGR] Read numTotalNets=8323  numIgnoredNets=88
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 8235 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8235 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.43% V. EstWL: 2.595532e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       212( 0.24%)        11( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)      1591( 1.77%)       118( 0.13%)         7( 0.01%)   ( 1.91%) 
[NR-eGR]      M4  (4)       555( 0.53%)        39( 0.04%)         1( 0.00%)   ( 0.57%) 
[NR-eGR]      M5  (5)       423( 0.43%)        43( 0.04%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]      M6  (6)        50( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)        37( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2868( 0.50%)       211( 0.04%)         8( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.32% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.38% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1886.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28974
[NR-eGR]     M2  (2H) length: 6.785597e+04um, number of vias: 45501
[NR-eGR]     M3  (3V) length: 8.325321e+04um, number of vias: 9837
[NR-eGR]     M4  (4H) length: 3.481970e+04um, number of vias: 6638
[NR-eGR]     M5  (5V) length: 4.659458e+04um, number of vias: 2463
[NR-eGR]     M6  (6H) length: 2.068859e+04um, number of vias: 1372
[NR-eGR]     M7  (7V) length: 3.139897e+04um, number of vias: 0
[NR-eGR] Total length: 2.846110e+05um, number of vias: 94785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 1879.8M
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Congestion Repair

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=88, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=2395, trialRouted=8235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:18.2 real=0:00:16.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'riscv_top' of instances=10711 and nets=10718 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1879.754M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
    cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
    wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
    Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group after routing clock trees:
    skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
  Skew group summary after routing clock trees:
    skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
  Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
  CCOpt::Phase::Routing done. (took cpu=0:00:19.3 real=0:00:17.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 88, tested: 88, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 88, tested: 88, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 88, nets tested: 88, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
      cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
      cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
      sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
      wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
      Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
      Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
       ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
    Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=88, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10630 (unrouted=2395, trialRouted=8235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2395, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.8 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
    cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
    wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
    Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group after post-conditioning:
    skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
  Skew group summary after post-conditioning:
    skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
  Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        44      141.368       0.032
  Inverters                       0        0.000       0.000
  Integrated Clock Gates         43      184.758       0.071
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            87      326.125       0.104
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1985.748
  Leaf      16614.792
  Total     18600.540
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.104    0.049    0.152
  Leaf     0.445    0.433    0.878
  Total    0.549    0.481    1.030
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1305     0.445     0.000       0.000      0.000    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                           Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk        69.3      41       20.6        12.4       11.5    63.4    {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}          -
  Leaf          8.0       4        7.2         0.1        7.0     7.3    {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}                -
  Leaf         69.3      43       52.7         6.9       24.3    68.1    {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------------
  Name                      Type      Inst     Inst Area 
                                      Count    (um^2)
  -------------------------------------------------------
  BUFx12f_ASAP7_75t_SRAM    buffer      4        16.796
  BUFx10_ASAP7_75t_SRAM     buffer     35       114.307
  BUFx6f_ASAP7_75t_SRAM     buffer      3         6.998
  BUFx5_ASAP7_75t_SRAM      buffer      1         1.866
  BUFx3_ASAP7_75t_SRAM      buffer      1         1.400
  ICGx3_ASAP7_75t_SL        icg         9        41.990
  ICGx1_ASAP7_75t_SL        icg        32       134.369
  ICGx1_ASAP7_75t_SRAM      icg         2         8.398
  -------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    clk/my_constraint_mode    130.4     156.7     26.3       33.6          27.3            14.7            146.2         5.6      100% {130.4, 156.7}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    clk/my_constraint_mode    130.4     156.7     26.3       33.6          27.3            14.7            146.2         5.6      100% {130.4, 156.7}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2012.1)
Total number of fetched objects 8618
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 8618
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2274.98 CPU=0:00:02.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2274.98 CPU=0:00:04.1 REAL=0:00:01.0)
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 83.0849
	 Executing: set_clock_latency -source -early -min -rise -83.0849 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 83.0849
	 Executing: set_clock_latency -source -late -min -rise -83.0849 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.5915
	 Executing: set_clock_latency -source -early -min -fall -84.5915 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.5915
	 Executing: set_clock_latency -source -late -min -fall -84.5915 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 83.0849
	 Executing: set_clock_latency -source -early -max -rise -83.0849 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 83.0849
	 Executing: set_clock_latency -source -late -max -rise -83.0849 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.5915
	 Executing: set_clock_latency -source -early -max -fall -84.5915 [get_pins clk]
	Clock: clk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.5915
	 Executing: set_clock_latency -source -late -max -fall -84.5915 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 140.337
	 Executing: set_clock_latency -source -early -min -rise -140.337 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 140.337
	 Executing: set_clock_latency -source -late -min -rise -140.337 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 147.358
	 Executing: set_clock_latency -source -early -min -fall -147.358 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 147.358
	 Executing: set_clock_latency -source -late -min -fall -147.358 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 140.337
	 Executing: set_clock_latency -source -early -max -rise -140.337 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 140.337
	 Executing: set_clock_latency -source -late -max -rise -140.337 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 147.358
	 Executing: set_clock_latency -source -early -max -fall -147.358 [get_pins clk]
	Clock: clk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 147.358
	 Executing: set_clock_latency -source -late -max -fall -147.358 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:06.0 real=0:00:02.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
  cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
  cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
  sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.433pF, total=0.481pF
  wire lengths     : top=0.000um, trunk=1985.748um, leaf=16614.792um, total=18600.540um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=69.3ps count=41 avg=20.6ps sd=12.4ps min=11.5ps max=63.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 1 <= 65.8ps, 0 <= 69.3ps}
  Leaf  : target=8.0ps count=4 avg=7.2ps sd=0.1ps min=7.0ps max=7.3ps {0 <= 4.8ps, 0 <= 6.4ps, 3 <= 7.2ps, 1 <= 7.6ps, 0 <= 8.0ps}
  Leaf  : target=69.3ps count=43 avg=52.7ps sd=6.9ps min=24.3ps max=68.1ps {2 <= 41.6ps, 30 <= 55.4ps, 10 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
   ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
Primary reporting skew group after update timingGraph:
  skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
Skew group summary after update timingGraph:
  skew_group clk/my_constraint_mode: insertion delay [min=130.4, max=156.7, avg=146.2, sd=5.6], skew [26.3 vs 33.6], 100% {130.4, 156.7} (wid=45.7 ws=27.3) (gid=132.7 gs=29.6)
Clock network insertion delays are now [130.4ps, 156.7ps] average 146.2ps std.dev 5.6ps
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:06.1 real=0:00:02.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:55.7 real=0:00:40.5)
Runtime Summary
===============
Clock Runtime:  (45%) Core CTS          18.04 (Init 5.26, Construction 4.22, Implementation 4.32, eGRPC 2.29, PostConditioning 1.08, Other 0.87)
Clock Runtime:  (46%) CTS services      18.64 (RefinePlace 2.22, EarlyGlobalClock 0.69, NanoRoute 15.21, ExtractRC 0.52)
Clock Runtime:   (8%) Other CTS          3.41 (Init 0.67, CongRepair 0.59, TimingUpdate 2.15, Other 0.01)
Clock Runtime: (100%) Total             40.09

Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable N7 maxLocalDensity: 0.92
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 4 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site coreSite.
	Cell DECAPx10_ASAP7_75t_R, site coreSite.
	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx1_ASAP7_75t_L, site coreSite.
	Cell DECAPx1_ASAP7_75t_R, site coreSite.
	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx2_ASAP7_75t_L, site coreSite.
	Cell DECAPx2_ASAP7_75t_R, site coreSite.
	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx4_ASAP7_75t_L, site coreSite.
	Cell DECAPx4_ASAP7_75t_R, site coreSite.
	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx6_ASAP7_75t_L, site coreSite.
	Cell DECAPx6_ASAP7_75t_R, site coreSite.
	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
	...
	Reporting only the 20 first cells found...
.
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1390.9M, totSessionCpu=0:06:49 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1887.6M)
Compute RC Scale Done ...
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2030.1)
Total number of fetched objects 8618
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2166.89 CPU=0:00:03.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2166.89 CPU=0:00:04.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:02.0 totSessionCpu=0:06:55 mem=2166.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.030  | -0.030  |  0.344  |  0.184  |
|           TNS (ns):| -0.371  | -0.371  |  0.000  |  0.000  |
|    Violating Paths:|   28    |   28    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.909   |      8 (8)       |
|   max_tran     |      6 (8)       |   -4.829   |     23 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.161%
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:03, mem = 1481.9M, totSessionCpu=0:06:55 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1979.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.9M) ***
*** Starting optimizing excluded clock nets MEM= 1979.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1979.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    34|    36|    -5.03|     8|     8|    -0.93|     0|     0|     0|     0|    -0.03|    -0.37|       0|       0|       0|  18.16|          |         |
|    13|    13|    -0.36|     7|     7|    -0.41|     0|     0|     0|     0|    -0.03|    -0.37|      16|      32|      23|  18.26| 0:00:00.0|  2275.3M|
|    10|    10|    -0.36|     6|     6|    -0.41|     0|     0|     0|     0|    -0.03|    -0.37|       2|       2|       2|  18.27| 0:00:00.0|  2275.3M|
|     9|     9|    -0.36|     6|     6|    -0.41|     0|     0|     0|     0|    -0.03|    -0.37|       1|       0|       0|  18.28| 0:00:00.0|  2275.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the solution degraded timing.
*info:     4 net(s): Could not be fixed because it is def in clock net.
*info:     5 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:00.0 mem=2275.3M) ***

*** Starting place_detail (0:07:03 mem=2275.3M) ***
Total net bbox length = 2.455e+05 (1.013e+05 1.443e+05) (ext = 3.773e+04)
Move report: Detail placement moves 88 insts, mean move: 0.98 um, max move: 4.32 um
	Max move on inst (mem/dcache/FE_OFC736_FE_OFN806_FE_OFN37_original_addr_7): (260.50, 19.44) --> (260.50, 15.12)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2275.3MB
Summary Report:
Instances move: 88 (out of 7850 movable)
Instances flipped: 19
Mean displacement: 0.98 um
Max displacement: 4.32 um (Instance: mem/dcache/FE_OFC736_FE_OFN806_FE_OFN37_original_addr_7) (260.496, 19.44) -> (260.496, 15.12)
	Length: 18 sites, height: 1 rows, site name: coreSite, cell type: BUFx12f_ASAP7_75t_SL
Total net bbox length = 2.456e+05 (1.013e+05 1.443e+05) (ext = 3.774e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2275.3MB
*** Finished place_detail (0:07:03 mem=2275.3M) ***
*** maximum move = 4.32 um ***
*** Finished re-routing un-routed nets (2275.3M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2275.3M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.12min real=0.08min mem=1997.2M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.030  | -0.030  |  0.344  |  0.184  |
|           TNS (ns):| -0.371  | -0.371  |  0.000  |  0.000  |
|    Violating Paths:|   28    |   28    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.266   |      6 (6)       |
|   max_tran     |      2 (2)       |   -0.162   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.299%
Routing Overflow: 0.07% H and 0.38% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:10, mem = 1506.5M, totSessionCpu=0:07:04 **
*** Timing NOT met, worst failing slack is -0.030
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 88 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 1122 no-driver nets excluded.
*info: 88 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -0.371 Density 18.30
CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 343.9ps TNS 0.0ps; reg2reg* WNS -30.1ps TNS -371.4ps; HEPG WNS -30.1ps TNS -371.4ps; all paths WNS -30.1ps TNS -371.4ps; Real time 0:01:00.0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  -0.030|   -0.030|  -0.371|   -0.371|    18.30%|   0:00:00.0| 2108.2M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.008|   -0.008|  -0.010|   -0.010|    18.31%|   0:00:01.0| 2320.0M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.006|   -0.006|  -0.007|   -0.007|    18.32%|   0:00:00.0| 2320.0M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.003|   -0.003|  -0.004|   -0.004|    18.32%|   0:00:00.0| 2320.0M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.002|   -0.002|  -0.003|   -0.003|    18.32%|   0:00:00.0| 2320.0M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|   0.000|    0.002|   0.000|    0.000|    18.32%|   0:00:01.0| 2320.0M|                       NA|       NA| NA                                                 |
|   0.000|    0.002|   0.000|    0.000|    18.32%|   0:00:00.0| 2320.0M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:02.0 mem=2320.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:02.0 mem=2320.0M) ***
CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 343.8ps TNS 0.0ps; reg2reg* WNS 1.9ps TNS 0.0ps; HEPG WNS 1.9ps TNS 0.0ps; all paths WNS 1.9ps TNS 0.0ps; Real time 0:01:03
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 18.32
*** Starting place_detail (0:07:16 mem=2320.0M) ***
Total net bbox length = 2.457e+05 (1.014e+05 1.444e+05) (ext = 3.774e+04)
Density distribution unevenness ratio = 62.086%
Move report: Detail placement moves 12 insts, mean move: 1.06 um, max move: 1.73 um
	Max move on inst (cpu/stage1/nopselmux/FE_OCPC750_n_3): (218.59, 232.20) --> (220.32, 232.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2320.0MB
Summary Report:
Instances move: 12 (out of 7859 movable)
Instances flipped: 0
Mean displacement: 1.06 um
Max displacement: 1.73 um (Instance: cpu/stage1/nopselmux/FE_OCPC750_n_3) (218.592, 232.2) -> (220.32, 232.2)
	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: BUFx3_ASAP7_75t_SL
Total net bbox length = 2.458e+05 (1.014e+05 1.444e+05) (ext = 3.774e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2320.0MB
*** Finished place_detail (0:07:17 mem=2320.0M) ***
*** maximum move = 1.73 um ***
*** Finished re-routing un-routed nets (2320.0M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2320.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 18.32
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.2 real=0:00:03.0 mem=2320.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 88 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx24_ASAP7_75t_SL 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 18.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    18.32%|        -|   0.002|   0.000|   0:00:00.0| 2108.7M|
|    18.32%|        0|   0.002|   0.000|   0:00:00.0| 2185.0M|
|    18.32%|        2|   0.002|   0.000|   0:00:01.0| 2261.3M|
|    18.29%|       17|   0.002|   0.000|   0:00:00.0| 2261.3M|
|    18.26%|        7|   0.002|   0.000|   0:00:00.0| 2261.3M|
|    18.13%|      344|   0.002|   0.000|   0:00:01.0| 2261.3M|
|    18.13%|        3|   0.002|   0.000|   0:00:00.0| 2261.3M|
|    18.13%|        0|   0.002|   0.000|   0:00:00.0| 2261.3M|
|    18.13%|        0|   0.002|   0.000|   0:00:00.0| 2261.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 18.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:03.0) **
*** Starting place_detail (0:07:24 mem=2261.3M) ***
Total net bbox length = 2.456e+05 (1.013e+05 1.443e+05) (ext = 3.774e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2261.3MB
Summary Report:
Instances move: 0 (out of 7834 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.456e+05 (1.013e+05 1.443e+05) (ext = 3.774e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2261.3MB
*** Finished place_detail (0:07:26 mem=2261.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2261.3M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:01.0 mem=2261.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:04, mem=1999.18M, totSessionCpu=0:07:27).

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 88  Num Prerouted Wires = 9524
[NR-eGR] Read numTotalNets=8360  numIgnoredNets=88
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8272 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8272 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.45% V. EstWL: 2.596514e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       212( 0.24%)        11( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)      1599( 1.78%)       131( 0.15%)         8( 0.01%)   ( 1.94%) 
[NR-eGR]      M4  (4)       540( 0.51%)        40( 0.04%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]      M5  (5)       433( 0.44%)        44( 0.05%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]      M6  (6)        56( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2863( 0.50%)       226( 0.04%)         8( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.34% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.40% V
Early Global Route congestion estimation runtime: 0.42 seconds, mem = 2006.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2006.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 88  Num Prerouted Wires = 9524
[NR-eGR] Read numTotalNets=8360  numIgnoredNets=88
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8272 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8272 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.45% V. EstWL: 2.596514e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       212( 0.24%)        11( 0.01%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]      M3  (3)      1599( 1.78%)       131( 0.15%)         8( 0.01%)   ( 1.94%) 
[NR-eGR]      M4  (4)       540( 0.51%)        40( 0.04%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]      M5  (5)       433( 0.44%)        44( 0.05%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]      M6  (6)        56( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2863( 0.50%)       226( 0.04%)         8( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.34% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.40% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29048
[NR-eGR]     M2  (2H) length: 6.803596e+04um, number of vias: 45522
[NR-eGR]     M3  (3V) length: 8.360768e+04um, number of vias: 9841
[NR-eGR]     M4  (4H) length: 3.437383e+04um, number of vias: 6698
[NR-eGR]     M5  (5V) length: 4.649867e+04um, number of vias: 2497
[NR-eGR]     M6  (6H) length: 2.103779e+04um, number of vias: 1409
[NR-eGR]     M7  (7V) length: 3.112618e+04um, number of vias: 0
[NR-eGR] Total length: 2.846801e+05um, number of vias: 95015
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1965.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.76 seconds
Extraction called for design 'riscv_top' of instances=10748 and nets=9565 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1965.047M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          2.62 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   120.96   164.16   138.24   181.44 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   120.96   181.44   138.24   198.72 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   138.24   112.32   155.52   129.60 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   138.24   164.16   155.52   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   164.16   164.16   181.44   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2003.18)
Total number of fetched objects 8664
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2218.29 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2218.29 CPU=0:00:04.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 88 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|    32|    -0.37|     6|     6|    -0.41|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  18.13|          |         |
|    10|    10|    -0.37|     6|     6|    -0.41|     0|     0|     0|     0|     0.00|     0.00|      12|      34|      18|  18.23| 0:00:00.0|  2329.8M|
|     8|     8|    -0.37|     6|     6|    -0.41|     0|     0|     0|     0|     0.00|     0.00|       1|       2|       1|  18.24| 0:00:00.0|  2329.8M|
|     8|     8|    -0.37|     6|     6|    -0.41|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  18.24| 0:00:00.0|  2329.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 10 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the solution degraded timing.
*info:     4 net(s): Could not be fixed because it is def in clock net.
*info:     2 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2329.8M) ***

*** Starting place_detail (0:07:39 mem=2329.8M) ***
Total net bbox length = 2.457e+05 (1.014e+05 1.444e+05) (ext = 3.774e+04)
Move report: Detail placement moves 3 insts, mean move: 1.80 um, max move: 3.24 um
	Max move on inst (mem/dcache/FE_OFC398_original_addr_8): (260.28, 25.92) --> (260.28, 22.68)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2329.8MB
Summary Report:
Instances move: 3 (out of 7883 movable)
Instances flipped: 0
Mean displacement: 1.80 um
Max displacement: 3.24 um (Instance: mem/dcache/FE_OFC398_original_addr_8) (260.28, 25.92) -> (260.28, 22.68)
	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: BUFx10_ASAP7_75t_SL
Total net bbox length = 2.457e+05 (1.014e+05 1.444e+05) (ext = 3.774e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 2329.8MB
*** Finished place_detail (0:07:41 mem=2329.8M) ***
*** maximum move = 3.24 um ***
*** Finished re-routing un-routed nets (2329.8M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:01.0 mem=2329.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.832%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'riscv_top' of instances=10797 and nets=9614 using extraction engine 'pre_route' .
pre_route RC Extraction called for design riscv_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1968.312M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 88  Num Prerouted Wires = 9524
[NR-eGR] Read numTotalNets=8409  numIgnoredNets=88
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8321 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8321 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.46% V. EstWL: 2.598394e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       197( 0.22%)        11( 0.01%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]      M3  (3)      1604( 1.79%)       124( 0.14%)         8( 0.01%)   ( 1.94%) 
[NR-eGR]      M4  (4)       542( 0.52%)        40( 0.04%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]      M5  (5)       446( 0.46%)        45( 0.05%)         0( 0.00%)   ( 0.50%) 
[NR-eGR]      M6  (6)        59( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)        33( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2881( 0.50%)       220( 0.04%)         8( 0.00%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.34% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.40% V
[NR-eGR] End Peak syMemory usage = 1975.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          2.62 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   120.96   164.16   138.24   181.44 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   120.96   181.44   138.24   198.72 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   138.24   112.32   155.52   129.60 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   138.24   164.16   155.52   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   164.16   164.16   181.44   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:42 mem=1968.0M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
Multi-CPU acceleration using 2 CPU(s).
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=1950.55)
Total number of fetched objects 8713
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2078.27 CPU=0:00:03.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2078.27 CPU=0:00:04.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:03.0 totSessionCpu=0:07:50 mem=2078.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:07.9 real=0:00:05.0 totSessionCpu=0:07:50 mem=2078.3M ***
   ____________________________________________________________________
__/ message from Non-Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 2 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
.Total number of fetched objects 8713
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:05.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:04.0 totSessionCpu=0:00:07.7 mem=0.0M)

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.7 real=0:00:04.0 totSessionCpu=0:00:07.7 mem=0.0M ***
Done building hold timer [22904 node(s), 31000 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.6 real=0:00:05.0 totSessionCpu=0:00:08.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:08.6/0:00:05.0 (1.7), mem = 0.0M
_______________________________________________________________________
Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 7.5 ps, libStdDelay = 1.0 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.344  |  0.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.093  | -0.093  | -0.031  | -0.070  |
|           TNS (ns):| -61.423 | -60.523 | -0.566  | -2.013  |
|    Violating Paths:|  1302   |  1269   |   33    |   73    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.266   |      6 (6)       |
|   max_tran     |      2 (2)       |   -0.167   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.251%
Routing Overflow: 0.07% H and 0.40% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:12, real = 0:00:42, mem = 1538.0M, totSessionCpu=0:08:01 **
*info: Run opt_design holdfix with 4 threads.
Info: 88 nets with fixed/cover wires excluded.
Info: 83 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:19.4 real=0:00:09.0 totSessionCpu=0:08:01 mem=2126.8M density=18.251% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.093|   -61.42|    1302|          0|       0(     0)|    18.25%|   0:00:00.0|  2205.5M|
|   1|  -0.093|   -61.42|    1302|          0|       2(     2)|    18.25%|   0:00:00.0|  2320.0M|
|   2|  -0.093|   -61.42|    1302|          0|       0(     0)|    18.25%|   0:00:00.0|  2320.0M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.093|   -61.42|    1302|          0|       0(     0)|    18.25%|   0:00:00.0|  2320.0M|
|   1|  -0.079|   -43.39|    1259|        409|       0(     0)|    18.93%|   0:00:09.0|  2366.1M|
|   2|  -0.055|   -13.39|     940|        348|       0(     0)|    19.48%|   0:00:07.0|  2366.1M|
|   3|  -0.029|    -1.26|     213|        191|       8(     6)|    19.74%|   0:00:05.0|  2366.1M|
|   4|  -0.009|    -0.05|      23|        124|       4(     2)|    19.89%|   0:00:03.0|  2366.1M|
|   5|   0.000|     0.00|       0|         12|       5(     0)|    19.90%|   0:00:00.0|  2366.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1084 cells added for Phase I
*info:    Total 19 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:41 real=0:00:34.0 totSessionCpu=0:09:23 mem=2396.6M density=19.898% ***

*info:
*info: Added a total of 1084 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           46 cells of type 'HB1xp67_ASAP7_75t_SL' used
*info:           20 cells of type 'HB1xp67_ASAP7_75t_L' used
*info:           45 cells of type 'HB1xp67_ASAP7_75t_SRAM' used
*info:          111 cells of type 'BUFx2_ASAP7_75t_SL' used
*info:            1 cell  of type 'BUFx2_ASAP7_75t_L' used
*info:           18 cells of type 'HB2xp67_ASAP7_75t_SL' used
*info:           26 cells of type 'HB2xp67_ASAP7_75t_SRAM' used
*info:            4 cells of type 'BUFx3_ASAP7_75t_SL' used
*info:           64 cells of type 'HB3xp67_ASAP7_75t_SL' used
*info:           38 cells of type 'HB3xp67_ASAP7_75t_R' used
*info:           72 cells of type 'HB3xp67_ASAP7_75t_SRAM' used
*info:            2 cells of type 'BUFx4_ASAP7_75t_R' used
*info:           65 cells of type 'BUFx4_ASAP7_75t_SRAM' used
*info:           30 cells of type 'HB4xp67_ASAP7_75t_SL' used
*info:            9 cells of type 'HB4xp67_ASAP7_75t_L' used
*info:          517 cells of type 'HB4xp67_ASAP7_75t_R' used
*info:            2 cells of type 'BUFx4f_ASAP7_75t_SL' used
*info:            1 cell  of type 'BUFx6f_ASAP7_75t_L' used
*info:            1 cell  of type 'BUFx8_ASAP7_75t_SL' used
*info:            2 cells of type 'BUFx12_ASAP7_75t_SL' used
*info:            1 cell  of type 'BUFx12f_ASAP7_75t_L' used
*info:            3 cells of type 'BUFx12f_ASAP7_75t_SRAM' used
*info:            2 cells of type 'BUFx24_ASAP7_75t_SL' used
*info:            1 cell  of type 'BUFx24_ASAP7_75t_L' used
*info:            3 cells of type 'BUFx24_ASAP7_75t_SRAM' used
*info:
*info: Total 19 instances resized
*info:       in which 10 FF resizing
*info:

*** Starting place_detail (0:09:23 mem=2396.6M) ***
Total net bbox length = 2.521e+05 (1.046e+05 1.475e+05) (ext = 3.761e+04)
Move report: Detail placement moves 1 insts, mean move: 0.22 um, max move: 0.22 um
	Max move on inst (cpu/stage2/alu/g4431): (224.21, 108.00) --> (223.99, 108.00)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 2396.6MB
Summary Report:
Instances move: 1 (out of 8967 movable)
Instances flipped: 121
Mean displacement: 0.22 um
Max displacement: 0.22 um (Instance: cpu/stage2/alu/g4431) (224.208, 108) -> (223.992, 108)
	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: OAI211xp5_ASAP7_75t_SL
Total net bbox length = 2.522e+05 (1.047e+05 1.475e+05) (ext = 3.761e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 2396.6MB
*** Finished place_detail (0:09:26 mem=2396.6M) ***
*** maximum move = 0.22 um ***
*** Finished re-routing un-routed nets (2396.6M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=2396.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:44 real=0:00:36.0 totSessionCpu=0:09:26 mem=2396.6M density=19.898%) ***
**INFO: total 1902 insts, 0 nets marked don't touch
**INFO: total 1902 insts, 0 nets marked don't touch DB property
**INFO: total 1902 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 19.309%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0005
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 19.309%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0005)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 7
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Read 53034 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=2394 numPGBlocks=53034 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 88  Num Prerouted Wires = 9524
[NR-eGR] Read numTotalNets=9493  numIgnoredNets=88
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9405 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9405 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.44% V. EstWL: 2.657826e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       235( 0.26%)        14( 0.02%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]      M3  (3)      1669( 1.86%)       140( 0.16%)        10( 0.01%)   ( 2.03%) 
[NR-eGR]      M4  (4)       543( 0.52%)        40( 0.04%)         2( 0.00%)   ( 0.56%) 
[NR-eGR]      M5  (5)       442( 0.45%)        41( 0.04%)         0( 0.00%)   ( 0.50%) 
[NR-eGR]      M6  (6)        54( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2956( 0.51%)       235( 0.04%)        12( 0.00%)   ( 0.56%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.35% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.41% V
[NR-eGR] End Peak syMemory usage = 2034.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          2.62 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   120.96   207.36   138.24   224.64 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   120.96   181.44   138.24   198.72 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   120.96   129.60   138.24   146.88 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   120.96   155.52   138.24   172.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   138.24   164.16   155.52   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir hammer_cts_debug
**opt_design ... cpu = 0:02:38, real = 0:01:10, mem = 1467.7M, totSessionCpu=0:09:27 **
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 4 CPU to Master 2 CPU and QThread 2 CPU
Multi-CPU acceleration using 2 CPU(s).
#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=1945.31)
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2065.04 CPU=0:00:03.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2065.04 CPU=0:00:04.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:04.0 totSessionCpu=0:09:33 mem=2065.0M)
2020/12/14 16:45:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
   ____________________________________________________________________
__/ message from Non-Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 2 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (2 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:05.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:05.0 totSessionCpu=0:00:16.0 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:08.4/0:00:05.0 (1.7), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.196  |  0.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.002  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.266   |      6 (6)       |
|   max_tran     |      2 (2)       |   -0.167   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.898%
Routing Overflow: 0.07% H and 0.41% V
------------------------------------------------------------
**opt_design ... cpu = 0:02:54, real = 0:01:15, mem = 1539.1M, totSessionCpu=0:09:43 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          0.001 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          2.62 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   120.96   207.36   138.24   224.64 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   120.96   181.44   138.24   198.72 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   120.96   129.60   138.24   146.88 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   120.96   155.52   138.24   172.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   138.24   164.16   155.52   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_postcts
Reset maxLocalDensity to default value from N7/N5 setting.
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early done. (took cpu=0:00:00.7 real=0:00:00.7)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late done. (took cpu=0:00:00.7 real=0:00:00.7)
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          2.62 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 2.62 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   120.96   207.36   138.24   224.64 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   120.96   181.44   138.24   198.72 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   120.96   129.60   138.24   146.88 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   120.96   155.52   138.24   172.80 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   138.24   164.16   155.52   181.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        233.11            119          0.000 ns          0.001 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPTS-17          1790  Inconsistency detected in the capacitanc...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
*** Message Summary: 3 warning(s), 1790 error(s)

#% End ccopt_design (date=12/14 16:45:26, total cpu=0:03:56, real=0:02:02, peak res=1746.2M, current mem=1555.9M)
@file(par.tcl) 107: puts "write_db pre_add_fillers" 
write_db pre_add_fillers
@file(par.tcl) 108: write_db pre_add_fillers
#% Begin write_db save design ... (date=12/14 16:45:26, mem=1555.9M)
% Begin Save ccopt configuration ... (date=12/14 16:45:26, mem=1555.9M)
% End Save ccopt configuration ... (date=12/14 16:45:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1556.6M, current mem=1556.6M)
% Begin Save netlist data ... (date=12/14 16:45:26, mem=1556.6M)
Writing Binary DB to pre_add_fillers/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:45:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1557.3M, current mem=1557.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_add_fillers/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:45:26, mem=1557.6M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:45:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1557.6M, current mem=1557.6M)
2020/12/14 16:45:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:45:27, mem=1557.7M)
% End Save clock tree data ... (date=12/14 16:45:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1557.7M, current mem=1557.7M)
Saving preference file pre_add_fillers/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:45:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
2020/12/14 16:45:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=12/14 16:45:27, mem=1572.8M)
Saving route file ...
2020/12/14 16:45:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2055.8M) ***
% End Save routing data ... (date=12/14 16:45:28, total cpu=0:00:00.1, real=0:00:01.0, peak res=1573.8M, current mem=1573.8M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:45:28 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:28 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_add_fillers/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2071.8M) ***
% Begin Save power constraints data ... (date=12/14 16:45:28, mem=1574.9M)
% End Save power constraints data ... (date=12/14 16:45:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.9M, current mem=1574.9M)
Saving rc congestion map pre_add_fillers/riscv_top.congmap.gz ...
2020/12/14 16:45:28 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:28 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving preRoute extracted patterns in file 'pre_add_fillers/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_add_fillers
#% End write_db save design ... (date=12/14 16:45:31, total cpu=0:00:02.0, real=0:00:05.0, peak res=1574.9M, current mem=1489.1M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 109: puts "ln -sfn pre_add_fillers latest" 
ln -sfn pre_add_fillers latest
@file(par.tcl) 110: ln -sfn pre_add_fillers latest
@file(par.tcl) 111: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM "
@file(par.tcl) 112: add_fillers
*INFO: Adding fillers to module cpu.
*INFO:   Added 12253 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 1288 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 816 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 3201 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 2436 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 4487 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 5423 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 29904 filler insts added - prefix FILLER_AO (CPU: 0:00:03.6).
For 29904 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to module cpu.
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO:   Added 250 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_incr_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_incr_AO).
*INFO: Total 250 filler insts added - prefix FILLER_incr_AO (CPU: 0:00:00.0).
For 250 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Pre-route DRC Violation:	250
@file(par.tcl) 113: puts "write_db pre_route_design" 
write_db pre_route_design
@file(par.tcl) 114: write_db pre_route_design
#% Begin write_db save design ... (date=12/14 16:45:34, mem=1519.8M)
% Begin Save ccopt configuration ... (date=12/14 16:45:34, mem=1519.8M)
% End Save ccopt configuration ... (date=12/14 16:45:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1519.9M, current mem=1519.9M)
% Begin Save netlist data ... (date=12/14 16:45:34, mem=1519.9M)
Writing Binary DB to pre_route_design/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:45:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1524.3M, current mem=1524.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_route_design/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:45:34, mem=1524.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:45:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1524.3M, current mem=1524.3M)
2020/12/14 16:45:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:45:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:45:35, mem=1524.3M)
% End Save clock tree data ... (date=12/14 16:45:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1524.3M, current mem=1524.3M)
Saving preference file pre_route_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:45:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
2020/12/14 16:45:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 251 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=12/14 16:45:35, mem=1531.0M)
Saving route file ...
2020/12/14 16:45:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2001.7M) ***
% End Save routing data ... (date=12/14 16:45:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1532.0M, current mem=1532.0M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:45:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_route_design/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2017.7M) ***
% Begin Save power constraints data ... (date=12/14 16:45:36, mem=1535.6M)
% End Save power constraints data ... (date=12/14 16:45:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.6M, current mem=1535.6M)
Saving rc congestion map pre_route_design/riscv_top.congmap.gz ...
2020/12/14 16:45:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:45:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving preRoute extracted patterns in file 'pre_route_design/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_route_design
#% End write_db save design ... (date=12/14 16:45:38, total cpu=0:00:02.1, real=0:00:04.0, peak res=1535.6M, current mem=1516.9M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 115: puts "ln -sfn pre_route_design latest" 
ln -sfn pre_route_design latest
@file(par.tcl) 116: ln -sfn pre_route_design latest
@file(par.tcl) 117: puts "route_design" 
route_design
@file(par.tcl) 118: route_design
#% Begin route_design (date=12/14 16:45:38, mem=1516.9M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.95 (MB), peak = 1815.62 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.

Begin checking placement ... (start mem=1999.7M, init mem=1999.7M)
Overlapping with other instance:	2
*info: Placed = 42035          (Fixed = 2914)
*info: Unplaced = 0           
Placement Density:100.00%(98816/98816)
Placement Density (including fixed std cells):100.00%(100133/100133)
PowerDomain Density <AO>:98.54%(97370/98816)
Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1999.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (88) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1999.7M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#Start route 88 clock nets...

route_global_detail

#set_db route_design_detail_end_iteration 5
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#Start route_global_detail on Mon Dec 14 16:45:39 2020
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Using multithreading with 4 threads.
#Start routing data preparation on Mon Dec 14 16:45:39 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9576 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1545.65 (MB), peak = 1815.62 (MB)
#Merging special wires using 4 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 145.63600 150.66000 ) on M1 for NET cpu/stage1/regfile/CTS_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 177.92800 188.46000 ) on M1 for NET cpu/stage1/regfile/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 144.98800 164.70000 ) on M1 for NET cpu/stage1/regfile/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 144.55600 127.98000 ) on M1 for NET cpu/stage1/regfile/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 156.22000 153.90000 ) on M1 for NET cpu/stage1/regfile/CTS_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 133.00000 129.06000 ) on M1 for NET cpu/stage1/regfile/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 197.04400 190.62000 ) on M1 for NET cpu/stage1/regfile/CTS_13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 152.22400 179.82000 ) on M1 for NET cpu/stage1/regfile/CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 106.21600 228.42000 ) on M1 for NET cpu/stage1/regfile/CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 100.38400 210.06000 ) on M1 for NET cpu/stage1/regfile/CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 150.38800 151.74000 ) on M1 for NET cpu/stage1/regfile/CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 110.96800 228.42000 ) on M1 for NET cpu/stage1/regfile/CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 151.57600 132.30000 ) on M1 for NET cpu/stage1/regfile/CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 168.20800 123.66000 ) on M1 for NET cpu/stage1/regfile/CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 106.21600 208.98000 ) on M1 for NET cpu/stage1/regfile/CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 144.98800 177.66000 ) on M1 for NET cpu/stage1/regfile/CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 225.12400 224.10000 ) on M1 for NET cpu/s2_to_s3_inst/CLKGATE_rc_gclk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#13 routed nets are extracted.
#    13 (0.12%) extracted nets are partially routed.
#75 routed net(s) are imported.
#10610 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10698.
#
#Start instance access analysis using 4 threads...
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 208.23 (MB)
#Total memory = 1755.32 (MB)
#Peak memory = 1815.62 (MB)
#
#Finished routing data preparation on Mon Dec 14 16:45:40 2020
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 233.16 (MB)
#Total memory = 1755.45 (MB)
#Peak memory = 1815.62 (MB)
#
#
#Start global routing on Mon Dec 14 16:45:40 2020
#
#Number of eco nets is 13
#
#Start global routing data preparation on Mon Dec 14 16:45:40 2020
#
#Start routing resource analysis on Mon Dec 14 16:45:40 2020
#
#Routing resource analysis is done on Mon Dec 14 16:45:40 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        1801         629       30132    95.73%
#  M2             H        1904         682       30132    26.36%
#  M3             V        1389        1041       30132    24.53%
#  M4             H        1541         498       30132     5.63%
#  M5             V        1191         429       30132     5.59%
#  M6             H         708         222       30132    11.29%
#  M7             V         612         200       30132    10.55%
#  M8             H           8        1033       30132    98.92%
#  M9             V          13         958       30132    98.15%
#  --------------------------------------------------------------
#  Total                   9168      43.59%      271188    41.86%
#
#  88 nets (0.82%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Dec 14 16:45:40 2020
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1557.53 (MB), peak = 1815.62 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1557.53 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00372
#Reroute: 0.00174
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1561.91 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1561.91 (MB), peak = 1815.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1205 (skipped).
#Total number of nets with skipped attribute = 9405 (skipped).
#Total number of routable nets = 88.
#Total number of nets in the design = 10698.
#
#13 routable nets have only global wires.
#75 routable nets have only detail routed wires.
#9405 skipped nets have only detail routed wires.
#13 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#75 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 13               0  
#------------------------------------------------
#        Total                 13               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 88            5                 4            9400  
#-------------------------------------------------------------------------------
#        Total                 88            5                 4            9400  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 18606 um.
#Total half perimeter of net bounding box = 9101 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 286 um.
#Total wire length on LAYER M3 = 5224 um.
#Total wire length on LAYER M4 = 8008 um.
#Total wire length on LAYER M5 = 4383 um.
#Total wire length on LAYER M6 = 639 um.
#Total wire length on LAYER M7 = 66 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 5523
#Up-Via Summary (total 5523):
#           
#-----------------------
# M1               1432
# M2               1494
# M3               1854
# M4                640
# M5                 99
# M6                  4
#-----------------------
#                  5523 
#
#Total number of involved priority nets 13
#Maximum src to sink distance for priority net 179.5
#Average of max src_to_sink distance for priority net 136.5
#Average of ave src_to_sink distance for priority net 72.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = -192.14 (MB)
#Total memory = 1563.31 (MB)
#Peak memory = 1815.62 (MB)
#
#Finished global routing on Mon Dec 14 16:45:40 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.33 (MB), peak = 1815.62 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 18623 um.
#Total half perimeter of net bounding box = 9101 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 288 um.
#Total wire length on LAYER M3 = 5229 um.
#Total wire length on LAYER M4 = 8018 um.
#Total wire length on LAYER M5 = 4383 um.
#Total wire length on LAYER M6 = 639 um.
#Total wire length on LAYER M7 = 66 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 5523
#Up-Via Summary (total 5523):
#           
#-----------------------
# M1               1432
# M2               1494
# M3               1854
# M4                640
# M5                 99
# M6                  4
#-----------------------
#                  5523 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1561.68 (MB), peak = 1815.62 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 39.59 (MB)
#Total memory = 1561.87 (MB)
#Peak memory = 1815.62 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.8% of the total area was rechecked for DRC, and 1.7% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#31765 out of 42035 instances (75.6%) need to be verified(marked ipoed), dirty area = 62.8%.
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        2        2
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1634.29 (MB), peak = 1815.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1635.09 (MB), peak = 1815.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 88
#Total wire length = 18631 um.
#Total half perimeter of net bounding box = 9101 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 302 um.
#Total wire length on LAYER M3 = 5294 um.
#Total wire length on LAYER M4 = 8021 um.
#Total wire length on LAYER M5 = 4318 um.
#Total wire length on LAYER M6 = 630 um.
#Total wire length on LAYER M7 = 66 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 5521
#Up-Via Summary (total 5521):
#           
#-----------------------
# M1               1432
# M2               1491
# M3               1866
# M4                634
# M5                 94
# M6                  4
#-----------------------
#                  5521 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -3.91 (MB)
#Total memory = 1557.95 (MB)
#Peak memory = 1815.62 (MB)
#route_detail Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -3.91 (MB)
#Total memory = 1557.95 (MB)
#Peak memory = 1815.62 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:12
#Increased memory = 1.08 (MB)
#Total memory = 1518.61 (MB)
#Peak memory = 1815.62 (MB)
#Number of warnings = 22
#Total number of warnings = 113
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec 14 16:45:51 2020
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#Start route_global_detail on Mon Dec 14 16:45:51 2020
#
#Generating timing data, please wait...
#9575 total nets, 88 already routed, 88 will ignore in trialRoute
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
#Reporting timing...
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2191.2 CPU=0:00:03.3 REAL=0:00:02.0)
###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:45:54 2020
#  Design:            riscv_top
#  Command:           route_design
###############################################################
#Normalized TNS: 1.00 900.00 -22.00 -0.02 -22.46 -0.02
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:02, memory = 1646.82 (MB), peak = 1815.62 (MB)
#Library Standard Delay: 1.00ps
#Slack threshold: 2.00ps
###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:45:54 2020
#  Design:            riscv_top
#  Command:           route_design
###############################################################
#*** Analyzed 27 timing critical paths
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1647.46 (MB), peak = 1815.62 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1647.73 (MB), peak = 1815.62 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.16 (MB), peak = 1815.62 (MB)
#Current view: PVT_0P63V_100C.setup_view 
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
riscv_top
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:06, memory = 1410.33 (MB), peak = 1815.62 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Dec 14 16:45:58 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9576 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1449.43 (MB), peak = 1815.62 (MB)
#Start instance access analysis using 4 threads...
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 211.33 (MB)
#Total memory = 1660.80 (MB)
#Peak memory = 1815.62 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 5
#	(M4)5 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 4
#	net priority                  : 4
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#Setup timing driven global route constraints:
#Honor OPT layer assignment for 5 nets.
#Remove OPT layer assignment for 0 nets.
#Honor USER layer assignment for 0 nets.
#Remove USER layer assignment for 0 nets.
#layer M2: M2_RC = 6.23307e-11
#layer M3: M3_RC = 6.06854e-11
#layer M4: M4_RC = 3.79089e-11
#layer M5: M5_RC = 3.848e-11
#layer M6: M6_RC = 2.3933e-11
#layer M7: M7_RC = 2.55064e-11
#Metal stack 1: M2 - M3
#Metal stack 2: M4 - M5
#Metal stack 3: M6 - M7
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=0.2 ps, 2-stack=0.2 ps
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Generating the tQuantus model file automatically.
#num_tile=19228 avg_aspect_ratio=1.204440 
#Vertical num_row 51 per_row= 372 halo= 49000 
#hor_num_col = 85 final aspect_ratio= 1.292968
#Build RC corners: cpu time = 00:00:26, elapsed time = 00:00:34, memory = 1620.55 (MB), peak = 1815.62 (MB)
#16 nets (1235.96 um) assigned to layer M6 and 23 nets (1612.53 um) assigned to layer M4
#0 inserted nodes are removed
#Honor OPT extra spacing for 0 nets.
#Remove OPT extra spacing for 0 nets.
#Honor USER extra spacing for 0 nets.
#Remove USER extra spacing for 0 nets.
#54 critical nets are selected for extra spacing.
#Honor OPT detour control for 0 nets.
#Remove OPT detour control for 0 nets.
#Honor USER detour control for 0 nets.
#Remove USER detour control for 0 nets.
#107 critical nets are selected for detour control.
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 107
#  Max Expansion Ratio      : 4
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 54
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 44
#  Bottom Preferred Layer
#  Layer M4               : 28
#  Layer M6               : 16
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:29, elapsed time = 00:00:36, memory = 1543.75 (MB), peak = 1815.62 (MB)
#Using multithreading with 4 threads.
#
#Finished routing data preparation on Mon Dec 14 16:46:35 2020
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1543.75 (MB)
#Peak memory = 1815.62 (MB)
#
#
#Start global routing on Mon Dec 14 16:46:35 2020
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Dec 14 16:46:35 2020
#
#Start routing resource analysis on Mon Dec 14 16:46:35 2020
#
#Routing resource analysis is done on Mon Dec 14 16:46:35 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        1801         629       30132    95.73%
#  M2             H        1904         682       30132    26.36%
#  M3             V        1389        1041       30132    24.53%
#  M4             H        1541         498       30132     5.63%
#  M5             V        1191         429       30132     5.59%
#  M6             H         706         224       30132    11.30%
#  M7             V         612         200       30132    10.55%
#  M8             H           8        1033       30132    98.92%
#  M9             V          13         958       30132    98.15%
#  --------------------------------------------------------------
#  Total                   9166      43.61%      271188    41.86%
#
#  142 nets (1.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Dec 14 16:46:35 2020
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1544.06 (MB), peak = 1815.62 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1544.06 (MB), peak = 1815.62 (MB)
#
#Route nets in 1/3 round...
#start global routing iteration 1...
#Initial_route: 0.07938
#Reroute: 0.07503
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.78 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.79 (MB), peak = 1815.62 (MB)
#
#Route nets in 2/3 round...
#start global routing iteration 3...
#Initial_route: 0.03728
#Reroute: 0.02288
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.79 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.79 (MB), peak = 1815.62 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 5...
#Initial_route: 3.95955
#Reroute: 8.61939
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1566.93 (MB), peak = 1815.62 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1569.59 (MB), peak = 1815.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1205 (skipped).
#Total number of routable nets = 9493.
#Total number of nets in the design = 10698.
#
#9405 routable nets have only global wires.
#88 routable nets have only detail routed wires.
#119 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 54           33                 4             53            9286  
#----------------------------------------------------------------------------------------------
#        Total                 54           33                 4             53            9286  
#----------------------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                142           33                 4             53            9286  
#----------------------------------------------------------------------------------------------
#        Total                142           33                 4             53            9286  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M2            3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            5(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  M5            4(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M6          104(0.39%)     75(0.28%)     13(0.05%)      1(0.00%)   (0.72%)
#  M7           31(0.11%)     48(0.18%)      2(0.01%)      0(0.00%)   (0.30%)
#  --------------------------------------------------------------------------
#     Total    147(0.09%)    123(0.08%)     15(0.01%)      1(0.00%)   (0.18%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.13% H + 0.05% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(V)   |       5304.33 |       5304.33 |
[hotspot] |    M2(H)   |          0.00 |          0.00 |
[hotspot] |    M3(V)   |          0.00 |          0.00 |
[hotspot] |    M4(H)   |          0.00 |          0.00 |
[hotspot] |    M5(V)   |          0.00 |          0.00 |
[hotspot] |    M6(H)   |         10.22 |         32.44 |
[hotspot] |    M7(V)   |          7.11 |         16.89 |
[hotspot] |    M8(H)   |          0.00 |          0.00 |
[hotspot] |    M9(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)  5304.33 | (M1)  5304.33 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 142
#Total wire length = 291170 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 60079 um.
#Total wire length on LAYER M3 = 89694 um.
#Total wire length on LAYER M4 = 55813 um.
#Total wire length on LAYER M5 = 58978 um.
#Total wire length on LAYER M6 = 11736 um.
#Total wire length on LAYER M7 = 14870 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 67295
#Up-Via Summary (total 67295):
#           
#-----------------------
# M1              30795
# M2              23997
# M3               6795
# M4               3807
# M5               1289
# M6                612
#-----------------------
#                 67295 
#
#Total number of involved regular nets 2448
#Maximum src to sink distance  508.0
#Average of max src_to_sink distance  72.6
#Average of ave src_to_sink distance  56.0
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 155.2
#Average of max src_to_sink distance for priority net 96.8
#Average of ave src_to_sink distance for priority net 79.0
#Max overcon = 4 tracks.
#Total overcon = 0.18%.
#Worst layer Gcell overcon rate = 0.72%.
#
#Global routing statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:19
#Increased memory = 29.75 (MB)
#Total memory = 1573.50 (MB)
#Peak memory = 1815.62 (MB)
#
#Finished global routing on Mon Dec 14 16:46:54 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.26 (MB), peak = 1815.62 (MB)
#Start Track Assignment.
#Done with 18864 horizontal wires in 2 hboxes and 17273 vertical wires in 2 hboxes.
#Done with 4972 horizontal wires in 2 hboxes and 2543 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         59664.96 	  0.05%  	  0.00% 	  0.01%
# M3         83899.70 	  0.12%  	  0.00% 	  0.03%
# M4         47879.80 	  0.37%  	  0.00% 	  0.34%
# M5         54712.59 	  0.05%  	  0.00% 	  0.04%
# M6         11111.63 	  0.02%  	  0.00% 	  0.00%
# M7         14785.21 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      272053.89  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 142
#Total wire length = 293811 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 61973 um.
#Total wire length on LAYER M3 = 89797 um.
#Total wire length on LAYER M4 = 56270 um.
#Total wire length on LAYER M5 = 59175 um.
#Total wire length on LAYER M6 = 11748 um.
#Total wire length on LAYER M7 = 14849 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 67295
#Up-Via Summary (total 67295):
#           
#-----------------------
# M1              30795
# M2              23997
# M3               6795
# M4               3807
# M5               1289
# M6                612
#-----------------------
#                 67295 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1559.09 (MB), peak = 1815.62 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        M6        M7        Total 
#	114       79        138       38        369       
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
2020/12/14 16:47:03 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:47:03 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:47:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:47:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:47:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:47:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Un-suppress "**WARN ..." messages.
#Reporting timing...
Reading RCDB with compressed RC data.
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10698,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2348.72 CPU=0:00:05.0 REAL=0:00:02.0)
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2348.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2212.14)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 9797. 
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10698,  4.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2332.76 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2332.76 CPU=0:00:00.4 REAL=0:00:00.0)
###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:47:08 2020
#  Design:            riscv_top
#  Command:           route_design
###############################################################
#Normalized TNS: 1.00 900.00 -3184.00 -3.54 -3183.57 -3.54
#Stage 1: cpu time = 00:00:09, elapsed time = 00:00:04, memory = 1684.44 (MB), peak = 1815.62 (MB)
#Library Standard Delay: 1.00ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:47:08 2020
#  Design:            riscv_top
#  Command:           route_design
###############################################################
#*** Analyzed 206 timing critical paths
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1684.90 (MB), peak = 1815.62 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1684.90 (MB), peak = 1815.62 (MB)
Worst slack reported in the design = 334.788513 (late)

*** writeDesignTiming (0:00:00.7) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.11 (MB), peak = 1815.62 (MB)
Un-suppress "**WARN ..." messages.
Current (total cpu=0:11:36, real=0:07:02, peak res=1815.6M, current mem=1532.3M)
riscv_top
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1540.9M, current mem=1540.9M)
Current (total cpu=0:11:36, real=0:07:02, peak res=1815.6M, current mem=1540.9M)
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 704
#Number of critical nets: 699
#	level 1 [ -71.9,   -1.3]: 653 nets
#	level 2 [ -63.9,  -36.9]: 23 nets
#	level 3 [ -71.9,  -43.4]: 23 nets
#Total number of nets: 9493
AAE DB initialization (MEM=2058.82 CPU=0:00:00.1 REAL=0:00:00.0) 
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#11 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=1 ps, 2-stack=2 ps
AAE DB initialization (MEM=2062.19 CPU=0:00:00.1 REAL=0:00:00.0) 
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1596.79 (MB), peak = 1815.62 (MB)
#20 nets (2268.82 um) assigned to layer M6 and 10 nets (362.908 um) assigned to layer M4
#0 inserted nodes are removed
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M2            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4           17(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  M5           27(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
#  M6          176(0.66%)    116(0.43%)     17(0.06%)      1(0.00%)   (1.16%)
#  M7           60(0.22%)     63(0.23%)      2(0.01%)      0(0.00%)   (0.46%)
#  --------------------------------------------------------------------------
#     Total    282(0.18%)    179(0.11%)     19(0.01%)      1(0.00%)   (0.31%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.21% H + 0.10% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(V)   |       5304.33 |       5304.33 |
[hotspot] |    M2(H)   |          0.00 |          0.00 |
[hotspot] |    M3(V)   |          0.00 |          0.00 |
[hotspot] |    M4(H)   |          0.00 |          0.00 |
[hotspot] |    M5(V)   |          0.00 |          0.00 |
[hotspot] |    M6(H)   |         11.33 |         48.89 |
[hotspot] |    M7(V)   |          7.11 |         23.11 |
[hotspot] |    M8(H)   |          0.00 |          0.00 |
[hotspot] |    M9(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M1)  5304.33 | (M1)  5304.33 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 4 tracks.
#Total overcon = 0.32%.
#Worst layer Gcell overcon rate = 1.20%.
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 294939 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 61152 um.
#Total wire length on LAYER M3 = 87814 um.
#Total wire length on LAYER M4 = 55572 um.
#Total wire length on LAYER M5 = 59794 um.
#Total wire length on LAYER M6 = 13491 um.
#Total wire length on LAYER M7 = 17116 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 68764
#Up-Via Summary (total 68764):
#           
#-----------------------
# M1              30795
# M2              24054
# M3               7131
# M4               4197
# M5               1680
# M6                907
#-----------------------
#                 68764 
#
#Total number of involved regular nets 2457
#Maximum src to sink distance  511.2
#Average of max src_to_sink distance  73.5
#Average of ave src_to_sink distance  56.8
#Total number of involved priority nets 92
#Maximum src to sink distance for priority net 308.6
#Average of max src_to_sink distance for priority net 72.8
#Average of ave src_to_sink distance for priority net 45.0
#cpu time = 00:00:08, elapsed time = 00:00:07, memory = 1605.31 (MB), peak = 1815.62 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.31 (MB), peak = 1815.62 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 704
#Number of critical nets: 699
#	level 1 [ -71.9,   -1.3]: 653 nets
#	level 2 [ -63.9,  -36.9]: 23 nets
#	level 3 [ -71.9,  -43.4]: 23 nets
#Total number of nets: 9493
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 1094 horizontal wires in 2 hboxes and 1066 vertical wires in 2 hboxes.
#Done with 112 horizontal wires in 2 hboxes and 105 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         58433.55 	  0.03%  	  0.00% 	  0.00%
# M3         82220.29 	  0.13%  	  0.00% 	  0.05%
# M4         47307.66 	  0.44%  	  0.00% 	  0.42%
# M5         55374.80 	  0.09%  	  0.00% 	  0.05%
# M6         12861.82 	  0.24%  	  0.10% 	  0.00%
# M7         17048.32 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      273246.43  	  0.15% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 294605 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 60757 um.
#Total wire length on LAYER M3 = 87899 um.
#Total wire length on LAYER M4 = 55614 um.
#Total wire length on LAYER M5 = 59777 um.
#Total wire length on LAYER M6 = 13461 um.
#Total wire length on LAYER M7 = 17097 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 68764
#Up-Via Summary (total 68764):
#           
#-----------------------
# M1              30795
# M2              24054
# M3               7131
# M4               4197
# M5               1680
# M6                907
#-----------------------
#                 68764 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1610.05 (MB), peak = 1815.62 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:26
#Elapsed time = 00:01:21
#Increased memory = 137.79 (MB)
#Total memory = 1577.06 (MB)
#Peak memory = 1815.62 (MB)
#Using multithreading with 4 threads.
#Start reading timing information from file .timing_file_23874.tif.gz ...
#Read in timing information for 350 ports, 9058 instances from timing file .timing_file_23874.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 329
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   WidTbl     Rect   Others   Totals
#	M1            0        0        0        5        0        0        0        5
#	M2           14       33        4        7        0        0        0       58
#	M3            4        4       13        0        0        0       16       37
#	M4            7        3        0      120       22       52       18      222
#	M5            0        0        0        0        0        0        0        0
#	M6            1        0        0        0        0        0        0        1
#	M7            6        0        0        0        0        0        0        6
#	Totals       32       40       17      132       22       52       34      329
#cpu time = 00:02:03, elapsed time = 00:02:03, memory = 1692.35 (MB), peak = 1815.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO      Mar   Totals
#	M1            0        0        0        0        0        0        0
#	M2            2        6        5        0        3        1       17
#	M3            3        4        8        1        0        0       16
#	M4            0        0        2        0        9        0       11
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            1        0        0        0        0        0        1
#	Totals        6       10       15        1       12        1       45
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1694.30 (MB), peak = 1815.62 (MB)
#start 2nd optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            0        2        2        2        1        7
#	M3            1        1        6        0        0        8
#	M4            0        0        0        2        0        2
#	Totals        1        3        8        4        1       17
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1694.30 (MB), peak = 1815.62 (MB)
#start 3rd optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short    EolKO   Totals
#	M1            0        0        0        0
#	M2            1        0        2        3
#	M3            0        2        0        2
#	M4            0        0        2        2
#	Totals        1        2        4        7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1694.72 (MB), peak = 1815.62 (MB)
#start 4th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short    EolKO   Totals
#	M1            0        0        0
#	M2            1        1        2
#	M3            0        0        0
#	M4            0        2        2
#	Totals        1        3        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1694.73 (MB), peak = 1815.62 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	M3            0        0
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1694.73 (MB), peak = 1815.62 (MB)
#start 6th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	M3            0        0
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1704.74 (MB), peak = 1815.62 (MB)
#start 7th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	M3            0        0
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1704.74 (MB), peak = 1815.62 (MB)
#start 8th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	M3            0        0
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1704.74 (MB), peak = 1815.62 (MB)
#start 9th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	M3            0        0
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1704.79 (MB), peak = 1815.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 298135 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 63959 um.
#Total wire length on LAYER M3 = 91718 um.
#Total wire length on LAYER M4 = 52792 um.
#Total wire length on LAYER M5 = 57142 um.
#Total wire length on LAYER M6 = 14496 um.
#Total wire length on LAYER M7 = 18028 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90738
#Up-Via Summary (total 90738):
#           
#-----------------------
# M1              31346
# M2              42023
# M3               9663
# M4               4586
# M5               1998
# M6               1122
#-----------------------
#                 90738 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:02:40
#Elapsed time = 00:02:39
#Increased memory = 5.83 (MB)
#Total memory = 1582.89 (MB)
#Peak memory = 1815.62 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1579.33 (MB), peak = 1815.62 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 1
#
#    By Layer and Type :
#	          EolKO   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1580.71 (MB), peak = 1815.62 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1574.59 (MB), peak = 1815.62 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:11
#Elapsed time = 00:00:08
#Increased memory = -8.30 (MB)
#Total memory = 1574.59 (MB)
#Peak memory = 1815.62 (MB)
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 298132 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 63968 um.
#Total wire length on LAYER M3 = 91736 um.
#Total wire length on LAYER M4 = 52778 um.
#Total wire length on LAYER M5 = 57123 um.
#Total wire length on LAYER M6 = 14497 um.
#Total wire length on LAYER M7 = 18030 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90739
#Up-Via Summary (total 90739):
#           
#-----------------------
# M1              31346
# M2              42024
# M3               9661
# M4               4584
# M5               2000
# M6               1124
#-----------------------
#                 90739 
#
#Total number of DRC violations = 0
#
#Start Post Route via swapping...
#55.78% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1600.51 (MB), peak = 1815.62 (MB)
#CELL_VIEW riscv_top,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 298132 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 63968 um.
#Total wire length on LAYER M3 = 91736 um.
#Total wire length on LAYER M4 = 52778 um.
#Total wire length on LAYER M5 = 57123 um.
#Total wire length on LAYER M6 = 14497 um.
#Total wire length on LAYER M7 = 18030 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90739
#Up-Via Summary (total 90739):
#           
#-----------------------
# M1              31346
# M2              42024
# M3               9661
# M4               4584
# M5               2000
# M6               1124
#-----------------------
#                 90739 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1670.25 (MB), peak = 1815.62 (MB)
#CELL_VIEW riscv_top,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Dec 14 16:51:23 2020
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 298132 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 63968 um.
#Total wire length on LAYER M3 = 91736 um.
#Total wire length on LAYER M4 = 52778 um.
#Total wire length on LAYER M5 = 57123 um.
#Total wire length on LAYER M6 = 14497 um.
#Total wire length on LAYER M7 = 18030 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90739
#Up-Via Summary (total 90739):
#           
#-----------------------
# M1              31346
# M2              42024
# M3               9661
# M4               4584
# M5               2000
# M6               1124
#-----------------------
#                 90739 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1682.38 (MB), peak = 1815.62 (MB)
#CELL_VIEW riscv_top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1580.92 (MB), peak = 1815.62 (MB)
#CELL_VIEW riscv_top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 153
#Total wire length = 298132 um.
#Total half perimeter of net bounding box = 264045 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 63968 um.
#Total wire length on LAYER M3 = 91736 um.
#Total wire length on LAYER M4 = 52778 um.
#Total wire length on LAYER M5 = 57123 um.
#Total wire length on LAYER M6 = 14497 um.
#Total wire length on LAYER M7 = 18030 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90739
#Up-Via Summary (total 90739):
#           
#-----------------------
# M1              31346
# M2              42024
# M3               9661
# M4               4584
# M5               2000
# M6               1124
#-----------------------
#                 90739 
#
#route_detail Statistics:
#Cpu time = 00:04:57
#Elapsed time = 00:04:52
#Increased memory = 1.93 (MB)
#Total memory = 1579.00 (MB)
#Peak memory = 1815.62 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:06:34
#Elapsed time = 00:06:20
#Increased memory = 67.55 (MB)
#Total memory = 1535.10 (MB)
#Peak memory = 1815.62 (MB)
#Number of warnings = 5
#Total number of warnings = 120
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec 14 16:52:11 2020
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         418.8            407                                      route_design
#route_design: cpu time = 00:06:51, elapsed time = 00:06:35, memory = 1528.79 (MB), peak = 1815.62 (MB)
#% End route_design (date=12/14 16:52:13, total cpu=0:06:51, real=0:06:35, peak res=1698.0M, current mem=1528.8M)
@file(par.tcl) 119: puts "write_db pre_opt_design" 
write_db pre_opt_design
@file(par.tcl) 120: write_db pre_opt_design
#% Begin write_db save design ... (date=12/14 16:52:13, mem=1528.8M)
% Begin Save ccopt configuration ... (date=12/14 16:52:13, mem=1528.8M)
% End Save ccopt configuration ... (date=12/14 16:52:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1529.5M, current mem=1529.5M)
% Begin Save netlist data ... (date=12/14 16:52:13, mem=1529.5M)
Writing Binary DB to pre_opt_design/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:52:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1536.7M, current mem=1536.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_opt_design/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:52:13, mem=1537.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:52:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.4M, current mem=1537.4M)
2020/12/14 16:52:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:52:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:52:14, mem=1538.0M)
% End Save clock tree data ... (date=12/14 16:52:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1538.0M, current mem=1538.0M)
Saving preference file pre_opt_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:52:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
2020/12/14 16:52:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=12/14 16:52:14, mem=1548.7M)
Saving route file ...
2020/12/14 16:52:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2077.9M) ***
% End Save routing data ... (date=12/14 16:52:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1549.6M, current mem=1549.6M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:52:14 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:14 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_opt_design/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2093.9M) ***
#Saving pin access data to file pre_opt_design/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:52:15, mem=1551.1M)
% End Save power constraints data ... (date=12/14 16:52:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1551.1M, current mem=1551.1M)
Saving preRoute extracted patterns in file 'pre_opt_design/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_opt_design
#% End write_db save design ... (date=12/14 16:52:17, total cpu=0:00:02.2, real=0:00:04.0, peak res=1551.1M, current mem=1535.8M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 121: puts "ln -sfn pre_opt_design latest" 
ln -sfn pre_opt_design latest
@file(par.tcl) 122: ln -sfn pre_opt_design latest
@file(par.tcl) 123: puts "opt_design -post_route -setup -hold" 
opt_design -post_route -setup -hold
@file(par.tcl) 124: opt_design -post_route -setup -hold
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Enable N7 maxLocalDensity: 0.92
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 4 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site coreSite.
	Cell DECAPx10_ASAP7_75t_R, site coreSite.
	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx1_ASAP7_75t_L, site coreSite.
	Cell DECAPx1_ASAP7_75t_R, site coreSite.
	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx2_ASAP7_75t_L, site coreSite.
	Cell DECAPx2_ASAP7_75t_R, site coreSite.
	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx4_ASAP7_75t_L, site coreSite.
	Cell DECAPx4_ASAP7_75t_R, site coreSite.
	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
	Cell DECAPx6_ASAP7_75t_L, site coreSite.
	Cell DECAPx6_ASAP7_75t_R, site coreSite.
	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
	...
	Reporting only the 20 first cells found...
.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1563.4M, totSessionCpu=0:16:51 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 820 library cell signatures
#Created 10698 NETS and 0 SPECIALNETS signatures
#Created 42035 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.09 (MB), peak = 1815.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1564.15 (MB), peak = 1815.62 (MB)

Begin checking placement ... (start mem=2067.2M, init mem=2059.1M)
Pre-route DRC Violation:	32
*info: Placed = 42035          (Fixed = 2914)
*info: Unplaced = 0           
Placement Density:100.00%(98816/98816)
Placement Density (including fixed std cells):100.00%(100133/100133)
PowerDomain Density <AO>:98.54%(97370/98816)
Finished check_place (total: cpu=0:00:02.9, real=0:00:03.0; vio checks: cpu=0:00:02.8, real=0:00:03.0; mem=2059.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Set spgFreeCellsHonorFence to 1
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Mon Dec 14 16:52:25 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9576 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1560.92 (MB), peak = 1815.62 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1599.96 (MB), peak = 1815.62 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1609.31 (MB), peak = 1815.62 (MB)
#Using multithreading with 4 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon Dec 14 16:52:33 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9576 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.19 (MB), peak = 1815.62 (MB)
#Start routing data preparation on Mon Dec 14 16:52:33 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9576 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.19 (MB), peak = 1815.62 (MB)
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 33 hboxes with 4 threads on machine with  Core_i5 2.98GHz 3072KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9493 nets were built. 2398 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:13, elapsed time = 00:00:04 .
#   Increased memory =   189.22 (MB), total memory =  1778.41 (MB), peak memory =  1815.62 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1620.63 (MB), peak = 1815.62 (MB)
#RC Statistics: 61933 Res, 39014 Ground Cap, 2538 XCap (Edge to Edge)
#RC V/H edge ratio: 0.61, Avg V/H Edge Length: 9050.96 (43258), Avg L-Edge Length: 15959.73 (15885)
#Start writing rcdb into /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_Bqql0C.rcdb.d
2020/12/14 16:52:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 71460 nodes, 61967 edges, and 5588 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1627.73 (MB), peak = 1815.62 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_Bqql0C.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2169.145M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_Bqql0C.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top has rcdb /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_Bqql0C.rcdb.d specified
Cell riscv_top, hinst 
Reading RCDB with compressed RC data.
2020/12/14 16:52:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:52:38 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:52:38 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2145.145M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:21
#Elapsed time = 00:00:13
#Increased memory = 60.89 (MB)
#Total memory = 1621.82 (MB)
#Peak memory = 1815.62 (MB)
#
#2398 inserted nodes are removed
Reading RCDB with compressed RC data.
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
Deleted 4487 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
Deleted 5673 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_R / prefix -).
Deleted 2436 physical insts (cell DECAPx1_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_R / prefix -).
Deleted 3201 physical insts (cell DECAPx2_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_R / prefix -).
Deleted 816 physical insts (cell DECAPx4_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_R / prefix -).
Deleted 1288 physical insts (cell DECAPx6_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_R / prefix -).
Deleted 12253 physical insts (cell DECAPx10_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix -).
Total physical insts deleted = 30154.
**INFO: Starting Blocking QThread with 4 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 4 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 4 threads

**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:05.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:02.0 totSessionCpu=0:00:23.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:02.0 totSessionCpu=0:00:23.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:07.9/0:00:03.0 (2.6), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 4 threads

**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:05.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:02.0 totSessionCpu=0:00:23.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:02.0 totSessionCpu=0:00:23.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:07.9/0:00:03.0 (2.6), mem = 0.0M

**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2119.14)
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10698,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10698,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2322.6 CPU=0:00:06.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2266.9 CPU=0:00:06.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2266.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2266.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2122.32)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9797
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10698,  5.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2242.95 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2242.95 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:04.0 totSessionCpu=0:17:34 mem=2273.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.178  |  0.093  |
|           TNS (ns):| -0.626  | -0.626  |  0.000  |  0.000  |
|    Violating Paths:|   41    |   41    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.266   |      6 (6)       |
|   max_tran     |      5 (5)       |   -0.167   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.898%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:44, real = 0:00:26, mem = 1538.5M, totSessionCpu=0:17:35 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=88, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10610 (unrouted=1205, trialRouted=0, noStatus=0, routed=9405, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1205, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 87 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cts_max_thread_override: 1 (default: auto)
    force_design_routing_status: 1 (default: auto)
    maximum_insertion_delay is set for at least one key
    preferred_extra_space is set for at least one key
    primary_delay_corner: PVT_0P63V_100C.setup_delay (default: )
    route_clock_tree_nets_in_length_order: 1 (default: false)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 8 cells
    Original list had 8 cells:
    BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    New trimmed list has 7 cells:
    BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 11 cells
    Original list had 11 cells:
    INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    New trimmed list has 10 cells:
    INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain AO:
      Buffers:     {BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
      Inverters:   {INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
      Clock gates: ICGx3_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
      Unblocked area available for placement of any clock cells in power_domain AO: 99741.197um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
      Slew time target (leaf):    69.3ps
      Slew time target (trunk):   69.3ps
      Slew time target (top):     69.3ps (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 33.6ps
      Buffer max distance: 272.774um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFx12f_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=272.774um, saturatedSlew=52.5ps, speed=4906.007um per ns, cellArea=15.394um^2 per 1000um}
      Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.343um, saturatedSlew=35.2ps, speed=5749.254um per ns, cellArea=12.413um^2 per 1000um}
      Clock gate: {lib_cell:ICGx3_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=222.857um, saturatedSlew=53.9ps, speed=5758.579um per ns, cellArea=20.935um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/my_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1305
      Delay constrained sinks:     1301
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_0P63V_100C.setup_delay:setup.late:
      Skew target:                 33.6ps
    Primary reporting skew group is skew_group clk/my_constraint_mode with 1305 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer     Via Cell    Res.      Cap.     RC       Top of Stack
    Range                 (Ohm)     (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2     VIA12       10.000    0.002    0.018    false
    M2-M3     VIA23       10.000    0.002    0.020    false
    M3-M4     VIA34       10.000    0.002    0.025    false
    M4-M5     VIA45       10.000    0.003    0.033    false
    M5-M6     VIA56       10.000    0.004    0.037    false
    M6-M7     VIA67       10.000    0.004    0.040    false
    M7-M8     VIA78       10.000    0.003    0.034    false
    M8-M9     VIA89       10.000    0.003    0.028    false
    M9-Pad    VIA9Pad     10.000    0.013    0.133    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=141.368um^2, i=0.000um^2, icg=184.758um^2, nicg=0.000um^2, l=0.000um^2, total=326.125um^2
**WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
    cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.517pF, total=0.573pF
    wire lengths     : top=0.000um, trunk=1987.044um, leaf=16657.056um, total=18644.100um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=5, worst=[4.3ps, 1.1ps, 1.0ps, 0.9ps, 0.8ps]} avg=1.6ps sd=1.5ps sum=8.1ps
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=69.3ps count=41 avg=21.6ps sd=12.5ps min=11.8ps max=67.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=9.0ps sd=0.1ps min=8.8ps max=9.1ps {0 <= 8.4ps, 1 <= 8.8ps, 3 <= 9.6ps, 0 <= 12.0ps, 0 > 12.0ps}
    Leaf  : target=69.3ps count=43 avg=57.3ps sd=8.0ps min=24.6ps max=73.6ps {2 <= 41.6ps, 8 <= 55.4ps, 28 <= 62.4ps, 3 <= 65.8ps, 1 <= 69.3ps} {0 <= 72.8ps, 1 <= 76.2ps, 0 <= 83.2ps, 0 <= 104.0ps, 0 > 104.0ps}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx1_ASAP7_75t_SL: 32 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/my_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=165.3, avg=151.2, sd=5.9], skew [31.0 vs 33.6], 100% {134.3, 165.3} (wid=49.0 ws=29.6) (gid=136.8 gs=31.4)
  Clock network insertion delays are now [134.3ps, 165.3ps] average 151.2ps std.dev 5.9ps
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ..  .60% ...80% ...100% 
  CCOpt-PRO: considered: 88, tested: 88, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ------------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  ------------------------------------------------------------------------------------------------------------------------------
  top                0                    0                    0            0                    0 (0.0%)             0 (0.0%)
  trunk              0                    0                    0            0                    0 (0.0%)             0 (0.0%)
  leaf               5 (100.0%)           1 (100.0%)           0            0                    1 (100.0%)           4 (100.0%)
  ------------------------------------------------------------------------------------------------------------------------------
  Total              5 (100%)             1 (100%)      -            -                           1 (100%)             4 (100%)
  ------------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.233um^2 (0.072%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=141.368um^2, i=0.000um^2, icg=184.991um^2, nicg=0.000um^2, l=0.000um^2, total=326.359um^2
    cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.517pF, total=0.573pF
    wire lengths     : top=0.000um, trunk=1987.044um, leaf=16657.056um, total=18644.100um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=4, worst=[1.1ps, 1.0ps, 0.9ps, 0.8ps]} avg=0.9ps sd=0.1ps sum=3.8ps
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=69.3ps count=41 avg=21.6ps sd=12.5ps min=11.8ps max=67.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=9.0ps sd=0.1ps min=8.8ps max=9.1ps {0 <= 8.4ps, 1 <= 8.8ps, 3 <= 9.6ps, 0 <= 12.0ps, 0 > 12.0ps}
    Leaf  : target=69.3ps count=43 avg=56.5ps sd=8.1ps min=24.6ps max=68.9ps {3 <= 41.6ps, 8 <= 55.4ps, 28 <= 62.4ps, 3 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SL: 31 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/my_constraint_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=165.3, avg=151.1, sd=6.1], skew [31.0 vs 33.6], 100% {134.3, 165.3} (wid=49.0 ws=29.6) (gid=136.8 gs=31.4)
  Clock network insertion delays are now [134.3ps, 165.3ps] average 151.1ps std.dev 6.1ps
  Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 7 insts, 16 nets
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=44, i=0, icg=43, nicg=0, l=0, total=87
    cell areas       : b=141.368um^2, i=0.000um^2, icg=184.991um^2, nicg=0.000um^2, l=0.000um^2, total=326.359um^2
    cell capacitance : b=0.032pF, i=0.000pF, icg=0.071pF, nicg=0.000pF, l=0.000pF, total=0.104pF
    sink capacitance : count=1305, total=0.445pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.517pF, total=0.573pF
    wire lengths     : top=0.000um, trunk=1987.044um, leaf=16657.056um, total=18644.100um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=4, worst=[1.1ps, 1.0ps, 0.9ps, 0.8ps]} avg=0.9ps sd=0.1ps sum=3.8ps
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=69.3ps count=41 avg=21.6ps sd=12.5ps min=11.8ps max=67.4ps {39 <= 41.6ps, 0 <= 55.4ps, 1 <= 62.4ps, 0 <= 65.8ps, 1 <= 69.3ps}
    Leaf  : target=8.0ps count=4 avg=9.0ps sd=0.1ps min=8.8ps max=9.1ps {0 <= 8.4ps, 1 <= 8.8ps, 3 <= 9.6ps, 0 <= 12.0ps, 0 > 12.0ps}
    Leaf  : target=69.3ps count=43 avg=56.5ps sd=8.1ps min=24.6ps max=68.9ps {3 <= 41.6ps, 8 <= 55.4ps, 28 <= 62.4ps, 3 <= 65.8ps, 1 <= 69.3ps}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 35 BUFx6f_ASAP7_75t_SRAM: 3 BUFx5_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
     ICGs: ICGx3_ASAP7_75t_SL: 9 ICGx2_ASAP7_75t_SL: 1 ICGx1_ASAP7_75t_SL: 31 ICGx1_ASAP7_75t_SRAM: 2 
  Primary reporting skew group PRO final:
    skew_group default.clk/my_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/my_constraint_mode: insertion delay [min=134.3, max=165.3, avg=151.1, sd=6.1], skew [31.0 vs 33.6], 100% {134.3, 165.3} (wid=49.0 ws=29.6) (gid=136.8 gs=31.4)
  Clock network insertion delays are now [134.3ps, 165.3ps] average 151.1ps std.dev 6.1ps
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        88 (unrouted=0, trialRouted=0, noStatus=0, routed=88, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10610 (unrouted=1205, trialRouted=0, noStatus=0, routed=9405, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1205, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.1 real=0:00:02.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   PRO
**INFO: Start fixing DRV (Mem = 2178.15M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 83 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|     9|    -0.22|     6|     6|    -0.30|     0|     0|     0|     0|     0|     0|    -0.05|    -0.60|       0|       0|       0|  19.90|          |         |
|     6|     6|    -0.17|     2|     2|    -0.30|     0|     0|     0|     0|     0|     0|    -0.05|    -0.60|       5|       0|       0|  19.93| 0:00:00.0|  2516.1M|
|     6|     6|    -0.15|     2|     2|    -0.30|     0|     0|     0|     0|     0|     0|    -0.05|    -0.60|       1|       0|       0|  19.94| 0:00:00.0|  2516.1M|
|     6|     6|    -0.15|     1|     1|    -0.30|     0|     0|     0|     0|     0|     0|    -0.05|    -0.60|       0|       0|       1|  19.94| 0:00:00.0|  2516.1M|
|     5|     5|    -0.10|     1|     1|    -0.26|     0|     0|     0|     0|     0|     0|    -0.05|    -0.60|       0|       0|       0|  19.94| 0:00:00.0|  2516.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 38 constrained nets 
Layer 6 has 36 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because it is def in clock net.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2516.1M) ***

*** Starting place_detail (0:17:46 mem=2405.1M) ***
Move report: Detail placement moves 2 insts, mean move: 1.40 um, max move: 1.73 um
	Max move on inst (mem/dcache/tie_0_cell10): (262.44, 14.04) --> (263.09, 12.96)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2413.1MB
Summary Report:
Instances move: 2 (out of 8974 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 1.73 um (Instance: mem/dcache/tie_0_cell10) (262.44, 14.04) -> (263.088, 12.96)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: TIELOx1_ASAP7_75t_SL
Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2413.1MB
*** Finished place_detail (0:17:48 mem=2413.1M) ***
Density distribution unevenness ratio = 42.314%
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:58, real = 0:00:35, mem = 1694.1M, totSessionCpu=0:17:48 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2242.17M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.08min mem=2242.2M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.178  |  0.094  |
|           TNS (ns):| -0.602  | -0.602  |  0.000  |  0.000  |
|    Violating Paths:|   39    |   39    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.264   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.101   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.938%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:58, real = 0:00:36, mem = 1694.0M, totSessionCpu=0:17:49 **
*** Timing NOT met, worst failing slack is -0.054
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 83 clock nets excluded from IPO operation.
*info: 83 clock nets excluded
*info: 2 special nets excluded.
*info: 1122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -0.602 Density 19.94
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
|  -0.054|   -0.054|  -0.602|   -0.602|    19.94%|   0:00:00.0| 2335.6M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/s1_to_s2_rs2/register_reg[17]/D                |
|  -0.003|   -0.003|  -0.007|   -0.007|    19.95%|   0:00:08.0| 2565.7M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|  -0.002|   -0.002|  -0.004|   -0.004|    19.95%|   0:00:01.0| 2565.7M|PVT_0P63V_100C.setup_view|  reg2reg| cpu/stage1/pcreg/register_reg[31]/D                |
|   0.000|    0.001|   0.000|    0.000|    19.96%|   0:00:00.0| 2565.7M|                       NA|       NA| NA                                                 |
|   0.000|    0.001|   0.000|    0.000|    19.96%|   0:00:00.0| 2565.7M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:09.0 mem=2565.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.9 real=0:00:09.0 mem=2565.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 19.96
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 88 constrained nets 
Layer 4 has 38 constrained nets 
Layer 6 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:16.7 real=0:00:09.0 mem=2565.7M) ***
*** Starting place_detail (0:18:13 mem=2400.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2432.4MB
Summary Report:
Instances move: 0 (out of 8980 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2432.4MB
*** Finished place_detail (0:18:15 mem=2432.4M) ***
Density distribution unevenness ratio = 42.316%
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:18:17 mem=2208.3M ***
**INFO: Starting Blocking QThread with 4 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 4 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 4 threads

Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:04.0 totSessionCpu=0:00:36.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:13.7 real=0:00:05.0 totSessionCpu=0:00:36.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/coe_eosdata_xiuhYK/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [24983 node(s), 32958 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:06.0 totSessionCpu=0:00:38.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.0/0:00:06.0 (2.5), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 4 threads

Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9809
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10710,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:04.0 totSessionCpu=0:00:36.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:13.7 real=0:00:05.0 totSessionCpu=0:00:36.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/coe_eosdata_xiuhYK/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [24983 node(s), 32958 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:06.0 totSessionCpu=0:00:38.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:15.0/0:00:06.0 (2.5), mem = 0.0M

Done building cte setup timing graph (fixHold) cpu=0:00:15.8 real=0:00:07.0 totSessionCpu=0:18:33 mem=2212.4M ***
Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/coe_eosdata_xiuhYK/PVT_0P77V_0C.hold_view.twf 
	 Loading view 1 PVT_0P77V_0C.hold_view 

*Info: minBufDelay = 7.5 ps, libStdDelay = 1.0 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.178  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  | -0.006  |  0.004  |
|           TNS (ns):| -0.034  | -0.021  | -0.013  |  0.000  |
|    Violating Paths:|   23    |   19    |    4    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.264   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.101   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.955%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:45, real = 0:01:04, mem = 1706.1M, totSessionCpu=0:18:35 **
*info: Run opt_design holdfix with 4 threads.
Info: 83 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:18.7 real=0:00:10.0 totSessionCpu=0:18:36 mem=2320.6M density=19.955% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.007|    -0.03|      21|          0|       0(     0)|    19.96%|   0:00:00.0|  2406.9M|
|   1|  -0.007|    -0.03|      13|          0|      10(    10)|    19.96%|   0:00:00.0|  2483.2M|
|   2|  -0.007|    -0.03|      13|          0|       0(     0)|    19.96%|   0:00:00.0|  2483.2M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.007|    -0.03|      13|          0|       0(     0)|    19.96%|   0:00:00.0|  2483.2M|
|   1|   0.000|     0.00|       0|          4|       0(     0)|    19.97%|   0:00:01.0|  2495.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 4 cells added for Phase I
*info:    Total 10 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:20.8 real=0:00:11.0 totSessionCpu=0:18:38 mem=2556.9M density=19.966% ***

*info:
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'HB1xp67_ASAP7_75t_SL' used
*info:            1 cell  of type 'HB1xp67_ASAP7_75t_SRAM' used
*info:            1 cell  of type 'HB4xp67_ASAP7_75t_SL' used
*info:            1 cell  of type 'BUFx24_ASAP7_75t_SL' used
*info:
*info: Total 10 instances resized
*info:       in which 10 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:20.8 real=0:00:11.0 totSessionCpu=0:18:38 mem=2556.9M density=19.966%) ***
**INFO: total 470 insts, 0 nets marked don't touch
**INFO: total 470 insts, 0 nets marked don't touch DB property
**INFO: total 470 insts, 0 nets unmarked don't touch

*** Starting place_detail (0:18:38 mem=2445.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2453.9MB
Summary Report:
Instances move: 0 (out of 8984 movable)
Instances flipped: 1
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 2453.9MB
*** Finished place_detail (0:18:40 mem=2453.9M) ***
Density distribution unevenness ratio = 42.309%
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ps          1.021 ps  postroute.hold
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:01:50, real = 0:01:08, mem = 1696.3M, totSessionCpu=0:18:41 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2209.78M, totSessionCpu=0:18:43).
**opt_design ... cpu = 0:01:52, real = 0:01:09, mem = 1700.7M, totSessionCpu=0:18:43 **

Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 67 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 318 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 318 (3.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.178  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.264   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.101   |      5 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.966%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:53, real = 0:01:10, mem = 1639.9M, totSessionCpu=0:18:44 **
For 29848 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to module cpu.
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 12238 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 6 filler insts (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 1284 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 4 filler insts (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 812 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 13 filler insts (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 3185 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 6 filler insts (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 2429 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 15 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 4482 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 23 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 5418 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 29915 filler insts added - prefix FILLER_AO (CPU: 0:00:03.6).
For 67 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to module cpu.
*INFO:   Added 0 filler inst of any cell-type.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 42
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 42

route_global_detail

#set_db route_design_bottom_routing_layer 2
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#Start route_global_detail on Mon Dec 14 16:53:35 2020
#
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#Created 1008 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 59
#  Number of instances deleted (including moved) = 282
#  Number of instances resized = 36
#  Number of instances with same cell size swap = 16
#  Total number of placement changes (moved instances are counted twice) = 377
#Using multithreading with 4 threads.
#Start routing data preparation on Mon Dec 14 16:53:36 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1625.73 (MB), peak = 1965.59 (MB)
#Merging special wires using 4 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 259.13600 88.02000 ) on M1 for NET cpu/stage2/alu/FE_OFN109_FE_DBTN48_stage2_alu_in2_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 161.93600 219.78000 ) on M1 for NET cpu/stage1/regfile/FE_PSN2322_n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 167.98400 206.82000 ) on M1 for NET cpu/stage1/regfile/n_203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 257.89200 88.02000 ) on M1 for NET cpu/stage2/alu/FE_DBTN48_stage2_alu_in2_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 209.44800 179.82000 ) on M1 for NET cpu/stage1/pcselmux/FE_PSN2325_n_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN GCLK at ( 229.49200 224.10000 ) on M1 for NET cpu/s2_to_s3_inst/CLKGATE_rc_gclk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 160.69200 219.78000 ) on M1 for NET cpu/stage1/regfile/n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 208.83600 179.82000 ) on M1 for NET cpu/stage1/pcselmux/n_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 231.38000 228.42000 ) on M1 for NET cpu/FE_OFN704_stage2_inst_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 214.46400 211.14000 ) on M1 for NET cpu/stage1_inst[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 167.76800 134.53200 ) on M1 for NET cpu/stage1/regfile/n_420. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 146.46000 173.41200 ) on M1 for NET cpu/stage1/regfile/n_313. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 203.66400 242.46000 ) on M1 for NET cpu/stage1/nopselmux/FE_PHN1477_FE_OFN691_NOPSignal. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 211.83200 210.06000 ) on M1 for NET cpu/stage1/nopselmux/FE_PHN1477_FE_OFN691_NOPSignal. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 209.03200 138.78000 ) on M1 for NET cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_n_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 145.98800 173.34000 ) on M1 for NET cpu/stage1/regfile/FE_DBTN89_n_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 207.98400 147.42000 ) on M1 for NET cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_n_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 214.29600 170.10000 ) on M1 for NET cpu/stage1/pcadder/add_16_35_Y_add_15_34_Y_add_14_33_n_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 260.68800 118.26000 ) on M1 for NET cpu/stage2/alu/sub_24_21_Y_add_23_21_n_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 151.00800 206.82000 ) on M1 for NET cpu/stage1/regfile/n_263. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1061 routed nets are extracted.
#    51 (0.48%) extracted nets are partially routed.
#8444 routed net(s) are imported.
#4 (0.04%) nets are without wires.
#1205 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10714.
#
#Start instance access analysis using 4 threads...
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 208.71 (MB)
#Total memory = 1834.45 (MB)
#Peak memory = 1965.59 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Dec 14 16:53:37 2020
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 213.50 (MB)
#Total memory = 1834.45 (MB)
#Peak memory = 1965.59 (MB)
#
#
#Start global routing on Mon Dec 14 16:53:37 2020
#
#Number of eco nets is 51
#
#Start global routing data preparation on Mon Dec 14 16:53:37 2020
#
#Start routing resource analysis on Mon Dec 14 16:53:37 2020
#
#Routing resource analysis is done on Mon Dec 14 16:53:37 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V        1801         629       30132    95.73%
#  M2             H        1904         682       30132    26.36%
#  M3             V        1389        1041       30132    24.53%
#  M4             H        1541         498       30132     5.63%
#  M5             V        1191         429       30132     5.59%
#  M6             H         634         296       30132    14.12%
#  M7             V         529         283       30132    13.87%
#  M8             H           8        1033       30132    98.92%
#  M9             V          13         958       30132    98.15%
#  --------------------------------------------------------------
#  Total                   9011      45.61%      271188    42.54%
#
#  223 nets (2.08%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Dec 14 16:53:37 2020
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1636.45 (MB), peak = 1965.59 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1636.45 (MB), peak = 1965.59 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00231
#Reroute: 0.00281
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.83 (MB), peak = 1965.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1640.83 (MB), peak = 1965.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1205 (skipped).
#Total number of routable nets = 9509.
#Total number of nets in the design = 10714.
#
#55 routable nets have only global wires.
#9454 routable nets have only detail routed wires.
#21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#297 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 12            9              34  
#-------------------------------------------------------------
#        Total                 12            9              34  
#-------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                223           64                 4             52            9191  
#----------------------------------------------------------------------------------------------
#        Total                223           64                 4             52            9191  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            5(0.02%)      0(0.00%)   (0.02%)
#  M7            0(0.00%)      2(0.01%)   (0.01%)
#  ----------------------------------------------
#     Total      5(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 223
#Total wire length = 298271 um.
#Total half perimeter of net bounding box = 264218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 64011 um.
#Total wire length on LAYER M3 = 91753 um.
#Total wire length on LAYER M4 = 52789 um.
#Total wire length on LAYER M5 = 57172 um.
#Total wire length on LAYER M6 = 14516 um.
#Total wire length on LAYER M7 = 18031 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90847
#Up-Via Summary (total 90847):
#           
#-----------------------
# M1              31374
# M2              42053
# M3               9684
# M4               4603
# M5               2006
# M6               1127
#-----------------------
#                 90847 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 30.8
#Average of max src_to_sink distance for priority net 30.8
#Average of ave src_to_sink distance for priority net 17.7
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -191.62 (MB)
#Total memory = 1642.82 (MB)
#Peak memory = 1965.59 (MB)
#
#Finished global routing on Mon Dec 14 16:53:37 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1632.95 (MB), peak = 1965.59 (MB)
#Start Track Assignment.
#Done with 26 horizontal wires in 2 hboxes and 22 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 223
#Total wire length = 298319 um.
#Total half perimeter of net bounding box = 264218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 64022 um.
#Total wire length on LAYER M3 = 91764 um.
#Total wire length on LAYER M4 = 52795 um.
#Total wire length on LAYER M5 = 57182 um.
#Total wire length on LAYER M6 = 14520 um.
#Total wire length on LAYER M7 = 18035 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90847
#Up-Via Summary (total 90847):
#           
#-----------------------
# M1              31374
# M2              42053
# M3               9684
# M4               4603
# M5               2006
# M6               1127
#-----------------------
#                 90847 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.49 (MB), peak = 1965.59 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        M6        Total 
#	2         1         4         7         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 51.97 (MB)
#Total memory = 1672.92 (MB)
#Peak memory = 1965.59 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.9% of the total area was rechecked for DRC, and 4.8% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   Totals
#	M1            0        0        0        0        0        0
#	M2            0        0        2        0        0        2
#	M3            0        0        0        0        0        0
#	M4            1        1        0        1        1        4
#	Totals        1        1        2        1        1        6
#95 out of 41812 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
#1.6% of the total area is being checked for drcs
#1.6% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   Totals
#	M1            0        0        0        0        0        0
#	M2            0        0        2        0        0        2
#	M3            0        0        0        0        0        0
#	M4            1        1        0        1        1        4
#	Totals        1        1        2        1        1        6
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1754.93 (MB), peak = 1965.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.15 (MB), peak = 1965.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 223
#Total wire length = 298237 um.
#Total half perimeter of net bounding box = 264218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 64008 um.
#Total wire length on LAYER M3 = 91759 um.
#Total wire length on LAYER M4 = 52792 um.
#Total wire length on LAYER M5 = 57145 um.
#Total wire length on LAYER M6 = 14511 um.
#Total wire length on LAYER M7 = 18021 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90875
#Up-Via Summary (total 90875):
#           
#-----------------------
# M1              31378
# M2              42069
# M3               9693
# M4               4609
# M5               2006
# M6               1120
#-----------------------
#                 90875 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -30.05 (MB)
#Total memory = 1642.87 (MB)
#Peak memory = 1965.59 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Dec 14 16:53:50 2020
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 223
#Total wire length = 298237 um.
#Total half perimeter of net bounding box = 264218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 64008 um.
#Total wire length on LAYER M3 = 91759 um.
#Total wire length on LAYER M4 = 52792 um.
#Total wire length on LAYER M5 = 57145 um.
#Total wire length on LAYER M6 = 14511 um.
#Total wire length on LAYER M7 = 18021 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90875
#Up-Via Summary (total 90875):
#           
#-----------------------
# M1              31378
# M2              42069
# M3               9693
# M4               4609
# M5               2006
# M6               1120
#-----------------------
#                 90875 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.23 (MB), peak = 1965.59 (MB)
#CELL_VIEW riscv_top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 223
#Total wire length = 298237 um.
#Total half perimeter of net bounding box = 264218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 64008 um.
#Total wire length on LAYER M3 = 91759 um.
#Total wire length on LAYER M4 = 52792 um.
#Total wire length on LAYER M5 = 57145 um.
#Total wire length on LAYER M6 = 14511 um.
#Total wire length on LAYER M7 = 18021 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 90875
#Up-Via Summary (total 90875):
#           
#-----------------------
# M1              31378
# M2              42069
# M3               9693
# M4               4609
# M5               2006
# M6               1120
#-----------------------
#                 90875 
#
#route_detail Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -31.81 (MB)
#Total memory = 1641.11 (MB)
#Peak memory = 1965.59 (MB)
#Updating routing design signature
#Created 820 library cell signatures
#Created 10714 NETS and 0 SPECIALNETS signatures
#Created 41812 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.36 (MB), peak = 1965.59 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1641.54 (MB), peak = 1965.59 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:16
#Increased memory = -48.45 (MB)
#Total memory = 1607.68 (MB)
#Peak memory = 1965.59 (MB)
#Number of warnings = 25
#Total number of warnings = 151
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec 14 16:53:51 2020
#
**opt_design ... cpu = 0:02:16, real = 0:01:30, mem = 1569.0M, totSessionCpu=0:19:07 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Mon Dec 14 16:53:52 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.96 (MB), peak = 1965.59 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1611.24 (MB), peak = 1965.59 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1621.27 (MB), peak = 1965.59 (MB)
#Using multithreading with 4 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon Dec 14 16:53:59 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.21 (MB), peak = 1965.59 (MB)
#Start routing data preparation on Mon Dec 14 16:54:00 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.21 (MB), peak = 1965.59 (MB)
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 33 hboxes with 4 threads on machine with  Core_i5 3.29GHz 3072KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9509 nets were built. 2395 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:12, elapsed time = 00:00:04 .
#   Increased memory =   154.09 (MB), total memory =  1757.30 (MB), peak memory =  1965.59 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.45 (MB), peak = 1965.59 (MB)
#RC Statistics: 61959 Res, 39024 Ground Cap, 2541 XCap (Edge to Edge)
#RC V/H edge ratio: 0.61, Avg V/H Edge Length: 9053.80 (43253), Avg L-Edge Length: 15960.61 (15908)
#Start writing rcdb into /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_YWMNBr.rcdb.d
2020/12/14 16:54:04 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:04 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 71502 nodes, 61993 edges, and 5594 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1639.53 (MB), peak = 1965.59 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_YWMNBr.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2186.605M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_YWMNBr.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top has rcdb /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_YWMNBr.rcdb.d specified
Cell riscv_top, hinst 
Reading RCDB with compressed RC data.
2020/12/14 16:54:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2162.605M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:20
#Elapsed time = 00:00:13
#Increased memory = 62.51 (MB)
#Total memory = 1635.47 (MB)
#Peak memory = 1965.59 (MB)
#
#2395 inserted nodes are removed
**opt_design ... cpu = 0:02:38, real = 0:01:44, mem = 1592.4M, totSessionCpu=0:19:28 **
**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2172.41)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2364.32 CPU=0:00:06.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2364.32 CPU=0:00:07.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2364.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2364.3M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2200.67)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2340.37 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2340.37 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:05.0 totSessionCpu=0:19:40 mem=2371.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.178  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.264   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.101   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.966%
       (99.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:02:50, real = 0:01:50, mem = 1667.7M, totSessionCpu=0:19:41 **
**opt_design ... cpu = 0:02:50, real = 0:01:50, mem = 1667.7M, totSessionCpu=0:19:41 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:02:50, real = 0:01:50, mem = 1667.7M, totSessionCpu=0:19:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2198.67M, totSessionCpu=0:19:41).
**opt_design ... cpu = 0:02:50, real = 0:01:50, mem = 1667.7M, totSessionCpu=0:19:41 **

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   postroute.recovery
Latch borrow mode reset to max_borrow
Set spgFreeCellsHonorFence to 1
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:53, real = 0:01:52, mem = 1670.5M, totSessionCpu=0:19:43 **
2020/12/14 16:54:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
**INFO: Starting Blocking QThread with 4 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 4 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 4 threads

**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:05.0 totSessionCpu=0:00:51.2 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:14.7/0:00:06.0 (2.4), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 4 threads

**ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
Type 'man IMPTS-17' for more detail.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:09.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  8.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:05.0 totSessionCpu=0:00:51.2 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:14.7/0:00:06.0 (2.4), mem = 0.0M

2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.178  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.000  |  0.004  |
|           TNS (ns):| -0.000  | -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |    0    |
|          All Paths:|  1344   |  1269   |   43    |  1344   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.264   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.101   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.966%
       (99.999% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:03:08, real = 0:01:59, mem = 1671.5M, totSessionCpu=0:19:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          0.001 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         195.6            128          0.000 ns          0.001 ns  opt_design_postroute
Reset maxLocalDensity to default value from N7/N5 setting.
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
@file(par.tcl) 125: puts "write_db pre_write_regs" 
write_db pre_write_regs
@file(par.tcl) 126: write_db pre_write_regs
#% Begin write_db save design ... (date=12/14 16:54:21, mem=1681.4M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save ccopt configuration ... (date=12/14 16:54:21, mem=1681.4M)
% End Save ccopt configuration ... (date=12/14 16:54:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1681.8M, current mem=1681.8M)
% Begin Save netlist data ... (date=12/14 16:54:22, mem=1681.8M)
Writing Binary DB to pre_write_regs/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:54:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1684.5M, current mem=1684.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_write_regs/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:54:22, mem=1685.1M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:54:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.1M, current mem=1685.1M)
2020/12/14 16:54:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:54:22, mem=1707.7M)
% End Save clock tree data ... (date=12/14 16:54:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.7M, current mem=1707.7M)
Saving preference file pre_write_regs/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:54:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:54:22, mem=1716.1M)
Saving route file ...
2020/12/14 16:54:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2213.7M) ***
% End Save routing data ... (date=12/14 16:54:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1717.1M, current mem=1717.1M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:54:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_write_regs/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2229.7M) ***
#Saving pin access data to file pre_write_regs/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:54:23, mem=1720.6M)
% End Save power constraints data ... (date=12/14 16:54:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.6M, current mem=1720.6M)
Saving preRoute extracted patterns in file 'pre_write_regs/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_write_regs
#% End write_db save design ... (date=12/14 16:54:26, total cpu=0:00:02.2, real=0:00:05.0, peak res=1720.6M, current mem=1695.0M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 127: puts "ln -sfn pre_write_regs latest" 
ln -sfn pre_write_regs latest
@file(par.tcl) 128: ln -sfn pre_write_regs latest
@file(par.tcl) 130: set write_cells_ir "./find_regs_cells.json"
@file(par.tcl) 131: set write_cells_ir [open $write_cells_ir "w"]
@file(par.tcl) 132: puts $write_cells_ir "\["
@file(par.tcl) 134: set refs [get_db [get_db lib_cells -if .is_flop==true] .base_name]
@file(par.tcl) 136: set len [llength $refs]
@file(par.tcl) 138: for {set i 0} {$i < [llength $refs]} {incr i} {
            if {$i == $len - 1} {
                puts $write_cells_ir "    \"[lindex $refs $i]\""
            } else {
                puts $write_cells_ir "    \"[lindex $refs $i]\","
            }
        }
@file(par.tcl) 146: puts $write_cells_ir "\]"
@file(par.tcl) 147: close $write_cells_ir
@file(par.tcl) 148: set write_regs_ir "./find_regs_paths.json"
@file(par.tcl) 149: set write_regs_ir [open $write_regs_ir "w"]
@file(par.tcl) 150: puts $write_regs_ir "\["
@file(par.tcl) 152: set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
@file(par.tcl) 154: set len [llength $regs]
@file(par.tcl) 156: for {set i 0} {$i < [llength $regs]} {incr i} {
            #regsub -all {/} [lindex $regs $i] . myreg
            set myreg [lindex $regs $i]
            if {$i == $len - 1} {
                puts $write_regs_ir "    \"$myreg\""
            } else {
                puts $write_regs_ir "    \"$myreg\","
            }
        }
@file(par.tcl) 166: puts $write_regs_ir "\]"
@file(par.tcl) 168: close $write_regs_ir
@file(par.tcl) 170: puts "write_db pre_write_design" 
write_db pre_write_design
@file(par.tcl) 171: write_db pre_write_design
#% Begin write_db save design ... (date=12/14 16:54:26, mem=1695.1M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save ccopt configuration ... (date=12/14 16:54:26, mem=1695.1M)
% End Save ccopt configuration ... (date=12/14 16:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.2M, current mem=1695.2M)
% Begin Save netlist data ... (date=12/14 16:54:26, mem=1695.2M)
Writing Binary DB to pre_write_design/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:54:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1702.0M, current mem=1702.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_write_design/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:54:26, mem=1702.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.0M, current mem=1702.0M)
2020/12/14 16:54:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:26 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:26 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:54:26, mem=1702.0M)
% End Save clock tree data ... (date=12/14 16:54:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.0M, current mem=1702.0M)
Saving preference file pre_write_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:54:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:54:27, mem=1709.8M)
Saving route file ...
2020/12/14 16:54:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2244.8M) ***
% End Save routing data ... (date=12/14 16:54:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1710.8M, current mem=1710.8M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:54:27 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:27 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_write_design/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2260.8M) ***
#Saving pin access data to file pre_write_design/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:54:27, mem=1712.7M)
% End Save power constraints data ... (date=12/14 16:54:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.7M, current mem=1712.7M)
Saving preRoute extracted patterns in file 'pre_write_design/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_write_design
#% End write_db save design ... (date=12/14 16:54:30, total cpu=0:00:02.1, real=0:00:04.0, peak res=1712.7M, current mem=1697.2M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 172: puts "ln -sfn pre_write_design latest" 
ln -sfn pre_write_design latest
@file(par.tcl) 173: ln -sfn pre_write_design latest
@file(par.tcl) 174: puts "write_db riscv_top_FINAL -def -verilog" 
write_db riscv_top_FINAL -def -verilog
@file(par.tcl) 175: write_db riscv_top_FINAL -def -verilog
#% Begin write_db save design ... (date=12/14 16:54:30, mem=1697.2M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save ccopt configuration ... (date=12/14 16:54:30, mem=1697.2M)
% End Save ccopt configuration ... (date=12/14 16:54:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1697.3M, current mem=1697.3M)
% Begin Save netlist data ... (date=12/14 16:54:30, mem=1697.3M)
Writing Binary DB to riscv_top_FINAL/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:54:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1705.9M, current mem=1705.9M)
Writing Netlist "riscv_top_FINAL/riscv_top.v.gz" ...
2020/12/14 16:54:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file riscv_top_FINAL/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:54:30, mem=1705.9M)
Saving AAE Data ...
2020/12/14 16:54:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save AAE data ... (date=12/14 16:54:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1705.9M, current mem=1705.9M)
2020/12/14 16:54:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:54:30, mem=1706.0M)
% End Save clock tree data ... (date=12/14 16:54:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.0M, current mem=1706.0M)
Saving preference file riscv_top_FINAL/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:54:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:54:31, mem=1713.1M)
Saving route file ...
2020/12/14 16:54:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2258.8M) ***
% End Save routing data ... (date=12/14 16:54:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1714.1M, current mem=1714.1M)
Saving Def ...
Writing DEF file 'riscv_top_FINAL/riscv_top.def.gz', current time is Mon Dec 14 16:54:31 2020 ...
unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
2020/12/14 16:54:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
DEF file 'riscv_top_FINAL/riscv_top.def.gz' is written, current time is Mon Dec 14 16:54:31 2020 ...
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:54:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file riscv_top_FINAL/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2274.8M) ***
#Saving pin access data to file riscv_top_FINAL/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:54:32, mem=1717.1M)
% End Save power constraints data ... (date=12/14 16:54:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1717.1M, current mem=1717.1M)
Saving preRoute extracted patterns in file 'riscv_top_FINAL/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design riscv_top_FINAL
#% End write_db save design ... (date=12/14 16:54:34, total cpu=0:00:02.5, real=0:00:04.0, peak res=1717.1M, current mem=1699.9M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 176: puts "set_db write_stream_virtual_connection false" 
set_db write_stream_virtual_connection false
@file(par.tcl) 177: set_db write_stream_virtual_connection false
@file(par.tcl) 178: puts "write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } " 
write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
@file(par.tcl) 179: write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.lvs.v -top_module_first -top_module riscv_top -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
Writing Netlist "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.lvs.v" ...
**WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
@file(par.tcl) 180: puts "write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } " 
write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
@file(par.tcl) 181: write_netlist /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.sim.v -top_module_first -top_module riscv_top -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM } 
Writing Netlist "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.sim.v" ...
@file(par.tcl) 182: puts "write_stream -mode ALL -map_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds }  /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds" 
write_stream -mode ALL -map_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds }  /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds
@file(par.tcl) 183: write_stream -mode ALL -map_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7PDK_r1p5.tar.bz2/asap7PDK_r1p5/cdslib/asap7_TechLib/asap7_fromAPR.layermap -uniquify_cell_names -merge { /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds }  /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds
Finding the highest version number among the merge files
Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has version number: 600
Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has version number: 600
Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has version number: 600
Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds has version number: 600
Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds has version number: 600

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 4000 ******
	****** output gds2 file unit per micron = 4000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 600)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    101                             COMP
    235                          DIEAREA
    18                                V0
    19                                M1
    21                                V1
    20                                M2
    25                                V2
    30                                M3
    35                                V3
    40                                M4
    45                                V4
    50                                M5
    55                                V5
    60                                M6
    65                                V6
    70                                M7
    75                                V7
    80                                M8
    85                                V8
    90                                M9
    95                                V9
    19                                M1
    20                                M2
    30                                M3
    40                                M4
    50                                M5
    60                                M6
    70                                M7
    80                                M8
    90                                M9
    95                               Pad


Stream Out Information Processed for GDS version 600:
Units: 4000 DBU

Object                             Count
----------------------------------------
Instances                          41812

Ports/Pins                          1161
    metal layer M1                   503
    metal layer M5                   200
    metal layer M7                   150
    metal layer M9                   308

Nets                               86064
    metal layer M2                 42103
    metal layer M3                 29749
    metal layer M4                  7830
    metal layer M5                  4001
    metal layer M6                  1698
    metal layer M7                   683

    Via Instances                  90875

Special Nets                        1653
    metal layer M1                   858
    metal layer M3                   121
    metal layer M4                   171
    metal layer M5                    66
    metal layer M6                    56
    metal layer M7                    50
    metal layer M8                   177
    metal layer M9                   154

    Via Instances                  47464

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1163
    metal layer M1                   505
    metal layer M5                   200
    metal layer M7                   150
    metal layer M9                   308


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds to register cell name ......
Scanning GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds to register cell name ......
Scanning GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds to register cell name ......
Scanning GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds to register cell name ......
Scanning GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds to register cell name ......
Merging GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds ......
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has version number: 600.
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_R.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds ......
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has version number: 600.
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_L.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds ......
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has version number: 600.
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SL.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds ......
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has version number: 600.
	****** Merge file: /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/asap7sc7p5t_24_SRAM.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
Merging GDS file /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds ......
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds has version number: 600.
	****** Merge file: /home/ff/eecs151/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds has units: 1000 per micron.
	****** unit scaling factor = 4 ******
######Streamout is finished!
@file(par.tcl) 184: puts "write_sdf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.par.sdf" 
write_sdf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.par.sdf
@file(par.tcl) 185: write_sdf /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.par.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_top
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2235.55)
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  89.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433.06 CPU=0:00:14.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2433.06 CPU=0:00:15.7 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2433.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2433.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=2263.89)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  5.4 percent of the nets selected for SI analysis
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 9813
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10714,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2461.83 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2461.83 CPU=0:00:03.3 REAL=0:00:01.0)
@file(par.tcl) 186: puts "set_db extract_rc_coupled true" 
set_db extract_rc_coupled true
@file(par.tcl) 187: set_db extract_rc_coupled true
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
@file(par.tcl) 188: puts "extract_rc" 
extract_rc
@file(par.tcl) 189: extract_rc
#WARNING (NRDB-976) The TRACK STEP 0.3840 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Mon Dec 14 16:54:44 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.28800    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.38400    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.36000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.38400    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1569.40 (MB), peak = 1965.59 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1605.96 (MB), peak = 1965.59 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1615.78 (MB), peak = 1965.59 (MB)
#Using multithreading with 4 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon Dec 14 16:54:52 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.59 (MB), peak = 1965.59 (MB)
#Start routing data preparation on Mon Dec 14 16:54:52 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.770.
#Voltage range [0.000 - 0.630] has 9592 nets.
#Voltage range [0.000 - 0.770] has 1120 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.59 (MB), peak = 1965.59 (MB)
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x8 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 33 hboxes with 4 threads on machine with  Core_i5 3.40GHz 3072KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9509 nets were built. 2395 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:12, elapsed time = 00:00:04 .
#   Increased memory =   165.47 (MB), total memory =  1763.05 (MB), peak memory =  1965.59 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.55 (MB), peak = 1965.59 (MB)
#RC Statistics: 61959 Res, 39024 Ground Cap, 2541 XCap (Edge to Edge)
#RC V/H edge ratio: 0.61, Avg V/H Edge Length: 9053.80 (43253), Avg L-Edge Length: 15960.61 (15908)
#Start writing rcdb into /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_fKUlOx.rcdb.d
2020/12/14 16:54:56 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:56 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 71502 nodes, 61993 edges, and 5594 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1630.96 (MB), peak = 1965.59 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_fKUlOx.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2281.730M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_fKUlOx.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell riscv_top has rcdb /tmp/innovus_temp_23874_c125m-16.EECS.Berkeley.EDU_eecs151-acb_kdIbSh/nr23874_fKUlOx.rcdb.d specified
Cell riscv_top, hinst 
Reading RCDB with compressed RC data.
2020/12/14 16:54:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:57 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:57 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2257.730M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:20
#Elapsed time = 00:00:13
#Increased memory = 57.81 (MB)
#Total memory = 1627.21 (MB)
#Peak memory = 1965.59 (MB)
#
#2395 inserted nodes are removed
@file(par.tcl) 190: puts "write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.setup.par.spef -rc_corner PVT_0P63V_100C.setup_rc" 
write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.setup.par.spef -rc_corner PVT_0P63V_100C.setup_rc
@file(par.tcl) 191: write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.setup.par.spef -rc_corner PVT_0P63V_100C.setup_rc
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:PVT_0P63V_100C.setup_rc
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 2225.7M)
@file(par.tcl) 192: puts "write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.hold.par.spef -rc_corner PVT_0P77V_0C.hold_rc" 
write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.hold.par.spef -rc_corner PVT_0P77V_0C.hold_rc
@file(par.tcl) 193: write_parasitics -spef_file /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.hold.par.spef -rc_corner PVT_0P77V_0C.hold_rc
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:PVT_0P77V_0C.hold_rc
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 2225.7M)
@file(par.tcl) 194: puts "write_db pre_scale_final_gds" 
write_db pre_scale_final_gds
@file(par.tcl) 195: write_db pre_scale_final_gds
#% Begin write_db save design ... (date=12/14 16:54:58, mem=1583.5M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save ccopt configuration ... (date=12/14 16:54:58, mem=1583.5M)
% End Save ccopt configuration ... (date=12/14 16:54:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1583.9M, current mem=1583.9M)
% Begin Save netlist data ... (date=12/14 16:54:58, mem=1583.9M)
Writing Binary DB to pre_scale_final_gds/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:54:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.4M, current mem=1586.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file pre_scale_final_gds/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:54:58, mem=1586.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:54:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1586.8M, current mem=1586.8M)
2020/12/14 16:54:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:54:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:54:58, mem=1628.7M)
% End Save clock tree data ... (date=12/14 16:54:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.7M, current mem=1628.7M)
Saving preference file pre_scale_final_gds/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:54:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:54:59, mem=1636.4M)
Saving route file ...
2020/12/14 16:54:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2237.7M) ***
% End Save routing data ... (date=12/14 16:54:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1637.4M, current mem=1637.4M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:54:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:54:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file pre_scale_final_gds/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2253.7M) ***
#Saving pin access data to file pre_scale_final_gds/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:54:59, mem=1639.5M)
% End Save power constraints data ... (date=12/14 16:54:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1639.5M, current mem=1639.5M)
Saving preRoute extracted patterns in file 'pre_scale_final_gds/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design pre_scale_final_gds
#% End write_db save design ... (date=12/14 16:55:02, total cpu=0:00:02.1, real=0:00:04.0, peak res=1639.5M, current mem=1628.2M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 196: puts "ln -sfn pre_scale_final_gds latest" 
ln -sfn pre_scale_final_gds latest
@file(par.tcl) 197: ln -sfn pre_scale_final_gds latest
@file(par.tcl) 200: set fp [open "/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/gds_scale.py" "w"]
@file(par.tcl) 201: puts -nonewline $fp "#!/usr/bin/python3

# Scale the final GDS by a factor of 4
# This is a tech hook that should be inserted post write_design

import sys

try:
    import gdspy
    print('Scaling down place & routed GDS')
except ImportError:
    print('Check your gdspy installation!')
    sys.exit()

# load the standard cell list from the gds folder and lop off '_SL' from end
cell_list = \[line.strip()\[:-3\] for line in open('/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/gds/cell_list.txt', 'r')\]

# Need to remove blk layer from any macros, else LVS rule deck interprets it as a polygon
blockage_datatype = 4

# load original_gds
gds_lib = gdspy.GdsLibrary().read_gds(infile='/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds', units='import')
# Iterate through cells that aren't part of standard cell library and scale
for k,v in gds_lib.cell_dict.items():
    if not any(cell in k for cell in cell_list):
        print('Scaling down ' + k)

        # Need to remove 'blk' layer from any macros, else LVS rule deck interprets it as a polygon
        # This has a layer datatype of 4
        # Then scale down the polygon
        v.polygons = \[poly.scale(0.25) for poly in v.polygons if not 4 in poly.datatypes\]

        # Scale paths
        for path in v.paths:
            path.scale(0.25)
            # gdspy bug: we also need to scale custom path extensions
            # Will be fixed by gdspy/pull#101 in next release
            for i, end in enumerate(path.ends):
                if isinstance(end, tuple):
                    path.ends\[i\] = tuple(\[e*0.25 for e in end\])

        # Scale and move labels
        for label in v.labels:
            # Bug fix for some EDA tools that didn't set MAG field in gds file
            # Maybe this is expected behavior in ASAP7 PDK
            # In gdspy/__init__.py: `kwargs\['magnification'\] = record\[1\]\[0\]`
            label.magnification = 0.25
            label.translate(-label.position\[0\]*0.75, -label.position\[1\]*0.75)

        # Scale and move references
        for ref in v.references:
            ref.magnification = 0.25
            ref.translate(-ref.origin\[0\]*0.75, -ref.origin\[1\]*0.75)
            ref.magnification = 1

# Overwrite original GDS file
gds_lib.write_gds('/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds')
        "
@file(par.tcl) 259: close $fp
@file(par.tcl) 262: set env(LD_LIBRARY_PATH) [join [lsearch -not -all -inline [split $env(LD_LIBRARY_PATH) ":"] "*INNOVUS*"] ":"]
@file(par.tcl) 263: python3 /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/gds_scale.py
/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/gds_scale.py:22: UserWarning: [GDSPY] Record type BOX (2D) is not supported.
  gds_lib = gdspy.GdsLibrary().read_gds(infile='/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds', units='import')
/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/gds_scale.py:22: UserWarning: [GDSPY] Record type BOXTYPE (2E) is not supported.
  gds_lib = gdspy.GdsLibrary().read_gds(infile='/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/build/par-rundir/riscv_top.gds', units='import')
Scaling down place & routed GDS
Scaling down riscv_top
Scaling down VIA12
Scaling down VIA45
Scaling down VIA23
Scaling down VIA34
Scaling down VIA56
Scaling down VIA67
Scaling down riscv_top_VIA0
Scaling down riscv_top_VIA1
Scaling down riscv_top_VIA2
Scaling down riscv_top_VIA3
Scaling down riscv_top_VIA4
Scaling down riscv_top_VIA5
Scaling down riscv_top_VIA6
Scaling down riscv_top_VIA7
Scaling down riscv_top_VIA8
Scaling down riscv_top_VIA9
Scaling down riscv_top_VIA10
Scaling down riscv_top_VIA11
Scaling down riscv_top_VIA12
Scaling down SRAM1RW64x128
Scaling down SRAM2RW16x32
@file(par.tcl) 265: puts "write_db post_scale_final_gds" 
write_db post_scale_final_gds
@file(par.tcl) 266: write_db post_scale_final_gds
#% Begin write_db save design ... (date=12/14 16:55:35, mem=1628.2M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save ccopt configuration ... (date=12/14 16:55:35, mem=1628.2M)
% End Save ccopt configuration ... (date=12/14 16:55:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1628.2M, current mem=1628.2M)
% Begin Save netlist data ... (date=12/14 16:55:35, mem=1628.2M)
Writing Binary DB to post_scale_final_gds/riscv_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/14 16:55:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1633.0M, current mem=1633.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file post_scale_final_gds/riscv_top.route.congmap.gz ...
% Begin Save AAE data ... (date=12/14 16:55:35, mem=1633.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/14 16:55:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1633.0M, current mem=1633.0M)
2020/12/14 16:55:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:55:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2020/12/14 16:55:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:55:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save clock tree data ... (date=12/14 16:55:36, mem=1633.0M)
% End Save clock tree data ... (date=12/14 16:55:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1633.0M, current mem=1633.0M)
Saving preference file post_scale_final_gds/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2020/12/14 16:55:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:55:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=12/14 16:55:36, mem=1639.9M)
Saving route file ...
2020/12/14 16:55:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:55:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2256.8M) ***
% End Save routing data ... (date=12/14 16:55:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1640.9M, current mem=1640.9M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
2020/12/14 16:55:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2020/12/14 16:55:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file post_scale_final_gds/riscv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2272.8M) ***
#Saving pin access data to file post_scale_final_gds/riscv_top.apa ...
#
% Begin Save power constraints data ... (date=12/14 16:55:37, mem=1642.9M)
% End Save power constraints data ... (date=12/14 16:55:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1642.9M, current mem=1642.9M)
Saving preRoute extracted patterns in file 'post_scale_final_gds/riscv_top.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design post_scale_final_gds
#% End write_db save design ... (date=12/14 16:55:39, total cpu=0:00:02.2, real=0:00:04.0, peak res=1642.9M, current mem=1629.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(par.tcl) 267: puts "ln -sfn post_scale_final_gds latest" 
ln -sfn post_scale_final_gds latest
@file(par.tcl) 268: ln -sfn post_scale_final_gds latest
@file(par.tcl) 269: puts "exit" 
exit
@file(par.tcl) 270: exit

--------------------------------------------------------------------------------
Exiting Innovus on Mon Dec 14 16:55:39 2020
  Total CPU time:     0:22:09
  Total real time:    0:15:32
  Peak memory (main): 1921.64MB


*** Memory Usage v#1 (Current mem = 2254.777M, initial mem = 267.492M) ***
*** Message Summary: 6548 warning(s), 1965 error(s)

--- Ending "Innovus" (totcpu=0:20:58, real=0:15:31, mem=2254.8M) ---
