#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 21 09:07:18 2017
# Process ID: 2647
# Current directory: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project
# Command line: vivado rsa_project/rsa_project.xpr -tempDir /tmp
# Log file: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/vivado.log
# Journal file: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rsa_project/rsa_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5952.809 ; gain = 112.363 ; free physical = 5119 ; free virtual = 22860
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/adder.v" into library work [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/hweval_adder.v" into library work [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/hweval_adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/hweval_montgomery.v" into library work [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/hweval_montgomery.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v" into library work [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v:1]
[Tue Nov 21 09:10:54 2017] Launched synth_1...
Run output will be captured here: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 09:11:57 2017] Launched synth_1...
Run output will be captured here: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.runs/synth_1/runme.log
[Tue Nov 21 09:11:57 2017] Launched impl_1...
Run output will be captured here: /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_montgomery' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_montgomery_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/tb_montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto ee7088e29e0545b5b90bcc41e67795ca --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_montgomery_behav xil_defaultlib.tb_montgomery xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 514 into result is out of bounds [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.montgomery
Compiling module xil_defaultlib.tb_montgomery
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_montgomery_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/xsim.dir/tb_montgomery_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 09:15:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_montgomery_behav -key {Behavioral:sim_1:Functional:tb_montgomery} -tclbatch {tb_montgomery.tcl} -view {/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/tb_adder_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/tb_adder_behav.wcfg
WARNING: Simulation object /tb_montgomery/montgomery_instance/test1 was not found in the design.
WARNING: Simulation object /tb_montgomery/montgomery_instance/test2 was not found in the design.
source tb_montgomery.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_montgomery_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6310.660 ; gain = 277.828 ; free physical = 4117 ; free virtual = 22258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_montgomery' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_montgomery_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montgomery
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/tb_montgomery.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_montgomery
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto ee7088e29e0545b5b90bcc41e67795ca --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_montgomery_behav xil_defaultlib.tb_montgomery xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 514 into result is out of bounds [/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/src/rtl/montgomery.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.montgomery
Compiling module xil_defaultlib.tb_montgomery
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_montgomery_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav/xsim.dir/tb_montgomery_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 09:17:37 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/rsa_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_montgomery_behav -key {Behavioral:sim_1:Functional:tb_montgomery} -tclbatch {tb_montgomery.tcl} -view {/users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/tb_adder_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /users/start2016/r0594518/Desktop/DDP_Alles/Hardware_2/rsa-project/rsa_project/tb_adder_behav.wcfg
WARNING: Simulation object /tb_montgomery/montgomery_instance/test1 was not found in the design.
WARNING: Simulation object /tb_montgomery/montgomery_instance/test2 was not found in the design.
source tb_montgomery.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_montgomery_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8255.840 ; gain = 379.992 ; free physical = 2748 ; free virtual = 21232
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 us
