// Seed: 1494682303
module module_0 (
    output wand id_0,
    output logic id_1,
    input uwire id_2
    , id_11,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input tri1 id_6,
    output logic id_7,
    input tri0 id_8,
    input tri id_9
);
  assign id_11 = (-1);
  parameter id_12#(
      .id_13(-1),
      .id_14(1)
  ) = id_12;
  always_comb begin : LABEL_0
    id_7 <= 1'b0;
    `define pp_15 0
    id_1 = id_14;
    id_11 <= id_8;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd12,
    parameter id_3 = 32'd86
) (
    input wor _id_0,
    input wand id_1,
    output supply1 id_2,
    input supply1 _id_3,
    output logic id_4
);
  always id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic id_6;
  wire [id_0 : id_3] id_7;
endmodule
