Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 15:52:41 2024
| Host         : eecs-digital-06 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 x_com_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        12.703ns  (logic 3.607ns (28.394%)  route 9.096ns (71.606%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 11.375 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.574    -2.462    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -5.798 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2149, routed)        1.559    -2.477    clk_pixel
    SLICE_X34Y13         FDRE                                         r  x_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.959 r  x_com_reg[5]/Q
                         net (fo=1, routed)           1.101    -0.857    vsg/x_com[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    -0.733 r  vsg/tmds_out[4]_i_13/O
                         net (fo=1, routed)           0.000    -0.733    vsg/tmds_out[4]_i_13_n_2
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.200 f  vsg/tmds_out_reg[4]_i_5/CO[3]
                         net (fo=15, routed)          1.810     1.609    mvm/tmds_out_reg[0][0]
    SLICE_X9Y24          LUT3 (Prop_lut3_I1_O)        0.150     1.759 r  mvm/tmds_out[4]_i_4/O
                         net (fo=25, routed)          0.758     2.517    mvm/sw[5]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.326     2.843 r  mvm/tmds_out[6]_i_6/O
                         net (fo=7, routed)           1.168     4.011    rgbtoycrcb_m/tmds_out_reg[6]_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.354     4.365 r  rgbtoycrcb_m/tmds_out[6]_i_3__0/O
                         net (fo=11, routed)          1.029     5.394    vsg/tmds_out_reg[6]_1
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.332     5.726 r  vsg/cnt[4]_i_29__1/O
                         net (fo=8, routed)           0.728     6.453    rgbtoycrcb_m/cnt[4]_i_12__1_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.577 r  rgbtoycrcb_m/cnt[2]_i_14/O
                         net (fo=3, routed)           0.794     7.371    rgbtoycrcb_m/cnt[2]_i_14_n_2
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.150     7.521 f  rgbtoycrcb_m/cnt[2]_i_6__1/O
                         net (fo=2, routed)           0.735     8.256    rgbtoycrcb_m/cnt[2]_i_6__1_n_2
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.323     8.579 r  rgbtoycrcb_m/cnt[4]_i_10__1/O
                         net (fo=2, routed)           0.568     9.147    rgbtoycrcb_m/cnt[4]_i_10__1_n_2
    SLICE_X14Y22         LUT5 (Prop_lut5_I3_O)        0.325     9.472 r  rgbtoycrcb_m/cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.407     9.879    rgbtoycrcb_m/cnt[4]_i_2__0_n_2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.348    10.227 r  rgbtoycrcb_m/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.227    tmds_blue/D[2]
    SLICE_X15Y22         FDRE                                         r  tmds_blue/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, routed)           1.455    11.394    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.261 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2149, routed)        1.436    11.375    tmds_blue/clk_pixel
    SLICE_X15Y22         FDRE                                         r  tmds_blue/cnt_reg[4]/C
                         clock pessimism             -0.427    10.948    
                         clock uncertainty           -0.210    10.739    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)        0.029    10.768    tmds_blue/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  0.541    




