18:35:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\temp_xsdb_launch_script.tcl
18:35:56 INFO  : Platform repository initialization has completed.
18:35:56 INFO  : Registering command handlers for Vitis TCF services
18:35:58 INFO  : XSCT server has started successfully.
18:35:58 INFO  : plnx-install-location is set to ''
18:35:58 INFO  : Successfully done setting XSCT server connection channel  
18:35:58 INFO  : Successfully done query RDI_DATADIR 
18:35:58 INFO  : Successfully done setting workspace for the tool. 
18:37:04 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0
18:37:04 INFO  : Result from executing command 'getPlatforms': 
18:37:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:37:04 INFO  : Platform 'MEC_HSL_impl_V1_0' is added to custom repositories.
18:37:11 INFO  : Platform 'MEC_HSL_impl_V1_0' is added to custom repositories.
18:54:57 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0
18:54:57 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm
18:54:57 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:12 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:19 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:55:55 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
18:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:57:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:58:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
18:58:55 INFO  : 'jtag frequency' command is executed.
18:58:55 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:55 INFO  : Context for 'APU' is selected.
18:58:56 INFO  : System reset is completed.
18:58:59 INFO  : 'after 3000' command is executed.
18:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
18:59:10 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit"
18:59:10 INFO  : Context for 'APU' is selected.
18:59:10 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa'.
18:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:10 INFO  : Context for 'APU' is selected.
18:59:10 INFO  : Boot mode is read from the target.
18:59:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:11 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:11 INFO  : 'set bp_59_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:59:12 INFO  : 'con -block -timeout 60' command is executed.
18:59:12 INFO  : 'bpremove $bp_59_11_fsbl_bp' command is executed.
18:59:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:13 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf
set bp_59_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:13 INFO  : 'con' command is executed.
18:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:59:13 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_0_system\_ide\scripts\debugger_mec_hls_impl_1_0-default.tcl'
19:03:35 INFO  : Disconnected from the channel tcfchan#3.
19:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
19:44:02 INFO  : 'jtag frequency' command is executed.
19:44:02 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:02 INFO  : Context for 'APU' is selected.
19:44:02 INFO  : System reset is completed.
19:44:05 INFO  : 'after 3000' command is executed.
19:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
19:44:16 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit"
19:44:16 INFO  : Context for 'APU' is selected.
19:44:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa'.
19:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:16 INFO  : Context for 'APU' is selected.
19:44:16 INFO  : Boot mode is read from the target.
19:44:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:17 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:17 INFO  : 'set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:18 INFO  : 'con -block -timeout 60' command is executed.
19:44:18 INFO  : 'bpremove $bp_44_17_fsbl_bp' command is executed.
19:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:19 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/_ide/bitstream/MEC_HSL_impl_V1.0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/hw/MEC_HSL_impl_V1.0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/sw/MEC_HSL_impl_V1_0/boot/fsbl.elf
set bp_44_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_0/Debug/MEC_HLS_Impl_1_0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:19 INFO  : 'con' command is executed.
19:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:19 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_0_system\_ide\scripts\debugger_mec_hls_impl_1_0-default.tcl'
20:42:03 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
20:42:03 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm
20:42:03 INFO  : Platform 'MEC_HSL_impl_V1_1' is added to custom repositories.
20:42:10 INFO  : Platform 'MEC_HSL_impl_V1_1' is added to custom repositories.
20:42:52 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
20:43:48 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
20:43:48 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
20:43:49 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
20:44:06 INFO  : Disconnected from the channel tcfchan#4.
20:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
20:44:08 INFO  : 'jtag frequency' command is executed.
20:44:08 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:08 INFO  : Context for 'APU' is selected.
20:44:08 INFO  : System reset is completed.
20:44:11 INFO  : 'after 3000' command is executed.
20:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
20:44:22 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
20:44:22 INFO  : Context for 'APU' is selected.
20:44:23 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
20:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:23 INFO  : Context for 'APU' is selected.
20:44:23 INFO  : Boot mode is read from the target.
20:44:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:23 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:23 INFO  : 'set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:44:24 INFO  : 'con -block -timeout 60' command is executed.
20:44:24 INFO  : 'bpremove $bp_44_23_fsbl_bp' command is executed.
20:44:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:44:25 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
20:44:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:44:25 INFO  : 'con' command is executed.
20:44:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:44:25 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:09:24 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:11:42 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:11:55 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:12:35 INFO  : Disconnected from the channel tcfchan#8.
11:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:12:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:49 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:12:49 INFO  : 'jtag frequency' command is executed.
11:12:49 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:12:49 INFO  : Context for 'APU' is selected.
11:12:49 INFO  : System reset is completed.
11:12:52 INFO  : 'after 3000' command is executed.
11:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:13:03 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:13:03 INFO  : Context for 'APU' is selected.
11:13:03 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:03 INFO  : Context for 'APU' is selected.
11:13:03 INFO  : Boot mode is read from the target.
11:13:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:13:04 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:13:04 INFO  : 'set bp_13_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:13:05 INFO  : 'con -block -timeout 60' command is executed.
11:13:05 INFO  : 'bpremove $bp_13_4_fsbl_bp' command is executed.
11:13:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:13:06 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_13_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:13:06 INFO  : 'con' command is executed.
11:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:13:06 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:16:40 INFO  : Disconnected from the channel tcfchan#9.
11:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:16:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:16:54 INFO  : 'jtag frequency' command is executed.
11:16:54 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:54 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : System reset is completed.
11:16:57 INFO  : 'after 3000' command is executed.
11:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:17:08 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:17:08 INFO  : Context for 'APU' is selected.
11:17:08 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:08 INFO  : Context for 'APU' is selected.
11:17:08 INFO  : Boot mode is read from the target.
11:17:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:09 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:09 INFO  : 'set bp_17_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:17:10 INFO  : 'con -block -timeout 60' command is executed.
11:17:10 INFO  : 'bpremove $bp_17_9_fsbl_bp' command is executed.
11:17:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:17:10 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:17:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_17_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:17:10 INFO  : 'con' command is executed.
11:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:17:10 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:25:13 INFO  : Disconnected from the channel tcfchan#10.
11:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:25:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:27 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:25:27 INFO  : 'jtag frequency' command is executed.
11:25:27 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:27 INFO  : Context for 'APU' is selected.
11:25:28 INFO  : System reset is completed.
11:25:31 INFO  : 'after 3000' command is executed.
11:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:25:42 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:25:42 INFO  : Context for 'APU' is selected.
11:25:42 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:25:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:42 INFO  : Context for 'APU' is selected.
11:25:42 INFO  : Boot mode is read from the target.
11:25:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:43 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:43 INFO  : 'set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:44 INFO  : 'con -block -timeout 60' command is executed.
11:25:44 INFO  : 'bpremove $bp_25_43_fsbl_bp' command is executed.
11:25:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:44 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:45 INFO  : 'con' command is executed.
11:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:45 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:28:45 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:29:05 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:29:15 INFO  : Disconnected from the channel tcfchan#11.
11:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:29:16 INFO  : 'jtag frequency' command is executed.
11:29:16 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:29:16 INFO  : Context for 'APU' is selected.
11:29:16 INFO  : System reset is completed.
11:29:19 INFO  : 'after 3000' command is executed.
11:29:19 INFO  : Context for 'APU' is selected.
11:29:19 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:19 INFO  : Context for 'APU' is selected.
11:29:19 INFO  : Boot mode is read from the target.
11:29:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:29:20 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:29:20 INFO  : 'set bp_29_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:29:21 INFO  : 'con -block -timeout 60' command is executed.
11:29:21 INFO  : 'bpremove $bp_29_20_fsbl_bp' command is executed.
11:29:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:29:22 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_29_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:22 INFO  : 'con' command is executed.
11:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:29:22 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:30:01 INFO  : Disconnected from the channel tcfchan#12.
11:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:30:02 INFO  : 'jtag frequency' command is executed.
11:30:02 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:30:02 INFO  : Context for 'APU' is selected.
11:30:02 INFO  : System reset is completed.
11:30:05 INFO  : 'after 3000' command is executed.
11:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:30:16 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:30:16 INFO  : Context for 'APU' is selected.
11:30:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:16 INFO  : Context for 'APU' is selected.
11:30:16 ERROR : JTAG scan chain is unstable
11:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

11:30:16 ERROR : JTAG scan chain is unstable
11:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:28 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:30:28 INFO  : 'jtag frequency' command is executed.
11:30:28 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:30:28 INFO  : Context for 'APU' is selected.
11:30:28 INFO  : System reset is completed.
11:30:31 INFO  : 'after 3000' command is executed.
11:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:30:42 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:30:42 INFO  : Context for 'APU' is selected.
11:30:42 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:42 INFO  : Context for 'APU' is selected.
11:30:42 INFO  : Boot mode is read from the target.
11:30:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:30:43 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:30:43 INFO  : 'set bp_30_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:30:44 INFO  : 'con -block -timeout 60' command is executed.
11:30:44 INFO  : 'bpremove $bp_30_43_fsbl_bp' command is executed.
11:30:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:30:45 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:30:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_30_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:30:45 INFO  : 'con' command is executed.
11:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:30:45 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:32:18 INFO  : Disconnected from the channel tcfchan#13.
11:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:32:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:32:34 INFO  : 'jtag frequency' command is executed.
11:32:34 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : System reset is completed.
11:32:37 INFO  : 'after 3000' command is executed.
11:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:32:48 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:32:48 INFO  : Context for 'APU' is selected.
11:32:48 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:48 INFO  : Context for 'APU' is selected.
11:32:48 INFO  : Boot mode is read from the target.
11:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:32:49 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:32:49 INFO  : 'set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:32:50 INFO  : 'con -block -timeout 60' command is executed.
11:32:50 INFO  : 'bpremove $bp_32_49_fsbl_bp' command is executed.
11:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:32:50 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:32:51 INFO  : 'con' command is executed.
11:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:32:51 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:32:54 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:33:00 INFO  : Disconnected from the channel tcfchan#14.
11:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:33:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:33:16 INFO  : 'jtag frequency' command is executed.
11:33:16 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:33:16 INFO  : Context for 'APU' is selected.
11:33:16 INFO  : System reset is completed.
11:33:19 INFO  : 'after 3000' command is executed.
11:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:33:30 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:30 INFO  : Context for 'APU' is selected.
11:33:30 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:30 INFO  : Context for 'APU' is selected.
11:33:30 INFO  : Boot mode is read from the target.
11:33:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:31 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:33:31 INFO  : 'set bp_33_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:33:32 INFO  : 'con -block -timeout 60' command is executed.
11:33:32 INFO  : 'bpremove $bp_33_31_fsbl_bp' command is executed.
11:33:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:33 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_33_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:33:33 INFO  : 'jtag frequency' command is executed.
11:33:33 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:33:33 INFO  : Context for 'APU' is selected.
11:33:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:33 INFO  : System reset is completed.
11:33:33 ERROR : Already running
11:33:36 INFO  : 'after 3000' command is executed.
11:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:33:47 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:33:47 INFO  : Context for 'APU' is selected.
11:33:47 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:47 INFO  : Context for 'APU' is selected.
11:33:47 INFO  : Boot mode is read from the target.
11:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:48 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:33:48 INFO  : 'set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:33:49 INFO  : 'con -block -timeout 60' command is executed.
11:33:49 INFO  : 'bpremove $bp_33_48_fsbl_bp' command is executed.
11:33:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:33:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:33:50 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
----------------End of Script----------------

11:33:50 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:34:02 INFO  : 'jtag frequency' command is executed.
11:34:02 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:34:02 INFO  : Context for 'APU' is selected.
11:34:02 INFO  : System reset is completed.
11:34:05 INFO  : 'after 3000' command is executed.
11:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:34:16 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:34:16 INFO  : Context for 'APU' is selected.
11:34:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:16 INFO  : Context for 'APU' is selected.
11:34:16 INFO  : Boot mode is read from the target.
11:34:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:34:17 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:34:17 INFO  : 'set bp_34_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:34:18 INFO  : 'con -block -timeout 60' command is executed.
11:34:18 INFO  : 'bpremove $bp_34_17_fsbl_bp' command is executed.
11:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:34:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:34:18 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_34_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
----------------End of Script----------------

11:34:18 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:36:16 INFO  : 'jtag frequency' command is executed.
11:36:16 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:36:16 INFO  : Context for 'APU' is selected.
11:36:17 INFO  : System reset is completed.
11:36:20 INFO  : 'after 3000' command is executed.
11:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:36:31 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:36:31 INFO  : Context for 'APU' is selected.
11:36:31 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:31 INFO  : Context for 'APU' is selected.
11:36:31 INFO  : Boot mode is read from the target.
11:36:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:32 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:32 INFO  : 'set bp_36_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:36:33 INFO  : 'con -block -timeout 60' command is executed.
11:36:33 INFO  : 'bpremove $bp_36_32_fsbl_bp' command is executed.
11:36:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:33 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_36_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
----------------End of Script----------------

11:36:33 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:37:25 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:37:28 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:37:32 INFO  : 'jtag frequency' command is executed.
11:37:32 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:37:32 INFO  : Context for 'APU' is selected.
11:37:32 INFO  : System reset is completed.
11:37:35 INFO  : 'after 3000' command is executed.
11:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:37:46 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:37:46 INFO  : Context for 'APU' is selected.
11:37:46 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:46 INFO  : Context for 'APU' is selected.
11:37:46 INFO  : Boot mode is read from the target.
11:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:37:47 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:37:47 INFO  : 'set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:37:48 INFO  : 'con -block -timeout 60' command is executed.
11:37:48 INFO  : 'bpremove $bp_37_47_fsbl_bp' command is executed.
11:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:37:48 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_37_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
----------------End of Script----------------

11:37:48 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
11:39:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\temp_xsdb_launch_script.tcl
11:39:16 INFO  : XSCT server has started successfully.
11:39:16 INFO  : plnx-install-location is set to ''
11:39:16 INFO  : Successfully done setting XSCT server connection channel  
11:39:16 INFO  : Successfully done setting workspace for the tool. 
11:39:17 INFO  : Platform repository initialization has completed.
11:39:17 INFO  : Registering command handlers for Vitis TCF services
11:39:19 INFO  : Successfully done query RDI_DATADIR 
11:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:39:34 INFO  : 'jtag frequency' command is executed.
11:39:34 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:39:34 INFO  : Context for 'APU' is selected.
11:39:34 INFO  : System reset is completed.
11:39:37 INFO  : 'after 3000' command is executed.
11:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:39:48 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:39:48 INFO  : Context for 'APU' is selected.
11:39:49 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:49 INFO  : Context for 'APU' is selected.
11:39:49 INFO  : Boot mode is read from the target.
11:39:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:50 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:50 INFO  : 'set bp_39_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:39:51 INFO  : 'con -block -timeout 60' command is executed.
11:39:51 INFO  : 'bpremove $bp_39_50_fsbl_bp' command is executed.
11:39:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:51 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_39_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:52 INFO  : 'con' command is executed.
11:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:39:52 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:40:35 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:41:16 INFO  : Disconnected from the channel tcfchan#1.
11:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:41:21 INFO  : 'jtag frequency' command is executed.
11:41:21 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:41:21 INFO  : Context for 'APU' is selected.
11:41:21 INFO  : System reset is completed.
11:41:24 INFO  : 'after 3000' command is executed.
11:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:41:35 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:41:35 INFO  : Context for 'APU' is selected.
11:41:40 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:40 INFO  : Context for 'APU' is selected.
11:41:40 INFO  : Boot mode is read from the target.
11:41:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:41:41 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:41:41 INFO  : 'set bp_41_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:41:42 INFO  : 'con -block -timeout 60' command is executed.
11:41:42 INFO  : 'bpremove $bp_41_41_fsbl_bp' command is executed.
11:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:41:42 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_41_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:42 INFO  : 'con' command is executed.
11:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:41:42 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:44:51 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:44:54 INFO  : Disconnected from the channel tcfchan#2.
11:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:45:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:09 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:45:09 INFO  : 'jtag frequency' command is executed.
11:45:09 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:45:09 INFO  : Context for 'APU' is selected.
11:45:09 INFO  : System reset is completed.
11:45:12 INFO  : 'after 3000' command is executed.
11:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:45:23 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:45:23 INFO  : Context for 'APU' is selected.
11:45:28 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:28 INFO  : Context for 'APU' is selected.
11:45:28 INFO  : Boot mode is read from the target.
11:45:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:29 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:29 INFO  : 'set bp_45_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:30 INFO  : 'con -block -timeout 60' command is executed.
11:45:30 INFO  : 'bpremove $bp_45_29_fsbl_bp' command is executed.
11:45:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:30 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_45_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:31 INFO  : 'con' command is executed.
11:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:45:31 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:58:02 INFO  : Disconnected from the channel tcfchan#3.
11:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:58:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
11:58:16 INFO  : 'jtag frequency' command is executed.
11:58:16 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : System reset is completed.
11:58:19 INFO  : 'after 3000' command is executed.
11:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
11:58:30 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
11:58:30 INFO  : Context for 'APU' is selected.
11:58:35 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
11:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:35 INFO  : Context for 'APU' is selected.
11:58:35 INFO  : Boot mode is read from the target.
11:58:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:58:36 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:58:36 INFO  : 'set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:58:37 INFO  : 'con -block -timeout 60' command is executed.
11:58:37 INFO  : 'bpremove $bp_58_36_fsbl_bp' command is executed.
11:58:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:58:37 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
11:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_58_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:37 INFO  : 'con' command is executed.
11:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:58:37 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
11:59:01 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:59:45 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
11:59:50 INFO  : Disconnected from the channel tcfchan#4.
11:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:00:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:04 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:00:04 INFO  : 'jtag frequency' command is executed.
12:00:04 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:00:04 INFO  : Context for 'APU' is selected.
12:00:04 INFO  : System reset is completed.
12:00:07 INFO  : 'after 3000' command is executed.
12:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:00:18 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
12:00:18 INFO  : Context for 'APU' is selected.
12:00:23 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
12:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:23 INFO  : Context for 'APU' is selected.
12:00:23 INFO  : Boot mode is read from the target.
12:00:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:24 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:24 INFO  : 'set bp_0_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:00:25 INFO  : 'con -block -timeout 60' command is executed.
12:00:25 INFO  : 'bpremove $bp_0_24_fsbl_bp' command is executed.
12:00:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:25 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_0_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:25 INFO  : 'con' command is executed.
12:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:00:25 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:01:52 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:02:09 INFO  : Disconnected from the channel tcfchan#5.
12:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:02:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:02:32 INFO  : 'jtag frequency' command is executed.
12:02:32 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:02:32 INFO  : Context for 'APU' is selected.
12:02:33 INFO  : System reset is completed.
12:02:36 INFO  : 'after 3000' command is executed.
12:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:02:47 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
12:02:47 INFO  : Context for 'APU' is selected.
12:02:52 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
12:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:52 INFO  : Context for 'APU' is selected.
12:02:52 INFO  : Boot mode is read from the target.
12:02:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:52 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:52 INFO  : 'set bp_2_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:02:53 INFO  : 'con -block -timeout 60' command is executed.
12:02:53 INFO  : 'bpremove $bp_2_52_fsbl_bp' command is executed.
12:02:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:54 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_2_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:54 INFO  : 'con' command is executed.
12:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:02:54 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:18:24 INFO  : Disconnected from the channel tcfchan#6.
12:27:54 INFO  : Inferring section assignments and sizes from elf file: C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\Debug\MEC_HLS_Impl_1_1.elf
12:28:27 INFO  : Inferring section assignments and sizes from elf file: C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\Debug\MEC_HLS_Impl_1_1.elf
12:29:01 INFO  : Successfully generated C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\src\lscript.ld.
12:29:01 INFO  : Applying linker script to all configurations of project MEC_HLS_Impl_1_1.
12:29:01 INFO  : Setting rebuild state to true for all configurations of project MEC_HLS_Impl_1_1.
12:29:30 INFO  : No changes in MSS file content so sources will not be generated.
12:29:39 INFO  : Result from executing command 'getProjects': MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
12:29:39 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
12:29:40 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:22 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:30:22 INFO  : 'jtag frequency' command is executed.
12:30:22 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:30:22 INFO  : Context for 'APU' is selected.
12:30:23 INFO  : System reset is completed.
12:30:26 INFO  : 'after 3000' command is executed.
12:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:30:37 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
12:30:37 INFO  : Context for 'APU' is selected.
12:30:37 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
12:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:37 INFO  : Context for 'APU' is selected.
12:30:37 INFO  : Boot mode is read from the target.
12:30:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:30:38 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:30:38 INFO  : 'set bp_30_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:30:39 INFO  : 'con -block -timeout 60' command is executed.
12:30:39 INFO  : 'bpremove $bp_30_38_fsbl_bp' command is executed.
12:30:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:30:40 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_30_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:30:40 INFO  : 'con' command is executed.
12:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:30:40 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:42:41 INFO  : Disconnected from the channel tcfchan#8.
12:45:05 INFO  : Result from executing command 'getProjects': MEC_HSL_Extend_v1_0;MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
12:45:05 INFO  : Result from executing command 'getPlatforms': MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
12:45:37 INFO  : The hardware specification used by project 'MEC_HLS_Impl_1_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:45:42 INFO  : The file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\bitstream\MEC_HSL_impl_V1.1.bit' stored in project is removed.
12:45:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\bitstream' in project 'MEC_HLS_Impl_1_1'.
12:45:42 INFO  : The file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\psinit\psu_init.tcl' stored in project is removed.
12:45:43 INFO  : The updated ps init files are copied from platform to folder 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\psinit' in project 'MEC_HLS_Impl_1_1'.
12:47:22 INFO  : Result from executing command 'getProjects': MEC_HSL_Extend_v1_0;MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
12:47:22 INFO  : Result from executing command 'getPlatforms': MEC_HSL_Extend_v1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/MEC_HSL_Extend_v1_0.xpfm;MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
12:47:23 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:47:23 INFO  : Updating application flags with new BSP settings...
12:47:23 INFO  : Successfully updated application flags for project MEC_HLS_Impl_1_1.
12:47:24 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:47:31 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:47:41 INFO  : 'jtag frequency' command is executed.
12:47:41 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:47:41 INFO  : Context for 'APU' is selected.
12:47:41 INFO  : System reset is completed.
12:47:44 INFO  : 'after 3000' command is executed.
12:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:47:44 ERROR : couldn't open "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit": no such file or directory
12:47:44 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit": no such file or directory
12:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:47:44 ERROR : couldn't open "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit": no such file or directory
12:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:50:00 INFO  : 'jtag frequency' command is executed.
12:50:00 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:50:00 INFO  : Context for 'APU' is selected.
12:50:01 INFO  : System reset is completed.
12:50:04 INFO  : 'after 3000' command is executed.
12:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:50:15 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit"
12:50:15 INFO  : Context for 'APU' is selected.
12:50:15 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa'.
12:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:15 INFO  : Context for 'APU' is selected.
12:50:15 INFO  : Boot mode is read from the target.
12:50:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:50:16 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:50:16 INFO  : 'set bp_50_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:50:17 INFO  : 'con -block -timeout 60' command is executed.
12:50:17 INFO  : 'bpremove $bp_50_16_fsbl_bp' command is executed.
12:50:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:50:18 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf
set bp_50_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:18 INFO  : 'con' command is executed.
12:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:50:18 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:53:54 INFO  : Disconnected from the channel tcfchan#12.
12:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:54:02 INFO  : 'jtag frequency' command is executed.
12:54:02 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:54:02 INFO  : Context for 'APU' is selected.
12:54:02 INFO  : System reset is completed.
12:54:05 INFO  : 'after 3000' command is executed.
12:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:54:16 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit"
12:54:16 INFO  : Context for 'APU' is selected.
12:54:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa'.
12:54:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:16 INFO  : Context for 'APU' is selected.
12:54:16 INFO  : Boot mode is read from the target.
12:54:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:17 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:17 INFO  : 'set bp_54_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:54:18 INFO  : 'con -block -timeout 60' command is executed.
12:54:18 INFO  : 'bpremove $bp_54_17_fsbl_bp' command is executed.
12:54:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:19 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf
set bp_54_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:19 INFO  : 'con' command is executed.
12:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:54:19 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:54:45 INFO  : Result from executing command 'getProjects': MEC_HSL_Extend_v1_0;MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
12:54:45 INFO  : Result from executing command 'getPlatforms': MEC_HSL_Extend_v1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/MEC_HSL_Extend_v1_0.xpfm;MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
12:54:45 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:55:31 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
12:55:40 INFO  : Disconnected from the channel tcfchan#13.
12:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:55:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
12:55:55 INFO  : 'jtag frequency' command is executed.
12:55:55 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:55 INFO  : Context for 'APU' is selected.
12:55:55 INFO  : System reset is completed.
12:55:58 INFO  : 'after 3000' command is executed.
12:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
12:56:09 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit"
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa'.
12:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : Boot mode is read from the target.
12:56:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:56:10 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:56:10 INFO  : 'set bp_56_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:56:11 INFO  : 'con -block -timeout 60' command is executed.
12:56:11 INFO  : 'bpremove $bp_56_10_fsbl_bp' command is executed.
12:56:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:56:12 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf
set bp_56_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:56:12 INFO  : 'con' command is executed.
12:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:56:12 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
12:59:54 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:00:05 INFO  : Disconnected from the channel tcfchan#15.
13:00:10 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:13 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:00:13 INFO  : 'jtag frequency' command is executed.
13:00:13 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:00:13 INFO  : Context for 'APU' is selected.
13:00:14 INFO  : System reset is completed.
13:00:17 INFO  : 'after 3000' command is executed.
13:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:00:28 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit"
13:00:28 INFO  : Context for 'APU' is selected.
13:00:28 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa'.
13:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:28 INFO  : Context for 'APU' is selected.
13:00:28 INFO  : Boot mode is read from the target.
13:00:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:28 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:28 INFO  : 'set bp_0_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:00:29 INFO  : 'con -block -timeout 60' command is executed.
13:00:29 INFO  : 'bpremove $bp_0_28_fsbl_bp' command is executed.
13:00:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:30 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HLS_Extend_V1_0.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/hw/MEC_HLS_Extend_V1_0.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/sw/MEC_HSL_Extend_v1_0/boot/fsbl.elf
set bp_0_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:30 INFO  : 'con' command is executed.
13:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:00:30 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:08:15 INFO  : Disconnected from the channel tcfchan#16.
13:08:33 INFO  : The hardware specification used by project 'MEC_HLS_Impl_1_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:08:39 INFO  : The file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\bitstream\MEC_HLS_Extend_V1_0.bit' stored in project is removed.
13:08:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\bitstream' in project 'MEC_HLS_Impl_1_1'.
13:08:39 INFO  : The file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\psinit\psu_init.tcl' stored in project is removed.
13:08:40 INFO  : The updated ps init files are copied from platform to folder 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1\_ide\psinit' in project 'MEC_HLS_Impl_1_1'.
13:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:08:58 INFO  : 'jtag frequency' command is executed.
13:08:58 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:08:58 INFO  : Context for 'APU' is selected.
13:08:58 INFO  : System reset is completed.
13:09:01 INFO  : 'after 3000' command is executed.
13:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:09:12 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:09:12 INFO  : Context for 'APU' is selected.
13:09:13 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:13 INFO  : Context for 'APU' is selected.
13:09:13 INFO  : Boot mode is read from the target.
13:09:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:14 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:14 INFO  : 'set bp_9_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:09:15 INFO  : 'con -block -timeout 60' command is executed.
13:09:15 INFO  : 'bpremove $bp_9_14_fsbl_bp' command is executed.
13:09:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:15 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_9_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:16 INFO  : 'con' command is executed.
13:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:09:16 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:09:45 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:09:45 INFO  : Updating application flags with new BSP settings...
13:09:45 INFO  : Successfully updated application flags for project MEC_HLS_Impl_1_1.
13:09:56 INFO  : Disconnected from the channel tcfchan#17.
13:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:10:01 INFO  : 'jtag frequency' command is executed.
13:10:01 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:10:01 INFO  : Context for 'APU' is selected.
13:10:01 INFO  : System reset is completed.
13:10:04 INFO  : 'after 3000' command is executed.
13:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:10:15 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:10:16 INFO  : Context for 'APU' is selected.
13:10:16 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:16 INFO  : Context for 'APU' is selected.
13:10:16 INFO  : Boot mode is read from the target.
13:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:16 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:16 INFO  : 'set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:10:17 INFO  : 'con -block -timeout 60' command is executed.
13:10:17 INFO  : 'bpremove $bp_10_16_fsbl_bp' command is executed.
13:10:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:18 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_10_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:18 INFO  : 'con' command is executed.
13:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:10:18 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:12:26 INFO  : Disconnected from the channel tcfchan#18.
13:12:33 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:12:41 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:12:47 INFO  : 'jtag frequency' command is executed.
13:12:47 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:12:47 INFO  : Context for 'APU' is selected.
13:12:48 INFO  : System reset is completed.
13:12:51 INFO  : 'after 3000' command is executed.
13:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:12:54 ERROR : 'fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit' is cancelled.
13:12:54 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit' is cancelled.
13:12:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:12:54 ERROR : 'fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit' is cancelled.
13:13:05 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:11 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:13:11 INFO  : 'jtag frequency' command is executed.
13:13:11 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:13:11 INFO  : Context for 'APU' is selected.
13:13:11 INFO  : System reset is completed.
13:13:14 INFO  : 'after 3000' command is executed.
13:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:13:25 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:13:25 INFO  : Context for 'APU' is selected.
13:13:25 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:25 INFO  : Context for 'APU' is selected.
13:13:25 INFO  : Boot mode is read from the target.
13:13:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:13:26 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:13:26 INFO  : 'set bp_13_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:13:27 INFO  : 'con -block -timeout 60' command is executed.
13:13:27 INFO  : 'bpremove $bp_13_26_fsbl_bp' command is executed.
13:13:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:13:28 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_13_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:13:28 INFO  : 'con' command is executed.
13:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:13:28 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:29:41 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:29:46 INFO  : Disconnected from the channel tcfchan#19.
13:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:51 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:29:51 INFO  : 'jtag frequency' command is executed.
13:29:51 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:29:51 INFO  : Context for 'APU' is selected.
13:29:51 INFO  : System reset is completed.
13:29:54 INFO  : 'after 3000' command is executed.
13:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:30:05 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:30:05 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:06 INFO  : Context for 'APU' is selected.
13:30:06 INFO  : Boot mode is read from the target.
13:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:30:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:30:06 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:30:06 INFO  : 'set bp_30_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:30:07 INFO  : 'con -block -timeout 60' command is executed.
13:30:07 INFO  : 'bpremove $bp_30_6_fsbl_bp' command is executed.
13:30:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:30:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:30:08 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_30_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:30:08 INFO  : 'con' command is executed.
13:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:30:08 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:33:38 INFO  : Disconnected from the channel tcfchan#20.
13:33:47 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:54 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:33:54 INFO  : 'jtag frequency' command is executed.
13:33:54 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:54 INFO  : Context for 'APU' is selected.
13:33:54 INFO  : System reset is completed.
13:33:57 INFO  : 'after 3000' command is executed.
13:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:34:08 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:34:08 INFO  : Context for 'APU' is selected.
13:34:08 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:08 INFO  : Context for 'APU' is selected.
13:34:08 INFO  : Boot mode is read from the target.
13:34:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:09 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:09 INFO  : 'set bp_34_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:34:10 INFO  : 'con -block -timeout 60' command is executed.
13:34:10 INFO  : 'bpremove $bp_34_9_fsbl_bp' command is executed.
13:34:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:10 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_34_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:11 INFO  : 'con' command is executed.
13:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:34:11 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:35:00 INFO  : Disconnected from the channel tcfchan#21.
13:35:03 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:35:07 INFO  : 'jtag frequency' command is executed.
13:35:07 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:07 INFO  : Context for 'APU' is selected.
13:35:07 INFO  : System reset is completed.
13:35:10 INFO  : 'after 3000' command is executed.
13:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:35:21 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:35:21 INFO  : Context for 'APU' is selected.
13:35:21 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:21 INFO  : Context for 'APU' is selected.
13:35:21 INFO  : Boot mode is read from the target.
13:35:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:22 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:22 INFO  : 'set bp_35_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:35:23 INFO  : 'con -block -timeout 60' command is executed.
13:35:23 INFO  : 'bpremove $bp_35_22_fsbl_bp' command is executed.
13:35:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:23 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_35_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:23 INFO  : 'con' command is executed.
13:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:35:23 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
13:49:03 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
13:49:05 INFO  : Disconnected from the channel tcfchan#22.
13:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
13:49:08 INFO  : 'jtag frequency' command is executed.
13:49:08 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:08 INFO  : Context for 'APU' is selected.
13:49:08 INFO  : System reset is completed.
13:49:11 INFO  : 'after 3000' command is executed.
13:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
13:49:22 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
13:49:22 INFO  : Context for 'APU' is selected.
13:49:22 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
13:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:22 INFO  : Context for 'APU' is selected.
13:49:22 INFO  : Boot mode is read from the target.
13:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:23 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:23 INFO  : 'set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:49:24 INFO  : 'con -block -timeout 60' command is executed.
13:49:24 INFO  : 'bpremove $bp_49_23_fsbl_bp' command is executed.
13:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:25 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_49_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:25 INFO  : 'con' command is executed.
13:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:49:25 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
18:58:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\temp_xsdb_launch_script.tcl
18:58:46 INFO  : XSCT server has started successfully.
18:58:46 INFO  : plnx-install-location is set to ''
18:58:46 INFO  : Successfully done setting XSCT server connection channel  
18:58:46 INFO  : Successfully done setting workspace for the tool. 
18:58:48 INFO  : Platform repository initialization has completed.
18:58:48 INFO  : Successfully done query RDI_DATADIR 
18:58:48 INFO  : Registering command handlers for Vitis TCF services
18:59:08 INFO  : Result from executing command 'getProjects': MEC_HSL_Extend_v1_0;MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
18:59:08 INFO  : Result from executing command 'getPlatforms': MEC_HSL_Extend_v1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/MEC_HSL_Extend_v1_0.xpfm;MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
18:59:09 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
18:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
18:59:29 INFO  : 'jtag frequency' command is executed.
18:59:29 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:59:29 INFO  : Context for 'APU' is selected.
18:59:29 INFO  : System reset is completed.
18:59:32 INFO  : 'after 3000' command is executed.
18:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
18:59:43 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
18:59:43 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
18:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:44 INFO  : Context for 'APU' is selected.
18:59:44 INFO  : Boot mode is read from the target.
18:59:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:45 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:45 INFO  : 'set bp_59_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:59:46 INFO  : 'con -block -timeout 60' command is executed.
18:59:46 INFO  : 'bpremove $bp_59_45_fsbl_bp' command is executed.
18:59:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:59:46 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
18:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_59_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:59:47 INFO  : 'con' command is executed.
18:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:59:47 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
19:15:08 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
19:15:15 INFO  : Disconnected from the channel tcfchan#2.
19:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:15:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:15:31 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
19:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
19:15:48 INFO  : 'jtag frequency' command is executed.
19:15:48 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:15:48 INFO  : Context for 'APU' is selected.
19:15:48 INFO  : System reset is completed.
19:15:51 INFO  : 'after 3000' command is executed.
19:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
19:16:02 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
19:16:02 INFO  : Context for 'APU' is selected.
19:16:02 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
19:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:02 INFO  : Context for 'APU' is selected.
19:16:02 INFO  : Boot mode is read from the target.
19:16:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:16:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:16:03 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:16:03 INFO  : 'set bp_16_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:16:04 INFO  : 'con -block -timeout 60' command is executed.
19:16:04 INFO  : 'bpremove $bp_16_3_fsbl_bp' command is executed.
19:16:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:16:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:16:05 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_16_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:16:05 INFO  : 'con' command is executed.
19:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:16:05 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
19:27:19 INFO  : Result from executing command 'getProjects': MEC_HSL_Extend_v1_0;MEC_HSL_impl_V1_0;MEC_HSL_impl_V1_1
19:27:19 INFO  : Result from executing command 'getPlatforms': MEC_HSL_Extend_v1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/export/MEC_HSL_Extend_v1_0/MEC_HSL_Extend_v1_0.xpfm;MEC_HSL_impl_V1_0|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_0/export/MEC_HSL_impl_V1_0/MEC_HSL_impl_V1_0.xpfm;MEC_HSL_impl_V1_1|C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/MEC_HSL_impl_V1_1.xpfm
19:27:20 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_0'...
19:27:30 INFO  : Checking for BSP changes to sync application flags for project 'MEC_HLS_Impl_1_1'...
19:27:43 INFO  : Disconnected from the channel tcfchan#3.
19:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:27:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 01512' is selected.
19:28:45 INFO  : 'jtag frequency' command is executed.
19:28:45 INFO  : Sourcing of 'G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:28:45 INFO  : Context for 'APU' is selected.
19:28:45 INFO  : System reset is completed.
19:28:49 INFO  : 'after 3000' command is executed.
19:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}' command is executed.
19:29:00 INFO  : Device configured successfully with "C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit"
19:29:00 INFO  : Context for 'APU' is selected.
19:29:00 INFO  : Hardware design and registers information is loaded from 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa'.
19:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:00 INFO  : Context for 'APU' is selected.
19:29:00 INFO  : Boot mode is read from the target.
19:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:29:00 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:29:00 INFO  : 'set bp_29_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:29:01 INFO  : 'con -block -timeout 60' command is executed.
19:29:01 INFO  : 'bpremove $bp_29_0_fsbl_bp' command is executed.
19:29:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:29:02 INFO  : The application 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}
fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf
set bp_29_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:02 INFO  : 'con' command is executed.
19:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:29:02 INFO  : Launch script is exported to file 'C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\MEC_HLS_Impl_1_1_system\_ide\scripts\debugger_mec_hls_impl_1_1-default.tcl'
