
<!--
This XML file (created on Wed Jul 05 11:20:26 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_sim</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Jul 05 11:20:26 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex10/ex10</project>
<revision>ex10</revision>
<compilation_summary>
	<flow_status>Successful - Wed Jul 05 11:20:26 2006</flow_status>
	<simulator_setting_name>ex10</simulator_setting_name>
	<top_level_entity_name>ex10</top_level_entity_name>
</compilation_summary>
<mep_data>
	<command_line>quartus_sim --read_settings_files=on --write_settings_files=off ex10 -c ex10</command_line>
</mep_data>
<messages>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;PCM3006:inst6|LOAD&quot; in design.</warning>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;PCM3006:inst6|LEFT_IN[0]&quot; in design.</warning>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;PCM3006:inst6|LEFT_IN[1]&quot; in design.</warning>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;PCM3006:inst6|LEFT_IN[2]&quot; in design.</warning>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;PCM3006:inst6|LEFT_IN[3]&quot; in design.</warning>
	<info>Info: Quartus II Simulator was successful. 0 errors, 68 warnings</info>
	<info>Info: Elapsed time: 00:00:07</info>
	<info>Info: Processing ended: Wed Jul 05 11:20:26 2006</info>
	<info>Info: Vector file ex10.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.</info>
	<info>Info: Number of transitions in simulation is 9974</info>
</messages>
<simulator_settings>
	<row>
		<option>Simulation mode</option>
		<setting>Timing</setting>
		<default_value>Timing</default_value>
	</row>
	<row>
		<option>Start time</option>
		<setting units="ns">0</setting>
		<default_value units="ns">0</default_value>
	</row>
	<row>
		<option>Vector input source</option>
		<setting>C:\altera\FPGA_course\ex10\ex10-3.vwf</setting>
	</row>
	<row>
		<option>Add pins automatically to simulation output waveforms</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Check outputs</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Report simulation coverage</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display complete 1/0 value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display missing 1-value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display missing 0-value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Detect setup and hold time violations</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Detect glitches</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Disable timing delays in Timing Simulation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Generate Signal Activity File</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Group bus channels in simulation results</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Preserve fewer signal transitions to reduce memory requirements</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Trigger vector comparison with the specified mode</option>
		<setting>INPUT_EDGE</setting>
		<default_value>INPUT_EDGE</default_value>
	</row>
	<row>
		<option>Disable setup and hold time violations detection in input registers of bi-directional pins</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Overwrite Waveform Inputs With Simulation Outputs</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Glitch Filtering</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
</simulator_settings>
<simulator_summary>
	<simulation_start_time>0 ps</simulation_start_time>
	<simulation_end_time>45.0 us</simulation_end_time>
	<simulation_netlist_size>1060 nodes</simulation_netlist_size>
	<simulation_coverage>     19.12 %</simulation_coverage>
	<total_number_of_transitions>9974</total_number_of_transitions>
	<simulation_breakpoints>0</simulation_breakpoints>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
</simulator_summary>
</talkback>
