// Seed: 1571646218
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2,
    input wor   id_3
);
  tri0 id_5 = 1'b0;
  wire id_6;
  module_0(
      id_5, id_6, id_6
  );
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1
);
  assign id_0 = id_1;
endmodule
module module_3 (
    output tri0 id_0,
    input  wand id_1
);
  module_2(
      id_0, id_1
  ); id_3(
      .id_0(id_0), .id_1(id_1), .id_2(1)
  );
endmodule
