DECL|EMACSA_NUMBER|macro|EMACSA_NUMBER
DECL|EMAC_ALE_ALE_Msk|macro|EMAC_ALE_ALE_Msk
DECL|EMAC_ALE_ALE_Pos|macro|EMAC_ALE_ALE_Pos
DECL|EMAC_ALE_ALE|macro|EMAC_ALE_ALE
DECL|EMAC_ALE|member|__IO uint32_t EMAC_ALE; /**< \brief (Emac Offset: 0x54) Alignment Errors Register */
DECL|EMAC_CSE_CSE_Msk|macro|EMAC_CSE_CSE_Msk
DECL|EMAC_CSE_CSE_Pos|macro|EMAC_CSE_CSE_Pos
DECL|EMAC_CSE_CSE|macro|EMAC_CSE_CSE
DECL|EMAC_CSE|member|__IO uint32_t EMAC_CSE; /**< \brief (Emac Offset: 0x68) Carrier Sense Errors Register */
DECL|EMAC_DTF_DTF_Msk|macro|EMAC_DTF_DTF_Msk
DECL|EMAC_DTF_DTF_Pos|macro|EMAC_DTF_DTF_Pos
DECL|EMAC_DTF_DTF|macro|EMAC_DTF_DTF
DECL|EMAC_DTF|member|__IO uint32_t EMAC_DTF; /**< \brief (Emac Offset: 0x58) Deferred Transmission Frames Register */
DECL|EMAC_ECOL_EXCOL_Msk|macro|EMAC_ECOL_EXCOL_Msk
DECL|EMAC_ECOL_EXCOL_Pos|macro|EMAC_ECOL_EXCOL_Pos
DECL|EMAC_ECOL_EXCOL|macro|EMAC_ECOL_EXCOL
DECL|EMAC_ECOL|member|__IO uint32_t EMAC_ECOL; /**< \brief (Emac Offset: 0x60) Excessive Collisions Register */
DECL|EMAC_ELE_EXL_Msk|macro|EMAC_ELE_EXL_Msk
DECL|EMAC_ELE_EXL_Pos|macro|EMAC_ELE_EXL_Pos
DECL|EMAC_ELE_EXL|macro|EMAC_ELE_EXL
DECL|EMAC_ELE|member|__IO uint32_t EMAC_ELE; /**< \brief (Emac Offset: 0x78) Excessive Length Errors Register */
DECL|EMAC_FCSE_FCSE_Msk|macro|EMAC_FCSE_FCSE_Msk
DECL|EMAC_FCSE_FCSE_Pos|macro|EMAC_FCSE_FCSE_Pos
DECL|EMAC_FCSE_FCSE|macro|EMAC_FCSE_FCSE
DECL|EMAC_FCSE|member|__IO uint32_t EMAC_FCSE; /**< \brief (Emac Offset: 0x50) Frame Check Sequence Errors Register */
DECL|EMAC_FRO_FROK_Msk|macro|EMAC_FRO_FROK_Msk
DECL|EMAC_FRO_FROK_Pos|macro|EMAC_FRO_FROK_Pos
DECL|EMAC_FRO_FROK|macro|EMAC_FRO_FROK
DECL|EMAC_FRO|member|__IO uint32_t EMAC_FRO; /**< \brief (Emac Offset: 0x4C) Frames Received Ok Register */
DECL|EMAC_FTO_FTOK_Msk|macro|EMAC_FTO_FTOK_Msk
DECL|EMAC_FTO_FTOK_Pos|macro|EMAC_FTO_FTOK_Pos
DECL|EMAC_FTO_FTOK|macro|EMAC_FTO_FTOK
DECL|EMAC_FTO|member|__IO uint32_t EMAC_FTO; /**< \brief (Emac Offset: 0x40) Frames Transmitted Ok Register */
DECL|EMAC_HRB_ADDR_Msk|macro|EMAC_HRB_ADDR_Msk
DECL|EMAC_HRB_ADDR_Pos|macro|EMAC_HRB_ADDR_Pos
DECL|EMAC_HRB_ADDR|macro|EMAC_HRB_ADDR
DECL|EMAC_HRB|member|__IO uint32_t EMAC_HRB; /**< \brief (Emac Offset: 0x90) Hash Register Bottom [31:0] Register */
DECL|EMAC_HRT_ADDR_Msk|macro|EMAC_HRT_ADDR_Msk
DECL|EMAC_HRT_ADDR_Pos|macro|EMAC_HRT_ADDR_Pos
DECL|EMAC_HRT_ADDR|macro|EMAC_HRT_ADDR
DECL|EMAC_HRT|member|__IO uint32_t EMAC_HRT; /**< \brief (Emac Offset: 0x94) Hash Register Top [63:32] Register */
DECL|EMAC_IDR_HRESP|macro|EMAC_IDR_HRESP
DECL|EMAC_IDR_MFD|macro|EMAC_IDR_MFD
DECL|EMAC_IDR_PFR|macro|EMAC_IDR_PFR
DECL|EMAC_IDR_PTZ|macro|EMAC_IDR_PTZ
DECL|EMAC_IDR_RCOMP|macro|EMAC_IDR_RCOMP
DECL|EMAC_IDR_RLE|macro|EMAC_IDR_RLE
DECL|EMAC_IDR_ROVR|macro|EMAC_IDR_ROVR
DECL|EMAC_IDR_RXUBR|macro|EMAC_IDR_RXUBR
DECL|EMAC_IDR_TCOMP|macro|EMAC_IDR_TCOMP
DECL|EMAC_IDR_TUND|macro|EMAC_IDR_TUND
DECL|EMAC_IDR_TXERR|macro|EMAC_IDR_TXERR
DECL|EMAC_IDR_TXUBR|macro|EMAC_IDR_TXUBR
DECL|EMAC_IDR|member|__O uint32_t EMAC_IDR; /**< \brief (Emac Offset: 0x2C) Interrupt Disable Register */
DECL|EMAC_IER_HRESP|macro|EMAC_IER_HRESP
DECL|EMAC_IER_MFD|macro|EMAC_IER_MFD
DECL|EMAC_IER_PFR|macro|EMAC_IER_PFR
DECL|EMAC_IER_PTZ|macro|EMAC_IER_PTZ
DECL|EMAC_IER_RCOMP|macro|EMAC_IER_RCOMP
DECL|EMAC_IER_RLE|macro|EMAC_IER_RLE
DECL|EMAC_IER_ROVR|macro|EMAC_IER_ROVR
DECL|EMAC_IER_RXUBR|macro|EMAC_IER_RXUBR
DECL|EMAC_IER_TCOMP|macro|EMAC_IER_TCOMP
DECL|EMAC_IER_TUND|macro|EMAC_IER_TUND
DECL|EMAC_IER_TXERR|macro|EMAC_IER_TXERR
DECL|EMAC_IER_TXUBR|macro|EMAC_IER_TXUBR
DECL|EMAC_IER|member|__O uint32_t EMAC_IER; /**< \brief (Emac Offset: 0x28) Interrupt Enable Register */
DECL|EMAC_IMR_HRESP|macro|EMAC_IMR_HRESP
DECL|EMAC_IMR_MFD|macro|EMAC_IMR_MFD
DECL|EMAC_IMR_PFR|macro|EMAC_IMR_PFR
DECL|EMAC_IMR_PTZ|macro|EMAC_IMR_PTZ
DECL|EMAC_IMR_RCOMP|macro|EMAC_IMR_RCOMP
DECL|EMAC_IMR_RLE|macro|EMAC_IMR_RLE
DECL|EMAC_IMR_ROVR|macro|EMAC_IMR_ROVR
DECL|EMAC_IMR_RXUBR|macro|EMAC_IMR_RXUBR
DECL|EMAC_IMR_TCOMP|macro|EMAC_IMR_TCOMP
DECL|EMAC_IMR_TUND|macro|EMAC_IMR_TUND
DECL|EMAC_IMR_TXERR|macro|EMAC_IMR_TXERR
DECL|EMAC_IMR_TXUBR|macro|EMAC_IMR_TXUBR
DECL|EMAC_IMR|member|__I uint32_t EMAC_IMR; /**< \brief (Emac Offset: 0x30) Interrupt Mask Register */
DECL|EMAC_ISR_HRESP|macro|EMAC_ISR_HRESP
DECL|EMAC_ISR_MFD|macro|EMAC_ISR_MFD
DECL|EMAC_ISR_PFRE|macro|EMAC_ISR_PFRE
DECL|EMAC_ISR_PTZ|macro|EMAC_ISR_PTZ
DECL|EMAC_ISR_RCOMP|macro|EMAC_ISR_RCOMP
DECL|EMAC_ISR_RLEX|macro|EMAC_ISR_RLEX
DECL|EMAC_ISR_ROVR|macro|EMAC_ISR_ROVR
DECL|EMAC_ISR_RXUBR|macro|EMAC_ISR_RXUBR
DECL|EMAC_ISR_TCOMP|macro|EMAC_ISR_TCOMP
DECL|EMAC_ISR_TUND|macro|EMAC_ISR_TUND
DECL|EMAC_ISR_TXERR|macro|EMAC_ISR_TXERR
DECL|EMAC_ISR_TXUBR|macro|EMAC_ISR_TXUBR
DECL|EMAC_ISR|member|__IO uint32_t EMAC_ISR; /**< \brief (Emac Offset: 0x24) Interrupt Status Register */
DECL|EMAC_LCOL_LCOL_Msk|macro|EMAC_LCOL_LCOL_Msk
DECL|EMAC_LCOL_LCOL_Pos|macro|EMAC_LCOL_LCOL_Pos
DECL|EMAC_LCOL_LCOL|macro|EMAC_LCOL_LCOL
DECL|EMAC_LCOL|member|__IO uint32_t EMAC_LCOL; /**< \brief (Emac Offset: 0x5C) Late Collisions Register */
DECL|EMAC_MAN_CODE_Msk|macro|EMAC_MAN_CODE_Msk
DECL|EMAC_MAN_CODE_Pos|macro|EMAC_MAN_CODE_Pos
DECL|EMAC_MAN_CODE|macro|EMAC_MAN_CODE
DECL|EMAC_MAN_DATA_Msk|macro|EMAC_MAN_DATA_Msk
DECL|EMAC_MAN_DATA_Pos|macro|EMAC_MAN_DATA_Pos
DECL|EMAC_MAN_DATA|macro|EMAC_MAN_DATA
DECL|EMAC_MAN_PHYA_Msk|macro|EMAC_MAN_PHYA_Msk
DECL|EMAC_MAN_PHYA_Pos|macro|EMAC_MAN_PHYA_Pos
DECL|EMAC_MAN_PHYA|macro|EMAC_MAN_PHYA
DECL|EMAC_MAN_REGA_Msk|macro|EMAC_MAN_REGA_Msk
DECL|EMAC_MAN_REGA_Pos|macro|EMAC_MAN_REGA_Pos
DECL|EMAC_MAN_REGA|macro|EMAC_MAN_REGA
DECL|EMAC_MAN_RW_Msk|macro|EMAC_MAN_RW_Msk
DECL|EMAC_MAN_RW_Pos|macro|EMAC_MAN_RW_Pos
DECL|EMAC_MAN_RW|macro|EMAC_MAN_RW
DECL|EMAC_MAN_SOF_Msk|macro|EMAC_MAN_SOF_Msk
DECL|EMAC_MAN_SOF_Pos|macro|EMAC_MAN_SOF_Pos
DECL|EMAC_MAN_SOF|macro|EMAC_MAN_SOF
DECL|EMAC_MAN|member|__IO uint32_t EMAC_MAN; /**< \brief (Emac Offset: 0x34) Phy Maintenance Register */
DECL|EMAC_MCF_MCF_Msk|macro|EMAC_MCF_MCF_Msk
DECL|EMAC_MCF_MCF_Pos|macro|EMAC_MCF_MCF_Pos
DECL|EMAC_MCF_MCF|macro|EMAC_MCF_MCF
DECL|EMAC_MCF|member|__IO uint32_t EMAC_MCF; /**< \brief (Emac Offset: 0x48) Multiple Collision Frames Register */
DECL|EMAC_NCFGR_BIG|macro|EMAC_NCFGR_BIG
DECL|EMAC_NCFGR_CAF|macro|EMAC_NCFGR_CAF
DECL|EMAC_NCFGR_CLK_MCK_16|macro|EMAC_NCFGR_CLK_MCK_16
DECL|EMAC_NCFGR_CLK_MCK_32|macro|EMAC_NCFGR_CLK_MCK_32
DECL|EMAC_NCFGR_CLK_MCK_64|macro|EMAC_NCFGR_CLK_MCK_64
DECL|EMAC_NCFGR_CLK_MCK_8|macro|EMAC_NCFGR_CLK_MCK_8
DECL|EMAC_NCFGR_CLK_Msk|macro|EMAC_NCFGR_CLK_Msk
DECL|EMAC_NCFGR_CLK_Pos|macro|EMAC_NCFGR_CLK_Pos
DECL|EMAC_NCFGR_DRFCS|macro|EMAC_NCFGR_DRFCS
DECL|EMAC_NCFGR_EFRHD|macro|EMAC_NCFGR_EFRHD
DECL|EMAC_NCFGR_FD|macro|EMAC_NCFGR_FD
DECL|EMAC_NCFGR_IRXFCS|macro|EMAC_NCFGR_IRXFCS
DECL|EMAC_NCFGR_JFRAME|macro|EMAC_NCFGR_JFRAME
DECL|EMAC_NCFGR_MTI|macro|EMAC_NCFGR_MTI
DECL|EMAC_NCFGR_NBC|macro|EMAC_NCFGR_NBC
DECL|EMAC_NCFGR_PAE|macro|EMAC_NCFGR_PAE
DECL|EMAC_NCFGR_RBOF_Msk|macro|EMAC_NCFGR_RBOF_Msk
DECL|EMAC_NCFGR_RBOF_OFFSET_0|macro|EMAC_NCFGR_RBOF_OFFSET_0
DECL|EMAC_NCFGR_RBOF_OFFSET_1|macro|EMAC_NCFGR_RBOF_OFFSET_1
DECL|EMAC_NCFGR_RBOF_OFFSET_2|macro|EMAC_NCFGR_RBOF_OFFSET_2
DECL|EMAC_NCFGR_RBOF_OFFSET_3|macro|EMAC_NCFGR_RBOF_OFFSET_3
DECL|EMAC_NCFGR_RBOF_Pos|macro|EMAC_NCFGR_RBOF_Pos
DECL|EMAC_NCFGR_RLCE|macro|EMAC_NCFGR_RLCE
DECL|EMAC_NCFGR_RTY|macro|EMAC_NCFGR_RTY
DECL|EMAC_NCFGR_SPD|macro|EMAC_NCFGR_SPD
DECL|EMAC_NCFGR_UNI|macro|EMAC_NCFGR_UNI
DECL|EMAC_NCFGR|member|__IO uint32_t EMAC_NCFGR; /**< \brief (Emac Offset: 0x04) Network Configuration Register */
DECL|EMAC_NCR_BP|macro|EMAC_NCR_BP
DECL|EMAC_NCR_CLRSTAT|macro|EMAC_NCR_CLRSTAT
DECL|EMAC_NCR_INCSTAT|macro|EMAC_NCR_INCSTAT
DECL|EMAC_NCR_LB|macro|EMAC_NCR_LB
DECL|EMAC_NCR_LLB|macro|EMAC_NCR_LLB
DECL|EMAC_NCR_MPE|macro|EMAC_NCR_MPE
DECL|EMAC_NCR_RE|macro|EMAC_NCR_RE
DECL|EMAC_NCR_TE|macro|EMAC_NCR_TE
DECL|EMAC_NCR_THALT|macro|EMAC_NCR_THALT
DECL|EMAC_NCR_TSTART|macro|EMAC_NCR_TSTART
DECL|EMAC_NCR_WESTAT|macro|EMAC_NCR_WESTAT
DECL|EMAC_NCR|member|__IO uint32_t EMAC_NCR; /**< \brief (Emac Offset: 0x00) Network Control Register */
DECL|EMAC_NSR_IDLE|macro|EMAC_NSR_IDLE
DECL|EMAC_NSR_MDIO|macro|EMAC_NSR_MDIO
DECL|EMAC_NSR|member|__I uint32_t EMAC_NSR; /**< \brief (Emac Offset: 0x08) Network Status Register */
DECL|EMAC_PFR_FROK_Msk|macro|EMAC_PFR_FROK_Msk
DECL|EMAC_PFR_FROK_Pos|macro|EMAC_PFR_FROK_Pos
DECL|EMAC_PFR_FROK|macro|EMAC_PFR_FROK
DECL|EMAC_PFR|member|__IO uint32_t EMAC_PFR; /**< \brief (Emac Offset: 0x3C) Pause Frames Received Register */
DECL|EMAC_PTR_PTIME_Msk|macro|EMAC_PTR_PTIME_Msk
DECL|EMAC_PTR_PTIME_Pos|macro|EMAC_PTR_PTIME_Pos
DECL|EMAC_PTR_PTIME|macro|EMAC_PTR_PTIME
DECL|EMAC_PTR|member|__IO uint32_t EMAC_PTR; /**< \brief (Emac Offset: 0x38) Pause Time Register */
DECL|EMAC_RBQP_ADDR_Msk|macro|EMAC_RBQP_ADDR_Msk
DECL|EMAC_RBQP_ADDR_Pos|macro|EMAC_RBQP_ADDR_Pos
DECL|EMAC_RBQP_ADDR|macro|EMAC_RBQP_ADDR
DECL|EMAC_RBQP|member|__IO uint32_t EMAC_RBQP; /**< \brief (Emac Offset: 0x18) Receive Buffer Queue Pointer Register */
DECL|EMAC_RJA_RJB_Msk|macro|EMAC_RJA_RJB_Msk
DECL|EMAC_RJA_RJB_Pos|macro|EMAC_RJA_RJB_Pos
DECL|EMAC_RJA_RJB|macro|EMAC_RJA_RJB
DECL|EMAC_RJA|member|__IO uint32_t EMAC_RJA; /**< \brief (Emac Offset: 0x7C) Receive Jabbers Register */
DECL|EMAC_RLE_RLFM_Msk|macro|EMAC_RLE_RLFM_Msk
DECL|EMAC_RLE_RLFM_Pos|macro|EMAC_RLE_RLFM_Pos
DECL|EMAC_RLE_RLFM|macro|EMAC_RLE_RLFM
DECL|EMAC_RLE|member|__IO uint32_t EMAC_RLE; /**< \brief (Emac Offset: 0x88) Received Length Field Mismatch Register */
DECL|EMAC_ROV_ROVR_Msk|macro|EMAC_ROV_ROVR_Msk
DECL|EMAC_ROV_ROVR_Pos|macro|EMAC_ROV_ROVR_Pos
DECL|EMAC_ROV_ROVR|macro|EMAC_ROV_ROVR
DECL|EMAC_ROV|member|__IO uint32_t EMAC_ROV; /**< \brief (Emac Offset: 0x70) Receive Overrun Errors Register */
DECL|EMAC_RRE_RRE_Msk|macro|EMAC_RRE_RRE_Msk
DECL|EMAC_RRE_RRE_Pos|macro|EMAC_RRE_RRE_Pos
DECL|EMAC_RRE_RRE|macro|EMAC_RRE_RRE
DECL|EMAC_RRE|member|__IO uint32_t EMAC_RRE; /**< \brief (Emac Offset: 0x6C) Receive Resource Errors Register */
DECL|EMAC_RSE_RSE_Msk|macro|EMAC_RSE_RSE_Msk
DECL|EMAC_RSE_RSE_Pos|macro|EMAC_RSE_RSE_Pos
DECL|EMAC_RSE_RSE|macro|EMAC_RSE_RSE
DECL|EMAC_RSE|member|__IO uint32_t EMAC_RSE; /**< \brief (Emac Offset: 0x74) Receive Symbol Errors Register */
DECL|EMAC_RSR_BNA|macro|EMAC_RSR_BNA
DECL|EMAC_RSR_OVR|macro|EMAC_RSR_OVR
DECL|EMAC_RSR_REC|macro|EMAC_RSR_REC
DECL|EMAC_RSR|member|__IO uint32_t EMAC_RSR; /**< \brief (Emac Offset: 0x20) Receive Status Register */
DECL|EMAC_SAxB_ADDR_Msk|macro|EMAC_SAxB_ADDR_Msk
DECL|EMAC_SAxB_ADDR_Pos|macro|EMAC_SAxB_ADDR_Pos
DECL|EMAC_SAxB_ADDR|macro|EMAC_SAxB_ADDR
DECL|EMAC_SAxB|member|__IO uint32_t EMAC_SAxB; /**< \brief (EmacSa Offset: 0x0) Specific Address 1 Bottom Register */
DECL|EMAC_SAxT_ADDR_Msk|macro|EMAC_SAxT_ADDR_Msk
DECL|EMAC_SAxT_ADDR_Pos|macro|EMAC_SAxT_ADDR_Pos
DECL|EMAC_SAxT_ADDR|macro|EMAC_SAxT_ADDR
DECL|EMAC_SAxT|member|__IO uint32_t EMAC_SAxT; /**< \brief (EmacSa Offset: 0x4) Specific Address 1 Top Register */
DECL|EMAC_SA|member|EmacSa EMAC_SA[EMACSA_NUMBER]; /**< \brief (Emac Offset: 0x98) sa = 1 .. 4 */
DECL|EMAC_SCF_SCF_Msk|macro|EMAC_SCF_SCF_Msk
DECL|EMAC_SCF_SCF_Pos|macro|EMAC_SCF_SCF_Pos
DECL|EMAC_SCF_SCF|macro|EMAC_SCF_SCF
DECL|EMAC_SCF|member|__IO uint32_t EMAC_SCF; /**< \brief (Emac Offset: 0x44) Single Collision Frames Register */
DECL|EMAC_STE_SQER_Msk|macro|EMAC_STE_SQER_Msk
DECL|EMAC_STE_SQER_Pos|macro|EMAC_STE_SQER_Pos
DECL|EMAC_STE_SQER|macro|EMAC_STE_SQER
DECL|EMAC_STE|member|__IO uint32_t EMAC_STE; /**< \brief (Emac Offset: 0x84) SQE Test Errors Register */
DECL|EMAC_TBQP_ADDR_Msk|macro|EMAC_TBQP_ADDR_Msk
DECL|EMAC_TBQP_ADDR_Pos|macro|EMAC_TBQP_ADDR_Pos
DECL|EMAC_TBQP_ADDR|macro|EMAC_TBQP_ADDR
DECL|EMAC_TBQP|member|__IO uint32_t EMAC_TBQP; /**< \brief (Emac Offset: 0x1C) Transmit Buffer Queue Pointer Register */
DECL|EMAC_TID_TID_Msk|macro|EMAC_TID_TID_Msk
DECL|EMAC_TID_TID_Pos|macro|EMAC_TID_TID_Pos
DECL|EMAC_TID_TID|macro|EMAC_TID_TID
DECL|EMAC_TID|member|__IO uint32_t EMAC_TID; /**< \brief (Emac Offset: 0xB8) Type ID Checking Register */
DECL|EMAC_TSR_BEX|macro|EMAC_TSR_BEX
DECL|EMAC_TSR_COL|macro|EMAC_TSR_COL
DECL|EMAC_TSR_COMP|macro|EMAC_TSR_COMP
DECL|EMAC_TSR_RLES|macro|EMAC_TSR_RLES
DECL|EMAC_TSR_TGO|macro|EMAC_TSR_TGO
DECL|EMAC_TSR_UBR|macro|EMAC_TSR_UBR
DECL|EMAC_TSR_UND|macro|EMAC_TSR_UND
DECL|EMAC_TSR|member|__IO uint32_t EMAC_TSR; /**< \brief (Emac Offset: 0x14) Transmit Status Register */
DECL|EMAC_TUND_TUND_Msk|macro|EMAC_TUND_TUND_Msk
DECL|EMAC_TUND_TUND_Pos|macro|EMAC_TUND_TUND_Pos
DECL|EMAC_TUND_TUND|macro|EMAC_TUND_TUND
DECL|EMAC_TUND|member|__IO uint32_t EMAC_TUND; /**< \brief (Emac Offset: 0x64) Transmit Underrun Errors Register */
DECL|EMAC_USF_USF_Msk|macro|EMAC_USF_USF_Msk
DECL|EMAC_USF_USF_Pos|macro|EMAC_USF_USF_Pos
DECL|EMAC_USF_USF|macro|EMAC_USF_USF
DECL|EMAC_USF|member|__IO uint32_t EMAC_USF; /**< \brief (Emac Offset: 0x80) Undersize Frames Register */
DECL|EMAC_USRIO_CLKEN|macro|EMAC_USRIO_CLKEN
DECL|EMAC_USRIO_RMII|macro|EMAC_USRIO_RMII
DECL|EMAC_USRIO|member|__IO uint32_t EMAC_USRIO; /**< \brief (Emac Offset: 0xC0) User Input/Output Register */
DECL|EmacSa|typedef|} EmacSa;
DECL|Emac|typedef|} Emac;
DECL|Reserved1|member|__I uint32_t Reserved1[2];
DECL|Reserved2|member|__I uint32_t Reserved2[1];
DECL|Reserved3|member|__I uint32_t Reserved3[1];
DECL|_SAM3XA_EMAC_COMPONENT_|macro|_SAM3XA_EMAC_COMPONENT_
