###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       321931   # Number of WRITE/WRITEP commands
num_reads_done                 =       996315   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       745568   # Number of read row buffer hits
num_read_cmds                  =       996310   # Number of READ/READP commands
num_writes_done                =       321950   # Number of read requests issued
num_write_row_hits             =       272377   # Number of write row buffer hits
num_act_cmds                   =       302028   # Number of ACT commands
num_pre_cmds                   =       301998   # Number of PRE commands
num_ondemand_pres              =       276182   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9548988   # Cyles of rank active rank.0
rank_active_cycles.1           =      9345872   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       451012   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       654128   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1261616   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14994   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3690   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1835   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2134   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2617   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3560   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3615   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1169   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          545   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22515   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           52   # Write cmd latency (cycles)
write_latency[20-39]           =          517   # Write cmd latency (cycles)
write_latency[40-59]           =          735   # Write cmd latency (cycles)
write_latency[60-79]           =         1360   # Write cmd latency (cycles)
write_latency[80-99]           =         2152   # Write cmd latency (cycles)
write_latency[100-119]         =         3243   # Write cmd latency (cycles)
write_latency[120-139]         =         5139   # Write cmd latency (cycles)
write_latency[140-159]         =         7253   # Write cmd latency (cycles)
write_latency[160-179]         =         9112   # Write cmd latency (cycles)
write_latency[180-199]         =        10525   # Write cmd latency (cycles)
write_latency[200-]            =       281843   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       278162   # Read request latency (cycles)
read_latency[40-59]            =       103699   # Read request latency (cycles)
read_latency[60-79]            =       133281   # Read request latency (cycles)
read_latency[80-99]            =        67997   # Read request latency (cycles)
read_latency[100-119]          =        53330   # Read request latency (cycles)
read_latency[120-139]          =        45581   # Read request latency (cycles)
read_latency[140-159]          =        32193   # Read request latency (cycles)
read_latency[160-179]          =        26363   # Read request latency (cycles)
read_latency[180-199]          =        21621   # Read request latency (cycles)
read_latency[200-]             =       234077   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.60708e+09   # Write energy
read_energy                    =  4.01712e+09   # Read energy
act_energy                     =  8.26349e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.16486e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.13981e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95857e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83182e+09   # Active standby energy rank.1
average_read_latency           =      173.453   # Average read request latency (cycles)
average_interarrival           =      7.58558   # Average request interarrival latency (cycles)
total_energy                   =  1.94761e+10   # Total energy (pJ)
average_power                  =      1947.61   # Average power (mW)
average_bandwidth              =      11.2492   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       313815   # Number of WRITE/WRITEP commands
num_reads_done                 =       964458   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       701850   # Number of read row buffer hits
num_read_cmds                  =       964459   # Number of READ/READP commands
num_writes_done                =       313835   # Number of read requests issued
num_write_row_hits             =       250171   # Number of write row buffer hits
num_act_cmds                   =       327978   # Number of ACT commands
num_pre_cmds                   =       327949   # Number of PRE commands
num_ondemand_pres              =       303139   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9462331   # Cyles of rank active rank.0
rank_active_cycles.1           =      9429862   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       537669   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       570138   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1219419   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17309   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3510   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1827   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2712   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3592   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3514   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1160   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          562   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22492   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           71   # Write cmd latency (cycles)
write_latency[20-39]           =          557   # Write cmd latency (cycles)
write_latency[40-59]           =          735   # Write cmd latency (cycles)
write_latency[60-79]           =         1165   # Write cmd latency (cycles)
write_latency[80-99]           =         2007   # Write cmd latency (cycles)
write_latency[100-119]         =         3228   # Write cmd latency (cycles)
write_latency[120-139]         =         5130   # Write cmd latency (cycles)
write_latency[140-159]         =         7139   # Write cmd latency (cycles)
write_latency[160-179]         =         9146   # Write cmd latency (cycles)
write_latency[180-199]         =        10815   # Write cmd latency (cycles)
write_latency[200-]            =       273822   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       281294   # Read request latency (cycles)
read_latency[40-59]            =       102771   # Read request latency (cycles)
read_latency[60-79]            =       141742   # Read request latency (cycles)
read_latency[80-99]            =        68809   # Read request latency (cycles)
read_latency[100-119]          =        55330   # Read request latency (cycles)
read_latency[120-139]          =        46099   # Read request latency (cycles)
read_latency[140-159]          =        31757   # Read request latency (cycles)
read_latency[160-179]          =        24846   # Read request latency (cycles)
read_latency[180-199]          =        19970   # Read request latency (cycles)
read_latency[200-]             =       191837   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.56656e+09   # Write energy
read_energy                    =   3.8887e+09   # Read energy
act_energy                     =  8.97348e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.58081e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.73666e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90449e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88423e+09   # Active standby energy rank.1
average_read_latency           =       150.88   # Average read request latency (cycles)
average_interarrival           =      7.82279   # Average request interarrival latency (cycles)
total_energy                   =  1.93777e+10   # Total energy (pJ)
average_power                  =      1937.77   # Average power (mW)
average_bandwidth              =      10.9081   # Average bandwidth
