// Seed: 2882764339
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    input tri id_12
    , id_25,
    input tri id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    output tri1 id_17,
    output supply0 id_18
    , id_26,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    input supply1 id_23
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri0 id_6
);
  logic id_8 = 1 + -1'h0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_3,
      id_3,
      id_2,
      id_5,
      id_6,
      id_3,
      id_3,
      id_6,
      id_0,
      id_2,
      id_5,
      id_6,
      id_5,
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.id_15 = 0;
endmodule
