Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 25 13:14:34 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_all_board_timing_summary_routed.rpt -pb tbs_core_all_board_timing_summary_routed.pb -rpx tbs_core_all_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_all_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.098        0.000                      0                 3547        0.054        0.000                      0                 3547        3.000        0.000                       0                  1326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clock_i               {0.000 5.000}      10.000          100.000         
  clk_out1_pll_50MHz  {0.000 10.000}     20.000          50.000          
  clkfbout_pll_50MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pll_50MHz        9.098        0.000                      0                 2348        0.054        0.000                      0                 2348        9.020        0.000                       0                  1322  
  clkfbout_pll_50MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_pll_50MHz  clk_out1_pll_50MHz       10.594        0.000                      0                 1199        0.603        0.000                      0                 1199  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_pll_50MHz                      
(none)              clkfbout_pll_50MHz                      
(none)                                  clk_out1_pll_50MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_50MHz
  To Clock:  clk_out1_pll_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 3.335ns (31.014%)  route 7.418ns (68.986%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.915     5.396    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.520 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.428     5.948    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.116     6.064 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.635     6.700    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.328     7.028 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.334     7.362    tbs_core_0/dac_control_0/DI[0]
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.882 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.136 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.647     8.783    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.392     9.175 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_3/O
                         net (fo=1, routed)           0.577     9.752    tbs_core_0/dac_control_0/dac_counter_value[7]_i_3_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I3_O)        0.355    10.107 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000    10.107    tbs_core_0/dac_control_0/next_dac_counter_value[7]
    SLICE_X11Y18         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.433    18.553    tbs_core_0/dac_control_0/clk_out1
    SLICE_X11Y18         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                         clock pessimism              0.704    19.257    
                         clock uncertainty           -0.084    19.174    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.031    19.205    tbs_core_0/dac_control_0/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.205    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.759ns  (logic 3.213ns (29.864%)  route 7.546ns (70.136%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.911     5.392    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15/O
                         net (fo=2, routed)           0.799     6.315    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.150     6.465 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_11/O
                         net (fo=4, routed)           0.580     7.045    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.326     7.371 r  tbs_core_0/debouncer_2/dac_counter_value[0]_i_4/O
                         net (fo=1, routed)           0.000     7.371    tbs_core_0/dac_control_0/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.747 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.864 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.864    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_8_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.083 r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]_i_6/O[0]
                         net (fo=1, routed)           1.032     9.115    tbs_core_0/dac_control_0/next_dac_counter_value0[8]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.323     9.438 r  tbs_core_0/dac_control_0/dac_counter_value[8]_i_5/O
                         net (fo=1, routed)           0.342     9.780    tbs_core_0/dac_control_0/dac_counter_value[8]_i_5_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I3_O)        0.332    10.112 r  tbs_core_0/dac_control_0/dac_counter_value[8]_i_2/O
                         net (fo=1, routed)           0.000    10.112    tbs_core_0/dac_control_0/next_dac_counter_value[8]
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X7Y19          FDCE (Setup_fdce_C_D)        0.031    19.271    tbs_core_0/dac_control_0/dac_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.169ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.684ns  (logic 3.313ns (31.009%)  route 7.371ns (68.991%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.915     5.396    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.520 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.428     5.948    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.116     6.064 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.635     6.700    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.328     7.028 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.334     7.362    tbs_core_0/dac_control_0/DI[0]
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.882 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.136 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.910     9.046    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.393     9.439 r  tbs_core_0/dac_control_0/dac_counter_value[2]_i_2/O
                         net (fo=1, routed)           0.267     9.705    tbs_core_0/dac_control_0/dac_counter_value[2]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.332    10.037 r  tbs_core_0/dac_control_0/dac_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    10.037    tbs_core_0/dac_control_0/next_dac_counter_value[2]
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.435    18.555    tbs_core_0/dac_control_0/clk_out1
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                         clock pessimism              0.704    19.259    
                         clock uncertainty           -0.084    19.176    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.031    19.207    tbs_core_0/dac_control_0/dac_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         19.207    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  9.169    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.616ns  (logic 3.079ns (29.002%)  route 7.537ns (70.998%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.915     5.396    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.520 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.428     5.948    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.116     6.064 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.635     6.700    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.328     7.028 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.334     7.362    tbs_core_0/dac_control_0/DI[0]
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.882 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.136 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.910     9.046    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.367     9.413 r  tbs_core_0/dac_control_0/dac_counter_value[1]_i_2/O
                         net (fo=1, routed)           0.433     9.846    tbs_core_0/dac_control_0/dac_counter_value[1]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.124     9.970 r  tbs_core_0/dac_control_0/dac_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000     9.970    tbs_core_0/dac_control_0/next_dac_counter_value[1]
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.435    18.555    tbs_core_0/dac_control_0/clk_out1
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                         clock pessimism              0.704    19.259    
                         clock uncertainty           -0.084    19.176    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.029    19.205    tbs_core_0/dac_control_0/dac_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         19.205    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.240ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 3.110ns (29.313%)  route 7.500ns (70.687%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.911     5.392    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15/O
                         net (fo=2, routed)           0.799     6.315    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.150     6.465 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_11/O
                         net (fo=4, routed)           0.580     7.045    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.326     7.371 r  tbs_core_0/debouncer_2/dac_counter_value[0]_i_4/O
                         net (fo=1, routed)           0.000     7.371    tbs_core_0/dac_control_0/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.747 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.966 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_8/O[0]
                         net (fo=1, routed)           0.874     8.840    tbs_core_0/dac_control_0/next_dac_counter_value0[4]
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.321     9.161 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_2/O
                         net (fo=1, routed)           0.454     9.615    tbs_core_0/dac_control_0/dac_counter_value[4]_i_2_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I3_O)        0.348     9.963 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000     9.963    tbs_core_0/dac_control_0/next_dac_counter_value[4]
    SLICE_X11Y18         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.433    18.553    tbs_core_0/dac_control_0/clk_out1
    SLICE_X11Y18         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                         clock pessimism              0.704    19.257    
                         clock uncertainty           -0.084    19.174    
    SLICE_X11Y18         FDCE (Setup_fdce_C_D)        0.029    19.203    tbs_core_0/dac_control_0/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         19.203    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  9.240    

Slack (MET) :             9.378ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.538ns  (logic 3.079ns (29.219%)  route 7.459ns (70.781%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.915     5.396    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.520 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.428     5.948    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.116     6.064 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.635     6.700    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.328     7.028 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.334     7.362    tbs_core_0/dac_control_0/DI[0]
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.882 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.136 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.831     8.967    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.367     9.334 r  tbs_core_0/dac_control_0/dac_counter_value[5]_i_2/O
                         net (fo=1, routed)           0.433     9.767    tbs_core_0/dac_control_0/dac_counter_value[5]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I3_O)        0.124     9.891 r  tbs_core_0/dac_control_0/dac_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000     9.891    tbs_core_0/dac_control_0/next_dac_counter_value[5]
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X7Y19          FDCE (Setup_fdce_C_D)        0.029    19.269    tbs_core_0/dac_control_0/dac_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  9.378    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 2.873ns (28.530%)  route 7.197ns (71.470%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 18.547 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT5 (Prop_lut5_I3_O)        0.150     4.507 r  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14/O
                         net (fo=9, routed)           0.773     5.281    tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_14_n_0
    SLICE_X17Y20         LUT5 (Prop_lut5_I2_O)        0.326     5.607 f  tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[7]_i_13/O
                         net (fo=2, routed)           0.776     6.383    tbs_core_0/debouncer_2/dac_counter_value[6]_i_6
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.507 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_8/O
                         net (fo=4, routed)           0.617     7.124    tbs_core_0/debouncer_2/tbs_virtual_delta_steps_adj_uart_reg[4][1]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7__0/O
                         net (fo=1, routed)           0.000     7.248    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_1[0]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    tbs_core_0/dac_control_1/dac_counter_value_reg[7]_i_2__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.980 f  tbs_core_0/dac_control_1/dac_counter_value_reg[8]_i_3__0/O[0]
                         net (fo=2, routed)           0.534     8.514    tbs_core_0/adaptive_ctrl_0/O[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.295     8.809 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[8]_i_1/O
                         net (fo=9, routed)           0.614     9.423    tbs_core_0/dac_control_1/E[0]
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.427    18.547    tbs_core_0/dac_control_1/clk_out1
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                         clock pessimism              0.704    19.251    
                         clock uncertainty           -0.084    19.168    
    SLICE_X9Y23          FDCE (Setup_fdce_C_CE)      -0.205    18.963    tbs_core_0/dac_control_1/dac_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 3.079ns (29.774%)  route 7.262ns (70.226%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.915     5.396    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.520 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.428     5.948    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.116     6.064 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.635     6.700    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.328     7.028 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.334     7.362    tbs_core_0/dac_control_0/DI[0]
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.882 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.136 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.616     8.752    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.367     9.119 r  tbs_core_0/dac_control_0/dac_counter_value[3]_i_3/O
                         net (fo=1, routed)           0.452     9.571    tbs_core_0/dac_control_0/dac_counter_value[3]_i_3_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  tbs_core_0/dac_control_0/dac_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000     9.695    tbs_core_0/dac_control_0/next_dac_counter_value[3]
    SLICE_X10Y17         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.435    18.555    tbs_core_0/dac_control_0/clk_out1
    SLICE_X10Y17         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                         clock pessimism              0.704    19.259    
                         clock uncertainty           -0.084    19.176    
    SLICE_X10Y17         FDCE (Setup_fdce_C_D)        0.077    19.253    tbs_core_0/dac_control_0/dac_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         19.253    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 2.882ns (28.504%)  route 7.229ns (71.496%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.911     5.392    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15/O
                         net (fo=2, routed)           0.799     6.315    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.150     6.465 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_11/O
                         net (fo=4, routed)           0.563     7.028    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.326     7.354 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_4/O
                         net (fo=1, routed)           0.000     7.354    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_0[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.755 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.091 f  tbs_core_0/dac_control_0/dac_counter_value_reg[8]_i_3/O[0]
                         net (fo=2, routed)           0.476     8.567    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.299     8.866 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[8]_i_1__0/O
                         net (fo=9, routed)           0.598     9.464    tbs_core_0/dac_control_0/E[0]
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205    19.035    tbs_core_0/dac_control_0/dac_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 2.882ns (28.504%)  route 7.229ns (71.496%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.206     1.077    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.153     1.230 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.128     2.358    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_86
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.327     2.685 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][21]_i_3/O
                         net (fo=2, routed)           0.452     3.137    tbs_core_0/adaptive_ctrl_0/detection_en_reg
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.261 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          1.096     4.357    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X16Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.481 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.911     5.392    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15/O
                         net (fo=2, routed)           0.799     6.315    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_15_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.150     6.465 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_11/O
                         net (fo=4, routed)           0.563     7.028    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.326     7.354 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_4/O
                         net (fo=1, routed)           0.000     7.354    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_0[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.755 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.091 f  tbs_core_0/dac_control_0/dac_counter_value_reg[8]_i_3/O[0]
                         net (fo=2, routed)           0.476     8.567    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.299     8.866 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[8]_i_1__0/O
                         net (fo=9, routed)           0.598     9.464    tbs_core_0/dac_control_0/E[0]
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X7Y19          FDCE (Setup_fdce_C_CE)      -0.205    19.035    tbs_core_0/dac_control_0/dac_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  9.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[48][7]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.552    -0.494    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X21Y21         FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[0][7]/Q
                         net (fo=2, routed)           0.129    -0.225    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[0]_15[7]
    SLICE_X18Y21         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[48][7]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.819    -0.671    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X18Y21         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[48][7]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
                         clock pessimism              0.210    -0.461    
    SLICE_X18Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.278    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[48][7]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.562    -0.484    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[4]/Q
                         net (fo=1, routed)           0.109    -0.247    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[4]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.102    -0.323    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.736%)  route 0.110ns (46.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.562    -0.484    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.246    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[9]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.102    -0.323    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[33][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][3]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.824%)  route 0.160ns (53.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.549    -0.497    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X23Y25         FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.356 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[33][3]/Q
                         net (fo=1, routed)           0.160    -0.196    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[33]_69[3]
    SLICE_X22Y24         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][3]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.816    -0.674    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X22Y24         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][3]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
                         clock pessimism              0.210    -0.464    
    SLICE_X22Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.281    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][3]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.561    -0.485    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y10          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[12]/Q
                         net (fo=1, routed)           0.161    -0.184    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[12]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155    -0.270    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.561    -0.485    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y10          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[13]/Q
                         net (fo=1, routed)           0.161    -0.184    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[13]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.270    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.561    -0.485    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y10          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.184    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[14]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155    -0.270    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.547%)  route 0.162ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.561    -0.485    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y10          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[10]/Q
                         net (fo=1, routed)           0.162    -0.182    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[10]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.270    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[12][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.554    -0.492    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X23Y19         FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.351 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[12][6]/Q
                         net (fo=1, routed)           0.144    -0.207    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[12]_81[6]
    SLICE_X22Y19         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.822    -0.668    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X22Y19         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
                         clock pessimism              0.189    -0.479    
    SLICE_X22Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.296    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.562    -0.484    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/Q
                         net (fo=1, routed)           0.167    -0.176    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[17]
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.425    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155    -0.270    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL100to50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y2      tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y3      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y3      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    PLL100to50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y16      tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y15      tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X8Y10      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y10      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y22     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y22     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y24     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y24     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y22     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y22     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y24     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y24     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_50MHz
  To Clock:  clkfbout_pll_50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_50MHz
  To Clock:  clk_out1_pll_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       10.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.594ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.339ns (15.308%)  route 7.408ns (84.692%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         3.997     8.117    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X25Y6          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.447    18.567    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X25Y6          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][7]/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X25Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.711    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][7]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 10.594    

Slack (MET) :             10.603ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/time_measurement_0/overflow_strb_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 1.463ns (16.743%)  route 7.275ns (83.257%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         1.591     5.711    tbs_core_0/uart_0/uart_rx_0/reset_entity
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     5.835 f  tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2/O
                         net (fo=23, routed)          2.272     8.107    tbs_core_0/time_measurement_0/reset_i
    SLICE_X24Y6          FDCE                                         f  tbs_core_0/time_measurement_0/overflow_strb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.447    18.567    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X24Y6          FDCE                                         r  tbs_core_0/time_measurement_0/overflow_strb_reg/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X24Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.711    tbs_core_0/time_measurement_0/overflow_strb_reg
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 10.603    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 1.339ns (15.554%)  route 7.270ns (84.446%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         3.858     7.978    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X25Y5          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.447    18.567    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X25Y5          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][7]/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X25Y5          FDCE (Recov_fdce_C_CLR)     -0.405    18.711    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][7]
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.463ns (16.929%)  route 7.179ns (83.071%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         1.591     5.711    tbs_core_0/uart_0/uart_rx_0/reset_entity
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     5.835 f  tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2/O
                         net (fo=23, routed)          2.176     8.011    tbs_core_0/time_measurement_0/reset_i
    SLICE_X22Y6          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.444    18.564    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X22Y6          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[13]/C
                         clock pessimism              0.632    19.196    
                         clock uncertainty           -0.084    19.113    
    SLICE_X22Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.752    tbs_core_0/time_measurement_0/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 10.741    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.463ns (16.929%)  route 7.179ns (83.071%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         1.591     5.711    tbs_core_0/uart_0/uart_rx_0/reset_entity
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     5.835 f  tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2/O
                         net (fo=23, routed)          2.176     8.011    tbs_core_0/time_measurement_0/reset_i
    SLICE_X22Y6          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.444    18.564    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X22Y6          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[16]/C
                         clock pessimism              0.632    19.196    
                         clock uncertainty           -0.084    19.113    
    SLICE_X22Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.752    tbs_core_0/time_measurement_0/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 10.741    

Slack (MET) :             10.765ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/wait_inter_frame_gap_signal_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 0.704ns (8.208%)  route 7.873ns (91.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.624    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X5Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456    -0.176 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/Q
                         net (fo=12, routed)          1.529     1.353    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[7]
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.405     1.883    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     2.007 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.939     7.946    tbs_core_0/ethernet_0/ethernet_tx_entity/reset_i
    SLICE_X25Y4          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/wait_inter_frame_gap_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.447    18.567    tbs_core_0/ethernet_0/ethernet_tx_entity/clk_out1
    SLICE_X25Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/wait_inter_frame_gap_signal_reg/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X25Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.711    tbs_core_0/ethernet_0/ethernet_tx_entity/wait_inter_frame_gap_signal_reg
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 10.765    

Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.463ns (16.929%)  route 7.179ns (83.071%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         1.591     5.711    tbs_core_0/uart_0/uart_rx_0/reset_entity
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     5.835 f  tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2/O
                         net (fo=23, routed)          2.176     8.011    tbs_core_0/time_measurement_0/reset_i
    SLICE_X22Y6          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.444    18.564    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X22Y6          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[10]/C
                         clock pessimism              0.632    19.196    
                         clock uncertainty           -0.084    19.113    
    SLICE_X22Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.794    tbs_core_0/time_measurement_0/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.463ns (16.929%)  route 7.179ns (83.071%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         1.591     5.711    tbs_core_0/uart_0/uart_rx_0/reset_entity
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     5.835 f  tbs_core_0/uart_0/uart_rx_0/counter_value[21]_i_2/O
                         net (fo=23, routed)          2.176     8.011    tbs_core_0/time_measurement_0/reset_i
    SLICE_X22Y6          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.444    18.564    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X22Y6          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[15]/C
                         clock pessimism              0.632    19.196    
                         clock uncertainty           -0.084    19.113    
    SLICE_X22Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.794    tbs_core_0/time_measurement_0/counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.871ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.339ns (15.809%)  route 7.131ns (84.191%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         3.719     7.839    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X24Y7          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.446    18.566    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X24Y7          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]/C
                         clock pessimism              0.632    19.198    
                         clock uncertainty           -0.084    19.115    
    SLICE_X24Y7          FDCE (Recov_fdce_C_CLR)     -0.405    18.710    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][4]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 10.871    

Slack (MET) :             10.871ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][6]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.339ns (15.809%)  route 7.131ns (84.191%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 18.566 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.625    -0.631    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.212 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=12, routed)          1.450     1.239    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X8Y14          LUT4 (Prop_lut4_I2_O)        0.324     1.563 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_9/O
                         net (fo=1, routed)           0.551     2.114    tbs_core_0/debouncer_3/overflow_marker[14]_i_4
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.348     2.462 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.431     2.893    tbs_core_0/uart_0/uart_rx_0/mem_reg_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     3.017 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.979     3.996    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.124     4.120 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=651, routed)         3.719     7.839    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X24Y7          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.446    18.566    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X24Y7          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][6]/C
                         clock pessimism              0.632    19.198    
                         clock uncertainty           -0.084    19.115    
    SLICE_X24Y7          FDCE (Recov_fdce_C_CLR)     -0.405    18.710    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][6]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 10.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[10]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    tbs_core_0/baudrate_adj_uart_reg[10]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[2]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    tbs_core_0/baudrate_adj_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[3]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    tbs_core_0/baudrate_adj_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[6]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    tbs_core_0/baudrate_adj_uart_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.193%)  route 0.392ns (67.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.198     0.117    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X2Y9           FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.861    -0.629    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X2Y9           FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[0]/C
                         clock pessimism              0.210    -0.419    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.193%)  route 0.392ns (67.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.198     0.117    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X2Y9           FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.861    -0.629    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X2Y9           FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[1]/C
                         clock pessimism              0.210    -0.419    
    SLICE_X2Y9           FDCE (Remov_fdce_C_CLR)     -0.067    -0.486    tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDPE                                         f  tbs_core_0/baudrate_adj_uart_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[1]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.515    tbs_core_0/baudrate_adj_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/reset_i
    SLICE_X6Y12          FDPE                                         f  tbs_core_0/baudrate_adj_uart_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/clk_out1
    SLICE_X6Y12          FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[5]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.515    tbs_core_0/baudrate_adj_uart_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/atbs_win_length_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.332%)  route 0.372ns (66.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.179     0.098    tbs_core_0/reset_i
    SLICE_X6Y13          FDCE                                         f  tbs_core_0/atbs_win_length_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.855    -0.635    tbs_core_0/clk_out1
    SLICE_X6Y13          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
                         clock pessimism              0.188    -0.447    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    tbs_core_0/atbs_win_length_uart_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 tbs_core_0/atbs_max_delta_steps_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.586    -0.460    tbs_core_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/atbs_max_delta_steps_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/atbs_max_delta_steps_uart_reg/Q
                         net (fo=11, routed)          0.193    -0.126    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.045    -0.081 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.092    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X7Y12          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.856    -0.634    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.628    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 5.090ns (51.104%)  route 4.870ns (48.896%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           1.614     3.080    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.124     3.204 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.256     6.460    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.960 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.960    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.465ns (46.459%)  route 1.689ns (53.541%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.722    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.767 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.186     1.952    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.154 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.154    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_50MHz
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/baudrate_adj_uart_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 4.874ns (42.301%)  route 6.648ns (57.699%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDPE (Prop_fdpe_C_Q)         0.518    -0.181 r  tbs_core_0/baudrate_adj_uart_reg[8]/Q
                         net (fo=7, routed)           1.324     1.144    tbs_core_0/uart_0/uart_tx_0/Q[6]
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.124     1.268 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.268    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_2_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.648 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[3]
                         net (fo=9, routed)           1.841     3.489    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X9Y6           LUT5 (Prop_lut5_I3_O)        0.152     3.641 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.483     7.124    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.700    10.824 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.824    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.920ns  (logic 5.975ns (54.720%)  route 4.944ns (45.280%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.558    -0.698    tbs_core_0/clk_out1
    SLICE_X10Y12         FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    -0.180 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[5]/Q
                         net (fo=21, routed)          1.178     0.998    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[5]
    SLICE_X13Y12         LUT3 (Prop_lut3_I2_O)        0.124     1.122 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_53/O
                         net (fo=1, routed)           0.000     1.122    tbs_core_0/sc_noc_2_o_OBUF_inst_i_53_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.523 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.523    tbs_core_0/sc_noc_2_o_OBUF_inst_i_30_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_29/O[0]
                         net (fo=2, routed)           0.791     2.536    tbs_core_0/sc_noc_generator_0/minusOp[4]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299     2.835 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.835    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_10_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.409 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[2]
                         net (fo=1, routed)           0.421     3.829    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.310     4.139 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.555     6.695    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527    10.222 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.222    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/pwm_0/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.482ns  (logic 4.880ns (46.553%)  route 5.602ns (53.447%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.621    -0.635    tbs_core_0/pwm_0/clk_out1
    SLICE_X4Y16          FDCE                                         r  tbs_core_0/pwm_0/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.419    -0.216 r  tbs_core_0/pwm_0/counter_value_reg[1]/Q
                         net (fo=10, routed)          1.025     0.809    tbs_core_0/pwm_0/counter_value[1]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.299     1.108 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.108    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1_1[0]
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.640 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           1.240     2.880    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3_n_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.124     3.004 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.338     6.342    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506     9.848 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.848    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/pwm_1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.845ns (47.504%)  route 5.354ns (52.496%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.612    -0.644    tbs_core_0/pwm_1/clk_out1
    SLICE_X2Y23          FDCE                                         r  tbs_core_0/pwm_1/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.126 r  tbs_core_0/pwm_1/counter_value_reg[3]/Q
                         net (fo=8, routed)           0.857     0.731    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3_0[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.124     0.855 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     0.855    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           1.244     2.649    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     2.773 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.253     6.026    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529     9.554 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.554    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.020ns  (logic 4.357ns (43.485%)  route 5.663ns (56.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.561    -0.695    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X13Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.239 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/Q
                         net (fo=14, routed)          1.937     1.698    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.119     1.817 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.726     5.543    tx_data_o_OBUF[3]
    C10                  OBUF (Prop_obuf_I_O)         3.782     9.326 r  tx_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.326    tx_data_o[3]
    C10                                                               r  tx_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.935ns  (logic 4.610ns (46.405%)  route 5.324ns (53.595%))
  Logic Levels:           4  (LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.624    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X5Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456    -0.176 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/Q
                         net (fo=12, routed)          1.529     1.353    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[7]
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124     1.477 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.405     1.883    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124     2.007 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         1.325     3.332    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X2Y9           LUT1 (Prop_lut1_I0_O)        0.152     3.484 r  tbs_core_0/uart_0/uart_rx_0/phy_rst_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065     5.549    phy_rst_o_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.754     9.303 r  phy_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.303    phy_rst_o
    L12                                                               r  phy_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.404ns (44.717%)  route 5.444ns (55.283%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.609    -0.647    tbs_core_0/debouncer_2/clk_out1
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518    -0.129 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.432     1.303    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.150     1.453 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.013     5.466    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.736     9.201 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.201    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.114ns (43.396%)  route 5.367ns (56.604%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.561    -0.695    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X13Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.239 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/Q
                         net (fo=14, routed)          1.937     1.698    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     1.822 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.430     5.252    tx_data_o_OBUF[2]
    D12                  OBUF (Prop_obuf_I_O)         3.534     8.787 r  tx_data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.787    tx_data_o[2]
    D12                                                               r  tx_data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.324ns (45.614%)  route 5.155ns (54.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.561    -0.695    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X13Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.239 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/Q
                         net (fo=14, routed)          2.116     1.878    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.153     2.031 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.039     5.069    tx_data_o_OBUF[0]
    H13                  OBUF (Prop_obuf_I_O)         3.715     8.784 r  tx_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.784    tx_data_o[0]
    H13                                                               r  tx_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.111ns (43.774%)  route 5.281ns (56.226%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.561    -0.695    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X13Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.239 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/Q
                         net (fo=14, routed)          2.116     1.878    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.002 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.164     5.166    tx_data_o_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         3.531     8.697 r  tx_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.697    tx_data_o[1]
    E13                                                               r  tx_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.388ns (80.509%)  route 0.336ns (19.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.581    -0.465    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X0Y21          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.128    -0.337 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.336    -0.001    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.260     1.258 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.258    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.343ns (71.257%)  route 0.542ns (28.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.577    -0.469    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y24          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.542     0.213    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.415 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.415    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.375ns (71.247%)  route 0.555ns (28.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.555     0.229    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.463 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.463    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.346ns (68.965%)  route 0.606ns (31.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.558    -0.488    tbs_core_0/dac_control_0/clk_out1
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=13, routed)          0.606     0.258    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.464 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.464    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.366ns (69.961%)  route 0.586ns (30.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.582    -0.464    tbs_core_0/dac_control_0/clk_out1
    SLICE_X7Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/Q
                         net (fo=13, routed)          0.586     0.263    dac_upper_o_OBUF[5]
    N14                  OBUF (Prop_obuf_I_O)         1.225     1.488 r  dac_upper_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.488    dac_upper_o[5]
    N14                                                               r  dac_upper_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.365ns (68.117%)  route 0.639ns (31.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.551    -0.495    tbs_core_0/dac_control_1/clk_out1
    SLICE_X9Y23          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.639     0.285    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.509 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.509    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.360ns (66.639%)  route 0.681ns (33.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.558    -0.488    tbs_core_0/dac_control_0/clk_out1
    SLICE_X9Y16          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          0.681     0.334    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.553 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.553    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.390ns (68.737%)  route 0.632ns (31.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/Q
                         net (fo=11, routed)          0.632     0.307    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.555 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.555    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.406ns (67.491%)  route 0.677ns (32.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.557    -0.489    tbs_core_0/dac_control_0/clk_out1
    SLICE_X10Y17         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.677     0.352    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.594 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.594    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.377ns (65.302%)  route 0.732ns (34.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.557    -0.489    tbs_core_0/dac_control_0/clk_out1
    SLICE_X10Y17         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/Q
                         net (fo=12, routed)          0.732     0.406    dac_upper_o_OBUF[6]
    K11                  OBUF (Prop_obuf_I_O)         1.213     1.620 r  dac_upper_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.620    dac_upper_o[6]
    K11                                                               r  dac_upper_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_50MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_50MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to50/inst/clk_in1_pll_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to50/inst/clkfbout_pll_50MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to50/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to50/inst/clkfbout_buf_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clkfbout_pll_50MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to50/inst/clkfbout_buf_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_50MHz

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 1.604ns (30.193%)  route 3.708ns (69.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           3.139     4.619    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.124     4.743 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.569     5.311    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X7Y11          FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.507    -1.373    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 1.604ns (30.193%)  route 3.708ns (69.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           3.139     4.619    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.124     4.743 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.569     5.311    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X7Y11          FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.507    -1.373    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 1.580ns (31.442%)  route 3.445ns (68.558%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.445     4.901    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     5.025 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.025    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.506    -1.374    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 1.612ns (36.115%)  route 2.851ns (63.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.851     4.338    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.462 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.462    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X2Y26          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.496    -1.384    tbs_core_0/debouncer_1/sync_chain_0/clk_out1
    SLICE_X2Y26          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.456ns (32.821%)  route 2.980ns (67.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.980     4.436    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X5Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.506    -1.374    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X5Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.608ns (37.472%)  route 2.683ns (62.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.683     4.166    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.124     4.290 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.290    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X6Y27          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.496    -1.384    tbs_core_0/debouncer_2/sync_chain_0/clk_out1
    SLICE_X6Y27          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.456ns (33.976%)  route 2.829ns (66.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.829     4.285    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X5Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.507    -1.373    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X5Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 1.456ns (34.025%)  route 2.823ns (65.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.823     4.279    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.506    -1.374    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.573ns (37.054%)  route 2.672ns (62.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           2.672     4.122    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X4Y30          LUT1 (Prop_lut1_I0_O)        0.124     4.246 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.246    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X4Y30          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.499    -1.381    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X4Y30          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.456ns (35.007%)  route 2.703ns (64.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.703     4.159    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        1.505    -1.375    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.236ns (26.672%)  route 0.650ns (73.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.650     0.886    tbs_core_0/sync_chain_1/D[0]
    SLICE_X8Y24          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.816    -0.674    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X8Y24          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 tx_clk_i
                            (input port)
  Destination:            tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.216ns (23.976%)  route 0.684ns (76.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    tx_clk_i
    J13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.684     0.899    tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/tx_clk_i
    SLICE_X12Y4          FDCE                                         r  tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.832    -0.658    tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/clk_out1
    SLICE_X12Y4          FDCE                                         r  tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.233ns (17.192%)  route 1.122ns (82.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.122     1.355    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X8Y18          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.823    -0.667    tbs_core_0/sync_chain_2/clk_out1
    SLICE_X8Y18          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.294ns (21.265%)  route 1.088ns (78.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.088     1.337    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X13Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.382 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.382    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X13Y26         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.817    -0.673    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X13Y26         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.224ns (15.568%)  route 1.215ns (84.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.215     1.439    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.246ns (16.600%)  route 1.236ns (83.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           1.236     1.482    tbs_core_0/sync_chain_1/D[1]
    SLICE_X8Y24          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.816    -0.674    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X8Y24          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.224ns (14.910%)  route 1.278ns (85.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.278     1.502    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X3Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.857    -0.633    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X3Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.224ns (14.833%)  route 1.286ns (85.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.286     1.510    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.224ns (14.832%)  route 1.286ns (85.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.286     1.510    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X5Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X5Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.262ns (17.352%)  route 1.249ns (82.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           1.249     1.467    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X4Y30          LUT1 (Prop_lut1_I0_O)        0.045     1.512 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.512    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X4Y30          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1320, routed)        0.850    -0.640    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X4Y30          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C





