{
  "Top": "scheduler_hls",
  "RtlTop": "scheduler_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "scheduler_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "cntrl_start": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "cntrl_start",
          "name": "cntrl_start",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cntrl_reset_n": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "cntrl_reset_n",
          "name": "cntrl_reset_n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cntrl_layer_idx": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_layer_idx",
          "name": "cntrl_layer_idx",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_layer_idx_ap_vld",
          "name": "cntrl_layer_idx_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cntrl_busy": {
      "index": "3",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_busy",
          "name": "cntrl_busy",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_busy_ap_vld",
          "name": "cntrl_busy_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cntrl_start_out": {
      "index": "4",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_start_out",
          "name": "cntrl_start_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_start_out_ap_vld",
          "name": "cntrl_start_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "axis_in_valid": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "axis_in_valid",
          "name": "axis_in_valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_in_last": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "axis_in_last",
          "name": "axis_in_last",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_in_ready": {
      "index": "7",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "axis_in_ready",
          "name": "axis_in_ready",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "axis_in_ready_ap_vld",
          "name": "axis_in_ready_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_ready": {
      "index": "8",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "wl_ready",
          "name": "wl_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wl_start": {
      "index": "9",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_start",
          "name": "wl_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_start_ap_vld",
          "name": "wl_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_addr_sel": {
      "index": "10",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_addr_sel",
          "name": "wl_addr_sel",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_addr_sel_ap_vld",
          "name": "wl_addr_sel_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_layer": {
      "index": "11",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_layer",
          "name": "wl_layer",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_layer_ap_vld",
          "name": "wl_layer_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_head": {
      "index": "12",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_head",
          "name": "wl_head",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_head_ap_vld",
          "name": "wl_head_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_tile": {
      "index": "13",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_tile",
          "name": "wl_tile",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_tile_ap_vld",
          "name": "wl_tile_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "dma_done": {
      "index": "14",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "dma_done",
          "name": "dma_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compute_ready": {
      "index": "15",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "compute_ready",
          "name": "compute_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compute_done": {
      "index": "16",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "compute_done",
          "name": "compute_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "requant_ready": {
      "index": "17",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "requant_ready",
          "name": "requant_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "requant_done": {
      "index": "18",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "requant_done",
          "name": "requant_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "head_ctx_ref": {
      "index": "19",
      "direction": "inout",
      "srcType": "HeadCtx&",
      "srcSize": "192",
      "hwRefs": [
        {
          "type": "port",
          "interface": "head_ctx_ref_0_i",
          "name": "head_ctx_ref_0_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_0_o",
          "name": "head_ctx_ref_0_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_0_o_ap_vld",
          "name": "head_ctx_ref_0_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_i",
          "name": "head_ctx_ref_1_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_o",
          "name": "head_ctx_ref_1_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_o_ap_vld",
          "name": "head_ctx_ref_1_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_i",
          "name": "head_ctx_ref_2_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_o",
          "name": "head_ctx_ref_2_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_o_ap_vld",
          "name": "head_ctx_ref_2_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_i",
          "name": "head_ctx_ref_3_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_o",
          "name": "head_ctx_ref_3_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_o_ap_vld",
          "name": "head_ctx_ref_3_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "compute_start": {
      "index": "20",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "compute_start",
          "name": "compute_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "compute_start_ap_vld",
          "name": "compute_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "compute_op": {
      "index": "21",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "compute_op",
          "name": "compute_op",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "compute_op_ap_vld",
          "name": "compute_op_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "requant_start": {
      "index": "22",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "requant_start",
          "name": "requant_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "requant_start_ap_vld",
          "name": "requant_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "requant_op": {
      "index": "23",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "requant_op",
          "name": "requant_op",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "requant_op_ap_vld",
          "name": "requant_op_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "stream_ready": {
      "index": "24",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "stream_ready",
          "name": "stream_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_start": {
      "index": "25",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "stream_start",
          "name": "stream_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stream_start_ap_vld",
          "name": "stream_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "stream_done": {
      "index": "26",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "stream_done",
          "name": "stream_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "done": {
      "index": "27",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "done",
          "name": "done",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "done_ap_vld",
          "name": "done_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "STATE": {
      "index": "28",
      "direction": "out",
      "srcType": "SchedState&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "STATE",
          "name": "STATE",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "STATE_ap_vld",
          "name": "STATE_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "scheduler_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "scheduler_hls",
    "Version": "1.0",
    "DisplayName": "Scheduler_hls",
    "Revision": "2114368601",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_scheduler_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_FSM.hpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_FSM.cpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Head_Helpers\/head_helpers.hpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Head_Helpers\/head_helpers.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/scheduler_hls_run_single_head.vhd",
      "impl\/vhdl\/scheduler_hls_sparsemux_9_2_1_1_1.vhd",
      "impl\/vhdl\/scheduler_hls_sparsemux_9_2_8_1_1.vhd",
      "impl\/vhdl\/scheduler_hls_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/scheduler_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/scheduler_hls_run_single_head.v",
      "impl\/verilog\/scheduler_hls_sparsemux_9_2_1_1_1.v",
      "impl\/verilog\/scheduler_hls_sparsemux_9_2_8_1_1.v",
      "impl\/verilog\/scheduler_hls_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/scheduler_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/scheduler_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "cntrl_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"cntrl_start": "DATA"},
      "ports": ["cntrl_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_start"
        }]
    },
    "cntrl_reset_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"cntrl_reset_n": "DATA"},
      "ports": ["cntrl_reset_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_reset_n"
        }]
    },
    "cntrl_layer_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"cntrl_layer_idx": "DATA"},
      "ports": ["cntrl_layer_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_layer_idx"
        }]
    },
    "cntrl_busy": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"cntrl_busy": "DATA"},
      "ports": ["cntrl_busy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_busy"
        }]
    },
    "cntrl_start_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"cntrl_start_out": "DATA"},
      "ports": ["cntrl_start_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_start_out"
        }]
    },
    "axis_in_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"axis_in_valid": "DATA"},
      "ports": ["axis_in_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_valid"
        }]
    },
    "axis_in_last": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"axis_in_last": "DATA"},
      "ports": ["axis_in_last"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_last"
        }]
    },
    "axis_in_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"axis_in_ready": "DATA"},
      "ports": ["axis_in_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_ready"
        }]
    },
    "wl_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"wl_ready": "DATA"},
      "ports": ["wl_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_ready"
        }]
    },
    "wl_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"wl_start": "DATA"},
      "ports": ["wl_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_start"
        }]
    },
    "wl_addr_sel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_addr_sel": "DATA"},
      "ports": ["wl_addr_sel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_addr_sel"
        }]
    },
    "wl_layer": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_layer": "DATA"},
      "ports": ["wl_layer"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_layer"
        }]
    },
    "wl_head": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_head": "DATA"},
      "ports": ["wl_head"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_head"
        }]
    },
    "wl_tile": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_tile": "DATA"},
      "ports": ["wl_tile"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_tile"
        }]
    },
    "dma_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"dma_done": "DATA"},
      "ports": ["dma_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dma_done"
        }]
    },
    "compute_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"compute_ready": "DATA"},
      "ports": ["compute_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_ready"
        }]
    },
    "compute_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"compute_done": "DATA"},
      "ports": ["compute_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_done"
        }]
    },
    "requant_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"requant_ready": "DATA"},
      "ports": ["requant_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_ready"
        }]
    },
    "requant_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"requant_done": "DATA"},
      "ports": ["requant_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_done"
        }]
    },
    "head_ctx_ref_0_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_0_i": "DATA"},
      "ports": ["head_ctx_ref_0_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_0_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_0_o": "DATA"},
      "ports": ["head_ctx_ref_0_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_1_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_1_i": "DATA"},
      "ports": ["head_ctx_ref_1_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_1_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_1_o": "DATA"},
      "ports": ["head_ctx_ref_1_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_2_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_2_i": "DATA"},
      "ports": ["head_ctx_ref_2_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_2_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_2_o": "DATA"},
      "ports": ["head_ctx_ref_2_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_3_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_3_i": "DATA"},
      "ports": ["head_ctx_ref_3_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_3_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_3_o": "DATA"},
      "ports": ["head_ctx_ref_3_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "compute_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"compute_start": "DATA"},
      "ports": ["compute_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_start"
        }]
    },
    "compute_op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"compute_op": "DATA"},
      "ports": ["compute_op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_op"
        }]
    },
    "requant_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"requant_start": "DATA"},
      "ports": ["requant_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_start"
        }]
    },
    "requant_op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"requant_op": "DATA"},
      "ports": ["requant_op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_op"
        }]
    },
    "stream_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"stream_ready": "DATA"},
      "ports": ["stream_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_ready"
        }]
    },
    "stream_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"stream_start": "DATA"},
      "ports": ["stream_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_start"
        }]
    },
    "stream_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"stream_done": "DATA"},
      "ports": ["stream_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_done"
        }]
    },
    "done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"done": "DATA"},
      "ports": ["done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "done"
        }]
    },
    "STATE": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"STATE": "DATA"},
      "ports": ["STATE"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "STATE"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start": {
      "dir": "in",
      "width": "1"
    },
    "cntrl_reset_n": {
      "dir": "in",
      "width": "1"
    },
    "cntrl_layer_idx": {
      "dir": "out",
      "width": "32"
    },
    "cntrl_layer_idx_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_busy": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_busy_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start_out": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "axis_in_valid": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_last": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_ready": {
      "dir": "out",
      "width": "1"
    },
    "axis_in_ready_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_ready": {
      "dir": "in",
      "width": "1"
    },
    "wl_start": {
      "dir": "out",
      "width": "1"
    },
    "wl_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_addr_sel": {
      "dir": "out",
      "width": "32"
    },
    "wl_addr_sel_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_layer": {
      "dir": "out",
      "width": "32"
    },
    "wl_layer_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_head": {
      "dir": "out",
      "width": "32"
    },
    "wl_head_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_tile": {
      "dir": "out",
      "width": "32"
    },
    "wl_tile_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dma_done": {
      "dir": "in",
      "width": "1"
    },
    "compute_ready": {
      "dir": "in",
      "width": "1"
    },
    "compute_done": {
      "dir": "in",
      "width": "1"
    },
    "requant_ready": {
      "dir": "in",
      "width": "1"
    },
    "requant_done": {
      "dir": "in",
      "width": "1"
    },
    "head_ctx_ref_0_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_0_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_0_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_1_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_1_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_1_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_2_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_2_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_2_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_3_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_3_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_3_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "compute_start": {
      "dir": "out",
      "width": "1"
    },
    "compute_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "compute_op": {
      "dir": "out",
      "width": "32"
    },
    "compute_op_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "requant_start": {
      "dir": "out",
      "width": "1"
    },
    "requant_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "requant_op": {
      "dir": "out",
      "width": "32"
    },
    "requant_op_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "stream_ready": {
      "dir": "in",
      "width": "1"
    },
    "stream_start": {
      "dir": "out",
      "width": "1"
    },
    "stream_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "stream_done": {
      "dir": "in",
      "width": "1"
    },
    "done": {
      "dir": "out",
      "width": "1"
    },
    "done_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "STATE": {
      "dir": "out",
      "width": "32"
    },
    "STATE_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "scheduler_hls",
      "BindInstances": "or_ln261_fu_8177_p2 or_ln259_fu_8184_p2 or_ln249_fu_8221_p2 or_ln247_fu_8228_p2 or_ln245_fu_8235_p2 or_ln243_fu_8242_p2 add_ln613_fu_8277_p2 icmp_ln613_fu_8293_p2 xor_ln600_fu_8323_p2 or_ln600_fu_8329_p2 xor_ln587_fu_8353_p2 or_ln587_fu_8359_p2 xor_ln542_fu_8391_p2 or_ln542_fu_8397_p2 and_ln547_fu_8409_p2 icmp_ln554_fu_8442_p2 xor_ln561_fu_8448_p2 or_ln561_fu_8454_p2 and_ln568_fu_8476_p2 and_ln571_fu_8486_p2 xor_ln576_fu_8492_p2 or_ln576_fu_8498_p2 or_ln576_1_fu_8504_p2 add_ln580_fu_8516_p2 icmp_ln513_fu_8579_p2 xor_ln519_fu_8585_p2 or_ln519_fu_8591_p2 and_ln526_fu_8613_p2 and_ln529_fu_8623_p2 xor_ln534_fu_8629_p2 or_ln534_fu_8635_p2 or_ln534_1_fu_8641_p2 add_ln538_fu_8653_p2 xor_ln497_fu_8695_p2 or_ln497_fu_8701_p2 xor_ln484_fu_8725_p2 or_ln484_fu_8731_p2 icmp_ln454_fu_8770_p2 xor_ln460_fu_8776_p2 or_ln460_fu_8782_p2 and_ln467_fu_8804_p2 and_ln470_fu_8814_p2 xor_ln475_fu_8820_p2 or_ln475_fu_8826_p2 or_ln475_1_fu_8832_p2 add_ln479_fu_8844_p2 xor_ln441_fu_8886_p2 or_ln441_fu_8892_p2 icmp_ln393_fu_8926_p2 sparsemux_9_2_32_1_1_U22 sparsemux_9_2_8_1_1_U23 sparsemux_9_2_1_1_1_U24 sparsemux_9_2_1_1_1_U25 sparsemux_9_2_1_1_1_U26 sparsemux_9_2_8_1_1_U27 sparsemux_9_2_1_1_1_U28 sparsemux_9_2_1_1_1_U29 sparsemux_9_2_1_1_1_U30 sparsemux_9_2_1_1_1_U31 sparsemux_9_2_1_1_1_U32 sparsemux_9_2_1_1_1_U33 sparsemux_9_2_1_1_1_U34 sparsemux_9_2_1_1_1_U35 sparsemux_9_2_1_1_1_U36 sparsemux_9_2_1_1_1_U37 sparsemux_9_2_1_1_1_U38 sparsemux_9_2_1_1_1_U39 sparsemux_9_2_1_1_1_U40 sparsemux_9_2_1_1_1_U41 sparsemux_9_2_1_1_1_U42 head_group_att_value_compute_done_0_fu_10108_p2 head_group_softmax_compute_done_0_fu_10116_p2 head_group_val_scale_compute_done_0_fu_10124_p2 head_group_att_scores_compute_done_0_fu_10132_p2 head_group_v_compute_done_0_fu_10140_p2 head_group_k_compute_done_0_fu_10148_p2 head_group_q_compute_done_0_fu_10156_p2 head_group_att_value_started_0_fu_10164_p2 head_group_softmax_started_0_fu_10172_p2 head_group_val_scale_started_0_fu_10180_p2 head_group_att_scores_started_0_fu_10188_p2 head_group_v_started_0_fu_10196_p2 head_group_k_started_0_fu_10204_p2 head_group_q_started_0_fu_10212_p2 head_group_start_head_3_0_fu_10220_p2 head_group_compute_op_0_fu_10227_p3 head_group_compute_start_0_fu_10241_p2 head_group_compute_done_0_fu_10248_p2 head_group_compute_ready_0_fu_10256_p2 head_group_phase_0_fu_10264_p3 head_group_layer_stamp_3_fu_10278_p3 icmp_ln205_fu_10288_p2 icmp_ln206_fu_10294_p2 call_ret_run_single_head_fu_7748_ctx_start_head_read xor_ln416_fu_10617_p2 add_ln424_fu_10625_p2 icmp_ln426_fu_10642_p2 and_ln321_fu_10770_p2 xor_ln623_fu_10786_p2 or_ln623_fu_10792_p2 and_ln626_fu_10804_p2 wl_head",
      "Instances": [{
          "ModuleName": "run_single_head",
          "InstanceName": "call_ret_run_single_head_fu_7748",
          "BindInstances": "icmp_ln50_fu_1580_p2 and_ln50_fu_1586_p2 and_ln50_1_fu_1619_p2 and_ln50_2_fu_1650_p2 and_ln50_3_fu_1681_p2 and_ln50_4_fu_1712_p2 and_ln50_5_fu_1743_p2 and_ln50_6_fu_1774_p2 and_ln50_7_fu_1805_p2 and_ln50_8_fu_1836_p2 and_ln50_9_fu_1842_p2 and_ln50_10_fu_1848_p2 and_ln50_11_fu_1854_p2 and_ln50_12_fu_1860_p2 and_ln50_13_fu_1866_p2 and_ln50_14_fu_1872_p2 and_ln50_15_fu_1878_p2 select_ln50_fu_1904_p3 or_ln56_fu_1912_p2 ctx_q_compute_done_2_fu_1918_p2 or_ln57_fu_1950_p2 ctx_k_compute_done_2_fu_1956_p2 or_ln58_fu_1988_p2 ctx_v_compute_done_2_fu_1994_p2 or_ln59_fu_2026_p2 ctx_att_scores_compute_done_2_fu_2032_p2 or_ln60_fu_2064_p2 ctx_val_scale_compute_done_2_fu_2070_p2 or_ln61_fu_2102_p2 ctx_softmax_compute_done_2_fu_2108_p2 or_ln62_fu_2140_p2 ctx_att_value_compute_done_2_fu_2146_p2 xor_ln168_fu_2228_p2 or_ln168_fu_2234_p2 select_ln172_fu_2240_p3 xor_ln158_fu_2249_p2 or_ln158_fu_2255_p2 select_ln162_fu_2261_p3 xor_ln148_fu_2270_p2 or_ln148_fu_2276_p2 select_ln152_fu_2282_p3 xor_ln138_fu_2291_p2 or_ln138_fu_2297_p2 select_ln142_fu_2303_p3 xor_ln118_fu_2312_p2 or_ln118_fu_2318_p2 select_ln123_fu_2324_p3 xor_ln102_fu_2333_p2 or_ln102_fu_2339_p2 select_ln107_fu_2345_p3 xor_ln91_fu_2354_p2 or_ln91_fu_2360_p2 select_ln96_fu_2366_p3 xor_ln68_fu_2375_p2 and_ln68_fu_2381_p2 and_ln68_1_fu_2388_p2 and_ln68_2_fu_2395_p2 and_ln68_3_fu_2402_p2 and_ln68_4_fu_2409_p2 and_ln68_5_fu_2416_p2 and_ln68_6_fu_2423_p2 and_ln68_7_fu_2430_p2 and_ln68_8_fu_2437_p2 and_ln68_9_fu_2444_p2 and_ln68_10_fu_2451_p2 and_ln68_11_fu_2458_p2 and_ln68_12_fu_2465_p2 and_ln68_13_fu_2472_p2 and_ln68_14_fu_2479_p2 and_ln68_15_fu_2486_p2 and_ln186_fu_2506_p2"
        }]
    },
    "Info": {
      "run_single_head": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "scheduler_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }
    },
    "Metrics": {
      "run_single_head": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.925"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "724",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "scheduler_hls": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.052"
        },
        "Area": {
          "FF": "192",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3346",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-28 22:41:50 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
