
motorv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bd0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08004c8c  08004c8c  00014c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d60  08004d60  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d60  08004d60  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d60  08004d60  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d60  08004d60  00014d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d64  08004d64  00014d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  2000000c  08004d74  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08004d74  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6f1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c9  00000000  00000000  0002f725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  000319f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00032888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c2ad  00000000  00000000  00033618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcc4  00000000  00000000  0004f8c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba9b8  00000000  00000000  0005f589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119f41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003500  00000000  00000000  00119f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004c74 	.word	0x08004c74

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004c74 	.word	0x08004c74

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_ui2f>:
 800021c:	b570      	push	{r4, r5, r6, lr}
 800021e:	1e05      	subs	r5, r0, #0
 8000220:	d00e      	beq.n	8000240 <__aeabi_ui2f+0x24>
 8000222:	f000 fb51 	bl	80008c8 <__clzsi2>
 8000226:	239e      	movs	r3, #158	; 0x9e
 8000228:	0004      	movs	r4, r0
 800022a:	1a1b      	subs	r3, r3, r0
 800022c:	2b96      	cmp	r3, #150	; 0x96
 800022e:	dc0c      	bgt.n	800024a <__aeabi_ui2f+0x2e>
 8000230:	2808      	cmp	r0, #8
 8000232:	dd01      	ble.n	8000238 <__aeabi_ui2f+0x1c>
 8000234:	3c08      	subs	r4, #8
 8000236:	40a5      	lsls	r5, r4
 8000238:	026d      	lsls	r5, r5, #9
 800023a:	0a6d      	lsrs	r5, r5, #9
 800023c:	b2d8      	uxtb	r0, r3
 800023e:	e001      	b.n	8000244 <__aeabi_ui2f+0x28>
 8000240:	2000      	movs	r0, #0
 8000242:	2500      	movs	r5, #0
 8000244:	05c0      	lsls	r0, r0, #23
 8000246:	4328      	orrs	r0, r5
 8000248:	bd70      	pop	{r4, r5, r6, pc}
 800024a:	2b99      	cmp	r3, #153	; 0x99
 800024c:	dd09      	ble.n	8000262 <__aeabi_ui2f+0x46>
 800024e:	0002      	movs	r2, r0
 8000250:	0029      	movs	r1, r5
 8000252:	321b      	adds	r2, #27
 8000254:	4091      	lsls	r1, r2
 8000256:	1e4a      	subs	r2, r1, #1
 8000258:	4191      	sbcs	r1, r2
 800025a:	2205      	movs	r2, #5
 800025c:	1a12      	subs	r2, r2, r0
 800025e:	40d5      	lsrs	r5, r2
 8000260:	430d      	orrs	r5, r1
 8000262:	2c05      	cmp	r4, #5
 8000264:	dd01      	ble.n	800026a <__aeabi_ui2f+0x4e>
 8000266:	1f62      	subs	r2, r4, #5
 8000268:	4095      	lsls	r5, r2
 800026a:	0029      	movs	r1, r5
 800026c:	4e08      	ldr	r6, [pc, #32]	; (8000290 <__aeabi_ui2f+0x74>)
 800026e:	4031      	ands	r1, r6
 8000270:	076a      	lsls	r2, r5, #29
 8000272:	d009      	beq.n	8000288 <__aeabi_ui2f+0x6c>
 8000274:	200f      	movs	r0, #15
 8000276:	4028      	ands	r0, r5
 8000278:	2804      	cmp	r0, #4
 800027a:	d005      	beq.n	8000288 <__aeabi_ui2f+0x6c>
 800027c:	3104      	adds	r1, #4
 800027e:	014a      	lsls	r2, r1, #5
 8000280:	d502      	bpl.n	8000288 <__aeabi_ui2f+0x6c>
 8000282:	239f      	movs	r3, #159	; 0x9f
 8000284:	4031      	ands	r1, r6
 8000286:	1b1b      	subs	r3, r3, r4
 8000288:	0189      	lsls	r1, r1, #6
 800028a:	0a4d      	lsrs	r5, r1, #9
 800028c:	b2d8      	uxtb	r0, r3
 800028e:	e7d9      	b.n	8000244 <__aeabi_ui2f+0x28>
 8000290:	fbffffff 	.word	0xfbffffff

08000294 <__aeabi_dmul>:
 8000294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000296:	4657      	mov	r7, sl
 8000298:	464e      	mov	r6, r9
 800029a:	4645      	mov	r5, r8
 800029c:	46de      	mov	lr, fp
 800029e:	b5e0      	push	{r5, r6, r7, lr}
 80002a0:	4698      	mov	r8, r3
 80002a2:	030c      	lsls	r4, r1, #12
 80002a4:	004b      	lsls	r3, r1, #1
 80002a6:	0006      	movs	r6, r0
 80002a8:	4692      	mov	sl, r2
 80002aa:	b087      	sub	sp, #28
 80002ac:	0b24      	lsrs	r4, r4, #12
 80002ae:	0d5b      	lsrs	r3, r3, #21
 80002b0:	0fcf      	lsrs	r7, r1, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d06c      	beq.n	8000390 <__aeabi_dmul+0xfc>
 80002b6:	4add      	ldr	r2, [pc, #884]	; (800062c <__aeabi_dmul+0x398>)
 80002b8:	4293      	cmp	r3, r2
 80002ba:	d100      	bne.n	80002be <__aeabi_dmul+0x2a>
 80002bc:	e086      	b.n	80003cc <__aeabi_dmul+0x138>
 80002be:	0f42      	lsrs	r2, r0, #29
 80002c0:	00e4      	lsls	r4, r4, #3
 80002c2:	4314      	orrs	r4, r2
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	0412      	lsls	r2, r2, #16
 80002c8:	4314      	orrs	r4, r2
 80002ca:	4ad9      	ldr	r2, [pc, #868]	; (8000630 <__aeabi_dmul+0x39c>)
 80002cc:	00c5      	lsls	r5, r0, #3
 80002ce:	4694      	mov	ip, r2
 80002d0:	4463      	add	r3, ip
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	2300      	movs	r3, #0
 80002d6:	4699      	mov	r9, r3
 80002d8:	469b      	mov	fp, r3
 80002da:	4643      	mov	r3, r8
 80002dc:	4642      	mov	r2, r8
 80002de:	031e      	lsls	r6, r3, #12
 80002e0:	0fd2      	lsrs	r2, r2, #31
 80002e2:	005b      	lsls	r3, r3, #1
 80002e4:	4650      	mov	r0, sl
 80002e6:	4690      	mov	r8, r2
 80002e8:	0b36      	lsrs	r6, r6, #12
 80002ea:	0d5b      	lsrs	r3, r3, #21
 80002ec:	d100      	bne.n	80002f0 <__aeabi_dmul+0x5c>
 80002ee:	e078      	b.n	80003e2 <__aeabi_dmul+0x14e>
 80002f0:	4ace      	ldr	r2, [pc, #824]	; (800062c <__aeabi_dmul+0x398>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d01d      	beq.n	8000332 <__aeabi_dmul+0x9e>
 80002f6:	49ce      	ldr	r1, [pc, #824]	; (8000630 <__aeabi_dmul+0x39c>)
 80002f8:	0f42      	lsrs	r2, r0, #29
 80002fa:	468c      	mov	ip, r1
 80002fc:	9900      	ldr	r1, [sp, #0]
 80002fe:	4463      	add	r3, ip
 8000300:	00f6      	lsls	r6, r6, #3
 8000302:	468c      	mov	ip, r1
 8000304:	4316      	orrs	r6, r2
 8000306:	2280      	movs	r2, #128	; 0x80
 8000308:	449c      	add	ip, r3
 800030a:	0412      	lsls	r2, r2, #16
 800030c:	4663      	mov	r3, ip
 800030e:	4316      	orrs	r6, r2
 8000310:	00c2      	lsls	r2, r0, #3
 8000312:	2000      	movs	r0, #0
 8000314:	9300      	str	r3, [sp, #0]
 8000316:	9900      	ldr	r1, [sp, #0]
 8000318:	4643      	mov	r3, r8
 800031a:	3101      	adds	r1, #1
 800031c:	468c      	mov	ip, r1
 800031e:	4649      	mov	r1, r9
 8000320:	407b      	eors	r3, r7
 8000322:	9301      	str	r3, [sp, #4]
 8000324:	290f      	cmp	r1, #15
 8000326:	d900      	bls.n	800032a <__aeabi_dmul+0x96>
 8000328:	e07e      	b.n	8000428 <__aeabi_dmul+0x194>
 800032a:	4bc2      	ldr	r3, [pc, #776]	; (8000634 <__aeabi_dmul+0x3a0>)
 800032c:	0089      	lsls	r1, r1, #2
 800032e:	5859      	ldr	r1, [r3, r1]
 8000330:	468f      	mov	pc, r1
 8000332:	4652      	mov	r2, sl
 8000334:	9b00      	ldr	r3, [sp, #0]
 8000336:	4332      	orrs	r2, r6
 8000338:	d000      	beq.n	800033c <__aeabi_dmul+0xa8>
 800033a:	e156      	b.n	80005ea <__aeabi_dmul+0x356>
 800033c:	49bb      	ldr	r1, [pc, #748]	; (800062c <__aeabi_dmul+0x398>)
 800033e:	2600      	movs	r6, #0
 8000340:	468c      	mov	ip, r1
 8000342:	4463      	add	r3, ip
 8000344:	4649      	mov	r1, r9
 8000346:	9300      	str	r3, [sp, #0]
 8000348:	2302      	movs	r3, #2
 800034a:	4319      	orrs	r1, r3
 800034c:	4689      	mov	r9, r1
 800034e:	2002      	movs	r0, #2
 8000350:	e7e1      	b.n	8000316 <__aeabi_dmul+0x82>
 8000352:	4643      	mov	r3, r8
 8000354:	9301      	str	r3, [sp, #4]
 8000356:	0034      	movs	r4, r6
 8000358:	0015      	movs	r5, r2
 800035a:	4683      	mov	fp, r0
 800035c:	465b      	mov	r3, fp
 800035e:	2b02      	cmp	r3, #2
 8000360:	d05e      	beq.n	8000420 <__aeabi_dmul+0x18c>
 8000362:	2b03      	cmp	r3, #3
 8000364:	d100      	bne.n	8000368 <__aeabi_dmul+0xd4>
 8000366:	e1f3      	b.n	8000750 <__aeabi_dmul+0x4bc>
 8000368:	2b01      	cmp	r3, #1
 800036a:	d000      	beq.n	800036e <__aeabi_dmul+0xda>
 800036c:	e118      	b.n	80005a0 <__aeabi_dmul+0x30c>
 800036e:	2200      	movs	r2, #0
 8000370:	2400      	movs	r4, #0
 8000372:	2500      	movs	r5, #0
 8000374:	9b01      	ldr	r3, [sp, #4]
 8000376:	0512      	lsls	r2, r2, #20
 8000378:	4322      	orrs	r2, r4
 800037a:	07db      	lsls	r3, r3, #31
 800037c:	431a      	orrs	r2, r3
 800037e:	0028      	movs	r0, r5
 8000380:	0011      	movs	r1, r2
 8000382:	b007      	add	sp, #28
 8000384:	bcf0      	pop	{r4, r5, r6, r7}
 8000386:	46bb      	mov	fp, r7
 8000388:	46b2      	mov	sl, r6
 800038a:	46a9      	mov	r9, r5
 800038c:	46a0      	mov	r8, r4
 800038e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000390:	0025      	movs	r5, r4
 8000392:	4305      	orrs	r5, r0
 8000394:	d100      	bne.n	8000398 <__aeabi_dmul+0x104>
 8000396:	e141      	b.n	800061c <__aeabi_dmul+0x388>
 8000398:	2c00      	cmp	r4, #0
 800039a:	d100      	bne.n	800039e <__aeabi_dmul+0x10a>
 800039c:	e1ad      	b.n	80006fa <__aeabi_dmul+0x466>
 800039e:	0020      	movs	r0, r4
 80003a0:	f000 fa92 	bl	80008c8 <__clzsi2>
 80003a4:	0001      	movs	r1, r0
 80003a6:	0002      	movs	r2, r0
 80003a8:	390b      	subs	r1, #11
 80003aa:	231d      	movs	r3, #29
 80003ac:	0010      	movs	r0, r2
 80003ae:	1a5b      	subs	r3, r3, r1
 80003b0:	0031      	movs	r1, r6
 80003b2:	0035      	movs	r5, r6
 80003b4:	3808      	subs	r0, #8
 80003b6:	4084      	lsls	r4, r0
 80003b8:	40d9      	lsrs	r1, r3
 80003ba:	4085      	lsls	r5, r0
 80003bc:	430c      	orrs	r4, r1
 80003be:	489e      	ldr	r0, [pc, #632]	; (8000638 <__aeabi_dmul+0x3a4>)
 80003c0:	1a83      	subs	r3, r0, r2
 80003c2:	9300      	str	r3, [sp, #0]
 80003c4:	2300      	movs	r3, #0
 80003c6:	4699      	mov	r9, r3
 80003c8:	469b      	mov	fp, r3
 80003ca:	e786      	b.n	80002da <__aeabi_dmul+0x46>
 80003cc:	0005      	movs	r5, r0
 80003ce:	4325      	orrs	r5, r4
 80003d0:	d000      	beq.n	80003d4 <__aeabi_dmul+0x140>
 80003d2:	e11c      	b.n	800060e <__aeabi_dmul+0x37a>
 80003d4:	2208      	movs	r2, #8
 80003d6:	9300      	str	r3, [sp, #0]
 80003d8:	2302      	movs	r3, #2
 80003da:	2400      	movs	r4, #0
 80003dc:	4691      	mov	r9, r2
 80003de:	469b      	mov	fp, r3
 80003e0:	e77b      	b.n	80002da <__aeabi_dmul+0x46>
 80003e2:	4652      	mov	r2, sl
 80003e4:	4332      	orrs	r2, r6
 80003e6:	d100      	bne.n	80003ea <__aeabi_dmul+0x156>
 80003e8:	e10a      	b.n	8000600 <__aeabi_dmul+0x36c>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d100      	bne.n	80003f0 <__aeabi_dmul+0x15c>
 80003ee:	e176      	b.n	80006de <__aeabi_dmul+0x44a>
 80003f0:	0030      	movs	r0, r6
 80003f2:	f000 fa69 	bl	80008c8 <__clzsi2>
 80003f6:	0002      	movs	r2, r0
 80003f8:	3a0b      	subs	r2, #11
 80003fa:	231d      	movs	r3, #29
 80003fc:	0001      	movs	r1, r0
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	4652      	mov	r2, sl
 8000402:	3908      	subs	r1, #8
 8000404:	40da      	lsrs	r2, r3
 8000406:	408e      	lsls	r6, r1
 8000408:	4316      	orrs	r6, r2
 800040a:	4652      	mov	r2, sl
 800040c:	408a      	lsls	r2, r1
 800040e:	9b00      	ldr	r3, [sp, #0]
 8000410:	4989      	ldr	r1, [pc, #548]	; (8000638 <__aeabi_dmul+0x3a4>)
 8000412:	1a18      	subs	r0, r3, r0
 8000414:	0003      	movs	r3, r0
 8000416:	468c      	mov	ip, r1
 8000418:	4463      	add	r3, ip
 800041a:	2000      	movs	r0, #0
 800041c:	9300      	str	r3, [sp, #0]
 800041e:	e77a      	b.n	8000316 <__aeabi_dmul+0x82>
 8000420:	2400      	movs	r4, #0
 8000422:	2500      	movs	r5, #0
 8000424:	4a81      	ldr	r2, [pc, #516]	; (800062c <__aeabi_dmul+0x398>)
 8000426:	e7a5      	b.n	8000374 <__aeabi_dmul+0xe0>
 8000428:	0c2f      	lsrs	r7, r5, #16
 800042a:	042d      	lsls	r5, r5, #16
 800042c:	0c2d      	lsrs	r5, r5, #16
 800042e:	002b      	movs	r3, r5
 8000430:	0c11      	lsrs	r1, r2, #16
 8000432:	0412      	lsls	r2, r2, #16
 8000434:	0c12      	lsrs	r2, r2, #16
 8000436:	4353      	muls	r3, r2
 8000438:	4698      	mov	r8, r3
 800043a:	0013      	movs	r3, r2
 800043c:	0028      	movs	r0, r5
 800043e:	437b      	muls	r3, r7
 8000440:	4699      	mov	r9, r3
 8000442:	4348      	muls	r0, r1
 8000444:	4448      	add	r0, r9
 8000446:	4683      	mov	fp, r0
 8000448:	4640      	mov	r0, r8
 800044a:	000b      	movs	r3, r1
 800044c:	0c00      	lsrs	r0, r0, #16
 800044e:	4682      	mov	sl, r0
 8000450:	4658      	mov	r0, fp
 8000452:	437b      	muls	r3, r7
 8000454:	4450      	add	r0, sl
 8000456:	9302      	str	r3, [sp, #8]
 8000458:	4581      	cmp	r9, r0
 800045a:	d906      	bls.n	800046a <__aeabi_dmul+0x1d6>
 800045c:	469a      	mov	sl, r3
 800045e:	2380      	movs	r3, #128	; 0x80
 8000460:	025b      	lsls	r3, r3, #9
 8000462:	4699      	mov	r9, r3
 8000464:	44ca      	add	sl, r9
 8000466:	4653      	mov	r3, sl
 8000468:	9302      	str	r3, [sp, #8]
 800046a:	0c03      	lsrs	r3, r0, #16
 800046c:	469b      	mov	fp, r3
 800046e:	4643      	mov	r3, r8
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	0400      	lsls	r0, r0, #16
 8000474:	0c1b      	lsrs	r3, r3, #16
 8000476:	4698      	mov	r8, r3
 8000478:	0003      	movs	r3, r0
 800047a:	4443      	add	r3, r8
 800047c:	9304      	str	r3, [sp, #16]
 800047e:	0c33      	lsrs	r3, r6, #16
 8000480:	4699      	mov	r9, r3
 8000482:	002b      	movs	r3, r5
 8000484:	0436      	lsls	r6, r6, #16
 8000486:	0c36      	lsrs	r6, r6, #16
 8000488:	4373      	muls	r3, r6
 800048a:	4698      	mov	r8, r3
 800048c:	0033      	movs	r3, r6
 800048e:	437b      	muls	r3, r7
 8000490:	469a      	mov	sl, r3
 8000492:	464b      	mov	r3, r9
 8000494:	435d      	muls	r5, r3
 8000496:	435f      	muls	r7, r3
 8000498:	4643      	mov	r3, r8
 800049a:	4455      	add	r5, sl
 800049c:	0c18      	lsrs	r0, r3, #16
 800049e:	1940      	adds	r0, r0, r5
 80004a0:	4582      	cmp	sl, r0
 80004a2:	d903      	bls.n	80004ac <__aeabi_dmul+0x218>
 80004a4:	2380      	movs	r3, #128	; 0x80
 80004a6:	025b      	lsls	r3, r3, #9
 80004a8:	469a      	mov	sl, r3
 80004aa:	4457      	add	r7, sl
 80004ac:	0c05      	lsrs	r5, r0, #16
 80004ae:	19eb      	adds	r3, r5, r7
 80004b0:	9305      	str	r3, [sp, #20]
 80004b2:	4643      	mov	r3, r8
 80004b4:	041d      	lsls	r5, r3, #16
 80004b6:	0c2d      	lsrs	r5, r5, #16
 80004b8:	0400      	lsls	r0, r0, #16
 80004ba:	1940      	adds	r0, r0, r5
 80004bc:	0c25      	lsrs	r5, r4, #16
 80004be:	0424      	lsls	r4, r4, #16
 80004c0:	0c24      	lsrs	r4, r4, #16
 80004c2:	0027      	movs	r7, r4
 80004c4:	4357      	muls	r7, r2
 80004c6:	436a      	muls	r2, r5
 80004c8:	4690      	mov	r8, r2
 80004ca:	002a      	movs	r2, r5
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	469a      	mov	sl, r3
 80004d0:	434a      	muls	r2, r1
 80004d2:	4361      	muls	r1, r4
 80004d4:	4441      	add	r1, r8
 80004d6:	4451      	add	r1, sl
 80004d8:	4483      	add	fp, r0
 80004da:	4588      	cmp	r8, r1
 80004dc:	d903      	bls.n	80004e6 <__aeabi_dmul+0x252>
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	025b      	lsls	r3, r3, #9
 80004e2:	4698      	mov	r8, r3
 80004e4:	4442      	add	r2, r8
 80004e6:	043f      	lsls	r7, r7, #16
 80004e8:	0c0b      	lsrs	r3, r1, #16
 80004ea:	0c3f      	lsrs	r7, r7, #16
 80004ec:	0409      	lsls	r1, r1, #16
 80004ee:	19c9      	adds	r1, r1, r7
 80004f0:	0027      	movs	r7, r4
 80004f2:	4698      	mov	r8, r3
 80004f4:	464b      	mov	r3, r9
 80004f6:	4377      	muls	r7, r6
 80004f8:	435c      	muls	r4, r3
 80004fa:	436e      	muls	r6, r5
 80004fc:	435d      	muls	r5, r3
 80004fe:	0c3b      	lsrs	r3, r7, #16
 8000500:	4699      	mov	r9, r3
 8000502:	19a4      	adds	r4, r4, r6
 8000504:	444c      	add	r4, r9
 8000506:	4442      	add	r2, r8
 8000508:	9503      	str	r5, [sp, #12]
 800050a:	42a6      	cmp	r6, r4
 800050c:	d904      	bls.n	8000518 <__aeabi_dmul+0x284>
 800050e:	2380      	movs	r3, #128	; 0x80
 8000510:	025b      	lsls	r3, r3, #9
 8000512:	4698      	mov	r8, r3
 8000514:	4445      	add	r5, r8
 8000516:	9503      	str	r5, [sp, #12]
 8000518:	9b02      	ldr	r3, [sp, #8]
 800051a:	043f      	lsls	r7, r7, #16
 800051c:	445b      	add	r3, fp
 800051e:	001e      	movs	r6, r3
 8000520:	4283      	cmp	r3, r0
 8000522:	4180      	sbcs	r0, r0
 8000524:	0423      	lsls	r3, r4, #16
 8000526:	4698      	mov	r8, r3
 8000528:	9b05      	ldr	r3, [sp, #20]
 800052a:	0c3f      	lsrs	r7, r7, #16
 800052c:	4447      	add	r7, r8
 800052e:	4698      	mov	r8, r3
 8000530:	1876      	adds	r6, r6, r1
 8000532:	428e      	cmp	r6, r1
 8000534:	4189      	sbcs	r1, r1
 8000536:	4447      	add	r7, r8
 8000538:	4240      	negs	r0, r0
 800053a:	183d      	adds	r5, r7, r0
 800053c:	46a8      	mov	r8, r5
 800053e:	4693      	mov	fp, r2
 8000540:	4249      	negs	r1, r1
 8000542:	468a      	mov	sl, r1
 8000544:	44c3      	add	fp, r8
 8000546:	429f      	cmp	r7, r3
 8000548:	41bf      	sbcs	r7, r7
 800054a:	4580      	cmp	r8, r0
 800054c:	4180      	sbcs	r0, r0
 800054e:	9b03      	ldr	r3, [sp, #12]
 8000550:	44da      	add	sl, fp
 8000552:	4698      	mov	r8, r3
 8000554:	4653      	mov	r3, sl
 8000556:	4240      	negs	r0, r0
 8000558:	427f      	negs	r7, r7
 800055a:	4307      	orrs	r7, r0
 800055c:	0c24      	lsrs	r4, r4, #16
 800055e:	4593      	cmp	fp, r2
 8000560:	4192      	sbcs	r2, r2
 8000562:	458a      	cmp	sl, r1
 8000564:	4189      	sbcs	r1, r1
 8000566:	193f      	adds	r7, r7, r4
 8000568:	0ddc      	lsrs	r4, r3, #23
 800056a:	9b04      	ldr	r3, [sp, #16]
 800056c:	0275      	lsls	r5, r6, #9
 800056e:	431d      	orrs	r5, r3
 8000570:	1e68      	subs	r0, r5, #1
 8000572:	4185      	sbcs	r5, r0
 8000574:	4653      	mov	r3, sl
 8000576:	4252      	negs	r2, r2
 8000578:	4249      	negs	r1, r1
 800057a:	430a      	orrs	r2, r1
 800057c:	18bf      	adds	r7, r7, r2
 800057e:	4447      	add	r7, r8
 8000580:	0df6      	lsrs	r6, r6, #23
 8000582:	027f      	lsls	r7, r7, #9
 8000584:	4335      	orrs	r5, r6
 8000586:	025a      	lsls	r2, r3, #9
 8000588:	433c      	orrs	r4, r7
 800058a:	4315      	orrs	r5, r2
 800058c:	01fb      	lsls	r3, r7, #7
 800058e:	d400      	bmi.n	8000592 <__aeabi_dmul+0x2fe>
 8000590:	e0c1      	b.n	8000716 <__aeabi_dmul+0x482>
 8000592:	2101      	movs	r1, #1
 8000594:	086a      	lsrs	r2, r5, #1
 8000596:	400d      	ands	r5, r1
 8000598:	4315      	orrs	r5, r2
 800059a:	07e2      	lsls	r2, r4, #31
 800059c:	4315      	orrs	r5, r2
 800059e:	0864      	lsrs	r4, r4, #1
 80005a0:	4926      	ldr	r1, [pc, #152]	; (800063c <__aeabi_dmul+0x3a8>)
 80005a2:	4461      	add	r1, ip
 80005a4:	2900      	cmp	r1, #0
 80005a6:	dd56      	ble.n	8000656 <__aeabi_dmul+0x3c2>
 80005a8:	076b      	lsls	r3, r5, #29
 80005aa:	d009      	beq.n	80005c0 <__aeabi_dmul+0x32c>
 80005ac:	220f      	movs	r2, #15
 80005ae:	402a      	ands	r2, r5
 80005b0:	2a04      	cmp	r2, #4
 80005b2:	d005      	beq.n	80005c0 <__aeabi_dmul+0x32c>
 80005b4:	1d2a      	adds	r2, r5, #4
 80005b6:	42aa      	cmp	r2, r5
 80005b8:	41ad      	sbcs	r5, r5
 80005ba:	426d      	negs	r5, r5
 80005bc:	1964      	adds	r4, r4, r5
 80005be:	0015      	movs	r5, r2
 80005c0:	01e3      	lsls	r3, r4, #7
 80005c2:	d504      	bpl.n	80005ce <__aeabi_dmul+0x33a>
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	4a1e      	ldr	r2, [pc, #120]	; (8000640 <__aeabi_dmul+0x3ac>)
 80005c8:	00c9      	lsls	r1, r1, #3
 80005ca:	4014      	ands	r4, r2
 80005cc:	4461      	add	r1, ip
 80005ce:	4a1d      	ldr	r2, [pc, #116]	; (8000644 <__aeabi_dmul+0x3b0>)
 80005d0:	4291      	cmp	r1, r2
 80005d2:	dd00      	ble.n	80005d6 <__aeabi_dmul+0x342>
 80005d4:	e724      	b.n	8000420 <__aeabi_dmul+0x18c>
 80005d6:	0762      	lsls	r2, r4, #29
 80005d8:	08ed      	lsrs	r5, r5, #3
 80005da:	0264      	lsls	r4, r4, #9
 80005dc:	0549      	lsls	r1, r1, #21
 80005de:	4315      	orrs	r5, r2
 80005e0:	0b24      	lsrs	r4, r4, #12
 80005e2:	0d4a      	lsrs	r2, r1, #21
 80005e4:	e6c6      	b.n	8000374 <__aeabi_dmul+0xe0>
 80005e6:	9701      	str	r7, [sp, #4]
 80005e8:	e6b8      	b.n	800035c <__aeabi_dmul+0xc8>
 80005ea:	4a10      	ldr	r2, [pc, #64]	; (800062c <__aeabi_dmul+0x398>)
 80005ec:	2003      	movs	r0, #3
 80005ee:	4694      	mov	ip, r2
 80005f0:	4463      	add	r3, ip
 80005f2:	464a      	mov	r2, r9
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2303      	movs	r3, #3
 80005f8:	431a      	orrs	r2, r3
 80005fa:	4691      	mov	r9, r2
 80005fc:	4652      	mov	r2, sl
 80005fe:	e68a      	b.n	8000316 <__aeabi_dmul+0x82>
 8000600:	4649      	mov	r1, r9
 8000602:	2301      	movs	r3, #1
 8000604:	4319      	orrs	r1, r3
 8000606:	4689      	mov	r9, r1
 8000608:	2600      	movs	r6, #0
 800060a:	2001      	movs	r0, #1
 800060c:	e683      	b.n	8000316 <__aeabi_dmul+0x82>
 800060e:	220c      	movs	r2, #12
 8000610:	9300      	str	r3, [sp, #0]
 8000612:	2303      	movs	r3, #3
 8000614:	0005      	movs	r5, r0
 8000616:	4691      	mov	r9, r2
 8000618:	469b      	mov	fp, r3
 800061a:	e65e      	b.n	80002da <__aeabi_dmul+0x46>
 800061c:	2304      	movs	r3, #4
 800061e:	4699      	mov	r9, r3
 8000620:	2300      	movs	r3, #0
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	3301      	adds	r3, #1
 8000626:	2400      	movs	r4, #0
 8000628:	469b      	mov	fp, r3
 800062a:	e656      	b.n	80002da <__aeabi_dmul+0x46>
 800062c:	000007ff 	.word	0x000007ff
 8000630:	fffffc01 	.word	0xfffffc01
 8000634:	08004c8c 	.word	0x08004c8c
 8000638:	fffffc0d 	.word	0xfffffc0d
 800063c:	000003ff 	.word	0x000003ff
 8000640:	feffffff 	.word	0xfeffffff
 8000644:	000007fe 	.word	0x000007fe
 8000648:	2300      	movs	r3, #0
 800064a:	2480      	movs	r4, #128	; 0x80
 800064c:	2500      	movs	r5, #0
 800064e:	4a44      	ldr	r2, [pc, #272]	; (8000760 <__aeabi_dmul+0x4cc>)
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	0324      	lsls	r4, r4, #12
 8000654:	e68e      	b.n	8000374 <__aeabi_dmul+0xe0>
 8000656:	2001      	movs	r0, #1
 8000658:	1a40      	subs	r0, r0, r1
 800065a:	2838      	cmp	r0, #56	; 0x38
 800065c:	dd00      	ble.n	8000660 <__aeabi_dmul+0x3cc>
 800065e:	e686      	b.n	800036e <__aeabi_dmul+0xda>
 8000660:	281f      	cmp	r0, #31
 8000662:	dd5b      	ble.n	800071c <__aeabi_dmul+0x488>
 8000664:	221f      	movs	r2, #31
 8000666:	0023      	movs	r3, r4
 8000668:	4252      	negs	r2, r2
 800066a:	1a51      	subs	r1, r2, r1
 800066c:	40cb      	lsrs	r3, r1
 800066e:	0019      	movs	r1, r3
 8000670:	2820      	cmp	r0, #32
 8000672:	d003      	beq.n	800067c <__aeabi_dmul+0x3e8>
 8000674:	4a3b      	ldr	r2, [pc, #236]	; (8000764 <__aeabi_dmul+0x4d0>)
 8000676:	4462      	add	r2, ip
 8000678:	4094      	lsls	r4, r2
 800067a:	4325      	orrs	r5, r4
 800067c:	1e6a      	subs	r2, r5, #1
 800067e:	4195      	sbcs	r5, r2
 8000680:	002a      	movs	r2, r5
 8000682:	430a      	orrs	r2, r1
 8000684:	2107      	movs	r1, #7
 8000686:	000d      	movs	r5, r1
 8000688:	2400      	movs	r4, #0
 800068a:	4015      	ands	r5, r2
 800068c:	4211      	tst	r1, r2
 800068e:	d05b      	beq.n	8000748 <__aeabi_dmul+0x4b4>
 8000690:	210f      	movs	r1, #15
 8000692:	2400      	movs	r4, #0
 8000694:	4011      	ands	r1, r2
 8000696:	2904      	cmp	r1, #4
 8000698:	d053      	beq.n	8000742 <__aeabi_dmul+0x4ae>
 800069a:	1d11      	adds	r1, r2, #4
 800069c:	4291      	cmp	r1, r2
 800069e:	4192      	sbcs	r2, r2
 80006a0:	4252      	negs	r2, r2
 80006a2:	18a4      	adds	r4, r4, r2
 80006a4:	000a      	movs	r2, r1
 80006a6:	0223      	lsls	r3, r4, #8
 80006a8:	d54b      	bpl.n	8000742 <__aeabi_dmul+0x4ae>
 80006aa:	2201      	movs	r2, #1
 80006ac:	2400      	movs	r4, #0
 80006ae:	2500      	movs	r5, #0
 80006b0:	e660      	b.n	8000374 <__aeabi_dmul+0xe0>
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	031b      	lsls	r3, r3, #12
 80006b6:	421c      	tst	r4, r3
 80006b8:	d009      	beq.n	80006ce <__aeabi_dmul+0x43a>
 80006ba:	421e      	tst	r6, r3
 80006bc:	d107      	bne.n	80006ce <__aeabi_dmul+0x43a>
 80006be:	4333      	orrs	r3, r6
 80006c0:	031c      	lsls	r4, r3, #12
 80006c2:	4643      	mov	r3, r8
 80006c4:	0015      	movs	r5, r2
 80006c6:	0b24      	lsrs	r4, r4, #12
 80006c8:	4a25      	ldr	r2, [pc, #148]	; (8000760 <__aeabi_dmul+0x4cc>)
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	e652      	b.n	8000374 <__aeabi_dmul+0xe0>
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	0312      	lsls	r2, r2, #12
 80006d2:	4314      	orrs	r4, r2
 80006d4:	0324      	lsls	r4, r4, #12
 80006d6:	4a22      	ldr	r2, [pc, #136]	; (8000760 <__aeabi_dmul+0x4cc>)
 80006d8:	0b24      	lsrs	r4, r4, #12
 80006da:	9701      	str	r7, [sp, #4]
 80006dc:	e64a      	b.n	8000374 <__aeabi_dmul+0xe0>
 80006de:	f000 f8f3 	bl	80008c8 <__clzsi2>
 80006e2:	0003      	movs	r3, r0
 80006e4:	001a      	movs	r2, r3
 80006e6:	3215      	adds	r2, #21
 80006e8:	3020      	adds	r0, #32
 80006ea:	2a1c      	cmp	r2, #28
 80006ec:	dc00      	bgt.n	80006f0 <__aeabi_dmul+0x45c>
 80006ee:	e684      	b.n	80003fa <__aeabi_dmul+0x166>
 80006f0:	4656      	mov	r6, sl
 80006f2:	3b08      	subs	r3, #8
 80006f4:	2200      	movs	r2, #0
 80006f6:	409e      	lsls	r6, r3
 80006f8:	e689      	b.n	800040e <__aeabi_dmul+0x17a>
 80006fa:	f000 f8e5 	bl	80008c8 <__clzsi2>
 80006fe:	0001      	movs	r1, r0
 8000700:	0002      	movs	r2, r0
 8000702:	3115      	adds	r1, #21
 8000704:	3220      	adds	r2, #32
 8000706:	291c      	cmp	r1, #28
 8000708:	dc00      	bgt.n	800070c <__aeabi_dmul+0x478>
 800070a:	e64e      	b.n	80003aa <__aeabi_dmul+0x116>
 800070c:	0034      	movs	r4, r6
 800070e:	3808      	subs	r0, #8
 8000710:	2500      	movs	r5, #0
 8000712:	4084      	lsls	r4, r0
 8000714:	e653      	b.n	80003be <__aeabi_dmul+0x12a>
 8000716:	9b00      	ldr	r3, [sp, #0]
 8000718:	469c      	mov	ip, r3
 800071a:	e741      	b.n	80005a0 <__aeabi_dmul+0x30c>
 800071c:	4912      	ldr	r1, [pc, #72]	; (8000768 <__aeabi_dmul+0x4d4>)
 800071e:	0022      	movs	r2, r4
 8000720:	4461      	add	r1, ip
 8000722:	002e      	movs	r6, r5
 8000724:	408d      	lsls	r5, r1
 8000726:	408a      	lsls	r2, r1
 8000728:	40c6      	lsrs	r6, r0
 800072a:	1e69      	subs	r1, r5, #1
 800072c:	418d      	sbcs	r5, r1
 800072e:	4332      	orrs	r2, r6
 8000730:	432a      	orrs	r2, r5
 8000732:	40c4      	lsrs	r4, r0
 8000734:	0753      	lsls	r3, r2, #29
 8000736:	d0b6      	beq.n	80006a6 <__aeabi_dmul+0x412>
 8000738:	210f      	movs	r1, #15
 800073a:	4011      	ands	r1, r2
 800073c:	2904      	cmp	r1, #4
 800073e:	d1ac      	bne.n	800069a <__aeabi_dmul+0x406>
 8000740:	e7b1      	b.n	80006a6 <__aeabi_dmul+0x412>
 8000742:	0765      	lsls	r5, r4, #29
 8000744:	0264      	lsls	r4, r4, #9
 8000746:	0b24      	lsrs	r4, r4, #12
 8000748:	08d2      	lsrs	r2, r2, #3
 800074a:	4315      	orrs	r5, r2
 800074c:	2200      	movs	r2, #0
 800074e:	e611      	b.n	8000374 <__aeabi_dmul+0xe0>
 8000750:	2280      	movs	r2, #128	; 0x80
 8000752:	0312      	lsls	r2, r2, #12
 8000754:	4314      	orrs	r4, r2
 8000756:	0324      	lsls	r4, r4, #12
 8000758:	4a01      	ldr	r2, [pc, #4]	; (8000760 <__aeabi_dmul+0x4cc>)
 800075a:	0b24      	lsrs	r4, r4, #12
 800075c:	e60a      	b.n	8000374 <__aeabi_dmul+0xe0>
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	000007ff 	.word	0x000007ff
 8000764:	0000043e 	.word	0x0000043e
 8000768:	0000041e 	.word	0x0000041e

0800076c <__aeabi_ui2d>:
 800076c:	b510      	push	{r4, lr}
 800076e:	1e04      	subs	r4, r0, #0
 8000770:	d010      	beq.n	8000794 <__aeabi_ui2d+0x28>
 8000772:	f000 f8a9 	bl	80008c8 <__clzsi2>
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <__aeabi_ui2d+0x48>)
 8000778:	1a1b      	subs	r3, r3, r0
 800077a:	280a      	cmp	r0, #10
 800077c:	dc11      	bgt.n	80007a2 <__aeabi_ui2d+0x36>
 800077e:	220b      	movs	r2, #11
 8000780:	0021      	movs	r1, r4
 8000782:	1a12      	subs	r2, r2, r0
 8000784:	40d1      	lsrs	r1, r2
 8000786:	3015      	adds	r0, #21
 8000788:	030a      	lsls	r2, r1, #12
 800078a:	055b      	lsls	r3, r3, #21
 800078c:	4084      	lsls	r4, r0
 800078e:	0b12      	lsrs	r2, r2, #12
 8000790:	0d5b      	lsrs	r3, r3, #21
 8000792:	e001      	b.n	8000798 <__aeabi_ui2d+0x2c>
 8000794:	2300      	movs	r3, #0
 8000796:	2200      	movs	r2, #0
 8000798:	051b      	lsls	r3, r3, #20
 800079a:	4313      	orrs	r3, r2
 800079c:	0020      	movs	r0, r4
 800079e:	0019      	movs	r1, r3
 80007a0:	bd10      	pop	{r4, pc}
 80007a2:	0022      	movs	r2, r4
 80007a4:	380b      	subs	r0, #11
 80007a6:	4082      	lsls	r2, r0
 80007a8:	055b      	lsls	r3, r3, #21
 80007aa:	0312      	lsls	r2, r2, #12
 80007ac:	2400      	movs	r4, #0
 80007ae:	0b12      	lsrs	r2, r2, #12
 80007b0:	0d5b      	lsrs	r3, r3, #21
 80007b2:	e7f1      	b.n	8000798 <__aeabi_ui2d+0x2c>
 80007b4:	0000041e 	.word	0x0000041e

080007b8 <__aeabi_d2f>:
 80007b8:	0002      	movs	r2, r0
 80007ba:	004b      	lsls	r3, r1, #1
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	0308      	lsls	r0, r1, #12
 80007c0:	0d5b      	lsrs	r3, r3, #21
 80007c2:	4e3d      	ldr	r6, [pc, #244]	; (80008b8 <__aeabi_d2f+0x100>)
 80007c4:	0fcc      	lsrs	r4, r1, #31
 80007c6:	0a40      	lsrs	r0, r0, #9
 80007c8:	0f51      	lsrs	r1, r2, #29
 80007ca:	1c5f      	adds	r7, r3, #1
 80007cc:	4308      	orrs	r0, r1
 80007ce:	00d5      	lsls	r5, r2, #3
 80007d0:	4237      	tst	r7, r6
 80007d2:	d00a      	beq.n	80007ea <__aeabi_d2f+0x32>
 80007d4:	4939      	ldr	r1, [pc, #228]	; (80008bc <__aeabi_d2f+0x104>)
 80007d6:	185e      	adds	r6, r3, r1
 80007d8:	2efe      	cmp	r6, #254	; 0xfe
 80007da:	dd16      	ble.n	800080a <__aeabi_d2f+0x52>
 80007dc:	23ff      	movs	r3, #255	; 0xff
 80007de:	2100      	movs	r1, #0
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	430b      	orrs	r3, r1
 80007e4:	07e0      	lsls	r0, r4, #31
 80007e6:	4318      	orrs	r0, r3
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d106      	bne.n	80007fc <__aeabi_d2f+0x44>
 80007ee:	4328      	orrs	r0, r5
 80007f0:	d027      	beq.n	8000842 <__aeabi_d2f+0x8a>
 80007f2:	2105      	movs	r1, #5
 80007f4:	0189      	lsls	r1, r1, #6
 80007f6:	0a49      	lsrs	r1, r1, #9
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	e7f1      	b.n	80007e0 <__aeabi_d2f+0x28>
 80007fc:	4305      	orrs	r5, r0
 80007fe:	d0ed      	beq.n	80007dc <__aeabi_d2f+0x24>
 8000800:	2180      	movs	r1, #128	; 0x80
 8000802:	03c9      	lsls	r1, r1, #15
 8000804:	23ff      	movs	r3, #255	; 0xff
 8000806:	4301      	orrs	r1, r0
 8000808:	e7ea      	b.n	80007e0 <__aeabi_d2f+0x28>
 800080a:	2e00      	cmp	r6, #0
 800080c:	dd1c      	ble.n	8000848 <__aeabi_d2f+0x90>
 800080e:	0192      	lsls	r2, r2, #6
 8000810:	0011      	movs	r1, r2
 8000812:	1e4a      	subs	r2, r1, #1
 8000814:	4191      	sbcs	r1, r2
 8000816:	00c0      	lsls	r0, r0, #3
 8000818:	0f6d      	lsrs	r5, r5, #29
 800081a:	4301      	orrs	r1, r0
 800081c:	4329      	orrs	r1, r5
 800081e:	074b      	lsls	r3, r1, #29
 8000820:	d048      	beq.n	80008b4 <__aeabi_d2f+0xfc>
 8000822:	230f      	movs	r3, #15
 8000824:	400b      	ands	r3, r1
 8000826:	2b04      	cmp	r3, #4
 8000828:	d000      	beq.n	800082c <__aeabi_d2f+0x74>
 800082a:	3104      	adds	r1, #4
 800082c:	2380      	movs	r3, #128	; 0x80
 800082e:	04db      	lsls	r3, r3, #19
 8000830:	400b      	ands	r3, r1
 8000832:	d03f      	beq.n	80008b4 <__aeabi_d2f+0xfc>
 8000834:	1c72      	adds	r2, r6, #1
 8000836:	2efe      	cmp	r6, #254	; 0xfe
 8000838:	d0d0      	beq.n	80007dc <__aeabi_d2f+0x24>
 800083a:	0189      	lsls	r1, r1, #6
 800083c:	0a49      	lsrs	r1, r1, #9
 800083e:	b2d3      	uxtb	r3, r2
 8000840:	e7ce      	b.n	80007e0 <__aeabi_d2f+0x28>
 8000842:	2300      	movs	r3, #0
 8000844:	2100      	movs	r1, #0
 8000846:	e7cb      	b.n	80007e0 <__aeabi_d2f+0x28>
 8000848:	0032      	movs	r2, r6
 800084a:	3217      	adds	r2, #23
 800084c:	db22      	blt.n	8000894 <__aeabi_d2f+0xdc>
 800084e:	2180      	movs	r1, #128	; 0x80
 8000850:	221e      	movs	r2, #30
 8000852:	0409      	lsls	r1, r1, #16
 8000854:	4308      	orrs	r0, r1
 8000856:	1b92      	subs	r2, r2, r6
 8000858:	2a1f      	cmp	r2, #31
 800085a:	dd1d      	ble.n	8000898 <__aeabi_d2f+0xe0>
 800085c:	2102      	movs	r1, #2
 800085e:	4249      	negs	r1, r1
 8000860:	1b8e      	subs	r6, r1, r6
 8000862:	0001      	movs	r1, r0
 8000864:	40f1      	lsrs	r1, r6
 8000866:	000e      	movs	r6, r1
 8000868:	2a20      	cmp	r2, #32
 800086a:	d004      	beq.n	8000876 <__aeabi_d2f+0xbe>
 800086c:	4a14      	ldr	r2, [pc, #80]	; (80008c0 <__aeabi_d2f+0x108>)
 800086e:	4694      	mov	ip, r2
 8000870:	4463      	add	r3, ip
 8000872:	4098      	lsls	r0, r3
 8000874:	4305      	orrs	r5, r0
 8000876:	0029      	movs	r1, r5
 8000878:	1e4d      	subs	r5, r1, #1
 800087a:	41a9      	sbcs	r1, r5
 800087c:	4331      	orrs	r1, r6
 800087e:	2600      	movs	r6, #0
 8000880:	074b      	lsls	r3, r1, #29
 8000882:	d1ce      	bne.n	8000822 <__aeabi_d2f+0x6a>
 8000884:	2080      	movs	r0, #128	; 0x80
 8000886:	000b      	movs	r3, r1
 8000888:	04c0      	lsls	r0, r0, #19
 800088a:	2201      	movs	r2, #1
 800088c:	4003      	ands	r3, r0
 800088e:	4201      	tst	r1, r0
 8000890:	d1d3      	bne.n	800083a <__aeabi_d2f+0x82>
 8000892:	e7af      	b.n	80007f4 <__aeabi_d2f+0x3c>
 8000894:	2300      	movs	r3, #0
 8000896:	e7ac      	b.n	80007f2 <__aeabi_d2f+0x3a>
 8000898:	490a      	ldr	r1, [pc, #40]	; (80008c4 <__aeabi_d2f+0x10c>)
 800089a:	468c      	mov	ip, r1
 800089c:	0029      	movs	r1, r5
 800089e:	4463      	add	r3, ip
 80008a0:	40d1      	lsrs	r1, r2
 80008a2:	409d      	lsls	r5, r3
 80008a4:	000a      	movs	r2, r1
 80008a6:	0029      	movs	r1, r5
 80008a8:	4098      	lsls	r0, r3
 80008aa:	1e4d      	subs	r5, r1, #1
 80008ac:	41a9      	sbcs	r1, r5
 80008ae:	4301      	orrs	r1, r0
 80008b0:	4311      	orrs	r1, r2
 80008b2:	e7e4      	b.n	800087e <__aeabi_d2f+0xc6>
 80008b4:	0033      	movs	r3, r6
 80008b6:	e79d      	b.n	80007f4 <__aeabi_d2f+0x3c>
 80008b8:	000007fe 	.word	0x000007fe
 80008bc:	fffffc80 	.word	0xfffffc80
 80008c0:	fffffca2 	.word	0xfffffca2
 80008c4:	fffffc82 	.word	0xfffffc82

080008c8 <__clzsi2>:
 80008c8:	211c      	movs	r1, #28
 80008ca:	2301      	movs	r3, #1
 80008cc:	041b      	lsls	r3, r3, #16
 80008ce:	4298      	cmp	r0, r3
 80008d0:	d301      	bcc.n	80008d6 <__clzsi2+0xe>
 80008d2:	0c00      	lsrs	r0, r0, #16
 80008d4:	3910      	subs	r1, #16
 80008d6:	0a1b      	lsrs	r3, r3, #8
 80008d8:	4298      	cmp	r0, r3
 80008da:	d301      	bcc.n	80008e0 <__clzsi2+0x18>
 80008dc:	0a00      	lsrs	r0, r0, #8
 80008de:	3908      	subs	r1, #8
 80008e0:	091b      	lsrs	r3, r3, #4
 80008e2:	4298      	cmp	r0, r3
 80008e4:	d301      	bcc.n	80008ea <__clzsi2+0x22>
 80008e6:	0900      	lsrs	r0, r0, #4
 80008e8:	3904      	subs	r1, #4
 80008ea:	a202      	add	r2, pc, #8	; (adr r2, 80008f4 <__clzsi2+0x2c>)
 80008ec:	5c10      	ldrb	r0, [r2, r0]
 80008ee:	1840      	adds	r0, r0, r1
 80008f0:	4770      	bx	lr
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	02020304 	.word	0x02020304
 80008f8:	01010101 	.word	0x01010101
	...

08000904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000908:	f000 fb48 	bl	8000f9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090c:	f000 f80d 	bl	800092a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ADC1_Init();
 8000910:	f000 f86a 	bl	80009e8 <MX_ADC1_Init>
  MX_GPIO_Init();
 8000914:	f000 f970 	bl	8000bf8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000918:	f000 f8d0 	bl	8000abc <MX_TIM2_Init>
  MX_DMA_Init();
 800091c:	f000 f94e 	bl	8000bbc <MX_DMA_Init>
  /* USER CODE BEGIN 2 */

  app_init();
 8000920:	f004 f8c8 	bl	8004ab4 <app_init>
  app_run();
 8000924:	f004 f8d8 	bl	8004ad8 <app_run>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000928:	e7fe      	b.n	8000928 <main+0x24>

0800092a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092a:	b590      	push	{r4, r7, lr}
 800092c:	b095      	sub	sp, #84	; 0x54
 800092e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000930:	2414      	movs	r4, #20
 8000932:	193b      	adds	r3, r7, r4
 8000934:	0018      	movs	r0, r3
 8000936:	233c      	movs	r3, #60	; 0x3c
 8000938:	001a      	movs	r2, r3
 800093a:	2100      	movs	r1, #0
 800093c:	f004 f992 	bl	8004c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	0018      	movs	r0, r3
 8000944:	2310      	movs	r3, #16
 8000946:	001a      	movs	r2, r3
 8000948:	2100      	movs	r1, #0
 800094a:	f004 f98b 	bl	8004c64 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	0018      	movs	r0, r3
 8000954:	f001 ff88 	bl	8002868 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000958:	193b      	adds	r3, r7, r4
 800095a:	2202      	movs	r2, #2
 800095c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800095e:	193b      	adds	r3, r7, r4
 8000960:	2280      	movs	r2, #128	; 0x80
 8000962:	0052      	lsls	r2, r2, #1
 8000964:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000966:	0021      	movs	r1, r4
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2240      	movs	r2, #64	; 0x40
 8000972:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2202      	movs	r2, #2
 8000978:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2202      	movs	r2, #2
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2208      	movs	r2, #8
 800098a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2280      	movs	r2, #128	; 0x80
 8000990:	0292      	lsls	r2, r2, #10
 8000992:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	0492      	lsls	r2, r2, #18
 800099a:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2280      	movs	r2, #128	; 0x80
 80009a0:	0592      	lsls	r2, r2, #22
 80009a2:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	0018      	movs	r0, r3
 80009a8:	f001 ff9e 	bl	80028e8 <HAL_RCC_OscConfig>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009b0:	f000 f972 	bl	8000c98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2207      	movs	r2, #7
 80009b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2202      	movs	r2, #2
 80009be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2102      	movs	r1, #2
 80009d0:	0018      	movs	r0, r3
 80009d2:	f002 faef 	bl	8002fb4 <HAL_RCC_ClockConfig>
 80009d6:	1e03      	subs	r3, r0, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009da:	f000 f95d 	bl	8000c98 <Error_Handler>
  }
}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b015      	add	sp, #84	; 0x54
 80009e4:	bd90      	pop	{r4, r7, pc}
	...

080009e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	0018      	movs	r0, r3
 80009f2:	230c      	movs	r3, #12
 80009f4:	001a      	movs	r2, r3
 80009f6:	2100      	movs	r1, #0
 80009f8:	f004 f934 	bl	8004c64 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009fc:	4b2d      	ldr	r3, [pc, #180]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 80009fe:	4a2e      	ldr	r2, [pc, #184]	; (8000ab8 <MX_ADC1_Init+0xd0>)
 8000a00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a02:	4b2c      	ldr	r3, [pc, #176]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a04:	2280      	movs	r2, #128	; 0x80
 8000a06:	05d2      	lsls	r2, r2, #23
 8000a08:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a0a:	4b2a      	ldr	r3, [pc, #168]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a10:	4b28      	ldr	r3, [pc, #160]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a16:	4b27      	ldr	r3, [pc, #156]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a1c:	4b25      	ldr	r3, [pc, #148]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a1e:	2204      	movs	r2, #4
 8000a20:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a22:	4b24      	ldr	r3, [pc, #144]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000a28:	4b22      	ldr	r3, [pc, #136]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a2e:	4b21      	ldr	r3, [pc, #132]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000a34:	4b1f      	ldr	r3, [pc, #124]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a3a:	4b1e      	ldr	r3, [pc, #120]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a3c:	2220      	movs	r2, #32
 8000a3e:	2100      	movs	r1, #0
 8000a40:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a42:	4b1c      	ldr	r3, [pc, #112]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a48:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a4e:	4b19      	ldr	r3, [pc, #100]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a50:	222c      	movs	r2, #44	; 0x2c
 8000a52:	2100      	movs	r1, #0
 8000a54:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a56:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8000a5c:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a5e:	2205      	movs	r2, #5
 8000a60:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8000a62:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a64:	2205      	movs	r2, #5
 8000a66:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a6a:	223c      	movs	r2, #60	; 0x3c
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000a70:	4b10      	ldr	r3, [pc, #64]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f000 fc6b 	bl	8001354 <HAL_ADC_Init>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d001      	beq.n	8000a86 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000a82:	f000 f909 	bl	8000c98 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2201      	movs	r2, #1
 8000a8a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a98:	1d3a      	adds	r2, r7, #4
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_ADC1_Init+0xcc>)
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 ff24 	bl	80018ec <HAL_ADC_ConfigChannel>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000aa8:	f000 f8f6 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b004      	add	sp, #16
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000034 	.word	0x20000034
 8000ab8:	40012400 	.word	0x40012400

08000abc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	; 0x38
 8000ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac2:	2328      	movs	r3, #40	; 0x28
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	2310      	movs	r3, #16
 8000aca:	001a      	movs	r2, r3
 8000acc:	2100      	movs	r1, #0
 8000ace:	f004 f8c9 	bl	8004c64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad2:	231c      	movs	r3, #28
 8000ad4:	18fb      	adds	r3, r7, r3
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	230c      	movs	r3, #12
 8000ada:	001a      	movs	r2, r3
 8000adc:	2100      	movs	r1, #0
 8000ade:	f004 f8c1 	bl	8004c64 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ae2:	003b      	movs	r3, r7
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	231c      	movs	r3, #28
 8000ae8:	001a      	movs	r2, r3
 8000aea:	2100      	movs	r1, #0
 8000aec:	f004 f8ba 	bl	8004c64 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000af0:	4b30      	ldr	r3, [pc, #192]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000af2:	2280      	movs	r2, #128	; 0x80
 8000af4:	05d2      	lsls	r2, r2, #23
 8000af6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8000af8:	4b2e      	ldr	r3, [pc, #184]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000afa:	223f      	movs	r2, #63	; 0x3f
 8000afc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000b04:	4b2b      	ldr	r3, [pc, #172]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b06:	4a2c      	ldr	r2, [pc, #176]	; (8000bb8 <MX_TIM2_Init+0xfc>)
 8000b08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b10:	4b28      	ldr	r3, [pc, #160]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b16:	4b27      	ldr	r3, [pc, #156]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f002 fe11 	bl	8003740 <HAL_TIM_Base_Init>
 8000b1e:	1e03      	subs	r3, r0, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000b22:	f000 f8b9 	bl	8000c98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b26:	2128      	movs	r1, #40	; 0x28
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2280      	movs	r2, #128	; 0x80
 8000b2c:	0152      	lsls	r2, r2, #5
 8000b2e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b30:	187a      	adds	r2, r7, r1
 8000b32:	4b20      	ldr	r3, [pc, #128]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b34:	0011      	movs	r1, r2
 8000b36:	0018      	movs	r0, r3
 8000b38:	f003 f9d2 	bl	8003ee0 <HAL_TIM_ConfigClockSource>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000b40:	f000 f8aa 	bl	8000c98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b44:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f002 fe52 	bl	80037f0 <HAL_TIM_PWM_Init>
 8000b4c:	1e03      	subs	r3, r0, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000b50:	f000 f8a2 	bl	8000c98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b54:	211c      	movs	r1, #28
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b62:	187a      	adds	r2, r7, r1
 8000b64:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b66:	0011      	movs	r1, r2
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f003 febb 	bl	80048e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000b72:	f000 f891 	bl	8000c98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b76:	003b      	movs	r3, r7
 8000b78:	2260      	movs	r2, #96	; 0x60
 8000b7a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b7c:	003b      	movs	r3, r7
 8000b7e:	2200      	movs	r2, #0
 8000b80:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b82:	003b      	movs	r3, r7
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b88:	003b      	movs	r3, r7
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b8e:	0039      	movs	r1, r7
 8000b90:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000b92:	2204      	movs	r2, #4
 8000b94:	0018      	movs	r0, r3
 8000b96:	f003 f8ad 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000b9e:	f000 f87b 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000ba2:	4b04      	ldr	r3, [pc, #16]	; (8000bb4 <MX_TIM2_Init+0xf8>)
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 f953 	bl	8000e50 <HAL_TIM_MspPostInit>

}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b00e      	add	sp, #56	; 0x38
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	200000f8 	.word	0x200000f8
 8000bb8:	000003e7 	.word	0x000003e7

08000bbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_DMA_Init+0x38>)
 8000bc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <MX_DMA_Init+0x38>)
 8000bc8:	2101      	movs	r1, #1
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	639a      	str	r2, [r3, #56]	; 0x38
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_DMA_Init+0x38>)
 8000bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2009      	movs	r0, #9
 8000be0:	f001 fa92 	bl	8002108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000be4:	2009      	movs	r0, #9
 8000be6:	f001 faa4 	bl	8002132 <HAL_NVIC_EnableIRQ>

}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b089      	sub	sp, #36	; 0x24
 8000bfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	240c      	movs	r4, #12
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	0018      	movs	r0, r3
 8000c04:	2314      	movs	r3, #20
 8000c06:	001a      	movs	r2, r3
 8000c08:	2100      	movs	r1, #0
 8000c0a:	f004 f82b 	bl	8004c64 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0e:	4b20      	ldr	r3, [pc, #128]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c12:	4b1f      	ldr	r3, [pc, #124]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c14:	2104      	movs	r1, #4
 8000c16:	430a      	orrs	r2, r1
 8000c18:	635a      	str	r2, [r3, #52]	; 0x34
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c1e:	2204      	movs	r2, #4
 8000c20:	4013      	ands	r3, r2
 8000c22:	60bb      	str	r3, [r7, #8]
 8000c24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2a:	4b19      	ldr	r3, [pc, #100]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	635a      	str	r2, [r3, #52]	; 0x34
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c36:	2201      	movs	r2, #1
 8000c38:	4013      	ands	r3, r2
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c44:	2102      	movs	r1, #2
 8000c46:	430a      	orrs	r2, r1
 8000c48:	635a      	str	r2, [r3, #52]	; 0x34
 8000c4a:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <MX_GPIO_Init+0x98>)
 8000c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c4e:	2202      	movs	r2, #2
 8000c50:	4013      	ands	r3, r2
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : botao_Pin */
  GPIO_InitStruct.Pin = botao_Pin;
 8000c56:	193b      	adds	r3, r7, r4
 8000c58:	2280      	movs	r2, #128	; 0x80
 8000c5a:	0192      	lsls	r2, r2, #6
 8000c5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2288      	movs	r2, #136	; 0x88
 8000c62:	0352      	lsls	r2, r2, #13
 8000c64:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(botao_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	193b      	adds	r3, r7, r4
 8000c6e:	4a09      	ldr	r2, [pc, #36]	; (8000c94 <MX_GPIO_Init+0x9c>)
 8000c70:	0019      	movs	r1, r3
 8000c72:	0010      	movs	r0, r2
 8000c74:	f001 fc58 	bl	8002528 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	2007      	movs	r0, #7
 8000c7e:	f001 fa43 	bl	8002108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c82:	2007      	movs	r0, #7
 8000c84:	f001 fa55 	bl	8002132 <HAL_NVIC_EnableIRQ>

}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b009      	add	sp, #36	; 0x24
 8000c8e:	bd90      	pop	{r4, r7, pc}
 8000c90:	40021000 	.word	0x40021000
 8000c94:	50000800 	.word	0x50000800

08000c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9c:	b672      	cpsid	i
}
 8000c9e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <Error_Handler+0x8>
	...

08000ca4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b11      	ldr	r3, [pc, #68]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cae:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	641a      	str	r2, [r3, #64]	; 0x40
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cc8:	2180      	movs	r1, #128	; 0x80
 8000cca:	0549      	lsls	r1, r1, #21
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <HAL_MspInit+0x4c>)
 8000cd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	055b      	lsls	r3, r3, #21
 8000cd8:	4013      	ands	r3, r2
 8000cda:	603b      	str	r3, [r7, #0]
 8000cdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000cde:	23c0      	movs	r3, #192	; 0xc0
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f000 f9e0 	bl	80010a8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b002      	add	sp, #8
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b09d      	sub	sp, #116	; 0x74
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	235c      	movs	r3, #92	; 0x5c
 8000cfe:	18fb      	adds	r3, r7, r3
 8000d00:	0018      	movs	r0, r3
 8000d02:	2314      	movs	r3, #20
 8000d04:	001a      	movs	r2, r3
 8000d06:	2100      	movs	r1, #0
 8000d08:	f003 ffac 	bl	8004c64 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d0c:	2410      	movs	r4, #16
 8000d0e:	193b      	adds	r3, r7, r4
 8000d10:	0018      	movs	r0, r3
 8000d12:	234c      	movs	r3, #76	; 0x4c
 8000d14:	001a      	movs	r2, r3
 8000d16:	2100      	movs	r1, #0
 8000d18:	f003 ffa4 	bl	8004c64 <memset>
  if(hadc->Instance==ADC1)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a35      	ldr	r2, [pc, #212]	; (8000df8 <HAL_ADC_MspInit+0x104>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d164      	bne.n	8000df0 <HAL_ADC_MspInit+0xfc>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d26:	193b      	adds	r3, r7, r4
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	01d2      	lsls	r2, r2, #7
 8000d2c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	2200      	movs	r2, #0
 8000d32:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	0018      	movs	r0, r3
 8000d38:	f002 fac6 	bl	80032c8 <HAL_RCCEx_PeriphCLKConfig>
 8000d3c:	1e03      	subs	r3, r0, #0
 8000d3e:	d001      	beq.n	8000d44 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000d40:	f7ff ffaa 	bl	8000c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d44:	4b2d      	ldr	r3, [pc, #180]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d48:	4b2c      	ldr	r3, [pc, #176]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d4a:	2180      	movs	r1, #128	; 0x80
 8000d4c:	0349      	lsls	r1, r1, #13
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	641a      	str	r2, [r3, #64]	; 0x40
 8000d52:	4b2a      	ldr	r3, [pc, #168]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d56:	2380      	movs	r3, #128	; 0x80
 8000d58:	035b      	lsls	r3, r3, #13
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d60:	4b26      	ldr	r3, [pc, #152]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d64:	4b25      	ldr	r3, [pc, #148]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d66:	2101      	movs	r1, #1
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	635a      	str	r2, [r3, #52]	; 0x34
 8000d6c:	4b23      	ldr	r3, [pc, #140]	; (8000dfc <HAL_ADC_MspInit+0x108>)
 8000d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d70:	2201      	movs	r2, #1
 8000d72:	4013      	ands	r3, r2
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 8000d78:	215c      	movs	r1, #92	; 0x5c
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2203      	movs	r2, #3
 8000d84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	187a      	adds	r2, r7, r1
 8000d8e:	23a0      	movs	r3, #160	; 0xa0
 8000d90:	05db      	lsls	r3, r3, #23
 8000d92:	0011      	movs	r1, r2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f001 fbc7 	bl	8002528 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d9a:	4b19      	ldr	r3, [pc, #100]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000d9c:	4a19      	ldr	r2, [pc, #100]	; (8000e04 <HAL_ADC_MspInit+0x110>)
 8000d9e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000da0:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000da2:	2205      	movs	r2, #5
 8000da4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000da6:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dac:	4b14      	ldr	r3, [pc, #80]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000db2:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000db4:	2280      	movs	r2, #128	; 0x80
 8000db6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000db8:	4b11      	ldr	r3, [pc, #68]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dba:	2280      	movs	r2, #128	; 0x80
 8000dbc:	0092      	lsls	r2, r2, #2
 8000dbe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	0112      	lsls	r2, r2, #4
 8000dc6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dca:	2220      	movs	r2, #32
 8000dcc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dd4:	4b0a      	ldr	r3, [pc, #40]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f001 f9c8 	bl	800216c <HAL_DMA_Init>
 8000ddc:	1e03      	subs	r3, r0, #0
 8000dde:	d001      	beq.n	8000de4 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8000de0:	f7ff ff5a 	bl	8000c98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a06      	ldr	r2, [pc, #24]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000de8:	651a      	str	r2, [r3, #80]	; 0x50
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <HAL_ADC_MspInit+0x10c>)
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	b01d      	add	sp, #116	; 0x74
 8000df6:	bd90      	pop	{r4, r7, pc}
 8000df8:	40012400 	.word	0x40012400
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	20000098 	.word	0x20000098
 8000e04:	40020008 	.word	0x40020008

08000e08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	05db      	lsls	r3, r3, #23
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d113      	bne.n	8000e44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <HAL_TIM_Base_MspInit+0x44>)
 8000e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e20:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <HAL_TIM_Base_MspInit+0x44>)
 8000e22:	2101      	movs	r1, #1
 8000e24:	430a      	orrs	r2, r1
 8000e26:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HAL_TIM_Base_MspInit+0x44>)
 8000e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4013      	ands	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2100      	movs	r1, #0
 8000e38:	200f      	movs	r0, #15
 8000e3a:	f001 f965 	bl	8002108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e3e:	200f      	movs	r0, #15
 8000e40:	f001 f977 	bl	8002132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e44:	46c0      	nop			; (mov r8, r8)
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b004      	add	sp, #16
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40021000 	.word	0x40021000

08000e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b089      	sub	sp, #36	; 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	240c      	movs	r4, #12
 8000e5a:	193b      	adds	r3, r7, r4
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	2314      	movs	r3, #20
 8000e60:	001a      	movs	r2, r3
 8000e62:	2100      	movs	r1, #0
 8000e64:	f003 fefe 	bl	8004c64 <memset>
  if(htim->Instance==TIM2)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	2380      	movs	r3, #128	; 0x80
 8000e6e:	05db      	lsls	r3, r3, #23
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d121      	bne.n	8000eb8 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e74:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <HAL_TIM_MspPostInit+0x70>)
 8000e76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e78:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <HAL_TIM_MspPostInit+0x70>)
 8000e7a:	2102      	movs	r1, #2
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	635a      	str	r2, [r3, #52]	; 0x34
 8000e80:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_TIM_MspPostInit+0x70>)
 8000e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e84:	2202      	movs	r2, #2
 8000e86:	4013      	ands	r3, r2
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = motor_Pin;
 8000e8c:	0021      	movs	r1, r4
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	2208      	movs	r2, #8
 8000e92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	187b      	adds	r3, r7, r1
 8000e96:	2202      	movs	r2, #2
 8000e98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(motor_GPIO_Port, &GPIO_InitStruct);
 8000eac:	187b      	adds	r3, r7, r1
 8000eae:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <HAL_TIM_MspPostInit+0x74>)
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	0010      	movs	r0, r2
 8000eb4:	f001 fb38 	bl	8002528 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b009      	add	sp, #36	; 0x24
 8000ebe:	bd90      	pop	{r4, r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	50000400 	.word	0x50000400

08000ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <NMI_Handler+0x4>

08000ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed2:	e7fe      	b.n	8000ed2 <HardFault_Handler+0x4>

08000ed4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ed8:	46c0      	nop			; (mov r8, r8)
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eec:	f000 f8c0 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(botao_Pin);
 8000efa:	2380      	movs	r3, #128	; 0x80
 8000efc:	019b      	lsls	r3, r3, #6
 8000efe:	0018      	movs	r0, r3
 8000f00:	f001 fc7e 	bl	8002800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000f04:	46c0      	nop			; (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <DMA1_Channel1_IRQHandler+0x14>)
 8000f12:	0018      	movs	r0, r3
 8000f14:	f001 f9d6 	bl	80022c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	20000098 	.word	0x20000098

08000f24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <TIM2_IRQHandler+0x14>)
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f002 fdb0 	bl	8003a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f30:	46c0      	nop			; (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	200000f8 	.word	0x200000f8

08000f3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f48:	480d      	ldr	r0, [pc, #52]	; (8000f80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f4c:	f7ff fff6 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f50:	480c      	ldr	r0, [pc, #48]	; (8000f84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f52:	490d      	ldr	r1, [pc, #52]	; (8000f88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f54:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <LoopForever+0xe>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f58:	e002      	b.n	8000f60 <LoopCopyDataInit>

08000f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f5e:	3304      	adds	r3, #4

08000f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f64:	d3f9      	bcc.n	8000f5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f66:	4a0a      	ldr	r2, [pc, #40]	; (8000f90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f68:	4c0a      	ldr	r4, [pc, #40]	; (8000f94 <LoopForever+0x16>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f6c:	e001      	b.n	8000f72 <LoopFillZerobss>

08000f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f70:	3204      	adds	r2, #4

08000f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f74:	d3fb      	bcc.n	8000f6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f76:	f003 fe51 	bl	8004c1c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f7a:	f7ff fcc3 	bl	8000904 <main>

08000f7e <LoopForever>:

LoopForever:
  b LoopForever
 8000f7e:	e7fe      	b.n	8000f7e <LoopForever>
  ldr   r0, =_estack
 8000f80:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f8c:	08004d68 	.word	0x08004d68
  ldr r2, =_sbss
 8000f90:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000f94:	2000014c 	.word	0x2000014c

08000f98 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f98:	e7fe      	b.n	8000f98 <ADC1_COMP_IRQHandler>
	...

08000f9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fa2:	1dfb      	adds	r3, r7, #7
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x3c>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <HAL_Init+0x3c>)
 8000fae:	2180      	movs	r1, #128	; 0x80
 8000fb0:	0049      	lsls	r1, r1, #1
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	f000 f810 	bl	8000fdc <HAL_InitTick>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000fc0:	1dfb      	adds	r3, r7, #7
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	701a      	strb	r2, [r3, #0]
 8000fc6:	e001      	b.n	8000fcc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000fc8:	f7ff fe6c 	bl	8000ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	781b      	ldrb	r3, [r3, #0]
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	b002      	add	sp, #8
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40022000 	.word	0x40022000

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	18fb      	adds	r3, r7, r3
 8000fe8:	2200      	movs	r2, #0
 8000fea:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000fec:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <HAL_InitTick+0x88>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d02b      	beq.n	800104c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <HAL_InitTick+0x8c>)
 8000ff6:	681c      	ldr	r4, [r3, #0]
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <HAL_InitTick+0x88>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	0019      	movs	r1, r3
 8000ffe:	23fa      	movs	r3, #250	; 0xfa
 8001000:	0098      	lsls	r0, r3, #2
 8001002:	f7ff f87f 	bl	8000104 <__udivsi3>
 8001006:	0003      	movs	r3, r0
 8001008:	0019      	movs	r1, r3
 800100a:	0020      	movs	r0, r4
 800100c:	f7ff f87a 	bl	8000104 <__udivsi3>
 8001010:	0003      	movs	r3, r0
 8001012:	0018      	movs	r0, r3
 8001014:	f001 f89d 	bl	8002152 <HAL_SYSTICK_Config>
 8001018:	1e03      	subs	r3, r0, #0
 800101a:	d112      	bne.n	8001042 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b03      	cmp	r3, #3
 8001020:	d80a      	bhi.n	8001038 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	2301      	movs	r3, #1
 8001026:	425b      	negs	r3, r3
 8001028:	2200      	movs	r2, #0
 800102a:	0018      	movs	r0, r3
 800102c:	f001 f86c 	bl	8002108 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001030:	4b0e      	ldr	r3, [pc, #56]	; (800106c <HAL_InitTick+0x90>)
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	e00d      	b.n	8001054 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001038:	230f      	movs	r3, #15
 800103a:	18fb      	adds	r3, r7, r3
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
 8001040:	e008      	b.n	8001054 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001042:	230f      	movs	r3, #15
 8001044:	18fb      	adds	r3, r7, r3
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e003      	b.n	8001054 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800104c:	230f      	movs	r3, #15
 800104e:	18fb      	adds	r3, r7, r3
 8001050:	2201      	movs	r2, #1
 8001052:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001054:	230f      	movs	r3, #15
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	781b      	ldrb	r3, [r3, #0]
}
 800105a:	0018      	movs	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	b005      	add	sp, #20
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	20000008 	.word	0x20000008
 8001068:	20000000 	.word	0x20000000
 800106c:	20000004 	.word	0x20000004

08001070 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <HAL_IncTick+0x1c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	001a      	movs	r2, r3
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <HAL_IncTick+0x20>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	18d2      	adds	r2, r2, r3
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <HAL_IncTick+0x20>)
 8001082:	601a      	str	r2, [r3, #0]
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	20000008 	.word	0x20000008
 8001090:	20000144 	.word	0x20000144

08001094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  return uwTick;
 8001098:	4b02      	ldr	r3, [pc, #8]	; (80010a4 <HAL_GetTick+0x10>)
 800109a:	681b      	ldr	r3, [r3, #0]
}
 800109c:	0018      	movs	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	20000144 	.word	0x20000144

080010a8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a06      	ldr	r2, [pc, #24]	; (80010d0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80010b6:	4013      	ands	r3, r2
 80010b8:	0019      	movs	r1, r3
 80010ba:	4b04      	ldr	r3, [pc, #16]	; (80010cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	430a      	orrs	r2, r1
 80010c0:	601a      	str	r2, [r3, #0]
}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b002      	add	sp, #8
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	40010000 	.word	0x40010000
 80010d0:	fffff9ff 	.word	0xfffff9ff

080010d4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a05      	ldr	r2, [pc, #20]	; (80010f8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80010e4:	401a      	ands	r2, r3
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	431a      	orrs	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	601a      	str	r2, [r3, #0]
}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	46bd      	mov	sp, r7
 80010f2:	b002      	add	sp, #8
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	fe3fffff 	.word	0xfe3fffff

080010fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	23e0      	movs	r3, #224	; 0xe0
 800110a:	045b      	lsls	r3, r3, #17
 800110c:	4013      	ands	r3, r2
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b002      	add	sp, #8
 8001114:	bd80      	pop	{r7, pc}

08001116 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	2104      	movs	r1, #4
 800112a:	400a      	ands	r2, r1
 800112c:	2107      	movs	r1, #7
 800112e:	4091      	lsls	r1, r2
 8001130:	000a      	movs	r2, r1
 8001132:	43d2      	mvns	r2, r2
 8001134:	401a      	ands	r2, r3
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	2104      	movs	r1, #4
 800113a:	400b      	ands	r3, r1
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	4099      	lsls	r1, r3
 8001140:	000b      	movs	r3, r1
 8001142:	431a      	orrs	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b004      	add	sp, #16
 800114e:	bd80      	pop	{r7, pc}

08001150 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68da      	ldr	r2, [r3, #12]
 800115c:	23c0      	movs	r3, #192	; 0xc0
 800115e:	011b      	lsls	r3, r3, #4
 8001160:	4013      	ands	r3, r2
 8001162:	d101      	bne.n	8001168 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001168:	2300      	movs	r3, #0
}
 800116a:	0018      	movs	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	b002      	add	sp, #8
 8001170:	bd80      	pop	{r7, pc}

08001172 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b084      	sub	sp, #16
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	211f      	movs	r1, #31
 8001186:	400a      	ands	r2, r1
 8001188:	210f      	movs	r1, #15
 800118a:	4091      	lsls	r1, r2
 800118c:	000a      	movs	r2, r1
 800118e:	43d2      	mvns	r2, r2
 8001190:	401a      	ands	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	0e9b      	lsrs	r3, r3, #26
 8001196:	210f      	movs	r1, #15
 8001198:	4019      	ands	r1, r3
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	201f      	movs	r0, #31
 800119e:	4003      	ands	r3, r0
 80011a0:	4099      	lsls	r1, r3
 80011a2:	000b      	movs	r3, r1
 80011a4:	431a      	orrs	r2, r3
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b004      	add	sp, #16
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	035b      	lsls	r3, r3, #13
 80011c4:	0b5b      	lsrs	r3, r3, #13
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	0352      	lsls	r2, r2, #13
 80011e6:	0b52      	lsrs	r2, r2, #13
 80011e8:	43d2      	mvns	r2, r2
 80011ea:	401a      	ands	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b002      	add	sp, #8
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	695b      	ldr	r3, [r3, #20]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	0212      	lsls	r2, r2, #8
 800120c:	43d2      	mvns	r2, r2
 800120e:	401a      	ands	r2, r3
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	400b      	ands	r3, r1
 8001218:	4904      	ldr	r1, [pc, #16]	; (800122c <LL_ADC_SetChannelSamplingTime+0x34>)
 800121a:	400b      	ands	r3, r1
 800121c:	431a      	orrs	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b004      	add	sp, #16
 8001228:	bd80      	pop	{r7, pc}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	07ffff00 	.word	0x07ffff00

08001230 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <LL_ADC_EnableInternalRegulator+0x24>)
 800123e:	4013      	ands	r3, r2
 8001240:	2280      	movs	r2, #128	; 0x80
 8001242:	0552      	lsls	r2, r2, #21
 8001244:	431a      	orrs	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46bd      	mov	sp, r7
 800124e:	b002      	add	sp, #8
 8001250:	bd80      	pop	{r7, pc}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	6fffffe8 	.word	0x6fffffe8

08001258 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	055b      	lsls	r3, r3, #21
 8001268:	401a      	ands	r2, r3
 800126a:	2380      	movs	r3, #128	; 0x80
 800126c:	055b      	lsls	r3, r3, #21
 800126e:	429a      	cmp	r2, r3
 8001270:	d101      	bne.n	8001276 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001272:	2301      	movs	r3, #1
 8001274:	e000      	b.n	8001278 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001276:	2300      	movs	r3, #0
}
 8001278:	0018      	movs	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}

08001280 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	4a04      	ldr	r2, [pc, #16]	; (80012a0 <LL_ADC_Enable+0x20>)
 800128e:	4013      	ands	r3, r2
 8001290:	2201      	movs	r2, #1
 8001292:	431a      	orrs	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	b002      	add	sp, #8
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	7fffffe8 	.word	0x7fffffe8

080012a4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	4a04      	ldr	r2, [pc, #16]	; (80012c4 <LL_ADC_Disable+0x20>)
 80012b2:	4013      	ands	r3, r2
 80012b4:	2202      	movs	r2, #2
 80012b6:	431a      	orrs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80012bc:	46c0      	nop			; (mov r8, r8)
 80012be:	46bd      	mov	sp, r7
 80012c0:	b002      	add	sp, #8
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	7fffffe8 	.word	0x7fffffe8

080012c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2201      	movs	r2, #1
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d101      	bne.n	80012e0 <LL_ADC_IsEnabled+0x18>
 80012dc:	2301      	movs	r3, #1
 80012de:	e000      	b.n	80012e2 <LL_ADC_IsEnabled+0x1a>
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	0018      	movs	r0, r3
 80012e4:	46bd      	mov	sp, r7
 80012e6:	b002      	add	sp, #8
 80012e8:	bd80      	pop	{r7, pc}

080012ea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2202      	movs	r2, #2
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d101      	bne.n	8001302 <LL_ADC_IsDisableOngoing+0x18>
 80012fe:	2301      	movs	r3, #1
 8001300:	e000      	b.n	8001304 <LL_ADC_IsDisableOngoing+0x1a>
 8001302:	2300      	movs	r3, #0
}
 8001304:	0018      	movs	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	b002      	add	sp, #8
 800130a:	bd80      	pop	{r7, pc}

0800130c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a04      	ldr	r2, [pc, #16]	; (800132c <LL_ADC_REG_StartConversion+0x20>)
 800131a:	4013      	ands	r3, r2
 800131c:	2204      	movs	r2, #4
 800131e:	431a      	orrs	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	7fffffe8 	.word	0x7fffffe8

08001330 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2204      	movs	r2, #4
 800133e:	4013      	ands	r3, r2
 8001340:	2b04      	cmp	r3, #4
 8001342:	d101      	bne.n	8001348 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001348:	2300      	movs	r3, #0
}
 800134a:	0018      	movs	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	b002      	add	sp, #8
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800135c:	231f      	movs	r3, #31
 800135e:	18fb      	adds	r3, r7, r3
 8001360:	2200      	movs	r2, #0
 8001362:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e1b1      	b.n	80016de <HAL_ADC_Init+0x38a>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10a      	bne.n	8001398 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	0018      	movs	r0, r3
 8001386:	f7ff fcb5 	bl	8000cf4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2254      	movs	r2, #84	; 0x54
 8001394:	2100      	movs	r1, #0
 8001396:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	0018      	movs	r0, r3
 800139e:	f7ff ff5b 	bl	8001258 <LL_ADC_IsInternalRegulatorEnabled>
 80013a2:	1e03      	subs	r3, r0, #0
 80013a4:	d115      	bne.n	80013d2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	0018      	movs	r0, r3
 80013ac:	f7ff ff40 	bl	8001230 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013b0:	4bcd      	ldr	r3, [pc, #820]	; (80016e8 <HAL_ADC_Init+0x394>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	49cd      	ldr	r1, [pc, #820]	; (80016ec <HAL_ADC_Init+0x398>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f7fe fea4 	bl	8000104 <__udivsi3>
 80013bc:	0003      	movs	r3, r0
 80013be:	3301      	adds	r3, #1
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013c4:	e002      	b.n	80013cc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f9      	bne.n	80013c6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	0018      	movs	r0, r3
 80013d8:	f7ff ff3e 	bl	8001258 <LL_ADC_IsInternalRegulatorEnabled>
 80013dc:	1e03      	subs	r3, r0, #0
 80013de:	d10f      	bne.n	8001400 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e4:	2210      	movs	r2, #16
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013f0:	2201      	movs	r2, #1
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80013f8:	231f      	movs	r3, #31
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	0018      	movs	r0, r3
 8001406:	f7ff ff93 	bl	8001330 <LL_ADC_REG_IsConversionOngoing>
 800140a:	0003      	movs	r3, r0
 800140c:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001412:	2210      	movs	r2, #16
 8001414:	4013      	ands	r3, r2
 8001416:	d000      	beq.n	800141a <HAL_ADC_Init+0xc6>
 8001418:	e154      	b.n	80016c4 <HAL_ADC_Init+0x370>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d000      	beq.n	8001422 <HAL_ADC_Init+0xce>
 8001420:	e150      	b.n	80016c4 <HAL_ADC_Init+0x370>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001426:	4ab2      	ldr	r2, [pc, #712]	; (80016f0 <HAL_ADC_Init+0x39c>)
 8001428:	4013      	ands	r3, r2
 800142a:	2202      	movs	r2, #2
 800142c:	431a      	orrs	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	0018      	movs	r0, r3
 8001438:	f7ff ff46 	bl	80012c8 <LL_ADC_IsEnabled>
 800143c:	1e03      	subs	r3, r0, #0
 800143e:	d156      	bne.n	80014ee <HAL_ADC_Init+0x19a>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	2218      	movs	r2, #24
 8001448:	4393      	bics	r3, r2
 800144a:	0019      	movs	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	430a      	orrs	r2, r1
 8001456:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	0f9b      	lsrs	r3, r3, #30
 800145e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001464:	4313      	orrs	r3, r2
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	4313      	orrs	r3, r2
 800146a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	223c      	movs	r2, #60	; 0x3c
 8001470:	5c9b      	ldrb	r3, [r3, r2]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d111      	bne.n	800149a <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	0f9b      	lsrs	r3, r3, #30
 800147c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001482:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001488:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800148e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	4313      	orrs	r3, r2
 8001494:	2201      	movs	r2, #1
 8001496:	4313      	orrs	r3, r2
 8001498:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	4a94      	ldr	r2, [pc, #592]	; (80016f4 <HAL_ADC_Init+0x3a0>)
 80014a2:	4013      	ands	r3, r2
 80014a4:	0019      	movs	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	23c0      	movs	r3, #192	; 0xc0
 80014b6:	061b      	lsls	r3, r3, #24
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d018      	beq.n	80014ee <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	05db      	lsls	r3, r3, #23
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d012      	beq.n	80014ee <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	061b      	lsls	r3, r3, #24
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d00c      	beq.n	80014ee <HAL_ADC_Init+0x19a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014d4:	4b88      	ldr	r3, [pc, #544]	; (80016f8 <HAL_ADC_Init+0x3a4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a88      	ldr	r2, [pc, #544]	; (80016fc <HAL_ADC_Init+0x3a8>)
 80014da:	4013      	ands	r3, r2
 80014dc:	0019      	movs	r1, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685a      	ldr	r2, [r3, #4]
 80014e2:	23f0      	movs	r3, #240	; 0xf0
 80014e4:	039b      	lsls	r3, r3, #14
 80014e6:	401a      	ands	r2, r3
 80014e8:	4b83      	ldr	r3, [pc, #524]	; (80016f8 <HAL_ADC_Init+0x3a4>)
 80014ea:	430a      	orrs	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7e1b      	ldrb	r3, [r3, #24]
 80014f2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7e5b      	ldrb	r3, [r3, #25]
 80014f8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80014fa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7e9b      	ldrb	r3, [r3, #26]
 8001500:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001502:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001508:	2b00      	cmp	r3, #0
 800150a:	d002      	beq.n	8001512 <HAL_ADC_Init+0x1be>
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	015b      	lsls	r3, r3, #5
 8001510:	e000      	b.n	8001514 <HAL_ADC_Init+0x1c0>
 8001512:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001514:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800151a:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	2b00      	cmp	r3, #0
 8001522:	da04      	bge.n	800152e <HAL_ADC_Init+0x1da>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	085b      	lsrs	r3, r3, #1
 800152c:	e001      	b.n	8001532 <HAL_ADC_Init+0x1de>
 800152e:	2380      	movs	r3, #128	; 0x80
 8001530:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                           |
 8001532:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	212c      	movs	r1, #44	; 0x2c
 8001538:	5c5b      	ldrb	r3, [r3, r1]
 800153a:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800153c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	4313      	orrs	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2220      	movs	r2, #32
 8001548:	5c9b      	ldrb	r3, [r3, r2]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d115      	bne.n	800157a <HAL_ADC_Init+0x226>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7e9b      	ldrb	r3, [r3, #26]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d105      	bne.n	8001562 <HAL_ADC_Init+0x20e>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	0252      	lsls	r2, r2, #9
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
 8001560:	e00b      	b.n	800157a <HAL_ADC_Init+0x226>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001566:	2220      	movs	r2, #32
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001572:	2201      	movs	r2, #1
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00a      	beq.n	8001598 <HAL_ADC_Init+0x244>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001586:	23e0      	movs	r3, #224	; 0xe0
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	401a      	ands	r2, r3
                   hadc->Init.ExternalTrigConvEdge);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001590:	4313      	orrs	r3, r2
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	4a58      	ldr	r2, [pc, #352]	; (8001700 <HAL_ADC_Init+0x3ac>)
 80015a0:	4013      	ands	r3, r2
 80015a2:	0019      	movs	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	430a      	orrs	r2, r1
 80015ac:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	4a53      	ldr	r2, [pc, #332]	; (8001704 <HAL_ADC_Init+0x3b0>)
 80015b6:	4013      	ands	r3, r2
 80015b8:	0019      	movs	r1, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015cc:	001a      	movs	r2, r3
 80015ce:	2100      	movs	r1, #0
 80015d0:	f7ff fda1 	bl	8001116 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6818      	ldr	r0, [r3, #0]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015dc:	494a      	ldr	r1, [pc, #296]	; (8001708 <HAL_ADC_Init+0x3b4>)
 80015de:	001a      	movs	r2, r3
 80015e0:	f7ff fd99 	bl	8001116 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d109      	bne.n	8001600 <HAL_ADC_Init+0x2ac>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2110      	movs	r1, #16
 80015f8:	4249      	negs	r1, r1
 80015fa:	430a      	orrs	r2, r1
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
 80015fe:	e03a      	b.n	8001676 <HAL_ADC_Init+0x322>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	691a      	ldr	r2, [r3, #16]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	039b      	lsls	r3, r3, #14
 8001608:	429a      	cmp	r2, r3
 800160a:	d134      	bne.n	8001676 <HAL_ADC_Init+0x322>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	e00c      	b.n	800162c <HAL_ADC_Init+0x2d8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	40da      	lsrs	r2, r3
 800161c:	0013      	movs	r3, r2
 800161e:	220f      	movs	r2, #15
 8001620:	4013      	ands	r3, r2
 8001622:	2b0f      	cmp	r3, #15
 8001624:	d006      	beq.n	8001634 <HAL_ADC_Init+0x2e0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	3301      	adds	r3, #1
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	2b07      	cmp	r3, #7
 8001630:	d9ef      	bls.n	8001612 <HAL_ADC_Init+0x2be>
 8001632:	e000      	b.n	8001636 <HAL_ADC_Init+0x2e2>
            ADC_CHSELR_SQ1)
        {
          break;
 8001634:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d109      	bne.n	8001650 <HAL_ADC_Init+0x2fc>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2110      	movs	r1, #16
 8001648:	4249      	negs	r1, r1
 800164a:	430a      	orrs	r2, r1
 800164c:	629a      	str	r2, [r3, #40]	; 0x28
 800164e:	e012      	b.n	8001676 <HAL_ADC_Init+0x322>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	3b01      	subs	r3, #1
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	221c      	movs	r2, #28
 8001660:	4013      	ands	r3, r2
 8001662:	2210      	movs	r2, #16
 8001664:	4252      	negs	r2, r2
 8001666:	409a      	lsls	r2, r3
 8001668:	0011      	movs	r1, r2
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	4a23      	ldr	r2, [pc, #140]	; (800170c <HAL_ADC_Init+0x3b8>)
 800167e:	4013      	ands	r3, r2
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	429a      	cmp	r2, r3
 8001684:	d10b      	bne.n	800169e <HAL_ADC_Init+0x34a>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001690:	2203      	movs	r2, #3
 8001692:	4393      	bics	r3, r2
 8001694:	2201      	movs	r2, #1
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800169c:	e01c      	b.n	80016d8 <HAL_ADC_Init+0x384>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a2:	2212      	movs	r2, #18
 80016a4:	4393      	bics	r3, r2
 80016a6:	2210      	movs	r2, #16
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016b2:	2201      	movs	r2, #1
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80016ba:	231f      	movs	r3, #31
 80016bc:	18fb      	adds	r3, r7, r3
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80016c2:	e009      	b.n	80016d8 <HAL_ADC_Init+0x384>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c8:	2210      	movs	r2, #16
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80016d0:	231f      	movs	r3, #31
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80016d8:	231f      	movs	r3, #31
 80016da:	18fb      	adds	r3, r7, r3
 80016dc:	781b      	ldrb	r3, [r3, #0]
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b008      	add	sp, #32
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	20000000 	.word	0x20000000
 80016ec:	00030d40 	.word	0x00030d40
 80016f0:	fffffefd 	.word	0xfffffefd
 80016f4:	1ffffc02 	.word	0x1ffffc02
 80016f8:	40012708 	.word	0x40012708
 80016fc:	ffc3ffff 	.word	0xffc3ffff
 8001700:	fffe0219 	.word	0xfffe0219
 8001704:	dffffc02 	.word	0xdffffc02
 8001708:	07ffff04 	.word	0x07ffff04
 800170c:	833fffe7 	.word	0x833fffe7

08001710 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	0018      	movs	r0, r3
 800171e:	f7ff fe07 	bl	8001330 <LL_ADC_REG_IsConversionOngoing>
 8001722:	1e03      	subs	r3, r0, #0
 8001724:	d135      	bne.n	8001792 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2254      	movs	r2, #84	; 0x54
 800172a:	5c9b      	ldrb	r3, [r3, r2]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d101      	bne.n	8001734 <HAL_ADC_Start+0x24>
 8001730:	2302      	movs	r3, #2
 8001732:	e035      	b.n	80017a0 <HAL_ADC_Start+0x90>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2254      	movs	r2, #84	; 0x54
 8001738:	2101      	movs	r1, #1
 800173a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800173c:	250f      	movs	r5, #15
 800173e:	197c      	adds	r4, r7, r5
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	0018      	movs	r0, r3
 8001744:	f000 faaa 	bl	8001c9c <ADC_Enable>
 8001748:	0003      	movs	r3, r0
 800174a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800174c:	197b      	adds	r3, r7, r5
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d119      	bne.n	8001788 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001758:	4a13      	ldr	r2, [pc, #76]	; (80017a8 <HAL_ADC_Start+0x98>)
 800175a:	4013      	ands	r3, r2
 800175c:	2280      	movs	r2, #128	; 0x80
 800175e:	0052      	lsls	r2, r2, #1
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	221c      	movs	r2, #28
 8001772:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2254      	movs	r2, #84	; 0x54
 8001778:	2100      	movs	r1, #0
 800177a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	0018      	movs	r0, r3
 8001782:	f7ff fdc3 	bl	800130c <LL_ADC_REG_StartConversion>
 8001786:	e008      	b.n	800179a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2254      	movs	r2, #84	; 0x54
 800178c:	2100      	movs	r1, #0
 800178e:	5499      	strb	r1, [r3, r2]
 8001790:	e003      	b.n	800179a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001792:	230f      	movs	r3, #15
 8001794:	18fb      	adds	r3, r7, r3
 8001796:	2202      	movs	r2, #2
 8001798:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800179a:	230f      	movs	r3, #15
 800179c:	18fb      	adds	r3, r7, r3
 800179e:	781b      	ldrb	r3, [r3, #0]
}
 80017a0:	0018      	movs	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	b004      	add	sp, #16
 80017a6:	bdb0      	pop	{r4, r5, r7, pc}
 80017a8:	fffff0fe 	.word	0xfffff0fe

080017ac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d102      	bne.n	80017c4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80017be:	2308      	movs	r3, #8
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	e00f      	b.n	80017e4 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	2201      	movs	r2, #1
 80017cc:	4013      	ands	r3, r2
 80017ce:	d007      	beq.n	80017e0 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	2220      	movs	r2, #32
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e072      	b.n	80018c6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80017e0:	2304      	movs	r3, #4
 80017e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80017e4:	f7ff fc56 	bl	8001094 <HAL_GetTick>
 80017e8:	0003      	movs	r3, r0
 80017ea:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80017ec:	e01f      	b.n	800182e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	d01c      	beq.n	800182e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80017f4:	f7ff fc4e 	bl	8001094 <HAL_GetTick>
 80017f8:	0002      	movs	r2, r0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	429a      	cmp	r2, r3
 8001802:	d302      	bcc.n	800180a <HAL_ADC_PollForConversion+0x5e>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d111      	bne.n	800182e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	68fa      	ldr	r2, [r7, #12]
 8001812:	4013      	ands	r3, r2
 8001814:	d10b      	bne.n	800182e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181a:	2204      	movs	r2, #4
 800181c:	431a      	orrs	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2254      	movs	r2, #84	; 0x54
 8001826:	2100      	movs	r1, #0
 8001828:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e04b      	b.n	80018c6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	4013      	ands	r3, r2
 8001838:	d0d9      	beq.n	80017ee <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183e:	2280      	movs	r2, #128	; 0x80
 8001840:	0092      	lsls	r2, r2, #2
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	0018      	movs	r0, r3
 800184e:	f7ff fc7f 	bl	8001150 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001852:	1e03      	subs	r3, r0, #0
 8001854:	d02e      	beq.n	80018b4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7e9b      	ldrb	r3, [r3, #26]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d12a      	bne.n	80018b4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2208      	movs	r2, #8
 8001866:	4013      	ands	r3, r2
 8001868:	2b08      	cmp	r3, #8
 800186a:	d123      	bne.n	80018b4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	0018      	movs	r0, r3
 8001872:	f7ff fd5d 	bl	8001330 <LL_ADC_REG_IsConversionOngoing>
 8001876:	1e03      	subs	r3, r0, #0
 8001878:	d110      	bne.n	800189c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	210c      	movs	r1, #12
 8001886:	438a      	bics	r2, r1
 8001888:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188e:	4a10      	ldr	r2, [pc, #64]	; (80018d0 <HAL_ADC_PollForConversion+0x124>)
 8001890:	4013      	ands	r3, r2
 8001892:	2201      	movs	r2, #1
 8001894:	431a      	orrs	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	659a      	str	r2, [r3, #88]	; 0x58
 800189a:	e00b      	b.n	80018b4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a0:	2220      	movs	r2, #32
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ac:	2201      	movs	r2, #1
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	7e1b      	ldrb	r3, [r3, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d103      	bne.n	80018c4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	220c      	movs	r2, #12
 80018c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b004      	add	sp, #16
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	fffffefe 	.word	0xfffffefe

080018d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b002      	add	sp, #8
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018f6:	2317      	movs	r3, #23
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2254      	movs	r2, #84	; 0x54
 8001906:	5c9b      	ldrb	r3, [r3, r2]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d101      	bne.n	8001910 <HAL_ADC_ConfigChannel+0x24>
 800190c:	2302      	movs	r3, #2
 800190e:	e1c0      	b.n	8001c92 <HAL_ADC_ConfigChannel+0x3a6>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2254      	movs	r2, #84	; 0x54
 8001914:	2101      	movs	r1, #1
 8001916:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff fd07 	bl	8001330 <LL_ADC_REG_IsConversionOngoing>
 8001922:	1e03      	subs	r3, r0, #0
 8001924:	d000      	beq.n	8001928 <HAL_ADC_ConfigChannel+0x3c>
 8001926:	e1a3      	b.n	8001c70 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b02      	cmp	r3, #2
 800192e:	d100      	bne.n	8001932 <HAL_ADC_ConfigChannel+0x46>
 8001930:	e143      	b.n	8001bba <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691a      	ldr	r2, [r3, #16]
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	061b      	lsls	r3, r3, #24
 800193a:	429a      	cmp	r2, r3
 800193c:	d004      	beq.n	8001948 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001942:	4ac1      	ldr	r2, [pc, #772]	; (8001c48 <HAL_ADC_ConfigChannel+0x35c>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d108      	bne.n	800195a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0019      	movs	r1, r3
 8001952:	0010      	movs	r0, r2
 8001954:	f7ff fc2d 	bl	80011b2 <LL_ADC_REG_SetSequencerChAdd>
 8001958:	e0c9      	b.n	8001aee <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	211f      	movs	r1, #31
 8001964:	400b      	ands	r3, r1
 8001966:	210f      	movs	r1, #15
 8001968:	4099      	lsls	r1, r3
 800196a:	000b      	movs	r3, r1
 800196c:	43db      	mvns	r3, r3
 800196e:	4013      	ands	r3, r2
 8001970:	0019      	movs	r1, r3
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	035b      	lsls	r3, r3, #13
 8001978:	0b5b      	lsrs	r3, r3, #13
 800197a:	d105      	bne.n	8001988 <HAL_ADC_ConfigChannel+0x9c>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	0e9b      	lsrs	r3, r3, #26
 8001982:	221f      	movs	r2, #31
 8001984:	4013      	ands	r3, r2
 8001986:	e098      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2201      	movs	r2, #1
 800198e:	4013      	ands	r3, r2
 8001990:	d000      	beq.n	8001994 <HAL_ADC_ConfigChannel+0xa8>
 8001992:	e091      	b.n	8001ab8 <HAL_ADC_ConfigChannel+0x1cc>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2202      	movs	r2, #2
 800199a:	4013      	ands	r3, r2
 800199c:	d000      	beq.n	80019a0 <HAL_ADC_ConfigChannel+0xb4>
 800199e:	e089      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0x1c8>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2204      	movs	r2, #4
 80019a6:	4013      	ands	r3, r2
 80019a8:	d000      	beq.n	80019ac <HAL_ADC_ConfigChannel+0xc0>
 80019aa:	e081      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x1c4>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2208      	movs	r2, #8
 80019b2:	4013      	ands	r3, r2
 80019b4:	d000      	beq.n	80019b8 <HAL_ADC_ConfigChannel+0xcc>
 80019b6:	e079      	b.n	8001aac <HAL_ADC_ConfigChannel+0x1c0>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2210      	movs	r2, #16
 80019be:	4013      	ands	r3, r2
 80019c0:	d000      	beq.n	80019c4 <HAL_ADC_ConfigChannel+0xd8>
 80019c2:	e071      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x1bc>
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2220      	movs	r2, #32
 80019ca:	4013      	ands	r3, r2
 80019cc:	d000      	beq.n	80019d0 <HAL_ADC_ConfigChannel+0xe4>
 80019ce:	e069      	b.n	8001aa4 <HAL_ADC_ConfigChannel+0x1b8>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2240      	movs	r2, #64	; 0x40
 80019d6:	4013      	ands	r3, r2
 80019d8:	d000      	beq.n	80019dc <HAL_ADC_ConfigChannel+0xf0>
 80019da:	e061      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x1b4>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2280      	movs	r2, #128	; 0x80
 80019e2:	4013      	ands	r3, r2
 80019e4:	d000      	beq.n	80019e8 <HAL_ADC_ConfigChannel+0xfc>
 80019e6:	e059      	b.n	8001a9c <HAL_ADC_ConfigChannel+0x1b0>
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4013      	ands	r3, r2
 80019f2:	d151      	bne.n	8001a98 <HAL_ADC_ConfigChannel+0x1ac>
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4013      	ands	r3, r2
 80019fe:	d149      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x1a8>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d141      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x1a4>
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	4013      	ands	r3, r2
 8001a16:	d139      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x1a0>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	015b      	lsls	r3, r3, #5
 8001a20:	4013      	ands	r3, r2
 8001a22:	d131      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x19c>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	019b      	lsls	r3, r3, #6
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d129      	bne.n	8001a84 <HAL_ADC_ConfigChannel+0x198>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	01db      	lsls	r3, r3, #7
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d121      	bne.n	8001a80 <HAL_ADC_ConfigChannel+0x194>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	021b      	lsls	r3, r3, #8
 8001a44:	4013      	ands	r3, r2
 8001a46:	d119      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x190>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	2380      	movs	r3, #128	; 0x80
 8001a4e:	025b      	lsls	r3, r3, #9
 8001a50:	4013      	ands	r3, r2
 8001a52:	d111      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x18c>
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	2380      	movs	r3, #128	; 0x80
 8001a5a:	029b      	lsls	r3, r3, #10
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d109      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x188>
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	2380      	movs	r3, #128	; 0x80
 8001a66:	02db      	lsls	r3, r3, #11
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d001      	beq.n	8001a70 <HAL_ADC_ConfigChannel+0x184>
 8001a6c:	2312      	movs	r3, #18
 8001a6e:	e024      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a70:	2300      	movs	r3, #0
 8001a72:	e022      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a74:	2311      	movs	r3, #17
 8001a76:	e020      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a78:	2310      	movs	r3, #16
 8001a7a:	e01e      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a7c:	230f      	movs	r3, #15
 8001a7e:	e01c      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a80:	230e      	movs	r3, #14
 8001a82:	e01a      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a84:	230d      	movs	r3, #13
 8001a86:	e018      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a88:	230c      	movs	r3, #12
 8001a8a:	e016      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a8c:	230b      	movs	r3, #11
 8001a8e:	e014      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a90:	230a      	movs	r3, #10
 8001a92:	e012      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a94:	2309      	movs	r3, #9
 8001a96:	e010      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a98:	2308      	movs	r3, #8
 8001a9a:	e00e      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001a9c:	2307      	movs	r3, #7
 8001a9e:	e00c      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001aa0:	2306      	movs	r3, #6
 8001aa2:	e00a      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001aa4:	2305      	movs	r3, #5
 8001aa6:	e008      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001aa8:	2304      	movs	r3, #4
 8001aaa:	e006      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001aac:	2303      	movs	r3, #3
 8001aae:	e004      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	e002      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ce>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	6852      	ldr	r2, [r2, #4]
 8001abe:	201f      	movs	r0, #31
 8001ac0:	4002      	ands	r2, r0
 8001ac2:	4093      	lsls	r3, r2
 8001ac4:	000a      	movs	r2, r1
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	089b      	lsrs	r3, r3, #2
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d808      	bhi.n	8001aee <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6818      	ldr	r0, [r3, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	6859      	ldr	r1, [r3, #4]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	001a      	movs	r2, r3
 8001aea:	f7ff fb42 	bl	8001172 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	6819      	ldr	r1, [r3, #0]
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	001a      	movs	r2, r3
 8001afc:	f7ff fb7c 	bl	80011f8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	db00      	blt.n	8001b0a <HAL_ADC_ConfigChannel+0x21e>
 8001b08:	e0bc      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b0a:	4b50      	ldr	r3, [pc, #320]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7ff faf5 	bl	80010fc <LL_ADC_GetCommonPathInternalCh>
 8001b12:	0003      	movs	r3, r0
 8001b14:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a4d      	ldr	r2, [pc, #308]	; (8001c50 <HAL_ADC_ConfigChannel+0x364>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d122      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	2380      	movs	r3, #128	; 0x80
 8001b24:	041b      	lsls	r3, r3, #16
 8001b26:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b28:	d11d      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	2280      	movs	r2, #128	; 0x80
 8001b2e:	0412      	lsls	r2, r2, #16
 8001b30:	4313      	orrs	r3, r2
 8001b32:	4a46      	ldr	r2, [pc, #280]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001b34:	0019      	movs	r1, r3
 8001b36:	0010      	movs	r0, r2
 8001b38:	f7ff facc 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b3c:	4b45      	ldr	r3, [pc, #276]	; (8001c54 <HAL_ADC_ConfigChannel+0x368>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4945      	ldr	r1, [pc, #276]	; (8001c58 <HAL_ADC_ConfigChannel+0x36c>)
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe fade 	bl	8000104 <__udivsi3>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	0013      	movs	r3, r2
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	189b      	adds	r3, r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b56:	e002      	b.n	8001b5e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f9      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b64:	e08e      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a3c      	ldr	r2, [pc, #240]	; (8001c5c <HAL_ADC_ConfigChannel+0x370>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d10e      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x2a2>
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	045b      	lsls	r3, r3, #17
 8001b76:	4013      	ands	r3, r2
 8001b78:	d109      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	2280      	movs	r2, #128	; 0x80
 8001b7e:	0452      	lsls	r2, r2, #17
 8001b80:	4313      	orrs	r3, r2
 8001b82:	4a32      	ldr	r2, [pc, #200]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001b84:	0019      	movs	r1, r3
 8001b86:	0010      	movs	r0, r2
 8001b88:	f7ff faa4 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
 8001b8c:	e07a      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a33      	ldr	r2, [pc, #204]	; (8001c60 <HAL_ADC_ConfigChannel+0x374>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d000      	beq.n	8001b9a <HAL_ADC_ConfigChannel+0x2ae>
 8001b98:	e074      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	03db      	lsls	r3, r3, #15
 8001ba0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ba2:	d000      	beq.n	8001ba6 <HAL_ADC_ConfigChannel+0x2ba>
 8001ba4:	e06e      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2280      	movs	r2, #128	; 0x80
 8001baa:	03d2      	lsls	r2, r2, #15
 8001bac:	4313      	orrs	r3, r2
 8001bae:	4a27      	ldr	r2, [pc, #156]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001bb0:	0019      	movs	r1, r3
 8001bb2:	0010      	movs	r0, r2
 8001bb4:	f7ff fa8e 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
 8001bb8:	e064      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	691a      	ldr	r2, [r3, #16]
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	061b      	lsls	r3, r3, #24
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d004      	beq.n	8001bd0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bca:	4a1f      	ldr	r2, [pc, #124]	; (8001c48 <HAL_ADC_ConfigChannel+0x35c>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d107      	bne.n	8001be0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	0019      	movs	r1, r3
 8001bda:	0010      	movs	r0, r2
 8001bdc:	f7ff fafa 	bl	80011d4 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	da4d      	bge.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001be8:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001bea:	0018      	movs	r0, r3
 8001bec:	f7ff fa86 	bl	80010fc <LL_ADC_GetCommonPathInternalCh>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a15      	ldr	r2, [pc, #84]	; (8001c50 <HAL_ADC_ConfigChannel+0x364>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d108      	bne.n	8001c10 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <HAL_ADC_ConfigChannel+0x378>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	4a11      	ldr	r2, [pc, #68]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001c06:	0019      	movs	r1, r3
 8001c08:	0010      	movs	r0, r2
 8001c0a:	f7ff fa63 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
 8001c0e:	e039      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a11      	ldr	r2, [pc, #68]	; (8001c5c <HAL_ADC_ConfigChannel+0x370>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d108      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <HAL_ADC_ConfigChannel+0x37c>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001c22:	0019      	movs	r1, r3
 8001c24:	0010      	movs	r0, r2
 8001c26:	f7ff fa55 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
 8001c2a:	e02b      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0b      	ldr	r2, [pc, #44]	; (8001c60 <HAL_ADC_ConfigChannel+0x374>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d126      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4a0c      	ldr	r2, [pc, #48]	; (8001c6c <HAL_ADC_ConfigChannel+0x380>)
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	4a03      	ldr	r2, [pc, #12]	; (8001c4c <HAL_ADC_ConfigChannel+0x360>)
 8001c3e:	0019      	movs	r1, r3
 8001c40:	0010      	movs	r0, r2
 8001c42:	f7ff fa47 	bl	80010d4 <LL_ADC_SetCommonPathInternalCh>
 8001c46:	e01d      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x398>
 8001c48:	80000004 	.word	0x80000004
 8001c4c:	40012708 	.word	0x40012708
 8001c50:	b0001000 	.word	0xb0001000
 8001c54:	20000000 	.word	0x20000000
 8001c58:	00030d40 	.word	0x00030d40
 8001c5c:	b8004000 	.word	0xb8004000
 8001c60:	b4002000 	.word	0xb4002000
 8001c64:	ff7fffff 	.word	0xff7fffff
 8001c68:	feffffff 	.word	0xfeffffff
 8001c6c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c74:	2220      	movs	r2, #32
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001c7c:	2317      	movs	r3, #23
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2254      	movs	r2, #84	; 0x54
 8001c88:	2100      	movs	r1, #0
 8001c8a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001c8c:	2317      	movs	r3, #23
 8001c8e:	18fb      	adds	r3, r7, r3
 8001c90:	781b      	ldrb	r3, [r3, #0]
}
 8001c92:	0018      	movs	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	b006      	add	sp, #24
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			; (mov r8, r8)

08001c9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	0018      	movs	r0, r3
 8001cae:	f7ff fb0b 	bl	80012c8 <LL_ADC_IsEnabled>
 8001cb2:	1e03      	subs	r3, r0, #0
 8001cb4:	d000      	beq.n	8001cb8 <ADC_Enable+0x1c>
 8001cb6:	e069      	b.n	8001d8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	4a36      	ldr	r2, [pc, #216]	; (8001d98 <ADC_Enable+0xfc>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d00d      	beq.n	8001ce0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc8:	2210      	movs	r2, #16
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e056      	b.n	8001d8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	f7ff facb 	bl	8001280 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001cea:	4b2c      	ldr	r3, [pc, #176]	; (8001d9c <ADC_Enable+0x100>)
 8001cec:	0018      	movs	r0, r3
 8001cee:	f7ff fa05 	bl	80010fc <LL_ADC_GetCommonPathInternalCh>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	2380      	movs	r3, #128	; 0x80
 8001cf6:	041b      	lsls	r3, r3, #16
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d00f      	beq.n	8001d1c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cfc:	4b28      	ldr	r3, [pc, #160]	; (8001da0 <ADC_Enable+0x104>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4928      	ldr	r1, [pc, #160]	; (8001da4 <ADC_Enable+0x108>)
 8001d02:	0018      	movs	r0, r3
 8001d04:	f7fe f9fe 	bl	8000104 <__udivsi3>
 8001d08:	0003      	movs	r3, r0
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d0e:	e002      	b.n	8001d16 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f9      	bne.n	8001d10 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	7e5b      	ldrb	r3, [r3, #25]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d033      	beq.n	8001d8c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001d24:	f7ff f9b6 	bl	8001094 <HAL_GetTick>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d2c:	e027      	b.n	8001d7e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f7ff fac8 	bl	80012c8 <LL_ADC_IsEnabled>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d104      	bne.n	8001d46 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7ff fa9d 	bl	8001280 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d46:	f7ff f9a5 	bl	8001094 <HAL_GetTick>
 8001d4a:	0002      	movs	r2, r0
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d914      	bls.n	8001d7e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d00d      	beq.n	8001d7e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d66:	2210      	movs	r2, #16
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d72:	2201      	movs	r2, #1
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e007      	b.n	8001d8e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2201      	movs	r2, #1
 8001d86:	4013      	ands	r3, r2
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d1d0      	bne.n	8001d2e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	0018      	movs	r0, r3
 8001d90:	46bd      	mov	sp, r7
 8001d92:	b004      	add	sp, #16
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	80000017 	.word	0x80000017
 8001d9c:	40012708 	.word	0x40012708
 8001da0:	20000000 	.word	0x20000000
 8001da4:	00030d40 	.word	0x00030d40

08001da8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7ff fa98 	bl	80012ea <LL_ADC_IsDisableOngoing>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	f7ff fa80 	bl	80012c8 <LL_ADC_IsEnabled>
 8001dc8:	1e03      	subs	r3, r0, #0
 8001dca:	d046      	beq.n	8001e5a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d143      	bne.n	8001e5a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2205      	movs	r2, #5
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d10d      	bne.n	8001dfc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff fa5d 	bl	80012a4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2203      	movs	r2, #3
 8001df0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001df2:	f7ff f94f 	bl	8001094 <HAL_GetTick>
 8001df6:	0003      	movs	r3, r0
 8001df8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001dfa:	e028      	b.n	8001e4e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e00:	2210      	movs	r2, #16
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e021      	b.n	8001e5c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e18:	f7ff f93c 	bl	8001094 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d913      	bls.n	8001e4e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d00d      	beq.n	8001e4e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e36:	2210      	movs	r2, #16
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e42:	2201      	movs	r2, #1
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e006      	b.n	8001e5c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2201      	movs	r2, #1
 8001e56:	4013      	ands	r3, r2
 8001e58:	d1de      	bne.n	8001e18 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b004      	add	sp, #16
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <LL_ADC_IsEnabled>:
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2201      	movs	r2, #1
 8001e72:	4013      	ands	r3, r2
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <LL_ADC_IsEnabled+0x18>
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e000      	b.n	8001e7e <LL_ADC_IsEnabled+0x1a>
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	0018      	movs	r0, r3
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b002      	add	sp, #8
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <LL_ADC_IsCalibrationOnGoing>:
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	0fdb      	lsrs	r3, r3, #31
 8001e94:	07da      	lsls	r2, r3, #31
 8001e96:	2380      	movs	r3, #128	; 0x80
 8001e98:	061b      	lsls	r3, r3, #24
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d101      	bne.n	8001ea2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b002      	add	sp, #8
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b087      	sub	sp, #28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2254      	movs	r2, #84	; 0x54
 8001ebc:	5c9b      	ldrb	r3, [r3, r2]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADCEx_Calibration_Start+0x1a>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e06c      	b.n	8001fa0 <HAL_ADCEx_Calibration_Start+0xf4>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2254      	movs	r2, #84	; 0x54
 8001eca:	2101      	movs	r1, #1
 8001ecc:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001ece:	2317      	movs	r3, #23
 8001ed0:	18fc      	adds	r4, r7, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f7ff ff67 	bl	8001da8 <ADC_Disable>
 8001eda:	0003      	movs	r3, r0
 8001edc:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7ff ffbe 	bl	8001e64 <LL_ADC_IsEnabled>
 8001ee8:	1e03      	subs	r3, r0, #0
 8001eea:	d14c      	bne.n	8001f86 <HAL_ADCEx_Calibration_Start+0xda>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef0:	4a2d      	ldr	r2, [pc, #180]	; (8001fa8 <HAL_ADCEx_Calibration_Start+0xfc>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2203      	movs	r2, #3
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2103      	movs	r1, #3
 8001f14:	438a      	bics	r2, r1
 8001f16:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2180      	movs	r1, #128	; 0x80
 8001f24:	0609      	lsls	r1, r1, #24
 8001f26:	430a      	orrs	r2, r1
 8001f28:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f2a:	e014      	b.n	8001f56 <HAL_ADCEx_Calibration_Start+0xaa>
    {
      wait_loop_index++;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4a1d      	ldr	r2, [pc, #116]	; (8001fac <HAL_ADCEx_Calibration_Start+0x100>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d90d      	bls.n	8001f56 <HAL_ADCEx_Calibration_Start+0xaa>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3e:	2212      	movs	r2, #18
 8001f40:	4393      	bics	r3, r2
 8001f42:	2210      	movs	r2, #16
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2254      	movs	r2, #84	; 0x54
 8001f4e:	2100      	movs	r1, #0
 8001f50:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e024      	b.n	8001fa0 <HAL_ADCEx_Calibration_Start+0xf4>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7ff ff93 	bl	8001e86 <LL_ADC_IsCalibrationOnGoing>
 8001f60:	1e03      	subs	r3, r0, #0
 8001f62:	d1e3      	bne.n	8001f2c <HAL_ADCEx_Calibration_Start+0x80>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68d9      	ldr	r1, [r3, #12]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f78:	2203      	movs	r2, #3
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	431a      	orrs	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	659a      	str	r2, [r3, #88]	; 0x58
 8001f84:	e005      	b.n	8001f92 <HAL_ADCEx_Calibration_Start+0xe6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8a:	2210      	movs	r2, #16
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2254      	movs	r2, #84	; 0x54
 8001f96:	2100      	movs	r1, #0
 8001f98:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001f9a:	2317      	movs	r3, #23
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	781b      	ldrb	r3, [r3, #0]
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b007      	add	sp, #28
 8001fa6:	bd90      	pop	{r4, r7, pc}
 8001fa8:	fffffefd 	.word	0xfffffefd
 8001fac:	0002f1ff 	.word	0x0002f1ff

08001fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	0002      	movs	r2, r0
 8001fb8:	1dfb      	adds	r3, r7, #7
 8001fba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fbc:	1dfb      	adds	r3, r7, #7
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b7f      	cmp	r3, #127	; 0x7f
 8001fc2:	d809      	bhi.n	8001fd8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fc4:	1dfb      	adds	r3, r7, #7
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	001a      	movs	r2, r3
 8001fca:	231f      	movs	r3, #31
 8001fcc:	401a      	ands	r2, r3
 8001fce:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <__NVIC_EnableIRQ+0x30>)
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	4091      	lsls	r1, r2
 8001fd4:	000a      	movs	r2, r1
 8001fd6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	0002      	movs	r2, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ff2:	1dfb      	adds	r3, r7, #7
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b7f      	cmp	r3, #127	; 0x7f
 8001ff8:	d828      	bhi.n	800204c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ffa:	4a2f      	ldr	r2, [pc, #188]	; (80020b8 <__NVIC_SetPriority+0xd4>)
 8001ffc:	1dfb      	adds	r3, r7, #7
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b25b      	sxtb	r3, r3
 8002002:	089b      	lsrs	r3, r3, #2
 8002004:	33c0      	adds	r3, #192	; 0xc0
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	589b      	ldr	r3, [r3, r2]
 800200a:	1dfa      	adds	r2, r7, #7
 800200c:	7812      	ldrb	r2, [r2, #0]
 800200e:	0011      	movs	r1, r2
 8002010:	2203      	movs	r2, #3
 8002012:	400a      	ands	r2, r1
 8002014:	00d2      	lsls	r2, r2, #3
 8002016:	21ff      	movs	r1, #255	; 0xff
 8002018:	4091      	lsls	r1, r2
 800201a:	000a      	movs	r2, r1
 800201c:	43d2      	mvns	r2, r2
 800201e:	401a      	ands	r2, r3
 8002020:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	019b      	lsls	r3, r3, #6
 8002026:	22ff      	movs	r2, #255	; 0xff
 8002028:	401a      	ands	r2, r3
 800202a:	1dfb      	adds	r3, r7, #7
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	0018      	movs	r0, r3
 8002030:	2303      	movs	r3, #3
 8002032:	4003      	ands	r3, r0
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002038:	481f      	ldr	r0, [pc, #124]	; (80020b8 <__NVIC_SetPriority+0xd4>)
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	089b      	lsrs	r3, r3, #2
 8002042:	430a      	orrs	r2, r1
 8002044:	33c0      	adds	r3, #192	; 0xc0
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800204a:	e031      	b.n	80020b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800204c:	4a1b      	ldr	r2, [pc, #108]	; (80020bc <__NVIC_SetPriority+0xd8>)
 800204e:	1dfb      	adds	r3, r7, #7
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	0019      	movs	r1, r3
 8002054:	230f      	movs	r3, #15
 8002056:	400b      	ands	r3, r1
 8002058:	3b08      	subs	r3, #8
 800205a:	089b      	lsrs	r3, r3, #2
 800205c:	3306      	adds	r3, #6
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	18d3      	adds	r3, r2, r3
 8002062:	3304      	adds	r3, #4
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	1dfa      	adds	r2, r7, #7
 8002068:	7812      	ldrb	r2, [r2, #0]
 800206a:	0011      	movs	r1, r2
 800206c:	2203      	movs	r2, #3
 800206e:	400a      	ands	r2, r1
 8002070:	00d2      	lsls	r2, r2, #3
 8002072:	21ff      	movs	r1, #255	; 0xff
 8002074:	4091      	lsls	r1, r2
 8002076:	000a      	movs	r2, r1
 8002078:	43d2      	mvns	r2, r2
 800207a:	401a      	ands	r2, r3
 800207c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	401a      	ands	r2, r3
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	0018      	movs	r0, r3
 800208c:	2303      	movs	r3, #3
 800208e:	4003      	ands	r3, r0
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002094:	4809      	ldr	r0, [pc, #36]	; (80020bc <__NVIC_SetPriority+0xd8>)
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	001c      	movs	r4, r3
 800209c:	230f      	movs	r3, #15
 800209e:	4023      	ands	r3, r4
 80020a0:	3b08      	subs	r3, #8
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	430a      	orrs	r2, r1
 80020a6:	3306      	adds	r3, #6
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	18c3      	adds	r3, r0, r3
 80020ac:	3304      	adds	r3, #4
 80020ae:	601a      	str	r2, [r3, #0]
}
 80020b0:	46c0      	nop			; (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b003      	add	sp, #12
 80020b6:	bd90      	pop	{r4, r7, pc}
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	1e5a      	subs	r2, r3, #1
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	045b      	lsls	r3, r3, #17
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d301      	bcc.n	80020d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d4:	2301      	movs	r3, #1
 80020d6:	e010      	b.n	80020fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d8:	4b0a      	ldr	r3, [pc, #40]	; (8002104 <SysTick_Config+0x44>)
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	3a01      	subs	r2, #1
 80020de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e0:	2301      	movs	r3, #1
 80020e2:	425b      	negs	r3, r3
 80020e4:	2103      	movs	r1, #3
 80020e6:	0018      	movs	r0, r3
 80020e8:	f7ff ff7c 	bl	8001fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ec:	4b05      	ldr	r3, [pc, #20]	; (8002104 <SysTick_Config+0x44>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f2:	4b04      	ldr	r3, [pc, #16]	; (8002104 <SysTick_Config+0x44>)
 80020f4:	2207      	movs	r2, #7
 80020f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b002      	add	sp, #8
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	e000e010 	.word	0xe000e010

08002108 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	210f      	movs	r1, #15
 8002114:	187b      	adds	r3, r7, r1
 8002116:	1c02      	adds	r2, r0, #0
 8002118:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	187b      	adds	r3, r7, r1
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b25b      	sxtb	r3, r3
 8002122:	0011      	movs	r1, r2
 8002124:	0018      	movs	r0, r3
 8002126:	f7ff ff5d 	bl	8001fe4 <__NVIC_SetPriority>
}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	46bd      	mov	sp, r7
 800212e:	b004      	add	sp, #16
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	0002      	movs	r2, r0
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800213e:	1dfb      	adds	r3, r7, #7
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	b25b      	sxtb	r3, r3
 8002144:	0018      	movs	r0, r3
 8002146:	f7ff ff33 	bl	8001fb0 <__NVIC_EnableIRQ>
}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	46bd      	mov	sp, r7
 800214e:	b002      	add	sp, #8
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	0018      	movs	r0, r3
 800215e:	f7ff ffaf 	bl	80020c0 <SysTick_Config>
 8002162:	0003      	movs	r3, r0
}
 8002164:	0018      	movs	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	b002      	add	sp, #8
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e091      	b.n	80022a2 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	001a      	movs	r2, r3
 8002184:	4b49      	ldr	r3, [pc, #292]	; (80022ac <HAL_DMA_Init+0x140>)
 8002186:	429a      	cmp	r2, r3
 8002188:	d810      	bhi.n	80021ac <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a48      	ldr	r2, [pc, #288]	; (80022b0 <HAL_DMA_Init+0x144>)
 8002190:	4694      	mov	ip, r2
 8002192:	4463      	add	r3, ip
 8002194:	2114      	movs	r1, #20
 8002196:	0018      	movs	r0, r3
 8002198:	f7fd ffb4 	bl	8000104 <__udivsi3>
 800219c:	0003      	movs	r3, r0
 800219e:	009a      	lsls	r2, r3, #2
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a43      	ldr	r2, [pc, #268]	; (80022b4 <HAL_DMA_Init+0x148>)
 80021a8:	641a      	str	r2, [r3, #64]	; 0x40
 80021aa:	e00f      	b.n	80021cc <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a41      	ldr	r2, [pc, #260]	; (80022b8 <HAL_DMA_Init+0x14c>)
 80021b2:	4694      	mov	ip, r2
 80021b4:	4463      	add	r3, ip
 80021b6:	2114      	movs	r1, #20
 80021b8:	0018      	movs	r0, r3
 80021ba:	f7fd ffa3 	bl	8000104 <__udivsi3>
 80021be:	0003      	movs	r3, r0
 80021c0:	009a      	lsls	r2, r3, #2
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <HAL_DMA_Init+0x150>)
 80021ca:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2225      	movs	r2, #37	; 0x25
 80021d0:	2102      	movs	r1, #2
 80021d2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4938      	ldr	r1, [pc, #224]	; (80022c0 <HAL_DMA_Init+0x154>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6819      	ldr	r1, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f000 f915 	bl	800244c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	01db      	lsls	r3, r3, #7
 800222a:	429a      	cmp	r2, r3
 800222c:	d102      	bne.n	8002234 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800223c:	217f      	movs	r1, #127	; 0x7f
 800223e:	400a      	ands	r2, r1
 8002240:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800224a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d011      	beq.n	8002278 <HAL_DMA_Init+0x10c>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b04      	cmp	r3, #4
 800225a:	d80d      	bhi.n	8002278 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	0018      	movs	r0, r3
 8002260:	f000 f93e 	bl	80024e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	e008      	b.n	800228a <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2225      	movs	r2, #37	; 0x25
 8002294:	2101      	movs	r1, #1
 8002296:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2224      	movs	r2, #36	; 0x24
 800229c:	2100      	movs	r1, #0
 800229e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	0018      	movs	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	b002      	add	sp, #8
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	40020407 	.word	0x40020407
 80022b0:	bffdfff8 	.word	0xbffdfff8
 80022b4:	40020000 	.word	0x40020000
 80022b8:	bffdfbf8 	.word	0xbffdfbf8
 80022bc:	40020400 	.word	0x40020400
 80022c0:	ffff800f 	.word	0xffff800f

080022c4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e0:	221c      	movs	r2, #28
 80022e2:	4013      	ands	r3, r2
 80022e4:	2204      	movs	r2, #4
 80022e6:	409a      	lsls	r2, r3
 80022e8:	0013      	movs	r3, r2
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	4013      	ands	r3, r2
 80022ee:	d026      	beq.n	800233e <HAL_DMA_IRQHandler+0x7a>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2204      	movs	r2, #4
 80022f4:	4013      	ands	r3, r2
 80022f6:	d022      	beq.n	800233e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2220      	movs	r2, #32
 8002300:	4013      	ands	r3, r2
 8002302:	d107      	bne.n	8002314 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2104      	movs	r1, #4
 8002310:	438a      	bics	r2, r1
 8002312:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002318:	221c      	movs	r2, #28
 800231a:	401a      	ands	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	2104      	movs	r1, #4
 8002322:	4091      	lsls	r1, r2
 8002324:	000a      	movs	r2, r1
 8002326:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	2b00      	cmp	r3, #0
 800232e:	d100      	bne.n	8002332 <HAL_DMA_IRQHandler+0x6e>
 8002330:	e080      	b.n	8002434 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	0010      	movs	r0, r2
 800233a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800233c:	e07a      	b.n	8002434 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002342:	221c      	movs	r2, #28
 8002344:	4013      	ands	r3, r2
 8002346:	2202      	movs	r2, #2
 8002348:	409a      	lsls	r2, r3
 800234a:	0013      	movs	r3, r2
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4013      	ands	r3, r2
 8002350:	d03c      	beq.n	80023cc <HAL_DMA_IRQHandler+0x108>
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2202      	movs	r2, #2
 8002356:	4013      	ands	r3, r2
 8002358:	d038      	beq.n	80023cc <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2220      	movs	r2, #32
 8002362:	4013      	ands	r3, r2
 8002364:	d10b      	bne.n	800237e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	210a      	movs	r1, #10
 8002372:	438a      	bics	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2225      	movs	r2, #37	; 0x25
 800237a:	2101      	movs	r1, #1
 800237c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	001a      	movs	r2, r3
 8002384:	4b2e      	ldr	r3, [pc, #184]	; (8002440 <HAL_DMA_IRQHandler+0x17c>)
 8002386:	429a      	cmp	r2, r3
 8002388:	d909      	bls.n	800239e <HAL_DMA_IRQHandler+0xda>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	221c      	movs	r2, #28
 8002390:	401a      	ands	r2, r3
 8002392:	4b2c      	ldr	r3, [pc, #176]	; (8002444 <HAL_DMA_IRQHandler+0x180>)
 8002394:	2102      	movs	r1, #2
 8002396:	4091      	lsls	r1, r2
 8002398:	000a      	movs	r2, r1
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	e008      	b.n	80023b0 <HAL_DMA_IRQHandler+0xec>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a2:	221c      	movs	r2, #28
 80023a4:	401a      	ands	r2, r3
 80023a6:	4b28      	ldr	r3, [pc, #160]	; (8002448 <HAL_DMA_IRQHandler+0x184>)
 80023a8:	2102      	movs	r1, #2
 80023aa:	4091      	lsls	r1, r2
 80023ac:	000a      	movs	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2224      	movs	r2, #36	; 0x24
 80023b4:	2100      	movs	r1, #0
 80023b6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d039      	beq.n	8002434 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	0010      	movs	r0, r2
 80023c8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80023ca:	e033      	b.n	8002434 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d0:	221c      	movs	r2, #28
 80023d2:	4013      	ands	r3, r2
 80023d4:	2208      	movs	r2, #8
 80023d6:	409a      	lsls	r2, r3
 80023d8:	0013      	movs	r3, r2
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4013      	ands	r3, r2
 80023de:	d02a      	beq.n	8002436 <HAL_DMA_IRQHandler+0x172>
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2208      	movs	r2, #8
 80023e4:	4013      	ands	r3, r2
 80023e6:	d026      	beq.n	8002436 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	210e      	movs	r1, #14
 80023f4:	438a      	bics	r2, r1
 80023f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fc:	221c      	movs	r2, #28
 80023fe:	401a      	ands	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	2101      	movs	r1, #1
 8002406:	4091      	lsls	r1, r2
 8002408:	000a      	movs	r2, r1
 800240a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2225      	movs	r2, #37	; 0x25
 8002416:	2101      	movs	r1, #1
 8002418:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2224      	movs	r2, #36	; 0x24
 800241e:	2100      	movs	r1, #0
 8002420:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	0010      	movs	r0, r2
 8002432:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46c0      	nop			; (mov r8, r8)
}
 8002438:	46bd      	mov	sp, r7
 800243a:	b004      	add	sp, #16
 800243c:	bd80      	pop	{r7, pc}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	40020080 	.word	0x40020080
 8002444:	40020400 	.word	0x40020400
 8002448:	40020000 	.word	0x40020000

0800244c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	001a      	movs	r2, r3
 800245a:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800245c:	429a      	cmp	r2, r3
 800245e:	d814      	bhi.n	800248a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4a1a      	ldr	r2, [pc, #104]	; (80024d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800246a:	189a      	adds	r2, r3, r2
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	001a      	movs	r2, r3
 8002476:	23ff      	movs	r3, #255	; 0xff
 8002478:	4013      	ands	r3, r2
 800247a:	3b08      	subs	r3, #8
 800247c:	2114      	movs	r1, #20
 800247e:	0018      	movs	r0, r3
 8002480:	f7fd fe40 	bl	8000104 <__udivsi3>
 8002484:	0003      	movs	r3, r0
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	e014      	b.n	80024b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	089b      	lsrs	r3, r3, #2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002494:	189a      	adds	r2, r3, r2
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	001a      	movs	r2, r3
 80024a0:	23ff      	movs	r3, #255	; 0xff
 80024a2:	4013      	ands	r3, r2
 80024a4:	3b08      	subs	r3, #8
 80024a6:	2114      	movs	r1, #20
 80024a8:	0018      	movs	r0, r3
 80024aa:	f7fd fe2b 	bl	8000104 <__udivsi3>
 80024ae:	0003      	movs	r3, r0
 80024b0:	3307      	adds	r3, #7
 80024b2:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a09      	ldr	r2, [pc, #36]	; (80024dc <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 80024b8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	221f      	movs	r2, #31
 80024be:	4013      	ands	r3, r2
 80024c0:	2201      	movs	r2, #1
 80024c2:	409a      	lsls	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80024c8:	46c0      	nop			; (mov r8, r8)
 80024ca:	46bd      	mov	sp, r7
 80024cc:	b004      	add	sp, #16
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40020407 	.word	0x40020407
 80024d4:	40020800 	.word	0x40020800
 80024d8:	4002081c 	.word	0x4002081c
 80024dc:	40020880 	.word	0x40020880

080024e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	227f      	movs	r2, #127	; 0x7f
 80024ee:	4013      	ands	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4a0a      	ldr	r2, [pc, #40]	; (8002520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80024f6:	4694      	mov	ip, r2
 80024f8:	4463      	add	r3, ip
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	001a      	movs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a07      	ldr	r2, [pc, #28]	; (8002524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002506:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	3b01      	subs	r3, #1
 800250c:	2203      	movs	r2, #3
 800250e:	4013      	ands	r3, r2
 8002510:	2201      	movs	r2, #1
 8002512:	409a      	lsls	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002518:	46c0      	nop			; (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b004      	add	sp, #16
 800251e:	bd80      	pop	{r7, pc}
 8002520:	1000823f 	.word	0x1000823f
 8002524:	40020940 	.word	0x40020940

08002528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002536:	e14d      	b.n	80027d4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2101      	movs	r1, #1
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	4091      	lsls	r1, r2
 8002542:	000a      	movs	r2, r1
 8002544:	4013      	ands	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d100      	bne.n	8002550 <HAL_GPIO_Init+0x28>
 800254e:	e13e      	b.n	80027ce <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2203      	movs	r2, #3
 8002556:	4013      	ands	r3, r2
 8002558:	2b01      	cmp	r3, #1
 800255a:	d005      	beq.n	8002568 <HAL_GPIO_Init+0x40>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2203      	movs	r2, #3
 8002562:	4013      	ands	r3, r2
 8002564:	2b02      	cmp	r3, #2
 8002566:	d130      	bne.n	80025ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	2203      	movs	r2, #3
 8002574:	409a      	lsls	r2, r3
 8002576:	0013      	movs	r3, r2
 8002578:	43da      	mvns	r2, r3
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	409a      	lsls	r2, r3
 800258a:	0013      	movs	r3, r2
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800259e:	2201      	movs	r2, #1
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	409a      	lsls	r2, r3
 80025a4:	0013      	movs	r3, r2
 80025a6:	43da      	mvns	r2, r3
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	091b      	lsrs	r3, r3, #4
 80025b4:	2201      	movs	r2, #1
 80025b6:	401a      	ands	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	409a      	lsls	r2, r3
 80025bc:	0013      	movs	r3, r2
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2203      	movs	r2, #3
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d017      	beq.n	8002606 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	2203      	movs	r2, #3
 80025e2:	409a      	lsls	r2, r3
 80025e4:	0013      	movs	r3, r2
 80025e6:	43da      	mvns	r2, r3
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	409a      	lsls	r2, r3
 80025f8:	0013      	movs	r3, r2
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2203      	movs	r2, #3
 800260c:	4013      	ands	r3, r2
 800260e:	2b02      	cmp	r3, #2
 8002610:	d123      	bne.n	800265a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	08da      	lsrs	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3208      	adds	r2, #8
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	58d3      	ldr	r3, [r2, r3]
 800261e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	2207      	movs	r2, #7
 8002624:	4013      	ands	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	220f      	movs	r2, #15
 800262a:	409a      	lsls	r2, r3
 800262c:	0013      	movs	r3, r2
 800262e:	43da      	mvns	r2, r3
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	4013      	ands	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	691a      	ldr	r2, [r3, #16]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2107      	movs	r1, #7
 800263e:	400b      	ands	r3, r1
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	409a      	lsls	r2, r3
 8002644:	0013      	movs	r3, r2
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	08da      	lsrs	r2, r3, #3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3208      	adds	r2, #8
 8002654:	0092      	lsls	r2, r2, #2
 8002656:	6939      	ldr	r1, [r7, #16]
 8002658:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2203      	movs	r2, #3
 8002666:	409a      	lsls	r2, r3
 8002668:	0013      	movs	r3, r2
 800266a:	43da      	mvns	r2, r3
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4013      	ands	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2203      	movs	r2, #3
 8002678:	401a      	ands	r2, r3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	409a      	lsls	r2, r3
 8002680:	0013      	movs	r3, r2
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	23c0      	movs	r3, #192	; 0xc0
 8002694:	029b      	lsls	r3, r3, #10
 8002696:	4013      	ands	r3, r2
 8002698:	d100      	bne.n	800269c <HAL_GPIO_Init+0x174>
 800269a:	e098      	b.n	80027ce <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800269c:	4a53      	ldr	r2, [pc, #332]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	089b      	lsrs	r3, r3, #2
 80026a2:	3318      	adds	r3, #24
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	589b      	ldr	r3, [r3, r2]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	2203      	movs	r2, #3
 80026ae:	4013      	ands	r3, r2
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	220f      	movs	r2, #15
 80026b4:	409a      	lsls	r2, r3
 80026b6:	0013      	movs	r3, r2
 80026b8:	43da      	mvns	r2, r3
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	4013      	ands	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	23a0      	movs	r3, #160	; 0xa0
 80026c4:	05db      	lsls	r3, r3, #23
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0x1d6>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a48      	ldr	r2, [pc, #288]	; (80027f0 <HAL_GPIO_Init+0x2c8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_GPIO_Init+0x1d2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a47      	ldr	r2, [pc, #284]	; (80027f4 <HAL_GPIO_Init+0x2cc>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00d      	beq.n	80026f6 <HAL_GPIO_Init+0x1ce>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a46      	ldr	r2, [pc, #280]	; (80027f8 <HAL_GPIO_Init+0x2d0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x1ca>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a45      	ldr	r2, [pc, #276]	; (80027fc <HAL_GPIO_Init+0x2d4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_Init+0x1c6>
 80026ea:	2304      	movs	r3, #4
 80026ec:	e008      	b.n	8002700 <HAL_GPIO_Init+0x1d8>
 80026ee:	2305      	movs	r3, #5
 80026f0:	e006      	b.n	8002700 <HAL_GPIO_Init+0x1d8>
 80026f2:	2303      	movs	r3, #3
 80026f4:	e004      	b.n	8002700 <HAL_GPIO_Init+0x1d8>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e002      	b.n	8002700 <HAL_GPIO_Init+0x1d8>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_GPIO_Init+0x1d8>
 80026fe:	2300      	movs	r3, #0
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	2103      	movs	r1, #3
 8002704:	400a      	ands	r2, r1
 8002706:	00d2      	lsls	r2, r2, #3
 8002708:	4093      	lsls	r3, r2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002710:	4936      	ldr	r1, [pc, #216]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	089b      	lsrs	r3, r3, #2
 8002716:	3318      	adds	r3, #24
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800271e:	4a33      	ldr	r2, [pc, #204]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	58d3      	ldr	r3, [r2, r3]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	43da      	mvns	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	025b      	lsls	r3, r3, #9
 8002738:	4013      	ands	r3, r2
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002744:	4929      	ldr	r1, [pc, #164]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 8002746:	2280      	movs	r2, #128	; 0x80
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800274c:	4a27      	ldr	r2, [pc, #156]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 800274e:	2384      	movs	r3, #132	; 0x84
 8002750:	58d3      	ldr	r3, [r2, r3]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	43da      	mvns	r2, r3
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	2380      	movs	r3, #128	; 0x80
 8002764:	029b      	lsls	r3, r3, #10
 8002766:	4013      	ands	r3, r2
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002772:	491e      	ldr	r1, [pc, #120]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 8002774:	2284      	movs	r2, #132	; 0x84
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	43da      	mvns	r2, r3
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	2380      	movs	r3, #128	; 0x80
 8002790:	035b      	lsls	r3, r3, #13
 8002792:	4013      	ands	r3, r2
 8002794:	d003      	beq.n	800279e <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	43da      	mvns	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	2380      	movs	r3, #128	; 0x80
 80027ba:	039b      	lsls	r3, r3, #14
 80027bc:	4013      	ands	r3, r2
 80027be:	d003      	beq.n	80027c8 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <HAL_GPIO_Init+0x2c4>)
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	3301      	adds	r3, #1
 80027d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	40da      	lsrs	r2, r3
 80027dc:	1e13      	subs	r3, r2, #0
 80027de:	d000      	beq.n	80027e2 <HAL_GPIO_Init+0x2ba>
 80027e0:	e6aa      	b.n	8002538 <HAL_GPIO_Init+0x10>
  }
}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b006      	add	sp, #24
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021800 	.word	0x40021800
 80027f0:	50000400 	.word	0x50000400
 80027f4:	50000800 	.word	0x50000800
 80027f8:	50000c00 	.word	0x50000c00
 80027fc:	50001000 	.word	0x50001000

08002800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	0002      	movs	r2, r0
 8002808:	1dbb      	adds	r3, r7, #6
 800280a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800280c:	4b10      	ldr	r3, [pc, #64]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	1dba      	adds	r2, r7, #6
 8002812:	8812      	ldrh	r2, [r2, #0]
 8002814:	4013      	ands	r3, r2
 8002816:	d008      	beq.n	800282a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800281a:	1dba      	adds	r2, r7, #6
 800281c:	8812      	ldrh	r2, [r2, #0]
 800281e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002820:	1dbb      	adds	r3, r7, #6
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	0018      	movs	r0, r3
 8002826:	f002 f935 	bl	8004a94 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800282a:	4b09      	ldr	r3, [pc, #36]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	1dba      	adds	r2, r7, #6
 8002830:	8812      	ldrh	r2, [r2, #0]
 8002832:	4013      	ands	r3, r2
 8002834:	d008      	beq.n	8002848 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002836:	4b06      	ldr	r3, [pc, #24]	; (8002850 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002838:	1dba      	adds	r2, r7, #6
 800283a:	8812      	ldrh	r2, [r2, #0]
 800283c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800283e:	1dbb      	adds	r3, r7, #6
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	0018      	movs	r0, r3
 8002844:	f000 f806 	bl	8002854 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40021800 	.word	0x40021800

08002854 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	0002      	movs	r2, r0
 800285c:	1dbb      	adds	r3, r7, #6
 800285e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002860:	46c0      	nop			; (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	b002      	add	sp, #8
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002870:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a19      	ldr	r2, [pc, #100]	; (80028dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002876:	4013      	ands	r3, r2
 8002878:	0019      	movs	r1, r3
 800287a:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	430a      	orrs	r2, r1
 8002880:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	429a      	cmp	r2, r3
 800288a:	d11f      	bne.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800288c:	4b14      	ldr	r3, [pc, #80]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	0013      	movs	r3, r2
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	189b      	adds	r3, r3, r2
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	4912      	ldr	r1, [pc, #72]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800289a:	0018      	movs	r0, r3
 800289c:	f7fd fc32 	bl	8000104 <__udivsi3>
 80028a0:	0003      	movs	r3, r0
 80028a2:	3301      	adds	r3, #1
 80028a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028a6:	e008      	b.n	80028ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	e001      	b.n	80028ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e009      	b.n	80028ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028ba:	4b07      	ldr	r3, [pc, #28]	; (80028d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80028bc:	695a      	ldr	r2, [r3, #20]
 80028be:	2380      	movs	r3, #128	; 0x80
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	401a      	ands	r2, r3
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d0ed      	beq.n	80028a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	0018      	movs	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b004      	add	sp, #16
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	40007000 	.word	0x40007000
 80028dc:	fffff9ff 	.word	0xfffff9ff
 80028e0:	20000000 	.word	0x20000000
 80028e4:	000f4240 	.word	0x000f4240

080028e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d102      	bne.n	80028fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	f000 fb56 	bl	8002fa8 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2201      	movs	r2, #1
 8002902:	4013      	ands	r3, r2
 8002904:	d100      	bne.n	8002908 <HAL_RCC_OscConfig+0x20>
 8002906:	e07d      	b.n	8002a04 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002908:	4bc3      	ldr	r3, [pc, #780]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	2238      	movs	r2, #56	; 0x38
 800290e:	4013      	ands	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002912:	4bc1      	ldr	r3, [pc, #772]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	2203      	movs	r2, #3
 8002918:	4013      	ands	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b10      	cmp	r3, #16
 8002920:	d102      	bne.n	8002928 <HAL_RCC_OscConfig+0x40>
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b03      	cmp	r3, #3
 8002926:	d002      	beq.n	800292e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b08      	cmp	r3, #8
 800292c:	d10c      	bne.n	8002948 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292e:	4bba      	ldr	r3, [pc, #744]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	2380      	movs	r3, #128	; 0x80
 8002934:	029b      	lsls	r3, r3, #10
 8002936:	4013      	ands	r3, r2
 8002938:	d063      	beq.n	8002a02 <HAL_RCC_OscConfig+0x11a>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d15f      	bne.n	8002a02 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	f000 fb30 	bl	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	025b      	lsls	r3, r3, #9
 8002950:	429a      	cmp	r2, r3
 8002952:	d107      	bne.n	8002964 <HAL_RCC_OscConfig+0x7c>
 8002954:	4bb0      	ldr	r3, [pc, #704]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4baf      	ldr	r3, [pc, #700]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 800295a:	2180      	movs	r1, #128	; 0x80
 800295c:	0249      	lsls	r1, r1, #9
 800295e:	430a      	orrs	r2, r1
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	e020      	b.n	80029a6 <HAL_RCC_OscConfig+0xbe>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	23a0      	movs	r3, #160	; 0xa0
 800296a:	02db      	lsls	r3, r3, #11
 800296c:	429a      	cmp	r2, r3
 800296e:	d10e      	bne.n	800298e <HAL_RCC_OscConfig+0xa6>
 8002970:	4ba9      	ldr	r3, [pc, #676]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4ba8      	ldr	r3, [pc, #672]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002976:	2180      	movs	r1, #128	; 0x80
 8002978:	02c9      	lsls	r1, r1, #11
 800297a:	430a      	orrs	r2, r1
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	4ba6      	ldr	r3, [pc, #664]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4ba5      	ldr	r3, [pc, #660]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002984:	2180      	movs	r1, #128	; 0x80
 8002986:	0249      	lsls	r1, r1, #9
 8002988:	430a      	orrs	r2, r1
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	e00b      	b.n	80029a6 <HAL_RCC_OscConfig+0xbe>
 800298e:	4ba2      	ldr	r3, [pc, #648]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	4ba1      	ldr	r3, [pc, #644]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002994:	49a1      	ldr	r1, [pc, #644]	; (8002c1c <HAL_RCC_OscConfig+0x334>)
 8002996:	400a      	ands	r2, r1
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	4b9f      	ldr	r3, [pc, #636]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	4b9e      	ldr	r3, [pc, #632]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 80029a0:	499f      	ldr	r1, [pc, #636]	; (8002c20 <HAL_RCC_OscConfig+0x338>)
 80029a2:	400a      	ands	r2, r1
 80029a4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d014      	beq.n	80029d8 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fe fb71 	bl	8001094 <HAL_GetTick>
 80029b2:	0003      	movs	r3, r0
 80029b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b8:	f7fe fb6c 	bl	8001094 <HAL_GetTick>
 80029bc:	0002      	movs	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b64      	cmp	r3, #100	; 0x64
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e2ee      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ca:	4b93      	ldr	r3, [pc, #588]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	2380      	movs	r3, #128	; 0x80
 80029d0:	029b      	lsls	r3, r3, #10
 80029d2:	4013      	ands	r3, r2
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0xd0>
 80029d6:	e015      	b.n	8002a04 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe fb5c 	bl	8001094 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e2:	f7fe fb57 	bl	8001094 <HAL_GetTick>
 80029e6:	0002      	movs	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b64      	cmp	r3, #100	; 0x64
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e2d9      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f4:	4b88      	ldr	r3, [pc, #544]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	2380      	movs	r3, #128	; 0x80
 80029fa:	029b      	lsls	r3, r3, #10
 80029fc:	4013      	ands	r3, r2
 80029fe:	d1f0      	bne.n	80029e2 <HAL_RCC_OscConfig+0xfa>
 8002a00:	e000      	b.n	8002a04 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2202      	movs	r2, #2
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d100      	bne.n	8002a10 <HAL_RCC_OscConfig+0x128>
 8002a0e:	e099      	b.n	8002b44 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a10:	4b81      	ldr	r3, [pc, #516]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2238      	movs	r2, #56	; 0x38
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a1a:	4b7f      	ldr	r3, [pc, #508]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	2203      	movs	r2, #3
 8002a20:	4013      	ands	r3, r2
 8002a22:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b10      	cmp	r3, #16
 8002a28:	d102      	bne.n	8002a30 <HAL_RCC_OscConfig+0x148>
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d002      	beq.n	8002a36 <HAL_RCC_OscConfig+0x14e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d135      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a36:	4b78      	ldr	r3, [pc, #480]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	2380      	movs	r3, #128	; 0x80
 8002a3c:	00db      	lsls	r3, r3, #3
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d005      	beq.n	8002a4e <HAL_RCC_OscConfig+0x166>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e2ac      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4e:	4b72      	ldr	r3, [pc, #456]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4a74      	ldr	r2, [pc, #464]	; (8002c24 <HAL_RCC_OscConfig+0x33c>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	0019      	movs	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	021a      	lsls	r2, r3, #8
 8002a5e:	4b6e      	ldr	r3, [pc, #440]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a60:	430a      	orrs	r2, r1
 8002a62:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d112      	bne.n	8002a90 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a6a:	4b6b      	ldr	r3, [pc, #428]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a6e      	ldr	r2, [pc, #440]	; (8002c28 <HAL_RCC_OscConfig+0x340>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	0019      	movs	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	4b67      	ldr	r3, [pc, #412]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a7e:	4b66      	ldr	r3, [pc, #408]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	0adb      	lsrs	r3, r3, #11
 8002a84:	2207      	movs	r2, #7
 8002a86:	4013      	ands	r3, r2
 8002a88:	4a68      	ldr	r2, [pc, #416]	; (8002c2c <HAL_RCC_OscConfig+0x344>)
 8002a8a:	40da      	lsrs	r2, r3
 8002a8c:	4b68      	ldr	r3, [pc, #416]	; (8002c30 <HAL_RCC_OscConfig+0x348>)
 8002a8e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a90:	4b68      	ldr	r3, [pc, #416]	; (8002c34 <HAL_RCC_OscConfig+0x34c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	0018      	movs	r0, r3
 8002a96:	f7fe faa1 	bl	8000fdc <HAL_InitTick>
 8002a9a:	1e03      	subs	r3, r0, #0
 8002a9c:	d051      	beq.n	8002b42 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e282      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d030      	beq.n	8002b0c <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002aaa:	4b5b      	ldr	r3, [pc, #364]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a5e      	ldr	r2, [pc, #376]	; (8002c28 <HAL_RCC_OscConfig+0x340>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	4b57      	ldr	r3, [pc, #348]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002aba:	430a      	orrs	r2, r1
 8002abc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002abe:	4b56      	ldr	r3, [pc, #344]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4b55      	ldr	r3, [pc, #340]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002ac4:	2180      	movs	r1, #128	; 0x80
 8002ac6:	0049      	lsls	r1, r1, #1
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002acc:	f7fe fae2 	bl	8001094 <HAL_GetTick>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad6:	f7fe fadd 	bl	8001094 <HAL_GetTick>
 8002ada:	0002      	movs	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e25f      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae8:	4b4b      	ldr	r3, [pc, #300]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	4013      	ands	r3, r2
 8002af2:	d0f0      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af4:	4b48      	ldr	r3, [pc, #288]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	4a4a      	ldr	r2, [pc, #296]	; (8002c24 <HAL_RCC_OscConfig+0x33c>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	0019      	movs	r1, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	021a      	lsls	r2, r3, #8
 8002b04:	4b44      	ldr	r3, [pc, #272]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b06:	430a      	orrs	r2, r1
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	e01b      	b.n	8002b44 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002b0c:	4b42      	ldr	r3, [pc, #264]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b41      	ldr	r3, [pc, #260]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b12:	4949      	ldr	r1, [pc, #292]	; (8002c38 <HAL_RCC_OscConfig+0x350>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7fe fabc 	bl	8001094 <HAL_GetTick>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b22:	f7fe fab7 	bl	8001094 <HAL_GetTick>
 8002b26:	0002      	movs	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e239      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b34:	4b38      	ldr	r3, [pc, #224]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	2380      	movs	r3, #128	; 0x80
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d1f0      	bne.n	8002b22 <HAL_RCC_OscConfig+0x23a>
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b42:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2208      	movs	r2, #8
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d047      	beq.n	8002bde <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b4e:	4b32      	ldr	r3, [pc, #200]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	2238      	movs	r2, #56	; 0x38
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b18      	cmp	r3, #24
 8002b58:	d10a      	bne.n	8002b70 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002b5a:	4b2f      	ldr	r3, [pc, #188]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b5e:	2202      	movs	r2, #2
 8002b60:	4013      	ands	r3, r2
 8002b62:	d03c      	beq.n	8002bde <HAL_RCC_OscConfig+0x2f6>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d138      	bne.n	8002bde <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e21b      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d019      	beq.n	8002bac <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b78:	4b27      	ldr	r3, [pc, #156]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b7a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b7c:	4b26      	ldr	r3, [pc, #152]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002b7e:	2101      	movs	r1, #1
 8002b80:	430a      	orrs	r2, r1
 8002b82:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe fa86 	bl	8001094 <HAL_GetTick>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b8c:	e008      	b.n	8002ba0 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b8e:	f7fe fa81 	bl	8001094 <HAL_GetTick>
 8002b92:	0002      	movs	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e203      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ba0:	4b1d      	ldr	r3, [pc, #116]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d0f1      	beq.n	8002b8e <HAL_RCC_OscConfig+0x2a6>
 8002baa:	e018      	b.n	8002bde <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002bac:	4b1a      	ldr	r3, [pc, #104]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bb0:	4b19      	ldr	r3, [pc, #100]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	438a      	bics	r2, r1
 8002bb6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fa6c 	bl	8001094 <HAL_GetTick>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc2:	f7fe fa67 	bl	8001094 <HAL_GetTick>
 8002bc6:	0002      	movs	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e1e9      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bd4:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd8:	2202      	movs	r2, #2
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d1f1      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2204      	movs	r2, #4
 8002be4:	4013      	ands	r3, r2
 8002be6:	d100      	bne.n	8002bea <HAL_RCC_OscConfig+0x302>
 8002be8:	e0c6      	b.n	8002d78 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bea:	231f      	movs	r3, #31
 8002bec:	18fb      	adds	r3, r7, r3
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002bf2:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2238      	movs	r2, #56	; 0x38
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	d11e      	bne.n	8002c3c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002bfe:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <HAL_RCC_OscConfig+0x330>)
 8002c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c02:	2202      	movs	r2, #2
 8002c04:	4013      	ands	r3, r2
 8002c06:	d100      	bne.n	8002c0a <HAL_RCC_OscConfig+0x322>
 8002c08:	e0b6      	b.n	8002d78 <HAL_RCC_OscConfig+0x490>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d000      	beq.n	8002c14 <HAL_RCC_OscConfig+0x32c>
 8002c12:	e0b1      	b.n	8002d78 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e1c7      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	fffeffff 	.word	0xfffeffff
 8002c20:	fffbffff 	.word	0xfffbffff
 8002c24:	ffff80ff 	.word	0xffff80ff
 8002c28:	ffffc7ff 	.word	0xffffc7ff
 8002c2c:	00f42400 	.word	0x00f42400
 8002c30:	20000000 	.word	0x20000000
 8002c34:	20000004 	.word	0x20000004
 8002c38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c3c:	4bb8      	ldr	r3, [pc, #736]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002c3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	055b      	lsls	r3, r3, #21
 8002c44:	4013      	ands	r3, r2
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_OscConfig+0x364>
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e000      	b.n	8002c4e <HAL_RCC_OscConfig+0x366>
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d011      	beq.n	8002c76 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002c52:	4bb3      	ldr	r3, [pc, #716]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002c54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c56:	4bb2      	ldr	r3, [pc, #712]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002c58:	2180      	movs	r1, #128	; 0x80
 8002c5a:	0549      	lsls	r1, r1, #21
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c60:	4baf      	ldr	r3, [pc, #700]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	055b      	lsls	r3, r3, #21
 8002c68:	4013      	ands	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002c6e:	231f      	movs	r3, #31
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	2201      	movs	r2, #1
 8002c74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c76:	4bab      	ldr	r3, [pc, #684]	; (8002f24 <HAL_RCC_OscConfig+0x63c>)
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	2380      	movs	r3, #128	; 0x80
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d11a      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c82:	4ba8      	ldr	r3, [pc, #672]	; (8002f24 <HAL_RCC_OscConfig+0x63c>)
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	4ba7      	ldr	r3, [pc, #668]	; (8002f24 <HAL_RCC_OscConfig+0x63c>)
 8002c88:	2180      	movs	r1, #128	; 0x80
 8002c8a:	0049      	lsls	r1, r1, #1
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002c90:	f7fe fa00 	bl	8001094 <HAL_GetTick>
 8002c94:	0003      	movs	r3, r0
 8002c96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c9a:	f7fe f9fb 	bl	8001094 <HAL_GetTick>
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e17d      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cac:	4b9d      	ldr	r3, [pc, #628]	; (8002f24 <HAL_RCC_OscConfig+0x63c>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x3e6>
 8002cc0:	4b97      	ldr	r3, [pc, #604]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002cc4:	4b96      	ldr	r3, [pc, #600]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ccc:	e01c      	b.n	8002d08 <HAL_RCC_OscConfig+0x420>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x408>
 8002cd6:	4b92      	ldr	r3, [pc, #584]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002cda:	4b91      	ldr	r3, [pc, #580]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cdc:	2104      	movs	r1, #4
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ce2:	4b8f      	ldr	r3, [pc, #572]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ce4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ce6:	4b8e      	ldr	r3, [pc, #568]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ce8:	2101      	movs	r1, #1
 8002cea:	430a      	orrs	r2, r1
 8002cec:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cee:	e00b      	b.n	8002d08 <HAL_RCC_OscConfig+0x420>
 8002cf0:	4b8b      	ldr	r3, [pc, #556]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002cf4:	4b8a      	ldr	r3, [pc, #552]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cfc:	4b88      	ldr	r3, [pc, #544]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002cfe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d00:	4b87      	ldr	r3, [pc, #540]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d02:	2104      	movs	r1, #4
 8002d04:	438a      	bics	r2, r1
 8002d06:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d014      	beq.n	8002d3a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d10:	f7fe f9c0 	bl	8001094 <HAL_GetTick>
 8002d14:	0003      	movs	r3, r0
 8002d16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d18:	e009      	b.n	8002d2e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1a:	f7fe f9bb 	bl	8001094 <HAL_GetTick>
 8002d1e:	0002      	movs	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	4a80      	ldr	r2, [pc, #512]	; (8002f28 <HAL_RCC_OscConfig+0x640>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e13c      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d2e:	4b7c      	ldr	r3, [pc, #496]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d32:	2202      	movs	r2, #2
 8002d34:	4013      	ands	r3, r2
 8002d36:	d0f0      	beq.n	8002d1a <HAL_RCC_OscConfig+0x432>
 8002d38:	e013      	b.n	8002d62 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3a:	f7fe f9ab 	bl	8001094 <HAL_GetTick>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d42:	e009      	b.n	8002d58 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d44:	f7fe f9a6 	bl	8001094 <HAL_GetTick>
 8002d48:	0002      	movs	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	4a76      	ldr	r2, [pc, #472]	; (8002f28 <HAL_RCC_OscConfig+0x640>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e127      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d58:	4b71      	ldr	r3, [pc, #452]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002d62:	231f      	movs	r3, #31
 8002d64:	18fb      	adds	r3, r7, r3
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d105      	bne.n	8002d78 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002d6c:	4b6c      	ldr	r3, [pc, #432]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d70:	4b6b      	ldr	r3, [pc, #428]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d72:	496e      	ldr	r1, [pc, #440]	; (8002f2c <HAL_RCC_OscConfig+0x644>)
 8002d74:	400a      	ands	r2, r1
 8002d76:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d039      	beq.n	8002df6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d01b      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d8a:	4b65      	ldr	r3, [pc, #404]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	4b64      	ldr	r3, [pc, #400]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	03c9      	lsls	r1, r1, #15
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d98:	f7fe f97c 	bl	8001094 <HAL_GetTick>
 8002d9c:	0003      	movs	r3, r0
 8002d9e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002da2:	f7fe f977 	bl	8001094 <HAL_GetTick>
 8002da6:	0002      	movs	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e0f9      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002db4:	4b5a      	ldr	r3, [pc, #360]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	2380      	movs	r3, #128	; 0x80
 8002dba:	041b      	lsls	r3, r3, #16
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d0f0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x4ba>
 8002dc0:	e019      	b.n	8002df6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dc2:	4b57      	ldr	r3, [pc, #348]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b56      	ldr	r3, [pc, #344]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002dc8:	4959      	ldr	r1, [pc, #356]	; (8002f30 <HAL_RCC_OscConfig+0x648>)
 8002dca:	400a      	ands	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dce:	f7fe f961 	bl	8001094 <HAL_GetTick>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dd8:	f7fe f95c 	bl	8001094 <HAL_GetTick>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e0de      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002dea:	4b4d      	ldr	r3, [pc, #308]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	2380      	movs	r3, #128	; 0x80
 8002df0:	041b      	lsls	r3, r3, #16
 8002df2:	4013      	ands	r3, r2
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d100      	bne.n	8002e00 <HAL_RCC_OscConfig+0x518>
 8002dfe:	e0d2      	b.n	8002fa6 <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e00:	4b47      	ldr	r3, [pc, #284]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2238      	movs	r2, #56	; 0x38
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b10      	cmp	r3, #16
 8002e0a:	d100      	bne.n	8002e0e <HAL_RCC_OscConfig+0x526>
 8002e0c:	e081      	b.n	8002f12 <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d156      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	4b42      	ldr	r3, [pc, #264]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b41      	ldr	r3, [pc, #260]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e1c:	4945      	ldr	r1, [pc, #276]	; (8002f34 <HAL_RCC_OscConfig+0x64c>)
 8002e1e:	400a      	ands	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e22:	f7fe f937 	bl	8001094 <HAL_GetTick>
 8002e26:	0003      	movs	r3, r0
 8002e28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe f932 	bl	8001094 <HAL_GetTick>
 8002e30:	0002      	movs	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0b4      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e3e:	4b38      	ldr	r3, [pc, #224]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	049b      	lsls	r3, r3, #18
 8002e46:	4013      	ands	r3, r2
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e4a:	4b35      	ldr	r3, [pc, #212]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	4a3a      	ldr	r2, [pc, #232]	; (8002f38 <HAL_RCC_OscConfig+0x650>)
 8002e50:	4013      	ands	r3, r2
 8002e52:	0019      	movs	r1, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e76:	431a      	orrs	r2, r3
 8002e78:	4b29      	ldr	r3, [pc, #164]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e7e:	4b28      	ldr	r3, [pc, #160]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b27      	ldr	r3, [pc, #156]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e84:	2180      	movs	r1, #128	; 0x80
 8002e86:	0449      	lsls	r1, r1, #17
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002e8c:	4b24      	ldr	r3, [pc, #144]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	4b23      	ldr	r3, [pc, #140]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002e92:	2180      	movs	r1, #128	; 0x80
 8002e94:	0549      	lsls	r1, r1, #21
 8002e96:	430a      	orrs	r2, r1
 8002e98:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9a:	f7fe f8fb 	bl	8001094 <HAL_GetTick>
 8002e9e:	0003      	movs	r3, r0
 8002ea0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe f8f6 	bl	8001094 <HAL_GetTick>
 8002ea8:	0002      	movs	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e078      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	2380      	movs	r3, #128	; 0x80
 8002ebc:	049b      	lsls	r3, r3, #18
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x5bc>
 8002ec2:	e070      	b.n	8002fa6 <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec4:	4b16      	ldr	r3, [pc, #88]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002eca:	491a      	ldr	r1, [pc, #104]	; (8002f34 <HAL_RCC_OscConfig+0x64c>)
 8002ecc:	400a      	ands	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8002ed0:	4b13      	ldr	r3, [pc, #76]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ed6:	2103      	movs	r1, #3
 8002ed8:	438a      	bics	r2, r1
 8002eda:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	4b0f      	ldr	r3, [pc, #60]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002ee2:	4916      	ldr	r1, [pc, #88]	; (8002f3c <HAL_RCC_OscConfig+0x654>)
 8002ee4:	400a      	ands	r2, r1
 8002ee6:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7fe f8d4 	bl	8001094 <HAL_GetTick>
 8002eec:	0003      	movs	r3, r0
 8002eee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef2:	f7fe f8cf 	bl	8001094 <HAL_GetTick>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e051      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_RCC_OscConfig+0x638>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	2380      	movs	r3, #128	; 0x80
 8002f0a:	049b      	lsls	r3, r3, #18
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d1f0      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
 8002f10:	e049      	b.n	8002fa6 <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1b      	ldr	r3, [r3, #32]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d112      	bne.n	8002f40 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e044      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40007000 	.word	0x40007000
 8002f28:	00001388 	.word	0x00001388
 8002f2c:	efffffff 	.word	0xefffffff
 8002f30:	ffbfffff 	.word	0xffbfffff
 8002f34:	feffffff 	.word	0xfeffffff
 8002f38:	11c1808c 	.word	0x11c1808c
 8002f3c:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002f40:	4b1b      	ldr	r3, [pc, #108]	; (8002fb0 <HAL_RCC_OscConfig+0x6c8>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2203      	movs	r2, #3
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d126      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	2270      	movs	r2, #112	; 0x70
 8002f58:	401a      	ands	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d11f      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	23fe      	movs	r3, #254	; 0xfe
 8002f66:	01db      	lsls	r3, r3, #7
 8002f68:	401a      	ands	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d116      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	23f8      	movs	r3, #248	; 0xf8
 8002f78:	039b      	lsls	r3, r3, #14
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d10e      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	23e0      	movs	r3, #224	; 0xe0
 8002f88:	051b      	lsls	r3, r3, #20
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d106      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	0f5b      	lsrs	r3, r3, #29
 8002f98:	075a      	lsls	r2, r3, #29
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d001      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b008      	add	sp, #32
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000

08002fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e0e9      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc8:	4b76      	ldr	r3, [pc, #472]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2207      	movs	r2, #7
 8002fce:	4013      	ands	r3, r2
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d91e      	bls.n	8003014 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd6:	4b73      	ldr	r3, [pc, #460]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2207      	movs	r2, #7
 8002fdc:	4393      	bics	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	4b70      	ldr	r3, [pc, #448]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fe8:	f7fe f854 	bl	8001094 <HAL_GetTick>
 8002fec:	0003      	movs	r3, r0
 8002fee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ff0:	e009      	b.n	8003006 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ff2:	f7fe f84f 	bl	8001094 <HAL_GetTick>
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	; (80031a8 <HAL_RCC_ClockConfig+0x1f4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e0ca      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003006:	4b67      	ldr	r3, [pc, #412]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2207      	movs	r2, #7
 800300c:	4013      	ands	r3, r2
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d1ee      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2202      	movs	r2, #2
 800301a:	4013      	ands	r3, r2
 800301c:	d015      	beq.n	800304a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2204      	movs	r2, #4
 8003024:	4013      	ands	r3, r2
 8003026:	d006      	beq.n	8003036 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003028:	4b60      	ldr	r3, [pc, #384]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	4b5f      	ldr	r3, [pc, #380]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800302e:	21e0      	movs	r1, #224	; 0xe0
 8003030:	01c9      	lsls	r1, r1, #7
 8003032:	430a      	orrs	r2, r1
 8003034:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003036:	4b5d      	ldr	r3, [pc, #372]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	4a5d      	ldr	r2, [pc, #372]	; (80031b0 <HAL_RCC_ClockConfig+0x1fc>)
 800303c:	4013      	ands	r3, r2
 800303e:	0019      	movs	r1, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	4b59      	ldr	r3, [pc, #356]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 8003046:	430a      	orrs	r2, r1
 8003048:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2201      	movs	r2, #1
 8003050:	4013      	ands	r3, r2
 8003052:	d057      	beq.n	8003104 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800305c:	4b53      	ldr	r3, [pc, #332]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	029b      	lsls	r3, r3, #10
 8003064:	4013      	ands	r3, r2
 8003066:	d12b      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e097      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2b02      	cmp	r3, #2
 8003072:	d107      	bne.n	8003084 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003074:	4b4d      	ldr	r3, [pc, #308]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	2380      	movs	r3, #128	; 0x80
 800307a:	049b      	lsls	r3, r3, #18
 800307c:	4013      	ands	r3, r2
 800307e:	d11f      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e08b      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d107      	bne.n	800309c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800308c:	4b47      	ldr	r3, [pc, #284]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	2380      	movs	r3, #128	; 0x80
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4013      	ands	r3, r2
 8003096:	d113      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e07f      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d106      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030a4:	4b41      	ldr	r3, [pc, #260]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 80030a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a8:	2202      	movs	r2, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	d108      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e074      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b2:	4b3e      	ldr	r3, [pc, #248]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 80030b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b6:	2202      	movs	r2, #2
 80030b8:	4013      	ands	r3, r2
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e06d      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030c0:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2207      	movs	r2, #7
 80030c6:	4393      	bics	r3, r2
 80030c8:	0019      	movs	r1, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	4b37      	ldr	r3, [pc, #220]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 80030d0:	430a      	orrs	r2, r1
 80030d2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030d4:	f7fd ffde 	bl	8001094 <HAL_GetTick>
 80030d8:	0003      	movs	r3, r0
 80030da:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030dc:	e009      	b.n	80030f2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030de:	f7fd ffd9 	bl	8001094 <HAL_GetTick>
 80030e2:	0002      	movs	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	4a2f      	ldr	r2, [pc, #188]	; (80031a8 <HAL_RCC_ClockConfig+0x1f4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e054      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	4b2e      	ldr	r3, [pc, #184]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2238      	movs	r2, #56	; 0x38
 80030f8:	401a      	ands	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	429a      	cmp	r2, r3
 8003102:	d1ec      	bne.n	80030de <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003104:	4b27      	ldr	r3, [pc, #156]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2207      	movs	r2, #7
 800310a:	4013      	ands	r3, r2
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d21e      	bcs.n	8003150 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003112:	4b24      	ldr	r3, [pc, #144]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2207      	movs	r2, #7
 8003118:	4393      	bics	r3, r2
 800311a:	0019      	movs	r1, r3
 800311c:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003124:	f7fd ffb6 	bl	8001094 <HAL_GetTick>
 8003128:	0003      	movs	r3, r0
 800312a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800312c:	e009      	b.n	8003142 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800312e:	f7fd ffb1 	bl	8001094 <HAL_GetTick>
 8003132:	0002      	movs	r2, r0
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	4a1b      	ldr	r2, [pc, #108]	; (80031a8 <HAL_RCC_ClockConfig+0x1f4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e02c      	b.n	800319c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003142:	4b18      	ldr	r3, [pc, #96]	; (80031a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2207      	movs	r2, #7
 8003148:	4013      	ands	r3, r2
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d1ee      	bne.n	800312e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2204      	movs	r2, #4
 8003156:	4013      	ands	r3, r2
 8003158:	d009      	beq.n	800316e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800315a:	4b14      	ldr	r3, [pc, #80]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	4a15      	ldr	r2, [pc, #84]	; (80031b4 <HAL_RCC_ClockConfig+0x200>)
 8003160:	4013      	ands	r3, r2
 8003162:	0019      	movs	r1, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	68da      	ldr	r2, [r3, #12]
 8003168:	4b10      	ldr	r3, [pc, #64]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 800316a:	430a      	orrs	r2, r1
 800316c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800316e:	f000 f829 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003172:	0001      	movs	r1, r0
 8003174:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <HAL_RCC_ClockConfig+0x1f8>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	220f      	movs	r2, #15
 800317c:	401a      	ands	r2, r3
 800317e:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <HAL_RCC_ClockConfig+0x204>)
 8003180:	0092      	lsls	r2, r2, #2
 8003182:	58d3      	ldr	r3, [r2, r3]
 8003184:	221f      	movs	r2, #31
 8003186:	4013      	ands	r3, r2
 8003188:	000a      	movs	r2, r1
 800318a:	40da      	lsrs	r2, r3
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCC_ClockConfig+0x208>)
 800318e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003190:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <HAL_RCC_ClockConfig+0x20c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	0018      	movs	r0, r3
 8003196:	f7fd ff21 	bl	8000fdc <HAL_InitTick>
 800319a:	0003      	movs	r3, r0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b004      	add	sp, #16
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40022000 	.word	0x40022000
 80031a8:	00001388 	.word	0x00001388
 80031ac:	40021000 	.word	0x40021000
 80031b0:	fffff0ff 	.word	0xfffff0ff
 80031b4:	ffff8fff 	.word	0xffff8fff
 80031b8:	08004ccc 	.word	0x08004ccc
 80031bc:	20000000 	.word	0x20000000
 80031c0:	20000004 	.word	0x20000004

080031c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031ca:	4b3c      	ldr	r3, [pc, #240]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2238      	movs	r2, #56	; 0x38
 80031d0:	4013      	ands	r3, r2
 80031d2:	d10f      	bne.n	80031f4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80031d4:	4b39      	ldr	r3, [pc, #228]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	0adb      	lsrs	r3, r3, #11
 80031da:	2207      	movs	r2, #7
 80031dc:	4013      	ands	r3, r2
 80031de:	2201      	movs	r2, #1
 80031e0:	409a      	lsls	r2, r3
 80031e2:	0013      	movs	r3, r2
 80031e4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80031e6:	6839      	ldr	r1, [r7, #0]
 80031e8:	4835      	ldr	r0, [pc, #212]	; (80032c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80031ea:	f7fc ff8b 	bl	8000104 <__udivsi3>
 80031ee:	0003      	movs	r3, r0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	e05d      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031f4:	4b31      	ldr	r3, [pc, #196]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	2238      	movs	r2, #56	; 0x38
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d102      	bne.n	8003206 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003200:	4b30      	ldr	r3, [pc, #192]	; (80032c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	e054      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003206:	4b2d      	ldr	r3, [pc, #180]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2238      	movs	r2, #56	; 0x38
 800320c:	4013      	ands	r3, r2
 800320e:	2b10      	cmp	r3, #16
 8003210:	d138      	bne.n	8003284 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003212:	4b2a      	ldr	r3, [pc, #168]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	2203      	movs	r2, #3
 8003218:	4013      	ands	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800321c:	4b27      	ldr	r3, [pc, #156]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	091b      	lsrs	r3, r3, #4
 8003222:	2207      	movs	r2, #7
 8003224:	4013      	ands	r3, r2
 8003226:	3301      	adds	r3, #1
 8003228:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2b03      	cmp	r3, #3
 800322e:	d10d      	bne.n	800324c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003230:	68b9      	ldr	r1, [r7, #8]
 8003232:	4824      	ldr	r0, [pc, #144]	; (80032c4 <HAL_RCC_GetSysClockFreq+0x100>)
 8003234:	f7fc ff66 	bl	8000104 <__udivsi3>
 8003238:	0003      	movs	r3, r0
 800323a:	0019      	movs	r1, r3
 800323c:	4b1f      	ldr	r3, [pc, #124]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	0a1b      	lsrs	r3, r3, #8
 8003242:	227f      	movs	r2, #127	; 0x7f
 8003244:	4013      	ands	r3, r2
 8003246:	434b      	muls	r3, r1
 8003248:	617b      	str	r3, [r7, #20]
        break;
 800324a:	e00d      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	481c      	ldr	r0, [pc, #112]	; (80032c0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003250:	f7fc ff58 	bl	8000104 <__udivsi3>
 8003254:	0003      	movs	r3, r0
 8003256:	0019      	movs	r1, r3
 8003258:	4b18      	ldr	r3, [pc, #96]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	227f      	movs	r2, #127	; 0x7f
 8003260:	4013      	ands	r3, r2
 8003262:	434b      	muls	r3, r1
 8003264:	617b      	str	r3, [r7, #20]
        break;
 8003266:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003268:	4b14      	ldr	r3, [pc, #80]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	0f5b      	lsrs	r3, r3, #29
 800326e:	2207      	movs	r2, #7
 8003270:	4013      	ands	r3, r2
 8003272:	3301      	adds	r3, #1
 8003274:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	6978      	ldr	r0, [r7, #20]
 800327a:	f7fc ff43 	bl	8000104 <__udivsi3>
 800327e:	0003      	movs	r3, r0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	e015      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003284:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2238      	movs	r2, #56	; 0x38
 800328a:	4013      	ands	r3, r2
 800328c:	2b20      	cmp	r3, #32
 800328e:	d103      	bne.n	8003298 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	021b      	lsls	r3, r3, #8
 8003294:	613b      	str	r3, [r7, #16]
 8003296:	e00b      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003298:	4b08      	ldr	r3, [pc, #32]	; (80032bc <HAL_RCC_GetSysClockFreq+0xf8>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2238      	movs	r2, #56	; 0x38
 800329e:	4013      	ands	r3, r2
 80032a0:	2b18      	cmp	r3, #24
 80032a2:	d103      	bne.n	80032ac <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80032a4:	23fa      	movs	r3, #250	; 0xfa
 80032a6:	01db      	lsls	r3, r3, #7
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	e001      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80032ac:	2300      	movs	r3, #0
 80032ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032b0:	693b      	ldr	r3, [r7, #16]
}
 80032b2:	0018      	movs	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b006      	add	sp, #24
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	40021000 	.word	0x40021000
 80032c0:	00f42400 	.word	0x00f42400
 80032c4:	007a1200 	.word	0x007a1200

080032c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80032d0:	2313      	movs	r3, #19
 80032d2:	18fb      	adds	r3, r7, r3
 80032d4:	2200      	movs	r2, #0
 80032d6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032d8:	2312      	movs	r3, #18
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	2200      	movs	r2, #0
 80032de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	2380      	movs	r3, #128	; 0x80
 80032e6:	029b      	lsls	r3, r3, #10
 80032e8:	4013      	ands	r3, r2
 80032ea:	d100      	bne.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x26>
 80032ec:	e0ad      	b.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ee:	2011      	movs	r0, #17
 80032f0:	183b      	adds	r3, r7, r0
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032f6:	4b47      	ldr	r3, [pc, #284]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	055b      	lsls	r3, r3, #21
 80032fe:	4013      	ands	r3, r2
 8003300:	d110      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003302:	4b44      	ldr	r3, [pc, #272]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003304:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003306:	4b43      	ldr	r3, [pc, #268]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003308:	2180      	movs	r1, #128	; 0x80
 800330a:	0549      	lsls	r1, r1, #21
 800330c:	430a      	orrs	r2, r1
 800330e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003310:	4b40      	ldr	r3, [pc, #256]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003312:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003314:	2380      	movs	r3, #128	; 0x80
 8003316:	055b      	lsls	r3, r3, #21
 8003318:	4013      	ands	r3, r2
 800331a:	60bb      	str	r3, [r7, #8]
 800331c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800331e:	183b      	adds	r3, r7, r0
 8003320:	2201      	movs	r2, #1
 8003322:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003324:	4b3c      	ldr	r3, [pc, #240]	; (8003418 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4b3b      	ldr	r3, [pc, #236]	; (8003418 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800332a:	2180      	movs	r1, #128	; 0x80
 800332c:	0049      	lsls	r1, r1, #1
 800332e:	430a      	orrs	r2, r1
 8003330:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003332:	f7fd feaf 	bl	8001094 <HAL_GetTick>
 8003336:	0003      	movs	r3, r0
 8003338:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800333a:	e00b      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800333c:	f7fd feaa 	bl	8001094 <HAL_GetTick>
 8003340:	0002      	movs	r2, r0
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d904      	bls.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800334a:	2313      	movs	r3, #19
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	2203      	movs	r2, #3
 8003350:	701a      	strb	r2, [r3, #0]
        break;
 8003352:	e005      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003354:	4b30      	ldr	r3, [pc, #192]	; (8003418 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4013      	ands	r3, r2
 800335e:	d0ed      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003360:	2313      	movs	r3, #19
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d15e      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800336a:	4b2a      	ldr	r3, [pc, #168]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800336c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800336e:	23c0      	movs	r3, #192	; 0xc0
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4013      	ands	r3, r2
 8003374:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d019      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	429a      	cmp	r2, r3
 8003384:	d014      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003386:	4b23      	ldr	r3, [pc, #140]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338a:	4a24      	ldr	r2, [pc, #144]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800338c:	4013      	ands	r3, r2
 800338e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003390:	4b20      	ldr	r3, [pc, #128]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003392:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003394:	4b1f      	ldr	r3, [pc, #124]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003396:	2180      	movs	r1, #128	; 0x80
 8003398:	0249      	lsls	r1, r1, #9
 800339a:	430a      	orrs	r2, r1
 800339c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800339e:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80033a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033a2:	4b1c      	ldr	r3, [pc, #112]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80033a4:	491e      	ldr	r1, [pc, #120]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80033a6:	400a      	ands	r2, r1
 80033a8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033aa:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	2201      	movs	r2, #1
 80033b4:	4013      	ands	r3, r2
 80033b6:	d016      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b8:	f7fd fe6c 	bl	8001094 <HAL_GetTick>
 80033bc:	0003      	movs	r3, r0
 80033be:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033c0:	e00c      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033c2:	f7fd fe67 	bl	8001094 <HAL_GetTick>
 80033c6:	0002      	movs	r2, r0
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	4a15      	ldr	r2, [pc, #84]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d904      	bls.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80033d2:	2313      	movs	r3, #19
 80033d4:	18fb      	adds	r3, r7, r3
 80033d6:	2203      	movs	r2, #3
 80033d8:	701a      	strb	r2, [r3, #0]
            break;
 80033da:	e004      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033dc:	4b0d      	ldr	r3, [pc, #52]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	2202      	movs	r2, #2
 80033e2:	4013      	ands	r3, r2
 80033e4:	d0ed      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80033e6:	2313      	movs	r3, #19
 80033e8:	18fb      	adds	r3, r7, r3
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d10a      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80033f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f4:	4a09      	ldr	r2, [pc, #36]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	0019      	movs	r1, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033fe:	4b05      	ldr	r3, [pc, #20]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003400:	430a      	orrs	r2, r1
 8003402:	65da      	str	r2, [r3, #92]	; 0x5c
 8003404:	e016      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003406:	2312      	movs	r3, #18
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	2213      	movs	r2, #19
 800340c:	18ba      	adds	r2, r7, r2
 800340e:	7812      	ldrb	r2, [r2, #0]
 8003410:	701a      	strb	r2, [r3, #0]
 8003412:	e00f      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003414:	40021000 	.word	0x40021000
 8003418:	40007000 	.word	0x40007000
 800341c:	fffffcff 	.word	0xfffffcff
 8003420:	fffeffff 	.word	0xfffeffff
 8003424:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003428:	2312      	movs	r3, #18
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	2213      	movs	r2, #19
 800342e:	18ba      	adds	r2, r7, r2
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003434:	2311      	movs	r3, #17
 8003436:	18fb      	adds	r3, r7, r3
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d105      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343e:	4bb6      	ldr	r3, [pc, #728]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003440:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003442:	4bb5      	ldr	r3, [pc, #724]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003444:	49b5      	ldr	r1, [pc, #724]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8003446:	400a      	ands	r2, r1
 8003448:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2201      	movs	r2, #1
 8003450:	4013      	ands	r3, r2
 8003452:	d009      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003454:	4bb0      	ldr	r3, [pc, #704]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003458:	2203      	movs	r2, #3
 800345a:	4393      	bics	r3, r2
 800345c:	0019      	movs	r1, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	4bad      	ldr	r3, [pc, #692]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003464:	430a      	orrs	r2, r1
 8003466:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2202      	movs	r2, #2
 800346e:	4013      	ands	r3, r2
 8003470:	d009      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003472:	4ba9      	ldr	r3, [pc, #676]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003476:	220c      	movs	r2, #12
 8003478:	4393      	bics	r3, r2
 800347a:	0019      	movs	r1, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	4ba5      	ldr	r3, [pc, #660]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003482:	430a      	orrs	r2, r1
 8003484:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2204      	movs	r2, #4
 800348c:	4013      	ands	r3, r2
 800348e:	d009      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003490:	4ba1      	ldr	r3, [pc, #644]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003494:	2230      	movs	r2, #48	; 0x30
 8003496:	4393      	bics	r3, r2
 8003498:	0019      	movs	r1, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	4b9e      	ldr	r3, [pc, #632]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034a0:	430a      	orrs	r2, r1
 80034a2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2210      	movs	r2, #16
 80034aa:	4013      	ands	r3, r2
 80034ac:	d009      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034ae:	4b9a      	ldr	r3, [pc, #616]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b2:	4a9b      	ldr	r2, [pc, #620]	; (8003720 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	0019      	movs	r1, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691a      	ldr	r2, [r3, #16]
 80034bc:	4b96      	ldr	r3, [pc, #600]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034be:	430a      	orrs	r2, r1
 80034c0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	015b      	lsls	r3, r3, #5
 80034ca:	4013      	ands	r3, r2
 80034cc:	d009      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80034ce:	4b92      	ldr	r3, [pc, #584]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d2:	4a94      	ldr	r2, [pc, #592]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	0019      	movs	r1, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	695a      	ldr	r2, [r3, #20]
 80034dc:	4b8e      	ldr	r3, [pc, #568]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034de:	430a      	orrs	r2, r1
 80034e0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	2380      	movs	r3, #128	; 0x80
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4013      	ands	r3, r2
 80034ec:	d009      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034ee:	4b8a      	ldr	r3, [pc, #552]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f2:	4a8d      	ldr	r2, [pc, #564]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80034f4:	4013      	ands	r3, r2
 80034f6:	0019      	movs	r1, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034fc:	4b86      	ldr	r3, [pc, #536]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034fe:	430a      	orrs	r2, r1
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4013      	ands	r3, r2
 800350c:	d009      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800350e:	4b82      	ldr	r3, [pc, #520]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003512:	4a86      	ldr	r2, [pc, #536]	; (800372c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003514:	4013      	ands	r3, r2
 8003516:	0019      	movs	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800351c:	4b7e      	ldr	r3, [pc, #504]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800351e:	430a      	orrs	r2, r1
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2220      	movs	r2, #32
 8003528:	4013      	ands	r3, r2
 800352a:	d009      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800352c:	4b7a      	ldr	r3, [pc, #488]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800352e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003530:	4a7f      	ldr	r2, [pc, #508]	; (8003730 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003532:	4013      	ands	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	4b77      	ldr	r3, [pc, #476]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800353c:	430a      	orrs	r2, r1
 800353e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2240      	movs	r2, #64	; 0x40
 8003546:	4013      	ands	r3, r2
 8003548:	d009      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800354a:	4b73      	ldr	r3, [pc, #460]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800354c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354e:	4a79      	ldr	r2, [pc, #484]	; (8003734 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003550:	4013      	ands	r3, r2
 8003552:	0019      	movs	r1, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69da      	ldr	r2, [r3, #28]
 8003558:	4b6f      	ldr	r3, [pc, #444]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800355a:	430a      	orrs	r2, r1
 800355c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	2380      	movs	r3, #128	; 0x80
 8003564:	01db      	lsls	r3, r3, #7
 8003566:	4013      	ands	r3, r2
 8003568:	d015      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800356a:	4b6b      	ldr	r3, [pc, #428]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	0899      	lsrs	r1, r3, #2
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003576:	4b68      	ldr	r3, [pc, #416]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003578:	430a      	orrs	r2, r1
 800357a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003580:	2380      	movs	r3, #128	; 0x80
 8003582:	05db      	lsls	r3, r3, #23
 8003584:	429a      	cmp	r2, r3
 8003586:	d106      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003588:	4b63      	ldr	r3, [pc, #396]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800358a:	68da      	ldr	r2, [r3, #12]
 800358c:	4b62      	ldr	r3, [pc, #392]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800358e:	2180      	movs	r1, #128	; 0x80
 8003590:	0249      	lsls	r1, r1, #9
 8003592:	430a      	orrs	r2, r1
 8003594:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	031b      	lsls	r3, r3, #12
 800359e:	4013      	ands	r3, r2
 80035a0:	d009      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035a2:	4b5d      	ldr	r3, [pc, #372]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a6:	2240      	movs	r2, #64	; 0x40
 80035a8:	4393      	bics	r3, r2
 80035aa:	0019      	movs	r1, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035b0:	4b59      	ldr	r3, [pc, #356]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035b2:	430a      	orrs	r2, r1
 80035b4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	2380      	movs	r3, #128	; 0x80
 80035bc:	039b      	lsls	r3, r3, #14
 80035be:	4013      	ands	r3, r2
 80035c0:	d016      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80035c2:	4b55      	ldr	r3, [pc, #340]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c6:	4a5c      	ldr	r2, [pc, #368]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	0019      	movs	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035d0:	4b51      	ldr	r3, [pc, #324]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035d2:	430a      	orrs	r2, r1
 80035d4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035da:	2380      	movs	r3, #128	; 0x80
 80035dc:	03db      	lsls	r3, r3, #15
 80035de:	429a      	cmp	r2, r3
 80035e0:	d106      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80035e2:	4b4d      	ldr	r3, [pc, #308]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035e4:	68da      	ldr	r2, [r3, #12]
 80035e6:	4b4c      	ldr	r3, [pc, #304]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035e8:	2180      	movs	r1, #128	; 0x80
 80035ea:	0449      	lsls	r1, r1, #17
 80035ec:	430a      	orrs	r2, r1
 80035ee:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	2380      	movs	r3, #128	; 0x80
 80035f6:	03db      	lsls	r3, r3, #15
 80035f8:	4013      	ands	r3, r2
 80035fa:	d016      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80035fc:	4b46      	ldr	r3, [pc, #280]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003600:	4a4e      	ldr	r2, [pc, #312]	; (800373c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003602:	4013      	ands	r3, r2
 8003604:	0019      	movs	r1, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800360a:	4b43      	ldr	r3, [pc, #268]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800360c:	430a      	orrs	r2, r1
 800360e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003614:	2380      	movs	r3, #128	; 0x80
 8003616:	045b      	lsls	r3, r3, #17
 8003618:	429a      	cmp	r2, r3
 800361a:	d106      	bne.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800361c:	4b3e      	ldr	r3, [pc, #248]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	4b3d      	ldr	r3, [pc, #244]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003622:	2180      	movs	r1, #128	; 0x80
 8003624:	0449      	lsls	r1, r1, #17
 8003626:	430a      	orrs	r2, r1
 8003628:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	2380      	movs	r3, #128	; 0x80
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	4013      	ands	r3, r2
 8003634:	d014      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003636:	4b38      	ldr	r3, [pc, #224]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	2203      	movs	r2, #3
 800363c:	4393      	bics	r3, r2
 800363e:	0019      	movs	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a1a      	ldr	r2, [r3, #32]
 8003644:	4b34      	ldr	r3, [pc, #208]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003646:	430a      	orrs	r2, r1
 8003648:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d106      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003652:	4b31      	ldr	r3, [pc, #196]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	4b30      	ldr	r3, [pc, #192]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	0249      	lsls	r1, r1, #9
 800365c:	430a      	orrs	r2, r1
 800365e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	2380      	movs	r3, #128	; 0x80
 8003666:	019b      	lsls	r3, r3, #6
 8003668:	4013      	ands	r3, r2
 800366a:	d014      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800366c:	4b2a      	ldr	r3, [pc, #168]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800366e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003670:	220c      	movs	r2, #12
 8003672:	4393      	bics	r3, r2
 8003674:	0019      	movs	r1, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800367a:	4b27      	ldr	r3, [pc, #156]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800367c:	430a      	orrs	r2, r1
 800367e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	2b04      	cmp	r3, #4
 8003686:	d106      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003688:	4b23      	ldr	r3, [pc, #140]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	4b22      	ldr	r3, [pc, #136]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800368e:	2180      	movs	r1, #128	; 0x80
 8003690:	0249      	lsls	r1, r1, #9
 8003692:	430a      	orrs	r2, r1
 8003694:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	2380      	movs	r3, #128	; 0x80
 800369c:	045b      	lsls	r3, r3, #17
 800369e:	4013      	ands	r3, r2
 80036a0:	d016      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036a2:	4b1d      	ldr	r3, [pc, #116]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	4a22      	ldr	r2, [pc, #136]	; (8003730 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80036a8:	4013      	ands	r3, r2
 80036aa:	0019      	movs	r1, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036b2:	430a      	orrs	r2, r1
 80036b4:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036ba:	2380      	movs	r3, #128	; 0x80
 80036bc:	019b      	lsls	r3, r3, #6
 80036be:	429a      	cmp	r2, r3
 80036c0:	d106      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80036c2:	4b15      	ldr	r3, [pc, #84]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	4b14      	ldr	r3, [pc, #80]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036c8:	2180      	movs	r1, #128	; 0x80
 80036ca:	0449      	lsls	r1, r1, #17
 80036cc:	430a      	orrs	r2, r1
 80036ce:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	2380      	movs	r3, #128	; 0x80
 80036d6:	049b      	lsls	r3, r3, #18
 80036d8:	4013      	ands	r3, r2
 80036da:	d016      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036dc:	4b0e      	ldr	r3, [pc, #56]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e0:	4a10      	ldr	r2, [pc, #64]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	0019      	movs	r1, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036ea:	4b0b      	ldr	r3, [pc, #44]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036ec:	430a      	orrs	r2, r1
 80036ee:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036f4:	2380      	movs	r3, #128	; 0x80
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d106      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80036fc:	4b06      	ldr	r3, [pc, #24]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	4b05      	ldr	r3, [pc, #20]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003702:	2180      	movs	r1, #128	; 0x80
 8003704:	0449      	lsls	r1, r1, #17
 8003706:	430a      	orrs	r2, r1
 8003708:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800370a:	2312      	movs	r3, #18
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	781b      	ldrb	r3, [r3, #0]
}
 8003710:	0018      	movs	r0, r3
 8003712:	46bd      	mov	sp, r7
 8003714:	b006      	add	sp, #24
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40021000 	.word	0x40021000
 800371c:	efffffff 	.word	0xefffffff
 8003720:	fffff3ff 	.word	0xfffff3ff
 8003724:	fffffcff 	.word	0xfffffcff
 8003728:	fff3ffff 	.word	0xfff3ffff
 800372c:	ffcfffff 	.word	0xffcfffff
 8003730:	ffffcfff 	.word	0xffffcfff
 8003734:	ffff3fff 	.word	0xffff3fff
 8003738:	ffbfffff 	.word	0xffbfffff
 800373c:	feffffff 	.word	0xfeffffff

08003740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e04a      	b.n	80037e8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	223d      	movs	r2, #61	; 0x3d
 8003756:	5c9b      	ldrb	r3, [r3, r2]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d107      	bne.n	800376e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	223c      	movs	r2, #60	; 0x3c
 8003762:	2100      	movs	r1, #0
 8003764:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	0018      	movs	r0, r3
 800376a:	f7fd fb4d 	bl	8000e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	223d      	movs	r2, #61	; 0x3d
 8003772:	2102      	movs	r1, #2
 8003774:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3304      	adds	r3, #4
 800377e:	0019      	movs	r1, r3
 8003780:	0010      	movs	r0, r2
 8003782:	f000 fca1 	bl	80040c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2248      	movs	r2, #72	; 0x48
 800378a:	2101      	movs	r1, #1
 800378c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	223e      	movs	r2, #62	; 0x3e
 8003792:	2101      	movs	r1, #1
 8003794:	5499      	strb	r1, [r3, r2]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	223f      	movs	r2, #63	; 0x3f
 800379a:	2101      	movs	r1, #1
 800379c:	5499      	strb	r1, [r3, r2]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2240      	movs	r2, #64	; 0x40
 80037a2:	2101      	movs	r1, #1
 80037a4:	5499      	strb	r1, [r3, r2]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2241      	movs	r2, #65	; 0x41
 80037aa:	2101      	movs	r1, #1
 80037ac:	5499      	strb	r1, [r3, r2]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2242      	movs	r2, #66	; 0x42
 80037b2:	2101      	movs	r1, #1
 80037b4:	5499      	strb	r1, [r3, r2]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2243      	movs	r2, #67	; 0x43
 80037ba:	2101      	movs	r1, #1
 80037bc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2244      	movs	r2, #68	; 0x44
 80037c2:	2101      	movs	r1, #1
 80037c4:	5499      	strb	r1, [r3, r2]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2245      	movs	r2, #69	; 0x45
 80037ca:	2101      	movs	r1, #1
 80037cc:	5499      	strb	r1, [r3, r2]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2246      	movs	r2, #70	; 0x46
 80037d2:	2101      	movs	r1, #1
 80037d4:	5499      	strb	r1, [r3, r2]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2247      	movs	r2, #71	; 0x47
 80037da:	2101      	movs	r1, #1
 80037dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	223d      	movs	r2, #61	; 0x3d
 80037e2:	2101      	movs	r1, #1
 80037e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	0018      	movs	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b002      	add	sp, #8
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e04a      	b.n	8003898 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	223d      	movs	r2, #61	; 0x3d
 8003806:	5c9b      	ldrb	r3, [r3, r2]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d107      	bne.n	800381e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	223c      	movs	r2, #60	; 0x3c
 8003812:	2100      	movs	r1, #0
 8003814:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	0018      	movs	r0, r3
 800381a:	f000 f841 	bl	80038a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	223d      	movs	r2, #61	; 0x3d
 8003822:	2102      	movs	r1, #2
 8003824:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	0019      	movs	r1, r3
 8003830:	0010      	movs	r0, r2
 8003832:	f000 fc49 	bl	80040c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2248      	movs	r2, #72	; 0x48
 800383a:	2101      	movs	r1, #1
 800383c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	223e      	movs	r2, #62	; 0x3e
 8003842:	2101      	movs	r1, #1
 8003844:	5499      	strb	r1, [r3, r2]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	223f      	movs	r2, #63	; 0x3f
 800384a:	2101      	movs	r1, #1
 800384c:	5499      	strb	r1, [r3, r2]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2240      	movs	r2, #64	; 0x40
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2241      	movs	r2, #65	; 0x41
 800385a:	2101      	movs	r1, #1
 800385c:	5499      	strb	r1, [r3, r2]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2242      	movs	r2, #66	; 0x42
 8003862:	2101      	movs	r1, #1
 8003864:	5499      	strb	r1, [r3, r2]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2243      	movs	r2, #67	; 0x43
 800386a:	2101      	movs	r1, #1
 800386c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2244      	movs	r2, #68	; 0x44
 8003872:	2101      	movs	r1, #1
 8003874:	5499      	strb	r1, [r3, r2]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2245      	movs	r2, #69	; 0x45
 800387a:	2101      	movs	r1, #1
 800387c:	5499      	strb	r1, [r3, r2]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2246      	movs	r2, #70	; 0x46
 8003882:	2101      	movs	r1, #1
 8003884:	5499      	strb	r1, [r3, r2]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2247      	movs	r2, #71	; 0x47
 800388a:	2101      	movs	r1, #1
 800388c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	223d      	movs	r2, #61	; 0x3d
 8003892:	2101      	movs	r1, #1
 8003894:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	0018      	movs	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	b002      	add	sp, #8
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038a8:	46c0      	nop			; (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b002      	add	sp, #8
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d108      	bne.n	80038d2 <HAL_TIM_PWM_Start+0x22>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	223e      	movs	r2, #62	; 0x3e
 80038c4:	5c9b      	ldrb	r3, [r3, r2]
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	1e5a      	subs	r2, r3, #1
 80038cc:	4193      	sbcs	r3, r2
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	e037      	b.n	8003942 <HAL_TIM_PWM_Start+0x92>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d108      	bne.n	80038ea <HAL_TIM_PWM_Start+0x3a>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	223f      	movs	r2, #63	; 0x3f
 80038dc:	5c9b      	ldrb	r3, [r3, r2]
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	3b01      	subs	r3, #1
 80038e2:	1e5a      	subs	r2, r3, #1
 80038e4:	4193      	sbcs	r3, r2
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	e02b      	b.n	8003942 <HAL_TIM_PWM_Start+0x92>
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d108      	bne.n	8003902 <HAL_TIM_PWM_Start+0x52>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2240      	movs	r2, #64	; 0x40
 80038f4:	5c9b      	ldrb	r3, [r3, r2]
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	3b01      	subs	r3, #1
 80038fa:	1e5a      	subs	r2, r3, #1
 80038fc:	4193      	sbcs	r3, r2
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	e01f      	b.n	8003942 <HAL_TIM_PWM_Start+0x92>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b0c      	cmp	r3, #12
 8003906:	d108      	bne.n	800391a <HAL_TIM_PWM_Start+0x6a>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2241      	movs	r2, #65	; 0x41
 800390c:	5c9b      	ldrb	r3, [r3, r2]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	3b01      	subs	r3, #1
 8003912:	1e5a      	subs	r2, r3, #1
 8003914:	4193      	sbcs	r3, r2
 8003916:	b2db      	uxtb	r3, r3
 8003918:	e013      	b.n	8003942 <HAL_TIM_PWM_Start+0x92>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b10      	cmp	r3, #16
 800391e:	d108      	bne.n	8003932 <HAL_TIM_PWM_Start+0x82>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2242      	movs	r2, #66	; 0x42
 8003924:	5c9b      	ldrb	r3, [r3, r2]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	3b01      	subs	r3, #1
 800392a:	1e5a      	subs	r2, r3, #1
 800392c:	4193      	sbcs	r3, r2
 800392e:	b2db      	uxtb	r3, r3
 8003930:	e007      	b.n	8003942 <HAL_TIM_PWM_Start+0x92>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2243      	movs	r2, #67	; 0x43
 8003936:	5c9b      	ldrb	r3, [r3, r2]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	3b01      	subs	r3, #1
 800393c:	1e5a      	subs	r2, r3, #1
 800393e:	4193      	sbcs	r3, r2
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e090      	b.n	8003a6c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d104      	bne.n	800395a <HAL_TIM_PWM_Start+0xaa>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	223e      	movs	r2, #62	; 0x3e
 8003954:	2102      	movs	r1, #2
 8003956:	5499      	strb	r1, [r3, r2]
 8003958:	e023      	b.n	80039a2 <HAL_TIM_PWM_Start+0xf2>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b04      	cmp	r3, #4
 800395e:	d104      	bne.n	800396a <HAL_TIM_PWM_Start+0xba>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	223f      	movs	r2, #63	; 0x3f
 8003964:	2102      	movs	r1, #2
 8003966:	5499      	strb	r1, [r3, r2]
 8003968:	e01b      	b.n	80039a2 <HAL_TIM_PWM_Start+0xf2>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b08      	cmp	r3, #8
 800396e:	d104      	bne.n	800397a <HAL_TIM_PWM_Start+0xca>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2240      	movs	r2, #64	; 0x40
 8003974:	2102      	movs	r1, #2
 8003976:	5499      	strb	r1, [r3, r2]
 8003978:	e013      	b.n	80039a2 <HAL_TIM_PWM_Start+0xf2>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	2b0c      	cmp	r3, #12
 800397e:	d104      	bne.n	800398a <HAL_TIM_PWM_Start+0xda>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2241      	movs	r2, #65	; 0x41
 8003984:	2102      	movs	r1, #2
 8003986:	5499      	strb	r1, [r3, r2]
 8003988:	e00b      	b.n	80039a2 <HAL_TIM_PWM_Start+0xf2>
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b10      	cmp	r3, #16
 800398e:	d104      	bne.n	800399a <HAL_TIM_PWM_Start+0xea>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2242      	movs	r2, #66	; 0x42
 8003994:	2102      	movs	r1, #2
 8003996:	5499      	strb	r1, [r3, r2]
 8003998:	e003      	b.n	80039a2 <HAL_TIM_PWM_Start+0xf2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2243      	movs	r2, #67	; 0x43
 800399e:	2102      	movs	r1, #2
 80039a0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6839      	ldr	r1, [r7, #0]
 80039a8:	2201      	movs	r2, #1
 80039aa:	0018      	movs	r0, r3
 80039ac:	f000 ff76 	bl	800489c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a2f      	ldr	r2, [pc, #188]	; (8003a74 <HAL_TIM_PWM_Start+0x1c4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00e      	beq.n	80039d8 <HAL_TIM_PWM_Start+0x128>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a2e      	ldr	r2, [pc, #184]	; (8003a78 <HAL_TIM_PWM_Start+0x1c8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d009      	beq.n	80039d8 <HAL_TIM_PWM_Start+0x128>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a2c      	ldr	r2, [pc, #176]	; (8003a7c <HAL_TIM_PWM_Start+0x1cc>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d004      	beq.n	80039d8 <HAL_TIM_PWM_Start+0x128>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a2b      	ldr	r2, [pc, #172]	; (8003a80 <HAL_TIM_PWM_Start+0x1d0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d101      	bne.n	80039dc <HAL_TIM_PWM_Start+0x12c>
 80039d8:	2301      	movs	r3, #1
 80039da:	e000      	b.n	80039de <HAL_TIM_PWM_Start+0x12e>
 80039dc:	2300      	movs	r3, #0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2180      	movs	r1, #128	; 0x80
 80039ee:	0209      	lsls	r1, r1, #8
 80039f0:	430a      	orrs	r2, r1
 80039f2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a1e      	ldr	r2, [pc, #120]	; (8003a74 <HAL_TIM_PWM_Start+0x1c4>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d014      	beq.n	8003a28 <HAL_TIM_PWM_Start+0x178>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	2380      	movs	r3, #128	; 0x80
 8003a04:	05db      	lsls	r3, r3, #23
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d00e      	beq.n	8003a28 <HAL_TIM_PWM_Start+0x178>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a1d      	ldr	r2, [pc, #116]	; (8003a84 <HAL_TIM_PWM_Start+0x1d4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d009      	beq.n	8003a28 <HAL_TIM_PWM_Start+0x178>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a1b      	ldr	r2, [pc, #108]	; (8003a88 <HAL_TIM_PWM_Start+0x1d8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d004      	beq.n	8003a28 <HAL_TIM_PWM_Start+0x178>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a15      	ldr	r2, [pc, #84]	; (8003a78 <HAL_TIM_PWM_Start+0x1c8>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d116      	bne.n	8003a56 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	4a17      	ldr	r2, [pc, #92]	; (8003a8c <HAL_TIM_PWM_Start+0x1dc>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2b06      	cmp	r3, #6
 8003a38:	d016      	beq.n	8003a68 <HAL_TIM_PWM_Start+0x1b8>
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	2380      	movs	r3, #128	; 0x80
 8003a3e:	025b      	lsls	r3, r3, #9
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d011      	beq.n	8003a68 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2101      	movs	r1, #1
 8003a50:	430a      	orrs	r2, r1
 8003a52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a54:	e008      	b.n	8003a68 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2101      	movs	r1, #1
 8003a62:	430a      	orrs	r2, r1
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e000      	b.n	8003a6a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a68:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	b004      	add	sp, #16
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40012c00 	.word	0x40012c00
 8003a78:	40014000 	.word	0x40014000
 8003a7c:	40014400 	.word	0x40014400
 8003a80:	40014800 	.word	0x40014800
 8003a84:	40000400 	.word	0x40000400
 8003a88:	40000800 	.word	0x40000800
 8003a8c:	00010007 	.word	0x00010007

08003a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d124      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	2202      	movs	r2, #2
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d11d      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2203      	movs	r2, #3
 8003aba:	4252      	negs	r2, r2
 8003abc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	2203      	movs	r2, #3
 8003acc:	4013      	ands	r3, r2
 8003ace:	d004      	beq.n	8003ada <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f000 fae0 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003ad8:	e007      	b.n	8003aea <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f000 fad3 	bl	8004088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 fadf 	bl	80040a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2204      	movs	r2, #4
 8003af8:	4013      	ands	r3, r2
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d125      	bne.n	8003b4a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	2204      	movs	r2, #4
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d11e      	bne.n	8003b4a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2205      	movs	r2, #5
 8003b12:	4252      	negs	r2, r2
 8003b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2202      	movs	r2, #2
 8003b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	23c0      	movs	r3, #192	; 0xc0
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	4013      	ands	r3, r2
 8003b28:	d004      	beq.n	8003b34 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f000 fab3 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003b32:	e007      	b.n	8003b44 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	0018      	movs	r0, r3
 8003b38:	f000 faa6 	bl	8004088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f000 fab2 	bl	80040a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	2208      	movs	r2, #8
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d124      	bne.n	8003ba2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2208      	movs	r2, #8
 8003b60:	4013      	ands	r3, r2
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d11d      	bne.n	8003ba2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2209      	movs	r2, #9
 8003b6c:	4252      	negs	r2, r2
 8003b6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2204      	movs	r2, #4
 8003b74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	4013      	ands	r3, r2
 8003b80:	d004      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	0018      	movs	r0, r3
 8003b86:	f000 fa87 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003b8a:	e007      	b.n	8003b9c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f000 fa7a 	bl	8004088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	0018      	movs	r0, r3
 8003b98:	f000 fa86 	bl	80040a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	2210      	movs	r2, #16
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b10      	cmp	r3, #16
 8003bae:	d125      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	2210      	movs	r2, #16
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d11e      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2211      	movs	r2, #17
 8003bc4:	4252      	negs	r2, r2
 8003bc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2208      	movs	r2, #8
 8003bcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	69da      	ldr	r2, [r3, #28]
 8003bd4:	23c0      	movs	r3, #192	; 0xc0
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d004      	beq.n	8003be6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	0018      	movs	r0, r3
 8003be0:	f000 fa5a 	bl	8004098 <HAL_TIM_IC_CaptureCallback>
 8003be4:	e007      	b.n	8003bf6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	0018      	movs	r0, r3
 8003bea:	f000 fa4d 	bl	8004088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f000 fa59 	bl	80040a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	2201      	movs	r2, #1
 8003c04:	4013      	ands	r3, r2
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d10f      	bne.n	8003c2a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	2201      	movs	r2, #1
 8003c12:	4013      	ands	r3, r2
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d108      	bne.n	8003c2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	4252      	negs	r2, r2
 8003c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	0018      	movs	r0, r3
 8003c26:	f000 fa27 	bl	8004078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	2280      	movs	r2, #128	; 0x80
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b80      	cmp	r3, #128	; 0x80
 8003c36:	d10f      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b80      	cmp	r3, #128	; 0x80
 8003c44:	d108      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2281      	movs	r2, #129	; 0x81
 8003c4c:	4252      	negs	r2, r2
 8003c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	0018      	movs	r0, r3
 8003c54:	f000 fec4 	bl	80049e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691a      	ldr	r2, [r3, #16]
 8003c5e:	2380      	movs	r3, #128	; 0x80
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	401a      	ands	r2, r3
 8003c64:	2380      	movs	r3, #128	; 0x80
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d10e      	bne.n	8003c8a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	4013      	ands	r3, r2
 8003c76:	2b80      	cmp	r3, #128	; 0x80
 8003c78:	d107      	bne.n	8003c8a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a1c      	ldr	r2, [pc, #112]	; (8003cf0 <HAL_TIM_IRQHandler+0x260>)
 8003c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	0018      	movs	r0, r3
 8003c86:	f000 feb3 	bl	80049f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	2240      	movs	r2, #64	; 0x40
 8003c92:	4013      	ands	r3, r2
 8003c94:	2b40      	cmp	r3, #64	; 0x40
 8003c96:	d10f      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	2240      	movs	r2, #64	; 0x40
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b40      	cmp	r3, #64	; 0x40
 8003ca4:	d108      	bne.n	8003cb8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2241      	movs	r2, #65	; 0x41
 8003cac:	4252      	negs	r2, r2
 8003cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f000 fa00 	bl	80040b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	2b20      	cmp	r3, #32
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2220      	movs	r2, #32
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b20      	cmp	r3, #32
 8003cd2:	d108      	bne.n	8003ce6 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2221      	movs	r2, #33	; 0x21
 8003cda:	4252      	negs	r2, r2
 8003cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f000 fe75 	bl	80049d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b002      	add	sp, #8
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	fffffeff 	.word	0xfffffeff

08003cf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	223c      	movs	r2, #60	; 0x3c
 8003d04:	5c9b      	ldrb	r3, [r3, r2]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	e0df      	b.n	8003ece <HAL_TIM_PWM_ConfigChannel+0x1da>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	223c      	movs	r2, #60	; 0x3c
 8003d12:	2101      	movs	r1, #1
 8003d14:	5499      	strb	r1, [r3, r2]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b14      	cmp	r3, #20
 8003d1a:	d900      	bls.n	8003d1e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8003d1c:	e0d1      	b.n	8003ec2 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	009a      	lsls	r2, r3, #2
 8003d22:	4b6d      	ldr	r3, [pc, #436]	; (8003ed8 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8003d24:	18d3      	adds	r3, r2, r3
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	0011      	movs	r1, r2
 8003d32:	0018      	movs	r0, r3
 8003d34:	f000 fa52 	bl	80041dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2108      	movs	r1, #8
 8003d44:	430a      	orrs	r2, r1
 8003d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2104      	movs	r1, #4
 8003d54:	438a      	bics	r2, r1
 8003d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6999      	ldr	r1, [r3, #24]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	691a      	ldr	r2, [r3, #16]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	619a      	str	r2, [r3, #24]
      break;
 8003d6a:	e0ab      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	0011      	movs	r1, r2
 8003d74:	0018      	movs	r0, r3
 8003d76:	f000 fabb 	bl	80042f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699a      	ldr	r2, [r3, #24]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2180      	movs	r1, #128	; 0x80
 8003d86:	0109      	lsls	r1, r1, #4
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699a      	ldr	r2, [r3, #24]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4951      	ldr	r1, [pc, #324]	; (8003edc <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8003d98:	400a      	ands	r2, r1
 8003d9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6999      	ldr	r1, [r3, #24]
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	021a      	lsls	r2, r3, #8
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	619a      	str	r2, [r3, #24]
      break;
 8003db0:	e088      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	0011      	movs	r1, r2
 8003dba:	0018      	movs	r0, r3
 8003dbc:	f000 fb1c 	bl	80043f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	69da      	ldr	r2, [r3, #28]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2108      	movs	r1, #8
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	69da      	ldr	r2, [r3, #28]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2104      	movs	r1, #4
 8003ddc:	438a      	bics	r2, r1
 8003dde:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69d9      	ldr	r1, [r3, #28]
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	61da      	str	r2, [r3, #28]
      break;
 8003df2:	e067      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	0011      	movs	r1, r2
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	f000 fb83 	bl	8004508 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2180      	movs	r1, #128	; 0x80
 8003e0e:	0109      	lsls	r1, r1, #4
 8003e10:	430a      	orrs	r2, r1
 8003e12:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	69da      	ldr	r2, [r3, #28]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	492f      	ldr	r1, [pc, #188]	; (8003edc <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8003e20:	400a      	ands	r2, r1
 8003e22:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	69d9      	ldr	r1, [r3, #28]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	021a      	lsls	r2, r3, #8
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	61da      	str	r2, [r3, #28]
      break;
 8003e38:	e044      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	0011      	movs	r1, r2
 8003e42:	0018      	movs	r0, r3
 8003e44:	f000 fbca 	bl	80045dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2108      	movs	r1, #8
 8003e54:	430a      	orrs	r2, r1
 8003e56:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2104      	movs	r1, #4
 8003e64:	438a      	bics	r2, r1
 8003e66:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003e7a:	e023      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	0011      	movs	r1, r2
 8003e84:	0018      	movs	r0, r3
 8003e86:	f000 fc09 	bl	800469c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2180      	movs	r1, #128	; 0x80
 8003e96:	0109      	lsls	r1, r1, #4
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	490d      	ldr	r1, [pc, #52]	; (8003edc <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8003ea8:	400a      	ands	r2, r1
 8003eaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	021a      	lsls	r2, r3, #8
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003ec0:	e000      	b.n	8003ec4 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 8003ec2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	223c      	movs	r2, #60	; 0x3c
 8003ec8:	2100      	movs	r1, #0
 8003eca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	0018      	movs	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b004      	add	sp, #16
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	08004d0c 	.word	0x08004d0c
 8003edc:	fffffbff 	.word	0xfffffbff

08003ee0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	223c      	movs	r2, #60	; 0x3c
 8003eee:	5c9b      	ldrb	r3, [r3, r2]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_TIM_ConfigClockSource+0x18>
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	e0b7      	b.n	8004068 <HAL_TIM_ConfigClockSource+0x188>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	223c      	movs	r2, #60	; 0x3c
 8003efc:	2101      	movs	r1, #1
 8003efe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	223d      	movs	r2, #61	; 0x3d
 8003f04:	2102      	movs	r1, #2
 8003f06:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4a57      	ldr	r2, [pc, #348]	; (8004070 <HAL_TIM_ConfigClockSource+0x190>)
 8003f14:	4013      	ands	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4a56      	ldr	r2, [pc, #344]	; (8004074 <HAL_TIM_ConfigClockSource+0x194>)
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2280      	movs	r2, #128	; 0x80
 8003f2e:	0192      	lsls	r2, r2, #6
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d040      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0xd6>
 8003f34:	2280      	movs	r2, #128	; 0x80
 8003f36:	0192      	lsls	r2, r2, #6
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d900      	bls.n	8003f3e <HAL_TIM_ConfigClockSource+0x5e>
 8003f3c:	e088      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f3e:	2280      	movs	r2, #128	; 0x80
 8003f40:	0152      	lsls	r2, r2, #5
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d100      	bne.n	8003f48 <HAL_TIM_ConfigClockSource+0x68>
 8003f46:	e085      	b.n	8004054 <HAL_TIM_ConfigClockSource+0x174>
 8003f48:	2280      	movs	r2, #128	; 0x80
 8003f4a:	0152      	lsls	r2, r2, #5
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d900      	bls.n	8003f52 <HAL_TIM_ConfigClockSource+0x72>
 8003f50:	e07e      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f52:	2b70      	cmp	r3, #112	; 0x70
 8003f54:	d018      	beq.n	8003f88 <HAL_TIM_ConfigClockSource+0xa8>
 8003f56:	d900      	bls.n	8003f5a <HAL_TIM_ConfigClockSource+0x7a>
 8003f58:	e07a      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f5a:	2b60      	cmp	r3, #96	; 0x60
 8003f5c:	d04f      	beq.n	8003ffe <HAL_TIM_ConfigClockSource+0x11e>
 8003f5e:	d900      	bls.n	8003f62 <HAL_TIM_ConfigClockSource+0x82>
 8003f60:	e076      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f62:	2b50      	cmp	r3, #80	; 0x50
 8003f64:	d03b      	beq.n	8003fde <HAL_TIM_ConfigClockSource+0xfe>
 8003f66:	d900      	bls.n	8003f6a <HAL_TIM_ConfigClockSource+0x8a>
 8003f68:	e072      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f6a:	2b40      	cmp	r3, #64	; 0x40
 8003f6c:	d057      	beq.n	800401e <HAL_TIM_ConfigClockSource+0x13e>
 8003f6e:	d900      	bls.n	8003f72 <HAL_TIM_ConfigClockSource+0x92>
 8003f70:	e06e      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f72:	2b30      	cmp	r3, #48	; 0x30
 8003f74:	d063      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x15e>
 8003f76:	d86b      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	d060      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x15e>
 8003f7c:	d868      	bhi.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d05d      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x15e>
 8003f82:	2b10      	cmp	r3, #16
 8003f84:	d05b      	beq.n	800403e <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003f86:	e063      	b.n	8004050 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	6899      	ldr	r1, [r3, #8]
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f000 fc60 	bl	800485c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2277      	movs	r2, #119	; 0x77
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	609a      	str	r2, [r3, #8]
      break;
 8003fb4:	e04f      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6899      	ldr	r1, [r3, #8]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f000 fc49 	bl	800485c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2180      	movs	r1, #128	; 0x80
 8003fd6:	01c9      	lsls	r1, r1, #7
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	609a      	str	r2, [r3, #8]
      break;
 8003fdc:	e03b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	001a      	movs	r2, r3
 8003fec:	f000 fbba 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2150      	movs	r1, #80	; 0x50
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	f000 fc14 	bl	8004824 <TIM_ITRx_SetConfig>
      break;
 8003ffc:	e02b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	6859      	ldr	r1, [r3, #4]
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	001a      	movs	r2, r3
 800400c:	f000 fbd8 	bl	80047c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2160      	movs	r1, #96	; 0x60
 8004016:	0018      	movs	r0, r3
 8004018:	f000 fc04 	bl	8004824 <TIM_ITRx_SetConfig>
      break;
 800401c:	e01b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	6859      	ldr	r1, [r3, #4]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	001a      	movs	r2, r3
 800402c:	f000 fb9a 	bl	8004764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2140      	movs	r1, #64	; 0x40
 8004036:	0018      	movs	r0, r3
 8004038:	f000 fbf4 	bl	8004824 <TIM_ITRx_SetConfig>
      break;
 800403c:	e00b      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	0019      	movs	r1, r3
 8004048:	0010      	movs	r0, r2
 800404a:	f000 fbeb 	bl	8004824 <TIM_ITRx_SetConfig>
        break;
 800404e:	e002      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004050:	46c0      	nop			; (mov r8, r8)
 8004052:	e000      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004054:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	223d      	movs	r2, #61	; 0x3d
 800405a:	2101      	movs	r1, #1
 800405c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	223c      	movs	r2, #60	; 0x3c
 8004062:	2100      	movs	r1, #0
 8004064:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	0018      	movs	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	b004      	add	sp, #16
 800406e:	bd80      	pop	{r7, pc}
 8004070:	ffceff88 	.word	0xffceff88
 8004074:	ffff00ff 	.word	0xffff00ff

08004078 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004080:	46c0      	nop			; (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	b002      	add	sp, #8
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004090:	46c0      	nop			; (mov r8, r8)
 8004092:	46bd      	mov	sp, r7
 8004094:	b002      	add	sp, #8
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040a0:	46c0      	nop			; (mov r8, r8)
 80040a2:	46bd      	mov	sp, r7
 80040a4:	b002      	add	sp, #8
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040b0:	46c0      	nop			; (mov r8, r8)
 80040b2:	46bd      	mov	sp, r7
 80040b4:	b002      	add	sp, #8
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040c0:	46c0      	nop			; (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b002      	add	sp, #8
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a38      	ldr	r2, [pc, #224]	; (80041bc <TIM_Base_SetConfig+0xf4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d00c      	beq.n	80040fa <TIM_Base_SetConfig+0x32>
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	2380      	movs	r3, #128	; 0x80
 80040e4:	05db      	lsls	r3, r3, #23
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d007      	beq.n	80040fa <TIM_Base_SetConfig+0x32>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a34      	ldr	r2, [pc, #208]	; (80041c0 <TIM_Base_SetConfig+0xf8>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d003      	beq.n	80040fa <TIM_Base_SetConfig+0x32>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a33      	ldr	r2, [pc, #204]	; (80041c4 <TIM_Base_SetConfig+0xfc>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d108      	bne.n	800410c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2270      	movs	r2, #112	; 0x70
 80040fe:	4393      	bics	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	4313      	orrs	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a2b      	ldr	r2, [pc, #172]	; (80041bc <TIM_Base_SetConfig+0xf4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d01c      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	2380      	movs	r3, #128	; 0x80
 8004118:	05db      	lsls	r3, r3, #23
 800411a:	429a      	cmp	r2, r3
 800411c:	d017      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a27      	ldr	r2, [pc, #156]	; (80041c0 <TIM_Base_SetConfig+0xf8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d013      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a26      	ldr	r2, [pc, #152]	; (80041c4 <TIM_Base_SetConfig+0xfc>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d00f      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a25      	ldr	r2, [pc, #148]	; (80041c8 <TIM_Base_SetConfig+0x100>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00b      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a24      	ldr	r2, [pc, #144]	; (80041cc <TIM_Base_SetConfig+0x104>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d007      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a23      	ldr	r2, [pc, #140]	; (80041d0 <TIM_Base_SetConfig+0x108>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d003      	beq.n	800414e <TIM_Base_SetConfig+0x86>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a22      	ldr	r2, [pc, #136]	; (80041d4 <TIM_Base_SetConfig+0x10c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d108      	bne.n	8004160 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4a21      	ldr	r2, [pc, #132]	; (80041d8 <TIM_Base_SetConfig+0x110>)
 8004152:	4013      	ands	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2280      	movs	r2, #128	; 0x80
 8004164:	4393      	bics	r3, r2
 8004166:	001a      	movs	r2, r3
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	4313      	orrs	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a0c      	ldr	r2, [pc, #48]	; (80041bc <TIM_Base_SetConfig+0xf4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00b      	beq.n	80041a6 <TIM_Base_SetConfig+0xde>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a0e      	ldr	r2, [pc, #56]	; (80041cc <TIM_Base_SetConfig+0x104>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d007      	beq.n	80041a6 <TIM_Base_SetConfig+0xde>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a0d      	ldr	r2, [pc, #52]	; (80041d0 <TIM_Base_SetConfig+0x108>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d003      	beq.n	80041a6 <TIM_Base_SetConfig+0xde>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a0c      	ldr	r2, [pc, #48]	; (80041d4 <TIM_Base_SetConfig+0x10c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d103      	bne.n	80041ae <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	691a      	ldr	r2, [r3, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	615a      	str	r2, [r3, #20]
}
 80041b4:	46c0      	nop			; (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b004      	add	sp, #16
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40002000 	.word	0x40002000
 80041cc:	40014000 	.word	0x40014000
 80041d0:	40014400 	.word	0x40014400
 80041d4:	40014800 	.word	0x40014800
 80041d8:	fffffcff 	.word	0xfffffcff

080041dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	2201      	movs	r2, #1
 80041ec:	4393      	bics	r3, r2
 80041ee:	001a      	movs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4a32      	ldr	r2, [pc, #200]	; (80042d4 <TIM_OC1_SetConfig+0xf8>)
 800420a:	4013      	ands	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2203      	movs	r2, #3
 8004212:	4393      	bics	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	4313      	orrs	r3, r2
 800421e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	2202      	movs	r2, #2
 8004224:	4393      	bics	r3, r2
 8004226:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	4313      	orrs	r3, r2
 8004230:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a28      	ldr	r2, [pc, #160]	; (80042d8 <TIM_OC1_SetConfig+0xfc>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00b      	beq.n	8004252 <TIM_OC1_SetConfig+0x76>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a27      	ldr	r2, [pc, #156]	; (80042dc <TIM_OC1_SetConfig+0x100>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d007      	beq.n	8004252 <TIM_OC1_SetConfig+0x76>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a26      	ldr	r2, [pc, #152]	; (80042e0 <TIM_OC1_SetConfig+0x104>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d003      	beq.n	8004252 <TIM_OC1_SetConfig+0x76>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a25      	ldr	r2, [pc, #148]	; (80042e4 <TIM_OC1_SetConfig+0x108>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d10c      	bne.n	800426c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2208      	movs	r2, #8
 8004256:	4393      	bics	r3, r2
 8004258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2204      	movs	r2, #4
 8004268:	4393      	bics	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a1a      	ldr	r2, [pc, #104]	; (80042d8 <TIM_OC1_SetConfig+0xfc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00b      	beq.n	800428c <TIM_OC1_SetConfig+0xb0>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a19      	ldr	r2, [pc, #100]	; (80042dc <TIM_OC1_SetConfig+0x100>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d007      	beq.n	800428c <TIM_OC1_SetConfig+0xb0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a18      	ldr	r2, [pc, #96]	; (80042e0 <TIM_OC1_SetConfig+0x104>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d003      	beq.n	800428c <TIM_OC1_SetConfig+0xb0>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a17      	ldr	r2, [pc, #92]	; (80042e4 <TIM_OC1_SetConfig+0x108>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d111      	bne.n	80042b0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4a16      	ldr	r2, [pc, #88]	; (80042e8 <TIM_OC1_SetConfig+0x10c>)
 8004290:	4013      	ands	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4a15      	ldr	r2, [pc, #84]	; (80042ec <TIM_OC1_SetConfig+0x110>)
 8004298:	4013      	ands	r3, r2
 800429a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	621a      	str	r2, [r3, #32]
}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b006      	add	sp, #24
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	fffeff8f 	.word	0xfffeff8f
 80042d8:	40012c00 	.word	0x40012c00
 80042dc:	40014000 	.word	0x40014000
 80042e0:	40014400 	.word	0x40014400
 80042e4:	40014800 	.word	0x40014800
 80042e8:	fffffeff 	.word	0xfffffeff
 80042ec:	fffffdff 	.word	0xfffffdff

080042f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	2210      	movs	r2, #16
 8004300:	4393      	bics	r3, r2
 8004302:	001a      	movs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	4a2e      	ldr	r2, [pc, #184]	; (80043d8 <TIM_OC2_SetConfig+0xe8>)
 800431e:	4013      	ands	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4a2d      	ldr	r2, [pc, #180]	; (80043dc <TIM_OC2_SetConfig+0xec>)
 8004326:	4013      	ands	r3, r2
 8004328:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2220      	movs	r2, #32
 800433a:	4393      	bics	r3, r2
 800433c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a24      	ldr	r2, [pc, #144]	; (80043e0 <TIM_OC2_SetConfig+0xf0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d10d      	bne.n	800436e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2280      	movs	r2, #128	; 0x80
 8004356:	4393      	bics	r3, r2
 8004358:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	4313      	orrs	r3, r2
 8004364:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	2240      	movs	r2, #64	; 0x40
 800436a:	4393      	bics	r3, r2
 800436c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a1b      	ldr	r2, [pc, #108]	; (80043e0 <TIM_OC2_SetConfig+0xf0>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d00b      	beq.n	800438e <TIM_OC2_SetConfig+0x9e>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a1a      	ldr	r2, [pc, #104]	; (80043e4 <TIM_OC2_SetConfig+0xf4>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d007      	beq.n	800438e <TIM_OC2_SetConfig+0x9e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a19      	ldr	r2, [pc, #100]	; (80043e8 <TIM_OC2_SetConfig+0xf8>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d003      	beq.n	800438e <TIM_OC2_SetConfig+0x9e>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a18      	ldr	r2, [pc, #96]	; (80043ec <TIM_OC2_SetConfig+0xfc>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d113      	bne.n	80043b6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4a17      	ldr	r2, [pc, #92]	; (80043f0 <TIM_OC2_SetConfig+0x100>)
 8004392:	4013      	ands	r3, r2
 8004394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	4a16      	ldr	r2, [pc, #88]	; (80043f4 <TIM_OC2_SetConfig+0x104>)
 800439a:	4013      	ands	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	621a      	str	r2, [r3, #32]
}
 80043d0:	46c0      	nop			; (mov r8, r8)
 80043d2:	46bd      	mov	sp, r7
 80043d4:	b006      	add	sp, #24
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	feff8fff 	.word	0xfeff8fff
 80043dc:	fffffcff 	.word	0xfffffcff
 80043e0:	40012c00 	.word	0x40012c00
 80043e4:	40014000 	.word	0x40014000
 80043e8:	40014400 	.word	0x40014400
 80043ec:	40014800 	.word	0x40014800
 80043f0:	fffffbff 	.word	0xfffffbff
 80043f4:	fffff7ff 	.word	0xfffff7ff

080043f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	4a35      	ldr	r2, [pc, #212]	; (80044dc <TIM_OC3_SetConfig+0xe4>)
 8004408:	401a      	ands	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4a2f      	ldr	r2, [pc, #188]	; (80044e0 <TIM_OC3_SetConfig+0xe8>)
 8004424:	4013      	ands	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2203      	movs	r2, #3
 800442c:	4393      	bics	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	4a29      	ldr	r2, [pc, #164]	; (80044e4 <TIM_OC3_SetConfig+0xec>)
 800443e:	4013      	ands	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a25      	ldr	r2, [pc, #148]	; (80044e8 <TIM_OC3_SetConfig+0xf0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d10d      	bne.n	8004472 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	4a24      	ldr	r2, [pc, #144]	; (80044ec <TIM_OC3_SetConfig+0xf4>)
 800445a:	4013      	ands	r3, r2
 800445c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	4a20      	ldr	r2, [pc, #128]	; (80044f0 <TIM_OC3_SetConfig+0xf8>)
 800446e:	4013      	ands	r3, r2
 8004470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1c      	ldr	r2, [pc, #112]	; (80044e8 <TIM_OC3_SetConfig+0xf0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00b      	beq.n	8004492 <TIM_OC3_SetConfig+0x9a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1d      	ldr	r2, [pc, #116]	; (80044f4 <TIM_OC3_SetConfig+0xfc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d007      	beq.n	8004492 <TIM_OC3_SetConfig+0x9a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1c      	ldr	r2, [pc, #112]	; (80044f8 <TIM_OC3_SetConfig+0x100>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d003      	beq.n	8004492 <TIM_OC3_SetConfig+0x9a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a1b      	ldr	r2, [pc, #108]	; (80044fc <TIM_OC3_SetConfig+0x104>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d113      	bne.n	80044ba <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4a1a      	ldr	r2, [pc, #104]	; (8004500 <TIM_OC3_SetConfig+0x108>)
 8004496:	4013      	ands	r3, r2
 8004498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	4a19      	ldr	r2, [pc, #100]	; (8004504 <TIM_OC3_SetConfig+0x10c>)
 800449e:	4013      	ands	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	621a      	str	r2, [r3, #32]
}
 80044d4:	46c0      	nop			; (mov r8, r8)
 80044d6:	46bd      	mov	sp, r7
 80044d8:	b006      	add	sp, #24
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	fffffeff 	.word	0xfffffeff
 80044e0:	fffeff8f 	.word	0xfffeff8f
 80044e4:	fffffdff 	.word	0xfffffdff
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	fffff7ff 	.word	0xfffff7ff
 80044f0:	fffffbff 	.word	0xfffffbff
 80044f4:	40014000 	.word	0x40014000
 80044f8:	40014400 	.word	0x40014400
 80044fc:	40014800 	.word	0x40014800
 8004500:	ffffefff 	.word	0xffffefff
 8004504:	ffffdfff 	.word	0xffffdfff

08004508 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	4a28      	ldr	r2, [pc, #160]	; (80045b8 <TIM_OC4_SetConfig+0xb0>)
 8004518:	401a      	ands	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4a22      	ldr	r2, [pc, #136]	; (80045bc <TIM_OC4_SetConfig+0xb4>)
 8004534:	4013      	ands	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4a21      	ldr	r2, [pc, #132]	; (80045c0 <TIM_OC4_SetConfig+0xb8>)
 800453c:	4013      	ands	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	021b      	lsls	r3, r3, #8
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	4313      	orrs	r3, r2
 800454a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	4a1d      	ldr	r2, [pc, #116]	; (80045c4 <TIM_OC4_SetConfig+0xbc>)
 8004550:	4013      	ands	r3, r2
 8004552:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	031b      	lsls	r3, r3, #12
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	4313      	orrs	r3, r2
 800455e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a19      	ldr	r2, [pc, #100]	; (80045c8 <TIM_OC4_SetConfig+0xc0>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00b      	beq.n	8004580 <TIM_OC4_SetConfig+0x78>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a18      	ldr	r2, [pc, #96]	; (80045cc <TIM_OC4_SetConfig+0xc4>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d007      	beq.n	8004580 <TIM_OC4_SetConfig+0x78>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a17      	ldr	r2, [pc, #92]	; (80045d0 <TIM_OC4_SetConfig+0xc8>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d003      	beq.n	8004580 <TIM_OC4_SetConfig+0x78>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a16      	ldr	r2, [pc, #88]	; (80045d4 <TIM_OC4_SetConfig+0xcc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d109      	bne.n	8004594 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	4a15      	ldr	r2, [pc, #84]	; (80045d8 <TIM_OC4_SetConfig+0xd0>)
 8004584:	4013      	ands	r3, r2
 8004586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	019b      	lsls	r3, r3, #6
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	621a      	str	r2, [r3, #32]
}
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b006      	add	sp, #24
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	46c0      	nop			; (mov r8, r8)
 80045b8:	ffffefff 	.word	0xffffefff
 80045bc:	feff8fff 	.word	0xfeff8fff
 80045c0:	fffffcff 	.word	0xfffffcff
 80045c4:	ffffdfff 	.word	0xffffdfff
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40014000 	.word	0x40014000
 80045d0:	40014400 	.word	0x40014400
 80045d4:	40014800 	.word	0x40014800
 80045d8:	ffffbfff 	.word	0xffffbfff

080045dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4a25      	ldr	r2, [pc, #148]	; (8004680 <TIM_OC5_SetConfig+0xa4>)
 80045ec:	401a      	ands	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4a1f      	ldr	r2, [pc, #124]	; (8004684 <TIM_OC5_SetConfig+0xa8>)
 8004608:	4013      	ands	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4a1b      	ldr	r2, [pc, #108]	; (8004688 <TIM_OC5_SetConfig+0xac>)
 800461a:	4013      	ands	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	041b      	lsls	r3, r3, #16
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4313      	orrs	r3, r2
 8004628:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a17      	ldr	r2, [pc, #92]	; (800468c <TIM_OC5_SetConfig+0xb0>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00b      	beq.n	800464a <TIM_OC5_SetConfig+0x6e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a16      	ldr	r2, [pc, #88]	; (8004690 <TIM_OC5_SetConfig+0xb4>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d007      	beq.n	800464a <TIM_OC5_SetConfig+0x6e>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a15      	ldr	r2, [pc, #84]	; (8004694 <TIM_OC5_SetConfig+0xb8>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d003      	beq.n	800464a <TIM_OC5_SetConfig+0x6e>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a14      	ldr	r2, [pc, #80]	; (8004698 <TIM_OC5_SetConfig+0xbc>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d109      	bne.n	800465e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	4a0c      	ldr	r2, [pc, #48]	; (8004680 <TIM_OC5_SetConfig+0xa4>)
 800464e:	4013      	ands	r3, r2
 8004650:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	621a      	str	r2, [r3, #32]
}
 8004678:	46c0      	nop			; (mov r8, r8)
 800467a:	46bd      	mov	sp, r7
 800467c:	b006      	add	sp, #24
 800467e:	bd80      	pop	{r7, pc}
 8004680:	fffeffff 	.word	0xfffeffff
 8004684:	fffeff8f 	.word	0xfffeff8f
 8004688:	fffdffff 	.word	0xfffdffff
 800468c:	40012c00 	.word	0x40012c00
 8004690:	40014000 	.word	0x40014000
 8004694:	40014400 	.word	0x40014400
 8004698:	40014800 	.word	0x40014800

0800469c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4a26      	ldr	r2, [pc, #152]	; (8004744 <TIM_OC6_SetConfig+0xa8>)
 80046ac:	401a      	ands	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4a20      	ldr	r2, [pc, #128]	; (8004748 <TIM_OC6_SetConfig+0xac>)
 80046c8:	4013      	ands	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4a1c      	ldr	r2, [pc, #112]	; (800474c <TIM_OC6_SetConfig+0xb0>)
 80046dc:	4013      	ands	r3, r2
 80046de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	051b      	lsls	r3, r3, #20
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a18      	ldr	r2, [pc, #96]	; (8004750 <TIM_OC6_SetConfig+0xb4>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <TIM_OC6_SetConfig+0x70>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a17      	ldr	r2, [pc, #92]	; (8004754 <TIM_OC6_SetConfig+0xb8>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d007      	beq.n	800470c <TIM_OC6_SetConfig+0x70>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a16      	ldr	r2, [pc, #88]	; (8004758 <TIM_OC6_SetConfig+0xbc>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_OC6_SetConfig+0x70>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a15      	ldr	r2, [pc, #84]	; (800475c <TIM_OC6_SetConfig+0xc0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d109      	bne.n	8004720 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	4a14      	ldr	r2, [pc, #80]	; (8004760 <TIM_OC6_SetConfig+0xc4>)
 8004710:	4013      	ands	r3, r2
 8004712:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	029b      	lsls	r3, r3, #10
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	621a      	str	r2, [r3, #32]
}
 800473a:	46c0      	nop			; (mov r8, r8)
 800473c:	46bd      	mov	sp, r7
 800473e:	b006      	add	sp, #24
 8004740:	bd80      	pop	{r7, pc}
 8004742:	46c0      	nop			; (mov r8, r8)
 8004744:	ffefffff 	.word	0xffefffff
 8004748:	feff8fff 	.word	0xfeff8fff
 800474c:	ffdfffff 	.word	0xffdfffff
 8004750:	40012c00 	.word	0x40012c00
 8004754:	40014000 	.word	0x40014000
 8004758:	40014400 	.word	0x40014400
 800475c:	40014800 	.word	0x40014800
 8004760:	fffbffff 	.word	0xfffbffff

08004764 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	2201      	movs	r2, #1
 800477c:	4393      	bics	r3, r2
 800477e:	001a      	movs	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	22f0      	movs	r2, #240	; 0xf0
 800478e:	4393      	bics	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	4313      	orrs	r3, r2
 800479a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	220a      	movs	r2, #10
 80047a0:	4393      	bics	r3, r2
 80047a2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	621a      	str	r2, [r3, #32]
}
 80047b8:	46c0      	nop			; (mov r8, r8)
 80047ba:	46bd      	mov	sp, r7
 80047bc:	b006      	add	sp, #24
 80047be:	bd80      	pop	{r7, pc}

080047c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	2210      	movs	r2, #16
 80047d2:	4393      	bics	r3, r2
 80047d4:	001a      	movs	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	4a0d      	ldr	r2, [pc, #52]	; (8004820 <TIM_TI2_ConfigInputStage+0x60>)
 80047ea:	4013      	ands	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	031b      	lsls	r3, r3, #12
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	22a0      	movs	r2, #160	; 0xa0
 80047fc:	4393      	bics	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	621a      	str	r2, [r3, #32]
}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	46bd      	mov	sp, r7
 800481a:	b006      	add	sp, #24
 800481c:	bd80      	pop	{r7, pc}
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	ffff0fff 	.word	0xffff0fff

08004824 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4a08      	ldr	r2, [pc, #32]	; (8004858 <TIM_ITRx_SetConfig+0x34>)
 8004838:	4013      	ands	r3, r2
 800483a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	4313      	orrs	r3, r2
 8004842:	2207      	movs	r2, #7
 8004844:	4313      	orrs	r3, r2
 8004846:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	46bd      	mov	sp, r7
 8004852:	b004      	add	sp, #16
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	ffcfff8f 	.word	0xffcfff8f

0800485c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
 8004868:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	4a09      	ldr	r2, [pc, #36]	; (8004898 <TIM_ETR_SetConfig+0x3c>)
 8004874:	4013      	ands	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	021a      	lsls	r2, r3, #8
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	431a      	orrs	r2, r3
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4313      	orrs	r3, r2
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	4313      	orrs	r3, r2
 8004888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	609a      	str	r2, [r3, #8]
}
 8004890:	46c0      	nop			; (mov r8, r8)
 8004892:	46bd      	mov	sp, r7
 8004894:	b006      	add	sp, #24
 8004896:	bd80      	pop	{r7, pc}
 8004898:	ffff00ff 	.word	0xffff00ff

0800489c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	221f      	movs	r2, #31
 80048ac:	4013      	ands	r3, r2
 80048ae:	2201      	movs	r2, #1
 80048b0:	409a      	lsls	r2, r3
 80048b2:	0013      	movs	r3, r2
 80048b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	43d2      	mvns	r2, r2
 80048be:	401a      	ands	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a1a      	ldr	r2, [r3, #32]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	211f      	movs	r1, #31
 80048cc:	400b      	ands	r3, r1
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	4099      	lsls	r1, r3
 80048d2:	000b      	movs	r3, r1
 80048d4:	431a      	orrs	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	46bd      	mov	sp, r7
 80048de:	b006      	add	sp, #24
 80048e0:	bd80      	pop	{r7, pc}
	...

080048e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	223c      	movs	r2, #60	; 0x3c
 80048f2:	5c9b      	ldrb	r3, [r3, r2]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d101      	bne.n	80048fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048f8:	2302      	movs	r3, #2
 80048fa:	e05a      	b.n	80049b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	223c      	movs	r2, #60	; 0x3c
 8004900:	2101      	movs	r1, #1
 8004902:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	223d      	movs	r2, #61	; 0x3d
 8004908:	2102      	movs	r1, #2
 800490a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a26      	ldr	r2, [pc, #152]	; (80049bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d108      	bne.n	8004938 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4a25      	ldr	r2, [pc, #148]	; (80049c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800492a:	4013      	ands	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2270      	movs	r2, #112	; 0x70
 800493c:	4393      	bics	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a19      	ldr	r2, [pc, #100]	; (80049bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d014      	beq.n	8004986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	2380      	movs	r3, #128	; 0x80
 8004962:	05db      	lsls	r3, r3, #23
 8004964:	429a      	cmp	r2, r3
 8004966:	d00e      	beq.n	8004986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a15      	ldr	r2, [pc, #84]	; (80049c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a14      	ldr	r2, [pc, #80]	; (80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a12      	ldr	r2, [pc, #72]	; (80049cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d10c      	bne.n	80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	2280      	movs	r2, #128	; 0x80
 800498a:	4393      	bics	r3, r2
 800498c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	4313      	orrs	r3, r2
 8004996:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	223d      	movs	r2, #61	; 0x3d
 80049a4:	2101      	movs	r1, #1
 80049a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	223c      	movs	r2, #60	; 0x3c
 80049ac:	2100      	movs	r1, #0
 80049ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	0018      	movs	r0, r3
 80049b4:	46bd      	mov	sp, r7
 80049b6:	b004      	add	sp, #16
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	ff0fffff 	.word	0xff0fffff
 80049c4:	40000400 	.word	0x40000400
 80049c8:	40000800 	.word	0x40000800
 80049cc:	40014000 	.word	0x40014000

080049d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049d8:	46c0      	nop			; (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	b002      	add	sp, #8
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049e8:	46c0      	nop			; (mov r8, r8)
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b002      	add	sp, #8
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <PWM_Set_DC_>:
uint32_t value = 0;
float corrente = 0;

float  tensao;

void PWM_Set_DC_(TIM_HandleTypeDef *timer, uint32_t channel, uint8_t dc){
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	1dfb      	adds	r3, r7, #7
 8004a0c:	701a      	strb	r2, [r3, #0]
	uint32_t arr, ccrx;

	arr = __HAL_TIM_GET_AUTORELOAD(timer);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a14:	617b      	str	r3, [r7, #20]
	if(dc <= 100){
 8004a16:	1dfb      	adds	r3, r7, #7
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b64      	cmp	r3, #100	; 0x64
 8004a1c:	d835      	bhi.n	8004a8a <PWM_Set_DC_+0x8a>
		ccrx = arr*dc/100;
 8004a1e:	1dfb      	adds	r3, r7, #7
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	4353      	muls	r3, r2
 8004a26:	2164      	movs	r1, #100	; 0x64
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f7fb fb6b 	bl	8000104 <__udivsi3>
 8004a2e:	0003      	movs	r3, r0
 8004a30:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d104      	bne.n	8004a42 <PWM_Set_DC_+0x42>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	693a      	ldr	r2, [r7, #16]
 8004a3e:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8004a40:	e023      	b.n	8004a8a <PWM_Set_DC_+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2b04      	cmp	r3, #4
 8004a46:	d104      	bne.n	8004a52 <PWM_Set_DC_+0x52>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004a50:	e01b      	b.n	8004a8a <PWM_Set_DC_+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d104      	bne.n	8004a62 <PWM_Set_DC_+0x62>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8004a60:	e013      	b.n	8004a8a <PWM_Set_DC_+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	d104      	bne.n	8004a72 <PWM_Set_DC_+0x72>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8004a70:	e00b      	b.n	8004a8a <PWM_Set_DC_+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d104      	bne.n	8004a82 <PWM_Set_DC_+0x82>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	6593      	str	r3, [r2, #88]	; 0x58
}
 8004a80:	e003      	b.n	8004a8a <PWM_Set_DC_+0x8a>
		__HAL_TIM_SET_COMPARE(timer, channel, ccrx);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	b006      	add	sp, #24
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <HAL_GPIO_EXTI_Rising_Callback>:

void  HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	0002      	movs	r2, r0
 8004a9c:	1dbb      	adds	r3, r7, #6
 8004a9e:	801a      	strh	r2, [r3, #0]

	button = 1;
 8004aa0:	4b03      	ldr	r3, [pc, #12]	; (8004ab0 <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	701a      	strb	r2, [r3, #0]


}
 8004aa6:	46c0      	nop			; (mov r8, r8)
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	b002      	add	sp, #8
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	20000028 	.word	0x20000028

08004ab4 <app_init>:

void app_init(){
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <app_init+0x1c>)
 8004aba:	0018      	movs	r0, r3
 8004abc:	f7fd f9f6 	bl	8001eac <HAL_ADCEx_Calibration_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8004ac0:	4b04      	ldr	r3, [pc, #16]	; (8004ad4 <app_init+0x20>)
 8004ac2:	2104      	movs	r1, #4
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f7fe fef3 	bl	80038b0 <HAL_TIM_PWM_Start>
}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20000034 	.word	0x20000034
 8004ad4:	200000f8 	.word	0x200000f8

08004ad8 <app_run>:

void app_run(){
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
	while (1)
	{
		value = 0;
 8004ade:	4b44      	ldr	r3, [pc, #272]	; (8004bf0 <app_run+0x118>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
		for(int i = 0;i < 250; i++ ){
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	607b      	str	r3, [r7, #4]
 8004ae8:	e015      	b.n	8004b16 <app_run+0x3e>
			HAL_ADC_Start(&hadc1); // start adc conversion
 8004aea:	4b42      	ldr	r3, [pc, #264]	; (8004bf4 <app_run+0x11c>)
 8004aec:	0018      	movs	r0, r3
 8004aee:	f7fc fe0f 	bl	8001710 <HAL_ADC_Start>

			HAL_ADC_PollForConversion(&hadc1, 100); // aguarda o fim da conversão
 8004af2:	4b40      	ldr	r3, [pc, #256]	; (8004bf4 <app_run+0x11c>)
 8004af4:	2164      	movs	r1, #100	; 0x64
 8004af6:	0018      	movs	r0, r3
 8004af8:	f7fc fe58 	bl	80017ac <HAL_ADC_PollForConversion>

			value += HAL_ADC_GetValue(&hadc1);//obtém valor do registrador de resultados ADC
 8004afc:	4b3d      	ldr	r3, [pc, #244]	; (8004bf4 <app_run+0x11c>)
 8004afe:	0018      	movs	r0, r3
 8004b00:	f7fc fee8 	bl	80018d4 <HAL_ADC_GetValue>
 8004b04:	0002      	movs	r2, r0
 8004b06:	4b3a      	ldr	r3, [pc, #232]	; (8004bf0 <app_run+0x118>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	18d2      	adds	r2, r2, r3
 8004b0c:	4b38      	ldr	r3, [pc, #224]	; (8004bf0 <app_run+0x118>)
 8004b0e:	601a      	str	r2, [r3, #0]
		for(int i = 0;i < 250; i++ ){
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3301      	adds	r3, #1
 8004b14:	607b      	str	r3, [r7, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2bf9      	cmp	r3, #249	; 0xf9
 8004b1a:	dde6      	ble.n	8004aea <app_run+0x12>

		}

		value = value/250;
 8004b1c:	4b34      	ldr	r3, [pc, #208]	; (8004bf0 <app_run+0x118>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	21fa      	movs	r1, #250	; 0xfa
 8004b22:	0018      	movs	r0, r3
 8004b24:	f7fb faee 	bl	8000104 <__udivsi3>
 8004b28:	0003      	movs	r3, r0
 8004b2a:	001a      	movs	r2, r3
 8004b2c:	4b30      	ldr	r3, [pc, #192]	; (8004bf0 <app_run+0x118>)
 8004b2e:	601a      	str	r2, [r3, #0]
		tensao = (3.3 / 4095) * value;
 8004b30:	4b2f      	ldr	r3, [pc, #188]	; (8004bf0 <app_run+0x118>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	0018      	movs	r0, r3
 8004b36:	f7fb fe19 	bl	800076c <__aeabi_ui2d>
 8004b3a:	4a2f      	ldr	r2, [pc, #188]	; (8004bf8 <app_run+0x120>)
 8004b3c:	4b2f      	ldr	r3, [pc, #188]	; (8004bfc <app_run+0x124>)
 8004b3e:	f7fb fba9 	bl	8000294 <__aeabi_dmul>
 8004b42:	0002      	movs	r2, r0
 8004b44:	000b      	movs	r3, r1
 8004b46:	0010      	movs	r0, r2
 8004b48:	0019      	movs	r1, r3
 8004b4a:	f7fb fe35 	bl	80007b8 <__aeabi_d2f>
 8004b4e:	1c02      	adds	r2, r0, #0
 8004b50:	4b2b      	ldr	r3, [pc, #172]	; (8004c00 <app_run+0x128>)
 8004b52:	601a      	str	r2, [r3, #0]
		corrente = (32*value)/3900;
 8004b54:	4b26      	ldr	r3, [pc, #152]	; (8004bf0 <app_run+0x118>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	015b      	lsls	r3, r3, #5
 8004b5a:	492a      	ldr	r1, [pc, #168]	; (8004c04 <app_run+0x12c>)
 8004b5c:	0018      	movs	r0, r3
 8004b5e:	f7fb fad1 	bl	8000104 <__udivsi3>
 8004b62:	0003      	movs	r3, r0
 8004b64:	0018      	movs	r0, r3
 8004b66:	f7fb fb59 	bl	800021c <__aeabi_ui2f>
 8004b6a:	1c02      	adds	r2, r0, #0
 8004b6c:	4b26      	ldr	r3, [pc, #152]	; (8004c08 <app_run+0x130>)
 8004b6e:	601a      	str	r2, [r3, #0]

//velocidade com valores 1,2,3,4

		if(button == 1){
 8004b70:	4b26      	ldr	r3, [pc, #152]	; (8004c0c <app_run+0x134>)
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d1b2      	bne.n	8004ade <app_run+0x6>
			if (conta == 1)
 8004b78:	4b25      	ldr	r3, [pc, #148]	; (8004c10 <app_run+0x138>)
 8004b7a:	881b      	ldrh	r3, [r3, #0]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d10f      	bne.n	8004ba0 <app_run+0xc8>
			{
				PWM_Set_DC_(&htim2, TIM_CHANNEL_2, 0);
 8004b80:	4b24      	ldr	r3, [pc, #144]	; (8004c14 <app_run+0x13c>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	2104      	movs	r1, #4
 8004b86:	0018      	movs	r0, r3
 8004b88:	f7ff ff3a 	bl	8004a00 <PWM_Set_DC_>
				conta ++;
 8004b8c:	4b20      	ldr	r3, [pc, #128]	; (8004c10 <app_run+0x138>)
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	3301      	adds	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	4b1e      	ldr	r3, [pc, #120]	; (8004c10 <app_run+0x138>)
 8004b96:	801a      	strh	r2, [r3, #0]
				vel = Desligado;
 8004b98:	4b1f      	ldr	r3, [pc, #124]	; (8004c18 <app_run+0x140>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	801a      	strh	r2, [r3, #0]
 8004b9e:	e023      	b.n	8004be8 <app_run+0x110>
			}
			else if (conta == 2){
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	; (8004c10 <app_run+0x138>)
 8004ba2:	881b      	ldrh	r3, [r3, #0]
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d10f      	bne.n	8004bc8 <app_run+0xf0>
				PWM_Set_DC_(&htim2, TIM_CHANNEL_2, 25);
 8004ba8:	4b1a      	ldr	r3, [pc, #104]	; (8004c14 <app_run+0x13c>)
 8004baa:	2219      	movs	r2, #25
 8004bac:	2104      	movs	r1, #4
 8004bae:	0018      	movs	r0, r3
 8004bb0:	f7ff ff26 	bl	8004a00 <PWM_Set_DC_>
				conta ++;
 8004bb4:	4b16      	ldr	r3, [pc, #88]	; (8004c10 <app_run+0x138>)
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	4b14      	ldr	r3, [pc, #80]	; (8004c10 <app_run+0x138>)
 8004bbe:	801a      	strh	r2, [r3, #0]
				vel = Velocidade_Media;
 8004bc0:	4b15      	ldr	r3, [pc, #84]	; (8004c18 <app_run+0x140>)
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	801a      	strh	r2, [r3, #0]
 8004bc6:	e00f      	b.n	8004be8 <app_run+0x110>
			}
			else if (conta == 3){
 8004bc8:	4b11      	ldr	r3, [pc, #68]	; (8004c10 <app_run+0x138>)
 8004bca:	881b      	ldrh	r3, [r3, #0]
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d10b      	bne.n	8004be8 <app_run+0x110>
				PWM_Set_DC_(&htim2, TIM_CHANNEL_2, 100);
 8004bd0:	4b10      	ldr	r3, [pc, #64]	; (8004c14 <app_run+0x13c>)
 8004bd2:	2264      	movs	r2, #100	; 0x64
 8004bd4:	2104      	movs	r1, #4
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	f7ff ff12 	bl	8004a00 <PWM_Set_DC_>
				conta = 1;
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <app_run+0x138>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	801a      	strh	r2, [r3, #0]
				vel = Velocidadde_Maxima;
 8004be2:	4b0d      	ldr	r3, [pc, #52]	; (8004c18 <app_run+0x140>)
 8004be4:	2202      	movs	r2, #2
 8004be6:	801a      	strh	r2, [r3, #0]

			}
			button = 0;
 8004be8:	4b08      	ldr	r3, [pc, #32]	; (8004c0c <app_run+0x134>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	701a      	strb	r2, [r3, #0]
		value = 0;
 8004bee:	e776      	b.n	8004ade <app_run+0x6>
 8004bf0:	2000002c 	.word	0x2000002c
 8004bf4:	20000034 	.word	0x20000034
 8004bf8:	e734d9b4 	.word	0xe734d9b4
 8004bfc:	3f4a680c 	.word	0x3f4a680c
 8004c00:	20000148 	.word	0x20000148
 8004c04:	00000f3c 	.word	0x00000f3c
 8004c08:	20000030 	.word	0x20000030
 8004c0c:	20000028 	.word	0x20000028
 8004c10:	2000000a 	.word	0x2000000a
 8004c14:	200000f8 	.word	0x200000f8
 8004c18:	2000002a 	.word	0x2000002a

08004c1c <__libc_init_array>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	2600      	movs	r6, #0
 8004c20:	4d0c      	ldr	r5, [pc, #48]	; (8004c54 <__libc_init_array+0x38>)
 8004c22:	4c0d      	ldr	r4, [pc, #52]	; (8004c58 <__libc_init_array+0x3c>)
 8004c24:	1b64      	subs	r4, r4, r5
 8004c26:	10a4      	asrs	r4, r4, #2
 8004c28:	42a6      	cmp	r6, r4
 8004c2a:	d109      	bne.n	8004c40 <__libc_init_array+0x24>
 8004c2c:	2600      	movs	r6, #0
 8004c2e:	f000 f821 	bl	8004c74 <_init>
 8004c32:	4d0a      	ldr	r5, [pc, #40]	; (8004c5c <__libc_init_array+0x40>)
 8004c34:	4c0a      	ldr	r4, [pc, #40]	; (8004c60 <__libc_init_array+0x44>)
 8004c36:	1b64      	subs	r4, r4, r5
 8004c38:	10a4      	asrs	r4, r4, #2
 8004c3a:	42a6      	cmp	r6, r4
 8004c3c:	d105      	bne.n	8004c4a <__libc_init_array+0x2e>
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}
 8004c40:	00b3      	lsls	r3, r6, #2
 8004c42:	58eb      	ldr	r3, [r5, r3]
 8004c44:	4798      	blx	r3
 8004c46:	3601      	adds	r6, #1
 8004c48:	e7ee      	b.n	8004c28 <__libc_init_array+0xc>
 8004c4a:	00b3      	lsls	r3, r6, #2
 8004c4c:	58eb      	ldr	r3, [r5, r3]
 8004c4e:	4798      	blx	r3
 8004c50:	3601      	adds	r6, #1
 8004c52:	e7f2      	b.n	8004c3a <__libc_init_array+0x1e>
 8004c54:	08004d60 	.word	0x08004d60
 8004c58:	08004d60 	.word	0x08004d60
 8004c5c:	08004d60 	.word	0x08004d60
 8004c60:	08004d64 	.word	0x08004d64

08004c64 <memset>:
 8004c64:	0003      	movs	r3, r0
 8004c66:	1882      	adds	r2, r0, r2
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d100      	bne.n	8004c6e <memset+0xa>
 8004c6c:	4770      	bx	lr
 8004c6e:	7019      	strb	r1, [r3, #0]
 8004c70:	3301      	adds	r3, #1
 8004c72:	e7f9      	b.n	8004c68 <memset+0x4>

08004c74 <_init>:
 8004c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c7a:	bc08      	pop	{r3}
 8004c7c:	469e      	mov	lr, r3
 8004c7e:	4770      	bx	lr

08004c80 <_fini>:
 8004c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c82:	46c0      	nop			; (mov r8, r8)
 8004c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c86:	bc08      	pop	{r3}
 8004c88:	469e      	mov	lr, r3
 8004c8a:	4770      	bx	lr
