#ifndef __LINUX_MFD_RR320010_H__
#define __LINUX_MFD_RR320010_H__

#define RR320010_SYSCTL_I2C_SLAVE_ADDR 0x00001006
#define RR320010_SYSCTL_PWR_BUTTON_DEB 0x00001007
#define RR320010_SYSCTL_PAD_OP_DRV 0x00001009
#define RR320010_SEQUENCER_CONV_CONF_1 0x00003000
#define RR320010_SEQUENCER_CONV_CONF_2 0x00003001
#define RR320010_SEQUENCER_CONV_CONF_3 0x00003002
#define RR320010_SEQUENCER_ACTIVE_SLOT_1  0x00003003
#define RR320010_SEQUENCER_ACTIVE_SLOT_2  0x00003004
#define RR320010_SEQUENCER_ACTIVE_SLOT_3  0x00003005
#define RR320010_SEQUENCER_ACTIVE_SLOT_4  0x00003006
#define RR320010_SEQUENCER_ACTIVE_SLOT_5  0x00003007
#define RR320010_SEQUENCER_ACTIVE_SLOT_6  0x00003008
#define RR320010_SEQUENCER_SLEEP_SLOT_1  0x00003009
#define RR320010_SEQUENCER_SLEEP_SLOT_2  0x0000300A
#define RR320010_SEQUENCER_SLEEP_SLOT_3  0x0000300B
#define RR320010_SEQUENCER_SLEEP_SLOT_4  0x0000300C
#define RR320010_SEQUENCER_SLEEP_SLOT_5  0x0000300D
#define RR320010_SEQUENCER_SLEEP_SLOT_6  0x0000300E
#define RR320010_SEQUENCER_CONF 0x0000300F
#define RR320010_SEQUENCER_SW_RESET 0x00003010
#define RR320010_SEQUENCER_CONV_STATUS_1  0x00003011
#define RR320010_SEQUENCER_CONV_STATUS_2  0x00003012
#define RR320010_SEQUENCER_SM_STATUS_1  0x00003013
#define RR320010_SEQUENCER_WDT_CONF 0x00003015
#define RR320010_SEQUENCER_WDT_ENABLE  0x00003016
#define RR320010_SEQUENCER_WDT_CLEAR 0x00003017
#define RR320010_SEQUENCER_EVENT 0x00003018
#define RR320010_SEQUENCER_STATUS 0x00003019
#define RR320010_SEQUENCER_IRQ_MASK 0x0000301A
#define RR320010_SEQUENCER_EVENT_1 0x0000301B
#define RR320010_SEQUENCER_STATUS_1 0x0000301C
#define RR320010_SEQUENCER_IRQ_MASK_1 0x0000301D
#define RR320010_RTC_BBAT_VSEL 0x00005000
#define RR320010_RTC_BBAT_ISEL 0x00005001
#define RR320010_RTC_BBAT_CHARGE_EN 0x00005002
#define RR320010_RTC_XTAL 0x00005003
#define RR320010_RTC_CLK_OUT_32K 0x00005004
#define RR320010_RTC_CNT_SEC_A 0x00005008
#define RR320010_RTC_CNT_SEC_B 0x00005009
#define RR320010_RTC_CNT_SEC_C 0x0000500A
#define RR320010_RTC_CNT_SEC_D 0x0000500B
#define RR320010_RTC_CNT_ACCESS_DONE 0x0000500C
#define RR320010_RTC_ALARM_SEC_A 0x0000500D
#define RR320010_RTC_ALARM_SEC_B 0x0000500E
#define RR320010_RTC_ALARM_SEC_C 0x0000500F
#define RR320010_RTC_ALARM_SEC_D 0x00005010
#define RR320010_RTC_ALARM_CTRL 0x00005011
#define RR320010_RTC_EVENT 0x00005012
#define RR320010_RTC_STATUS 0x00005013
#define RR320010_RTC_IRQ_MASK 0x00005014
#define RR320010_RTC_SYSTEM_STARTUP 0x00005015
#define RR320010_RTC_SYSTEM 0x00005016
#define RR320010_RTC_SCRATCH 0x00005017
#define RR320010_I2C_MODE_CONFIG 0x00006004
#define RR320010_BUCKS_BUCK_DISCRG 0x0000701C
#define RR320010_BUCKS_BUCK_SR_00 0x0000701D
#define RR320010_BUCKS_BUCK_SR_01 0x0000701E
#define RR320010_BUCKS_BUCK_MODE_00 0x0000701F
#define RR320010_BUCKS_BUCK_MODE_01 0x00007020
#define RR320010_BUCKS_BUCK1_VOUT 0x00007026
#define RR320010_BUCKS_BUCK2_VOUT 0x00007039
#define RR320010_BUCKS_BUCK3_VOUT 0x0000704C
#define RR320010_BUCKS_BUCK4_VOUT 0x0000705F
#define RR320010_BUCKS_BUCK5_VOUT 0x00007072
#define RR320010_BUCKS_BUCK6_VOUT 0x00007085
#define RR320010_BUCKS_BUCK7_VOUT 0x00007098
#define RR320010_BUCKS_BUCK8_VOUT 0x000070AC
#define RR320010_BUCKS_BUCK8_CFG_0A 0x000070BD
#define RR320010_BUCKS_BUCK8_CFG_0B 0x000070BE
#define RR320010_BUCKS_EVENT 0x000070ED
#define RR320010_BUCKS_STATUS 0x000070EE
#define RR320010_BUCKS_IRQ_MASK 0x000070EF
#define RR320010_GPADC_DATA_SLOT_0_B0 0x00008000
#define RR320010_GPADC_DATA_SLOT_0_B1 0x00008001
#define RR320010_GPADC_DATA_SLOT_1_B0 0x00008002
#define RR320010_GPADC_DATA_SLOT_1_B1 0x00008003
#define RR320010_GPADC_DATA_SLOT_2_B0 0x00008004
#define RR320010_GPADC_DATA_SLOT_2_B1 0x00008005
#define RR320010_GPADC_DATA_SLOT_3_B0 0x00008006
#define RR320010_GPADC_DATA_SLOT_3_B1 0x00008007
#define RR320010_GPADC_DATA_SLOT_4_B0 0x00008008
#define RR320010_GPADC_DATA_SLOT_4_B1 0x00008009
#define RR320010_GPADC_DATA_SLOT_5_B0 0x0000800A
#define RR320010_GPADC_DATA_SLOT_5_B1 0x0000800B
#define RR320010_GPADC_DATA_SLOT_6_B0 0x0000800C
#define RR320010_GPADC_DATA_SLOT_6_B1 0x0000800D
#define RR320010_GPADC_DATA_SLOT_7_B0 0x0000800E
#define RR320010_GPADC_DATA_SLOT_7_B1 0x0000800F
#define RR320010_GPADC_SLOT_0_CHSEL 0x00008010
#define RR320010_GPADC_SLOT_1_CHSEL 0x00008011
#define RR320010_GPADC_SLOT_2_CHSEL 0x00008012
#define RR320010_GPADC_SLOT_3_CHSEL 0x00008013
#define RR320010_GPADC_SLOT_4_CHSEL 0x00008014
#define RR320010_GPADC_SLOT_5_CHSEL 0x00008015
#define RR320010_GPADC_SLOT_6_CHSEL 0x00008016
#define RR320010_GPADC_SLOT_7_CHSEL 0x00008017
#define RR320010_GPADC_TRIG_MEASUREMENT  0x00008018
#define RR320010_GPADC_BLOCK_EN 0x00008019
#define RR320010_GPADC_SLOT_EN 0x0000801A
#define RR320010_GPADC_EVENT 0x0000801B
#define RR320010_GPADC_STATUS 0x0000801C
#define RR320010_GPADC_IRQ_MASK 0x0000801D
#define RR320010_HDMI_CFG 0x0000BC00
#define RR320010_HDMI_EVENT 0x0000BC01
#define RR320010_HDMI_STATUS 0x0000BC02
#define RR320010_HDMI_IRQ_MASK 0x0000BC03

#endif /* __LINUX_MFD_RR320010_H__ */
