

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_5_1'
================================================================
* Date:           Thu Jul  4 07:56:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  40.975 us|  40.975 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       41|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      817|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      817|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_119_p2                 |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln5_fu_113_p2                |      icmp|   0|  0|  12|          14|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          32|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_empty_51_phi_fu_90_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_2              |   9|          2|   14|         28|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_60                           |   9|          2|   14|         28|
    |shiftreg_fu_56                    |   9|          2|  256|        512|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         15|  799|       2110|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |gmem0_addr_read_reg_205            |  512|   0|  512|          0|
    |i_fu_60                            |   14|   0|   14|          0|
    |icmp_ln5_reg_192                   |    1|   0|    1|          0|
    |icmp_ln5_reg_192_pp0_iter1_reg     |    1|   0|    1|          0|
    |in_buf_addr_reg_200                |   13|   0|   13|          0|
    |in_buf_addr_reg_200_pp0_iter1_reg  |   13|   0|   13|          0|
    |shiftreg_fu_56                     |  256|   0|  256|          0|
    |trunc_ln5_reg_196                  |    1|   0|    1|          0|
    |trunc_ln5_reg_196_pp0_iter1_reg    |    1|   0|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  817|   0|  817|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_5_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                               gmem0|       pointer|
|sext_ln5              |   in|   58|     ap_none|                            sext_ln5|        scalar|
|in_buf_address0       |  out|   13|   ap_memory|                              in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_we0            |  out|    1|   ap_memory|                              in_buf|         array|
|in_buf_d0             |  out|  256|   ap_memory|                              in_buf|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln5_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln5"   --->   Operation 8 'read' 'sext_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln5_cast = sext i58 %sext_ln5_read"   --->   Operation 9 'sext' 'sext_ln5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i256 0, i256 %shiftreg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln5 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 15 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln5 = add i14 %i_2, i14 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 16 'add' 'add_ln5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 17 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i14 %i_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 18 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i14 %i_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 19 'trunc' 'trunc_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i256 %in_buf, i64 0, i64 %zext_ln5_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 20 'getelementptr' 'in_buf_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln5 = store i14 %add_ln5, i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 21 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln5_cast" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 22 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.65ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln5 & !trunc_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 25 'load' 'shiftreg_load' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i256 %shiftreg_load" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 26 'zext' 'zext_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:6]   --->   Operation 27 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 28 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln9 = br i1 %trunc_ln5, void, void %for.inc.split._crit_edge" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 29 'br' 'br_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln9 = br void %for.inc.split._crit_edge" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 30 'br' 'br_ln9' <Predicate = (!icmp_ln5 & !trunc_ln5)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_51 = phi i512 %gmem0_addr_read, void, i512 %zext_ln5, void %for.inc.split" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 31 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln9_s = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %empty_51, i32 256, i32 511" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 32 'partselect' 'trunc_ln9_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i512 %empty_51" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 33 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.98ns)   --->   "%store_ln9 = store i256 %trunc_ln9, i13 %in_buf_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 34 'store' 'store_ln9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8192> <RAM>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln5 = store i256 %trunc_ln9_s, i256 %shiftreg" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 35 'store' 'store_ln5' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 36 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg          (alloca           ) [ 0111]
i                 (alloca           ) [ 0100]
sext_ln5_read     (read             ) [ 0000]
sext_ln5_cast     (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_2               (load             ) [ 0000]
icmp_ln5          (icmp             ) [ 0111]
add_ln5           (add              ) [ 0000]
br_ln5            (br               ) [ 0000]
zext_ln5_1        (zext             ) [ 0000]
trunc_ln5         (trunc            ) [ 0111]
in_buf_addr       (getelementptr    ) [ 0111]
store_ln5         (store            ) [ 0000]
gmem0_addr        (getelementptr    ) [ 0000]
empty             (speclooptripcount) [ 0000]
gmem0_addr_read   (read             ) [ 0101]
shiftreg_load     (load             ) [ 0000]
zext_ln5          (zext             ) [ 0000]
specpipeline_ln6  (specpipeline     ) [ 0000]
specloopname_ln5  (specloopname     ) [ 0000]
br_ln9            (br               ) [ 0000]
br_ln9            (br               ) [ 0000]
empty_51          (phi              ) [ 0101]
trunc_ln9_s       (partselect       ) [ 0000]
trunc_ln9         (trunc            ) [ 0000]
store_ln9         (store            ) [ 0000]
store_ln5         (store            ) [ 0000]
br_ln5            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="shiftreg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln5_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="58" slack="0"/>
<pin id="66" dir="0" index="1" bw="58" slack="0"/>
<pin id="67" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln5_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="gmem0_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="512" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="0"/>
<pin id="73" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="in_buf_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="256" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="14" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln9_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="2"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="empty_51_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="89" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_51 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_51_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="256" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_51/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln5_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="58" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="256" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_2_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln5_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="14" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln5_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln5_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln5_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="14" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem0_addr_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shiftreg_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="256" slack="2"/>
<pin id="147" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="256" slack="0"/>
<pin id="150" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln9_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="256" slack="0"/>
<pin id="155" dir="0" index="1" bw="512" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="0" index="3" bw="10" slack="0"/>
<pin id="158" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9_s/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln9_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="512" slack="0"/>
<pin id="165" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln5_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="0"/>
<pin id="170" dir="0" index="1" bw="256" slack="2"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="shiftreg_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="0"/>
<pin id="175" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="sext_ln5_cast_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_cast "/>
</bind>
</comp>

<comp id="192" class="1005" name="icmp_ln5_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="trunc_ln5_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="in_buf_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="2"/>
<pin id="202" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="in_buf_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="gmem0_addr_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="1"/>
<pin id="207" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="133"><net_src comp="110" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="119" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="139" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="90" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="90" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="172"><net_src comp="153" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="56" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="60" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="190"><net_src comp="96" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="195"><net_src comp="113" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="130" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="75" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="208"><net_src comp="70" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: in_buf | {3 }
 - Input state : 
	Port: read_input_Pipeline_VITIS_LOOP_5_1 : gmem0 | {2 }
	Port: read_input_Pipeline_VITIS_LOOP_5_1 : sext_ln5 | {1 }
	Port: read_input_Pipeline_VITIS_LOOP_5_1 : in_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln5 : 2
		add_ln5 : 2
		br_ln5 : 3
		zext_ln5_1 : 2
		trunc_ln5 : 2
		in_buf_addr : 3
		store_ln5 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		zext_ln5 : 1
		empty_51 : 2
		trunc_ln9_s : 3
		trunc_ln9 : 3
		store_ln9 : 4
		store_ln5 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln5_fu_119       |    0    |    21   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln5_fu_113      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln5_read_read_fu_64  |    0    |    0    |
|          | gmem0_addr_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     sext_ln5_cast_fu_96    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln5_1_fu_125     |    0    |    0    |
|          |       zext_ln5_fu_148      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln5_fu_130      |    0    |    0    |
|          |      trunc_ln9_fu_163      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln9_s_fu_153     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    33   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_51_reg_87    |   512  |
|gmem0_addr_read_reg_205|   512  |
|       i_reg_180       |   14   |
|    icmp_ln5_reg_192   |    1   |
|  in_buf_addr_reg_200  |   13   |
| sext_ln5_cast_reg_187 |   64   |
|    shiftreg_reg_173   |   256  |
|   trunc_ln5_reg_196   |    1   |
+-----------------------+--------+
|         Total         |  1373  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   33   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1373  |    -   |
+-----------+--------+--------+
|   Total   |  1373  |   33   |
+-----------+--------+--------+
