==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 103.367 ; gain = 45.574
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.406 ; gain = 45.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 119.770 ; gain = 61.977
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 127.520 ; gain = 69.727
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulateHW' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:17).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:48) in function 'accumulateHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:54) in function 'accumulateHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:68) in function 'accumulateHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:74) in function 'accumulateHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:88) in function 'accumulateHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:94) in function 'accumulateHW' completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice2.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice1.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice0.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:289:3) to (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:288:49) in function 'parseEvents'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:247)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 158.000 ; gain = 100.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 165.320 ; gain = 107.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accumulateHW'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59) of variable 'tmp_28', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56 on array 'glPLSlice0_V_0' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46) on array 'glPLSlice0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.307ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlice2_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) on array 'glPLSlice2_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86) (2.06 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:92) (1.74 ns)
	'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99) of variable 'tmp_54', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96 on array 'glPLSlice2_V_2' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.421 seconds; current allocated memory: 121.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 122.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:421) on array 'glPLSlice0_V_0' and 'call' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) to 'accumulateHW'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:421) on array 'glPLSlice0_V_0' and 'call' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) to 'accumulateHW'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 123.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 123.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_164_180_1_1' to 'parseEvents_mux_1bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accumulateHW' is 8940 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateHW'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 125.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_0' to 'parseEvents_glPLScud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_1' to 'parseEvents_glPLSdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_2' to 'parseEvents_glPLSeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_3' to 'parseEvents_glPLSfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_4' to 'parseEvents_glPLSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_5' to 'parseEvents_glPLShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_6' to 'parseEvents_glPLSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_7' to 'parseEvents_glPLSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_8' to 'parseEvents_glPLSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_9' to 'parseEvents_glPLSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_10' to 'parseEvents_glPLSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_11' to 'parseEvents_glPLSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_12' to 'parseEvents_glPLSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_13' to 'parseEvents_glPLSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_14' to 'parseEvents_glPLSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_15' to 'parseEvents_glPLSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_0' to 'parseEvents_glPLSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_1' to 'parseEvents_glPLStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_2' to 'parseEvents_glPLSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_3' to 'parseEvents_glPLSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_4' to 'parseEvents_glPLSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_5' to 'parseEvents_glPLSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_6' to 'parseEvents_glPLSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_7' to 'parseEvents_glPLSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_8' to 'parseEvents_glPLSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_9' to 'parseEvents_glPLSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_10' to 'parseEvents_glPLSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_11' to 'parseEvents_glPLSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_12' to 'parseEvents_glPLSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_13' to 'parseEvents_glPLSFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_14' to 'parseEvents_glPLSGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_15' to 'parseEvents_glPLSHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_0' to 'parseEvents_glPLSIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_1' to 'parseEvents_glPLSJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_2' to 'parseEvents_glPLSKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_3' to 'parseEvents_glPLSLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_4' to 'parseEvents_glPLSMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_5' to 'parseEvents_glPLSNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_6' to 'parseEvents_glPLSOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_7' to 'parseEvents_glPLSPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_8' to 'parseEvents_glPLSQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_9' to 'parseEvents_glPLSRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_10' to 'parseEvents_glPLSShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_11' to 'parseEvents_glPLSThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_12' to 'parseEvents_glPLSUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_13' to 'parseEvents_glPLSVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_14' to 'parseEvents_glPLSWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_15' to 'parseEvents_glPLSXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 128.588 MB.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLScud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 190.281 ; gain = 132.488
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 30.479 seconds; peak allocated memory: 128.588 MB.
