Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 28 13:48:35 2024
| Host         : DESKTOP-AP6UC59 running 64-bit major release  (build 9200)
| Command      : report_utilization -file qsfp2_wrapper_utilization_placed.rpt -pb qsfp2_wrapper_utilization_placed.pb
| Design       : qsfp2_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 26126 |     0 |          0 |    425280 |  6.14 |
|   LUT as Logic             | 22276 |     0 |          0 |    425280 |  5.24 |
|   LUT as Memory            |  3850 |     0 |          0 |    213600 |  1.80 |
|     LUT as Distributed RAM |  1986 |     0 |            |           |       |
|     LUT as Shift Register  |  1864 |     0 |            |           |       |
| CLB Registers              | 58552 |     0 |          0 |    850560 |  6.88 |
|   Register as Flip Flop    | 58552 |     0 |          0 |    850560 |  6.88 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  1220 |     0 |          0 |     53160 |  2.29 |
| F7 Muxes                   |  1077 |     0 |          0 |    212640 |  0.51 |
| F8 Muxes                   |   435 |     0 |          0 |    106320 |  0.41 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 149   |          Yes |           - |          Set |
| 439   |          Yes |           - |        Reset |
| 3129  |          Yes |         Set |            - |
| 54835 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8128 |     0 |          0 |     53160 | 15.29 |
|   CLBL                                     |  4312 |     0 |            |           |       |
|   CLBM                                     |  3816 |     0 |            |           |       |
| LUT as Logic                               | 22276 |     0 |          0 |    425280 |  5.24 |
|   using O5 output only                     |   471 |       |            |           |       |
|   using O6 output only                     | 16502 |       |            |           |       |
|   using O5 and O6                          |  5303 |       |            |           |       |
| LUT as Memory                              |  3850 |     0 |          0 |    213600 |  1.80 |
|   LUT as Distributed RAM                   |  1986 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    10 |       |            |           |       |
|     using O5 and O6                        |  1976 |       |            |           |       |
|   LUT as Shift Register                    |  1864 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   269 |       |            |           |       |
|     using O5 and O6                        |  1595 |       |            |           |       |
| CLB Registers                              | 58552 |     0 |          0 |    850560 |  6.88 |
|   Register driven from within the CLB      | 23727 |       |            |           |       |
|   Register driven from outside the CLB     | 34825 |       |            |           |       |
|     LUT in front of the register is unused | 29576 |       |            |           |       |
|     LUT in front of the register is used   |  5249 |       |            |           |       |
| Unique Control Sets                        |   984 |       |          0 |    106320 |  0.93 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 71.5 |     0 |          0 |      1080 |  6.62 |
|   RAMB36/FIFO*    |   68 |     0 |          0 |      1080 |  6.30 |
|     RAMB36E2 only |   68 |       |            |           |       |
|   RAMB18          |    7 |     0 |          0 |      2160 |  0.32 |
|     RAMB18E2 only |    7 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       347 |  1.44 |
| HPIOB_M          |    2 |     2 |          0 |       138 |  1.45 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    3 |     3 |          0 |       138 |  2.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HSADC            |    0 |     0 |          0 |         4 |  0.00 |
| HSDAC            |    0 |     0 |          0 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       696 |  0.72 |
|   BUFGCE             |    2 |     0 |          0 |       216 |  0.93 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    1 |     1 |          0 |         2 |  50.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    4 |     4 |          0 |        16 |  25.00 |
| GTYE4_COMMON    |    1 |     0 |          0 |         4 |  25.00 |
| HSADC           |    0 |     0 |          0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 54835 |            Register |
| LUT2          |  8143 |                 CLB |
| LUT6          |  6276 |                 CLB |
| LUT3          |  5909 |                 CLB |
| LUT4          |  3884 |                 CLB |
| RAMD32        |  3468 |                 CLB |
| FDSE          |  3129 |            Register |
| LUT5          |  2968 |                 CLB |
| SRL16E        |  2480 |                 CLB |
| CARRY8        |  1220 |                 CLB |
| MUXF7         |  1077 |                 CLB |
| SRLC32E       |   973 |                 CLB |
| RAMS32        |   494 |                 CLB |
| FDCE          |   439 |            Register |
| MUXF8         |   435 |                 CLB |
| LUT1          |   399 |                 CLB |
| FDPE          |   149 |            Register |
| RAMB36E2      |    68 |            BLOCKRAM |
| RAMB18E2      |     7 |            BLOCKRAM |
| SRLC16E       |     6 |                 CLB |
| GTYE4_CHANNEL |     4 |            Advanced |
| OBUF          |     3 |                 I/O |
| INBUF         |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| BUFGCE        |     2 |               Clock |
| PS8           |     1 |            Advanced |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTYE4_COMMON  |     1 |            Advanced |
| CMACE4        |     1 |            Advanced |
| BUFG_PS       |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| qsfp2_zynq_ultra_ps_e_0_0  |    1 |
| qsfp2_xbar_0               |    1 |
| qsfp2_vio_2_0              |    1 |
| qsfp2_vio_1_0              |    1 |
| qsfp2_vio_0_0              |    1 |
| qsfp2_util_vector_logic1_0 |    1 |
| qsfp2_tx_fifo_0            |    1 |
| qsfp2_system_ila_2_0       |    1 |
| qsfp2_system_ila_1_0       |    1 |
| qsfp2_system_ila_0_0       |    1 |
| qsfp2_rx_fifo_0            |    1 |
| qsfp2_rst_ps8_0_99M_0      |    1 |
| qsfp2_cmac_usplus_0_0      |    1 |
| qsfp2_axi_smc_0            |    1 |
| qsfp2_axi_intc_0_0         |    1 |
| qsfp2_axi_dma_0_0          |    1 |
| qsfp2_auto_pc_1            |    1 |
| qsfp2_auto_pc_0            |    1 |
| qsfp2_auto_ds_1            |    1 |
| qsfp2_auto_ds_0            |    1 |
| dbg_hub                    |    1 |
+----------------------------+------+


