\hypertarget{struct_c_e_c___type_def}{}\section{C\+E\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_e_c___type_def}\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}


Consumer Electronics Control.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}{C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}{T\+X\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}{R\+X\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}{I\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Consumer Electronics Control. 

\subsection{Member Data Documentation}
\index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+C\+F\+GR}\hypertarget{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}{}\label{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}
C\+EC configuration register, Address offset\+:0x04 \index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}{}\label{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}
C\+EC control register, Address offset\+:0x00 \index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+I\+ER}\hypertarget{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}{}\label{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}
C\+EC interrupt enable register, Address offset\+:0x14 \index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+I\+SR}\hypertarget{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}{}\label{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}
C\+EC Interrupt and Status Register, Address offset\+:0x10 \index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!R\+X\+DR@{R\+X\+DR}}
\index{R\+X\+DR@{R\+X\+DR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+X\+DR}{RXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+R\+X\+DR}\hypertarget{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}{}\label{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}
C\+EC Rx Data Register, Address offset\+:0x0C \index{C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}!T\+X\+DR@{T\+X\+DR}}
\index{T\+X\+DR@{T\+X\+DR}!C\+E\+C\+\_\+\+Type\+Def@{C\+E\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+X\+DR}{TXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+T\+X\+DR}\hypertarget{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}{}\label{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}
C\+EC Tx data register , Address offset\+:0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
