
*** Running vivado
    with args -log processor_jtag_cable_comm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_jtag_cable_comm_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor_jtag_cable_comm_0_0.tcl -notrace
Command: synth_design -top processor_jtag_cable_comm_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31333 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1461.344 ; gain = 87.910 ; free physical = 329 ; free virtual = 5794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_jtag_cable_comm_0_0' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'jtag_cable_comm' declared at '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:5' bound to instance 'U0' of component 'jtag_cable_comm' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'jtag_cable_comm' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_to_jtag_engine' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_to_jtag_engine' (1#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
INFO: [Synth 8-638] synthesizing module 'jtag_engine' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:56]
	Parameter C_TCK_CLOCK_RATIO bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element tdo_buffer_reg was removed.  [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:200]
WARNING: [Synth 8-3848] Net tdo_capture2 in module/entity jtag_engine does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'jtag_engine' (2#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'jtag_cable_comm' (3#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'processor_jtag_cable_comm_0_0' (4#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:86]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[31]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[30]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[29]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[28]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[27]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[26]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[25]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[24]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[23]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[22]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[21]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[20]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[19]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[18]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[17]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[16]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[15]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[14]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[13]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[12]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[11]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[10]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[9]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[8]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[7]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[6]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[5]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[4]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[3]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[2]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[1]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdo_vector[0]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[31]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[30]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[29]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[28]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[27]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[26]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[25]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[24]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[23]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[22]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[21]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[20]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[19]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[18]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[17]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[16]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[15]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[14]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[13]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[12]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[11]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[10]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[9]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[8]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[7]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[6]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[5]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[4]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[3]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[2]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[1]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tms_vector[0]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[31]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[30]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[29]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[28]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[27]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[26]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[25]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[24]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[23]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[22]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[21]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[20]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[19]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[18]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[17]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[16]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[15]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[14]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[13]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[12]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[11]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[10]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[9]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[8]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[7]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[6]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[5]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[4]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[3]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[2]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[1]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port tdi_vector[0]
WARNING: [Synth 8-3331] design jtag_engine has unconnected port jtag_tdo
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.094 ; gain = 134.660 ; free physical = 345 ; free virtual = 5811
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.094 ; gain = 134.660 ; free physical = 344 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.094 ; gain = 134.660 ; free physical = 344 ; free virtual = 5809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.730 ; gain = 0.000 ; free physical = 182 ; free virtual = 5455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.730 ; gain = 0.000 ; free physical = 181 ; free virtual = 5454
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1813.730 ; gain = 2.000 ; free physical = 172 ; free virtual = 5445
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 247 ; free virtual = 5521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 247 ; free virtual = 5521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 249 ; free virtual = 5523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'main_fsm_reg' in module 'jtag_engine'
INFO: [Synth 8-5544] ROM "tms_output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    tckl |                               01 |                               01
                    tckh |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_fsm_reg' using encoding 'sequential' in module 'jtag_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 239 ; free virtual = 5514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_to_jtag_engine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module jtag_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_rresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_bresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 179 ; free virtual = 5451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 172 ; free virtual = 5280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1813.730 ; gain = 440.297 ; free physical = 170 ; free virtual = 5278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 165 ; free virtual = 5273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 187 ; free virtual = 5295
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 187 ; free virtual = 5295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 187 ; free virtual = 5295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 187 ; free virtual = 5295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 187 ; free virtual = 5295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 186 ; free virtual = 5295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    32|
|3     |LUT2   |    37|
|4     |LUT3   |    97|
|5     |LUT4   |    22|
|6     |LUT5   |    88|
|7     |LUT6   |    47|
|8     |FDCE   |   110|
|9     |FDRE   |   201|
|10    |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   654|
|2     |  U0                     |jtag_cable_comm    |   654|
|3     |    axi_to_jtag_engine_1 |axi_to_jtag_engine |   472|
|4     |    jtag_engine_i        |jtag_engine        |   182|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.738 ; gain = 448.305 ; free physical = 185 ; free virtual = 5294
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1821.738 ; gain = 142.668 ; free physical = 240 ; free virtual = 5349
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1821.746 ; gain = 448.305 ; free physical = 240 ; free virtual = 5349
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.746 ; gain = 0.000 ; free physical = 788 ; free virtual = 5895
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1821.746 ; gain = 448.402 ; free physical = 850 ; free virtual = 5956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.746 ; gain = 0.000 ; free physical = 850 ; free virtual = 5956
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/processor_jtag_cable_comm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.750 ; gain = 0.000 ; free physical = 851 ; free virtual = 5958
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/processor_jtag_cable_comm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_jtag_cable_comm_0_0_utilization_synth.rpt -pb processor_jtag_cable_comm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 00:57:52 2019...
