<def f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='127' type='void llvm::PressureChange::setUnitInc(int Inc)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1100' u='c' c='_ZN4llvm17ScheduleDAGMILive23updateScheduledPressureEPKNS_5SUnitERKSt6vectorIjSaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='695' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeENS_8RegisterEbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='987' u='c' c='_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1022' u='c' c='_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1030' u='c' c='_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1195' u='c' c='_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1209' u='c' c='_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1216' u='c' c='_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='107' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='112' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='127' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='131' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj'/>
