// Seed: 3773192712
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd3
) (
    input supply0 _id_0,
    output logic id_1,
    input wor _id_2,
    input tri0 id_3
);
  always_ff @(posedge id_3 && -1 && 1) begin : LABEL_0
    id_1 = -1;
  end
  parameter id_5 = 1;
  wire id_6;
  logic [7:0][id_2 : id_0] id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5
  );
  initial begin : LABEL_1
    id_7[-1'b0] <= 1'b0;
  end
  wire id_9;
endmodule
