// Seed: 4137331439
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5
);
  always begin
    id_5 = 1'h0 == 1;
  end
endmodule
