

================================================================
== Vivado HLS Report for 'sha512_update_128'
================================================================
* Date:           Sat Jun  3 22:30:19 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_sha512_compress_128_fu_306    |sha512_compress_128    |  1199|  1199|  1199|  1199|   none  |
        |grp_sha512_compress_128_1_fu_362  |sha512_compress_128_1  |  1279|  1279|  1279|  1279|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     333|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       20|      -|    2608|   14400|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     589|    -|
|Register         |        -|      -|    1106|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       21|      0|    3714|   15322|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_sha512_compress_128_fu_306    |sha512_compress_128    |       10|      0|  1253|  7181|
    |grp_sha512_compress_128_1_fu_362  |sha512_compress_128_1  |       10|      0|  1355|  7219|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |       20|      0|  2608| 14400|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_buf_U  |sha512_update_32_hbi  |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |grp_fu_212_p2      |     +    |      0|  0|  71|          64|          64|
    |grp_fu_287_p2      |     -    |      0|  0|  71|          64|          64|
    |or_cond_fu_441_p2  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_341_p2      |   icmp   |      0|  0|  32|          64|          64|
    |icmp_fu_346_p2     |   icmp   |      0|  0|  29|          57|           1|
    |tmp_15_fu_351_p2   |   icmp   |      0|  0|  32|          64|          64|
    |tmp_fu_335_p2      |   icmp   |      0|  0|  32|          64|           8|
    |n_fu_446_p3        |  select  |      0|  0|  64|           1|          64|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 333|         379|         330|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |ap_return_0           |   9|          2|   64|        128|
    |ap_return_1           |   9|          2|   64|        128|
    |grp_fu_212_p0         |  44|          9|   64|        576|
    |grp_fu_212_p1         |  47|         10|   64|        640|
    |grp_fu_287_p0         |  15|          3|   64|        192|
    |grp_fu_287_p1         |  15|          3|   64|        192|
    |grp_fu_341_p0         |  38|          7|   64|        448|
    |grp_fu_341_p1         |  27|          5|   64|        320|
    |i_reg_161             |   9|          2|   64|        128|
    |in_r_address0         |  15|          3|    7|         21|
    |in_r_ce0              |  15|          3|    1|          3|
    |inlen_fu_76           |  21|          4|   64|        256|
    |md_buf_address0       |  21|          4|    7|         28|
    |md_buf_d0             |  15|          3|    8|         24|
    |md_curlen_fu_84       |  15|          3|   64|        192|
    |md_length_fu_80       |   9|          2|   64|        128|
    |md_state_address0     |  15|          3|    3|          9|
    |md_state_ce0          |  15|          3|    1|          3|
    |md_state_d0           |  15|          3|   64|        192|
    |md_state_we0          |  15|          3|    1|          3|
    |p_01_idx_fu_72        |  15|          3|   64|        192|
    |reg_194               |  15|          3|   64|        192|
    |reg_203               |  15|          3|   64|        192|
    |temp_buf_address0     |  21|          4|    7|         28|
    |temp_buf_ce0          |  15|          3|    1|          3|
    |temp_buf_ce1          |   9|          2|    1|          2|
    |temp_index_1_reg_183  |   9|          2|    8|         16|
    |temp_index_reg_172    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 589|        119| 1078|       4272|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  19|   0|   19|          0|
    |ap_reg_grp_sha512_compress_128_1_fu_362_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sha512_compress_128_fu_306_ap_start    |   1|   0|    1|          0|
    |ap_return_0_preg                                  |  64|   0|   64|          0|
    |ap_return_1_preg                                  |  64|   0|   64|          0|
    |i_reg_161                                         |  64|   0|   64|          0|
    |inlen_4_reg_279                                   |  64|   0|   64|          0|
    |inlen_fu_76                                       |  64|   0|   64|          0|
    |inlen_load_reg_550                                |  64|   0|   64|          0|
    |md_curlen_fu_84                                   |  64|   0|   64|          0|
    |md_curlen_load_reg_565                            |  64|   0|   64|          0|
    |md_length_fu_80                                   |  64|   0|   64|          0|
    |md_length_load_reg_559                            |  64|   0|   64|          0|
    |n_reg_586                                         |  64|   0|   64|          0|
    |or_cond_reg_582                                   |   1|   0|    1|          0|
    |p_01_idx_fu_72                                    |  64|   0|   64|          0|
    |p_01_idx_load_reg_641                             |  64|   0|   64|          0|
    |reg_194                                           |  64|   0|   64|          0|
    |reg_203                                           |  64|   0|   64|          0|
    |reg_236                                           |  64|   0|   64|          0|
    |temp_index_1_reg_183                              |   8|   0|    8|          0|
    |temp_index_5_reg_221                              |   8|   0|    8|          0|
    |temp_index_reg_172                                |   8|   0|    8|          0|
    |tmp_12_reg_577                                    |   1|   0|    1|          0|
    |tmp_17_reg_611                                    |   1|   0|    1|          0|
    |tmp_19_reg_618                                    |   8|   0|   64|         56|
    |tmp_21_reg_631                                    |   8|   0|   64|         56|
    |tmp_24_reg_593                                    |   9|   0|    9|          0|
    |tmp_26_reg_606                                    |   9|   0|    9|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1106|   0| 1218|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_done            | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_return_0        | out |   64| ap_ctrl_hs | sha512_update_128 | return value |
|ap_return_1        | out |   64| ap_ctrl_hs | sha512_update_128 | return value |
|md_length_read     |  in |   64|   ap_none  |   md_length_read  |    scalar    |
|md_state_address0  | out |    3|  ap_memory |      md_state     |     array    |
|md_state_ce0       | out |    1|  ap_memory |      md_state     |     array    |
|md_state_we0       | out |    1|  ap_memory |      md_state     |     array    |
|md_state_d0        | out |   64|  ap_memory |      md_state     |     array    |
|md_state_q0        |  in |   64|  ap_memory |      md_state     |     array    |
|md_curlen_read     |  in |   64|   ap_none  |   md_curlen_read  |    scalar    |
|md_buf_address0    | out |    7|  ap_memory |       md_buf      |     array    |
|md_buf_ce0         | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_we0         | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_d0          | out |    8|  ap_memory |       md_buf      |     array    |
|md_buf_q0          |  in |    8|  ap_memory |       md_buf      |     array    |
|in_r_address0      | out |    7|  ap_memory |        in_r       |     array    |
|in_r_ce0           | out |    1|  ap_memory |        in_r       |     array    |
|in_r_q0            |  in |    8|  ap_memory |        in_r       |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	19  / (tmp)
	2  / (!tmp)
2 --> 
	3  / (!tmp_s)
	19  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	17  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	9  / (exitcond3)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	16  / (!tmp_17)
	11  / (tmp_17)
11 --> 
	12  / (!exitcond2)
	13  / (exitcond2)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	16  / (exitcond)
15 --> 
	14  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: md_curlen_read_2 (7)  [1/1] 0.00ns
:0  %md_curlen_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_curlen_read)

ST_1: md_length_read_2 (8)  [1/1] 0.00ns
:1  %md_length_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %md_length_read)

ST_1: temp_buf (9)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:255
:2  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_23 (10)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:242
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str8, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_24 (11)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:243
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str210, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_25 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:244
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str311, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_26 (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:245
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str412, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_27 (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:246
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str513, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_28 (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:247
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_29 (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:248
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str715, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_30 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:249
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [20 x i8]* @p_str816, [1 x i8]* @p_str19) nounwind

ST_1: tmp (18)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:258
:11  %tmp = icmp ugt i64 %md_curlen_read_2, 128

ST_1: StgValue_32 (19)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:258
:12  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: p_01_idx (21)  [1/1] 0.00ns
.backedge.preheader:0  %p_01_idx = alloca i64

ST_1: inlen (22)  [1/1] 0.00ns
.backedge.preheader:1  %inlen = alloca i64

ST_1: md_length (23)  [1/1] 0.00ns
.backedge.preheader:2  %md_length = alloca i64

ST_1: md_curlen (24)  [1/1] 0.00ns
.backedge.preheader:3  %md_curlen = alloca i64

ST_1: StgValue_37 (25)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:240
.backedge.preheader:4  store i64 %md_curlen_read_2, i64* %md_curlen

ST_1: StgValue_38 (26)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:240
.backedge.preheader:5  store i64 %md_length_read_2, i64* %md_length

ST_1: StgValue_39 (27)  [1/1] 0.67ns
.backedge.preheader:6  store i64 128, i64* %inlen

ST_1: StgValue_40 (28)  [1/1] 0.67ns
.backedge.preheader:7  store i64 0, i64* %p_01_idx

ST_1: StgValue_41 (29)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge.preheader:8  br label %.backedge


 <State 2>: 0.66ns
ST_2: inlen_load (31)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:268
.backedge:0  %inlen_load = load i64* %inlen

ST_2: md_length_load (32)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.backedge:1  %md_length_load = load i64* %md_length

ST_2: md_curlen_load (33)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge:2  %md_curlen_load = load i64* %md_curlen

ST_2: tmp_s (34)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:261
.backedge:3  %tmp_s = icmp eq i64 %inlen_load, 0

ST_2: StgValue_46 (35)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.backedge:4  br i1 %tmp_s, label %.loopexit.loopexit, label %1

ST_2: StgValue_47 (130)  [1/1] 0.66ns
.loopexit.loopexit:0  br label %.loopexit


 <State 3>: 0.64ns
ST_3: tmp_12 (37)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:262
:0  %tmp_12 = icmp eq i64 %md_curlen_load, 0


 <State 4>: 2.09ns
ST_4: tmp_23 (38)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:262
:1  %tmp_23 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (39)  [1/1] 0.80ns  loc: ed25519_ref/src/sha512.c:262
:2  %icmp = icmp ne i57 %tmp_23, 0

ST_4: or_cond (40)  [1/1] 0.05ns  loc: ed25519_ref/src/sha512.c:262
:3  %or_cond = and i1 %tmp_12, %icmp

ST_4: StgValue_52 (41)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:262
:4  br i1 %or_cond, label %2, label %._crit_edge

ST_4: tmp_13 (119)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:266
:2  %tmp_13 = add i64 %md_length_load, 1024

ST_4: StgValue_54 (122)  [1/1] 0.67ns
:5  store i64 0, i64* %md_curlen

ST_4: StgValue_55 (123)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:266
:6  store i64 %tmp_13, i64* %md_length


 <State 5>: 2.14ns
ST_5: tmp_14 (43)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:0  %tmp_14 = sub i64 128, %md_curlen_load

ST_5: tmp_15 (44)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:1  %tmp_15 = icmp ult i64 %inlen_load, %tmp_14

ST_5: n (45)  [1/1] 0.08ns  loc: ed25519_ref/src/sha512.c:270
._crit_edge:2  %n = select i1 %tmp_15, i64 %inlen_load, i64 %tmp_14

ST_5: StgValue_59 (46)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:272
._crit_edge:3  br label %3


 <State 6>: 1.41ns
ST_6: i (48)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_2, %4 ]

ST_6: tmp_24 (49)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:1  %tmp_24 = trunc i64 %i to i9

ST_6: exitcond3 (50)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:272
:2  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_2 (51)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:272
:3  %i_2 = add i64 1, %i

ST_6: StgValue_64 (52)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:4  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.68ns
ST_7: p_01_idx_load_6 (54)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:0  %p_01_idx_load_6 = load i64* %p_01_idx

ST_7: tmp_25 (55)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:1  %tmp_25 = trunc i64 %p_01_idx_load_6 to i9

ST_7: sum2 (56)  [1/1] 1.10ns  loc: ed25519_ref/src/sha512.c:272
:2  %sum2 = add i9 %tmp_24, %tmp_25

ST_7: sum2_cast (57)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:3  %sum2_cast = zext i9 %sum2 to i64

ST_7: in_addr (58)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:4  %in_addr = getelementptr [128 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_7: in_load (59)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:5  %in_load = load i8* %in_addr, align 1

ST_7: tmp_26 (60)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
:6  %tmp_26 = trunc i64 %md_curlen_load to i9


 <State 8>: 1.68ns
ST_8: in_load (59)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:5  %in_load = load i8* %in_addr, align 1

ST_8: tmp_18 (61)  [1/1] 1.10ns  loc: ed25519_ref/src/sha512.c:273
:7  %tmp_18 = add i9 %tmp_24, %tmp_26

ST_8: tmp_19_cast (62)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:8  %tmp_19_cast = zext i9 %tmp_18 to i64

ST_8: md_buf_addr (63)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:273
:9  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19_cast

ST_8: StgValue_76 (64)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:273
:10  store i8 %in_load, i8* %md_buf_addr, align 1

ST_8: StgValue_77 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:272
:11  br label %3


 <State 9>: 1.41ns
ST_9: tmp_16 (68)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:277
:1  %tmp_16 = add i64 %n, %md_curlen_load


 <State 10>: 2.09ns
ST_10: p_01_idx_load_5 (67)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:278
:0  %p_01_idx_load_5 = load i64* %p_01_idx

ST_10: p_01_idx9 (69)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:278
:2  %p_01_idx9 = add i64 %n, %p_01_idx_load_5

ST_10: inlen_4 (70)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:279
:3  %inlen_4 = sub i64 %inlen_load, %n

ST_10: tmp_17 (71)  [1/1] 0.64ns  loc: ed25519_ref/src/sha512.c:280
:4  %tmp_17 = icmp eq i64 %tmp_16, 128

ST_10: StgValue_83 (72)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:280
:5  br i1 %tmp_17, label %.preheader5.preheader, label %.backedge.backedge.pre

ST_10: StgValue_84 (74)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:277
.backedge.backedge.pre:0  store i64 %tmp_16, i64* %md_curlen

ST_10: StgValue_85 (75)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:279
.backedge.backedge.pre:1  store i64 %inlen_4, i64* %inlen

ST_10: StgValue_86 (76)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:278
.backedge.backedge.pre:2  store i64 %p_01_idx9, i64* %p_01_idx

ST_10: StgValue_87 (77)  [1/1] 0.00ns
.backedge.backedge.pre:3  br label %.backedge.backedge

ST_10: StgValue_88 (79)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:281
.preheader5.preheader:0  br label %.preheader5


 <State 11>: 1.09ns
ST_11: temp_index (81)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_4, %6 ], [ 0, %.preheader5.preheader ]

ST_11: exitcond2 (82)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_11: empty (83)  [1/1] 0.00ns
.preheader5:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_11: temp_index_4 (84)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:3  %temp_index_4 = add i8 %temp_index, 1

ST_11: StgValue_93 (85)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:281
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_11: tmp_19 (87)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:0  %tmp_19 = zext i8 %temp_index to i64

ST_11: md_buf_addr_3 (88)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:1  %md_buf_addr_3 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19

ST_11: md_buf_load (89)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_11: StgValue_97 (94)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:284
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)


 <State 12>: 1.14ns
ST_12: md_buf_load (89)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:2  %md_buf_load = load i8* %md_buf_addr_3, align 1

ST_12: temp_buf_addr (90)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:282
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_19

ST_12: StgValue_100 (91)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:282
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_12: StgValue_101 (92)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:281
:5  br label %.preheader5


 <State 13>: 0.66ns
ST_13: StgValue_102 (94)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:284
:0  call fastcc void @sha512_compress_128([8 x i64]* %md_state, [128 x i8]* %temp_buf)

ST_13: StgValue_103 (95)  [1/1] 0.66ns  loc: ed25519_ref/src/sha512.c:284
:1  br label %.preheader


 <State 14>: 1.09ns
ST_14: temp_index_1 (97)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_5, %8 ], [ 0, %7 ]

ST_14: exitcond (98)  [1/1] 0.56ns  loc: ed25519_ref/src/sha512.c:287
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_14: empty_23 (99)  [1/1] 0.00ns
.preheader:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_14: temp_index_5 (100)  [1/1] 1.09ns  loc: ed25519_ref/src/sha512.c:287
.preheader:3  %temp_index_5 = add i8 %temp_index_1, 1

ST_14: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:287
.preheader:4  br i1 %exitcond, label %9, label %8

ST_14: tmp_21 (103)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:0  %tmp_21 = zext i8 %temp_index_1 to i64

ST_14: temp_buf_addr_2 (104)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:1  %temp_buf_addr_2 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_21

ST_14: temp_buf_load (105)  [2/2] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1

ST_14: StgValue_112 (111)  [1/1] 0.67ns
:1  store i64 0, i64* %md_curlen

ST_14: StgValue_113 (113)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:279
:3  store i64 %inlen_4, i64* %inlen

ST_14: StgValue_114 (114)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:278
:4  store i64 %p_01_idx9, i64* %p_01_idx


 <State 15>: 1.14ns
ST_15: temp_buf_load (105)  [1/2] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1

ST_15: md_buf_addr_4 (106)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:288
:3  %md_buf_addr_4 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_21

ST_15: StgValue_117 (107)  [1/1] 0.57ns  loc: ed25519_ref/src/sha512.c:288
:4  store i8 %temp_buf_load, i8* %md_buf_addr_4, align 1

ST_15: StgValue_118 (108)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:287
:5  br label %.preheader


 <State 16>: 2.09ns
ST_16: tmp_20 (110)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:290
:0  %tmp_20 = add i64 %md_length_load, 1024

ST_16: StgValue_120 (112)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:290
:2  store i64 %tmp_20, i64* %md_length

ST_16: StgValue_121 (115)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:292
:5  br label %.backedge.backedge

ST_16: StgValue_122 (128)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge


 <State 17>: 2.09ns
ST_17: p_01_idx_load (117)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:267
:0  %p_01_idx_load = load i64* %p_01_idx

ST_17: StgValue_124 (118)  [2/2] 0.00ns  loc: ed25519_ref/src/sha512.c:263
:1  call fastcc void @sha512_compress_128.1([8 x i64]* %md_state, [128 x i8]* %in_r, i64 %p_01_idx_load)

ST_17: p_01_idx8 (120)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:267
:3  %p_01_idx8 = add i64 %p_01_idx_load, 128

ST_17: StgValue_126 (125)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:267
:8  store i64 %p_01_idx8, i64* %p_01_idx


 <State 18>: 2.09ns
ST_18: StgValue_127 (118)  [1/2] 0.00ns  loc: ed25519_ref/src/sha512.c:263
:1  call fastcc void @sha512_compress_128.1([8 x i64]* %md_state, [128 x i8]* %in_r, i64 %p_01_idx_load)

ST_18: inlen_3 (121)  [1/1] 1.41ns  loc: ed25519_ref/src/sha512.c:268
:4  %inlen_3 = add i64 %inlen_load, -128

ST_18: StgValue_129 (124)  [1/1] 0.67ns  loc: ed25519_ref/src/sha512.c:268
:7  store i64 %inlen_3, i64* %inlen

ST_18: StgValue_130 (126)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:269
:9  br label %.backedge.backedge


 <State 19>: 0.00ns
ST_19: md_length_2 (132)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:0  %md_length_2 = phi i64 [ %md_length_read_2, %0 ], [ %md_length_load, %.loopexit.loopexit ]

ST_19: md_curlen_2 (133)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:261
.loopexit:1  %md_curlen_2 = phi i64 [ %md_curlen_read_2, %0 ], [ %md_curlen_load, %.loopexit.loopexit ]

ST_19: mrv (134)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:2  %mrv = insertvalue { i64, i64 } undef, i64 %md_length_2, 0

ST_19: mrv_1 (135)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:3  %mrv_1 = insertvalue { i64, i64 } %mrv, i64 %md_curlen_2, 1

ST_19: StgValue_135 (136)  [1/1] 0.00ns  loc: ed25519_ref/src/sha512.c:266
.loopexit:4  ret { i64, i64 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ md_length_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ md_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ md_curlen_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ md_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
md_curlen_read_2 (read             ) [ 01111111111111111111]
md_length_read_2 (read             ) [ 01111111111111111111]
temp_buf         (alloca           ) [ 00111111111111111110]
StgValue_23      (specresourcelimit) [ 00000000000000000000]
StgValue_24      (specresourcelimit) [ 00000000000000000000]
StgValue_25      (specresourcelimit) [ 00000000000000000000]
StgValue_26      (specresourcelimit) [ 00000000000000000000]
StgValue_27      (specresourcelimit) [ 00000000000000000000]
StgValue_28      (specresourcelimit) [ 00000000000000000000]
StgValue_29      (specresourcelimit) [ 00000000000000000000]
StgValue_30      (specresourcelimit) [ 00000000000000000000]
tmp              (icmp             ) [ 01000000000000000000]
StgValue_32      (br               ) [ 01111111111111111111]
p_01_idx         (alloca           ) [ 01111111111111111110]
inlen            (alloca           ) [ 01111111111111111110]
md_length        (alloca           ) [ 01111111111111111110]
md_curlen        (alloca           ) [ 01111111111111111110]
StgValue_37      (store            ) [ 00000000000000000000]
StgValue_38      (store            ) [ 00000000000000000000]
StgValue_39      (store            ) [ 00000000000000000000]
StgValue_40      (store            ) [ 00000000000000000000]
StgValue_41      (br               ) [ 00000000000000000000]
inlen_load       (load             ) [ 00011111111000000110]
md_length_load   (load             ) [ 01111111111111111111]
md_curlen_load   (load             ) [ 01111111111111111111]
tmp_s            (icmp             ) [ 00111111111111111110]
StgValue_46      (br               ) [ 00000000000000000000]
StgValue_47      (br               ) [ 01111111111111111111]
tmp_12           (icmp             ) [ 00001000000000000000]
tmp_23           (partselect       ) [ 00000000000000000000]
icmp             (icmp             ) [ 00000000000000000000]
or_cond          (and              ) [ 00111111111111111110]
StgValue_52      (br               ) [ 00000000000000000000]
tmp_13           (add              ) [ 00000000000000000000]
StgValue_54      (store            ) [ 00000000000000000000]
StgValue_55      (store            ) [ 00000000000000000000]
tmp_14           (sub              ) [ 00000000000000000000]
tmp_15           (icmp             ) [ 00000000000000000000]
n                (select           ) [ 00000011111000000000]
StgValue_59      (br               ) [ 00111111111111111110]
i                (phi              ) [ 00000010000000000000]
tmp_24           (trunc            ) [ 00000001100000000000]
exitcond3        (icmp             ) [ 00111111111111111110]
i_2              (add              ) [ 00111111111111111110]
StgValue_64      (br               ) [ 00000000000000000000]
p_01_idx_load_6  (load             ) [ 00000000000000000000]
tmp_25           (trunc            ) [ 00000000000000000000]
sum2             (add              ) [ 00000000000000000000]
sum2_cast        (zext             ) [ 00000000000000000000]
in_addr          (getelementptr    ) [ 00000000100000000000]
tmp_26           (trunc            ) [ 00000000100000000000]
in_load          (load             ) [ 00000000000000000000]
tmp_18           (add              ) [ 00000000000000000000]
tmp_19_cast      (zext             ) [ 00000000000000000000]
md_buf_addr      (getelementptr    ) [ 00000000000000000000]
StgValue_76      (store            ) [ 00000000000000000000]
StgValue_77      (br               ) [ 00111111111111111110]
tmp_16           (add              ) [ 00000000001000000000]
p_01_idx_load_5  (load             ) [ 00000000000000000000]
p_01_idx9        (add              ) [ 00000000000111110000]
inlen_4          (sub              ) [ 00000000000111110000]
tmp_17           (icmp             ) [ 00111111111111111110]
StgValue_83      (br               ) [ 00000000000000000000]
StgValue_84      (store            ) [ 00000000000000000000]
StgValue_85      (store            ) [ 00000000000000000000]
StgValue_86      (store            ) [ 00000000000000000000]
StgValue_87      (br               ) [ 00000000000000000000]
StgValue_88      (br               ) [ 00111111111111111110]
temp_index       (phi              ) [ 00000000000100000000]
exitcond2        (icmp             ) [ 00111111111111111110]
empty            (speclooptripcount) [ 00000000000000000000]
temp_index_4     (add              ) [ 00111111111111111110]
StgValue_93      (br               ) [ 00000000000000000000]
tmp_19           (zext             ) [ 00000000000010000000]
md_buf_addr_3    (getelementptr    ) [ 00000000000010000000]
md_buf_load      (load             ) [ 00000000000000000000]
temp_buf_addr    (getelementptr    ) [ 00000000000000000000]
StgValue_100     (store            ) [ 00000000000000000000]
StgValue_101     (br               ) [ 00111111111111111110]
StgValue_102     (call             ) [ 00000000000000000000]
StgValue_103     (br               ) [ 00111111111111111110]
temp_index_1     (phi              ) [ 00000000000000100000]
exitcond         (icmp             ) [ 00111111111111111110]
empty_23         (speclooptripcount) [ 00000000000000000000]
temp_index_5     (add              ) [ 00111111111111111110]
StgValue_108     (br               ) [ 00000000000000000000]
tmp_21           (zext             ) [ 00000000000000010000]
temp_buf_addr_2  (getelementptr    ) [ 00000000000000010000]
StgValue_112     (store            ) [ 00000000000000000000]
StgValue_113     (store            ) [ 00000000000000000000]
StgValue_114     (store            ) [ 00000000000000000000]
temp_buf_load    (load             ) [ 00000000000000000000]
md_buf_addr_4    (getelementptr    ) [ 00000000000000000000]
StgValue_117     (store            ) [ 00000000000000000000]
StgValue_118     (br               ) [ 00111111111111111110]
tmp_20           (add              ) [ 00000000000000000000]
StgValue_120     (store            ) [ 00000000000000000000]
StgValue_121     (br               ) [ 00000000000000000000]
StgValue_122     (br               ) [ 00000000000000000000]
p_01_idx_load    (load             ) [ 00000000000000000010]
p_01_idx8        (add              ) [ 00000000000000000000]
StgValue_126     (store            ) [ 00000000000000000000]
StgValue_127     (call             ) [ 00000000000000000000]
inlen_3          (add              ) [ 00000000000000000000]
StgValue_129     (store            ) [ 00000000000000000000]
StgValue_130     (br               ) [ 00000000000000000000]
md_length_2      (phi              ) [ 00000000000000000001]
md_curlen_2      (phi              ) [ 00000000000000000001]
mrv              (insertvalue      ) [ 00000000000000000000]
mrv_1            (insertvalue      ) [ 00000000000000000000]
StgValue_135     (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="md_length_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_length_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="md_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="md_curlen_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_curlen_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="md_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str412"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str715"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str816"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="temp_buf_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_01_idx_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_01_idx/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="inlen_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inlen/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="md_length_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="md_length/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="md_curlen_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="md_curlen/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="md_curlen_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_curlen_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="md_length_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_length_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="md_buf_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_76/8 md_buf_load/11 StgValue_117/15 "/>
</bind>
</comp>

<comp id="125" class="1004" name="md_buf_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_3/11 "/>
</bind>
</comp>

<comp id="133" class="1004" name="temp_buf_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="1"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_100/12 temp_buf_load/14 "/>
</bind>
</comp>

<comp id="145" class="1004" name="temp_buf_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_2/14 "/>
</bind>
</comp>

<comp id="152" class="1004" name="md_buf_addr_4_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="1"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_4/15 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="64" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="temp_index_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="temp_index_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index/11 "/>
</bind>
</comp>

<comp id="183" class="1005" name="temp_index_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_index_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index_1/14 "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="md_length_2 (phireg) i_2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="md_length_2_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="64" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="md_length_2/19 "/>
</bind>
</comp>

<comp id="203" class="1005" name="reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="md_curlen_2 (phireg) temp_index_4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="md_curlen_2_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="64" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="md_curlen_2/19 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 i_2/6 sum2/7 tmp_18/8 tmp_16/9 p_01_idx9/10 temp_index_4/11 temp_index_5/14 tmp_20/16 p_01_idx8/17 inlen_3/18 "/>
</bind>
</comp>

<comp id="221" class="1005" name="temp_index_5_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 p_01_idx9 "/>
</bind>
</comp>

<comp id="279" class="1005" name="inlen_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="3"/>
<pin id="281" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="inlen_4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="3"/>
<pin id="294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/5 inlen_4/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_sha512_compress_128_fu_306">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="3" bw="64" slack="0"/>
<pin id="328" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_97/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 tmp_12/3 exitcond3/6 tmp_17/10 exitcond2/11 exitcond/14 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="57" slack="0"/>
<pin id="348" dir="0" index="1" bw="57" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_15_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="3"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_sha512_compress_128_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="0" index="3" bw="64" slack="0"/>
<pin id="367" dir="0" index="4" bw="64" slack="0"/>
<pin id="368" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_124/17 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="3"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/4 StgValue_112/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="3"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/4 StgValue_120/16 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="4"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_01_idx_load_6/7 p_01_idx_load_5/10 p_01_idx_load/17 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="7"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/10 StgValue_113/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="4"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/10 StgValue_114/14 StgValue_126/17 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_37_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="StgValue_38_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="StgValue_39_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="StgValue_40_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="inlen_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inlen_load/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="md_length_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="md_length_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="md_curlen_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="md_curlen_load/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_23_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="57" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="2"/>
<pin id="434" dir="0" index="2" bw="4" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_cond_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="n_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="3"/>
<pin id="449" dir="0" index="2" bw="64" slack="0"/>
<pin id="450" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_24_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_25_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sum2_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_26_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="5"/>
<pin id="469" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_19_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_84_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="0" index="1" bw="64" slack="7"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_19_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_21_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="StgValue_129_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="5"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/18 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mrv_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="128" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mrv_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="128" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="507" class="1005" name="md_curlen_read_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="2"/>
<pin id="509" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_curlen_read_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="md_length_read_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="2"/>
<pin id="514" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_length_read_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_01_idx_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_01_idx "/>
</bind>
</comp>

<comp id="527" class="1005" name="inlen_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inlen "/>
</bind>
</comp>

<comp id="535" class="1005" name="md_length_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="md_length "/>
</bind>
</comp>

<comp id="542" class="1005" name="md_curlen_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="md_curlen "/>
</bind>
</comp>

<comp id="550" class="1005" name="inlen_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="2"/>
<pin id="552" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inlen_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="md_length_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="md_length_load "/>
</bind>
</comp>

<comp id="565" class="1005" name="md_curlen_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="md_curlen_load "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_12_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="582" class="1005" name="or_cond_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="8"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="586" class="1005" name="n_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_24_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="1"/>
<pin id="595" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="601" class="1005" name="in_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="1"/>
<pin id="603" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_26_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="1"/>
<pin id="608" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_17_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="4"/>
<pin id="613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_19_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="623" class="1005" name="md_buf_addr_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="1"/>
<pin id="625" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="md_buf_addr_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_21_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="636" class="1005" name="temp_buf_addr_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="1"/>
<pin id="638" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="p_01_idx_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="107" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="119" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="139" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="165" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="234"><net_src comp="212" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="235"><net_src comp="194" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="249"><net_src comp="212" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="256"><net_src comp="176" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="264"><net_src comp="212" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="265"><net_src comp="203" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="267"><net_src comp="187" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="272"><net_src comp="212" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="273"><net_src comp="221" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="305"><net_src comp="287" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="330"><net_src comp="2" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="339"><net_src comp="88" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="287" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="356"><net_src comp="165" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="357"><net_src comp="236" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="359"><net_src comp="176" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="361"><net_src comp="187" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="2" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="212" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="393"><net_src comp="287" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="279" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="212" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="236" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="88" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="94" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="440"><net_src comp="431" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="445"><net_src comp="346" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="351" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="287" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="165" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="383" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="465"><net_src comp="212" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="473"><net_src comp="212" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="479"><net_src comp="236" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="176" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="488"><net_src comp="187" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="494"><net_src comp="212" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="197" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="206" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="88" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="515"><net_src comp="94" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="523"><net_src comp="72" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="530"><net_src comp="76" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="534"><net_src comp="527" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="538"><net_src comp="80" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="545"><net_src comp="84" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="553"><net_src comp="421" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="562"><net_src comp="425" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="568"><net_src comp="428" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="580"><net_src comp="341" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="585"><net_src comp="441" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="446" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="596"><net_src comp="453" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="604"><net_src comp="100" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="609"><net_src comp="467" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="614"><net_src comp="341" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="480" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="626"><net_src comp="125" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="634"><net_src comp="485" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="639"><net_src comp="145" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="644"><net_src comp="383" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="362" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: md_state | {11 13 17 18 }
	Port: md_buf | {8 15 }
	Port: K | {}
 - Input state : 
	Port: sha512_update_128 : md_length_read | {1 }
	Port: sha512_update_128 : md_state | {11 13 17 18 }
	Port: sha512_update_128 : md_curlen_read | {1 }
	Port: sha512_update_128 : md_buf | {11 12 }
	Port: sha512_update_128 : in_r | {7 8 17 18 }
	Port: sha512_update_128 : K | {11 13 17 18 }
  - Chain level:
	State 1
		StgValue_32 : 1
		StgValue_37 : 1
		StgValue_38 : 1
		StgValue_39 : 1
		StgValue_40 : 1
	State 2
		tmp_s : 1
		StgValue_46 : 2
	State 3
	State 4
		icmp : 1
		or_cond : 2
		StgValue_52 : 2
		StgValue_55 : 1
	State 5
		tmp_15 : 1
		n : 2
	State 6
		tmp_24 : 1
		exitcond3 : 1
		i_2 : 1
		StgValue_64 : 2
	State 7
		tmp_25 : 1
		sum2 : 2
		sum2_cast : 3
		in_addr : 4
		in_load : 5
	State 8
		tmp_19_cast : 1
		md_buf_addr : 2
		StgValue_76 : 3
	State 9
	State 10
		p_01_idx9 : 1
		StgValue_83 : 1
		StgValue_85 : 1
		StgValue_86 : 2
	State 11
		exitcond2 : 1
		temp_index_4 : 1
		StgValue_93 : 2
		tmp_19 : 1
		md_buf_addr_3 : 2
		md_buf_load : 3
	State 12
		StgValue_100 : 1
	State 13
	State 14
		exitcond : 1
		temp_index_5 : 1
		StgValue_108 : 2
		tmp_21 : 1
		temp_buf_addr_2 : 2
		temp_buf_load : 3
	State 15
		StgValue_117 : 1
	State 16
		StgValue_120 : 1
	State 17
		StgValue_124 : 1
		p_01_idx8 : 1
		StgValue_126 : 2
	State 18
		StgValue_129 : 1
	State 19
		mrv : 1
		mrv_1 : 2
		StgValue_135 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |  grp_sha512_compress_128_fu_306  |    8    | 16.0417 |   1699  |   6749  |
|          | grp_sha512_compress_128_1_fu_362 |    8    | 14.9788 |   1860  |   6757  |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_335            |    0    |    0    |    0    |    32   |
|   icmp   |            grp_fu_341            |    0    |    0    |    0    |    32   |
|          |            icmp_fu_346           |    0    |    0    |    0    |    29   |
|          |           tmp_15_fu_351          |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |            grp_fu_212            |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |            grp_fu_287            |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |             n_fu_446             |    0    |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|---------|
|    and   |          or_cond_fu_441          |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |    md_curlen_read_2_read_fu_88   |    0    |    0    |    0    |    0    |
|          |    md_length_read_2_read_fu_94   |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           tmp_23_fu_431          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_24_fu_453          |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_25_fu_457          |    0    |    0    |    0    |    0    |
|          |           tmp_26_fu_467          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sum2_cast_fu_462         |    0    |    0    |    0    |    0    |
|   zext   |        tmp_19_cast_fu_470        |    0    |    0    |    0    |    0    |
|          |           tmp_19_fu_480          |    0    |    0    |    0    |    0    |
|          |           tmp_21_fu_485          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|insertvalue|            mrv_fu_495            |    0    |    0    |    0    |    0    |
|          |           mrv_1_fu_501           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    16   | 31.0205 |   3559  |  13839  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_buf|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_161       |   64   |
|     in_addr_reg_601    |    7   |
|     inlen_4_reg_279    |   64   |
|   inlen_load_reg_550   |   64   |
|      inlen_reg_527     |   64   |
|  md_buf_addr_3_reg_623 |    7   |
| md_curlen_load_reg_565 |   64   |
|md_curlen_read_2_reg_507|   64   |
|    md_curlen_reg_542   |   64   |
| md_length_load_reg_559 |   64   |
|md_length_read_2_reg_512|   64   |
|    md_length_reg_535   |   64   |
|        n_reg_586       |   64   |
|     or_cond_reg_582    |    1   |
|  p_01_idx_load_reg_641 |   64   |
|    p_01_idx_reg_520    |   64   |
|         reg_194        |   64   |
|         reg_203        |   64   |
|         reg_236        |   64   |
| temp_buf_addr_2_reg_636|    7   |
|  temp_index_1_reg_183  |    8   |
|  temp_index_5_reg_221  |    8   |
|   temp_index_reg_172   |    8   |
|     tmp_12_reg_577     |    1   |
|     tmp_17_reg_611     |    1   |
|     tmp_19_reg_618     |   64   |
|     tmp_21_reg_631     |   64   |
|     tmp_24_reg_593     |    9   |
|     tmp_26_reg_606     |    9   |
+------------------------+--------+
|          Total         |  1218  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_107        |  p0  |   2  |   7  |   14   ||    9    |
|         grp_access_fu_119        |  p0  |   4  |   7  |   28   ||    21   |
|         grp_access_fu_119        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_access_fu_139        |  p0  |   3  |   7  |   21   ||    15   |
|            grp_fu_212            |  p0  |   8  |  64  |   512  ||    41   |
|            grp_fu_212            |  p1  |   9  |  64  |   576  ||    38   |
|            grp_fu_287            |  p0  |   2  |  64  |   128  ||    9    |
|            grp_fu_287            |  p1  |   2  |  64  |   128  ||    9    |
|            grp_fu_341            |  p0  |   6  |  64  |   384  ||    33   |
|            grp_fu_341            |  p1  |   4  |  64  |   256  ||    9    |
| grp_sha512_compress_128_1_fu_362 |  p3  |   2  |  64  |   128  ||    9    |
|         grp_store_fu_389         |  p0  |   2  |  64  |   128  ||    9    |
|         grp_store_fu_395         |  p0  |   2  |  64  |   128  ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  2447  || 9.04225 ||   220   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   31   |  3559  |  13839 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   220  |
|  Register |    -   |    -   |  1218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   40   |  4777  |  14059 |
+-----------+--------+--------+--------+--------+
