#! 
:ivl_version "13.0 (devel)" "(s20221226-267-g77f7609b6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\eda\OSS-CA~1\lib\ivl\va_math.vpi";
S_00000000049f4b40 .scope module, "test" "test" 2 7;
 .timescale 0 0;
v0000000004a593f0_0 .var "clk", 0 0;
v0000000004a58c70_0 .var "rst", 0 0;
S_00000000049f4cd0 .scope module, "cpu" "cpu" 2 11, 3 14 0, S_00000000049f4b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0000000004a54320_0 .net "clock", 0 0, v0000000004a593f0_0;  1 drivers
o00000000062808f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000004a54dc0_0 .net "de_ex_AluControl", 3 0, o00000000062808f8;  0 drivers
o0000000006280ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a54280_0 .net "de_ex_Branch", 0 0, o0000000006280ad8;  0 drivers
o0000000006280c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a532e0_0 .net "de_ex_MemRead", 0 0, o0000000006280c58;  0 drivers
o0000000006280c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a54e60_0 .net "de_ex_MemToReg", 0 0, o0000000006280c88;  0 drivers
o0000000006280cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a55040_0 .net "de_ex_MemWrite", 0 0, o0000000006280cb8;  0 drivers
o0000000006280ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a53560_0 .net "de_ex_PCSrc", 0 0, o0000000006280ce8;  0 drivers
o0000000006280d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a53b00_0 .net "de_ex_RegDataSrc", 0 0, o0000000006280d18;  0 drivers
o0000000006280d48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000004a53420_0 .net "de_ex_RegDest", 4 0, o0000000006280d48;  0 drivers
o0000000006280d78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a537e0_0 .net "de_ex_RegWrite", 0 0, o0000000006280d78;  0 drivers
v0000000004a53ba0_0 .net "de_ex_aluOp", 2 0, v0000000004a1b2c0_0;  1 drivers
v0000000004a53ce0_0 .net "de_ex_aluSrc", 0 0, v0000000004a1abe0_0;  1 drivers
v0000000004a540a0_0 .net "de_ex_imm", 31 0, v00000000062c33c0_0;  1 drivers
v0000000004a53d80_0 .net "de_ex_rd", 4 0, L_0000000004a588b0;  1 drivers
o0000000006281798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a54140_0 .net "ex_mem_MemRead", 0 0, o0000000006281798;  0 drivers
o0000000006281918 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a59a30_0 .net "ex_mem_MemToReg", 0 0, o0000000006281918;  0 drivers
o00000000062817c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a59cb0_0 .net "ex_mem_MemWrite", 0 0, o00000000062817c8;  0 drivers
o0000000006281948 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a59b70_0 .net "ex_mem_PCSrc", 0 0, o0000000006281948;  0 drivers
o0000000006281978 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a589f0_0 .net "ex_mem_RegDataSrc", 0 0, o0000000006281978;  0 drivers
o00000000062819a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000004a581d0_0 .net "ex_mem_RegDest", 4 0, o00000000062819a8;  0 drivers
o00000000062819d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a58db0_0 .net "ex_mem_RegWrite", 0 0, o00000000062819d8;  0 drivers
v0000000004a58b30_0 .net "ex_mem_result", 31 0, v00000000062c22e0_0;  1 drivers
v0000000004a59990_0 .net "if_de_instr", 31 0, L_0000000004a095d0;  1 drivers
v0000000004a59490_0 .net "if_de_pc", 31 0, v0000000004a51690_0;  1 drivers
v0000000004a598f0_0 .net "mem_wb_MemToReg", 0 0, v0000000004a52310_0;  1 drivers
v0000000004a590d0_0 .net "mem_wb_PCSrc", 0 0, v0000000004a514b0_0;  1 drivers
v0000000004a58310_0 .net "mem_wb_RegDataSrc", 0 0, v0000000004a52e50_0;  1 drivers
v0000000004a58f90_0 .net "mem_wb_RegDest", 4 0, v0000000004a517d0_0;  1 drivers
v0000000004a58630_0 .net "mem_wb_RegWrite", 0 0, v0000000004a52ef0_0;  1 drivers
v0000000004a59850_0 .net "mem_wb_data_out", 31 0, v0000000004a528b0_0;  1 drivers
v0000000004a59f30_0 .net "mem_wb_mem_done", 0 0, v0000000004a52a90_0;  1 drivers
v0000000004a59170_0 .net "ram_address", 31 0, v0000000004a52450_0;  1 drivers
v0000000004a58e50_0 .net "ram_data_in", 31 0, v0000000004a51370_0;  1 drivers
v0000000004a58590_0 .net "ram_data_out", 31 0, L_0000000004a58270;  1 drivers
v0000000004a58bd0_0 .net "ram_write_enable", 0 0, v0000000004a52b30_0;  1 drivers
v0000000004a58d10_0 .net "rb_read_address1", 4 0, L_0000000004a59df0;  1 drivers
v0000000004a59ad0_0 .net "rb_read_address2", 4 0, L_0000000004a59e90;  1 drivers
v0000000004a595d0_0 .net "rb_value1", 31 0, v0000000004a51a50_0;  1 drivers
v0000000004a59670_0 .net "rb_value2", 31 0, v0000000004a51af0_0;  1 drivers
o0000000006282038 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000004a59350_0 .net "rb_write_address", 4 0, o0000000006282038;  0 drivers
o0000000006282068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a59710_0 .net "rb_write_enable", 0 0, o0000000006282068;  0 drivers
v0000000004a586d0_0 .net "rb_write_value", 31 0, v0000000004a534c0_0;  1 drivers
v0000000004a58ef0_0 .net "reset", 0 0, v0000000004a58c70_0;  1 drivers
o0000000006282338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004a59210_0 .net "rom_address", 31 0, o0000000006282338;  0 drivers
v0000000004a5a070_0 .net "rom_data", 31 0, L_0000000004a597b0;  1 drivers
v0000000004a58770_0 .net "wr_if_PCSrc", 0 0, v0000000004a546e0_0;  1 drivers
v0000000004a592b0_0 .net "wr_if_RegDest", 4 0, v0000000004a54820_0;  1 drivers
v0000000004a59030_0 .net "wr_if_RegWrite", 0 0, v0000000004a54c80_0;  1 drivers
o0000000006281528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004a58a90_0 .net "wr_if_branch_target", 31 0, o0000000006281528;  0 drivers
o00000000062814f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004a59c10_0 .net "wr_if_pc_src", 0 0, o00000000062814f8;  0 drivers
S_00000000049f4e60 .scope module, "Decode" "decode" 3 131, 4 5 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 5 "rs2";
    .port_info 7 /OUTPUT 6 "shamt";
    .port_info 8 /OUTPUT 3 "func3";
    .port_info 9 /OUTPUT 7 "func7";
    .port_info 10 /OUTPUT 7 "opcode";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 5 "RegDest";
    .port_info 15 /OUTPUT 1 "AluSrc";
    .port_info 16 /OUTPUT 3 "AluOp";
    .port_info 17 /OUTPUT 4 "AluControl";
    .port_info 18 /OUTPUT 1 "Branch";
    .port_info 19 /OUTPUT 1 "MemToReg";
    .port_info 20 /OUTPUT 1 "RegDataSrc";
v0000000004a1aaa0_0 .var "AluControl", 3 0;
v0000000004a1b2c0_0 .var "AluOp", 2 0;
v0000000004a1abe0_0 .var "AluSrc", 0 0;
v0000000004a1afa0_0 .var "Branch", 0 0;
v0000000004a1b040_0 .var "MemRead", 0 0;
v0000000004a1ac80_0 .var "MemToReg", 0 0;
v0000000004a1a500_0 .var "MemWrite", 0 0;
v0000000004a1a5a0_0 .var "RegDataSrc", 0 0;
v0000000004a1a640_0 .var "RegDest", 4 0;
v0000000004a1a6e0_0 .var "RegWrite", 0 0;
v00000000062c3aa0_0 .var "_instruction", 31 0;
L_00000000062c4070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000062c36e0_0 .net *"_ivl_13", 0 0, L_00000000062c4070;  1 drivers
v00000000062c2420_0 .net *"_ivl_9", 4 0, L_0000000004a59fd0;  1 drivers
v00000000062c3780_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v00000000062c3b40_0 .net "func3", 2 0, L_0000000004a58450;  1 drivers
v00000000062c30a0_0 .net "func7", 6 0, L_0000000004a584f0;  1 drivers
v00000000062c33c0_0 .var "imm", 31 0;
v00000000062c2ce0_0 .net "next_instruction", 31 0, L_0000000004a095d0;  alias, 1 drivers
v00000000062c3140_0 .net "opcode", 6 0, L_0000000004a59d50;  1 drivers
v00000000062c3f00_0 .net "rd", 4 0, L_0000000004a588b0;  alias, 1 drivers
v00000000062c2f60_0 .net "rs1", 4 0, L_0000000004a59df0;  alias, 1 drivers
v00000000062c2740_0 .net "rs2", 4 0, L_0000000004a59e90;  alias, 1 drivers
v00000000062c2ec0_0 .net "rst", 0 0, v0000000004a58c70_0;  alias, 1 drivers
v00000000062c2240_0 .net "shamt", 5 0, L_0000000004a583b0;  1 drivers
E_0000000004a28120 .event anyedge, v00000000062c3aa0_0, v00000000062c3140_0, v00000000062c3b40_0, v00000000062c30a0_0;
E_0000000004a28220 .event posedge, v00000000062c2ec0_0, v00000000062c3780_0;
L_0000000004a59d50 .part v00000000062c3aa0_0, 0, 7;
L_0000000004a588b0 .part v00000000062c3aa0_0, 7, 5;
L_0000000004a59df0 .part v00000000062c3aa0_0, 15, 5;
L_0000000004a59e90 .part v00000000062c3aa0_0, 20, 5;
L_0000000004a59fd0 .part v00000000062c3aa0_0, 20, 5;
L_0000000004a583b0 .concat [ 5 1 0 0], L_0000000004a59fd0, L_00000000062c4070;
L_0000000004a58450 .part v00000000062c3aa0_0, 12, 3;
L_0000000004a584f0 .part v00000000062c3aa0_0, 25, 7;
S_0000000004a045d0 .scope module, "Execute" "execute" 3 146, 5 2 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 32 "rs1_value";
    .port_info 4 /INPUT 32 "rs2_value";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 32 "PC";
    .port_info 7 /INPUT 1 "AluSrc";
    .port_info 8 /INPUT 3 "AluOp";
    .port_info 9 /INPUT 4 "AluControl";
    .port_info 10 /INPUT 1 "in_MemWrite";
    .port_info 11 /INPUT 1 "Branch";
    .port_info 12 /INPUT 1 "in_MemRead";
    .port_info 13 /INPUT 1 "in_RegWrite";
    .port_info 14 /INPUT 5 "in_RegDest";
    .port_info 15 /INPUT 1 "in_MemToReg";
    .port_info 16 /INPUT 1 "in_RegDataSrc";
    .port_info 17 /INPUT 1 "in_PCSrc";
    .port_info 18 /OUTPUT 1 "out_MemWrite";
    .port_info 19 /OUTPUT 1 "out_MemRead";
    .port_info 20 /OUTPUT 1 "out_RegWrite";
    .port_info 21 /OUTPUT 5 "out_RegDest";
    .port_info 22 /OUTPUT 1 "out_MemToReg";
    .port_info 23 /OUTPUT 1 "out_RegDataSrc";
    .port_info 24 /OUTPUT 1 "out_PCSrc";
    .port_info 25 /OUTPUT 5 "rd_out";
    .port_info 26 /OUTPUT 32 "result";
    .port_info 27 /OUTPUT 32 "a";
    .port_info 28 /OUTPUT 32 "b";
v00000000062c3500_0 .net "AluControl", 3 0, o00000000062808f8;  alias, 0 drivers
v00000000062c31e0_0 .net "AluOp", 2 0, v0000000004a1b2c0_0;  alias, 1 drivers
v00000000062c27e0_0 .net "AluSrc", 0 0, v0000000004a1abe0_0;  alias, 1 drivers
v00000000062c3000_0 .net "Branch", 0 0, o0000000006280ad8;  alias, 0 drivers
o0000000006280b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000062c2380_0 .net "PC", 31 0, o0000000006280b08;  0 drivers
v00000000062c2560_0 .var "_AluSrc", 0 0;
v00000000062c24c0_0 .var "_PC", 31 0;
v00000000062c3be0_0 .var "_imm", 31 0;
v00000000062c3280_0 .var "_rd", 31 0;
v00000000062c3320_0 .var "_rs1_value", 31 0;
v00000000062c26a0_0 .var "_rs2_value", 31 0;
v00000000062c2d80_0 .var "a", 31 0;
v00000000062c2880_0 .var "b", 31 0;
v00000000062c2920_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v00000000062c2ba0_0 .net "imm", 31 0, v00000000062c33c0_0;  alias, 1 drivers
v00000000062c29c0_0 .net "in_MemRead", 0 0, o0000000006280c58;  alias, 0 drivers
v00000000062c3a00_0 .net "in_MemToReg", 0 0, o0000000006280c88;  alias, 0 drivers
v00000000062c3460_0 .net "in_MemWrite", 0 0, o0000000006280cb8;  alias, 0 drivers
v00000000062c2a60_0 .net "in_PCSrc", 0 0, o0000000006280ce8;  alias, 0 drivers
v00000000062c35a0_0 .net "in_RegDataSrc", 0 0, o0000000006280d18;  alias, 0 drivers
v00000000062c2b00_0 .net "in_RegDest", 4 0, o0000000006280d48;  alias, 0 drivers
v00000000062c2e20_0 .net "in_RegWrite", 0 0, o0000000006280d78;  alias, 0 drivers
v00000000062c3c80_0 .var "out_MemRead", 0 0;
v00000000062c2100_0 .var "out_MemToReg", 0 0;
v00000000062c2c40_0 .var "out_MemWrite", 0 0;
v00000000062c3d20_0 .var "out_PCSrc", 0 0;
v00000000062c3640_0 .var "out_RegDataSrc", 0 0;
v00000000062c3dc0_0 .var "out_RegDest", 4 0;
v00000000062c3e60_0 .var "out_RegWrite", 0 0;
o0000000006280ef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000062c2060_0 .net "rd", 31 0, o0000000006280ef8;  0 drivers
v00000000062c21a0_0 .var "rd_out", 4 0;
v0000000004a515f0_0 .net "result", 31 0, v00000000062c22e0_0;  alias, 1 drivers
v0000000004a52c70_0 .net "rs1_value", 31 0, v0000000004a51a50_0;  alias, 1 drivers
v0000000004a51b90_0 .net "rs2_value", 31 0, v0000000004a51a50_0;  alias, 1 drivers
v0000000004a52270_0 .net "rst", 0 0, v0000000004a58c70_0;  alias, 1 drivers
E_0000000004a282a0/0 .event anyedge, v0000000004a1b2c0_0, v00000000062c3320_0, v00000000062c3be0_0, v00000000062c26a0_0;
E_0000000004a282a0/1 .event anyedge, v00000000062c2560_0, v00000000062c3280_0, v00000000062c24c0_0;
E_0000000004a282a0 .event/or E_0000000004a282a0/0, E_0000000004a282a0/1;
S_0000000004addea0 .scope module, "alu" "alu" 5 47, 6 6 0, S_0000000004a045d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000000004ade030 .param/l "ADDITION" 1 6 16, C4<0010>;
P_0000000004ade068 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_0000000004ade0a0 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_0000000004ade0d8 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_0000000004ade110 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_0000000004ade148 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_0000000004ade180 .param/l "SHIFT_LEFT" 1 6 20, C4<0110>;
P_0000000004ade1b8 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_0000000004ade1f0 .param/l "SUBTRACTION" 1 6 18, C4<0100>;
v00000000062c3820_0 .net "AluControl", 3 0, o00000000062808f8;  alias, 0 drivers
v00000000062c2600_0 .net "a", 31 0, v00000000062c2d80_0;  1 drivers
v00000000062c38c0_0 .net "b", 31 0, v00000000062c2880_0;  1 drivers
v00000000062c22e0_0 .var "result", 31 0;
v00000000062c3960_0 .var "zero", 0 0;
E_0000000004a28ea0 .event anyedge, v00000000062c3820_0, v00000000062c2600_0, v00000000062c38c0_0, v00000000062c22e0_0;
S_00000000049a9110 .scope module, "Fetch" "fetch" 3 116, 7 4 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_0000000004a095d0 .functor BUFZ 32, L_0000000004a597b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000004a08df0 .functor BUFZ 32, v0000000004a51690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000004a51d70_0 .net "PCSrc", 0 0, o00000000062814f8;  alias, 0 drivers
v0000000004a53030_0 .net "branch_target", 31 0, o0000000006281528;  alias, 0 drivers
v0000000004a51eb0_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v0000000004a529f0_0 .net "instr", 31 0, L_0000000004a095d0;  alias, 1 drivers
v0000000004a51690_0 .var "pc", 31 0;
v0000000004a51f50_0 .var "pc_next", 31 0;
v0000000004a52590_0 .net "rom_address", 31 0, L_0000000004a08df0;  1 drivers
v0000000004a52630_0 .net "rom_data", 31 0, L_0000000004a597b0;  alias, 1 drivers
v0000000004a52090_0 .net "rst", 0 0, v0000000004a58c70_0;  alias, 1 drivers
S_00000000049e6020 .scope module, "Memory" "memory" 3 171, 8 4 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_write_enable";
v0000000004a526d0_0 .net "MemRead", 0 0, o0000000006281798;  alias, 0 drivers
v0000000004a52d10_0 .net "MemWrite", 0 0, o00000000062817c8;  alias, 0 drivers
v0000000004a51e10_0 .var "_addr", 31 0;
v0000000004a51ff0_0 .var "_data_in", 31 0;
v0000000004a51230_0 .var "_load", 0 0;
v0000000004a524f0_0 .var "_store", 0 0;
v0000000004a52bd0_0 .net "addr", 31 0, v00000000062c22e0_0;  alias, 1 drivers
v0000000004a52810_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v0000000004a52130_0 .net "data_in", 31 0, v0000000004a51af0_0;  alias, 1 drivers
v0000000004a528b0_0 .var "data_out", 31 0;
v0000000004a52db0_0 .net "in_MemToReg", 0 0, o0000000006281918;  alias, 0 drivers
v0000000004a51410_0 .net "in_PCSrc", 0 0, o0000000006281948;  alias, 0 drivers
v0000000004a52770_0 .net "in_RegDataSrc", 0 0, o0000000006281978;  alias, 0 drivers
v0000000004a52950_0 .net "in_RegDest", 4 0, o00000000062819a8;  alias, 0 drivers
v0000000004a521d0_0 .net "in_RegWrite", 0 0, o00000000062819d8;  alias, 0 drivers
v0000000004a52450_0 .var "mem_addr", 31 0;
v0000000004a52a90_0 .var "mem_done", 0 0;
v0000000004a51730_0 .net "mem_read_data", 31 0, L_0000000004a58270;  alias, 1 drivers
v0000000004a51370_0 .var "mem_write_data", 31 0;
v0000000004a52b30_0 .var "mem_write_enable", 0 0;
v0000000004a52310_0 .var "out_MemToReg", 0 0;
v0000000004a514b0_0 .var "out_PCSrc", 0 0;
v0000000004a52e50_0 .var "out_RegDataSrc", 0 0;
v0000000004a517d0_0 .var "out_RegDest", 4 0;
v0000000004a52ef0_0 .var "out_RegWrite", 0 0;
v0000000004a52f90_0 .net "rst", 0 0, v0000000004a58c70_0;  alias, 1 drivers
E_0000000004a28ee0/0 .event anyedge, v0000000004a51230_0, v0000000004a51e10_0, v0000000004a51730_0, v0000000004a524f0_0;
E_0000000004a28ee0/1 .event anyedge, v0000000004a51ff0_0;
E_0000000004a28ee0 .event/or E_0000000004a28ee0/0, E_0000000004a28ee0/1;
S_00000000049e6320 .scope module, "RegisterBank" "register_bank" 3 48, 9 5 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v0000000004a51550_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v0000000004a523b0_0 .var/i "i", 31 0;
v0000000004a51870_0 .net "read_address1", 4 0, L_0000000004a59df0;  alias, 1 drivers
v0000000004a51910_0 .net "read_address2", 4 0, L_0000000004a59e90;  alias, 1 drivers
v0000000004a512d0 .array "register", 1 31, 31 0;
v0000000004a519b0_0 .net "reset", 0 0, v0000000004a58c70_0;  alias, 1 drivers
v0000000004a51a50_0 .var "value1", 31 0;
v0000000004a51af0_0 .var "value2", 31 0;
v0000000004a51c30_0 .net "write_address", 4 0, o0000000006282038;  alias, 0 drivers
v0000000004a51cd0_0 .net "write_enable", 0 0, o0000000006282068;  alias, 0 drivers
v0000000004a54960_0 .net "write_value", 31 0, v0000000004a534c0_0;  alias, 1 drivers
E_0000000004a286a0 .event posedge, v00000000062c3780_0;
S_00000000049b35f0 .scope module, "Rom" "rom" 3 43, 10 8 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_00000000062c4028 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000000004a53c40_0 .net/2u *"_ivl_0", 31 0, L_00000000062c4028;  1 drivers
v0000000004a54fa0_0 .net *"_ivl_2", 0 0, L_0000000004a58810;  1 drivers
v0000000004a53600_0 .net *"_ivl_4", 31 0, L_0000000004a58950;  1 drivers
o0000000006282308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000004a53880_0 name=_ivl_6
v0000000004a539c0_0 .net "address", 31 0, o0000000006282338;  alias, 0 drivers
v0000000004a54780_0 .net "data", 31 0, L_0000000004a597b0;  alias, 1 drivers
v0000000004a53ec0 .array "memory", 0 255, 31 0;
L_0000000004a58810 .cmp/ge 32, L_00000000062c4028, o0000000006282338;
L_0000000004a58950 .array/port v0000000004a53ec0, o0000000006282338;
L_0000000004a597b0 .functor MUXZ 32, o0000000006282308, L_0000000004a58950, L_0000000004a58810, C4<>;
S_00000000049b3780 .scope module, "Writeback" "writeback" 3 211, 11 4 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v0000000004a53240_0 .net "MemToReg", 0 0, v0000000004a52310_0;  alias, 1 drivers
v0000000004a53f60_0 .var "_MemToReg", 0 0;
v0000000004a54a00_0 .var "_data_mem", 31 0;
v0000000004a53740_0 .var "_mem_done", 0 0;
v0000000004a54460_0 .var "_rd", 4 0;
v0000000004a545a0_0 .var "_result_alu", 31 0;
v0000000004a54640_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v0000000004a53e20_0 .net "data_mem", 31 0, v0000000004a528b0_0;  alias, 1 drivers
v0000000004a534c0_0 .var "data_wb", 31 0;
v0000000004a536a0_0 .net "in_PCSrc", 0 0, v0000000004a514b0_0;  alias, 1 drivers
v0000000004a541e0_0 .net "in_RegDest", 4 0, v0000000004a517d0_0;  alias, 1 drivers
v0000000004a53380_0 .net "in_RegWrite", 0 0, v0000000004a52ef0_0;  alias, 1 drivers
v0000000004a54aa0_0 .net "mem_done", 0 0, v0000000004a52a90_0;  alias, 1 drivers
v0000000004a546e0_0 .var "out_PCSrc", 0 0;
v0000000004a54820_0 .var "out_RegDest", 4 0;
v0000000004a54c80_0 .var "out_RegWrite", 0 0;
v0000000004a548c0_0 .net "result_alu", 31 0, v00000000062c22e0_0;  alias, 1 drivers
v0000000004a54b40_0 .net "rst", 0 0, v0000000004a58c70_0;  alias, 1 drivers
E_0000000004a289e0 .event anyedge, v0000000004a53740_0, v0000000004a53f60_0, v0000000004a54a00_0, v0000000004a545a0_0;
S_00000000049b3910 .scope module, "ram" "ram" 3 34, 12 6 0, S_00000000049f4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v0000000004a54be0_0 .net *"_ivl_0", 255 0, L_0000000004a59530;  1 drivers
v0000000004a54f00_0 .net "address", 31 0, v0000000004a52450_0;  alias, 1 drivers
v0000000004a53920_0 .net "clk", 0 0, v0000000004a593f0_0;  alias, 1 drivers
v0000000004a531a0_0 .net "data_in", 31 0, v0000000004a51370_0;  alias, 1 drivers
v0000000004a543c0_0 .net "data_out", 31 0, L_0000000004a58270;  alias, 1 drivers
v0000000004a54d20_0 .var/i "i", 31 0;
v0000000004a53a60_0 .net "reset", 0 0, v0000000004a58c70_0;  alias, 1 drivers
v0000000004a54000 .array "storage", 0 31, 255 0;
v0000000004a54500_0 .net "write_enable", 0 0, v0000000004a52b30_0;  alias, 1 drivers
E_0000000004a28fa0 .event anyedge, v00000000062c2ec0_0;
L_0000000004a59530 .array/port v0000000004a54000, v0000000004a52450_0;
L_0000000004a58270 .part L_0000000004a59530, 0, 32;
    .scope S_00000000049b3910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a54d20_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0000000004a54d20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000004a54d20_0;
    %store/vec4a v0000000004a54000, 4, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0000000004a54d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004a54d20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000049b3910;
T_1 ;
    %wait E_0000000004a28fa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a54d20_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v0000000004a54d20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000004a54d20_0;
    %store/vec4a v0000000004a54000, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v0000000004a54d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004a54d20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000049b3910;
T_2 ;
    %wait E_0000000004a286a0;
    %load/vec4 v0000000004a54500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000004a531a0_0;
    %pad/u 256;
    %ix/getv 3, v0000000004a54f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004a54000, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000049b35f0;
T_3 ;
    %vpi_call 10 17 "$display", "../../testbenches/cpu_tb_rom.txt" {0 0 0};
    %vpi_call 10 18 "$readmemh", "../../testbenches/cpu_tb_rom.txt", v0000000004a53ec0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000049e6320;
T_4 ;
    %wait E_0000000004a286a0;
    %load/vec4 v0000000004a51cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000004a51c30_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000004a54960_0;
    %load/vec4 v0000000004a51c30_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0000000004a512d0, 4, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v0000000004a519b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000004a523b0_0, 0, 32;
T_4.6 ; Top of for-loop 
    %load/vec4 v0000000004a523b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000004a523b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000000004a512d0, 4, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v0000000004a523b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004a523b0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000000004a51870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51a50_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0000000004a51870_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000004a512d0, 4;
    %store/vec4 v0000000004a51a50_0, 0, 32;
T_4.10 ;
    %load/vec4 v0000000004a51910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51af0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0000000004a51910_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000004a512d0, 4;
    %store/vec4 v0000000004a51af0_0, 0, 32;
T_4.12 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000049a9110;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51f50_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000000049a9110;
T_6 ;
    %wait E_0000000004a28220;
    %load/vec4 v0000000004a52090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51f50_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000004a51d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000004a53030_0;
    %store/vec4 v0000000004a51f50_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000004a51690_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004a51f50_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0000000004a51f50_0;
    %store/vec4 v0000000004a51690_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000049f4e60;
T_7 ;
    %wait E_0000000004a28220;
    %load/vec4 v00000000062c2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c3aa0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000062c2ce0_0;
    %store/vec4 v00000000062c3aa0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000049f4e60;
T_8 ;
    %wait E_0000000004a28120;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %load/vec4 v00000000062c3140_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %load/vec4 v00000000062c3b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 4, 8, 5;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 5, 7, 4;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %load/vec4 v00000000062c3b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000000062c3b40_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v00000000062c3b40_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000062c3b40_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a1a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1b040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1a500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a1afa0_0, 0, 1;
    %load/vec4 v00000000062c3b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v00000000062c30a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000004a1aaa0_0, 0, 4;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000004a1b2c0_0, 0, 3;
    %load/vec4 v00000000062c3aa0_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v00000000062c33c0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000004addea0;
T_9 ;
    %wait E_0000000004a28ea0;
    %load/vec4 v00000000062c3820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v00000000062c2600_0;
    %load/vec4 v00000000062c38c0_0;
    %and;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v00000000062c2600_0;
    %load/vec4 v00000000062c38c0_0;
    %or;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v00000000062c2600_0;
    %load/vec4 v00000000062c38c0_0;
    %add;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v00000000062c2600_0;
    %load/vec4 v00000000062c38c0_0;
    %xor;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v00000000062c2600_0;
    %load/vec4 v00000000062c38c0_0;
    %sub;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v00000000062c2600_0;
    %inv;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v00000000062c2600_0;
    %ix/getv 4, v00000000062c38c0_0;
    %shiftl 4;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v00000000062c2600_0;
    %ix/getv 4, v00000000062c38c0_0;
    %shiftr 4;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v00000000062c2600_0;
    %ix/getv 4, v00000000062c38c0_0;
    %shiftr 4;
    %store/vec4 v00000000062c22e0_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v00000000062c22e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000000062c3960_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000004a045d0;
T_10 ;
    %wait E_0000000004a28220;
    %load/vec4 v0000000004a52270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062c21a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c3280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c3320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c26a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c3be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062c24c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062c2560_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000062c3460_0;
    %store/vec4 v00000000062c2c40_0, 0, 1;
    %load/vec4 v00000000062c29c0_0;
    %store/vec4 v00000000062c3c80_0, 0, 1;
    %load/vec4 v00000000062c2e20_0;
    %store/vec4 v00000000062c3e60_0, 0, 1;
    %load/vec4 v00000000062c2b00_0;
    %store/vec4 v00000000062c3dc0_0, 0, 5;
    %load/vec4 v00000000062c3a00_0;
    %store/vec4 v00000000062c2100_0, 0, 1;
    %load/vec4 v00000000062c35a0_0;
    %store/vec4 v00000000062c3640_0, 0, 1;
    %load/vec4 v00000000062c2a60_0;
    %store/vec4 v00000000062c3d20_0, 0, 1;
    %load/vec4 v00000000062c2060_0;
    %pad/u 5;
    %store/vec4 v00000000062c21a0_0, 0, 5;
    %load/vec4 v00000000062c2060_0;
    %store/vec4 v00000000062c3280_0, 0, 32;
    %load/vec4 v0000000004a52c70_0;
    %store/vec4 v00000000062c3320_0, 0, 32;
    %load/vec4 v0000000004a51b90_0;
    %store/vec4 v00000000062c26a0_0, 0, 32;
    %load/vec4 v00000000062c2ba0_0;
    %store/vec4 v00000000062c3be0_0, 0, 32;
    %load/vec4 v00000000062c2380_0;
    %store/vec4 v00000000062c24c0_0, 0, 32;
    %load/vec4 v00000000062c27e0_0;
    %store/vec4 v00000000062c2560_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000004a045d0;
T_11 ;
    %wait E_0000000004a282a0;
    %load/vec4 v00000000062c31e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v00000000062c3320_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v00000000062c3320_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c26a0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v00000000062c3320_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c2560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000062c26a0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v00000000062c3280_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v00000000062c24c0_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v00000000062c24c0_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000000062c24c0_0;
    %store/vec4 v00000000062c2d80_0, 0, 32;
    %load/vec4 v00000000062c3be0_0;
    %store/vec4 v00000000062c2880_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000049e6020;
T_12 ;
    %wait E_0000000004a28220;
    %load/vec4 v0000000004a52f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51ff0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a51230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a524f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000004a517d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52ef0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000004a517d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a514b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a52450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a51370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52b30_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000004a52bd0_0;
    %store/vec4 v0000000004a51e10_0, 0, 32;
    %load/vec4 v0000000004a52130_0;
    %store/vec4 v0000000004a51ff0_0, 0, 32;
    %load/vec4 v0000000004a526d0_0;
    %store/vec4 v0000000004a51230_0, 0, 1;
    %load/vec4 v0000000004a52d10_0;
    %store/vec4 v0000000004a524f0_0, 0, 1;
    %load/vec4 v0000000004a521d0_0;
    %assign/vec4 v0000000004a52ef0_0, 0;
    %load/vec4 v0000000004a52950_0;
    %assign/vec4 v0000000004a517d0_0, 0;
    %load/vec4 v0000000004a52770_0;
    %assign/vec4 v0000000004a52e50_0, 0;
    %load/vec4 v0000000004a51410_0;
    %assign/vec4 v0000000004a514b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000049e6020;
T_13 ;
    %wait E_0000000004a28ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52a90_0, 0, 1;
    %load/vec4 v0000000004a51230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a52b30_0, 0, 1;
    %load/vec4 v0000000004a51e10_0;
    %store/vec4 v0000000004a52450_0, 0, 32;
    %load/vec4 v0000000004a51730_0;
    %store/vec4 v0000000004a528b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a52a90_0, 0, 1;
T_13.0 ;
    %load/vec4 v0000000004a524f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a52b30_0, 0, 1;
    %load/vec4 v0000000004a51e10_0;
    %store/vec4 v0000000004a52450_0, 0, 32;
    %load/vec4 v0000000004a51ff0_0;
    %store/vec4 v0000000004a51370_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a52a90_0, 0, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000049b3780;
T_14 ;
    %wait E_0000000004a28220;
    %load/vec4 v0000000004a54b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a53740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a53f60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a54a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004a545a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000004a54460_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000004a54820_0, 0, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000004a54aa0_0;
    %store/vec4 v0000000004a53740_0, 0, 1;
    %load/vec4 v0000000004a53240_0;
    %store/vec4 v0000000004a53f60_0, 0, 1;
    %load/vec4 v0000000004a53e20_0;
    %store/vec4 v0000000004a54a00_0, 0, 32;
    %load/vec4 v0000000004a548c0_0;
    %store/vec4 v0000000004a545a0_0, 0, 32;
    %load/vec4 v0000000004a541e0_0;
    %store/vec4 v0000000004a54820_0, 0, 5;
    %load/vec4 v0000000004a536a0_0;
    %store/vec4 v0000000004a546e0_0, 0, 1;
    %load/vec4 v0000000004a53380_0;
    %store/vec4 v0000000004a54c80_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000049b3780;
T_15 ;
    %wait E_0000000004a289e0;
    %load/vec4 v0000000004a53740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000000004a53f60_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000004a54a00_0;
    %store/vec4 v0000000004a534c0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000004a545a0_0;
    %store/vec4 v0000000004a534c0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000049f4b40;
T_16 ;
    %vpi_call 2 15 "$display", "STARTING" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a58c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a593f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004a593f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a593f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004a58c70_0, 0, 1;
    %vpi_call 2 26 "$display", "HERE" {0 0 0};
    %vpi_call 2 27 "$display", "HERE %h", &A<v0000000004a512d0, 0> {0 0 0};
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/cpu_tb.v";
    "./cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
    "./ram.v";
