import core;

pub as eq(flag: bool@reg+mem, left: b64@reg+mem+imm, right: b64@reg+mem+imm) {
    cmp(left, right);
    sete(flag);
};

pub as neq(flag: bool@reg+mem, left: b64@reg+mem+imm, right: b64@reg+mem+imm) {
    cmp(left, right);
    setne(flag);
};

pub as lt(flag: bool@reg+mem, left: b64@reg+mem+imm, right: b64@reg+mem+imm) {
    cmp(left, right);
    setl(flag);
};

pub as ge(flag: bool@reg+mem, left: b64@reg+mem+imm, right: b64@reg+mem+imm) {
    cmp(left, right);
    setge(flag);
};

pub as gt(flag: bool@reg+mem, left: b64@reg+mem+imm, right: b64@reg+mem+imm) {
    cmp(left, right);
    setnle(flag);
};

pub as max(self: i64@reg, other: i64@reg) {
    bool flag: bool@rax;
    if(lt(flag, self, other)) {
        self = other;
    };
};

