<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Monthly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2023-09-01T02:22:21Z</updated>
  <subtitle>Monthly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>OSCPU/yosys-sta</title>
    <updated>2023-09-01T02:22:21Z</updated>
    <id>tag:github.com,2023-09-01:/OSCPU/yosys-sta</id>
    <link href="https://github.com/OSCPU/yosys-sta" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>ultraembedded/riscv</title>
    <updated>2023-09-01T02:22:21Z</updated>
    <id>tag:github.com,2023-09-01:/ultraembedded/riscv</id>
    <link href="https://github.com/ultraembedded/riscv" rel="alternate"></link>
    <summary type="html">&lt;p&gt;RISC-V CPU Core (RV32IM)&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>