// Seed: 4076818785
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_4;
  assign id_4 = 1'd0;
  id_5(
      .id_0(id_4),
      .id_1({id_3{1}} - 1'b0),
      .id_2(1),
      .id_3(id_6),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_4),
      .id_8(id_4)
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
