/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -152 208 16 224)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "B[4..0]" (rect 5 0 35 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 736 152 912 168)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "resultado[4..0]" (rect 90 0 160 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 304 184 336 216)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst2" (rect 3 21 25 38)(font "Intel Clear" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 416 128 600 224)
	(text "AdderSubtractor4bit" (rect 5 0 128 19)(font "Intel Clear" (font_size 8)))
	(text "inst5" (rect 8 75 30 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "SIGN" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "SIGN" (rect 21 27 51 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "A[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "A[3..0]" (rect 21 43 59 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "B[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "B[3..0]" (rect 21 59 59 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 184 32)
		(output)
		(text "resultado [4..0]" (rect 0 0 89 19)(font "Intel Clear" (font_size 8)))
		(text "resultado [4..0]" (rect 74 27 163 46)(font "Intel Clear" (font_size 8)))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 80))
	)
)
(connector
	(pt 96 216)
	(pt 96 240)
	(bus)
)
(connector
	(pt 384 192)
	(pt 416 192)
	(bus)
)
(connector
	(pt 384 192)
	(pt 384 216)
	(bus)
)
(connector
	(pt 600 160)
	(pt 736 160)
	(bus)
)
(connector
	(pt 56 216)
	(pt 56 160)
)
(connector
	(pt 16 216)
	(pt 56 216)
	(bus)
)
(connector
	(text "B[4]" (rect 177 144 197 161)(font "Intel Clear" ))
	(pt 56 160)
	(pt 416 160)
)
(connector
	(pt 56 216)
	(pt 96 216)
	(bus)
)
(connector
	(text "B[3..0]" (rect 153 200 183 217)(font "Intel Clear" ))
	(pt 96 216)
	(pt 384 216)
	(bus)
)
(connector
	(pt 320 176)
	(pt 416 176)
	(bus)
)
(connector
	(pt 320 176)
	(pt 320 184)
	(bus)
)
(junction (pt 96 216))
(junction (pt 56 216))
