0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation.v,1615697231,verilog,,C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v,,divider_4_top_simulation,,,,,,,,
C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation_tb.v,1615697628,verilog,,,,divider_4_top_simulation_tb,,,,,,,,
C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v,1400665622,verilog,,C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v,,kcpsm6,,,,,,,,
C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v,1615789532,verilog,,C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation_tb.v,,jtag_loader_6;prom_divider_4,,,,,,,,
C:/Xilinx_projects/Divider_Pico_N4_4bit/synthesis/synthesis.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
