# do /home/raswa151/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/raswa151/courses/tsea84-labs/lab1/vunit_out/modelsim/modelsim.ini -wlf /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pe(tb) -coverage -L vunit_lib -L lib -g/tb_pe/logic_op=False -g/tb_pe/file_name=/home/raswa151/courses/tsea84-labs/lab1/tests.txt -g/tb_pe/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/,tb path : /home/raswa151/courses/tsea84-labs/lab1/,use_color : true" -g/tb_pe/pipeline=0 -g/tb_pe/wordlength=12 -g/tb_pe/shift_wordlength=3 
# Start time: 11:07:19 on Sep 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.16.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pe/instantiate_pe/PE1
# ** Error: (vsim-111) No digits found in abstract literal.
#    Time: 0 ps  Iteration: 1  Process: /tb_pe/read_inputs File: /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl
# ** Error: (vsim-3546) TEXTIO procedure READ(INTEGER) : Cannot get value from "       -".
#    Time: 0 ps  Iteration: 1  Instance: /tb_pe
# Break in Process read_inputs at /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl line 75
# Stopped at /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl line 75
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl 75 return [address 0x7fefe4cf39d0] Process read_inputs
# 
# 
# Surrounding code from 'see' command
#   70 :       chk_line        := split(strip(Iline.all), ",");
#   71 :       read(chk_line(0), file_inputa);
#   72 :       read(chk_line(1), file_inputb);
#   73 :       read(chk_line(2), file_shift);
#   74 :       read(chk_line(3), file_sat);
# ->75 :       read(chk_line(5), file_ref);
#   76 :       read(chk_line(6), file_overflow);
#   77 :       data1.inputa    <= std_logic_vector(to_signed(file_inputa, wordlength));
#   78 :       data1.inputb    <= std_logic_vector(to_signed(file_inputb, wordlength));
#   79 :       data1.shift_val <= std_logic_vector(to_signed(file_shift, shift_wordlength));
# 
# End time: 11:07:20 on Sep 10,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
