{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741911646261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741911646263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 08:20:46 2025 " "Processing started: Fri Mar 14 08:20:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741911646263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911646263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My_DDS -c My_DDS " "Command: quartus_map --read_settings_files=on --write_settings_files=off My_DDS -c My_DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911646263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741911646473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741911646473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DDS_hzh.v(166) " "Verilog HDL information at DDS_hzh.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741911652212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_hzh.v 6 6 " "Found 6 design units, including 6 entities, in source file dds_hzh.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_hzh " "Found entity 1: DDS_hzh" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""} { "Info" "ISGN_ENTITY_NAME" "2 boxing " "Found entity 2: boxing" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""} { "Info" "ISGN_ENTITY_NAME" "5 shumaguan " "Found entity 5: shumaguan" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""} { "Info" "ISGN_ENTITY_NAME" "6 key " "Found entity 6: key" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_dds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 My_DDS " "Found entity 1: My_DDS" {  } { { "My_DDS.bdf" "" { Schematic "F:/fp/q2/DDS_successful/My_DDS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "F:/fp/q2/DDS_successful/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "F:/fp/q2/DDS_successful/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sanjiao.v 1 1 " "Found 1 design units, including 1 entities, in source file sanjiao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sanjiao " "Found entity 1: sanjiao" {  } { { "sanjiao.v" "" { Text "F:/fp/q2/DDS_successful/sanjiao.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fangbo.v 1 1 " "Found 1 design units, including 1 entities, in source file fangbo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fangbo " "Found entity 1: fangbo" {  } { { "fangbo.v" "" { Text "F:/fp/q2/DDS_successful/fangbo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741911652235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_DDS " "Elaborating entity \"My_DDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741911652269 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "My_DDS.bdf" "" { Schematic "F:/fp/q2/DDS_successful/My_DDS.bdf" { { 168 112 280 184 "SW\[9\]" "" } { 184 112 280 200 "SW\[4..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1741911652273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_hzh DDS_hzh:inst " "Elaborating entity \"DDS_hzh\" for hierarchy \"DDS_hzh:inst\"" {  } { { "My_DDS.bdf" "inst" { Schematic "F:/fp/q2/DDS_successful/My_DDS.bdf" { { 112 336 520 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key DDS_hzh:inst\|key:U1 " "Elaborating entity \"key\" for hierarchy \"DDS_hzh:inst\|key:U1\"" {  } { { "DDS_hzh.v" "U1" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i DDS_hzh.v(488) " "Verilog HDL or VHDL warning at DDS_hzh.v(488): object \"i\" assigned a value but never read" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741911652280 "|My_DDS|DDS_hzh:inst|key:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control DDS_hzh:inst\|control:U2 " "Elaborating entity \"control\" for hierarchy \"DDS_hzh:inst\|control:U2\"" {  } { { "DDS_hzh.v" "U2" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652281 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DDS_hzh.v(95) " "Verilog HDL Case Statement warning at DDS_hzh.v(95): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 95 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1741911652284 "|My_DDS|DDS_hzh:inst|control:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 DDS_hzh.v(111) " "Verilog HDL assignment warning at DDS_hzh.v(111): truncated value with size 33 to match size of target (32)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652284 "|My_DDS|DDS_hzh:inst|control:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 DDS_hzh.v(123) " "Verilog HDL assignment warning at DDS_hzh.v(123): truncated value with size 33 to match size of target (32)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652284 "|My_DDS|DDS_hzh:inst|control:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DDS_hzh.v(89) " "Verilog HDL Case Statement information at DDS_hzh.v(89): all case item expressions in this case statement are onehot" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741911652284 "|My_DDS|DDS_hzh:inst|control:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter DDS_hzh:inst\|counter:U3 " "Elaborating entity \"counter\" for hierarchy \"DDS_hzh:inst\|counter:U3\"" {  } { { "DDS_hzh.v" "U3" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan DDS_hzh:inst\|shumaguan:U4 " "Elaborating entity \"shumaguan\" for hierarchy \"DDS_hzh:inst\|shumaguan:U4\"" {  } { { "DDS_hzh.v" "U4" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 DDS_hzh.v(169) " "Verilog HDL assignment warning at DDS_hzh.v(169): truncated value with size 48 to match size of target (32)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(170) " "Verilog HDL assignment warning at DDS_hzh.v(170): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(171) " "Verilog HDL assignment warning at DDS_hzh.v(171): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(172) " "Verilog HDL assignment warning at DDS_hzh.v(172): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(173) " "Verilog HDL assignment warning at DDS_hzh.v(173): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(174) " "Verilog HDL assignment warning at DDS_hzh.v(174): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(175) " "Verilog HDL assignment warning at DDS_hzh.v(175): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DDS_hzh.v(176) " "Verilog HDL assignment warning at DDS_hzh.v(176): truncated value with size 32 to match size of target (4)" {  } { { "DDS_hzh.v" "" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741911652291 "|My_DDS|DDS_hzh:inst|shumaguan:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boxing DDS_hzh:inst\|boxing:U5 " "Elaborating entity \"boxing\" for hierarchy \"DDS_hzh:inst\|boxing:U5\"" {  } { { "DDS_hzh.v" "U5" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin DDS_hzh:inst\|boxing:U5\|sin:M1 " "Elaborating entity \"sin\" for hierarchy \"DDS_hzh:inst\|boxing:U5\|sin:M1\"" {  } { { "DDS_hzh.v" "M1" { Text "F:/fp/q2/DDS_successful/DDS_hzh.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741911652305 ""}
{ "Error" "ETDFX_EXPECTED_BUT_FOUND" "ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE a symbolic name " "Text Design File syntax error: Text Design File contains a symbolic name where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected" {  } { { "altsyncram.tdf" "" { Text "f:/fp/quartus/libraries/megafunctions/altsyncram.tdf" 2893 8 0 } }  } 0 287127 "Text Design File syntax error: Text Design File contains %2!s! where %1!s! was expected" 0 0 "Analysis & Synthesis" 0 -1 1741911652328 ""}
{ "Error" "ETDFX_EXPECTED_CHAR_IN_QUOTED_IDENTIFIER" "" "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" {  } { { "altsyncram.tdf" "" { Text "f:/fp/quartus/libraries/megafunctions/altsyncram.tdf" 2928 8 0 } }  } 0 287129 "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" 0 0 "Analysis & Synthesis" 0 -1 1741911652329 ""}
{ "Error" "ETDFX_EXPECTED_CHAR_IN_QUOTED_IDENTIFIER" "" "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" {  } { { "altsyncram.tdf" "" { Text "f:/fp/quartus/libraries/megafunctions/altsyncram.tdf" 2929 8 0 } }  } 0 287129 "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" 0 0 "Analysis & Synthesis" 0 -1 1741911652329 ""}
{ "Error" "ETDFX_EXPECTED_CHAR_IN_QUOTED_IDENTIFIER" "" "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" {  } { { "altsyncram.tdf" "" { Text "f:/fp/quartus/libraries/megafunctions/altsyncram.tdf" 2930 18 0 } }  } 0 287129 "Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name" 0 0 "Analysis & Synthesis" 0 -1 1741911652329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/fp/q2/DDS_successful/My_DDS.map.smsg " "Generated suppressed messages file F:/fp/q2/DDS_successful/My_DDS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652364 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741911652393 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 14 08:20:52 2025 " "Processing ended: Fri Mar 14 08:20:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741911652393 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741911652393 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741911652393 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741911652393 ""}
