0.6
2018.3
Dec  6 2018
23:39:36
/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.autotb.v,1637346836,systemVerilog,,,,apatb_fir_top,/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir.v,1637346443,systemVerilog,,,,fir,/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir_C1.v,1637346444,systemVerilog,,,,fir_C1;fir_C1_rom,/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dss545/small_projects/FIR_filter_vivado/firExample.prj/solution1/sim/verilog/fir_shift_reg.v,1637346444,systemVerilog,,,,fir_shift_reg;fir_shift_reg_ram,/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
