Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 13 16:58:33 2020
| Host         : Ori-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.423        0.000                      0                   70        0.232        0.000                      0                   70        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.423        0.000                      0                   70        0.232        0.000                      0                   70        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.823ns (19.394%)  route 3.421ns (80.606%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          0.933     8.412    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.119     8.531 r  sl_ctrl_0/cnt_0/notice_i_2/O
                         net (fo=1, routed)           0.854     9.385    sl_ctrl_0/next_notice
    SLICE_X2Y26          FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.262    14.808    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 2.241ns (60.586%)  route 1.458ns (39.414%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           0.447     6.013    sl_ctrl_0/cnt_0/count[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.825 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.825    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.942    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.059 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.059    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.176 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.176    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.302    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.521 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[0]
                         net (fo=1, routed)           1.001     8.522    sl_ctrl_0/cnt_0/data0[21]
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.323     8.845 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.845    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.075    15.157    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.662%)  route 2.826ns (77.338%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.192     8.671    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.124     8.795 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.795    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.031    15.119    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.828ns (22.674%)  route 2.824ns (77.326%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.190     8.669    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.793 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.793    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.029    15.117    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.856ns (23.250%)  route 2.826ns (76.750%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.192     8.671    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.152     8.823 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.823    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.075    15.163    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.856ns (23.263%)  route 2.824ns (76.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.190     8.669    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.152     8.821 r  sl_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.821    sl_ctrl_0/cnt_0/next_count[1]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.075    15.163    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 2.328ns (64.926%)  route 1.258ns (35.074%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           0.447     6.013    sl_ctrl_0/cnt_0/count[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.825 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.825    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.942    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.059 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.059    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.176 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.176    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.302    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.625 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[1]
                         net (fo=1, routed)           0.801     8.426    sl_ctrl_0/cnt_0/data0[22]
    SLICE_X3Y26          LUT3 (Prop_lut3_I2_O)        0.306     8.732 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.732    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X3Y26          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.029    15.099    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 2.239ns (63.528%)  route 1.285ns (36.472%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           0.447     6.013    sl_ctrl_0/cnt_0/count[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.825 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.825    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.942    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.059 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.059    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.176 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.176    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.302    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.541 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[2]
                         net (fo=1, routed)           0.829     8.370    sl_ctrl_0/cnt_0/data0[23]
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.301     8.671 r  sl_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.671    sl_ctrl_0/cnt_0/next_count[23]
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.031    15.113    sl_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.746ns (26.097%)  route 2.113ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    op_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  op_0/pb_one_pulse_reg/Q
                         net (fo=7, routed)           1.118     6.676    op_0/pb_one_pulse
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.327     7.003 r  op_0/count[26]_i_1/O
                         net (fo=27, routed)          0.995     7.998    sl_ctrl_0/cnt_0/count_reg[26]_0
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.631    14.443    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.746ns (26.097%)  route 2.113ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    op_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  op_0/pb_one_pulse_reg/Q
                         net (fo=7, routed)           1.118     6.676    op_0/pb_one_pulse
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.327     7.003 r  op_0/count[26]_i_1/O
                         net (fo=27, routed)          0.995     7.998    sl_ctrl_0/cnt_0/count_reg[26]_0
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.631    14.443    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  6.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 op_0/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    op_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  op_0/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 f  op_0/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.156     1.762    db_0/pb_debounced_delay
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.042     1.804 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.804    op_0/pb_one_pulse_reg_1
    SLICE_X3Y25          FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    op_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.107     1.572    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.849%)  route 0.176ns (48.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.176     1.786    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.048     1.834 r  sl_ctrl_0/cnt_0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.834    sl_ctrl_0/cnt_0/next_count[12]
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[12]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.107     1.588    sl_ctrl_0/cnt_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.311%)  route 0.179ns (48.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.179     1.789    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.048     1.837 r  sl_ctrl_0/cnt_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sl_ctrl_0/cnt_0/next_count[5]
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107     1.589    sl_ctrl_0/cnt_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.450%)  route 0.176ns (48.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.176     1.786    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  sl_ctrl_0/cnt_0/count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.831    sl_ctrl_0/cnt_0/next_count[11]
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.091     1.572    sl_ctrl_0/cnt_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.392%)  route 0.175ns (45.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.175     1.804    db_0/DFF[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.849    op_0/db_rst_n
    SLICE_X3Y25          FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    op_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091     1.590    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.179     1.789    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  sl_ctrl_0/cnt_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    sl_ctrl_0/cnt_0/next_count[4]
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.091     1.573    sl_ctrl_0/cnt_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sl_ctrl_0/ack_reg/Q
                         net (fo=6, routed)           0.178     1.785    sl_ctrl_0/cnt_0/notice_reg
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  sl_ctrl_0/cnt_0/ack_i_1/O
                         net (fo=1, routed)           0.000     1.830    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.558    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.907%)  route 0.210ns (56.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.210     1.839    db_0/DFF[1]
    SLICE_X3Y25          FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    db_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.066     1.565    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.196     1.803    sl_ctrl_0/cnt_0/notice_reg_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    sl_ctrl_0/cnt_0_n_0
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.091     1.557    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.606%)  route 0.231ns (55.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.231     1.841    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.886 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.886    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.107     1.576    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    sl_ctrl_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    sl_ctrl_0/ack_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    op_0/pb_one_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    sl_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    sl_ctrl_0/ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    op_0/pb_one_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    sl_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    sl_ctrl_0/ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    sl_ctrl_0/cnt_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    sl_ctrl_0/cnt_0/count_reg[12]/C



