INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/project_4/project_4.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/project_4/project_4.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
