m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/simulation/modelsim
vADC128S022_interface
Z1 !s110 1542269704
!i10b 1
!s100 ^:nne[`@MJMhmE<409mRe2
IT_fG<BXzGP]3QDBofX^g42
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1542269692
Z4 8ADC128S022_8_1200mv_85c_slow.vo
Z5 FADC128S022_8_1200mv_85c_slow.vo
L0 31
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1542269704.000000
Z8 !s107 ADC128S022_8_1200mv_85c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|ADC128S022_8_1200mv_85c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
n@a@d@c128@s022_interface
vADC128S022_interface_tb
R1
!i10b 1
!s100 MBbC@N8<Q0VIde3LGJ06W3
I8zA]mN5B^kLkG::ZW]o5=3
R2
R0
w1542269671
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v
L0 2
R6
r1
!s85 0
31
R7
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench
R12
n@a@d@c128@s022_interface_tb
vhard_block
R1
!i10b 1
!s100 oDXH7<QK_7oz6WM^cKbDE2
I`dLTFYGQ2LVB__aT3OWl[2
R2
R0
R3
R4
R5
L0 2487
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
