--------------- Build Started: 07/25/2017 09:58:49 Project: TIA, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\214016586\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\TIA.cyprj -d CY8C4245AXI-483 -s C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (55555 SPS) differs from the desired sample rate (60000 SPS) due to the clock configuration in the DWR.
 * C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: Pin_1(0), Pin_2(0), Pin_3(0), Pin_4(0), Pin_5(0), Pin_6(0), Pin_8(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: TIA_timing.html: Warning-1350: Asynchronous path(s) exist from "CyHFCLK" to "Pin_8(0)_PAD". See the timing report for details. (File=C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\TIA_timing.html)
Warning: sta.M0019: TIA_timing.html: Warning-1367: Hold time violation found in a path from clock ( Pin_8(0)_PAD ) to clock ( Pin_8(0)_PAD ). (File=C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\TIA_timing.html)
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_493\Debug\TIA.a .\CortexM0\ARM_GCC_493\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_493\Debug\ADC_SAR_Seq_1.o .\CortexM0\ARM_GCC_493\Debug\ADC_SAR_Seq_1_PM.o .\CortexM0\ARM_GCC_493\Debug\ADC_SAR_Seq_1_INT.o .\CortexM0\ARM_GCC_493\Debug\Pin_1.o .\CortexM0\ARM_GCC_493\Debug\Pin_1_PM.o .\CortexM0\ARM_GCC_493\Debug\Pin_2.o .\CortexM0\ARM_GCC_493\Debug\Pin_2_PM.o .\CortexM0\ARM_GCC_493\Debug\Pin_3.o .\CortexM0\ARM_GCC_493\Debug\Pin_3_PM.o .\CortexM0\ARM_GCC_493\Debug\Pin_4.o .\CortexM0\ARM_GCC_493\Debug\Pin_4_PM.o .\CortexM0\ARM_GCC_493\Debug\ADC_SAR_Seq_1_IRQ.o .\CortexM0\ARM_GCC_493\Debug\ADC_SAR_Seq_1_intClock.o .\CortexM0\ARM_GCC_493\Debug\CyFlash.o .\CortexM0\ARM_GCC_493\Debug\CyLib.o .\CortexM0\ARM_GCC_493\Debug\cyPm.o .\CortexM0\ARM_GCC_493\Debug\cyutils.o .\CortexM0\ARM_GCC_493\Debug\CyLFClk.o .\CortexM0\ARM_GCC_493\Debug\Pin_5.o .\CortexM0\ARM_GCC_493\Debug\Pin_5_PM.o .\CortexM0\ARM_GCC_493\Debug\Pin_6.o .\CortexM0\ARM_GCC_493\Debug\Pin_6_PM.o .\CortexM0\ARM_GCC_493\Debug\Pin_8.o .\CortexM0\ARM_GCC_493\Debug\Pin_8_PM.o .\CortexM0\ARM_GCC_493\Debug\Clock_2.o .\CortexM0\ARM_GCC_493\Debug\AUDF.o .\CortexM0\ARM_GCC_493\Debug\AUDF_PM.o .\CortexM0\ARM_GCC_493\Debug\AUDC.o .\CortexM0\ARM_GCC_493\Debug\AUDC_PM.o .\CortexM0\ARM_GCC_493\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_493\Debug\TIA.a
arm-none-eabi-gcc.exe -Wl,--start-group -o .\CortexM0\ARM_GCC_493\Debug\TIA.elf .\CortexM0\ARM_GCC_493\Debug\main.o .\CortexM0\ARM_GCC_493\Debug\cymetadata.o .\CortexM0\ARM_GCC_493\Debug\Cm0Start.o .\CortexM0\ARM_GCC_493\Debug\TIA.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM0\ARM_GCC_493\Debug\CyComponentLibrary.a" -mcpu=cortex-m0 -mthumb -g -ffunction-sections -Og -ffat-lto-objects -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_493\Debug/TIA.map -T C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -Wl,--end-group
cyelftool.exe -C C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\CortexM0\ARM_GCC_493\Debug\TIA.elf --flash_row_size 128 --flash_size 32768
cyelftool.exe -S C:\Users\214016586\Documents\GitHub\PSoC_TIA\TIA\TIA.cydsn\CortexM0\ARM_GCC_493\Debug\TIA.elf
Flash used: 2544 of 32768 bytes (7.8 %).
SRAM used: 1540 of 4096 bytes (37.6 %). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 07/25/2017 09:59:03 ---------------
