0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_2_traffic_light_controller/project_2_traffic_light_controller.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_2_traffic_light_controller/project_2_traffic_light_controller.srcs/sim_1/new/tb_traffic_light.sv,1761814198,systemVerilog,,,,tb_traffic_light,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/Chip_Design_Labs/project_2_traffic_light_controller/project_2_traffic_light_controller.srcs/sources_1/new/traffic_light_controller.v,1761814599,verilog,,,,traffic_light_controller,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
