// Seed: 1911614872
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    output tri id_11,
    output wire id_12,
    output tri0 id_13,
    output tri1 id_14,
    output wire id_15
    , id_17
);
  wire id_18;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_6,
      id_5,
      id_10,
      id_12,
      id_7,
      id_12,
      id_11,
      id_8,
      id_5,
      id_0,
      id_6,
      id_5,
      id_5,
      id_0
  );
  always
    assume (id_9)
    else;
endmodule
