<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX78000 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX78000 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX78000</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">lpcn</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">lpwkst0</a>;              </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">lpwkst1</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">lpwken1</a>;              </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x14_0x2f[7];</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">lppwst</a>;               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">lppwen</a>;               </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">lpmemsd</a>;              </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">gp0</a>;                  </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">gp1</a>;                  </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf8c2b11606fbb27db53a94550588c114">  111</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga983fffe86f6bf2507240984507b0eedf">  112</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">  113</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  114</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  115</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga261f3bc5075aa2b742ad94e2b2a74528">  116</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPPWST                ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaaf7833587e750d94ef8caa2f7608e1c6">  117</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPPWEN                ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab9037c3f57d36953a518da17d47f29f6">  118</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga14e99d4c86634a9609cb98d4940cf84c">  119</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_GP0                   ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaa38ae45d494882073cf9218e44fb2af4">  120</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_GP1                   ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaaa0570d9e48e39bfd5ec3582c6d75375">  129</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET0_POS                  0 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0b0068cc1748f071ee9605faecdb7ba4">  130</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET0_POS)) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab9a7f24c6e95f0a33e9a76e4ce7a681a">  132</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET1_POS                  1 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad6575ab8d5e9e56c21fb1ab4459ee06b">  133</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET1_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga22a8f954187abb0aeb686daa0af0c7c6">  135</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET2_POS                  2 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gabf6db50ad8eee6cc51ff05f3b72e2aa9">  136</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET2_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gac6359732e7940240a4e14f2d087b4cc8">  138</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET3_POS                  3 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaa2ef2188d16d918d087332e76aaafa57">  139</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET3_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga411c4daefb36a07ba8161c5665a6596b">  141</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_OVR_POS                      4 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga361f0404d31a4d0ba9d81d9a76db401d">  142</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_OVR                          ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS)) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf0661a8a4ab2d239da09fdef4bd53f2d">  143</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_0_9V                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaca87c53fefb8cf5d93dc114639486405">  144</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_0_9V                     (MXC_V_PWRSEQ_LPCN_OVR_0_9V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga81c749a99d96dc02e459885332f34b79">  145</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_1_0V                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9a849614c9f2a0c4ae9fab206c460566">  146</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_1_0V                     (MXC_V_PWRSEQ_LPCN_OVR_1_0V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga33c838e203fc2d4acd53891143b9a9ae">  147</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_1_1V                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gabb0f3426b25c64e590469d786cb5c9b0">  148</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_1_1V                     (MXC_V_PWRSEQ_LPCN_OVR_1_1V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf547756c4a853c0a43b27f048bae39cd">  150</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BLKDET_POS                   6 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0593f1fdc79b2d4eadc24da01caee225">  151</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BLKDET                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BLKDET_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gac0f52e6ed44b0179328e54d5369a1023">  153</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FVDDEN_POS                   7 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaefa3f1dc939b4b0b5e5bd14898a7b6dd">  154</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FVDDEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FVDDEN_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gabc836b4d836e5df6e7fb4bfd3974a501">  156</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RREGEN_POS                   8 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga37b3520f69b6cd27bf37a5912ae2d41a">  157</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RREGEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RREGEN_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga972830ac2e0546b83dd74117f042c3ff">  159</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_STORAGE_POS                  9 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga04092454cd544a6914afc4fabe83201f">  160</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_STORAGE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_STORAGE_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab5c258fed2adfac08320c698e2857b09">  162</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FWKM_POS                     10 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaabdf2cec53a548c4a0b33823facad9cc">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FWKM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FWKM_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga549513920ac8a481a5747dcea703e86e">  165</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BGOFF_POS                    11 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9b00be7c27b216d54e8a341646bb2cf9">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BGOFF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BGOFF_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0fb4bca5362a9d2499da01cdc615e323">  168</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVCOREMD_POS               12 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga584a50574635733c56bdf358db7c7380">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVCOREMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVCOREMD_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga05e1e00471027db33b1dbc421171c8fc">  171</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_LDO_DIS_POS                  16 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga67fd8573143794dcd936d340c2aaeca5">  172</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_LDO_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_LDO_DIS_POS)) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga467c07af1e1589d26aa5593bdf64e750">  174</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VCORE_EXT_POS                17 </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga5e0687aadf6be1bcedc0693957edd4c7">  175</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VCORE_EXT                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCORE_EXT_POS)) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga4c10c6419e800d626982912542a70d63">  177</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VCOREMD_POS                  20 </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga8e4721e5ea519e50881082d219edbfca">  178</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VCOREMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCOREMD_POS)) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga5910bfbadd1c937cac80aa73dec03007">  180</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDAMD_POS                   22 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaefb789358c91c395a894b1f7aadbc961">  181</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDAMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDAMD_POS)) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gada549e5a44da7dedf803c8cee9ff5d5f">  183</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOMD_POS                  23 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7fa1f965d46d8edb6379a377c824612e">  184</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOMD_POS)) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga6228bfa6e5ba7a9cff57bc231b2e4356">  186</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS                 24 </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7573f690db8251accbd6b1895b5256be">  187</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOHMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga442ea077e09d9246f138fd4e24116ecb">  189</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS               25 </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga4e4c0cd82f190c39684589ce283c51b6">  190</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga73712db1e794c516ca595422623d6d00">  192</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS              26 </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga426e155ee65a4d402f04e23150fe9376">  193</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS)) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0a347b9cdb63bbf33536c22f0230789c">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDBMD_POS                   27 </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga010c1595d047e92bcab7f22ce339053a">  196</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDBMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDBMD_POS)) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga49aaf0dd4af3f4ba430a2b0530822746">  198</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_INROEN_POS                   28 </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga02b13ccdc3d464eefa98d5d991c1b966">  199</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_INROEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_INROEN_POS)) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab9f6b9dc07ccf08dd8d9f4a9dc6e49af">  201</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_XRTCOEN_POS                  29 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga1e044ba6bf79dd2e5f877472b37cfc2d">  202</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_XRTCOEN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_XRTCOEN_POS)) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga37187007c2ef678b6cabe932b5c6f667">  204</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_TM_LPMODE_POS                30 </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga239608a65c549d64f2c4d3e66160d604">  205</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_TM_LPMODE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_TM_LPMODE_POS)) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9a7716ce59cd274528104075064a7a44">  207</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_TM_PWRSEQ_POS                31 </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga307de51dc996341e7bf6a0e8fae9f317">  208</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_TM_PWRSEQ                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_TM_PWRSEQ_POS)) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#ga58e9a7862dcd82b541359b4c84b0cedc">  219</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKST0_WAKEST_POS                0 </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#gab8407322634f2b12d88123b3a93dfa8e">  220</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKST0_WAKEST                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_WAKEST_POS)) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga683e2434efe558a688605b7600369c65">  231</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS                0 </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga8fa11fa07a7e63481935e2b5251ecc7a">  232</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKEN0_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga241070ff5cc3876e799d58c4022250a6">  242</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_AINCOMP0_POS               4 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga272124e682920d9fd9ab59e57a7b0267">  243</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_AINCOMP0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP0_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga094da48a8283525454f4d06eb3f1df02">  245</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_BACKUP_POS                 16 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gafa0dbc10dc45363b21f051d425f27910">  246</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_BACKUP                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_BACKUP_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gabb688edf6899e29b51f159d3f84124fb">  248</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_RESET_POS                  17 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga026330655219d4b9d9d6bfd3826ed80e">  249</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_RESET                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_RESET_POS)) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3738e66999d1b06f499863f6bdd5120b">  259</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_AINCOMP0_POS               4 </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga758be6dfc1a1195454db454ff9421dd0">  260</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_AINCOMP0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP0_POS)) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0d0de3b709fb5e323d703fed77eb4fd0">  262</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_WDT0_POS                   8 </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga1fff26dde6753545287dd784f8c11c01">  263</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_WDT0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_WDT0_POS)) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga1a9a31d1b794b5dc3b1eb2178149c7f2">  265</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_WDT1_POS                   9 </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaaaddb14ab05beaeff234d8d5f8190f4f">  266</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_WDT1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_WDT1_POS)) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga2fef7ec77c163d2f06c9b9a832d9cd59">  268</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_CPU1_POS                   10 </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga7bce67ed54f1c100fe53c8b4501b684b">  269</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_CPU1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_CPU1_POS)) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga9e54ab5d53d1d2ef8936fb43943cebb9">  271</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR0_POS                   11 </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga83cff04b24a59771e482da35cc138dfb">  272</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR0_POS)) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab65c417c5801e4b59697fe35201f3c0a">  274</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR1_POS                   12 </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5446ef0bf6290cdec7f19d407a81e053">  275</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR1_POS)) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga89b792af3c622d848114c5f0514436ee">  277</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR2_POS                   13 </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gad4ae531fff86b3af7f4a45a6f59ec44e">  278</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR2_POS)) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab9866d799c9c43bfb9a2ca8c9c7b2217">  280</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR3_POS                   14 </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5f9f0fb15bce20dfced9da3543a9cebc">  281</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR3                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR3_POS)) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gad26c7d4310c4fbd95f6801605547f09d">  283</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR4_POS                   15 </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga2996dff6bb1235aad92f7952dd21738d">  284</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR4                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR4_POS)) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab18dacf43176b967bc03a46dd4afaf36">  286</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR5_POS                   16 </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae364f8eebe2c54d6c60a1c94d66ac991">  287</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_TMR5                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR5_POS)) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga9628e75b6275dd8972ef2d9e68ce8710">  289</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART0_POS                  17 </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac88027c785c152c5d998f9190020b0f0">  290</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART0_POS)) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac5b44e5da170ae7276f626403ebe4217">  292</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART1_POS                  18 </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaa03453fea6f1bde88eebab65c92bab6a">  293</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART1_POS)) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0be5b83ae300d3c8f1776dbb993b791c">  295</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART2_POS                  19 </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac35e008d3fbc3ba6aa36497f890d2c67">  296</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART2_POS)) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga05a5cbb2e41b472aa93a307ba51c4507">  298</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART3_POS                  20 </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5d4a0dcee26a730fbe0abbd5b7e1b4bf">  299</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_UART3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART3_POS)) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga6f23554ce41e09615ba071f49da32342">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C0_POS                   21 </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae885cd4961c387c60cbdb7c3dc2279ac">  302</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C0_POS)) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaa1ce170de9b701deaf434c44085a863a">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C1_POS                   22 </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga108324aad1091bbf59bfcd219c8ecdfd">  305</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C1_POS)) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab423c648c651041f32cefd043664f310">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C2_POS                   23 </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga4b76075c40095887ff53ef9015111789">  308</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2C2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C2_POS)) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0afc9501cce80ea359938b2d98bc6c11">  310</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2S_POS                    24 </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3f34b18a87c34d0cf25d3a943c08456f">  311</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_I2S                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2S_POS)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaec176d857cfc67cdcdb93a135a879f7f">  313</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_SPI0_POS                   25 </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaba341148af3461c192bca89eb3439369">  314</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_SPI0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SPI0_POS)) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga7d5a66d2931a7b8ebf0122ef333816eb">  316</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_LPCMP_POS                  26 </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3034419751b5c12006e262ab0432551f">  317</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_LPCMP                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_LPCMP_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga5b0e971a88bdfafa427060dbffeb72a3">  327</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS               0 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac1476f813b4d9a41e01396eab4c72c07">  328</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac1b57b781df69f06b5841ebb7f4f101f">  330</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS               1 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf4f3353f1b872fb02088af539c8b79dc">  331</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga5460943bd0edd6dcb24a4ea5bb7d6a61">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS               2 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga93e76f4e691f6b0c58c3fa15f6ee0f11">  334</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf24afc1a23c6632dee81067bba07b3da">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS               3 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga9fb4afe965840e49627fcd828f520fa2">  337</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _PWRSEQ_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group__pwrseq__registers_html_a6e4ead1f458c574666a6299e006fd54a"><div class="ttname"><a href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">mxc_pwrseq_regs_t::lppwst</a></div><div class="ttdeci">__IO uint32_t lppwst</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:95</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aaa427340367c41c7ebfe1256fa3acdd8"><div class="ttname"><a href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">mxc_pwrseq_regs_t::gp1</a></div><div class="ttdeci">__IO uint32_t gp1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:101</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:91</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a5f63f9fd8fbf27b12bb557d118c99826"><div class="ttname"><a href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">mxc_pwrseq_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:100</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aab82b8078892065f37a081bea2db84d6"><div class="ttname"><a href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">mxc_pwrseq_regs_t::lppwen</a></div><div class="ttdeci">__IO uint32_t lppwen</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:96</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af424cdcc2f16dc202d60854373e9c114"><div class="ttname"><a href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:92</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af888e712772d38e0435de7296365e579"><div class="ttname"><a href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a9c0479fb0841c945e045251f39489958"><div class="ttname"><a href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:90</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae172155029f5978c0e1ac48d015b233a"><div class="ttname"><a href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:98</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aa98efb241bc464987d610087c2f162cf"><div class="ttname"><a href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:93</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_e46e4c8ebcd7e24f518e5a4b96e90458.html">MAX78000</a></li><li class="navelem"><a class="el" href="dir_f81af3c960ac4b7676a36768a784d2e1.html">Include</a></li><li class="navelem"><b>pwrseq_regs.h</b></li>
    <li class="footer">Generated on Thu Sep 24 2020 12:25:15 for MAX78000 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
