{
	"finish__design__instance__count__class:tie_cell": 1,
	"finish__design__instance__area__class:tie_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 200.39,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 17,
	"finish__design__instance__area__class:timing_repair_buffer": 781.805,
	"finish__design__instance__count__class:inverter": 20,
	"finish__design__instance__area__class:inverter": 344.333,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 28,
	"finish__design__instance__area__class:sequential_cell": 2695.39,
	"finish__design__instance__count__class:multi_input_combinational_cell": 54,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2246.63,
	"finish__design__instance__count": 128,
	"finish__design__instance__area": 6420.96,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.25193,
	"finish__clock__skew__setup": 0.0238688,
	"finish__clock__skew__hold": 0.0238688,
	"finish__timing__drv__max_slew_limit": 0.867049,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.977335,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0109677,
	"finish__power__switching__total": 0.00356242,
	"finish__power__leakage__total": 5.79655e-08,
	"finish__power__total": 0.0145302,
	"finish__design__io": 16,
	"finish__design__die__area": 14576.9,
	"finish__design__core__area": 13101.6,
	"finish__design__instance__count": 184,
	"finish__design__instance__area": 6737.07,
	"finish__design__instance__count__stdcell": 184,
	"finish__design__instance__area__stdcell": 6737.07,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.514218,
	"finish__design__instance__utilization__stdcell": 0.514218,
	"finish__design__rows": 22,
	"finish__design__rows:GF018hv5v_green_sc9": 22,
	"finish__design__sites": 4642,
	"finish__design__sites:GF018hv5v_green_sc9": 4642,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}