# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jun 01 20:46:48 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                              Ending                                           |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                clock_slow|clk_o_derived_clock                   |     No paths         |     No paths         |     No paths         |     71.429                           
N64_reciever|clk_i_inferred_clock     N64_reciever|clk_i_inferred_clock                |     71.429           |     No paths         |     No paths         |     No paths                         
clock_slow|clk_o_derived_clock        System                                           |     71.429           |     No paths         |     No paths         |     No paths                         
clock_slow|clk_o_derived_clock        State_Machine_Send_0|Data_Out_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
clock_slow|clk_o_derived_clock        clock_slow|clk_o_derived_clock                   |     71.429           |     No paths         |     No paths         |     No paths                         
==================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:N64
p:NES_Clock
p:NES_Data
p:NES_Latch
p:SNES_Clock
p:SNES_Data
p:SNES_Latch
p:button_board[0]
p:button_board[1]
p:button_board[2]
p:button_board[3]
p:button_board[4]
p:button_board[5]
p:button_board[6]
p:button_board[7]
p:game_select[0]
p:game_select[1]
p:game_select[2]
p:game_select[3]
p:remote
p:reset_in


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
