INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sam-admin' on host 'sampaths-lappie' (Linux_x86_64 version 5.19.0-45-generic) on Wed Jun 21 12:06:20 IST 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/sam-admin/git/Training/HLS_Vivado/A9/HLS'
Sourcing Tcl script '/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc/csim.tcl
INFO: [HLS 200-1510] Running: open_project a9crc 
INFO: [HLS 200-10] Opening project '/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc'.
INFO: [HLS 200-1510] Running: set_top crc24a 
INFO: [HLS 200-1510] Running: add_files ../codes/crc.cpp 
INFO: [HLS 200-10] Adding design file '../codes/crc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../codes/crc_tb.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../codes/crc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution_crc -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/sam-admin/git/Training/HLS_Vivado/A9/HLS/a9crc/solution_crc'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/sam-admin/git/Training/HLS_Vivado/A9/codes/crc24a_IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/sam-admin/git/Training/HLS_Vivado/A9/codes/crc24a_IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./a9crc/solution_crc/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name crc24a crc24a 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 36413
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../codes/crc_tb.cpp in debug mode
   Compiling ../../../../../codes/crc.cpp in debug mode
   Generating csim.exe
CRC generator output : 
01101000101101001111001100000010
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 4
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.64 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5.76 seconds. Total CPU system time: 1.21 seconds. Total elapsed time: 31.96 seconds; peak allocated memory: 213.883 MB.
