# RISCV-Processor
5-pipeline RISCV with Caches

Clock Period: 1.2ns

*Optimization for frequency
5-stage pipeline
*Optimization for cycles
Branch Predictor (2-bit/ 1-bit/ always taken)
Write Back Policy
Write Buffer in D$ (Using two FSMs)
*Optimization for area
Read-only I$
