# ALU-Verification-using-System-Verilog

## Introduction
This project implements a SystemVerilog-based verification environment for an Arithmetic Logic Unit (ALU). The goal is to ensure the ALU operates correctly under all specified conditions by:
- Generating constrained-random test stimuli
- Checking outputs against a reference model
- Measuring functional and code coverage

## Key Features
âœ” Modular Testbench Architecture (Generator, Driver, Monitor, Scoreboard, Reference Model) <br/>
âœ” Transaction-based verification (Mailbox communication between components) <br/>
âœ” Functional Coverage (Tracking opcodes, operands, flags, and corner cases) <br/>
âœ” Protocol Checking (Handling invalid inputs, multi-cycle operations) <br/>
âœ” Automated Result Comparison (Scoreboard vs. Golden Reference) <br/>

Connect
ðŸ“§ Email: vamsikrishnakaparthi@gmail.com
ðŸ”— LinkedIn: [My Profile](https://www.linkedin.com/in/vamsi-kaparthi-371730222?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)
