#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2404976 on Wed Dec  5 18:13:43 MST 2018
# IP Build 2404404 on Wed Dec  5 20:35:07 MST 2018
# Start of session at: Thu Dec  6 04:23:20 2018
# Process ID: 175345
# Current directory: /tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1
# Command line: vivado -log design_1_v_frmbuf_rd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frmbuf_rd_0_0.tcl
# Log file: /tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/design_1_v_frmbuf_rd_0_0.vds
# Journal file: /tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /tmp/tmp.Pzp5jNYKhl/dummy.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/tmp/tmp.Pzp5jNYKhl/dummy.tcl'
80 Beta devices matching pattern found, 80 enabled.
source design_1_v_frmbuf_rd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.Pzp5jNYKhl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu_ddr4_controller:1.0'. The one found in IP location '/tmp/tmp.Pzp5jNYKhl/ip/vcu_ddr4_controller_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu:1.0'. The one found in IP location '/tmp/tmp.Pzp5jNYKhl/ip/vcu_v1_0.v2.mcp_fix' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.Pzp5jNYKhl/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_sink_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.219 ; gain = 11.523 ; free physical = 10414 ; free virtual = 515261

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2404976 on Wed Dec  5 18:13:43 MST 2018
  **** IP Build 2404404 on Wed Dec  5 20:35:07 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /tmp/tmp.Pzp5jNYKhl/dummy.tcl is deprecated. Please use vivado_hls_init.tcl 
Sourcing tcl script '/tmp/tmp.Pzp5jNYKhl/dummy.tcl'
invalid command name "enable_beta_device"
    while executing
"enable_beta_device *"
    (file "/tmp/tmp.Pzp5jNYKhl/dummy.tcl" line 1)
source /proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'xbrbbot' on host 'xcosswbld09' (Linux_x86_64 version 3.10.0-327.el7.x86_64) on Thu Dec 06 04:23:40 MST 2018
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Workstation release 7.2 (Maipo)"
INFO: [HLS 200-10] In directory '/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/design_1_v_frmbuf_rd_0_0'.
INFO: [HLS 200-10] Adding design file '/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd_config.h' to the project
INFO: [HLS 200-10] Adding design file '/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp' to the project
INFO: [HLS 200-10] Adding design file '/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/design_1_v_frmbuf_rd_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.025ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 523.582 ; gain = 0.500 ; free physical = 7951 ; free virtual = 512807
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 523.582 ; gain = 0.500 ; free physical = 7951 ; free virtual = 512807
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 651.082 ; gain = 128.000 ; free physical = 7840 ; free virtual = 512698
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:240: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 715.082 ; gain = 192.000 ; free physical = 7793 ; free virtual = 512652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:213) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:426) in function 'Bytes2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:465) in function 'Bytes2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:767) in function 'Bytes2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:805) in function 'Bytes2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:234) in function 'MultiPixStream2AXIvideo' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:236) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:435) in function 'Bytes2MultiPixStream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:437) in function 'Bytes2MultiPixStream' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:472) in function 'Bytes2MultiPixStream' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:482) in function 'Bytes2MultiPixStream' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:488) in function 'Bytes2MultiPixStream' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:490) in function 'Bytes2MultiPixStream' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:774) in function 'Bytes2MultiPixStream' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:776) in function 'Bytes2MultiPixStream' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:812) in function 'Bytes2MultiPixStream' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:817) in function 'Bytes2MultiPixStream' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2.1' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:819) in function 'Bytes2MultiPixStream' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V.3' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:462) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V.4' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:764) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V.5' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:802) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_rd' , detected/extracted 5 process function(s): 
	 'Block__proc'
	 'AXIMMvideo2Bytes'
	 'Bytes2MultiPixStream'
	 'Block__proc63'
	 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 715.082 ; gain = 192.000 ; free physical = 7583 ; free virtual = 512444
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 1024 for loop 'Loop-0-0' in function 'Bytes2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 1024 for loop 'Loop-1-0' in function 'Bytes2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 1024 for loop 'Loop-2-0' in function 'Bytes2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 1024 for loop 'Loop-3-0' in function 'Bytes2MultiPixStream'.
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/src/v_frmbuf_rd.cpp:125:53)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcImg.V' with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 779.082 ; gain = 256.000 ; free physical = 7412 ; free virtual = 512273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_rd' ...
WARNING: [SYN 201-103] Legalizing function name 'v_frmbuf_rd.entry4' to 'v_frmbuf_rd_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc63' to 'Block_proc63'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_rd_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.27 seconds; current allocated memory: 260.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 260.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 260.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 260.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_AXIMMvideo2Bytes_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_AXIMMvideo2Bytes_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 261.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 262.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Y10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV10_Y_UV10_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 264.733 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 267.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 267.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 267.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 267.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 267.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 267.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 268.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 268.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 269.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_rd_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_rd_entry4'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 269.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 270.254 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 269.730 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 273.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc63'.
INFO: [HLS 200-111]  Elapsed time: 7.96 seconds; current allocated memory: 282.608 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 282.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_rd_mux_63_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 284.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_rd/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_rd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_rd'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 287.519 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div'
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_V_c_U(design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_V_s_32_U(design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_2_loc_c_U(design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_3_loc_c_U(design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast9_l_U(design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast9_l_1_U(design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast9_l_2_U(design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_V_s_U(design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_V_s_U(design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_2_loc_c11_U(design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_3_loc_c12_U(design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_0_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_1_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_2_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_3_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_4_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_5_V_U(design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_5_loc_c_U(design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 779.582 ; gain = 256.500 ; free physical = 11987 ; free virtual = 516864
INFO: [SYSC 207-301] Generating SystemC RTL for v_frmbuf_rd with prefix design_1_v_frmbuf_rd_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_rd with prefix design_1_v_frmbuf_rd_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_rd with prefix design_1_v_frmbuf_rd_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2404976 on Wed Dec  5 18:13:43 MST 2018
  **** IP Build 2404404 on Wed Dec  5 20:35:07 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /tmp/tmp.Pzp5jNYKhl/dummy.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/tmp/tmp.Pzp5jNYKhl/dummy.tcl'
80 Beta devices matching pattern found, 80 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_1205_1745/installs/lin64/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 04:24:56 2018...
INFO: [HLS 200-112] Total elapsed time: 76.88 seconds; peak allocated memory: 287.519 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Dec  6 04:24:56 2018...
compile_c: Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 1488.062 ; gain = 0.000 ; free physical = 12434 ; free virtual = 517289
Command: synth_design -top design_1_v_frmbuf_rd_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 178849 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.066 ; gain = 90.504 ; free physical = 13741 ; free virtual = 518594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi.v:247]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi' (1#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_throttl' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:719]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_throttl' (2#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:719]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:1721]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo' (3#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:325]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice' (4#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized0' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized0' (4#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_buffer' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:538]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_buffer' (5#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:538]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized1' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized1' (5#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized2' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized2' (5#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write' (6#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:1721]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:915]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_buffer__parameterized0' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:538]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_buffer__parameterized0' (6#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:538]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice__parameterized0' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:325]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice__parameterized0' (6#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized3' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_fifo__parameterized3' (6#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:429]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:1268]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read' (7#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:915]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi' (8#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_entry4' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_entry4.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_entry4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_entry4' (9#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_entry4.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL_rom' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL_rom.dat' is read successfully [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL_rom' (10#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL' (11#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0' (12#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1' (13#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:177]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:157]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:85]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u' (16#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div' (17#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:85]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1' (18#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1.v:157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:3037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:3061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:3099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:3115]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream' (19#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE_rom' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE_rom.dat' is read successfully [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE_rom' (20#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE' (21#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:106]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp_rom' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp_rom.dat' is read successfully [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp_rom' (23#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp' (24#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_reg_unsigned_short_s' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_reg_unsigned_short_s' (25#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mux_63_10_1_1' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mux_63_10_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mux_63_10_1_1' (26#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mux_63_10_1_1.v:11]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:527]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:553]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:579]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:641]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi' (27#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A_shiftReg' (28#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A' (29#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w64_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A_shiftReg' (30#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A' (31#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w14_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A_shiftReg' (32#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A' (33#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A_shiftReg' (34#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A' (35#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B' (36#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A_shiftReg' (37#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A' (38#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A_shiftReg' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A_shiftReg' (39#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A' (40#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w3_d4_A.v:45]
WARNING: [Synth 8-350] instance 'inst' of module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd' requires 74 connections, but only 64 given [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_rd_0_0' (42#1) [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:58]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi_mapComp has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63_MEMORY2LIVE has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[11]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[10]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[9]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[8]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[7]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[6]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc63 has unconnected port HwReg_video_format[5]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_AWREADY
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_WREADY
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_RLAST
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_RID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_RUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_RRESP[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_RRESP[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_BVALID
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_BRESP[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_BRESP[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_BID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_BUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg_V_offset_dout[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg_V_offset_dout[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg_V_offset_dout[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg_V_offset_dout[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg2_V_offset_dout[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg2_V_offset_dout[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg2_V_offset_dout[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port srcImg2_V_offset_dout[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port StrideInBytes[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port StrideInBytes[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port StrideInBytes[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port StrideInBytes[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc_BYTES_PER_PIXEL has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Block_proc has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.414 ; gain = 193.852 ; free physical = 13314 ; free virtual = 518174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_RID[0] to constant 0 [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_RUSER[0] to constant 0 [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_BID[0] to constant 0 [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:269]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_mm_video_BUSER[0] to constant 0 [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/synth/design_1_v_frmbuf_rd_0_0.v:269]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.414 ; gain = 193.852 ; free physical = 13198 ; free virtual = 518058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.414 ; gain = 193.852 ; free physical = 13198 ; free virtual = 518058
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/design_1_v_frmbuf_rd_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/design_1_v_frmbuf_rd_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/design_1_v_frmbuf_rd_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/design_1_v_frmbuf_rd_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2728.816 ; gain = 0.000 ; free physical = 8442 ; free virtual = 513316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.312 ; gain = 0.000 ; free physical = 8583 ; free virtual = 513457
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2729.312 ; gain = 0.496 ; free physical = 8893 ; free virtual = 513767
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2729.312 ; gain = 1240.750 ; free physical = 7863 ; free virtual = 512753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2729.312 ; gain = 1240.750 ; free physical = 7855 ; free virtual = 512746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2729.312 ; gain = 1240.750 ; free physical = 7840 ; free virtual = 512734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:517]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:517]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:621]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:517]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:517]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.v:621]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_103_fu_143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_112_fu_500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_353_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_111_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_114_fu_511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'loopWidth_cast68_i_i_reg_2825_reg[12:11]' into 'loopWidth_2_cast62_i_reg_2758_reg[12:11]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2889]
INFO: [Synth 8-4471] merging register 'tmp_14_cast_i_i_reg_2835_reg[16:12]' into 'tmp_43_cast_i_i_reg_2768_reg[16:12]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2891]
INFO: [Synth 8-4471] merging register 'loopWidth_3_cast61_i_reg_2885_reg[12:11]' into 'loopWidth_2_cast62_i_reg_2758_reg[12:11]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2897]
INFO: [Synth 8-4471] merging register 'tmp_51_cast_i_i_reg_2890_reg[16:12]' into 'tmp_43_cast_i_i_reg_2768_reg[16:12]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2887]
INFO: [Synth 8-4471] merging register 'loopWidth_1_cast66_i_reg_3040_reg[12:11]' into 'loopWidth_2_cast62_i_reg_2758_reg[12:11]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2885]
INFO: [Synth 8-4471] merging register 'tmp_21_cast_i_i_reg_3045_reg[16:12]' into 'tmp_43_cast_i_i_reg_2768_reg[16:12]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:2893]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_6_reg_3122_reg' and it is trimmed from '128' to '120' bits. [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream.v:1193]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_i_i_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_1111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_i_i_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1085_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_i_i_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_i_i_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_i_fu_1143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_41_i_i_fu_1174_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_i_i_fu_1805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_885_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_890_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_i_i_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_1111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_i_i_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1085_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_i_i_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_i_i_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_i_fu_1143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_41_i_i_fu_1174_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_i_i_fu_1805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_885_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_890_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "img_V_val_2_V_din" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_1_fu_440" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'map_V_1_i_i_fu_214_reg[4:3]' into 'map_V_0_i_i_fu_210_reg[4:3]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:1406]
INFO: [Synth 8-4471] merging register 'map_V_2_i_i_fu_218_reg[4:3]' into 'map_V_0_i_i_fu_210_reg[4:3]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:1408]
INFO: [Synth 8-4471] merging register 'map_V_3_i_i_fu_222_reg[4:3]' into 'map_V_0_i_i_fu_210_reg[4:3]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:1410]
INFO: [Synth 8-4471] merging register 'map_V_4_i_i_fu_226_reg[4:3]' into 'map_V_0_i_i_fu_210_reg[4:3]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:1412]
INFO: [Synth 8-4471] merging register 'map_V_5_i_i_fu_230_reg[4:3]' into 'map_V_0_i_i_fu_210_reg[4:3]' [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:1414]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_759_reg' and it is trimmed from '5' to '4' bits. [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi.v:921]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_i_i_fu_390_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.Pzp5jNYKhl/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/verilog/design_1_v_frmbuf_rd_0_0_fifo_w128_d480_B.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2729.312 ; gain = 1240.750 ; free physical = 7553 ; free virtual = 512432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "exitcond1_i_i_fu_390_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_101_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_103_fu_143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_353_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_112_fu_500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_111_fu_495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_114_fu_511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_41_i_i_fu_1174_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_45_i_i_fu_1143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_i_i_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_i_i_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_i_i_fu_1060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1085_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_1111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_i_i_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_885_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_895_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_890_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i_i_fu_390_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_rd_0_0_AXIMMvideo2Bytes has unconnected port m_axi_srcImg_V_AWREADY
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 144 bits of RAM "bus_write/buff_wdata/mem_reg" due to constant propagation. Old ram width 144 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "bus_write/buff_wdata/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-5785] Removed RAM "bus_write/buff_wdata/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2MultiPixStream_U0/\v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2MultiPixStream_U0/\v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Bytes2MultiPixStream_U0/\v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Bytes2MultiPixStream_U0/\v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2MultiPixStream_U0/\v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[1]' (FDE) to 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[2]' (FDE) to 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[4]' (FDE) to 'inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_61_cast_i_reg_585_reg[60]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[30]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_reg_580_reg[60]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_reg_580_reg[61]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[29]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[28]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[27]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[26]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[25]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[24]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[23]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[22]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[21]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[20]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[19]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[18]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[17]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[16]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[15]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[14]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[13]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[12]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[11]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[10]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[9]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[8]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[7]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[6]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[5]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[4]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[3]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[2]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[1]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[0]' (FDE) to 'inst/AXIMMvideo2Bytes_U0/tmp_62_cast_i_i_cast_reg_604_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AXIMMvideo2Bytes_U0/tmp_8_i_reg_624_reg[31]' (FD) to 'inst/AXIMMvideo2Bytes_U0/tmp_cast_i_i_i_reg_599_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_rd_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/\tmp_8_reg_759_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2MultiPixStream_U0/\loopWidth_2_cast62_i_reg_2758_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2MultiPixStream_U0/\loopWidth_2_cast62_i_reg_2758_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[128]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[129]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[130]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[131]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[132]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[133]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[134]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[135]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[136]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[137]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[138]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[139]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[140]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[141]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[142]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[143]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/v_frmbuf_rd_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_mm_video_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 2729.312 ; gain = 1240.750 ; free physical = 8249 ; free virtual = 513163
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_rd_mm_video_m_axi_U/i_2_57/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_rd_mm_video_m_axi_U/i_2_57/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_2_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_2_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_2_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_2_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 2973.430 ; gain = 1484.867 ; free physical = 10602 ; free virtual = 515357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:03:09 . Memory (MB): peak = 3082.859 ; gain = 1594.297 ; free physical = 6562 ; free virtual = 511332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 3082.859 ; gain = 1594.297 ; free physical = 6253 ; free virtual = 511024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:03:13 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6178 ; free virtual = 510950
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:03:13 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6175 ; free virtual = 510947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6125 ; free virtual = 510896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6124 ; free virtual = 510896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6119 ; free virtual = 510890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6118 ; free virtual = 510889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    91|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA_1  |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    63|
|11    |LUT2            |   304|
|12    |LUT3            |   930|
|13    |LUT4            |   471|
|14    |LUT5            |   432|
|15    |LUT6            |  1068|
|16    |MUXF7           |   148|
|17    |MUXF8           |    71|
|18    |RAMB36E2        |     6|
|19    |SRL16E          |   124|
|20    |SRLC32E         |   292|
|21    |FDRE            |  4828|
|22    |FDSE            |    72|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.863 ; gain = 1594.301 ; free physical = 6117 ; free virtual = 510889
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:43 . Memory (MB): peak = 3082.863 ; gain = 547.402 ; free physical = 6153 ; free virtual = 510924
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3082.867 ; gain = 1594.301 ; free physical = 6154 ; free virtual = 510925
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3083.359 ; gain = 0.000 ; free physical = 5922 ; free virtual = 510694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
481 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:03:17 . Memory (MB): peak = 3083.359 ; gain = 1595.297 ; free physical = 5991 ; free virtual = 510763
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3083.359 ; gain = 0.000 ; free physical = 5990 ; free virtual = 510762
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/design_1_v_frmbuf_rd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_frmbuf_rd_0_0, cache-ID = e229c9954dd98f51
INFO: [Coretcl 2-1174] Renamed 61 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.879 ; gain = 0.000 ; free physical = 5701 ; free virtual = 510487
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.Pzp5jNYKhl/temp/project_1.runs/design_1_v_frmbuf_rd_0_0_synth_1/design_1_v_frmbuf_rd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_frmbuf_rd_0_0_utilization_synth.rpt -pb design_1_v_frmbuf_rd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 04:28:21 2018...
