#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011387B0 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v0117E7D8_0 .net "alu_out", 31 0, L_01134548; 1 drivers
v0117E468_0 .var "clk", 0 0;
v0117E3B8_0 .var "instr", 31 0;
v0117E678_0 .var "rst", 0 0;
S_01138AE0 .scope module, "DUT" "top_module" 2 10, 3 3, S_011387B0;
 .timescale -9 -12;
L_01134548 .functor BUFZ 32, v01141150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0117E258_0 .net "alu_op", 3 0, v0117DE38_0; 1 drivers
v0117E0F8_0 .alias "alu_out", 31 0, v0117E7D8_0;
v0117D910_0 .net "clk", 0 0, v0117E468_0; 1 drivers
v0117DB78_0 .var "id_ex_alu_op", 3 0;
v0117DC28_0 .var "id_ex_rd", 4 0;
v0117DD30_0 .var "id_ex_reg_write", 0 0;
v0117E308_0 .var "id_ex_rs1_value", 31 0;
v0117E150_0 .var "id_ex_rs2_value", 31 0;
v0117DC80_0 .var "if_id_ir", 31 0;
v0117D8B8_0 .var "if_id_pc", 31 0;
v0117DCD8_0 .net "instr", 31 0, v0117E3B8_0; 1 drivers
v0117DEE8_0 .net "pc", 31 0, v0117DF40_0; 1 drivers
v0117E048_0 .net "rd", 4 0, L_0117E5C8; 1 drivers
v0117E0A0_0 .net "rd_value", 31 0, v01141150_0; 1 drivers
v0117E4C0_0 .net "reg_write", 0 0, v0117E200_0; 1 drivers
v0117E780_0 .net "rs1", 4 0, L_0117E620; 1 drivers
v0117E518_0 .net "rs1_value", 31 0, L_0117E970; 1 drivers
v0117E728_0 .net "rs2", 4 0, L_0117E360; 1 drivers
v0117E6D0_0 .net "rs2_value", 31 0, L_0117F260; 1 drivers
v0117E410_0 .net "rst", 0 0, v0117E678_0; 1 drivers
v0117E570_0 .net "zero", 0 0, L_0117EBD8; 1 drivers
S_01138BF0 .scope module, "IF" "instruction_fetch" 3 17, 4 2, S_01138AE0;
 .timescale -9 -12;
v0117DA18_0 .alias "clk", 0 0, v0117D910_0;
v0117DF40_0 .var "pc", 31 0;
v0117E1A8_0 .alias "rst", 0 0, v0117E410_0;
S_011383F8 .scope module, "DEC" "decoder" 3 51, 5 1, S_01138AE0;
 .timescale -9 -12;
P_011425D4 .param/l "ALU_ADD" 5 19, C4<0000>;
P_011425E8 .param/l "ALU_AND" 5 23, C4<0100>;
P_011425FC .param/l "ALU_OR" 5 22, C4<0011>;
P_01142610 .param/l "ALU_SLL" 5 24, C4<0101>;
P_01142624 .param/l "ALU_SLT" 5 27, C4<1000>;
P_01142638 .param/l "ALU_SLTU" 5 28, C4<1001>;
P_0114264C .param/l "ALU_SRA" 5 26, C4<0111>;
P_01142660 .param/l "ALU_SRL" 5 25, C4<0110>;
P_01142674 .param/l "ALU_SUB" 5 20, C4<0001>;
P_01142688 .param/l "ALU_XOR" 5 21, C4<0010>;
v0117DE38_0 .var "alu_op", 3 0;
v0117DFF0_0 .net "funct3", 2 0, L_0117E918; 1 drivers
v0117DF98_0 .net "funct7", 6 0, L_0117EDE8; 1 drivers
v0117D860_0 .net "instr", 31 0, v0117DC80_0; 1 drivers
v0117D9C0_0 .net "opcode", 6 0, L_0117EFF8; 1 drivers
v0117DD88_0 .alias "rd", 4 0, v0117E048_0;
v0117E200_0 .var "reg_write", 0 0;
v0117DBD0_0 .alias "rs1", 4 0, v0117E780_0;
v0117DE90_0 .alias "rs2", 4 0, v0117E728_0;
E_0113C0B0 .event edge, v0117D9C0_0, v0117DF98_0, v0117DFF0_0;
L_0117E5C8 .part v0117DC80_0, 7, 5;
L_0117E620 .part v0117DC80_0, 15, 5;
L_0117E360 .part v0117DC80_0, 20, 5;
L_0117EFF8 .part v0117DC80_0, 0, 7;
L_0117E918 .part v0117DC80_0, 12, 3;
L_0117EDE8 .part v0117DC80_0, 25, 7;
S_01138838 .scope module, "RB" "register_bank" 3 67, 6 3, S_01138AE0;
 .timescale -9 -12;
v01140B78_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v01140BD0_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v01140AC8_0 .net *"_s12", 0 0, L_0117EA20; 1 drivers
v01140D30_0 .net *"_s14", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01140CD8_0 .net *"_s16", 31 0, L_0117EC30; 1 drivers
v01140A70_0 .net *"_s2", 0 0, L_0117E8C0; 1 drivers
v01140F40_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01140D88_0 .net *"_s6", 31 0, L_0117F208; 1 drivers
v01141048_0 .alias "clk", 0 0, v0117D910_0;
v01140C28_0 .var/i "i", 31 0;
v011410A0_0 .net "rd", 4 0, v0117DC28_0; 1 drivers
v011410F8_0 .alias "rd_value", 31 0, v0117E0A0_0;
v01140C80 .array "regfile", 0 31, 31 0;
v0117D968_0 .net "regwrite", 0 0, v0117DD30_0; 1 drivers
v0117E2B0_0 .alias "rs1", 4 0, v0117E780_0;
v0117DA70_0 .alias "rs1_value", 31 0, v0117E518_0;
v0117DB20_0 .alias "rs2", 4 0, v0117E728_0;
v0117DAC8_0 .alias "rs2_value", 31 0, v0117E6D0_0;
v0117DDE0_0 .alias "rst", 0 0, v0117E410_0;
E_0113C070 .event posedge, v0117DDE0_0, v01141048_0;
L_0117E8C0 .cmp/eq 5, L_0117E620, C4<00000>;
L_0117F208 .array/port v01140C80, L_0117E620;
L_0117E970 .functor MUXZ 32, L_0117F208, C4<00000000000000000000000000000000>, L_0117E8C0, C4<>;
L_0117EA20 .cmp/eq 5, L_0117E360, C4<00000>;
L_0117EC30 .array/port v01140C80, L_0117E360;
L_0117F260 .functor MUXZ 32, L_0117EC30, C4<00000000000000000000000000000000>, L_0117EA20, C4<>;
S_01137FB8 .scope module, "ALU" "alu" 3 114, 7 3, S_01138AE0;
 .timescale -9 -12;
v0114DF88_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01140DE0_0 .net *"_s4", 0 0, L_0117EB80; 1 drivers
v01140B20_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v01140F98_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v01140E38_0 .net "alu_op", 3 0, v0117DB78_0; 1 drivers
v01141150_0 .var "rd_reg", 31 0;
v01140FF0_0 .alias "rd_value", 31 0, v0117E0A0_0;
v01140EE8_0 .net "rs1_value", 31 0, v0117E308_0; 1 drivers
v011411A8_0 .net "rs2_value", 31 0, v0117E150_0; 1 drivers
v01140E90_0 .alias "zero", 0 0, v0117E570_0;
E_0113BFD0 .event edge, v01140E38_0, v01140EE8_0, v011411A8_0;
L_0117EB80 .cmp/eq 32, v01141150_0, C4<00000000000000000000000000000000>;
L_0117EBD8 .functor MUXZ 1, C4<0>, C4<1>, L_0117EB80, C4<>;
    .scope S_01138BF0;
T_0 ;
    %wait E_0113C070;
    %load/v 8, v0117E1A8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DF40_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0117DF40_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DF40_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011383F8;
T_1 ;
    %wait E_0113C0B0;
    %set/v v0117DE38_0, 0, 4;
    %set/v v0117E200_0, 0, 1;
    %load/v 8, v0117D9C0_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %set/v v0117E200_0, 1, 1;
    %load/v 8, v0117DFF0_0, 3;
    %load/v 11, v0117DF98_0, 7;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 10;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 1, 10;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 5, 10;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 261, 10;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 2, 10;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 3, 10;
    %jmp/1 T_1.11, 6;
    %set/v v0117DE38_0, 0, 4;
    %jmp T_1.13;
T_1.2 ;
    %set/v v0117DE38_0, 0, 4;
    %jmp T_1.13;
T_1.3 ;
    %movi 8, 1, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.4 ;
    %movi 8, 2, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.5 ;
    %movi 8, 3, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.6 ;
    %movi 8, 4, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.7 ;
    %movi 8, 5, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.8 ;
    %movi 8, 6, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.9 ;
    %movi 8, 7, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.10 ;
    %movi 8, 8, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.11 ;
    %movi 8, 9, 4;
    %set/v v0117DE38_0, 8, 4;
    %jmp T_1.13;
T_1.13 ;
    %jmp T_1.1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_01138838;
T_2 ;
    %wait E_0113C070;
    %load/v 8, v0117DDE0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v01140C28_0, 0, 32;
T_2.2 ;
    %load/v 8, v01140C28_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_2.3, 5;
    %ix/getv/s 3, v01140C28_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01140C80, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01140C28_0, 32;
    %set/v v01140C28_0, 8, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0117D968_0, 1;
    %load/v 9, v011410A0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v011410F8_0, 32;
    %ix/getv 3, v011410A0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01140C80, 0, 8;
t_1 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01137FB8;
T_3 ;
    %wait E_0113BFD0;
    %load/v 8, v01140E38_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_3.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_3.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_3.9, 6;
    %set/v v01141150_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %add 8, 40, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %sub 8, 40, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %xor 8, 40, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %or 8, 40, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %and 8, 40, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v01141150_0, 8, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_3.12, 8;
    %movi 9, 1, 32;
    %jmp/1  T_3.14, 8;
T_3.12 ; End of true expr.
    %jmp/0  T_3.13, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_3.14;
T_3.13 ;
    %mov 9, 0, 32; Return false value
T_3.14 ;
    %set/v v01141150_0, 9, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/v 8, v01140EE8_0, 32;
    %load/v 40, v011411A8_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_3.15, 8;
    %movi 9, 1, 32;
    %jmp/1  T_3.17, 8;
T_3.15 ; End of true expr.
    %jmp/0  T_3.16, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_3.17;
T_3.16 ;
    %mov 9, 0, 32; Return false value
T_3.17 ;
    %set/v v01141150_0, 9, 32;
    %jmp T_3.11;
T_3.11 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01138AE0;
T_4 ;
    %wait E_0113C070;
    %load/v 8, v0117E410_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DC80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0117D8B8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0117DCD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DC80_0, 0, 8;
    %load/v 8, v0117DEE8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117D8B8_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_01138AE0;
T_5 ;
    %wait E_0113C070;
    %load/v 8, v0117E410_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0117E308_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0117E150_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0117DB78_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0117DC28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0117DD30_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0117E518_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117E308_0, 0, 8;
    %load/v 8, v0117E6D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117E150_0, 0, 8;
    %load/v 8, v0117E258_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0117DB78_0, 0, 8;
    %load/v 8, v0117E048_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0117DC28_0, 0, 8;
    %load/v 8, v0117E4C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0117DD30_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_011387B0;
T_6 ;
    %delay 5000, 0;
    %load/v 8, v0117E468_0, 1;
    %inv 8, 1;
    %set/v v0117E468_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_011387B0;
T_7 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd";
    %vpi_call 2 23 "$dumpvars", 1'sb0, S_011387B0;
    %set/v v0117E468_0, 0, 1;
    %set/v v0117E678_0, 1, 1;
    %set/v v0117E3B8_0, 0, 32;
    %delay 20000, 0;
    %set/v v0117E678_0, 0, 1;
    %delay 25000, 0;
    %movi 8, 10, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v01140C80, 8, 32;
    %movi 8, 20, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v01140C80, 8, 32;
    %movi 8, 2130355, 32;
    %set/v v0117E3B8_0, 8, 32;
    %delay 10000, 0;
    %movi 8, 1075872307, 32;
    %set/v v0117E3B8_0, 8, 32;
    %delay 10000, 0;
    %movi 8, 2146995, 32;
    %set/v v0117E3B8_0, 8, 32;
    %delay 10000, 0;
    %set/v v0117E3B8_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 52 "$finish";
    %end;
    .thread T_7;
    .scope S_011387B0;
T_8 ;
    %vpi_call 2 56 "$monitor", "Time=%0t | ALU_OUT=%0d", $time, v0117E7D8_0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb.v";
    "top_module.v";
    "instruction_fetch.v";
    "decoder.v";
    "register_bank.v";
    "alu.v";
