[["mumax3", "notches", "breathing mode", "racetrack memory", "mobility", "skyrmion"], ["racetrack memory", "deletions", "sticky insertions", "run-length limited"], ["data update", "magnetic skyrmion (sk)", "racetrack memory (rm)", "voltage"], ["skyrmion", "racetrack memory", "spin-transfer torque"], ["racetrack memory", "hybrid look-up table", "reconfiguration", "reusable"], ["racetrack memory", "energy efficient", "pre-shifting", "direction optimized"], ["magnetic skyrmions", "neuromorphic computing", "racetrack memory"], ["domain wall (dw)", "magnetic skyrmion", "racetrack memory (rm)", "spintronics"], ["gpgpu", "cache", "racetrack memory", "energy"], ["nanomagnetism", "domain wall", "magneto-optical kerr effect", "dark field"], ["random-access storage", "racetrack logic", "memory systems", "ibm", "bitwise"], ["racetrack memory", "domain-wall", "gpgpu", "register file"], ["micromagnetism", "spintronics", "racetrack memory", "domain wall", "skyrmion"], ["3d", "domain wall memory", "x-bar cell structure", "1txc", "anti-disturbance"], ["skyrmion", "two-lane racetrack", "magnetocrystalline anisotropy"], ["review", "domain-wall memory", "shift operations", "reliability", "performance"], ["analog-to-digital converter (adc)", "domain wall (dw)", "emerging circuits"], ["racetrack memory", "interfacial dzyaloshinskii-moriya interaction"], ["magnetic vortex", "magnetic nanowire", "micromagnetic simulation", "magnetic"], ["in-memory computing", "sot-mram", "racetrack memory", "skyrmion", "in-memory"], ["modular multiplier", "racetrack memory", "asymmetric cryptography"], ["racetrack memory", "covert channel", "last level cache"], ["spin memory and logic", "multiple skyrmions", "domain-wall pair", "threshold"], ["magnetic skyrmion", "domain wall", "racetrack memory", "voltage manipulation"], ["chiral domain wall motion", "l2 cache", "magnetic field assistance"], ["field-programmable gate array (fpga)", "low power", "multicontext"], ["racetrack memory", "mram", "spintronic technology", "magnetic domain wall"], ["emerging technologies", "general computer systems organization", "memory"], ["racetrack memory", "logical to physical mapping", "power consumption"], ["skyrmionics", "memory devices", "racetracks", "magnetic skyrmions"], ["main memory", "racetrack", "shifts", "performance", "energy"], ["racetrack memory", "error correction code", "position error"], ["racetrack memory", "context switch", "cache"], ["register file", "racetrack memory", "gpu"], ["racetrack memory (rm)", "domain wall (dw) motion", "emerging technologies"], ["demultiplexing", "logic in memory", "non-volatile memory", "non-volatile full"], ["racetrack memory", "chiral domain wall motion", "perpendicular magnetic"], ["racetrack memory (rm)", "domain wall motion (dw)", "hspice", "emerging"], ["spintronic technology", "stt-ram", "racetrack memory", "slc", "mlc"], ["skyrmion", "spin-transfer torque", "dzyaloshinskii-moriya interaction"], ["racetrack memory (rm)", "domain wall (dw) motion", "modeling", "hspice"], ["racetrack memory", "magnetic field assistance", "chiral domain wall motion"], ["racetrack", "domain wall", "adc", "image sensor"], ["gpgpu", "cache", "racetrack memory"], ["domain-wall", "racetrack memory", "gpgpu", "register file"], ["magnetic nanowire", "domain-wall", "racetrack memory", "spin-transfer-torque"], ["racetrack memory", "cache memory"], ["domain wall motion", "magnetic adder", "magnetic circuit", "magnetic tunnel"], ["racetrack memory", "non-volatility", "low power", "magnetic domain wall"], ["racetrack", "cross-layer design"], ["doped permalloy", "racetrack memory", "damping", "domain walls speed"], ["domain wall dynamics", "domain wall pinning", "racetrack memory", "spin"], ["domain wall motion", "magnetization dynamics", "breather", "racetrack memory"]]
[["racetrack memory", 30], ["skyrmion", 6], ["racetrack memory (rm)", 5], ["gpgpu", 4], ["domain wall", 4], ["cache", 3], ["domain-wall", 3], ["register file", 3], ["chiral domain wall motion", 3], ["racetrack", 3], ["spin-transfer torque", 2], ["magnetic skyrmions", 2], ["domain wall (dw)", 2], ["magnetic skyrmion", 2], ["spintronics", 2], ["energy", 2], ["performance", 2], ["magnetic nanowire", 2], ["magnetic field assistance", 2], ["low power", 2], ["spintronic technology", 2], ["magnetic domain wall", 2], ["emerging technologies", 2], ["domain wall (dw) motion", 2], ["hspice", 2], ["domain wall motion", 2], ["mumax3", 1], ["notches", 1], ["breathing mode", 1], ["mobility", 1], ["deletions", 1], ["sticky insertions", 1], ["run-length limited", 1], ["data update", 1], ["magnetic skyrmion (sk)", 1], ["voltage", 1], ["hybrid look-up table", 1], ["reconfiguration", 1], ["reusable", 1], ["energy efficient", 1], ["pre-shifting", 1], ["direction optimized", 1], ["neuromorphic computing", 1], ["nanomagnetism", 1], ["magneto-optical kerr effect", 1], ["dark field", 1], ["random-access storage", 1], ["racetrack logic", 1], ["memory systems", 1], ["ibm", 1], ["bitwise", 1], ["micromagnetism", 1], ["3d", 1], ["domain wall memory", 1], ["x-bar cell structure", 1], ["1txc", 1], ["anti-disturbance", 1], ["two-lane racetrack", 1], ["magnetocrystalline anisotropy", 1], ["review", 1], ["domain-wall memory", 1], ["shift operations", 1], ["reliability", 1], ["analog-to-digital converter (adc)", 1], ["emerging circuits", 1], ["interfacial dzyaloshinskii-moriya interaction", 1], ["magnetic vortex", 1], ["micromagnetic simulation", 1], ["magnetic", 1], ["in-memory computing", 1], ["sot-mram", 1], ["in-memory", 1], ["modular multiplier", 1], ["asymmetric cryptography", 1], ["covert channel", 1], ["last level cache", 1], ["spin memory and logic", 1], ["multiple skyrmions", 1], ["domain-wall pair", 1], ["threshold", 1], ["voltage manipulation", 1], ["l2 cache", 1], ["field-programmable gate array (fpga)", 1], ["multicontext", 1], ["mram", 1], ["general computer systems organization", 1], ["memory", 1], ["logical to physical mapping", 1], ["power consumption", 1], ["skyrmionics", 1], ["memory devices", 1], ["racetracks", 1], ["main memory", 1], ["shifts", 1], ["error correction code", 1], ["position error", 1], ["context switch", 1], ["gpu", 1], ["demultiplexing", 1], ["logic in memory", 1], ["non-volatile memory", 1], ["non-volatile full", 1], ["perpendicular magnetic", 1], ["domain wall motion (dw)", 1], ["emerging", 1], ["stt-ram", 1], ["slc", 1], ["mlc", 1], ["dzyaloshinskii-moriya interaction", 1], ["modeling", 1], ["adc", 1], ["image sensor", 1], ["spin-transfer-torque", 1], ["cache memory", 1], ["magnetic adder", 1], ["magnetic circuit", 1], ["magnetic tunnel", 1], ["non-volatility", 1], ["cross-layer design", 1], ["doped permalloy", 1], ["damping", 1], ["domain walls speed", 1], ["domain wall dynamics", 1], ["domain wall pinning", 1], ["spin", 1], ["magnetization dynamics", 1], ["breather", 1]]
[["racetrack memory", 80], ["skyrmion", 19], ["racetrack memory (rm)", 14], ["domain wall", 13], ["gpgpu", 11], ["domain-wall", 9], ["register file", 8], ["performance", 8], ["racetrack", 8], ["spintronics", 7], ["cache", 7], ["energy", 7], ["spintronic technology", 7], ["magnetic skyrmion", 6], ["magnetic nanowire", 6], ["chiral domain wall motion", 6], ["magnetic domain wall", 6], ["hspice", 6], ["domain wall motion", 6], ["mumax3", 5], ["notches", 5], ["breathing mode", 5], ["mobility", 5], ["magnetic skyrmions", 5], ["domain wall (dw)", 5], ["low power", 5], ["domain wall (dw) motion", 5], ["spin-transfer torque", 4], ["random-access storage", 4], ["racetrack logic", 4], ["memory systems", 4], ["ibm", 4], ["bitwise", 4], ["micromagnetism", 4], ["3d", 4], ["domain wall memory", 4], ["x-bar cell structure", 4], ["1txc", 4], ["anti-disturbance", 4], ["review", 4], ["domain-wall memory", 4], ["shift operations", 4], ["reliability", 4], ["in-memory computing", 4], ["sot-mram", 4], ["in-memory", 4], ["magnetic field assistance", 4], ["emerging technologies", 4], ["main memory", 4], ["shifts", 4], ["stt-ram", 4], ["slc", 4], ["mlc", 4], ["deletions", 3], ["sticky insertions", 3], ["run-length limited", 3], ["data update", 3], ["magnetic skyrmion (sk)", 3], ["voltage", 3], ["hybrid look-up table", 3], ["reconfiguration", 3], ["reusable", 3], ["energy efficient", 3], ["pre-shifting", 3], ["direction optimized", 3], ["nanomagnetism", 3], ["magneto-optical kerr effect", 3], ["dark field", 3], ["magnetic vortex", 3], ["micromagnetic simulation", 3], ["magnetic", 3], ["spin memory and logic", 3], ["multiple skyrmions", 3], ["domain-wall pair", 3], ["threshold", 3], ["voltage manipulation", 3], ["mram", 3], ["skyrmionics", 3], ["memory devices", 3], ["racetracks", 3], ["demultiplexing", 3], ["logic in memory", 3], ["non-volatile memory", 3], ["non-volatile full", 3], ["domain wall motion (dw)", 3], ["emerging", 3], ["modeling", 3], ["adc", 3], ["image sensor", 3], ["spin-transfer-torque", 3], ["magnetic adder", 3], ["magnetic circuit", 3], ["magnetic tunnel", 3], ["non-volatility", 3], ["doped permalloy", 3], ["damping", 3], ["domain walls speed", 3], ["domain wall dynamics", 3], ["domain wall pinning", 3], ["spin", 3], ["magnetization dynamics", 3], ["breather", 3], ["neuromorphic computing", 2], ["two-lane racetrack", 2], ["magnetocrystalline anisotropy", 2], ["analog-to-digital converter (adc)", 2], ["emerging circuits", 2], ["modular multiplier", 2], ["asymmetric cryptography", 2], ["covert channel", 2], ["last level cache", 2], ["l2 cache", 2], ["field-programmable gate array (fpga)", 2], ["multicontext", 2], ["general computer systems organization", 2], ["memory", 2], ["logical to physical mapping", 2], ["power consumption", 2], ["error correction code", 2], ["position error", 2], ["context switch", 2], ["gpu", 2], ["perpendicular magnetic", 2], ["dzyaloshinskii-moriya interaction", 2], ["interfacial dzyaloshinskii-moriya interaction", 1], ["cache memory", 1], ["cross-layer design", 1]]