/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  reg [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_9z[1] | celloutsig_1_8z) & (in_data[108] | celloutsig_1_3z[2]));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[11] | celloutsig_0_4z[11]) & (celloutsig_0_4z[9] | celloutsig_0_5z[1]));
  assign celloutsig_0_1z = ~((in_data[35] | celloutsig_0_0z) & (in_data[65] | in_data[12]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[8] | in_data[181]) & (celloutsig_1_0z[5] | in_data[173]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_0z[14]) & (celloutsig_1_4z | celloutsig_1_3z[4]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z[2] | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_0_0z = in_data[52:43] >= in_data[23:14];
  assign celloutsig_1_13z = celloutsig_1_3z[2:0] >= { celloutsig_1_3z[3:2], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[167:157], celloutsig_1_2z, celloutsig_1_13z } >= celloutsig_1_9z[12:0];
  assign celloutsig_0_13z = { celloutsig_0_6z[11:4], celloutsig_0_4z[0], celloutsig_0_6z[2:0], celloutsig_0_1z } >= { celloutsig_0_10z[16:13], out_data[0], celloutsig_0_10z[11:4] };
  assign celloutsig_1_2z = in_data[138:133] >= in_data[132:127];
  assign celloutsig_1_4z = { in_data[141:127], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >= in_data[172:145];
  assign celloutsig_1_8z = in_data[138:131] >= celloutsig_1_3z[7:0];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } >= { celloutsig_1_9z[10:7], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } ^ { in_data[95:85], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[12:9] ^ { celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[181:173] ^ celloutsig_1_0z[11:3];
  assign celloutsig_1_9z = { in_data[185:174], celloutsig_1_3z, celloutsig_1_8z } ^ { in_data[118:98], celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[27:9] ^ { in_data[16:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[7:6], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[180:164];
  assign { celloutsig_0_5z[4:3], celloutsig_0_5z[1], celloutsig_0_5z[2] } = { celloutsig_0_2z[10:9], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_2z[8:7], celloutsig_0_2z[5], celloutsig_0_2z[6] };
  assign { celloutsig_0_6z[7:6], celloutsig_0_6z[4], celloutsig_0_6z[5], celloutsig_0_6z[8], celloutsig_0_6z[1], celloutsig_0_6z[12:9], celloutsig_0_6z[2], celloutsig_0_6z[0] } = { celloutsig_0_5z[4:3], celloutsig_0_5z[1], celloutsig_0_5z[2], celloutsig_0_1z, celloutsig_0_1z, in_data[22:19], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_4z[4:3], celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_4z[5], celloutsig_0_3z[1], celloutsig_0_4z[9:6], celloutsig_0_3z[2], celloutsig_0_3z[0] };
  assign { celloutsig_0_10z[25], celloutsig_0_10z[11], celloutsig_0_10z[24], celloutsig_0_10z[10], celloutsig_0_10z[23], celloutsig_0_10z[9], celloutsig_0_10z[22], celloutsig_0_10z[8], celloutsig_0_10z[21], celloutsig_0_10z[7], celloutsig_0_10z[20], celloutsig_0_10z[6], celloutsig_0_10z[19], celloutsig_0_10z[5:4], celloutsig_0_10z[18], celloutsig_0_10z[3], celloutsig_0_10z[17], celloutsig_0_10z[2], celloutsig_0_10z[16], celloutsig_0_10z[1], celloutsig_0_10z[15:13], out_data[0] } = { celloutsig_0_4z[11], celloutsig_0_4z[11:10], celloutsig_0_4z[10:9], celloutsig_0_4z[9:8], celloutsig_0_4z[8:7], celloutsig_0_4z[7:6], celloutsig_0_4z[6:5], celloutsig_0_4z[5:4], celloutsig_0_4z[4:3], celloutsig_0_4z[3:2], celloutsig_0_4z[2:1], celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_4z[7:6], celloutsig_0_4z[6:5], celloutsig_0_4z[5:4], celloutsig_0_4z[4:3], celloutsig_0_4z[3:2], celloutsig_0_9z[3], celloutsig_0_4z[1], celloutsig_0_9z[2], celloutsig_0_4z[0], celloutsig_0_5z[4], celloutsig_0_9z[1], celloutsig_0_5z[3], celloutsig_0_9z[0], celloutsig_0_5z[2], celloutsig_0_4z[11], celloutsig_0_5z[1], celloutsig_0_4z[10:7] };
  assign { out_data[4:3], out_data[1], out_data[2], out_data[11:5] } = { celloutsig_0_5z[4:3], celloutsig_0_5z[1], celloutsig_0_5z[2], celloutsig_0_10z[10:4] } ^ { celloutsig_0_10z[16:15], celloutsig_0_10z[13], celloutsig_0_10z[14], celloutsig_0_10z[23:17] };
  assign { celloutsig_0_10z[12], celloutsig_0_10z[0] } = { out_data[0], celloutsig_0_4z[0] };
  assign celloutsig_0_5z[0] = 1'h0;
  assign celloutsig_0_6z[3] = celloutsig_0_4z[0];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z };
endmodule
