<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Gateway Out</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}.noteBox::before{content: "NOTE:";font-weight: bold;font-size: 11pt;color: #0096C7;}.noteBox{border: 2px solid;border-radius: 5px;padding: 10px;margin: 10px 0;width: 80%;border-color: #0096C7;background-color: rgba(0, 150, 199, 0.1);}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Gateway Out</h1>
</header>
<section id="gateway-out" class="level1">
<h1>Gateway Out</h1>
<p>Gateway Out blocks are the outputs from the HDL portion of your
Simulink® design.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAGgAAAAzCAYAAAB7VU2VAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAEbElEQVR4nO2bXWgcRRzAf7N7KbZKGoy31zxYItZC6SIi9AMNacw9ihhU2iOIJIr2IaLG2qtUCj6qJyjEKEo1pWibpGpBqyD2UjAlvtRgy9Xog5pYX7oXJaQmaQ2748Plo5fc3sX0PuaS+cG+7O7M/G9+zOx/Z/aElFKiURaj1AFoshPIdlEIUaw4Vj1+E1lWQQDjfx3LezCadCqrm32v6SlOcXKOoNJTgWvcg+CfvNZqeCPAZF7rLATKC5JiLZ5xe0HqNryhgtSbT5Sf4oQcx3T7AbfUoZQE5QUBGDKJ6Q6wGiWVhSBYvZLKRhCsTkkGwOjoKLFYjGQyWep4crJSJfn1vQHQ1dVFNBqlsbERx3GKGthyMGQS0xvE9H7B9IZ8j3LCr+8NgJaWFmzbJpFIEA6HlZfkiSCusQ3JOgxvyPcoJ0l+fW8ABINB4vF4WUjyRBDXvA8g7y+vfoyNTfD8i4e5Y/Nebqt5gh33RzlytG9JZc9f+J1TX5/LeZ9f388lCZZlLZKkGvNyzKK1KaWk6bHX+PTz79n3wsN8+MGz3LWphufaD3O8pz9n+ffe/4ZTX+UW5DdAxML9IMdxCIfDJBIJQJ3F0kxyzJmpzLeMsQXX2JLxWq6ys3x7+kce3fMG73bs5fHmXUBK2s66A1y9Ns35c29R3/gKoVAVJ47vZ2LiKjUbn+TVQxH+uJTkoyNxABrqbb44eTBjG5XVzUgp0/retm3i8fjiNNuyLLq7u3MGXkxKMXJmufjTJQAa6rfOnRNC0LDLZnjYYXLymm/ZN19vobbWYs/uOj7rPZCzrev7PpFI0NbWtliQ4zhEIpH//UMKhRS3lkwOgGGk9sRcN32/xvMkUkqmp/3T/UDARAiBaRhUVOSO//q+t22bzs7OdEELh5gKSBGiVHIA7K0bAYifuTB3TkrJd/0X2XRnDevXr0MIgeelBE5N/busdjJNb5Zlza9mZ7ohFArdyG8rOH7PFwDJLYg8bCc0PnA3O7Zv5uChj7lyZYraWoue3rMM/fwnnxxtB2DDhioGB3/jsjNGd8/ZtPIB02B4xGFsbIKqqpt928kkB2ayuGQy6XuD6rgzicDCI7VFMU4+VhxOnniZyO463u74kqeeeYfhEYfeY/t56MFtALzU3sRNayu4d/s+AgGDNWsCSFIj6pGmnfww+CutT3dkbcOv74WUUsZiMaLR6KIbhBAlz+KyZWL+uJjuAIZM+iYYS83iikFldbPvwAgAtLa2AqkVhWAwWPwI88q8HEgtC+EOlDTRWAp9fX0Z+37Re1DaxbIbQely0upZMJJUG0F+GspquyE7/nKgfFfBV4ig7HJmmZeUyvLKAeU/Gkl9fZMdIS8j5N9Lq08mEe5phJy60dCKgvKCYDLvzwohx/NaXyFZIVPcykULUhwtSHFyvgdpisOy/t2g/9tVevQUpzhakOJoQYqjBSmOFqQ4WpDiaEGKowUpjhakOFqQ4mhBiqMFKY4WpDhakOJoQYqjBSmOFqQ4/wFUQw5ncWsBRwAAAABJRU5ErkJggg==" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>This block converts the Model Composer fixed-point or floating-point
data type into a Simulink integer, single, double or fixed-point data
type. According to its configuration, the Gateway Out block can either
define an output port for the top level of the HDL design generated by
Model Composer, or be used simply as a test point that is trimmed from
the hardware representation</p>
<section id="gateway-blocks" class="level3">
<h3>Gateway Blocks</h3>
<p>As listed below, the Xilinx Gateway Out block is used to provide the
following functions:</p>
<ul>
<li>Convert data from a Model Composer fixed-point or floating-point
data type into a Simulink integer, single, double, or fixed-point data
type.</li>
<li>Define I/O ports for the top level of the HDL design generated by
Model Composer. A Gateway Out block defines a top-level output
port.</li>
<li>Define test bench result vectors when the Model Composer Create
Testbench box is checked. In this case, during HDL code generation, the
outputs from the block that occur during Simulink simulation are logged
as logic vectors in a data file. For each top level port, an HDL
component is inserted in the top-level test bench that checks this
vector against expected results during HDL simulation.</li>
<li>Name the corresponding output port on the top-level HDL entity.</li>
</ul>
</section>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="basic-tab" class="level3">
<h3>Basic tab</h3>
<p>Parameters specific to the Basic tab are as follows.</p>
<section id="propagate-data-type-to-output" class="level4">
<h4>Propagate data type to output</h4>
<p>This option is useful when you instantiate a Model Composer design as
a sub-system into a Simulink design. Instead of using a Simulink double
as the output data type by default, the Model Composer data type is
propagated to an appropriate Simulink data type according to the
following table:</p>
<table>
<thead>
<tr class="header">
<th>Model Composer Data Type</th>
<th>Simulink Data Type</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>XFloat_8_24</td>
<td>single</td>
</tr>
<tr class="even">
<td>XFloat_11_53</td>
<td>double</td>
</tr>
<tr class="odd">
<td>Custom floating-point precision data type exponent width and
fraction width less than those for single precision</td>
<td>single</td>
</tr>
<tr class="even">
<td>Custom floating-point precision data type with exponent width or
fraction width greater than that for single precision</td>
<td>double</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_&lt;binpt&gt;</td>
<td>sfix&lt;width&gt;_EN&lt;binpt&gt;</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_&lt;binpt&gt;</td>
<td>ufix&lt;width&gt;_EN&lt;binpt&gt;</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_0 where width is 8, 16 or 32</td>
<td>int&lt;width&gt; where width is 8, 16 or 32</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_0 where width is 8, 16 or 32</td>
<td>uint&lt;width&gt; where width is 8, 16 or 32</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_0 where width is other than 8, 16 or 32</td>
<td>sfix&lt;width&gt;</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_0 where width is other than 8, 16 or 32</td>
<td>ufix&lt;width&gt;</td>
</tr>
</tbody>
</table>
</section>
<section id="translate-into-output-port" class="level4">
<h4>Translate into Output Port</h4>
<p>Having this box unchecked prevents the gateway from becoming an
actual output port when translated into hardware. This checkbox is on by
default, enabling the output port. When this option is not selected, the
Gateway Out block is used only during debugging, where its purpose is to
communicate with Simulink Sink blocks for probing portions of the
design. In this case, the Gateway Out block will turn gray in color,
indicating that the gateway will not be translated into an output
port.</p>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation tab</h3>
<p>Parameters specific to the Implementation tab are as follows.</p>
<section id="interface-options" class="level4">
<h4>Interface Options</h4>
<section id="interface" class="level5">
<h5>Interface</h5>
<section id="none" class="level6">
<h6>None</h6>
<p>During HDL Netlist generation, this Gateway Out will be translated as
an Output Port at the top level.</p>
</section>
<section id="axi4-lite" class="level6">
<h6>AXI4-Lite</h6>
<p>During HDL Netlist Generation, an AXI4-Lite interface will be created
and the Gateway Out will be mapped to one of the registers within the
AXI4-Lite interface.</p>
</section>
<section id="interrupt" class="level6">
<h6>Interrupt</h6>
<p>During an IP Catalog Generation, this Gateway Out will be tagged as
an Interrupt output port when the Model Composer design is packaged into
an IP module that can be included in the Vivado® IP catalog.</p>
</section>
</section>
<section id="auto-assign-address-offset" class="level5">
<h5>Auto assign address offset</h5>
<p>If a Gateway Out is configured to be an AXI4-Lite interface, this
option allows an address offset to be automatically assigned to the
register within the AXI4-Lite interface that the Gateway Out is mapped
to.</p>
</section>
<section id="address-offset" class="level5">
<h5>Address offset</h5>
<p>If Auto assign address offset is not checked, then this entry box
allows you to explicitly specify a address offset to use. Must be a
multiple of 4.</p>
</section>
<section id="interface-name" class="level5">
<h5>Interface Name</h5>
<p>If the Gateway Out is configured to be an AXI4-Lite interface,
assigns a unique name to this interface. This name can be used to
differentiate between multiple AXI4-Lite interfaces in the design. When
using the IP Catalog flow, you can expect to see an interface in the IP
that Model Composer creates with the name
&lt;design_name&gt;_&lt;interface_name&gt;_ s_axi.</p>
<p><strong>IMPORTANT</strong>: The Interface Name must be composed of
alphanumeric characters (lowercase alphabetic) or an underscore (_)
only, and must begin with a lowercase alphabetic character. axi4_lite1
is acceptable, 1Axi4-Lite is not.</p>
</section>
<section id="description-1" class="level5">
<h5>Description</h5>
<p>Additional designer comments about this Gateway Out that is captured
in the interface documentation.</p>
</section>
</section>
<section id="constraints" class="level4">
<h4>Constraints</h4>
<section id="iob-timing-constraint" class="level5">
<h5>IOB Timing Constraint</h5>
<p>In hardware, a Gateway Out is realized as a set of input/output
buffers (IOBs). There are three ways to constrain the timing on IOBs.
They are None, Data Rate, and Data Rate, Set &#39;FAST&#39; Attribute.</p>
<p>If None is selected, no timing constraints for the IOBs are put in
the user constraint file produced by Model Composer. This means the
paths from the IOBs to synchronous elements are not constrained.</p>
<p>If Data Rate is selected, the IOBs are constrained at the data rate
at which the IOBs operate. The rate is determined by System Clock Period
provided on the System Generator token and the sample rate of the
Gateway relative to the other sample periods in the design. For example,
the following OFFSET = OUT constraints are generated for a Gateway Out
named &#39;Dout&#39; that is running at the system period of 10 ns:</p>
<pre><code># Offset out constraints 
NET &quot;Dout(0)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;; 
NET &quot;Dout(1)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;; 
NET &quot;Dout(2)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;;</code></pre>
<p>If Data Rate, Set &#39;FAST&#39; Attribute is selected, the OFFSET = OUT
constraints described above are produced. In addition, a FAST slew rate
attribute is generated for each IOB. This reduces delay but increases
noise and power consumption. For the previous example, the following
additional attributes are added to the constraints file.</p>
<pre class="pre"><code>NET &quot;Dout(0)&quot; FAST; 
NET &quot;Dout(1)&quot; FAST; 
NET &quot;Dout(2)&quot; FAST; </code></pre>
</section>
<section id="specify-iob-location-constraints" class="level5">
<h5>Specify IOB Location Constraints</h5>
<p>Checking this option allows IOB location constraints to be
specified.</p>
</section>
<section id="iob-pad-locations-eg-msb--lsb" class="level5">
<h5>IOB Pad Locations, e.g. {&#39;MSB&#39;, ..., &#39;LSB&#39;}</h5>
<p>IOB pin locations can be specified as a cell array of strings in this
edit box. The locations are package-specific.</p>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
<hr />
<p>Copyright (C) 2024 Advanced Micro Devices, Inc. All rights
reserved.</p>
</section>
</section>
</section>
</section>
</section>
</body>
</html>
