

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Wed Jul 30 15:04:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls2_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |                                 |   Latency (cycles)   | Iteration|  Initiation Interval  |     Trip     |          |
        |            Loop Name            |   min   |     max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_479_2               |      203|  6410870326|       203|          -|          -|  1 ~ 31580642|        no|
        | + absorb_loop2_VITIS_LOOP_26_1  |      137|         137|         3|          1|          1|           136|       yes|
        |- absorb_loop3                   |        ?|           ?|         3|          -|          -|             ?|        no|
        +---------------------------------+---------+------------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 12 
7 --> 8 
8 --> 10 9 
9 --> 7 
10 --> 11 
11 --> 6 
12 --> 13 15 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fips.c:479->fips.c:759]   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inlen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inlen"   --->   Operation 25 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%s = alloca i64 1" [fips.c:757]   --->   Operation 26 'alloca' 's' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_1 = trunc i64 %inlen_read" [fips.c:479->fips.c:759]   --->   Operation 28 'trunc' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%empty = icmp_ult  i32 %j_1, i32 135" [fips.c:479->fips.c:759]   --->   Operation 29 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln479 = store i32 %j_1, i32 %j" [fips.c:479->fips.c:759]   --->   Operation 30 'store' 'store_ln479' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 31 [1/2] (4.95ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_472_1, i64 %s"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i32 %j_1" [fips.c:479->fips.c:759]   --->   Operation 32 'zext' 'zext_ln479' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (6.91ns)   --->   "%mul_ln479 = mul i65 %zext_ln479, i65 8084644322" [fips.c:479->fips.c:759]   --->   Operation 33 'mul' 'mul_ln479' <Predicate = (!empty)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 34 [1/2] (6.91ns)   --->   "%mul_ln479 = mul i65 %zext_ln479, i65 8084644322" [fips.c:479->fips.c:759]   --->   Operation 34 'mul' 'mul_ln479' <Predicate = (!empty)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i65.i32.i32, i65 %mul_ln479, i32 40, i32 64" [fips.c:479->fips.c:759]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!empty)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.13>
ST_4 : Operation 36 [1/1] (0.73ns)   --->   "%select_ln479 = select i1 %empty, i25 0, i25 %trunc_ln" [fips.c:479->fips.c:759]   --->   Operation 36 'select' 'select_ln479' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln479, i7 0" [fips.c:467->fips.c:759]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i32 %tmp" [fips.c:467->fips.c:759]   --->   Operation 38 'zext' 'zext_ln467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln467 = sub i34 0, i34 %zext_ln467" [fips.c:467->fips.c:759]   --->   Operation 39 'sub' 'sub_ln467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %select_ln479, i3 0" [fips.c:467->fips.c:759]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln467_1 = zext i28 %tmp_1" [fips.c:467->fips.c:759]   --->   Operation 41 'zext' 'zext_ln467_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%sub_ln467_1 = sub i34 %sub_ln467, i34 %zext_ln467_1" [fips.c:467->fips.c:759]   --->   Operation 42 'sub' 'sub_ln467_1' <Predicate = true> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln754 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fips.c:754]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inlen"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inlen, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%in_r_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_r"   --->   Operation 50 'read' 'in_r_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_i = zext i8 %in_r_read"   --->   Operation 51 'zext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln467 = sext i34 %sub_ln467_1" [fips.c:467->fips.c:759]   --->   Operation 52 'sext' 'sext_ln467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln467 = add i64 %sext_ln467, i64 %inlen_read" [fips.c:467->fips.c:759]   --->   Operation 53 'add' 'add_ln467' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln479 = br void %absorb_loop2.i" [fips.c:479->fips.c:759]   --->   Operation 54 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [fips.c:479->fips.c:759]   --->   Operation 55 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln479 = icmp_ugt  i32 %j_3, i32 135" [fips.c:479->fips.c:759]   --->   Operation 56 'icmp' 'icmp_ln479' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln479 = br i1 %icmp_ln479, void %for.inc30.i.preheader, void %absorb_loop2.i.split" [fips.c:479->fips.c:759]   --->   Operation 57 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln467 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31580642, i64 15790321" [fips.c:467->fips.c:759]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln467' <Predicate = (icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fips.c:479->fips.c:759]   --->   Operation 59 'specloopname' 'specloopname_ln479' <Predicate = (icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln480 = br void %for.inc.i.i" [fips.c:480->fips.c:759]   --->   Operation 60 'br' 'br_ln480' <Predicate = (icmp_ln479)> <Delay = 1.58>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips.c:470->fips.c:759]   --->   Operation 61 'alloca' 'i' <Predicate = (!icmp_ln479)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 0, i32 %i" [fips.c:470->fips.c:759]   --->   Operation 62 'store' 'store_ln470' <Predicate = (!icmp_ln479)> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln488 = br void %for.inc30.i" [fips.c:488->fips.c:759]   --->   Operation 63 'br' 'br_ln488' <Predicate = (!icmp_ln479)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.24>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %absorb_loop2.i.split, i8 %add_ln480, void %new.latch.for.inc.i.i.split" [fips.c:480->fips.c:759]   --->   Operation 64 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i5 0, void %absorb_loop2.i.split, i5 %select_ln480, void %new.latch.for.inc.i.i.split" [fips.c:480->fips.c:759]   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void %absorb_loop2.i.split, i4 %add_ln26, void %new.latch.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 66 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.91ns)   --->   "%icmp_ln480 = icmp_eq  i8 %indvar_flatten, i8 136" [fips.c:480->fips.c:759]   --->   Operation 67 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln480 = add i8 %indvar_flatten, i8 1" [fips.c:480->fips.c:759]   --->   Operation 68 'add' 'add_ln480' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln480 = br i1 %icmp_ln480, void %load64.exit.i, void %for.inc15.i" [fips.c:480->fips.c:759]   --->   Operation 69 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i_2, i4 8" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.02ns)   --->   "%select_ln481 = select i1 %icmp_ln26, i4 0, i4 %i_2" [fips.c:481->fips.c:759]   --->   Operation 71 'select' 'select_ln481' <Predicate = (!icmp_ln480)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln480_1 = add i5 %i_1, i5 1" [fips.c:480->fips.c:759]   --->   Operation 72 'add' 'add_ln480_1' <Predicate = (!icmp_ln480)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.21ns)   --->   "%select_ln480 = select i1 %icmp_ln26, i5 %add_ln480_1, i5 %i_1" [fips.c:480->fips.c:759]   --->   Operation 73 'select' 'select_ln480' <Predicate = (!icmp_ln480)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i5 %select_ln480" [fips.c:480->fips.c:759]   --->   Operation 74 'zext' 'zext_ln480' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %select_ln481" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 75 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln481, i4 1" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 76 'add' 'add_ln26' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.73ns)   --->   "%icmp_ln26_1 = icmp_eq  i4 %add_ln26, i4 8" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 77 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln480)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln480" [fips.c:482->fips.c:759]   --->   Operation 78 'getelementptr' 's_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%s_load_3 = load i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 79 'load' 's_load_3' <Predicate = (!icmp_ln480)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %new.latch.for.inc.i.i.split, void %last.iter.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 80 'br' 'br_ln26' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc.i.i" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 81 'br' 'br_ln26' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.62>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%r = phi i64 0, void %absorb_loop2.i.split, i64 %r_1, void %new.latch.for.inc.i.i.split"   --->   Operation 82 'phi' 'r' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 83 'specpipeline' 'specpipeline_ln481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 84 'specpipeline' 'specpipeline_ln481' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @absorb_loop2_VITIS_LOOP_26_1_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%select_ln481_1 = select i1 %icmp_ln26, i64 0, i64 %r" [fips.c:481->fips.c:759]   --->   Operation 87 'select' 'select_ln481_1' <Predicate = (!icmp_ln480)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln481 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:481->fips.c:759]   --->   Operation 88 'specpipeline' 'specpipeline_ln481' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fips.c:23->fips.c:482->fips.c:759]   --->   Operation 89 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %shl_ln" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 91 'zext' 'zext_ln27' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.14ns)   --->   "%shl_ln27 = shl i64 %conv_i_i, i64 %zext_ln27" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 92 'shl' 'shl_ln27' <Predicate = (!icmp_ln480)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_1 = or i64 %shl_ln27, i64 %select_ln481_1" [fips.c:27->fips.c:482->fips.c:759]   --->   Operation 93 'or' 'r_1' <Predicate = (!icmp_ln480)> <Delay = 1.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_3 = load i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 94 'load' 's_load_3' <Predicate = (!icmp_ln480)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln482 = xor i64 %s_load_3, i64 %r_1" [fips.c:482->fips.c:759]   --->   Operation 95 'xor' 'xor_ln482' <Predicate = (!icmp_ln480)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln482 = store i64 %xor_ln482, i5 %s_addr" [fips.c:482->fips.c:759]   --->   Operation 96 'store' 'store_ln482' <Predicate = (icmp_ln26_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln26 = br void %new.latch.for.inc.i.i.split" [fips.c:26->fips.c:482->fips.c:759]   --->   Operation 97 'br' 'br_ln26' <Predicate = (icmp_ln26_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.14>
ST_10 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:485->fips.c:759]   --->   Operation 98 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 99 [1/1] (2.55ns)   --->   "%j_4 = add i32 %j_3, i32 4294967160" [fips.c:479->fips.c:759]   --->   Operation 99 'add' 'j_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln479 = store i32 %j_4, i32 %j" [fips.c:479->fips.c:759]   --->   Operation 100 'store' 'store_ln479' <Predicate = true> <Delay = 1.58>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln485 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:485->fips.c:759]   --->   Operation 101 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln479 = br void %absorb_loop2.i" [fips.c:479->fips.c:759]   --->   Operation 102 'br' 'br_ln479' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.10>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [fips.c:490->fips.c:759]   --->   Operation 103 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i32 %i_3" [fips.c:488->fips.c:759]   --->   Operation 104 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (3.52ns)   --->   "%icmp_ln488 = icmp_ugt  i64 %add_ln467, i64 %zext_ln488" [fips.c:488->fips.c:759]   --->   Operation 105 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3, i32 1" [fips.c:488->fips.c:759]   --->   Operation 106 'add' 'i_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %icmp_ln488, void %keccak_absorb_once.exit.loopexit, void %for.inc30.i.split" [fips.c:488->fips.c:759]   --->   Operation 107 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln490 = trunc i32 %i_3" [fips.c:490->fips.c:759]   --->   Operation 108 'trunc' 'trunc_ln490' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_3, i32 3, i32 7" [fips.c:490->fips.c:759]   --->   Operation 109 'partselect' 'lshr_ln' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i5 %lshr_ln" [fips.c:490->fips.c:759]   --->   Operation 110 'zext' 'zext_ln490_1' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln490_1" [fips.c:490->fips.c:759]   --->   Operation 111 'getelementptr' 's_addr_1' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 112 'load' 's_load' <Predicate = (icmp_ln488)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln470 = store i32 %i_4, i32 %i" [fips.c:470->fips.c:759]   --->   Operation 113 'store' 'store_ln470' <Predicate = (icmp_ln488)> <Delay = 1.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln492 = trunc i64 %add_ln467" [fips.c:492->fips.c:759]   --->   Operation 114 'trunc' 'trunc_ln492' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %add_ln467, i32 3, i32 7" [fips.c:492->fips.c:759]   --->   Operation 115 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i5 %lshr_ln1" [fips.c:492->fips.c:759]   --->   Operation 116 'zext' 'zext_ln492_1' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln492_1" [fips.c:492->fips.c:759]   --->   Operation 117 'getelementptr' 's_addr_2' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (3.25ns)   --->   "%s_load_1 = load i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 118 'load' 's_load_1' <Predicate = (!icmp_ln488)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 13 <SV = 7> <Delay = 4.24>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln490, i3 0" [fips.c:490->fips.c:759]   --->   Operation 119 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i6 %shl_ln1" [fips.c:490->fips.c:759]   --->   Operation 120 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (3.14ns)   --->   "%shl_ln490 = shl i64 %conv_i_i, i64 %zext_ln490" [fips.c:490->fips.c:759]   --->   Operation 121 'shl' 'shl_ln490' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 122 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln490 = xor i64 %s_load, i64 %shl_ln490" [fips.c:490->fips.c:759]   --->   Operation 123 'xor' 'xor_ln490' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [fips.c:489->fips.c:759]   --->   Operation 124 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fips.c:488->fips.c:759]   --->   Operation 125 'specloopname' 'specloopname_ln488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln490 = store i64 %xor_ln490, i5 %s_addr_1" [fips.c:490->fips.c:759]   --->   Operation 126 'store' 'store_ln490' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln488 = br void %for.inc30.i" [fips.c:488->fips.c:759]   --->   Operation 127 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 4.24>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln492, i3 0" [fips.c:492->fips.c:759]   --->   Operation 128 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %shl_ln2" [fips.c:492->fips.c:759]   --->   Operation 129 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (2.94ns)   --->   "%shl_ln492 = shl i59 6, i59 %zext_ln492" [fips.c:492->fips.c:759]   --->   Operation 130 'shl' 'shl_ln492' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i59 %shl_ln492" [fips.c:492->fips.c:759]   --->   Operation 131 'zext' 'zext_ln492_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_1 = load i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 132 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 133 [1/1] (0.99ns)   --->   "%xor_ln492 = xor i64 %s_load_1, i64 %zext_ln492_2" [fips.c:492->fips.c:759]   --->   Operation 133 'xor' 'xor_ln492' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 3.25>
ST_16 : Operation 134 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln492 = store i64 %xor_ln492, i5 %s_addr_2" [fips.c:492->fips.c:759]   --->   Operation 134 'store' 'store_ln492' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 9> <Delay = 3.25>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i64 %s, i64 0, i64 16" [fips.c:493->fips.c:759]   --->   Operation 135 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [2/2] (3.25ns)   --->   "%s_load_2 = load i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 136 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 137 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_2 = load i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 137 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_2, i64 63" [fips.c:493->fips.c:759]   --->   Operation 138 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i64 %s_load_2" [fips.c:493->fips.c:759]   --->   Operation 139 'trunc' 'trunc_ln493' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 4.23>
ST_19 : Operation 140 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i1 %bit_sel, i1 1" [fips.c:493->fips.c:759]   --->   Operation 140 'xor' 'xor_ln493' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln493, i63 %trunc_ln493" [fips.c:493->fips.c:759]   --->   Operation 141 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln493 = store i64 %xor_ln, i5 %s_addr_3" [fips.c:493->fips.c:759]   --->   Operation 142 'store' 'store_ln493' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 20 <SV = 12> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:760]   --->   Operation 143 'call' 'call_ln760' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 13> <Delay = 0.00>
ST_21 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln760 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips.c:760]   --->   Operation 144 'call' 'call_ln760' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i64 %s, i8 %h"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 15> <Delay = 0.00>
ST_23 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, i64 %s, i8 %h"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln763 = ret" [fips.c:763]   --->   Operation 147 'ret' 'ret_ln763' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('inlen_read') on port 'inlen' [13]  (0.000 ns)
	'icmp' operation 1 bit ('empty', fips.c:479->fips.c:759) [19]  (2.552 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln479', fips.c:479->fips.c:759) [21]  (6.912 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln479', fips.c:479->fips.c:759) [21]  (6.912 ns)

 <State 4>: 5.131ns
The critical path consists of the following:
	'select' operation 25 bit ('select_ln479', fips.c:479->fips.c:759) [23]  (0.730 ns)
	'sub' operation 34 bit ('sub_ln467', fips.c:467->fips.c:759) [26]  (0.000 ns)
	'sub' operation 34 bit ('sub_ln467_1', fips.c:467->fips.c:759) [29]  (4.400 ns)

 <State 5>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('inlen', fips.c:467->fips.c:759) [31]  (3.520 ns)

 <State 6>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('j', fips.c:479->fips.c:759) on local variable 'j', fips.c:479->fips.c:759 [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln479', fips.c:479->fips.c:759) [36]  (2.552 ns)
	'store' operation 0 bit ('store_ln470', fips.c:470->fips.c:759) of constant 0 on local variable 'i', fips.c:470->fips.c:759 [86]  (1.588 ns)

 <State 7>: 6.249ns
The critical path consists of the following:
	'phi' operation 5 bit ('i', fips.c:480->fips.c:759) with incoming values : ('select_ln480', fips.c:480->fips.c:759) [44]  (0.000 ns)
	'add' operation 5 bit ('add_ln480_1', fips.c:480->fips.c:759) [59]  (1.780 ns)
	'select' operation 5 bit ('select_ln480', fips.c:480->fips.c:759) [60]  (1.215 ns)
	'getelementptr' operation 5 bit ('s_addr', fips.c:482->fips.c:759) [70]  (0.000 ns)
	'load' operation 64 bit ('s_load_3', fips.c:482->fips.c:759) on array 's', fips.c:757 [71]  (3.254 ns)

 <State 8>: 5.621ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln27', fips.c:27->fips.c:482->fips.c:759) [66]  (3.150 ns)
	'or' operation 64 bit ('r', fips.c:27->fips.c:482->fips.c:759) [67]  (1.481 ns)
	'xor' operation 64 bit ('xor_ln482', fips.c:482->fips.c:759) [72]  (0.990 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln482', fips.c:482->fips.c:759) of variable 'xor_ln482', fips.c:482->fips.c:759 on array 's', fips.c:757 [75]  (3.254 ns)

 <State 10>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('j', fips.c:479->fips.c:759) [81]  (2.552 ns)
	'store' operation 0 bit ('store_ln479', fips.c:479->fips.c:759) of variable 'j', fips.c:479->fips.c:759 on local variable 'j', fips.c:479->fips.c:759 [82]  (1.588 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 5.108ns
The critical path consists of the following:
	'load' operation 32 bit ('i', fips.c:490->fips.c:759) on local variable 'i', fips.c:470->fips.c:759 [89]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln488', fips.c:488->fips.c:759) [91]  (3.520 ns)
	'store' operation 0 bit ('store_ln470', fips.c:470->fips.c:759) of variable 'i', fips.c:488->fips.c:759 on local variable 'i', fips.c:470->fips.c:759 [107]  (1.588 ns)

 <State 13>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load', fips.c:490->fips.c:759) on array 's', fips.c:757 [104]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln490', fips.c:490->fips.c:759) [105]  (0.990 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln490', fips.c:490->fips.c:759) of variable 'xor_ln490', fips.c:490->fips.c:759 on array 's', fips.c:757 [106]  (3.254 ns)

 <State 15>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_1', fips.c:492->fips.c:759) on array 's', fips.c:757 [118]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln492', fips.c:492->fips.c:759) [119]  (0.990 ns)

 <State 16>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln492', fips.c:492->fips.c:759) of variable 'xor_ln492', fips.c:492->fips.c:759 on array 's', fips.c:757 [120]  (3.254 ns)

 <State 17>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('s_addr_3', fips.c:493->fips.c:759) [121]  (0.000 ns)
	'load' operation 64 bit ('s_load_2', fips.c:493->fips.c:759) on array 's', fips.c:757 [122]  (3.254 ns)

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_2', fips.c:493->fips.c:759) on array 's', fips.c:757 [122]  (3.254 ns)

 <State 19>: 4.232ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln493', fips.c:493->fips.c:759) [124]  (0.978 ns)
	'store' operation 0 bit ('store_ln493', fips.c:493->fips.c:759) of variable 'xor_ln', fips.c:493->fips.c:759 on array 's', fips.c:757 [127]  (3.254 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
