# MIPS-CPU

This project contains two processor designs implemented in Logisim: a single-cycle CPU and a pipelined CPU.
