// Seed: 1772022164
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7
);
  logic id_8;
  assign id_9 = id_6 && 1 & 1;
endmodule
