// Seed: 3081161012
module module_0 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3
);
  module_2(
      id_3
  );
endmodule
macromodule module_1 (
    input  tri   id_0,
    output logic id_1,
    output wand  id_2,
    output tri1  id_3,
    input  logic id_4
);
  module_0(
      id_0, id_3, id_2, id_0
  );
  initial id_1 <= id_4;
endmodule : id_6
module module_2 (
    input tri0 id_0
);
  assign id_2 = 1;
endmodule
module module_3 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4
);
  wire id_6;
  module_2(
      id_3
  );
endmodule
