5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (include5.vcd) 2 -o (include5.cdd) 2 -v (include5.v) 2 -I (include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 include5.v 10 28 1 
1 a 1 12 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 12 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 13 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 z 4 13 60008 1 0 0 0 1 17 1 1 0 0 0 0
3 10 adder1 "main.foo" 0 include/adder1.v 1 18 1 include5.v
2 1 15 24 24 f000f 1 1 1008 0 0 1 1 b
2 2 15 24 24 b000b 1 1 1004 0 0 1 1 a
2 3 15 24 24 b000f 1 2 1088 1 2 1 18 0 1 0 1 0 0
2 4 15 24 24 70007 0 1 1410 0 0 1 1 z
2 5 15 24 24 7000f 2 35 a 3 4
2 6 16 25 25 f000f 1 1 1008 0 0 1 1 b
2 7 16 25 25 b000b 1 1 1004 0 0 1 1 a
2 8 16 25 25 b000f 1 8 1084 6 7 1 18 0 1 1 0 0 0
2 9 16 25 25 70007 0 1 1410 0 0 1 1 c
2 10 16 25 25 7000f 2 35 6 8 9
1 a 5 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 6 9 7 1 0 0 0 1 17 1 1 0 0 0 0
1 c 7 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 8 11 20009 1 0 0 0 1 17 1 1 0 0 0 0
4 5 f 5 5 5
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 include5.v 17 26 1 
