Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/addsub/add_sub_testbench_isim_beh.exe -prj /home/sav/ASE/addsub/add_sub_testbench_beh.prj work.add_sub_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/addsub/half_adder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/addsub/full_adder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/addsub/ripple_carry_adder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/addsub/add_sub.vhd" into library work
Parsing VHDL file "/home/sav/ASE/addsub/add_sub_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95404 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture structural of entity full_adder [full_adder_default]
Compiling architecture structural of entity ripple_carry_adder [\ripple_carry_adder(2)\]
Compiling architecture structural of entity add_sub [\add_sub(2)\]
Compiling architecture behavioral of entity add_sub_testbench
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/sav/ASE/addsub/add_sub_testbench_isim_beh.exe
Fuse Memory Usage: 108548 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 1270 ms
