`default_nettype none
`timescale 1ns / 1ps

/* This testbench just instantiates the module and makes some convenient wires
   that can be driven / tested by the cocotb test.py.
*/
module tb ();
  // Wire up the inputs and outputs:
    reg clk;
    reg rst_n;
    reg ena;
    reg [7:0] ui_in;
    reg [7:0] uio_in;
    wire [7:0] uo_out;
    wire [7:0] uio_out;
    wire [7:0] uio_oe;
 `ifdef GL_TEST
    wire VPWR = 1'b1;
    wire VGND = 1'b0;
 `endif
  
   // Replace tt_um_example with your module name(DUT instantiation):
    tt_um_thanusit_cpmg_pulse_sequencer user_project (
        // Include power ports for the Gate Level test:
       `ifdef GL_TEST
          .VPWR(VPWR),
          .VGND(VGND),
       `endif
          .ui_in  (ui_in),    // Dedicated inputs
          .uo_out (uo_out),   // Dedicated outputs
          .uio_in (uio_in),   // IOs: Input path
          .uio_out(uio_out),  // IOs: Output path
          .uio_oe (uio_oe),   // IOs: Enable path (active high: 0=input, 1=output)
          .ena    (ena),      // enable - goes high when design is selected
          .clk    (clk),      // clock
          .rst_n  (rst_n)     // not reset
    );

  // Watch aliases
    wire rf_pulse_A = uo_out[0];
    wire rf_pulse_B = uo_out[1];
    wire rx_gate    = uo_out[2];
    wire status_busy = uo_out[3];

  // Clock generator (50MHz -> 20ns period)
    always #10 clk = ~clk;

  // SPI Configuration Master emulation task
    task spi_send_word(input [127:0] data_stream);
        integer i;
        begin
            ui_in[3] = 1'b0; // Pull SS_N Low
            #40;
            for (i = 127; i >= 0; i = i - 1) begin
                ui_in[2] = data_stream[i]; // Set MOSI bit
                #20;
                ui_in[1] = 1'b1;           // SCLK High
                #40;
                ui_in[1] = 1'b0;           // SCLK Low
                #20;
            end
            #40;
            ui_in[3] = 1'b1; // Pull SS_N High (Applies Config changes)
            #100;
        end
    endtask

    initial begin
        // Initialize Inputs
        clk    = 0;
        rst_n  = 0;
        ui_in  = 8'h08; // SS_N initialized high, all others low
        uio_in = 8'h00;

       // Reset Sequence
        #100;
        rst_n = 1;
        #100;

        // Configuration values setup: 
        // cfg_tA=5, tau=20, cfg_tB=10, cfg_echo_count=2
        $display("[TB] Sending configuration packet over SPI interface...");
       spi_send_word({32'd10, 32'd40, 32'd20, 32'd4});

        // Trigger pulse sequencing sequence execution
        $display("[TB] Pulsing START to activate sequence execution.");
        #40;
        ui_in[0] = 1'b1; // Start high
        #20;
        ui_in[0] = 1'b0; // Start low

        // Track outputs down active sequencing states
        @(posedge rf_pulse_A);
        $display("[TB] Detected 90-degree RF channel excitation start.");
        
        @(posedge rf_pulse_B);
        $display("[TB] Detected 180-degree refocusing RF pulse start.");
        
        @(posedge rx_gate);
        $display("[TB] Data Acquisition window active.");

        // Wait until completion
        @(negedge status_busy);
        $display("[TB] Sequencer finished sequence and returned to IDLE.");

        #200;
        $display("[TB] Simulation completed successfully.");
        $finish;
    end
  
   // Dump the signals to a FST file. You can view it with gtkwave or surfer.
    initial begin
      $dumpfile("tb.vcd");
      $dumpvars(0, tb);
      #1;
   end
   
endmodule
