// Automatically generated by genfuse.py

//--------------------------------------------------------------------------------
force dut.z80_top.fpga_reset=1;
$fdisplay(f,"Test configuration 00");

#1 force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
   ram.Mem[0] = 8'h00;
#1 force dut.z80_top.fpga_reset=0;
   force dut.reg_file.reg_gp_we=0;
   force dut.reg_file.reg_sys_we=0;
   $display("Releasing reset");
#3 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;

   #4

   $display("Reading result");
   force dut.z80_top.fpga_reset=1;
#1 force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h00) $fdisplay(f,"* Reg af=%h !=00",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h00) $fdisplay(f,"* Reg af=%h !=00",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h00) $fdisplay(f,"* Reg bc=%h !=00",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h00) $fdisplay(f,"* Reg bc=%h !=00",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'h00) $fdisplay(f,"* Reg de=%h !=00",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'h00) $fdisplay(f,"* Reg de=%h !=00",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'h00) $fdisplay(f,"* Reg hl=%h !=00",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'h00) $fdisplay(f,"* Reg hl=%h !=00",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h01) $fdisplay(f,"* Reg pc=%h !=01",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h01) $fdisplay(f,"* Reg ir=%h !=01",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
//--------------------------------------------------------------------------------
`define TOTAL_CLKS 74
$fdisplay(f,"=== Tests completed ===");
