# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s

---

name:            fcopysign_s32
legalized:       true
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
body: |
  bb.0:

    ; CHECK-LABEL: name: fcopysign_s32
    ; CHECK: [[COPY:%[0-9]+]]:dataregbank(s32) = COPY $d4
    ; CHECK: [[COPY1:%[0-9]+]]:dataregbank(s32) = COPY $d5
    ; CHECK: [[FCOPYSIGN:%[0-9]+]]:dataregbank(s32) = G_FCOPYSIGN [[COPY]], [[COPY1]](s32)
    %0(s32) = COPY $d4
    %1(s32) = COPY $d5
    %2(s32) = G_FCOPYSIGN %0, %1
...

---
name:            fcopysign_s64
legalized:       true
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
body: |
  bb.0:

    ; CHECK-LABEL: name: fcopysign_s64
    ; CHECK: [[COPY:%[0-9]+]]:dataregbank(s64) = COPY $e4
    ; CHECK: [[COPY1:%[0-9]+]]:dataregbank(s64) = COPY $e6
    ; CHECK: [[FCOPYSIGN:%[0-9]+]]:dataregbank(s64) = G_FCOPYSIGN [[COPY]], [[COPY1]](s64)
    %0:_(s64) = COPY $e4
    %1:_(s64) = COPY $e6
    %2:_(s64) = G_FCOPYSIGN %0, %1
...
