{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685561253958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685561253970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 12:27:33 2023 " "Processing started: Wed May 31 12:27:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685561253970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561253970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561253970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1685561254383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685561254383 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_start.sv(69) " "Verilog HDL information at pixel_start.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_start.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_start.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685561264469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_start " "Found entity 1: pixel_start" {  } { { "pixel_start.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file button_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/button_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264478 ""} { "Info" "ISGN_ENTITY_NAME" "2 button_fsm_testbench " "Found entity 2: button_fsm_testbench" {  } { { "button_fsm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/button_fsm.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_selected_coords.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_selected_coords.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_selected_coords " "Found entity 1: pixel_selected_coords" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_selected.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_selected.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_selected " "Found entity 1: pixel_selected" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_norm.sv(69) " "Verilog HDL information at pixel_norm.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "pixel_norm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685561264492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_norm " "Found entity 1: pixel_norm" {  } { { "pixel_norm.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjacent_lights_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adjacent_lights_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adjacent_lights_counter " "Found entity 1: adjacent_lights_counter" {  } { { "adjacent_lights_counter.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/adjacent_lights_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264502 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264502 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264507 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685561264516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561264516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "toggle DE1_SoC.sv(52) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(52): created implicit net for \"toggle\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setup DE1_SoC.sv(53) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(53): created implicit net for \"setup\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g05 DE1_SoC.sv(10) " "Verilog HDL or VHDL warning at DE1_SoC.sv(10): object \"led_g05\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g06 DE1_SoC.sv(10) " "Verilog HDL or VHDL warning at DE1_SoC.sv(10): object \"led_g06\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g15 DE1_SoC.sv(11) " "Verilog HDL or VHDL warning at DE1_SoC.sv(11): object \"led_g15\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g16 DE1_SoC.sv(11) " "Verilog HDL or VHDL warning at DE1_SoC.sv(11): object \"led_g16\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g25 DE1_SoC.sv(12) " "Verilog HDL or VHDL warning at DE1_SoC.sv(12): object \"led_g25\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g26 DE1_SoC.sv(12) " "Verilog HDL or VHDL warning at DE1_SoC.sv(12): object \"led_g26\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g35 DE1_SoC.sv(13) " "Verilog HDL or VHDL warning at DE1_SoC.sv(13): object \"led_g35\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264617 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g36 DE1_SoC.sv(13) " "Verilog HDL or VHDL warning at DE1_SoC.sv(13): object \"led_g36\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g45 DE1_SoC.sv(14) " "Verilog HDL or VHDL warning at DE1_SoC.sv(14): object \"led_g45\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g46 DE1_SoC.sv(14) " "Verilog HDL or VHDL warning at DE1_SoC.sv(14): object \"led_g46\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g50 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g50\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g51 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g51\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g52 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g52\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g53 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g53\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g54 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g54\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g55 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g55\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g56 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g56\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g57 DE1_SoC.sv(15) " "Verilog HDL or VHDL warning at DE1_SoC.sv(15): object \"led_g57\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g60 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g60\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g61 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g61\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g62 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g62\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g63 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g63\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g64 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g64\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g65 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g65\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g66 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g66\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g67 DE1_SoC.sv(16) " "Verilog HDL or VHDL warning at DE1_SoC.sv(16): object \"led_g67\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g75 DE1_SoC.sv(17) " "Verilog HDL or VHDL warning at DE1_SoC.sv(17): object \"led_g75\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_g76 DE1_SoC.sv(17) " "Verilog HDL or VHDL warning at DE1_SoC.sv(17): object \"led_g76\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685561264621 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 DE1_SoC.sv(54) " "Verilog HDL assignment warning at DE1_SoC.sv(54): truncated value with size 128 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264625 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[0\]\[15..4\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[0\]\[15..4\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561264669 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GrnPixels\[15..1\] 0 DE1_SoC.sv(48) " "Net \"GrnPixels\[15..1\]\" at DE1_SoC.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1685561264669 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1685561264669 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_selected pixel_selected:p_slct " "Elaborating entity \"pixel_selected\" for hierarchy \"pixel_selected:p_slct\"" {  } { { "DE1_SoC.sv" "p_slct" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pixel_selected.sv(21) " "Verilog HDL assignment warning at pixel_selected.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264802 "|DE1_SoC|pixel_selected:p_slct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pixel_selected.sv(36) " "Verilog HDL assignment warning at pixel_selected.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "pixel_selected.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264802 "|DE1_SoC|pixel_selected:p_slct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_selected_coords pixel_selected:p_slct\|pixel_selected_coords:psc " "Elaborating entity \"pixel_selected_coords\" for hierarchy \"pixel_selected:p_slct\|pixel_selected_coords:psc\"" {  } { { "pixel_selected.sv" "psc" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(16) " "Verilog HDL assignment warning at pixel_selected_coords.sv(16): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264804 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(19) " "Verilog HDL assignment warning at pixel_selected_coords.sv(19): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264804 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_selected_coords.sv(32) " "Verilog HDL assignment warning at pixel_selected_coords.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "pixel_selected_coords.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_selected_coords.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685561264804 "|DE1_SoC|pixel_selected:p_slct|pixel_selected_coords:psc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_norm pixel_norm:pn_00 " "Elaborating entity \"pixel_norm\" for hierarchy \"pixel_norm:pn_00\"" {  } { { "DE1_SoC.sv" "pn_00" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjacent_lights_counter pixel_norm:pn_00\|adjacent_lights_counter:alc " "Elaborating entity \"adjacent_lights_counter\" for hierarchy \"pixel_norm:pn_00\|adjacent_lights_counter:alc\"" {  } { { "pixel_norm.sv" "alc" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685561264812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "GrnPixels\[0\]\[3\] LEDDriver:Driver\|GrnPixels\[0\]\[3\] " "Net \"GrnPixels\[0\]\[3\]\", which fans out to \"LEDDriver:Driver\|GrnPixels\[0\]\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_03\|light_on " "Net is fed by \"pixel_norm:pn_03\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_13\|light_on " "Net is fed by \"pixel_norm:pn_13\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_23\|light_on " "Net is fed by \"pixel_norm:pn_23\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_33\|light_on " "Net is fed by \"pixel_norm:pn_33\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""}  } { { "DE1_SoC.sv" "GrnPixels\[0\]\[3\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 -1 0 } } { "LEDDriver.sv" "GrnPixels\[0\]\[3\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685561265183 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "GrnPixels\[0\]\[2\] LEDDriver:Driver\|GrnPixels\[0\]\[2\] " "Net \"GrnPixels\[0\]\[2\]\", which fans out to \"LEDDriver:Driver\|GrnPixels\[0\]\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_02\|light_on " "Net is fed by \"pixel_norm:pn_02\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_12\|light_on " "Net is fed by \"pixel_norm:pn_12\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_22\|light_on " "Net is fed by \"pixel_norm:pn_22\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_32\|light_on " "Net is fed by \"pixel_norm:pn_32\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265183 ""}  } { { "DE1_SoC.sv" "GrnPixels\[0\]\[2\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 -1 0 } } { "LEDDriver.sv" "GrnPixels\[0\]\[2\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685561265183 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "GrnPixels\[0\]\[1\] LEDDriver:Driver\|GrnPixels\[0\]\[1\] " "Net \"GrnPixels\[0\]\[1\]\", which fans out to \"LEDDriver:Driver\|GrnPixels\[0\]\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_01\|light_on " "Net is fed by \"pixel_norm:pn_01\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265184 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_11\|light_on " "Net is fed by \"pixel_norm:pn_11\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265184 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_21\|light_on " "Net is fed by \"pixel_norm:pn_21\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265184 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_31\|light_on " "Net is fed by \"pixel_norm:pn_31\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265184 ""}  } { { "DE1_SoC.sv" "GrnPixels\[0\]\[1\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 -1 0 } } { "LEDDriver.sv" "GrnPixels\[0\]\[1\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685561265184 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "GrnPixels\[0\]\[0\] LEDDriver:Driver\|GrnPixels\[0\]\[0\] " "Net \"GrnPixels\[0\]\[0\]\", which fans out to \"LEDDriver:Driver\|GrnPixels\[0\]\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_00\|light_on " "Net is fed by \"pixel_norm:pn_00\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265191 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_10\|light_on " "Net is fed by \"pixel_norm:pn_10\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265191 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_20\|light_on " "Net is fed by \"pixel_norm:pn_20\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265191 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pixel_norm:pn_30\|light_on " "Net is fed by \"pixel_norm:pn_30\|light_on\"" {  } { { "pixel_norm.sv" "light_on" { Text "C:/Users/Anna/Documents/ee-271/lab8/pixel_norm.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685561265191 ""}  } { { "DE1_SoC.sv" "GrnPixels\[0\]\[0\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/DE1_SoC.sv" 48 -1 0 } } { "LEDDriver.sv" "GrnPixels\[0\]\[0\]" { Text "C:/Users/Anna/Documents/ee-271/lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685561265191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685561265200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee-271/lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee-271/lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561265268 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685561265494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 31 12:27:45 2023 " "Processing ended: Wed May 31 12:27:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685561265494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685561265494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685561265494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685561265494 ""}
