INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lbo' on host 'lbo-portable' (Linux_x86_64 version 5.4.0-125-generic) on Thu Jan 26 14:50:30 CET 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/lbo/Projects/DVR-003-001/HLS-Zybo/Zero-lab/lab2'
Sourcing Tcl script '/home/lbo/Projects/DVR-003-001/HLS-Zybo/Zero-lab/lab2/dma/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project dma 
INFO: [HLS 200-10] Opening project '/home/lbo/Projects/DVR-003-001/HLS-Zybo/Zero-lab/lab2/dma'.
INFO: [HLS 200-1510] Running: set_top VDMAUnit_s2mm 
INFO: [HLS 200-1510] Running: add_files src/generics_n_options.h 
INFO: [HLS 200-10] Adding design file 'src/generics_n_options.h' to the project
INFO: [HLS 200-1510] Running: add_files src/dma_s2mm_utils.h 
INFO: [HLS 200-10] Adding design file 'src/dma_s2mm_utils.h' to the project
INFO: [HLS 200-1510] Running: add_files src/dma_s2mm.h 
INFO: [HLS 200-10] Adding design file 'src/dma_s2mm.h' to the project
INFO: [HLS 200-1510] Running: add_files src/dma_s2mm.cpp 
INFO: [HLS 200-10] Adding design file 'src/dma_s2mm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/Pattern_in.txt 
INFO: [HLS 200-10] Adding design file 'src/Pattern_in.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lbo/Projects/DVR-003-001/HLS-Zybo/Zero-lab/lab2/dma/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name VDMAUnit_s2mm VDMAUnit_s2mm 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Pattern_in.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.373 MB.
INFO: [HLS 200-10] Analyzing design file 'src/dma_s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.82 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.85 seconds; current allocated memory: 94.571 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'VDMA_s2mm(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<12>, ap_uint<12>, ap_uint<32> volatile*)' (src/dma_s2mm.cpp:23:15)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'VDMAUnit_s2mm(hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, ap_uint<12>, ap_uint<12>, ap_uint<32> volatile*)' (src/dma_s2mm.cpp:5:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'width_counter'(src/dma_s2mm.cpp:18:19) has been inferred on port 'MM_video_out' (src/dma_s2mm.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.42 seconds; current allocated memory: 96.534 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.536 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 103.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.804 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'width_counter' (src/dma_s2mm.cpp:18) in function 'VDMA_s2mm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'stakup_pixels' because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'stakup_pixels' because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'stakup_pixels' in function 'VDMA_s2mm' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 142.084 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'height_counter' (src/dma_s2mm.cpp:17:28) in function 'VDMA_s2mm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 148.601 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'VDMAUnit_s2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VDMA_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'width_counter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'width_counter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 148.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 149.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VDMAUnit_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 149.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 149.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VDMA_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'input_register_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VDMA_s2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 150.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VDMAUnit_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/MM_video_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/STR_video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/STR_video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/STR_video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/STR_video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/STR_video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/image_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/image_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VDMAUnit_s2mm/image_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'VDMAUnit_s2mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VDMAUnit_s2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 151.849 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.32 seconds; current allocated memory: 160.056 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for VDMAUnit_s2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for VDMAUnit_s2mm.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.02 seconds. CPU system time: 0.73 seconds. Elapsed time: 8.57 seconds; current allocated memory: 160.681 MB.
INFO: [HLS 200-112] Total CPU user time: 10.34 seconds. Total CPU system time: 1.43 seconds. Total elapsed time: 10.5 seconds; peak allocated memory: 160.056 MB.
