#ifndef _VE32_SIMD0_LUTMEM_H_
#define _VE32_SIMD0_LUTMEM_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define VEXABC0_LUTMEM_VE32_SIMD0_BASE   ( 0x02838000 )
#define VEXABC1_LUTMEM_VE32_SIMD0_BASE   ( 0x02878000 )
#define VEXABC2_LUTMEM_VE32_SIMD0_BASE   ( 0x028b8000 )
#define VEXABC3_LUTMEM_VE32_SIMD0_BASE   ( 0x028f8000 )
#define VEXABC4_LUTMEM_VE32_SIMD0_BASE   ( 0x02938000 )
#define VEXABC5_LUTMEM_VE32_SIMD0_BASE   ( 0x02978000 )
#define VEXABC6_LUTMEM_VE32_SIMD0_BASE   ( 0x029b8000 )
#define VEXABC7_LUTMEM_VE32_SIMD0_BASE   ( 0x029f8000 )
#define VEXABC8_LUTMEM_VE32_SIMD0_BASE   ( 0x02a38000 )
#define VEXABC9_LUTMEM_VE32_SIMD0_BASE   ( 0x02a78000 )
#define VEXABC10_LUTMEM_VE32_SIMD0_BASE  ( 0x02ab8000 )
#define VEXABC11_LUTMEM_VE32_SIMD0_BASE  ( 0x02af8000 )
#define VEXABC12_LUTMEM_VE32_SIMD0_BASE  ( 0x02b38000 )
#define VEXABC13_LUTMEM_VE32_SIMD0_BASE  ( 0x02b78000 )
#define VEXABC14_LUTMEM_VE32_SIMD0_BASE  ( 0x02bb8000 )
#define VEXABC15_LUTMEM_VE32_SIMD0_BASE  ( 0x02bf8000 )
#define VEXABC16_LUTMEM_VE32_SIMD0_BASE  ( 0x02c38000 )
#define VEXABC17_LUTMEM_VE32_SIMD0_BASE  ( 0x02c78000 )
#define VEXABC18_LUTMEM_VE32_SIMD0_BASE  ( 0x02cb8000 )
#define VEXABC19_LUTMEM_VE32_SIMD0_BASE  ( 0x02cf8000 )
#define VEXABC20_LUTMEM_VE32_SIMD0_BASE  ( 0x02d38000 )
#define VEXABC21_LUTMEM_VE32_SIMD0_BASE  ( 0x02d78000 )
#define VEXABC22_LUTMEM_VE32_SIMD0_BASE  ( 0x02db8000 )
#define VEXABC23_LUTMEM_VE32_SIMD0_BASE  ( 0x02df8000 )
#define VEXABC24_LUTMEM_VE32_SIMD0_BASE  ( 0x02e38000 )
#define VEXABC25_LUTMEM_VE32_SIMD0_BASE  ( 0x02e78000 )
#define VEXABC26_LUTMEM_VE32_SIMD0_BASE  ( 0x02eb8000 )
#define VEXABC27_LUTMEM_VE32_SIMD0_BASE  ( 0x02ef8000 )
#define VEXABC28_LUTMEM_VE32_SIMD0_BASE  ( 0x02f38000 )
#define VEXABC29_LUTMEM_VE32_SIMD0_BASE  ( 0x02f78000 )
#define VEXABC30_LUTMEM_VE32_SIMD0_BASE  ( 0x02fb8000 )
#define VEXABC31_LUTMEM_VE32_SIMD0_BASE  ( 0x02ff8000 )
#define VEXABC32_LUTMEM_VE32_SIMD0_BASE  ( 0x03038000 )
#define VEXABC33_LUTMEM_VE32_SIMD0_BASE  ( 0x03078000 )
#define VEXABC34_LUTMEM_VE32_SIMD0_BASE  ( 0x030b8000 )
#define VEXABC35_LUTMEM_VE32_SIMD0_BASE  ( 0x030f8000 )
#define VEXABC36_LUTMEM_VE32_SIMD0_BASE  ( 0x03138000 )
#define VEXABC37_LUTMEM_VE32_SIMD0_BASE  ( 0x03178000 )
#define VEXABC38_LUTMEM_VE32_SIMD0_BASE  ( 0x031b8000 )
#define VEXABC39_LUTMEM_VE32_SIMD0_BASE  ( 0x031f8000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_OFFSET ( 0x00000000U )
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_OFFSET ( 0x00000ffcU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_ADR(_BASE) (( ( _BASE ) + ( VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_OFFSET ) ))
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_ADR(_BASE) (( ( _BASE ) + ( VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief VE32_SIMD0_LUTMEM_MAP_MEM_VE32_SIMD0_LUTMEM_MAP_VE32_SIMD0_LUTMEM_FIRST register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: ve32_simd0_lutmem_map_MEM/ve32_simd0_lutmem_map/ve32_simd0_lutmem_first
  * simd0_lutmem_word register.
  */

typedef union {
  struct {
    uint32_t LUTMEM_WORD : 32;
    ///< Lookup table memory word.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} ve32_simd0_lutmem_mem_ve32_simd0_lutmem_first_reg_t;

#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_DEFAULT (0x00000000U)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_RD_MASK (0xffffffffU)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_WR_MASK (0xffffffffU)


///< Lookup table memory word.
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_LUTMEM_WORD_BF_OFF ( 0)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_LUTMEM_WORD_BF_WID (32)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_LUTMEM_WORD_BF_MSK (0xFFFFFFFF)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_LUTMEM_WORD_BF_DEF (0x00000000)


/** @brief VE32_SIMD0_LUTMEM_MAP_MEM_VE32_SIMD0_LUTMEM_MAP_VE32_SIMD0_LUTMEM_LAST register description at address offset 0xffc
  *
  * Register default value:        0x00000000
  * Register full path in IP: ve32_simd0_lutmem_map_MEM/ve32_simd0_lutmem_map/ve32_simd0_lutmem_last
  * simd0_lutmem_word register.
  */

typedef union {
  struct {
    uint32_t LUTMEM_WORD : 32;
    ///< Lookup table memory word.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} ve32_simd0_lutmem_mem_ve32_simd0_lutmem_last_reg_t;

#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_DEFAULT (0x00000000U)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_RD_MASK (0xffffffffU)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_WR_MASK (0xffffffffU)


///< Lookup table memory word.
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_LUTMEM_WORD_BF_OFF ( 0)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_LUTMEM_WORD_BF_WID (32)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_LUTMEM_WORD_BF_MSK (0xFFFFFFFF)
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_LUTMEM_WORD_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_REG(_BASE) ((ve32_simd0_lutmem_mem_ve32_simd0_lutmem_first_reg_t*) VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_FIRST_ADR(_BASE))
#define VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_REG(_BASE) ((ve32_simd0_lutmem_mem_ve32_simd0_lutmem_last_reg_t*) VE32_SIMD0_LUTMEM_MEM_VE32_SIMD0_LUTMEM_LAST_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    ve32_simd0_lutmem_mem_ve32_simd0_lutmem_first_reg_t VE32_SIMD0_LUTMEM_FIRST; /*< Address offset = 0x0 */
    const uint8_t        reservedArea0 [4088]; /*< Address offset = 0x4 */
    ve32_simd0_lutmem_mem_ve32_simd0_lutmem_last_reg_t VE32_SIMD0_LUTMEM_LAST; /*< Address offset = 0xffc */
} ve32_simd0_lutmem_t;     // size: 0x0008

// AddressSpace struct pointer
//
#define VEXABC0_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC0_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC1_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC1_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC2_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC2_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC3_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC3_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC4_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC4_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC5_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC5_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC6_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC6_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC7_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC7_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC8_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC8_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC9_LUTMEM_VE32_SIMD0   ((ve32_simd0_lutmem_t*) VEXABC9_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC10_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC10_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC11_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC11_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC12_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC12_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC13_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC13_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC14_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC14_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC15_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC15_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC16_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC16_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC17_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC17_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC18_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC18_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC19_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC19_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC20_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC20_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC21_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC21_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC22_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC22_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC23_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC23_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC24_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC24_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC25_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC25_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC26_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC26_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC27_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC27_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC28_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC28_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC29_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC29_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC30_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC30_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC31_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC31_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC32_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC32_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC33_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC33_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC34_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC34_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC35_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC35_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC36_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC36_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC37_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC37_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC38_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC38_LUTMEM_VE32_SIMD0_BASE)
#define VEXABC39_LUTMEM_VE32_SIMD0  ((ve32_simd0_lutmem_t*) VEXABC39_LUTMEM_VE32_SIMD0_BASE)

// ******************************************* /Address Space

#endif      // _VE32_SIMD0_LUTMEM_H_

