{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:08:32 2015 " "Info: Processing started: Tue Dec 08 18:08:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register Register:PC_reg\|Output\[0\] Register:PC_reg\|Output\[4\] 380.08 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 380.08 MHz between source register \"Register:PC_reg\|Output\[0\]\" and destination register \"Register:PC_reg\|Output\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.693 ns + Longest register register " "Info: + Longest register to register delay is 1.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:PC_reg\|Output\[0\] 1 REG LCFF_X2_Y18_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.517 ns) 0.899 ns Register:PC_reg\|Output\[0\]~6 2 COMB LCCOMB_X2_Y18_N20 2 " "Info: 2: + IC(0.382 ns) + CELL(0.517 ns) = 0.899 ns; Loc. = LCCOMB_X2_Y18_N20; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[0\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.979 ns Register:PC_reg\|Output\[1\]~8 3 COMB LCCOMB_X2_Y18_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.979 ns; Loc. = LCCOMB_X2_Y18_N22; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.059 ns Register:PC_reg\|Output\[2\]~10 4 COMB LCCOMB_X2_Y18_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.059 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.139 ns Register:PC_reg\|Output\[3\]~12 5 COMB LCCOMB_X2_Y18_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.139 ns; Loc. = LCCOMB_X2_Y18_N26; Fanout = 1; COMB Node = 'Register:PC_reg\|Output\[3\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.597 ns Register:PC_reg\|Output\[4\]~13 6 COMB LCCOMB_X2_Y18_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.597 ns; Loc. = LCCOMB_X2_Y18_N28; Fanout = 1; COMB Node = 'Register:PC_reg\|Output\[4\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.693 ns Register:PC_reg\|Output\[4\] 7 REG LCFF_X2_Y18_N29 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 1.693 ns; Loc. = LCFF_X2_Y18_N29; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 77.44 % ) " "Info: Total cell delay = 1.311 ns ( 77.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.382 ns ( 22.56 % ) " "Info: Total interconnect delay = 0.382 ns ( 22.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.693 ns" { Register:PC_reg|Output[0] {} Register:PC_reg|Output[0]~6 {} Register:PC_reg|Output[1]~8 {} Register:PC_reg|Output[2]~10 {} Register:PC_reg|Output[3]~12 {} Register:PC_reg|Output[4]~13 {} Register:PC_reg|Output[4] {} } { 0.000ns 0.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns Register:PC_reg\|Output\[4\] 3 REG LCFF_X2_Y18_N29 3 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N29; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.850 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X2_Y18_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.693 ns" { Register:PC_reg|Output[0] {} Register:PC_reg|Output[0]~6 {} Register:PC_reg|Output[1]~8 {} Register:PC_reg|Output[2]~10 {} Register:PC_reg|Output[3]~12 {} Register:PC_reg|Output[4]~13 {} Register:PC_reg|Output[4] {} } { 0.000ns 0.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Register:PC_reg|Output[4] {} } {  } {  } "" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:PC_reg\|Output\[0\] JMPmux Clock 5.463 ns register " "Info: tsu for register \"Register:PC_reg\|Output\[0\]\" (data pin = \"JMPmux\", clock pin = \"Clock\") is 5.463 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.351 ns + Longest pin register " "Info: + Longest pin to register delay is 8.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns JMPmux 1 PIN PIN_M19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M19; Fanout = 5; PIN Node = 'JMPmux'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMPmux } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.777 ns) + CELL(0.740 ns) 8.351 ns Register:PC_reg\|Output\[0\] 2 REG LCFF_X2_Y18_N21 4 " "Info: 2: + IC(6.777 ns) + CELL(0.740 ns) = 8.351 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.517 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 18.85 % ) " "Info: Total cell delay = 1.574 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.777 ns ( 81.15 % ) " "Info: Total interconnect delay = 6.777 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.351 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.351 ns" { JMPmux {} JMPmux~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 6.777ns } { 0.000ns 0.834ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X2_Y18_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.351 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.351 ns" { JMPmux {} JMPmux~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 6.777ns } { 0.000ns 0.834ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputMux2\[0\] Register:PC_reg\|Output\[0\] 11.472 ns register " "Info: tco from clock \"Clock\" to destination pin \"outputMux2\[0\]\" through register \"Register:PC_reg\|Output\[0\]\" is 11.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X2_Y18_N21 4 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.345 ns + Longest register pin " "Info: + Longest register to pin delay is 8.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:PC_reg\|Output\[0\] 1 REG LCFF_X2_Y18_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N21; Fanout = 4; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.521 ns) 1.362 ns Multiplexer:mux2\|oDat\[0\]~0 2 COMB LCCOMB_X1_Y18_N30 1 " "Info: 2: + IC(0.841 ns) + CELL(0.521 ns) = 1.362 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'Multiplexer:mux2\|oDat\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { Register:PC_reg|Output[0] Multiplexer:mux2|oDat[0]~0 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(2.820 ns) 8.345 ns outputMux2\[0\] 3 PIN PIN_J17 0 " "Info: 3: + IC(4.163 ns) + CELL(2.820 ns) = 8.345 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'outputMux2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { Multiplexer:mux2|oDat[0]~0 outputMux2[0] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 40.04 % ) " "Info: Total cell delay = 3.341 ns ( 40.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.004 ns ( 59.96 % ) " "Info: Total interconnect delay = 5.004 ns ( 59.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.345 ns" { Register:PC_reg|Output[0] Multiplexer:mux2|oDat[0]~0 outputMux2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.345 ns" { Register:PC_reg|Output[0] {} Multiplexer:mux2|oDat[0]~0 {} outputMux2[0] {} } { 0.000ns 0.841ns 4.163ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.345 ns" { Register:PC_reg|Output[0] Multiplexer:mux2|oDat[0]~0 outputMux2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.345 ns" { Register:PC_reg|Output[0] {} Multiplexer:mux2|oDat[0]~0 {} outputMux2[0] {} } { 0.000ns 0.841ns 4.163ns } { 0.000ns 0.521ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst outputMux2\[0\] 14.677 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"outputMux2\[0\]\" is 14.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Meminst 1 PIN PIN_AB7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB7; Fanout = 5; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.643 ns) + CELL(0.178 ns) 7.694 ns Multiplexer:mux2\|oDat\[0\]~0 2 COMB LCCOMB_X1_Y18_N30 1 " "Info: 2: + IC(6.643 ns) + CELL(0.178 ns) = 7.694 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'Multiplexer:mux2\|oDat\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.821 ns" { Meminst Multiplexer:mux2|oDat[0]~0 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(2.820 ns) 14.677 ns outputMux2\[0\] 3 PIN PIN_J17 0 " "Info: 3: + IC(4.163 ns) + CELL(2.820 ns) = 14.677 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'outputMux2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { Multiplexer:mux2|oDat[0]~0 outputMux2[0] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.871 ns ( 26.37 % ) " "Info: Total cell delay = 3.871 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.806 ns ( 73.63 % ) " "Info: Total interconnect delay = 10.806 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.677 ns" { Meminst Multiplexer:mux2|oDat[0]~0 outputMux2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.677 ns" { Meminst {} Meminst~combout {} Multiplexer:mux2|oDat[0]~0 {} outputMux2[0] {} } { 0.000ns 0.000ns 6.643ns 4.163ns } { 0.000ns 0.873ns 0.178ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register:IR_reg\|Output\[3\] inputIR\[3\] Clock -2.999 ns register " "Info: th for register \"Register:IR_reg\|Output\[3\]\" (data pin = \"inputIR\[3\]\", clock pin = \"Clock\") is -2.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns Register:IR_reg\|Output\[3\] 3 REG LCFF_X1_Y18_N21 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Register:IR_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { Clock~clkctrl Register:IR_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Register:IR_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.134 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inputIR\[3\] 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'inputIR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputIR[3] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.857 ns) + CELL(0.413 ns) 6.134 ns Register:IR_reg\|Output\[3\] 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(4.857 ns) + CELL(0.413 ns) = 6.134 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Register:IR_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { inputIR[3] Register:IR_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 20.82 % ) " "Info: Total cell delay = 1.277 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.857 ns ( 79.18 % ) " "Info: Total interconnect delay = 4.857 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { inputIR[3] Register:IR_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { inputIR[3] {} inputIR[3]~combout {} Register:IR_reg|Output[3] {} } { 0.000ns 0.000ns 4.857ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { Clock Clock~clkctrl Register:IR_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:IR_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.134 ns" { inputIR[3] Register:IR_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.134 ns" { inputIR[3] {} inputIR[3]~combout {} Register:IR_reg|Output[3] {} } { 0.000ns 0.000ns 4.857ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:08:33 2015 " "Info: Processing ended: Tue Dec 08 18:08:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
