Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun May 19 22:38:27 2019
| Host             : ace-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file TopBlockDesign_wrapper_power_routed.rpt -pb TopBlockDesign_wrapper_power_summary_routed.pb -rpx TopBlockDesign_wrapper_power_routed.rpx
| Design           : TopBlockDesign_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.558        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.415        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.0         |
| Junction Temperature (C) | 43.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        7 |       --- |             --- |
| Slice Logic             |    <0.001 |     5645 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1958 |     53200 |            3.68 |
|   CARRY4                |    <0.001 |       64 |     13300 |            0.48 |
|   Register              |    <0.001 |     2819 |    106400 |            2.65 |
|   F7/F8 Muxes           |    <0.001 |      185 |     53200 |            0.35 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |      220 |       --- |             --- |
| Signals                 |     0.002 |     4388 |       --- |             --- |
| Block RAM               |     0.011 |       32 |       140 |           22.86 |
| MMCM                    |     0.112 |        1 |         4 |           25.00 |
| DSPs                    |     0.000 |        1 |       220 |            0.45 |
| I/O                     |     0.003 |       27 |       200 |           13.50 |
| PS7                     |     1.281 |        1 |       --- |             --- |
| Static Power            |     0.143 |          |           |                 |
| Total                   |     1.558 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.018 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.062 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.695 |       0.667 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                      | Constraint (ns) |
+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                          | TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                           |            20.0 |
| clk_fpga_1                          | TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK1                                        |            10.0 |
| clk_fpga_1                          | TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                           |            10.0 |
| clk_out1_TopBlockDesign_clk_wiz_0_0 | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0 |            50.0 |
| clkfbout_TopBlockDesign_clk_wiz_0_0 | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_TopBlockDesign_clk_wiz_0_0 |            10.0 |
+-------------------------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| TopBlockDesign_wrapper   |     1.415 |
|   TopBlockDesign_i       |     1.412 |
|     DDS_0                |     0.012 |
|       inst               |     0.012 |
|     axi_interconnect_0   |     0.002 |
|       s00_couplers       |     0.002 |
|     clk_wiz_0            |     0.115 |
|       inst               |     0.115 |
|     processing_system7_0 |     1.282 |
|       inst               |     1.282 |
+--------------------------+-----------+


