{"vcs1":{"timestamp_begin":1681299675.934582706, "rt":0.67, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681299676.640882805, "rt":1.13, "ut":0.19, "st":0.17}}
{"link":{"timestamp_begin":1681299677.798514272, "rt":0.96, "ut":0.07, "st":0.73}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681299675.643778087}
{"VCS_COMP_START_TIME": 1681299675.643778087}
{"VCS_COMP_END_TIME": 1681299679.777173092}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
