# Reed-Solomon-
This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.
Reference :- https://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/19900019023.pdf
