`timescale 1ns/1ns


module testbench();


reg clk, rst_n;



wire out;



Flash_bounder uut(clk,rst_n,out);


initial
begin

	clk = 0;
	
	rst_n = 1;
	
	
	#2;
	
	rst_n = 0;
	
	
	#5;
	
	rst_n = 1;
	
	
	
end




always #5 clk = ~clk;




