<?xml version="1.0" encoding="UTF-8" standalone="no"?><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" contentStyleType="text/css" height="434px" preserveAspectRatio="none" style="width:1497px;height:434px;background:#FFFFFF;" version="1.1" viewBox="0 0 1497 434" width="1497px" zoomAndPan="magnify"><defs/><g><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="59" x="10" y="198.0391"/><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="39" x="20" y="221.0342">MMU</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="191" x="122" y="23.9951">Memory-Management Unit</text><path d="M69,216.1875 L79,216.1875 C94,216.1875 94,19.1484 109,19.1484 L119,19.1484 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="116" x="119" y="94.5938"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="96" x="129" y="117.5889">a HARDWARE</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="306" x="285" y="38.2969"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="286" x="295" y="61.292">Sits between the CPU core and memory</text><path d="M235,112.7422 L245,112.7422 C260,112.7422 260,56.4453 275,56.4453 L285,56.4453 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="322" x="285" y="94.5938"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="302" x="295" y="117.5889">Most often part of the physical CPU itself.</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="273" x="660" y="117.5889">On ARM, it's part of the licensed core.</text><path d="M607,112.7422 L617,112.7422 C632,112.7422 632,112.7422 647,112.7422 L657,112.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M235,112.7422 L245,112.7422 C260,112.7422 260,112.7422 275,112.7422 L285,112.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="265" x="285" y="150.8906"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="245" x="295" y="173.8857">Separate from the RAM controller</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="263" x="603" y="173.8857">DDR controller is a separate IP block</text><path d="M550,169.0391 L560,169.0391 C575,169.0391 575,169.0391 590,169.0391 L600,169.0391 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M235,112.7422 L245,112.7422 C260,112.7422 260,169.0391 275,169.0391 L285,169.0391 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M69,216.1875 L79,216.1875 C94,216.1875 94,112.7422 109,112.7422 L119,112.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="519" x="119" y="291.6328"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="499" x="129" y="314.6279">Transparently handles all memory access from Load/Store instuctions</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="477" x="688" y="207.1875"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="353" x="698" y="230.1826">Maps memory accesses using virtual addresses to</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="100" x="1055" y="230.1826">system RAM</text><path d="M638,309.7813 L648,309.7813 C663,309.7813 663,225.3359 678,225.3359 L688,225.3359 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="606" x="688" y="263.4844"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="419" x="698" y="286.4795">Maps accesses using virtual addresses to memory-mapped</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="163" x="1121" y="286.4795">peripheral hardware</text><path d="M638,309.7813 L648,309.7813 C663,309.7813 663,281.6328 678,281.6328 L688,281.6328 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="166" x="688" y="319.7813"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="146" x="698" y="342.7764">Handles permissions</text><path d="M638,309.7813 L648,309.7813 C663,309.7813 663,337.9297 678,337.9297 L688,337.9297 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="797" x="688" y="376.0781"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="182" x="698" y="399.0732">Generates an exception (</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="84" x="880" y="399.0732">page fault</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="48" x="964" y="399.0732">) on an</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="114" x="1016" y="399.0732">invalid access</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="341" x="1134" y="399.0732">(Unmapped address or insufficient permissions)</text><path d="M638,309.7813 L648,309.7813 C663,309.7813 663,394.2266 678,394.2266 L688,394.2266 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M69,216.1875 L79,216.1875 C94,216.1875 94,309.7813 109,309.7813 L119,309.7813 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="368" x="119" y="347.9297"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="296" x="129" y="370.9248">operates on basic units of memory called</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="48" x="429" y="370.9248">pages</text><path d="M69,216.1875 L79,216.1875 C94,216.1875 94,366.0781 109,366.0781 L119,366.0781 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><!--MD5=[74e946def51db6e5617edbabbb1a42ab]
@startmindmap
+ <b>MMU</b>
++_ Memory-Management Unit
++ a HARDWARE
+++ Sits between the CPU core and memory
+++ Most often part of the physical CPU itself.
++++_ On ARM, it's part of the licensed core.
+++ Separate from the RAM controller
++++_ DDR controller is a separate IP block
++ Transparently handles all memory access from Load/Store instuctions
+++ Maps memory accesses using virtual addresses to <b>system RAM</b>
+++ Maps accesses using virtual addresses to memory-mapped <b>peripheral hardware</b>
+++ Handles permissions
+++ Generates an exception (<b>page fault</b>) on an **invalid access** (Unmapped address or insufficient permissions)
++ operates on basic units of memory called **pages**
@endmindmap

PlantUML version 1.2022.4beta2(Unknown compile time)
(GPL source distribution)
Java Runtime: Java(TM) SE Runtime Environment
JVM: Java HotSpot(TM) 64-Bit Server VM
Default Encoding: UTF-8
Language: en
Country: US
--></g></svg>