<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="eyetoy_ise.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="user_logic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="user_logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="user_logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="user_logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="user_logic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="user_logic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="user_logic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="user_logic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="user_logic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="user_logic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="user_logic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="user_logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="user_logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="user_logic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="user_logic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="user_logic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="user_logic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="user_logic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="user_logic_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="user_logic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="user_logic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="user_logic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="user_logic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="user_logic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="user_logic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="user_logic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="user_logic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_controller_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_ip.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_ip.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_ip.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_ip.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_ip.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_ip_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_ip_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_ip_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443430664" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1443430664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430747" xil_pn:in_ck="-2949041400915494167" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1443430747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="user_logic.vhd"/>
      <outfile xil_pn:name="vga_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443430814" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2590824419417683379" xil_pn:start_ts="1443430814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430814" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8079142210392764367" xil_pn:start_ts="1443430814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430664" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6743998277413040273" xil_pn:start_ts="1443430664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430814" xil_pn:in_ck="-2949041400915494167" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1443430814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="user_logic.vhd"/>
      <outfile xil_pn:name="vga_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443430817" xil_pn:in_ck="-2949041400915494167" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1328207273221562010" xil_pn:start_ts="1443430814">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443174730" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1443174730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-613967110099498784" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6743998277413040273" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2309875002534151778" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430753" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1752635008103626233" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430761" xil_pn:in_ck="-4015236469118086724" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8720728086147865784" xil_pn:start_ts="1443430753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="user_logic.lso"/>
      <outfile xil_pn:name="user_logic.ngc"/>
      <outfile xil_pn:name="user_logic.ngr"/>
      <outfile xil_pn:name="user_logic.prj"/>
      <outfile xil_pn:name="user_logic.stx"/>
      <outfile xil_pn:name="user_logic.syr"/>
      <outfile xil_pn:name="user_logic.xst"/>
      <outfile xil_pn:name="user_logic_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1443430762" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2626219543280735145" xil_pn:start_ts="1443430762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443430768" xil_pn:in_ck="-4015236469118095470" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8148058955751205274" xil_pn:start_ts="1443430762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="user_logic.bld"/>
      <outfile xil_pn:name="user_logic.ngd"/>
      <outfile xil_pn:name="user_logic_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1443430793" xil_pn:in_ck="-4015236469118095469" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1443430768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="user_logic.pcf"/>
      <outfile xil_pn:name="user_logic_map.map"/>
      <outfile xil_pn:name="user_logic_map.mrp"/>
      <outfile xil_pn:name="user_logic_map.ncd"/>
      <outfile xil_pn:name="user_logic_map.ngm"/>
      <outfile xil_pn:name="user_logic_map.xrpt"/>
      <outfile xil_pn:name="user_logic_summary.xml"/>
      <outfile xil_pn:name="user_logic_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1443430805" xil_pn:in_ck="-2967223898996862932" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1443430793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="user_logic.ncd"/>
      <outfile xil_pn:name="user_logic.pad"/>
      <outfile xil_pn:name="user_logic.par"/>
      <outfile xil_pn:name="user_logic.ptwx"/>
      <outfile xil_pn:name="user_logic.unroutes"/>
      <outfile xil_pn:name="user_logic.xpi"/>
      <outfile xil_pn:name="user_logic_pad.csv"/>
      <outfile xil_pn:name="user_logic_pad.txt"/>
      <outfile xil_pn:name="user_logic_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1443430805" xil_pn:in_ck="-4015236469118095601" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1443430800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="user_logic.twr"/>
      <outfile xil_pn:name="user_logic.twx"/>
    </transform>
  </transforms>

</generated_project>
