<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for RCC_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="struct_r_c_c___type_def__coll__graph.png" border="0" usemap="#a_r_c_c___type_def_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_r_c_c___type_def_coll__map" id="a_r_c_c___type_def_coll__map">
<area shape="rect" title="Reset and Clock Control." alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memitem:ae6ff257862eba6b4b367feea786bf1fd" id="r_ae6ff257862eba6b4b367feea786bf1fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a></td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1" id="r_a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="memitem:a907d8154c80b7e385478943f90b17a3b" id="r_a907d8154c80b7e385478943f90b17a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a907d8154c80b7e385478943f90b17a3b">CIR</a></td></tr>
<tr class="memitem:a46c20c598e9e12f919f0ea47ebcbc90f" id="r_a46c20c598e9e12f919f0ea47ebcbc90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a></td></tr>
<tr class="memitem:a78a5aa9dd5694c48a7d8e66888a46450" id="r_a78a5aa9dd5694c48a7d8e66888a46450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a></td></tr>
<tr class="memitem:a28560c5bfeb45326ea7f2019dba57bea" id="r_a28560c5bfeb45326ea7f2019dba57bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a></td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b" id="r_af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="memitem:a7da5d372374bc59e9b9af750b01d6a78" id="r_a7da5d372374bc59e9b9af750b01d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a></td></tr>
<tr class="memitem:ab2c5389c9ff4ac188cd498b8f7170968" id="r_ab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="memitem:a3c50f8698052818ea3024b4b52d65886" id="r_a3c50f8698052818ea3024b4b52d65886"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c50f8698052818ea3024b4b52d65886">RESERVED1</a> [2]</td></tr>
<tr class="memitem:a1e9c75b06c99d0611535f38c7b4aa845" id="r_a1e9c75b06c99d0611535f38c7b4aa845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a></td></tr>
<tr class="memitem:a5e92ed32c33c92e7ebf6919400ad535b" id="r_a5e92ed32c33c92e7ebf6919400ad535b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a></td></tr>
<tr class="memitem:acdaa650fcd63730825479f6e8f70d4c0" id="r_acdaa650fcd63730825479f6e8f70d4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a></td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496" id="r_a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="memitem:ac88901e2eb35079b7b58a185e6bf554c" id="r_ac88901e2eb35079b7b58a185e6bf554c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a></td></tr>
<tr class="memitem:acc7bb47dddd2d94de124f74886d919be" id="r_acc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="memitem:a955c57c5240e03f2f51ab7d6d033f59d" id="r_a955c57c5240e03f2f51ab7d6d033f59d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a955c57c5240e03f2f51ab7d6d033f59d">RESERVED3</a> [2]</td></tr>
<tr class="memitem:aae70b1922167eb58d564cb82d39fd10b" id="r_aae70b1922167eb58d564cb82d39fd10b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a></td></tr>
<tr class="memitem:a2b30982547fae7d545d260312771b5c9" id="r_a2b30982547fae7d545d260312771b5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b30982547fae7d545d260312771b5c9">AHB2LPENR</a></td></tr>
<tr class="memitem:a2ff82b9bf0231645108965aa0febd766" id="r_a2ff82b9bf0231645108965aa0febd766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ff82b9bf0231645108965aa0febd766">AHB3LPENR</a></td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16" id="r_ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="memitem:ad85a9951a7be79fe08ffc90f796f071b" id="r_ad85a9951a7be79fe08ffc90f796f071b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a></td></tr>
<tr class="memitem:aba51c57f9506e14a6f5983526c78943b" id="r_aba51c57f9506e14a6f5983526c78943b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a></td></tr>
<tr class="memitem:a99d0f80afb3d4e8ea9c465096498c327" id="r_a99d0f80afb3d4e8ea9c465096498c327"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99d0f80afb3d4e8ea9c465096498c327">RESERVED5</a> [2]</td></tr>
<tr class="memitem:a0b9a3ced775287c8585a6a61af4b40e9" id="r_a0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="memitem:a876dd0a8546697065f406b7543e27af2" id="r_a876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="memitem:ac2f0dff647e768676abe64fb2bde63be" id="r_ac2f0dff647e768676abe64fb2bde63be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2f0dff647e768676abe64fb2bde63be">RESERVED6</a> [2]</td></tr>
<tr class="memitem:aaef3da59eaf7c6dfdf9a12fd60ce58a8" id="r_aaef3da59eaf7c6dfdf9a12fd60ce58a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</a></td></tr>
<tr class="memitem:a2d08d5f995ed77228eb56741184a1bb6" id="r_a2d08d5f995ed77228eb56741184a1bb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</a></td></tr>
<tr class="memitem:a22e688e8c1d1582b61fdefa09de3f3c4" id="r_a22e688e8c1d1582b61fdefa09de3f3c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22e688e8c1d1582b61fdefa09de3f3c4">RESERVED7</a> [1]</td></tr>
<tr class="memitem:a0a5d6d20b17d55b2e892a924b6e70296" id="r_a0a5d6d20b17d55b2e892a924b6e70296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a5d6d20b17d55b2e892a924b6e70296">DCKCFGR</a></td></tr>
<tr class="memitem:a968181c52f663e22dd22d2622deb2455" id="r_a968181c52f663e22dd22d2622deb2455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a968181c52f663e22dd22d2622deb2455">CKGATENR</a></td></tr>
<tr class="memitem:af5c08405ec6124981a61e07985ef3bc9" id="r_af5c08405ec6124981a61e07985ef3bc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5c08405ec6124981a61e07985ef3bc9">DCKCFGR2</a></td></tr>
<tr class="memitem:ac93962b2d41007abdda922a3f23d7ede" id="r_ac93962b2d41007abdda922a3f23d7ede"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac93962b2d41007abdda922a3f23d7ede">PLLSAICFGR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00335">335</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a1e9c75b06c99d0611535f38c7b4aa845" name="a1e9c75b06c99d0611535f38c7b4aa845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9c75b06c99d0611535f38c7b4aa845">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00348">348</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aae70b1922167eb58d564cb82d39fd10b" name="aae70b1922167eb58d564cb82d39fd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae70b1922167eb58d564cb82d39fd10b">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00355">355</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a46c20c598e9e12f919f0ea47ebcbc90f" name="a46c20c598e9e12f919f0ea47ebcbc90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c20c598e9e12f919f0ea47ebcbc90f">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00341">341</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a5e92ed32c33c92e7ebf6919400ad535b" name="a5e92ed32c33c92e7ebf6919400ad535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e92ed32c33c92e7ebf6919400ad535b">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00349">349</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2b30982547fae7d545d260312771b5c9" name="a2b30982547fae7d545d260312771b5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b30982547fae7d545d260312771b5c9">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00356">356</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a78a5aa9dd5694c48a7d8e66888a46450" name="a78a5aa9dd5694c48a7d8e66888a46450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a5aa9dd5694c48a7d8e66888a46450">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00342">342</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="acdaa650fcd63730825479f6e8f70d4c0" name="acdaa650fcd63730825479f6e8f70d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa650fcd63730825479f6e8f70d4c0">&#9670;&#160;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00350">350</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2ff82b9bf0231645108965aa0febd766" name="a2ff82b9bf0231645108965aa0febd766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff82b9bf0231645108965aa0febd766">&#9670;&#160;</a></span>AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00357">357</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a28560c5bfeb45326ea7f2019dba57bea" name="a28560c5bfeb45326ea7f2019dba57bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28560c5bfeb45326ea7f2019dba57bea">&#9670;&#160;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00343">343</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac88901e2eb35079b7b58a185e6bf554c" name="ac88901e2eb35079b7b58a185e6bf554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88901e2eb35079b7b58a185e6bf554c">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00352">352</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ad85a9951a7be79fe08ffc90f796f071b" name="ad85a9951a7be79fe08ffc90f796f071b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85a9951a7be79fe08ffc90f796f071b">&#9670;&#160;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00359">359</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a7da5d372374bc59e9b9af750b01d6a78" name="a7da5d372374bc59e9b9af750b01d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da5d372374bc59e9b9af750b01d6a78">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00345">345</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="acc7bb47dddd2d94de124f74886d919be" name="acc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7bb47dddd2d94de124f74886d919be">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00353">353</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aba51c57f9506e14a6f5983526c78943b" name="aba51c57f9506e14a6f5983526c78943b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba51c57f9506e14a6f5983526c78943b">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00360">360</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ab2c5389c9ff4ac188cd498b8f7170968" name="ab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c5389c9ff4ac188cd498b8f7170968">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00346">346</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a0b9a3ced775287c8585a6a61af4b40e9" name="a0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00362">362</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00339">339</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a907d8154c80b7e385478943f90b17a3b" name="a907d8154c80b7e385478943f90b17a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907d8154c80b7e385478943f90b17a3b">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00340">340</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a968181c52f663e22dd22d2622deb2455" name="a968181c52f663e22dd22d2622deb2455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968181c52f663e22dd22d2622deb2455">&#9670;&#160;</a></span>CKGATENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CKGATENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clocks Gated ENable Register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32f410cx_8h_source.html#l00401">401</a> of file <a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00337">337</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00363">363</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a0a5d6d20b17d55b2e892a924b6e70296" name="a0a5d6d20b17d55b2e892a924b6e70296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5d6d20b17d55b2e892a924b6e70296">&#9670;&#160;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clocks configuration register, Address offset: 0x8C</p>
<p>RCC DCKCFGR configuration register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00368">368</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="af5c08405ec6124981a61e07985ef3bc9" name="af5c08405ec6124981a61e07985ef3bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c08405ec6124981a61e07985ef3bc9">&#9670;&#160;</a></span>DCKCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clocks configuration register 2, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32f410cx_8h_source.html#l00402">402</a> of file <a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a>.</p>

</div>
</div>
<a id="ae6ff257862eba6b4b367feea786bf1fd" name="ae6ff257862eba6b4b367feea786bf1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff257862eba6b4b367feea786bf1fd">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00338">338</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a2d08d5f995ed77228eb56741184a1bb6" name="a2d08d5f995ed77228eb56741184a1bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d08d5f995ed77228eb56741184a1bb6">&#9670;&#160;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S configuration register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00366">366</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac93962b2d41007abdda922a3f23d7ede" name="ac93962b2d41007abdda922a3f23d7ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93962b2d41007abdda922a3f23d7ede">&#9670;&#160;</a></span>PLLSAICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLSAICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLSAI configuration register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32f427xx_8h_source.html#l00675">675</a> of file <a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C</p>
<p>Reserved, 0x14-0x1C</p>
<p>Reserved, 0x18-0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00344">344</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a3c50f8698052818ea3024b4b52d65886" name="a3c50f8698052818ea3024b4b52d65886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c50f8698052818ea3024b4b52d65886">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00347">347</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x3C</p>
<p>Reserved, 0x34-0x3C</p>
<p>Reserved, 0x38-0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00351">351</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a955c57c5240e03f2f51ab7d6d033f59d" name="a955c57c5240e03f2f51ab7d6d033f59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955c57c5240e03f2f51ab7d6d033f59d">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48-0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00354">354</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x5C</p>
<p>Reserved, 0x54-0x5C</p>
<p>Reserved, 0x58-0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00358">358</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a99d0f80afb3d4e8ea9c465096498c327" name="a99d0f80afb3d4e8ea9c465096498c327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d0f80afb3d4e8ea9c465096498c327">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x68-0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00361">361</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="ac2f0dff647e768676abe64fb2bde63be" name="ac2f0dff647e768676abe64fb2bde63be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f0dff647e768676abe64fb2bde63be">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78-0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00364">364</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="a22e688e8c1d1582b61fdefa09de3f3c4" name="a22e688e8c1d1582b61fdefa09de3f3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e688e8c1d1582b61fdefa09de3f3c4">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x88</p>
<p>Reserved, 0x84-0x88</p>
<p>Reserved, 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00367">367</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<a id="aaef3da59eaf7c6dfdf9a12fd60ce58a8" name="aaef3da59eaf7c6dfdf9a12fd60ce58a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef3da59eaf7c6dfdf9a12fd60ce58a8">&#9670;&#160;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC spread spectrum clock generation register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32f401xc_8h_source.html#l00365">365</a> of file <a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xc_8h_source.html">stm32f401xc.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f405xx_8h_source.html">stm32f405xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410cx_8h_source.html">stm32f410cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410rx_8h_source.html">stm32f410rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f410tx_8h_source.html">stm32f410tx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f411xe_8h_source.html">stm32f411xe.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412cx_8h_source.html">stm32f412cx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412rx_8h_source.html">stm32f412rx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412vx_8h_source.html">stm32f412vx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f412zx_8h_source.html">stm32f412zx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f413xx_8h_source.html">stm32f413xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f417xx_8h_source.html">stm32f417xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f423xx_8h_source.html">stm32f423xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f427xx_8h_source.html">stm32f427xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f437xx_8h_source.html">stm32f437xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f439xx_8h_source.html">stm32f439xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f469xx_8h_source.html">stm32f469xx.h</a></li>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f479xx_8h_source.html">stm32f479xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
