// =============================================================================
// pl_control.sv
// Unidade de Controle Principal -- RV32I pipelined (P&H secao 4.4)
//
// Decodifica o opcode de 7 bits (estagio ID) e gera os sinais de controle
// que serao propagados pelos registradores de pipeline.
//
// Instrucoes suportadas:
//   R-type  (0110011): add, and
//   I-type  (0000011): lw
//   S-type  (0100011): sw
//   B-type  (1100011): beq
//
// Tabela de sinais de controle:
//   Sinal     | R-type | lw | sw | beq
//   ----------|--------|----|----|-----
//   ALUSrc    |   0    |  1 |  1 |  0    0=reg, 1=imm
//   MemtoReg  |   0    |  1 |  - |  -    0=ALU, 1=mem
//   RegWrite  |   1    |  1 |  0 |  0
//   MemRead   |   0    |  1 |  0 |  0
//   MemWrite  |   0    |  0 |  1 |  0
//   Branch    |   0    |  0 |  0 |  1
//   ALUOp[1]  |   1    |  0 |  0 |  0
//   ALUOp[0]  |   0    |  0 |  0 |  1
// =============================================================================

`timescale 1ns / 1ps

module pl_control (
    input  logic [6:0] Opcode,
    output logic       ALUSrc,// 0=Reg, 1=PC
    output logic       MemtoReg,
    output logic       RegWrite,
    output logic       MemRead,
    output logic       MemWrite,
    output logic       Branch,
    output logic [1:0] ALUOp,
    output logic       ALUSrcA, // 0=Reg, 1=PC
    output logic [1:0] ExResSrc, // 00=ALU, 01=PC+4, 10=Imm
    output logic       Jump,
    output logic       Jalr
);

    localparam R_TYPE = 7'b0110011;
    localparam LOAD   = 7'b0000011;
    localparam STORE  = 7'b0100011;
    localparam BRANCH = 7'b1100011;
    localparam I_TYPE = 7'b0010011;
    localparam J_TYPE = 7'b1101111;
    localparam JALR   = 7'b1100111;
    localparam LUI    = 7'b0110111;
    localparam AUIPC  = 7'b0010111;

    always_comb begin
        ALUSrc   = 1'b0;
        MemtoReg = 1'b0;
        RegWrite = 1'b0;
        MemRead  = 1'b0;
        MemWrite = 1'b0;
        Branch   = 1'b0;
        ALUSrcA  = 1'b0;
        ExResSrc = 2'b00;
        Jump     = 1'b0;
        Jalr     = 1'b0;
        ALUOp    = 2'b00;

        case (Opcode)
            R_TYPE: begin
                ALUSrc   = 1'b0;
                MemtoReg = 1'b0;
                RegWrite = 1'b1;
                ALUOp    = 2'b10;
            end
            LOAD: begin
                ALUSrc   = 1'b1;
                MemtoReg = 1'b1;
                RegWrite = 1'b1;
                MemRead  = 1'b1;
                ALUOp    = 2'b00;
            end
            STORE: begin
                ALUSrc   = 1'b1;
                MemWrite = 1'b1;
                ALUOp    = 2'b00;
            end
            BRANCH: begin
                Branch   = 1'b1;
                ALUOp    = 2'b01;
            end
            I_TYPE: begin
                ALUSrc   = 1'b1;
                RegWrite = 1'b1;
                ALUOp    = 2'b11; //joga p/ operacoes I_TYPE no pl_alu_ctrl (antes jogava p/ operacoes de load/Store)
            end
            J_TYPE: begin
                ExResSrc = 2'b01; // PC+4
                Jump     = 1'b1;
                RegWrite = 1'b1; 
                ALUOp    = 2'b00; //pode ser qualquer operacao,pois o resultado da alu nao importa para o JAL
            end
            JALR: begin
                Jalr     = 1'b1;
                RegWrite = 1'b1;
                ALUSrc   = 1'b1;
                ALUOp    = 2'b00; //pode ser qualquer operacao,pois o resultado da alu nao importa para o JALR
                ExResSrc = 2'b01; // PC+4
            end
            LUI: begin
                RegWrite = 1'b1;
                ExResSrc = 2'b10; // Imediato
                ALUOp    = 2'b00;

            end
            AUIPC: begin
                ALUSrc   = 1'b1;  
                ALUSrcA  = 1'b1; // PC
                ExResSrc = 2'b00; // ALU
                RegWrite = 1'b1;
                ALUOp    = 2'b00;
            end

            default: ; // sinais permanecem em zero (seguro)
        endcase
    end

endmodule
