INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_22/2024_04_22.srcs/sim_1/new/04_22_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_tb
