/*
 * Copyright 2009 Sun Microsystems, Inc.  All rights reserved.
 * Use is subject to license terms.
 */

#ifndef	_SYS_NCS_H
#define	_SYS_NCS_H

#ifdef	__cplusplus
extern "C" {
#endif

#ifndef _ASM
#include <sys/mutex.h>
#endif /* !_ASM */

/*
 * NCS HV API v1.0
 */
#define	HV_NCS_REQUEST		0x110
/*
 * NCS HV API v2.0
 */
#define	HV_NCS_QCONF			0x111
#define	HV_NCS_QINFO			0x112
#define	HV_NCS_GETHEAD			0x113
#define	HV_NCS_GETTAIL			0x114
#define	HV_NCS_SETTAIL			0x115
#define	HV_NCS_QHANDLE_TO_DEVINO	0x116
#define	HV_NCS_SETHEAD_MARKER		0x117
/*
 * NCS HV API v2.1 addition
 */
#define	HV_NCS_ULQCONF			0x118

#ifndef _ASM
/* Forward typedefs */
typedef union ma_ctl		ma_ctl_t;
typedef union ma_mpa		ma_mpa_t;
typedef union ma_ma		ma_ma_t;
typedef uint64_t		ma_np_t;

/* MAU error type */
#define	MAU_ERR_OK	0x00
#define	MAU_ERR_INVOP	0x01
#define	MAU_ERR_HWE	0x02
#define	MAU_ERR_MASK	0x03

/*
 * Modulare Arithmetic Unit (MA) control register definition.
 */
union ma_ctl {
	uint64_t	value;
	union {
		struct {
			uint64_t	reserved1:50;
			uint64_t	invert_parity:1;
			uint64_t	thread:2;
			uint64_t	busy:1;
			uint64_t	interrupt:1;
			uint64_t	operation:3;
			uint64_t	length:6;
		} n1;
		struct {
			uint64_t	reserved0:38;
			uint64_t	ptymask:2;
			uint64_t	reserved1:1;
			uint64_t	hwerror:1;
			uint64_t	invalidop:1;
			uint64_t	thread:3;
			uint64_t	interrupt:1;
			uint64_t	busy:1;
			uint64_t	reserved3:3;
			uint64_t	operation:5;
			uint64_t	length:8;
		} n2;
	} bits;
};

/* CWQ error type */
#define	CWQ_ERR_OK		0x00
#define	CWQ_ERR_PROTOCOL	0x04
#define	CWQ_ERR_HWE		0x08
#define	CWQ_ERR_MASK		0x0C

typedef struct {
	union {
		struct {
			uint64_t	_cw_op		:8;
			uint64_t	_cw_enc		:1;
			uint64_t	_cw_sob		:1;
			uint64_t	_cw_eob		:1;
			uint64_t	_cw_resv1	:3;
			uint64_t	_cw_sfas	:1;
			uint64_t	_cw_intr	:1;
			uint64_t	_cw_hlen	:8;
			uint64_t	_cw_strand_id	:3;
			uint64_t	_cw_auth_type	:5;
			uint64_t	_cw_enc_type	:8;
			uint64_t	_cw_hmac_keylen	:8;
			uint64_t	_cw_length	:16;
		} _s;
		uint64_t	_cw_ctlbits;
	} _u;
	uint64_t	cw_src_addr;
	uint64_t	cw_auth_key_addr;
	uint64_t	cw_auth_iv_addr;
	uint64_t	cw_final_auth_state_addr;
	uint64_t	cw_enc_key_addr;
	uint64_t	cw_enc_iv_addr;
	union {
		uint64_t	_cw_dst_addr;
		uint64_t	_cw_csr;
	} _ux;
} cwq_cw_t;

#define	cw_op		_u._s._cw_op
#define	cw_enc		_u._s._cw_enc
#define	cw_sob		_u._s._cw_sob
#define	cw_eob		_u._s._cw_eob
#define	cw_resv1	_u._s._cw_resv1
#define	cw_sfas		_u._s._cw_sfas
#define	cw_intr		_u._s._cw_intr
#define	cw_hlen		_u._s._cw_hlen
#define	cw_resv2	_u._s._cw_resv2
#define	cw_strand_id	_u._s._cw_strand_id
#define	cw_auth_type	_u._s._cw_auth_type
#define	cw_enc_type	_u._s._cw_enc_type
#define	cw_hmac_keylen	_u._s._cw_hmac_keylen
#define	cw_length	_u._s._cw_length
#define	cw_ctlbits	_u._cw_ctlbits
#define	cw_dst_addr	_ux._cw_dst_addr
#define	cw_csr		_ux._cw_csr

#endif /* !_ASM */

/* Values for ma_ctl operation field */
#define	MA_OP_LOAD		0x0
#define	MA_OP_STORE		0x1
#define	MA_OP_MULTIPLY		0x2
#define	MA_OP_REDUCE		0x3
#define	MA_OP_EXPONENTIATE	0x4
#define	MA_OP_POINTDBLADDGF2M	0xc
#define	MA_OP_POINTMULGFP	0xe
#define	MA_OP_POINTMULGF2M	0xf

/* The MA memory is 1280 bytes (160 8 byte words) */
#define	MA_SIZE		1280
/* Make driver MA buffer the next power of 2 */
#define	MA_BUF_SIZE	2048

/* We can only load 64 8 byte words at a time in N1 and 160 in N2 */
#define	MA_LOAD_MAX_N1	64
#define	MA_LOAD_MAX_N2	160

#ifndef _ASM
union ma_mpa {
	uint64_t	value;
	struct {
		uint64_t	reserved0:24;
		uint64_t	address:37;
		uint64_t	reserved1:3;
	} bits;
};

union ma_ma {
	uint64_t	value;
	struct {
		uint64_t	address7:8;
		uint64_t	address6:8;
		uint64_t	address5:8;
		uint64_t	address4:8;
		uint64_t	address3:8;
		uint64_t	address2:8;
		uint64_t	address1:8;
		uint64_t	address0:8;
	} bits;
};

#endif	/* !_ASM */


/*
 * NCS API definitions
 */

/*
 * NCS HV API v1.0 definitions (PSARC/2005/125)
 */

/*
 * NCS Crtypo Function Numbers
 */
#define	NCS_QCONF		0x1
#define	NCS_QTAIL_UPDATE	0x2
/*
 * The following are parameters to the NCS_QTAIL_UPDATE call:
 *
 *      NCS_SYNC	Perform MA/SPU operations synchronously,
 *			i.e. wait for each enqueued operation
 *			to complete before progressing to
 *			next one.
 *      NCS_ASYNC	Perform MA/SPU operations asynchronously,
 *			i.e. kick off the next MA/SPU operation
 *			without waiting for its completion.
 */
#define	NCS_SYNC	0
#define	NCS_ASYNC	1

#ifndef _ASM
typedef struct ncs_qconf_arg {
	uint64_t	nq_mid;
	uint64_t	nq_base;
	uint64_t	nq_end;
	uint64_t	nq_nentries;
} ncs_qconf_arg_t;

typedef struct ncs_qtail_update_arg {
	uint64_t	nu_mid;
	uint64_t	nu_tail;
	uint64_t	nu_syncflag;
} ncs_qtail_update_arg_t;

/*
 * The interface to the MAU is via the following data structures. The
 * structure consists of a copy of all relevant registers required to perform
 * the requested operation.
 */
typedef struct ma_regs {
	union ma_ctl	mr_ctl;
	union ma_mpa	mr_mpa;
	union ma_ma	mr_ma;
	uint64_t	mr_np;
} ma_regs_t;

#define	ND_TYPE_UNASSIGNED	0
#define	ND_TYPE_MA		1	/* v1.0 only */
#define	ND_TYPE_SPU		2	/* v1.0 only */

#define	ND_STATE_FREE		0
#define	ND_STATE_PENDING	1
#define	ND_STATE_BUSY		2
#define	ND_STATE_DONE		3
#define	ND_STATE_ERROR		4

/*
 * The ncs_hvdesc structure MUST MATCH corresponding one in HV.
 * Structure padded to the next power of 2.
 */
typedef struct ncs_hvdesc {
	uint64_t	nhd_state;	/* ND_STATE_... */
	uint64_t	nhd_type;	/* ND_TYPE_... */
	ma_regs_t	nhd_regs;
	uint64_t	nhd_errstatus;
	uint64_t	_padding;
} ncs_hvdesc_t;

#define	NCS_HVDESC_SHIFT	6	/* log2(NCS_HVDESC_SIZE) */
#define	NCS_HVDESC_SIZE_EXPECTED	(1 << NCS_HVDESC_SHIFT)
#define	NCS_HVDESC_SIZE_ACTUAL		(sizeof (ncs_hvdesc_t))

extern uint64_t hv_ncs_request(int, uint64_t, size_t);

#endif	/* !_ASM */

/*
 * NCS HV API v2.0 definitions (FWARC/2006/174, FWARC/2006/425)
 *
 * Some of the structures above (v1.0) are inherited for v2.0
 */
/*
 * In v2.0, the nhd_type field has the following values
 * when non-zero (unassigned).  The nhd_type field indicates
 * whether the descriptor is the beginning of a crypto job,
 * the continuation, or the end/last descriptor in a job.
 * A job may be comprised of multiple descriptors.
 */
#define	ND_TYPE_START		0x01
#define	ND_TYPE_CONT		0x02
#define	ND_TYPE_END		0x80

/*
 * nhd_errstatus
 */
#define	ND_ERR_OK		0x00
#define	ND_ERR_INVOP		0x01	/* invalid op */
#define	ND_ERR_HWE		0x02	/* hardware err */

/*
 * Types of queues supported by NCS
 */
#define	NCS_QTYPE_MAU		0x1
#define	NCS_QTYPE_CWQ		0x2
#define	NCS_QTYPE_ULCWQ		0x3

/*
 * This structure is accessed with offsets in ml/hcall.s.
 * Any changes to this structure will require updates to
 * the hv_ncs_qinfo entrypoint in ml/hcall.s.
 */
#ifndef _ASM
typedef struct ncs_qinfo {
	uint64_t	qi_qtype;
	uint64_t	qi_baseaddr;
	uint64_t	qi_qsize;
} ncs_qinfo_t;

extern uint64_t	hv_ncs_qconf(uint64_t, uint64_t, uint64_t, uint64_t *);
extern uint64_t	hv_ncs_qinfo(uint64_t, ncs_qinfo_t *);
extern uint64_t	hv_ncs_gethead(uint64_t, uint64_t *);
extern uint64_t	hv_ncs_gettail(uint64_t, uint64_t *);
extern uint64_t	hv_ncs_settail(uint64_t, uint64_t);
extern uint64_t	hv_ncs_qhandle_to_devino(uint64_t, uint64_t *);
extern uint64_t	hv_ncs_sethead_marker(uint64_t, uint64_t);
/* v2.1 addition */
extern uint64_t	hv_ncs_ul_cwqconf(uint64_t, uint64_t, uint64_t, uint64_t *);
#endif /* !_ASM */

#ifdef	__cplusplus
}
#endif

#endif	/* _SYS_NCS_H */
