axi_clock_converter.v,verilog,xil_defaultlib,../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/sim/axi_clock_converter.v,incdir="../../../ipstatic/hdl"incdir="../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
