<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/dma_subsystem_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/dma_subsystem_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_1922/sim/dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1922" />
 <file
   path="altera_merlin_slave_agent_1921/sim/dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1932/sim/dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1932" />
 <file
   path="altera_merlin_router_1921/sim/dma_subsystem_altera_merlin_router_1921_4z4erfy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/dma_subsystem_altera_merlin_router_1921_b2yjicy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_width_adapter_1940/sim/dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1940" />
 <file
   path="altera_mm_interconnect_1920/sim/dma_subsystem_altera_mm_interconnect_1920_3nhysga.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/dma_subsystem.v"
   type="VERILOG"
   library="dma_subsystem"
   hasInlineConfiguration="true" />
 <topLevel name="dma_subsystem.dma_subsystem" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
