m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA/18.1/Lab2/Lab2/Top/software_new/newLab2/obj/default/runtime/sim/mentor
valtera_avalon_sc_fifo
!s110 1641901727
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IkH8dLP1;VKNMG2LF<9`WS3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1641216648
8D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_sc_fifo.v
FD:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1641901727.000000
!s107 D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_sc_fifo.v|-work|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|
!i113 1
o-work jtag_uart_avalon_jtag_slave_agent_rsp_fifo
tCvgOpt 0
