;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL -70, <332
	SPL -220, <512
	SPL 800, <332
	SPL 800, <332
	JMP -700, @-90
	SLT #-700, -90
	ADD -1, <-350
	DJN 300, 90
	ADD 210, 30
	JMP 300, 90
	JMN 360, -991
	SUB #-270, <300
	SUB #-270, <300
	SUB #-270, <300
	SUB @129, 103
	ADD -220, @512
	SLT <300, 90
	ADD #360, -991
	ADD #360, -991
	SUB #0, -33
	ADD #360, -991
	DJN 300, 90
	SUB <0, @2
	SPL <121, 106
	ADD <-30, @309
	ADD @360, -911
	SUB @127, 106
	ADD #-270, <300
	CMP #0, -33
	ADD -220, @512
	DJN 300, 90
	SPL 0, -33
	SUB #0, -33
	SUB 0, 900
	SPL 0, -33
	CMP -207, <-100
	DJN 300, 90
	MOV -7, <-20
	MOV -7, <-20
	SPL -70, <332
	SPL -70, <332
	SPL -70, <332
	MOV -1, <-21
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL -70, <332
	SPL -220, <512
	SPL 800, <332
	SPL 800, <332
