#ifndef RAWTODIGIGPU_H
#define RAWTODIGIGPU_H
//typedef unsigned long long Word64;
typedef unsigned int uint; 

const uint layerStartBit_  = 20;
const uint ladderStartBit_ = 12;
const uint moduleStartBit_ = 2;

const uint panelStartBit_  = 10;
const uint diskStartBit_   = 18;
const uint bladeStartBit_  =  12;

const uint layerMask_      = 0xF;
const uint ladderMask_     = 0xFF;
const uint moduleMask_     = 0x3FF;
const uint panelMask_      = 0x3;
const uint diskMask_       = 0xF;
const uint bladeMask_      = 0x3F;

const uint LINK_bits = 6;
const uint ROC_bits  = 5;
const uint DCOL_bits = 5;
const uint PXID_bits = 8;
const uint ADC_bits  = 8;
// special for layer 1
const uint LINK_bits1   = 6;
const uint ROC_bits1    = 5;
const uint COL_bits1_l1 = 6;
const uint ROW_bits1_l1 = 7;

const uint maxROCIndex  = 8;
const uint numRowsInRoc = 80;
const uint numColsInRoc = 52;
                 
 const uint ADC_shift  = 0;
 const uint PXID_shift = ADC_shift + ADC_bits;
 const uint DCOL_shift = PXID_shift + PXID_bits;
 const uint ROC_shift  = DCOL_shift + DCOL_bits;
 const uint LINK_shift = ROC_shift + ROC_bits1;
// special for layer 1 ROC
 const uint ROW_shift = ADC_shift + ADC_bits;
 const uint COL_shift = ROW_shift + ROW_bits1_l1;

 const uint LINK_mask = ~(~uint(0) << LINK_bits1);
 const uint ROC_mask  = ~(~uint(0) << ROC_bits1);
 const uint COL_mask  = ~(~uint(0) << COL_bits1_l1);
 const uint ROW_mask  = ~(~uint(0) << ROW_bits1_l1);
 const uint DCOL_mask = ~(~uint(0) << DCOL_bits);
 const uint PXID_mask = ~(~uint(0) << PXID_bits);
 const uint ADC_mask  = ~(~uint(0) << ADC_bits); 

 //printf("LINK_mask: %u  ROC_mask: %u  COL_mask: %u  ROW_mask:  %u\n",LINK_mask, ROC_mask, COL_mask, ROW_mask );
 //printf("DCOL_mask: %u  PXID_mask: %u ADC_mask:  %u\n",DCOL_mask, PXID_mask, ADC_mask );

/*
__constant__ uint ADC_shift   = 0;
__constant__ uint PXID_shift  = 8;
__constant__ uint DCOL_shift  = 16;
__constant__ uint ROC_shift   = 21;
__constant__ uint LINK_shift  = 26;
// special for layer 1 ROC
__constant__ uint ROW_shift   = 8;
__constant__ uint COL_shift   = 15;

__constant__ uint LINK_mask = ~(~uint(0)<< LINK_bits1);
__constant__ uint ROC_mask  = ~(~uint(0) << ROC_bits1);
__constant__ uint COL_mask  = ~(~uint(0) << COL_bits1_l1);
__constant__ uint ROW_mask  = ~(~uint(0) << ROW_bits1_l1);
__constant__ uint DCOL_mask = ~(~uint(0) << DCOL_bits);
__constant__ uint PXID_mask = ~(~uint(0) << PXID_bits);
__constant__ uint ADC_mask  = ~(~uint(0) << ADC_bits);
*/
struct DetIdGPU {
  uint RawId;
  uint rocInDet;
  uint moduleId;
};

struct Pixel {
 uint row;
 uint col;
};

struct  CablingMap{
  uint *RawId;
  uint *rocInDet;
  uint *moduleId;
};
//CablingMap *Map;
struct Digi 
{
  uint *xx;
  uint *yy;
  uint *module;
};

 //uint *word_d, *fedIndex_d;       // Device copy of input data
 // for measuring performance for 500 events, async copy 
 uint *eventIndex_d, *fedIndex_d, *word_d; // device copy
 uint *xx_d, *yy_d,*xx_adc, *yy_adc,  *RawId_d, *moduleId_d, *adc_d, *layer_d;  // Device copy
 // store the start and end index for each module (total 1856 modules-phase 1)
 int totalModule = 1856; // for phase 1, we have 1856 modules
 int *mIndexStart, *mIndexEnd, *mIndexStart_d, *mIndexEnd_d; 
 CablingMap *Map;
#endif
