Poolset structure:
Number of replicas       : 1
Replica 0 (master) - local, 2 part(s):
part 0:
path                     : $(nW)
type                     : device dax
size                     : $(nW)
alignment                : 4096
part 1:
path                     : $(nW)
type                     : device dax
size                     : $(nW)
alignment                : 4096

Poolset options:
SINGLEHDR

POOL Header:
Signature                : PMEMOBJ
Major                    : $(nW)
Mandatory features       : 0x$(X) [SINGLEHDR$(*)]
Not mandatory features   : $(*)
Forced RO                : $(*)
Pool set UUID            : $(nW)
UUID                     : $(nW)
Previous part UUID       : $(nW)
Next part UUID           : $(nW)
Alignment Descriptor     : $(nW)[OK]
Class                    : $(nW)
Data                     : 2's complement, little endian
Machine                  : AMD X86-64
Last shutdown            : clean

PMEM OBJ Header:
Layout                   : $(nW)
Lanes offset             : $(nW)
Number of lanes          : $(nW)
Heap offset              : $(nW)
Heap size                : $(nW)
Root offset              : $(nW)
Part file:
path                     : $(nW)
type                     : device dax
size                     : $(nW)
alignment                : 4096

POOL Header:
Signature                : PMEMOBJ
Major                    : $(nW)
Mandatory features       : 0x$(X) [SINGLEHDR$(*)]
Not mandatory features   : $(*)
Forced RO                : $(*)
Pool set UUID            : $(nW)
UUID                     : $(nW)
Previous part UUID       : $(nW)
Next part UUID           : $(nW)
Alignment Descriptor     : $(nW)[OK]
Class                    : $(nW)
Data                     : 2's complement, little endian
Machine                  : AMD X86-64
Last shutdown            : clean

PMEM OBJ Header:
Layout                   : $(nW)
Lanes offset             : $(nW)
Number of lanes          : $(nW)
Heap offset              : $(nW)
Heap size                : $(nW)
Root offset              : $(nW)
