

================================================================
== Synthesis Summary Report of 'axi4_conv2D'
================================================================
+ General Information: 
    * Date:           Thu Sep 28 15:25:31 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        axi4_conv2D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                         Modules                         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                         & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ axi4_conv2D                                            |     -|  0.00|      310|  3.100e+03|         -|      311|     -|        no|     -|   -|  3509 (2%)|  4463 (7%)|    -|
    | + axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2  |     -|  0.00|      302|  3.020e+03|         -|      302|     -|        no|     -|   -|  1644 (1%)|  1789 (2%)|    -|
    |  o VITIS_LOOP_13_1_VITIS_LOOP_14_2                      |    II|  7.30|      300|  3.000e+03|        31|       18|    16|       yes|     -|   -|          -|          -|    -|
    +---------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+--------------------------+
| Interface     | Register    | Offset | Width | Access | Description              |
+---------------+-------------+--------+-------+--------+--------------------------+
| s_axi_control | image_in_1  | 0x10   | 32    | W      | Data signal of image_in  |
| s_axi_control | image_in_2  | 0x14   | 32    | W      | Data signal of image_in  |
| s_axi_control | image_out_1 | 0x1c   | 32    | W      | Data signal of image_out |
| s_axi_control | image_out_2 | 0x20   | 32    | W      | Data signal of image_out |
| s_axi_control | weights_1   | 0x28   | 32    | W      | Data signal of weights   |
| s_axi_control | weights_2   | 0x2c   | 32    | W      | Data signal of weights   |
+---------------+-------------+--------+-------+--------+--------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| bias      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| image_in  | inout     | ap_uint<8>* |
| image_out | inout     | ap_uint<8>* |
| weights   | inout     | ap_int<8>*  |
| bias      | in        | ap_int<32>  |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| image_in  | m_axi_gmem    | interface |          |                                       |
| image_in  | s_axi_control | register  | offset   | name=image_in_1 offset=0x10 range=32  |
| image_in  | s_axi_control | register  | offset   | name=image_in_2 offset=0x14 range=32  |
| image_out | m_axi_gmem    | interface |          |                                       |
| image_out | s_axi_control | register  | offset   | name=image_out_1 offset=0x1c range=32 |
| image_out | s_axi_control | register  | offset   | name=image_out_2 offset=0x20 range=32 |
| weights   | m_axi_gmem    | interface |          |                                       |
| weights   | s_axi_control | register  | offset   | name=weights_1 offset=0x28 range=32   |
| weights   | s_axi_control | register  | offset   | name=weights_2 offset=0x2c range=32   |
| bias      | bias          | port      |          |                                       |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                          |
+--------------+-----------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem   | VITIS_LOOP_13_1 | write     | 16     | 8     | axi4_conv2D/axi4_conv2D.cpp:13:19 |
+--------------+-----------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+-----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable  | Loop            | Problem                                                                                              | Resolution | Location                          |
+--------------+-----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem   | image_in  | VITIS_LOOP_18_3 | Stride is incompatible                                                                               | 214-230    | axi4_conv2D/axi4_conv2D.cpp:18:30 |
| m_axi_gmem   | weights   | VITIS_LOOP_14_2 | Could not analyze pattern                                                                            | 214-229    | axi4_conv2D/axi4_conv2D.cpp:14:26 |
| m_axi_gmem   | image_out | VITIS_LOOP_14_2 | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | axi4_conv2D/axi4_conv2D.cpp:14:26 |
| m_axi_gmem   | weights   | loop_x          | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | axi4_conv2D/axi4_conv2D.cpp:24:17 |
| m_axi_gmem   | image_in  | loop_x          | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | axi4_conv2D/axi4_conv2D.cpp:24:17 |
| m_axi_gmem   |           |                 | Could not burst due to multiple potential reads to the same bundle in the same region.               | 214-224    | axi4_conv2D/axi4_conv2D.cpp:18:30 |
+--------------+-----------+-----------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                    | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + axi4_conv2D                                           | 0   |        |              |     |        |         |
|   add_ln186_1_fu_143_p2                                 | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_3_fu_149_p2                                 | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_5_fu_155_p2                                 | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_7_fu_161_p2                                 | -   |        | add_ln186_7  | add | fabric | 0       |
|   add_ln186_9_fu_167_p2                                 | -   |        | add_ln186_9  | add | fabric | 0       |
|   add_ln186_11_fu_173_p2                                | -   |        | add_ln186_11 | add | fabric | 0       |
|   add_ln186_13_fu_179_p2                                | -   |        | add_ln186_13 | add | fabric | 0       |
|   add_ln186_15_fu_185_p2                                | -   |        | add_ln186_15 | add | fabric | 0       |
|   add_ln186_18_fu_191_p2                                | -   |        | add_ln186_18 | add | fabric | 0       |
|   add_ln186_19_fu_197_p2                                | -   |        | add_ln186_19 | add | fabric | 0       |
|  + axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 | 0   |        |              |     |        |         |
|    add_ln1027_fu_527_p2                                 | -   |        | add_ln1027   | add | fabric | 0       |
|    add_ln13_fu_548_p2                                   | -   |        | add_ln13     | add | fabric | 0       |
|    add_ln13_1_fu_757_p2                                 | -   |        | add_ln13_1   | add | fabric | 0       |
|    add_ln186_fu_570_p2                                  | -   |        | add_ln186    | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U1                                 | -   |        | mul_ln1494   | mul | auto   | 0       |
|    add_ln186_2_fu_581_p2                                | -   |        | add_ln186_2  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U2                                 | -   |        | mul_ln1494_1 | mul | auto   | 0       |
|    add_ln186_4_fu_593_p2                                | -   |        | add_ln186_4  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U3                                 | -   |        | mul_ln1494_2 | mul | auto   | 0       |
|    add_ln186_6_fu_605_p2                                | -   |        | add_ln186_6  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U4                                 | -   |        | mul_ln1494_3 | mul | auto   | 0       |
|    add_ln186_8_fu_616_p2                                | -   |        | add_ln186_8  | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U5                                 | -   |        | mul_ln1494_4 | mul | auto   | 0       |
|    add_ln186_10_fu_628_p2                               | -   |        | add_ln186_10 | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U6                                 | -   |        | mul_ln1494_5 | mul | auto   | 0       |
|    add_ln186_12_fu_640_p2                               | -   |        | add_ln186_12 | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U7                                 | -   |        | mul_ln1494_6 | mul | auto   | 0       |
|    add_ln186_14_fu_651_p2                               | -   |        | add_ln186_14 | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U8                                 | -   |        | mul_ln1494_7 | mul | auto   | 0       |
|    add_ln186_16_fu_663_p2                               | -   |        | add_ln186_16 | add | fabric | 0       |
|    mul_8ns_8s_16_1_1_U9                                 | -   |        | mul_ln1494_8 | mul | auto   | 0       |
|    add_ln840_fu_867_p2                                  | -   |        | add_ln840    | add | fabric | 0       |
|    add_ln840_1_fu_841_p2                                | -   |        | add_ln840_1  | add | fabric | 0       |
|    add_ln840_2_fu_895_p2                                | -   |        | add_ln840_2  | add | fabric | 0       |
|    add_ln840_4_fu_751_p2                                | -   |        | add_ln840_4  | add | fabric | 0       |
|    add_ln840_5_fu_924_p2                                | -   |        | add_ln840_5  | add | fabric | 0       |
|    add_ln840_6_fu_939_p2                                | -   |        | add_ln840_6  | add | fabric | 0       |
|    add_ln840_7_fu_949_p2                                | -   |        | add_ln840_7  | add | fabric | 0       |
|    add_ln186_20_fu_691_p2                               | -   |        | add_ln186_20 | add | fabric | 0       |
|    add_ln14_fu_782_p2                                   | -   |        | add_ln14     | add | fabric | 0       |
+---------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                      | Location                                            | Messages                                                              |
+-----------+------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+
| interface | m_axi port=bias offset=slave | axi4_conv2D/axi4_conv2D.cpp:11 in axi4_conv2d, bias | Unsupported interface port data type in '#pragma HLS interface m_axi' |
+-----------+------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------+---------------------------------------------------------+
| Type      | Options                           | Location                                                |
+-----------+-----------------------------------+---------------------------------------------------------+
| interface | m_axi port=image_in offset=slave  | axi4_conv2D/axi4_conv2D.cpp:8 in axi4_conv2d, image_in  |
| interface | m_axi port=image_out offset=slave | axi4_conv2D/axi4_conv2D.cpp:9 in axi4_conv2d, image_out |
| interface | m_axi port=weights offset=slave   | axi4_conv2D/axi4_conv2D.cpp:10 in axi4_conv2d, weights  |
+-----------+-----------------------------------+---------------------------------------------------------+


