<!doctype html>
<html>
<head>
<title>DX8SL4DXCTL2 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SL4DXCTL2 (DDR_PHY) Register</p><h1>DX8SL4DXCTL2 (DDR_PHY) Register</h1>
<h2>DX8SL4DXCTL2 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SL4DXCTL2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000152C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD08152C (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00141800</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 0-1 DX Control Register 2</td></tr>
</table>
<p></p>
<h2>DX8SL4DXCTL2 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
<tr valign=top><td>CRDEN</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Configurable Read Data Enable:<br/>1`b0: DFI timing parameter trddata_en = RL-4<br/>1`b1: DFI timing parameter trddata_en = RL-6<br/>Note: Value programmed should be same across all the Slices.</td></tr>
<tr valign=top><td>POSOEX</td><td class="center">22:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OE extension during post-amble<br/>3'b000: OE is on for 0.5 dram clock during DQS post-amble.<br/>3'b001: OE is on for 1.0 dram clock during DQS post-amble.<br/>3'b010: OE is on for 1.5 dram clock during DQS post-amble.<br/>3'b011: OE is on for 2.0 dram clock during DQS post-amble.<br/>3'b100: OE is on for 2.5 dram clock during DQS post-amble.<br/>3'b101: OE is on for 3.0 dram clock during DQS post-amble.<br/>3'b110: OE is on for 3.5 dram clock during DQS post-amble.<br/>3'b111: OE is on for 4.0 dram clock during DQS post-amble.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>PREOEX</td><td class="center">19:18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>OE extension during pre-amble<br/>2'b00: OE is on for 1.0 dram clock during DQS preamble.<br/>2'b01: OE is on for 1.5 dram clock during DQS preamble.<br/>2'b10: OE is on for 2.0 dram clock during DQS preamble.<br/>2'b11: OE is on for 2.5 dram clock during DQS preamble.<br/>Note:<br/>Value programmed should be same across all the Slices<br/>The value programmed should correspond to the Write<br/>Preamble WR-PRE setting in MR1 register for LPDDR4 mode<br/>or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit<br/>is set to \q1\q for 2 * tCK Write Preamble, then PREOEX must be<br/>programmed to 2`b10.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">17</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
<tr valign=top><td>IOAG</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>I/O assisted Gate Select<br/>1'b0: IO assisted gating not selected<br/>1'b1: IO assisted gating selected<br/>Note: IO assisted gating is applicable only for static read response<br/>mode which is enabled only when DXSL8DXCTL.RDMODE ==<br/>2'b11<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>IOLB</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>I/O Loop-Back Select: Selects where inside the I/O the loop-back of<br/>signals happens. Valid values are:<br/>1b0 = Loopback is after output buffer; output enable must be<br/>asserted<br/>1b1 = Loopback is before output buffer; output enable is don't care</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">14:13</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
<tr valign=top><td>LPWAKEUP_THRSH</td><td class="center">12:9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xC</td><td>Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this<br/>threshold value, PLLs will be powered down when entering DFI low<br/>power mode.<br/>The value of the dfi_lp_wakeup signal at the time that the<br/>dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the<br/>tlp_wakeup time. Valid values in terms of number clock cycles are:<br/>4b0000 = 16 cycles<br/>4b0001 = 32 cycles<br/>4b0010 = 64 cycles<br/>4b0011 = 128 cycles<br/>4b0100 = 256 cycles<br/>4b0101 = 512 cycles<br/>4b0110 = 1024 cycles<br/>4b0111 = 2048 cycles<br/>4b1000 = 4096 cycles<br/>4b1001 = 8192 cycles<br/>4b1010 = 16384 cycles<br/>4b1011 = 32768 cycles<br/>4b1100 = 65536 cycles<br/>4b1101 = 131072 cycles<br/>4b1110 = 262144 cycles<br/>4b1111 = Unlimited cycles<br/>LPWAKEUP_THRSH calculation: <br/>MINIMUM LPWAKEUP CYCLES<br/>= pll_lock_time / ctl_clk_period + MDL calibration cycles<br/>where, MDL calibration cycles = N * DDL calibration cycles<br/>N is Decoded value of PGCR1.FDEPTH.<br/>Example,<br/>With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10:<br/>From the PGCR1 register description, FDEPTH=2b10 decodes to a<br/>depth of 8.<br/>Pll_lock_time from PLL spec is 25us.<br/>So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) =<br/>13326 + 6400 = 19726 cycles<br/>Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power<br/>down for tlp_wakeup value of 32768 cycles and above; which<br/>meets the calculations for MINIMUM LPWAKEUP CYCLES of<br/>19726 cycles<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>RDBI</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is<br/>set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4<br/>mode). PUB performs data bus inversion on the DRAM read data;<br/>when set to 1b0, the read data and DM_n/DBI_n signal are passed<br/>on to the controller as is.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>WDBI</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10]<br/>is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4<br/>mode), PUB generates the write DBI on the DM_n/DBI_n signal.<br/>Not supported with write CRC.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>PRFBYP</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO<br/>inside PUB is bypassed. Valid values are:<br/>1b0 = FIFO used to capture read data from PHY<br/>1b1 = No FIFO used to capture read data from PHY. This mode is<br/>ONLY valid when static response mode is enabled.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>RDMODE</td><td class="center"> 5:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DATX8 Receive FIFO Read Mode. Valid values are:<br/>2b00 = 2 stage synchronizer async FIFO<br/>2b01 = 3 stage synchronizer async FIFO<br/>2b10 = 4 stage synchronizer async FIFO<br/>2b11 = static read response (To be used for pull-up terminated<br/>LPDDR3 and DDR4 interfaces only.)<br/>Note:<br/>The static response mode should be selected only when system<br/>is in IDLE. The static response mode must be OFF when<br/>Initialization and Training operation is performed.<br/>Only Static read response mode is supported (2`b11) during<br/>DCU and BIST tests<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>DISRST</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Disables the Read FIFO reset: When set, read receive FIFO can't be<br/>reset from ctl_dx_rdfifo_rstn input. Valid values are:<br/>1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW.<br/>1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>DQSGLB</td><td class="center"> 2:1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read DQS Gate I/O Loopback: Controls the loopback signal (LB)<br/>on the I/O that is used to drive the read DQS gate. This also selects<br/>the type of gating used since it controls the signal driven on the DI<br/>output of this PDQSG I/O. Valid values are:<br/>2b00 = Pad-sided loopback of gate signal from PUB is used for<br/>gating<br/>2b01 = Core-sided loopback of gate signal from PUB is used for<br/>gating<br/>2b10 = DQS# SE signal from PDIFF I/O is is used for gating<br/>2b11 = DQS SE signal from PDIFF I/O is used for gating<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 0</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zero on reads</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>