INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-311] analyzing module addr_counter
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-311] analyzing module top_mixer
INFO: [VRFC 10-311] analyzing module sin_ram
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-311] analyzing module tx_top
INFO: [VRFC 10-311] analyzing module splitter_top
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-311] analyzing module info_block_ram
INFO: [VRFC 10-311] analyzing module info_ram_addr_counter
INFO: [VRFC 10-311] analyzing module fcsg
INFO: [VRFC 10-311] analyzing module tx_filter
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-311] analyzing module read_unit
INFO: [VRFC 10-311] analyzing module write_unit
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol write_uart, assumed default net type wire [D:/proyecto_integrador/rtl_projects/top/top.srcs/sources_1/new/top.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/top/top.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
