

================================================================
== Vitis HLS Report for 'rdc_mont_4_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:35:52 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1472|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1735|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_408_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_6_fu_456_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_444_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln206_fu_284_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln210_fu_506_p2     |         +|   0|  0|  71|          64|          64|
    |t_7_fu_692_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_5_fu_576_p2     |         +|   0|  0|  71|          64|          64|
    |temp_5_fu_465_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_418_p2          |         +|   0|  0|  41|          34|          34|
    |u_14_fu_596_p2          |         +|   0|  0|  71|          64|          64|
    |v_16_fu_534_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_273_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_670_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_222_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_240_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_8_fu_683_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_4_fu_611_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_552_p2      |        or|   0|  0|  64|          64|          64|
    |t_5_fu_698_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_631_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_581_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_22_fu_546_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_23_fu_558_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_24_fu_653_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_25_fu_601_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_26_fu_606_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_27_fu_617_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_540_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln208_fu_254_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln210_fu_512_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1472|        1176|        1366|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_2_fu_98                |   9|          2|    4|          8|
    |t_fu_86                  |   9|          2|   64|        128|
    |u_fu_90                  |   9|          2|   64|        128|
    |v_fu_94                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_869                    |  33|   0|   33|          0|
    |ah_reg_784                           |  32|   0|   32|          0|
    |al_reg_774                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_789                           |  32|   0|   32|          0|
    |bl_reg_779                           |  32|   0|   32|          0|
    |icmp_ln206_reg_753                   |   1|   0|    1|          0|
    |icmp_ln207_reg_757                   |   1|   0|    1|          0|
    |j_2_fu_98                            |   4|   0|    4|          0|
    |t_fu_86                              |  64|   0|   64|          0|
    |tempReg_5_reg_890                    |  64|   0|   64|          0|
    |tempReg_5_reg_890_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_16_reg_858                       |   2|   0|    2|          0|
    |tmp_17_reg_843                       |  32|   0|   32|          0|
    |tmp_18_reg_853                       |  32|   0|   32|          0|
    |tmp_19_reg_879                       |   2|   0|    2|          0|
    |tmp_22_reg_899                       |   1|   0|    1|          0|
    |tmp_s_reg_838                        |  32|   0|   32|          0|
    |trunc_ln105_reg_874                  |  32|   0|   32|          0|
    |trunc_ln106_14_reg_823               |  32|   0|   32|          0|
    |trunc_ln106_15_reg_828               |  32|   0|   32|          0|
    |trunc_ln106_16_reg_833               |  32|   0|   32|          0|
    |trunc_ln106_reg_818                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_848                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_848_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_863                  |  32|   0|   32|          0|
    |u_fu_90                              |  64|   0|   64|          0|
    |v_fu_94                              |  64|   0|   64|          0|
    |xor_ln210_reg_884                    |  64|   0|   64|          0|
    |icmp_ln206_reg_753                   |  64|  32|    1|          0|
    |icmp_ln207_reg_757                   |  64|  32|    1|          0|
    |tmp_18_reg_853                       |  64|  32|   32|          0|
    |trunc_ln106_reg_818                  |  64|  32|   32|          0|
    |trunc_ln125_reg_863                  |  64|  32|   32|          0|
    |xor_ln210_reg_884                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_837_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_841_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_845_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_845_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_845_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_845_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_849_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_849_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_849_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_849_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.4_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v_15                |   in|   64|     ap_none|                                  v_15|        scalar|
|u_13                |   in|   64|     ap_none|                                  u_13|        scalar|
|sub66               |   in|   32|     ap_none|                                 sub66|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                   R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                   R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                   R_Z|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_22_out            |  out|   64|      ap_vld|                              v_22_out|       pointer|
|v_22_out_ap_vld     |  out|    1|      ap_vld|                              v_22_out|       pointer|
|u_20_out            |  out|   64|      ap_vld|                              u_20_out|       pointer|
|u_20_out_ap_vld     |  out|    1|      ap_vld|                              u_20_out|       pointer|
|t_10_out            |  out|   64|      ap_vld|                              t_10_out|       pointer|
|t_10_out_ap_vld     |  out|    1|      ap_vld|                              t_10_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 18 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_13"   --->   Operation 19 'read' 'u_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_15"   --->   Operation 20 'read' 'v_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 21 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 22 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_2" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_15_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_13_read, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i4 %j_2" [src/generic/fp_generic.c:206]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 29 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 30 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 31 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 32 'zext' 'zext_ln206_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 33 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206_1, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 34 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i7, i7 %zext_ln206, i7 3" [src/generic/fp_generic.c:208]   --->   Operation 35 'bitselect' 'bit_sel7' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln208 = xor i1 %bit_sel7, i1 1" [src/generic/fp_generic.c:208]   --->   Operation 36 'xor' 'xor_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln208, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 37 'bitconcatenate' 'xor_ln' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %xor_ln" [src/generic/fp_generic.c:208]   --->   Operation 38 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 39 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:208]   --->   Operation 40 'load' 'R_Z_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 41 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 42 'zext' 'zext_ln208_2' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208_2" [src/generic/fp_generic.c:208]   --->   Operation 43 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 44 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 45 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_2" [src/generic/fp_generic.c:177]   --->   Operation 46 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:208]   --->   Operation 47 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:208]   --->   Operation 48 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 49 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_8 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 53 'zext' 'zext_ln105_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 55 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_8" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_8" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_8" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_8" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_14 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'trunc' 'trunc_ln106_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_15 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'trunc' 'trunc_ln106_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_16 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 68 'trunc' 'trunc_ln106_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 70 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 71 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 72 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_15" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_5 = zext i32 %trunc_ln106_14" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 75 'zext' 'zext_ln123_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_5" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_6 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 77 'zext' 'zext_ln123_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_6, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 79 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i32 %tmp_17" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 81 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_16" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 82 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_6" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 83 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i2 %tmp_16" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 84 'zext' 'zext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_5 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 85 'zext' 'zext_ln130_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_6 = add i32 %trunc_ln106_s, i32 %zext_ln106_5" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 86 'add' 'add_ln130_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_6 = zext i32 %add_ln130_6" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 87 'zext' 'zext_ln130_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.59ns)   --->   "%temp_5 = add i34 %zext_ln130_6, i34 %zext_ln130_5" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 88 'add' 'temp_5' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_5" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 89 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_5, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 90 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_18, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 91 'bitconcatenate' 'and_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln210_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_19, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 92 'bitconcatenate' 'and_ln210_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_2" [src/generic/fp_generic.c:210]   --->   Operation 93 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 94 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln2" [src/generic/fp_generic.c:210]   --->   Operation 95 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_2" [src/generic/fp_generic.c:210]   --->   Operation 96 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%v_load_4 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 97 'load' 'v_load_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln125_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 98 'bitconcatenate' 'shl_ln125_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 99 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns)   --->   "%v_16 = add i64 %tempReg, i64 %v_load_4" [src/generic/fp_generic.c:209]   --->   Operation 100 'add' 'v_16' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%xor_ln105 = xor i64 %shl_ln125_2, i64 %v_16" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 101 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%xor_ln105_22 = xor i64 %v_load_4, i64 %shl_ln125_2" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 102 'xor' 'xor_ln105_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%or_ln105 = or i64 %xor_ln105_22, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 103 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%xor_ln105_23 = xor i64 %or_ln105, i64 %v_16" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 104 'xor' 'xor_ln105_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_23, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 105 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg_5)   --->   "%zext_ln105_9 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 106 'zext' 'zext_ln105_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_5 = add i64 %xor_ln210, i64 %zext_ln105_9" [src/generic/fp_generic.c:210]   --->   Operation 107 'add' 'tempReg_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_16, i64 %v_load_4" [src/generic/fp_generic.c:207]   --->   Operation 108 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 109 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%u_load_3 = load i64 %u" [src/generic/fp_generic.c:210]   --->   Operation 110 'load' 'u_load_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.52ns)   --->   "%u_14 = add i64 %tempReg_5, i64 %u_load_3" [src/generic/fp_generic.c:210]   --->   Operation 111 'add' 'u_14' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%xor_ln105_25 = xor i64 %tempReg_5, i64 %u_14" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 112 'xor' 'xor_ln105_25' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%xor_ln105_26 = xor i64 %u_load_3, i64 %tempReg_5" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 113 'xor' 'xor_ln105_26' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%or_ln105_4 = or i64 %xor_ln105_26, i64 %xor_ln105_25" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 114 'or' 'or_ln105_4' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%xor_ln105_27 = xor i64 %or_ln105_4, i64 %u_14" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 115 'xor' 'xor_ln105_27' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_27, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 116 'bitselect' 'tmp_22' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 117 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_14, i64 %u_load_3" [src/generic/fp_generic.c:207]   --->   Operation 117 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 118 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 135 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 136 'load' 'u_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 137 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_22_out, i64 %v_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_20_out, i64 %u_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_10_out, i64 %t_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%t_load_3 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 119 'load' 't_load_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 120 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 122 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_5, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 123 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%xor_ln105_24 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 124 'xor' 'xor_ln105_24' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%trunc_ln105_6 = trunc i64 %tempReg_5" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 125 'trunc' 'trunc_ln105_6' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_24, i63 %trunc_ln105_6" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 126 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 127 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 128 'bitselect' 'tmp_21' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%carry_8 = or i1 %tmp_22, i1 %tmp_21" [src/generic/fp_generic.c:210]   --->   Operation 129 'or' 'carry_8' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t_7)   --->   "%zext_ln211 = zext i1 %carry_8" [src/generic/fp_generic.c:211]   --->   Operation 130 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_7 = add i64 %t_load_3, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 131 'add' 't_7' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t_7, i64 %t_load_3" [src/generic/fp_generic.c:207]   --->   Operation 132 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 133 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 134 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u                       (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j_2                     (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
sub66_read              (read             ) [ 00000000000]
u_13_read               (read             ) [ 00000000000]
v_15_read               (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 00000000000]
icmp_ln206              (icmp             ) [ 01111111110]
br_ln206                (br               ) [ 00000000000]
zext_ln206              (zext             ) [ 00000000000]
zext_ln206_1            (zext             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
icmp_ln207              (icmp             ) [ 01111111111]
bit_sel7                (bitselect        ) [ 00000000000]
xor_ln208               (xor              ) [ 00000000000]
xor_ln                  (bitconcatenate   ) [ 00000000000]
zext_ln208              (zext             ) [ 00000000000]
R_Z_addr                (getelementptr    ) [ 01100000000]
sub_ln208               (sub              ) [ 00000000000]
zext_ln208_2            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
add_ln206               (add              ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
R_Z_load                (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105_8            (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_14          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_15          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_16          (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_17                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_18                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_5            (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_6            (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_16                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_6            (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_5            (zext             ) [ 00000000000]
zext_ln130_5            (zext             ) [ 00000000000]
add_ln130_6             (add              ) [ 00000000000]
zext_ln130_6            (zext             ) [ 00000000000]
temp_5                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_19                  (partselect       ) [ 01000001000]
and_ln2                 (bitconcatenate   ) [ 00000000000]
and_ln210_2             (bitconcatenate   ) [ 00000000000]
zext_ln210              (zext             ) [ 00000000000]
zext_ln210_2            (zext             ) [ 00000000000]
add_ln210               (add              ) [ 00000000000]
xor_ln210               (xor              ) [ 01000000111]
v_load_4                (load             ) [ 00000000000]
shl_ln125_2             (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_16                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_22            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_23            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_9            (zext             ) [ 00000000000]
tempReg_5               (add              ) [ 01000000011]
v_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_load_3                (load             ) [ 00000000000]
u_14                    (add              ) [ 00000000000]
xor_ln105_25            (xor              ) [ 00000000000]
xor_ln105_26            (xor              ) [ 00000000000]
or_ln105_4              (or               ) [ 00000000000]
xor_ln105_27            (xor              ) [ 00000000000]
tmp_22                  (bitselect        ) [ 01000000001]
u_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load_3                (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln206      (specloopname     ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln105_24            (xor              ) [ 00000000000]
trunc_ln105_6           (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_21                  (bitselect        ) [ 00000000000]
carry_8                 (or               ) [ 00000000000]
zext_ln211              (zext             ) [ 00000000000]
t_7                     (add              ) [ 00000000000]
t_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
u_load                  (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_Z">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_22_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_22_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_20_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_20_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_10_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_10_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="u_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub66_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="u_13_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_13_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v_15_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_15_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvars_iv_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="64" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="R_Z_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p503p1_1_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvars_iv_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln177_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln178_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln178_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln178_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln206_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln206_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln206_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln206_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln207_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bit_sel7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln208_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln208/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln208_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln208_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln208_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln206_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln177_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="al_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bl_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ah_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bh_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln105_8_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_8/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln110_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln105_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln112_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln106_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln106_14_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_14/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln106_15_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_15/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln106_16_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_16/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_17_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="0" index="2" bw="7" slack="0"/>
<pin id="373" dir="0" index="3" bw="7" slack="0"/>
<pin id="374" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln106_s_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="0" index="2" bw="7" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_18_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln106_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln123_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln123_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_5/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln123_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln123_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="33" slack="0"/>
<pin id="416" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_6/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="temp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_16_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="34" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln125_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="34" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_6/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln130_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln130_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln106_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_5/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln130_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="33" slack="1"/>
<pin id="455" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_5/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln130_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_6/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln130_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_6/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="temp_5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="33" slack="0"/>
<pin id="468" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_5/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln105_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="34" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_19_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="34" slack="0"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="0" index="3" bw="7" slack="0"/>
<pin id="480" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="3"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln2/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln210_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="34" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="1"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_2/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln210_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="34" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln210_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln210_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="34" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln210_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="v_load_4_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="7"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_4/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln125_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="3"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_2/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tempReg_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="3"/>
<pin id="531" dir="0" index="2" bw="32" slack="4"/>
<pin id="532" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="v_16_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_16/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln105_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln105_22_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_22/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln105_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln105_23_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_23/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="carry_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln105_9_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_9/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tempReg_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_5/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="v_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="7"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="0" index="2" bw="64" slack="0"/>
<pin id="585" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln178_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="7"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="u_load_3_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="8"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load_3/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="u_14_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_14/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="xor_ln105_25_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_25/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln105_26_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="1"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_26/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln105_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_4/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln105_27_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_27/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_22_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="0" index="2" bw="7" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="u_5_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="8"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="64" slack="0"/>
<pin id="635" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln178_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="8"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="t_load_3_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="9"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_3/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="bit_sel4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="2"/>
<pin id="649" dir="0" index="2" bw="7" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln105_24_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_24/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln105_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="2"/>
<pin id="661" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_6/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln105_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="63" slack="0"/>
<pin id="666" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln105_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="3"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_21_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="carry_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_8/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln211_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="t_7_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_7/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="9"/>
<pin id="700" dir="0" index="1" bw="64" slack="0"/>
<pin id="701" dir="0" index="2" bw="64" slack="0"/>
<pin id="702" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln178_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="0" index="1" bw="64" slack="9"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="t_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="8"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="u_load_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="8"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="v_load_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="8"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="722" class="1005" name="t_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="730" class="1005" name="u_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="738" class="1005" name="v_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="746" class="1005" name="j_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln206_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="8"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="757" class="1005" name="icmp_ln207_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="7"/>
<pin id="759" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="764" class="1005" name="R_Z_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="1"/>
<pin id="766" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="p503p1_1_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="1"/>
<pin id="771" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="al_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="779" class="1005" name="bl_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="784" class="1005" name="ah_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="789" class="1005" name="bh_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln105_8_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_8 "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln110_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="806" class="1005" name="zext_ln105_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln112_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="818" class="1005" name="trunc_ln106_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="4"/>
<pin id="820" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln106_14_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_14 "/>
</bind>
</comp>

<comp id="828" class="1005" name="trunc_ln106_15_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_15 "/>
</bind>
</comp>

<comp id="833" class="1005" name="trunc_ln106_16_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_16 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_s_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_17_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln106_s_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_18_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="3"/>
<pin id="855" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_16_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="1"/>
<pin id="860" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="863" class="1005" name="trunc_ln125_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="3"/>
<pin id="865" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="869" class="1005" name="add_ln130_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="33" slack="1"/>
<pin id="871" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="874" class="1005" name="trunc_ln105_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_19_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="1"/>
<pin id="881" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="884" class="1005" name="xor_ln210_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tempReg_5_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_5 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_22_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="84" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="84" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="198"><net_src comp="126" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="114" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="219" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="108" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="228" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="236" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="277"><net_src comp="102" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="236" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="288"><net_src comp="219" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="160" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="173" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="160" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="173" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="346"><net_src comp="179" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="183" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="187" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="191" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="179" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="187" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="183" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="191" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="399" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="437"><net_src comp="418" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="448"><net_src comp="441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="465" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="52" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="56" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="499" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="485" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="40" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="518" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="521" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="518" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="521" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="534" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="58" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="534" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="518" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="593" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="601" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="596" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="58" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="48" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="596" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="593" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="651"><net_src comp="78" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="80" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="667"><net_src comp="82" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="653" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="662" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="58" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="48" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="675" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="643" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="704"><net_src comp="643" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="725"><net_src comp="86" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="733"><net_src comp="90" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="741"><net_src comp="94" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="749"><net_src comp="98" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="756"><net_src comp="222" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="240" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="767"><net_src comp="153" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="772"><net_src comp="166" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="777"><net_src comp="295" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="782"><net_src comp="299" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="787"><net_src comp="303" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="792"><net_src comp="313" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="797"><net_src comp="323" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="803"><net_src comp="328" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="809"><net_src comp="333" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="815"><net_src comp="338" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="821"><net_src comp="343" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="826"><net_src comp="347" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="831"><net_src comp="351" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="836"><net_src comp="355" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="841"><net_src comp="359" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="846"><net_src comp="369" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="851"><net_src comp="379" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="856"><net_src comp="389" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="861"><net_src comp="424" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="866"><net_src comp="434" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="872"><net_src comp="444" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="877"><net_src comp="471" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="882"><net_src comp="475" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="887"><net_src comp="512" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="893"><net_src comp="576" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="902"><net_src comp="623" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="683" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_Z | {}
	Port: v_22_out | {9 }
	Port: u_20_out | {9 }
	Port: t_10_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : v_15 | {1 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : u_13 | {1 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : R_Z | {1 2 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.4_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		zext_ln206_1 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		bit_sel7 : 3
		xor_ln208 : 4
		xor_ln : 4
		zext_ln208 : 5
		R_Z_addr : 6
		R_Z_load : 7
		sub_ln208 : 3
		zext_ln208_2 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_14 : 1
		trunc_ln106_15 : 1
		trunc_ln106_16 : 1
		tmp_s : 1
		tmp_17 : 1
		trunc_ln106_s : 1
		tmp_18 : 1
	State 5
		add_ln123 : 1
		zext_ln123_6 : 2
		temp : 3
		tmp_16 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_6 : 1
		zext_ln130_6 : 2
		temp_5 : 3
		trunc_ln105 : 4
		tmp_19 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_16 : 1
		xor_ln105 : 2
		xor_ln105_22 : 1
		or_ln105 : 2
		xor_ln105_23 : 2
		carry : 2
		zext_ln105_9 : 3
		tempReg_5 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_14 : 1
		xor_ln105_25 : 2
		xor_ln105_26 : 1
		or_ln105_4 : 2
		xor_ln105_27 : 2
		tmp_22 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_24 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_21 : 2
		carry_8 : 3
		zext_ln211 : 3
		t_7 : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_179         |    4    |   165   |    50   |
|    mul   |          grp_fu_183         |    4    |   165   |    50   |
|          |          grp_fu_187         |    4    |   165   |    50   |
|          |          grp_fu_191         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln206_fu_284      |    0    |    0    |    13   |
|          |       add_ln123_fu_408      |    0    |    0    |    39   |
|          |         temp_fu_418         |    0    |    0    |    40   |
|          |       add_ln130_fu_444      |    0    |    0    |    39   |
|          |      add_ln130_6_fu_456     |    0    |    0    |    39   |
|    add   |        temp_5_fu_465        |    0    |    0    |    40   |
|          |       add_ln210_fu_506      |    0    |    0    |    71   |
|          |         v_16_fu_534         |    0    |    0    |    71   |
|          |       tempReg_5_fu_576      |    0    |    0    |    71   |
|          |         u_14_fu_596         |    0    |    0    |    71   |
|          |          t_7_fu_692         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln208_fu_254      |    0    |    0    |    2    |
|          |       xor_ln210_fu_512      |    0    |    0    |    64   |
|          |       xor_ln105_fu_540      |    0    |    0    |    64   |
|          |     xor_ln105_22_fu_546     |    0    |    0    |    64   |
|    xor   |     xor_ln105_23_fu_558     |    0    |    0    |    64   |
|          |     xor_ln105_25_fu_601     |    0    |    0    |    64   |
|          |     xor_ln105_26_fu_606     |    0    |    0    |    64   |
|          |     xor_ln105_27_fu_617     |    0    |    0    |    64   |
|          |     xor_ln105_24_fu_653     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_5_fu_581         |    0    |    0    |    64   |
|  select  |          u_5_fu_631         |    0    |    0    |    64   |
|          |          t_5_fu_698         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_552       |    0    |    0    |    64   |
|    or    |      or_ln105_4_fu_611      |    0    |    0    |    64   |
|          |        carry_8_fu_683       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_670      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_222      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_240      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_273      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_102       |    0    |    0    |    0    |
|          |    sub66_read_read_fu_108   |    0    |    0    |    0    |
|   read   |    u_13_read_read_fu_114    |    0    |    0    |    0    |
|          |    v_15_read_read_fu_120    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_126 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_132   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_139   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_146   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_195   |    0    |    0    |    0    |
|          |      zext_ln206_fu_228      |    0    |    0    |    0    |
|          |     zext_ln206_1_fu_232     |    0    |    0    |    0    |
|          |      zext_ln208_fu_268      |    0    |    0    |    0    |
|          |     zext_ln208_2_fu_279     |    0    |    0    |    0    |
|          |     zext_ln105_8_fu_323     |    0    |    0    |    0    |
|          |      zext_ln110_fu_328      |    0    |    0    |    0    |
|          |      zext_ln105_fu_333      |    0    |    0    |    0    |
|          |      zext_ln112_fu_338      |    0    |    0    |    0    |
|          |      zext_ln106_fu_399      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_402      |    0    |    0    |    0    |
|          |     zext_ln123_5_fu_405     |    0    |    0    |    0    |
|          |     zext_ln123_6_fu_414     |    0    |    0    |    0    |
|          |     zext_ln106_6_fu_438     |    0    |    0    |    0    |
|          |      zext_ln130_fu_441      |    0    |    0    |    0    |
|          |     zext_ln106_5_fu_450     |    0    |    0    |    0    |
|          |     zext_ln130_5_fu_453     |    0    |    0    |    0    |
|          |     zext_ln130_6_fu_461     |    0    |    0    |    0    |
|          |      zext_ln210_fu_499      |    0    |    0    |    0    |
|          |     zext_ln210_2_fu_503     |    0    |    0    |    0    |
|          |     zext_ln105_9_fu_572     |    0    |    0    |    0    |
|          |      zext_ln211_fu_688      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_236     |    0    |    0    |    0    |
|          |          al_fu_295          |    0    |    0    |    0    |
|          |          bl_fu_299          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_343     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_14_fu_347    |    0    |    0    |    0    |
|          |    trunc_ln106_15_fu_351    |    0    |    0    |    0    |
|          |    trunc_ln106_16_fu_355    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_434     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_471     |    0    |    0    |    0    |
|          |     trunc_ln105_6_fu_659    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       bit_sel7_fu_246       |    0    |    0    |    0    |
|          |         carry_fu_564        |    0    |    0    |    0    |
| bitselect|        tmp_22_fu_623        |    0    |    0    |    0    |
|          |       bit_sel4_fu_646       |    0    |    0    |    0    |
|          |        tmp_21_fu_675        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        xor_ln_fu_260        |    0    |    0    |    0    |
|          |        and_ln2_fu_485       |    0    |    0    |    0    |
|bitconcatenate|      and_ln210_2_fu_492     |    0    |    0    |    0    |
|          |      shl_ln125_2_fu_521     |    0    |    0    |    0    |
|          |        tempReg_fu_528       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_662     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_303          |    0    |    0    |    0    |
|          |          bh_fu_313          |    0    |    0    |    0    |
|          |         tmp_s_fu_359        |    0    |    0    |    0    |
|partselect|        tmp_17_fu_369        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_379    |    0    |    0    |    0    |
|          |        tmp_18_fu_389        |    0    |    0    |    0    |
|          |        tmp_16_fu_424        |    0    |    0    |    0    |
|          |        tmp_19_fu_475        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1666  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   R_Z_addr_reg_764   |    4   |
|   add_ln130_reg_869  |   33   |
|      ah_reg_784      |   32   |
|      al_reg_774      |   32   |
|      bh_reg_789      |   32   |
|      bl_reg_779      |   32   |
|  icmp_ln206_reg_753  |    1   |
|  icmp_ln207_reg_757  |    1   |
|      j_2_reg_746     |    4   |
| p503p1_1_addr_reg_769|    3   |
|       t_reg_722      |   64   |
|   tempReg_5_reg_890  |   64   |
|    tmp_16_reg_858    |    2   |
|    tmp_17_reg_843    |   32   |
|    tmp_18_reg_853    |   32   |
|    tmp_19_reg_879    |    2   |
|    tmp_22_reg_899    |    1   |
|     tmp_s_reg_838    |   32   |
|  trunc_ln105_reg_874 |   32   |
|trunc_ln106_14_reg_823|   32   |
|trunc_ln106_15_reg_828|   32   |
|trunc_ln106_16_reg_833|   32   |
|  trunc_ln106_reg_818 |   32   |
| trunc_ln106_s_reg_848|   32   |
|  trunc_ln125_reg_863 |   32   |
|       u_reg_730      |   64   |
|       v_reg_738      |   64   |
|   xor_ln210_reg_884  |   64   |
| zext_ln105_8_reg_794 |   64   |
|  zext_ln105_reg_806  |   64   |
|  zext_ln110_reg_800  |   64   |
|  zext_ln112_reg_812  |   64   |
+----------------------+--------+
|         Total        |  1075  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_179    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1666  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1075  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1735  |  1756  |
+-----------+--------+--------+--------+--------+
