# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do t_ff_jk_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:51 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v 
# -- Compiling module d_ff_3_sr_wr
# 
# Top level modules:
# 	d_ff_3_sr_wr
# End time: 14:33:51 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/jk_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:51 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/jk_ff.v 
# -- Compiling module jk_ff
# 
# Top level modules:
# 	jk_ff
# End time: 14:33:51 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/t_ff {C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:51 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/t_ff" C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk.v 
# -- Compiling module t_ff_jk
# 
# Top level modules:
# 	t_ff_jk
# End time: 14:33:51 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:04 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v 
# -- Compiling module t_ff_jk_tb
# 
# Top level modules:
# 	t_ff_jk_tb
# End time: 14:34:04 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.t_ff_jk_tb
# vsim work.t_ff_jk_tb 
# Start time: 14:34:07 on Oct 09,2019
# Loading work.t_ff_jk_tb
# Loading work.t_ff_jk
# Loading work.jk_ff
# Loading work.d_ff_3_sr_wr
# ** Warning: (vsim-3017) C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v(5): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /t_ff_jk_tb/dut File: C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk.v
# ** Warning: (vsim-3722) C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v(5): [TFMPC] - Missing connection for port 'Qn'.
vlog -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:33 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v 
# -- Compiling module t_ff_jk_tb
# ** Error: C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v(12): (vlog-2730) Undefined variable: 'rstn'.
# End time: 14:34:34 on Oct 09,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:46 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v 
# -- Compiling module t_ff_jk_tb
# 
# Top level modules:
# 	t_ff_jk_tb
# End time: 14:34:46 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.t_ff_jk_tb
add wave -position insertpoint  \
sim:/t_ff_jk_tb/rstn \
sim:/t_ff_jk_tb/clk \
sim:/t_ff_jk_tb/T \
sim:/t_ff_jk_tb/Q \
sim:/t_ff_jk_tb/Qn
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v(19)
#    Time: 100 ps  Iteration: 0  Instance: /t_ff_jk_tb
# 1
# Break in Module t_ff_jk_tb at C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v line 19
vlog -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v 
# -- Compiling module t_ff_jk_tb
# 
# Top level modules:
# 	t_ff_jk_tb
# End time: 14:36:14 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.t_ff_jk_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v(22)
#    Time: 150 ps  Iteration: 0  Instance: /t_ff_jk_tb
# 1
# Break in Module t_ff_jk_tb at C:/Users/home/Documents/Fpga_proj/t_ff/t_ff_jk_tb.v line 22
# End time: 14:37:11 on Oct 09,2019, Elapsed time: 0:03:04
# Errors: 2, Warnings: 2
