Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 17:40:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.077        0.000                      0                 1548        0.024        0.000                      0                 1548       54.305        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.077        0.000                      0                 1544        0.024        0.000                      0                 1544       54.305        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.518        0.000                      0                    4        1.166        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.077ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.688ns  (logic 4.705ns (18.316%)  route 20.983ns (81.684%))
  Logic Levels:           24  (LUT5=6 LUT6=15 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.839    28.154    sm/D_registers_q_reg[1][0]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.278 f  sm/D_states_q[3]_i_18/O
                         net (fo=3, routed)           0.601    28.879    sm/D_states_q[3]_i_18_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.124    29.003 f  sm/D_states_q[0]_i_9/O
                         net (fo=1, routed)           0.580    29.583    sm/D_states_q[0]_i_9_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.707 r  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.000    29.707    sm/D_states_q[0]_i_4_n_0
    SLICE_X63Y70         MUXF7 (Prop_muxf7_I0_O)      0.238    29.945 r  sm/D_states_q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    29.945    sm/D_states_q_reg[0]_i_2_n_0
    SLICE_X63Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    30.049 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.836    30.885    sm/D_states_d__0[0]
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X59Y69         FDSE (Setup_fdse_C_D)       -0.273   115.962    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        115.962    
                         arrival time                         -30.885    
  -------------------------------------------------------------------
                         slack                                 85.077    

Slack (MET) :             85.126ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.123ns  (logic 4.617ns (18.377%)  route 20.506ns (81.623%))
  Logic Levels:           22  (LUT4=1 LUT5=7 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 115.992 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           0.980    27.295    sm/D_registers_q_reg[1][0]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.419 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.005    28.423    sm/M_alum_out[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I4_O)        0.150    28.573 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.797    29.370    sm/brams/override_address[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I2_O)        0.352    29.722 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.598    30.320    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.476   115.992    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.249    
                         clock uncertainty           -0.035   116.214    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.446    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.446    
                         arrival time                         -30.320    
  -------------------------------------------------------------------
                         slack                                 85.126    

Slack (MET) :             85.234ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.217ns  (logic 4.591ns (18.206%)  route 20.626ns (81.794%))
  Logic Levels:           22  (LUT4=1 LUT5=7 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 115.992 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           0.980    27.295    sm/D_registers_q_reg[1][0]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.419 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.005    28.423    sm/M_alum_out[0]
    SLICE_X51Y74         LUT5 (Prop_lut5_I4_O)        0.150    28.573 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.797    29.370    sm/brams/override_address[0]
    SLICE_X49Y78         LUT4 (Prop_lut4_I0_O)        0.326    29.696 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.718    30.414    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.476   115.992    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.249    
                         clock uncertainty           -0.035   116.214    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.648    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.648    
                         arrival time                         -30.414    
  -------------------------------------------------------------------
                         slack                                 85.234    

Slack (MET) :             85.280ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.499ns  (logic 4.705ns (18.452%)  route 20.794ns (81.548%))
  Logic Levels:           24  (LUT5=6 LUT6=15 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.839    28.154    sm/D_registers_q_reg[1][0]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.278 f  sm/D_states_q[3]_i_18/O
                         net (fo=3, routed)           0.601    28.879    sm/D_states_q[3]_i_18_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.124    29.003 f  sm/D_states_q[0]_i_9/O
                         net (fo=1, routed)           0.580    29.583    sm/D_states_q[0]_i_9_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.707 r  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.000    29.707    sm/D_states_q[0]_i_4_n_0
    SLICE_X63Y70         MUXF7 (Prop_muxf7_I0_O)      0.238    29.945 r  sm/D_states_q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    29.945    sm/D_states_q_reg[0]_i_2_n_0
    SLICE_X63Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    30.049 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.646    30.696    sm/D_states_d__0[0]
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X59Y69         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X59Y69         FDSE (Setup_fdse_C_D)       -0.259   115.976    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.976    
                         arrival time                         -30.696    
  -------------------------------------------------------------------
                         slack                                 85.280    

Slack (MET) :             85.538ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.250ns  (logic 4.705ns (18.633%)  route 20.545ns (81.367%))
  Logic Levels:           24  (LUT5=6 LUT6=15 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.839    28.154    sm/D_registers_q_reg[1][0]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.278 f  sm/D_states_q[3]_i_18/O
                         net (fo=3, routed)           0.601    28.879    sm/D_states_q[3]_i_18_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I4_O)        0.124    29.003 f  sm/D_states_q[0]_i_9/O
                         net (fo=1, routed)           0.580    29.583    sm/D_states_q[0]_i_9_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.707 r  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.000    29.707    sm/D_states_q[0]_i_4_n_0
    SLICE_X63Y70         MUXF7 (Prop_muxf7_I0_O)      0.238    29.945 r  sm/D_states_q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    29.945    sm/D_states_q_reg[0]_i_2_n_0
    SLICE_X63Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    30.049 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.398    30.447    sm/D_states_d__0[0]
    SLICE_X63Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X63Y70         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X63Y70         FDSE (Setup_fdse_C_D)       -0.250   115.986    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -30.447    
  -------------------------------------------------------------------
                         slack                                 85.538    

Slack (MET) :             85.561ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.413ns  (logic 4.745ns (18.671%)  route 20.668ns (81.329%))
  Logic Levels:           23  (LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 116.016 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.474    27.789    sm/D_registers_q_reg[1][0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.913 f  sm/D_states_q[2]_i_11/O
                         net (fo=3, routed)           0.805    28.717    sm/D_states_q[2]_i_11_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    28.841 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000    28.841    sm/D_states_q[4]_i_12_n_0
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    29.050 f  sm/D_states_q_reg[4]_i_4/O
                         net (fo=3, routed)           0.602    29.653    sm/D_states_q_reg[4]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.297    29.950 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.610    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501   116.016    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.274    
                         clock uncertainty           -0.035   116.239    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.067   116.172    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.172    
                         arrival time                         -30.610    
  -------------------------------------------------------------------
                         slack                                 85.561    

Slack (MET) :             85.609ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.348ns  (logic 4.363ns (17.212%)  route 20.985ns (82.788%))
  Logic Levels:           22  (LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 r  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 r  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 r  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 r  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 r  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.474    27.789    sm/D_registers_q_reg[1][0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.913 r  sm/D_states_q[2]_i_11/O
                         net (fo=3, routed)           1.226    29.139    sm/D_states_q[2]_i_11_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.590    29.853    sm/D_states_q[1]_i_4_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    29.977 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.569    30.545    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.081   116.155    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.155    
                         arrival time                         -30.545    
  -------------------------------------------------------------------
                         slack                                 85.609    

Slack (MET) :             85.843ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.151ns  (logic 4.363ns (17.347%)  route 20.788ns (82.653%))
  Logic Levels:           22  (LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 116.015 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 r  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 r  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 r  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 r  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 r  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           0.980    27.295    sm/D_registers_q_reg[1][0]
    SLICE_X56Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.419 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.565    28.984    sm/M_alum_out[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124    29.108 r  sm/D_states_q[3]_i_5/O
                         net (fo=3, routed)           0.455    29.563    sm/D_states_q[3]_i_5_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124    29.687 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.348    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.500   116.015    sm/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.273    
                         clock uncertainty           -0.035   116.238    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)       -0.047   116.191    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.191    
                         arrival time                         -30.348    
  -------------------------------------------------------------------
                         slack                                 85.843    

Slack (MET) :             85.851ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.129ns  (logic 4.745ns (18.883%)  route 20.384ns (81.117%))
  Logic Levels:           23  (LUT5=6 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 116.016 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 f  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 f  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 f  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 f  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 f  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.474    27.789    sm/D_registers_q_reg[1][0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.913 f  sm/D_states_q[2]_i_11/O
                         net (fo=3, routed)           0.805    28.717    sm/D_states_q[2]_i_11_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124    28.841 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000    28.841    sm/D_states_q[4]_i_12_n_0
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I0_O)      0.209    29.050 f  sm/D_states_q_reg[4]_i_4/O
                         net (fo=3, routed)           0.599    29.650    sm/D_states_q_reg[4]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.297    29.947 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.326    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501   116.016    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.274    
                         clock uncertainty           -0.035   116.239    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.062   116.177    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.177    
                         arrival time                         -30.326    
  -------------------------------------------------------------------
                         slack                                 85.851    

Slack (MET) :             85.879ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.113ns  (logic 4.363ns (17.373%)  route 20.750ns (82.627%))
  Logic Levels:           22  (LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    display/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          3.395     9.048    sm/M_display_reading
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.200 r  sm/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           1.059    10.259    sm/D_registers_q[7][15]_i_54_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.326    10.585 r  sm/D_registers_q[7][15]_i_31/O
                         net (fo=1, routed)           1.083    11.668    sm/D_registers_q[7][15]_i_31_n_0
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.124    11.792 r  sm/D_registers_q[7][15]_i_13/O
                         net (fo=72, routed)          2.280    14.073    sm/D_registers_q[7][15]_i_13_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.197 r  sm/D_registers_q[7][1]_i_12/O
                         net (fo=1, routed)           0.000    14.197    sm/D_registers_q[7][1]_i_12_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  sm/D_registers_q_reg[7][1]_i_7/O
                         net (fo=78, routed)          1.520    15.933    sm/D_states_q_reg[3]_rep__0_0[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.325    16.258 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.464    16.722    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.348    17.070 f  sm/D_registers_q[7][13]_i_28/O
                         net (fo=1, routed)           0.474    17.544    L_reg/D_registers_q[7][18]_i_31_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.668 r  L_reg/D_registers_q[7][13]_i_26/O
                         net (fo=2, routed)           0.580    18.248    L_reg/D_registers_q[7][13]_i_26_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.372 f  L_reg/D_registers_q[7][18]_i_31/O
                         net (fo=1, routed)           0.705    19.077    L_reg/D_registers_q[7][18]_i_31_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    19.201 r  L_reg/D_registers_q[7][18]_i_29/O
                         net (fo=2, routed)           0.680    19.881    L_reg/D_registers_q[7][18]_i_29_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.005 r  L_reg/D_registers_q[7][18]_i_26/O
                         net (fo=1, routed)           0.793    20.798    L_reg/D_registers_q[7][18]_i_26_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.922 r  L_reg/D_registers_q[7][18]_i_14/O
                         net (fo=3, routed)           0.596    21.519    L_reg/D_registers_q[7][18]_i_14_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.150    21.669 r  L_reg/D_registers_q[7][20]_i_14/O
                         net (fo=4, routed)           0.589    22.258    L_reg/D_registers_q[7][20]_i_14_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.321    22.579 r  L_reg/D_registers_q[7][21]_i_12/O
                         net (fo=2, routed)           0.604    23.183    L_reg/D_registers_q[7][21]_i_12_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.332    23.515 r  L_reg/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.571    24.087    L_reg/D_registers_q[7][0]_i_12_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.211 r  L_reg/D_registers_q[7][0]_i_10/O
                         net (fo=2, routed)           0.295    24.506    L_reg/D_registers_q[7][0]_i_10_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.630 r  L_reg/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.715    25.345    L_reg/D_registers_q[7][0]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.469 r  L_reg/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.722    26.191    L_reg/D_registers_q[7][0]_i_7_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124    26.315 r  L_reg/D_registers_q[7][0]_i_5/O
                         net (fo=6, routed)           1.474    27.789    sm/D_registers_q_reg[1][0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.913 r  sm/D_states_q[2]_i_11/O
                         net (fo=3, routed)           1.226    29.139    sm/D_states_q[2]_i_11_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    29.263 f  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.586    29.848    sm/D_states_q[1]_i_4_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.124    29.972 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338    30.310    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.047   116.189    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.189    
                         arrival time                         -30.310    
  -------------------------------------------------------------------
                         slack                                 85.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.877    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.877    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.877    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.877    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.060%)  route 0.299ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.299     1.964    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.868    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.060%)  route 0.299ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.299     1.964    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X64Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.868    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y33   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y73   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y72   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y75   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y72   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y75   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y75   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.704ns (13.656%)  route 4.451ns (86.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=162, routed)         2.340     7.993    sm/D_states_q[6]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124     8.117 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.254     9.371    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.495 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.857    10.352    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   115.870    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.870    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                105.518    

Slack (MET) :             105.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.704ns (13.656%)  route 4.451ns (86.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=162, routed)         2.340     7.993    sm/D_states_q[6]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124     8.117 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.254     9.371    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.495 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.857    10.352    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   115.870    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.870    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                105.518    

Slack (MET) :             105.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.704ns (13.656%)  route 4.451ns (86.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=162, routed)         2.340     7.993    sm/D_states_q[6]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124     8.117 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.254     9.371    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.495 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.857    10.352    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   115.870    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.870    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                105.518    

Slack (MET) :             105.518ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.704ns (13.656%)  route 4.451ns (86.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  sm/D_states_q_reg[6]/Q
                         net (fo=162, routed)         2.340     7.993    sm/D_states_q[6]
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124     8.117 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           1.254     9.371    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.495 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.857    10.352    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.266    
                         clock uncertainty           -0.035   116.231    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.361   115.870    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.870    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                105.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.186ns (16.544%)  route 0.938ns (83.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.598     2.267    sm/D_states_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.486    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.186ns (16.544%)  route 0.938ns (83.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.598     2.267    sm/D_states_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.486    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.186ns (16.544%)  route 0.938ns (83.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.598     2.267    sm/D_states_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.486    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.186ns (16.544%)  route 0.938ns (83.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.584     1.528    sm/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 f  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.598     2.267    sm/D_states_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.312 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     2.652    fifo_reset_cond/AS[0]
    SLICE_X60Y76         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y76         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.486    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.429ns  (logic 12.186ns (33.452%)  route 24.243ns (66.548%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.989    32.103    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.227 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.904    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    33.028 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.948    33.976    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    34.100 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.882    37.982    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.550 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.550    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.233ns  (logic 12.424ns (34.289%)  route 23.809ns (65.712%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.989    32.103    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.227 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.904    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124    33.028 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.948    33.976    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.152    34.128 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.448    37.576    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.354 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.354    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.071ns  (logic 12.191ns (33.798%)  route 23.880ns (66.202%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.166    32.279    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    32.403 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    33.070    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.194 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.598    33.792    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.124    33.916 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.703    37.619    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.192 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.192    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.777ns  (logic 12.397ns (34.650%)  route 23.380ns (65.350%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.166    32.279    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    32.403 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    33.070    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.194 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.818    34.012    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.150    34.162 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.983    37.145    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    40.898 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.898    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.586ns  (logic 12.382ns (34.796%)  route 23.204ns (65.204%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.166    32.279    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    32.403 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    33.070    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.194 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.820    34.014    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.148    34.162 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.804    36.967    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    40.707 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.707    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.312ns  (logic 12.141ns (34.382%)  route 23.171ns (65.618%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.166    32.279    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    32.403 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    33.070    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.194 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.820    34.014    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.124    34.138 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.771    36.910    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    40.433 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.433    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.165ns  (logic 12.156ns (34.570%)  route 23.009ns (65.430%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.942     7.519    L_reg/M_sm_pac[7]
    SLICE_X41Y60         LUT5 (Prop_lut5_I0_O)        0.152     7.671 r  L_reg/L_788a9fe2_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.795     8.466    L_reg/L_788a9fe2_remainder0_carry_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.332     8.798 f  L_reg/L_788a9fe2_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.852     9.649    L_reg/L_788a9fe2_remainder0_carry_i_13_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.801 f  L_reg/L_788a9fe2_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.470    L_reg/L_788a9fe2_remainder0_carry_i_19_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.830 r  L_reg/L_788a9fe2_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.887    11.717    L_reg/L_788a9fe2_remainder0_carry_i_10_n_0
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.326    12.043 r  L_reg/L_788a9fe2_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.043    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.556 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.556    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.775 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.837    13.612    L_reg/L_788a9fe2_remainder0[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.319    13.931 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.858    14.789    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.328    15.117 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.665    15.782    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I3_O)        0.148    15.930 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.328    17.258    L_reg/i__carry__1_i_9_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.352    17.610 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    18.455    L_reg/i__carry_i_19_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.356    18.811 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.839    19.650    L_reg/i__carry_i_11_n_0
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.348    19.998 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 f  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    22.262    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2[1]
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.565 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.723    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.847 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.159    24.006    L_reg/i__carry_i_14_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.152    24.158 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.687    24.845    L_reg/i__carry_i_25_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.236    26.407    L_reg/i__carry_i_20_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.531 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    27.007    L_reg/i__carry_i_13_n_0
    SLICE_X38Y56         LUT3 (Prop_lut3_I1_O)        0.150    27.157 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.969    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.328    28.297 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.297    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.847 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.847    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.961 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.961    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.075    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.297 r  aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.125    aseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.299    30.424 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.565    30.989    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.113 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.166    32.279    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    32.403 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    33.070    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.194 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.818    34.012    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.124    34.136 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.611    36.748    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.286 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.286    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.960ns  (logic 11.595ns (33.166%)  route 23.365ns (66.834%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.982     7.562    L_reg/M_sm_pbc[4]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.686 f  L_reg/L_788a9fe2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.806     8.492    L_reg/L_788a9fe2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.616 f  L_reg/L_788a9fe2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.830     9.446    L_reg/L_788a9fe2_remainder0_carry_i_12__0_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.598 f  L_reg/L_788a9fe2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.266    L_reg/L_788a9fe2_remainder0_carry_i_20__0_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.626 r  L_reg/L_788a9fe2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.984    11.610    L_reg/L_788a9fe2_remainder0_carry_i_10__0_n_0
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.326    11.936 r  L_reg/L_788a9fe2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.480 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.124    L_reg/L_788a9fe2_remainder0_1[2]
    SLICE_X37Y65         LUT4 (Prop_lut4_I1_O)        0.327    13.451 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.304    14.755    L_reg/i__carry_i_13__2_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.326    15.081 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.746    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I3_O)        0.152    15.898 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.051    16.949    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.354    17.303 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.948    18.251    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.354    18.605 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.432    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.324    20.082    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.589 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.589    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.703    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.016 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    21.985    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.306    22.291 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.790    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.914 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.805    23.719    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.124    23.843 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    24.684    L_reg/i__carry_i_13__1_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.152    24.836 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    25.688    L_reg/i__carry_i_23__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326    26.014 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.819    26.833    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.985 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.593    27.577    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.903 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.903    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.453 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.453    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.789 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.662    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.299    29.961 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.007    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.028    32.159    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.283 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.835    33.118    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I0_O)        0.124    33.242 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.297    36.539    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.084 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.084    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.913ns  (logic 11.785ns (33.754%)  route 23.128ns (66.246%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.982     7.562    L_reg/M_sm_pbc[4]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.686 f  L_reg/L_788a9fe2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.806     8.492    L_reg/L_788a9fe2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.616 f  L_reg/L_788a9fe2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.830     9.446    L_reg/L_788a9fe2_remainder0_carry_i_12__0_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.598 f  L_reg/L_788a9fe2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.266    L_reg/L_788a9fe2_remainder0_carry_i_20__0_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.626 r  L_reg/L_788a9fe2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.984    11.610    L_reg/L_788a9fe2_remainder0_carry_i_10__0_n_0
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.326    11.936 r  L_reg/L_788a9fe2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.480 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.124    L_reg/L_788a9fe2_remainder0_1[2]
    SLICE_X37Y65         LUT4 (Prop_lut4_I1_O)        0.327    13.451 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.304    14.755    L_reg/i__carry_i_13__2_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.326    15.081 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.746    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I3_O)        0.152    15.898 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.051    16.949    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.354    17.303 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.948    18.251    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.354    18.605 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.432    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.324    20.082    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.589 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.589    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.703    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.016 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    21.985    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.306    22.291 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.790    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.914 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.805    23.719    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.124    23.843 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    24.684    L_reg/i__carry_i_13__1_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.152    24.836 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    25.688    L_reg/i__carry_i_23__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326    26.014 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.819    26.833    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.985 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.593    27.577    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.903 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.903    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.453 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.453    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.789 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.662    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.299    29.961 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.007    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.028    32.159    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.283 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.662    32.945    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I1_O)        0.150    33.095 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.233    36.328    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.037 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.037    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.866ns  (logic 11.594ns (33.252%)  route 23.272ns (66.748%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.982     7.562    L_reg/M_sm_pbc[4]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.686 f  L_reg/L_788a9fe2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.806     8.492    L_reg/L_788a9fe2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.616 f  L_reg/L_788a9fe2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.830     9.446    L_reg/L_788a9fe2_remainder0_carry_i_12__0_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.598 f  L_reg/L_788a9fe2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.266    L_reg/L_788a9fe2_remainder0_carry_i_20__0_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.626 r  L_reg/L_788a9fe2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.984    11.610    L_reg/L_788a9fe2_remainder0_carry_i_10__0_n_0
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.326    11.936 r  L_reg/L_788a9fe2_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.480 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.124    L_reg/L_788a9fe2_remainder0_1[2]
    SLICE_X37Y65         LUT4 (Prop_lut4_I1_O)        0.327    13.451 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.304    14.755    L_reg/i__carry_i_13__2_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.326    15.081 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    15.746    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X37Y64         LUT5 (Prop_lut5_I3_O)        0.152    15.898 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.051    16.949    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.354    17.303 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.948    18.251    L_reg/i__carry_i_19__1_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.354    18.605 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.432    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.326    19.758 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.324    20.082    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.589 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.589    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.703    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.016 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.969    21.985    L_reg/L_788a9fe2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.306    22.291 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.499    22.790    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.914 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.805    23.719    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.124    23.843 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.841    24.684    L_reg/i__carry_i_13__1_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.152    24.836 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.851    25.688    L_reg/i__carry_i_23__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326    26.014 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.819    26.833    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.985 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.593    27.577    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.326    27.903 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.903    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.453 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.453    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.567    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.789 r  bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.662    bseg_driver/decimal_renderer/L_788a9fe2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.299    29.961 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.552    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.676 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.007    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.131 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.028    32.159    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.283 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.662    32.945    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I0_O)        0.124    33.069 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.377    36.446    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.990 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.990    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1367045236[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.476ns (73.881%)  route 0.522ns (26.119%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.590     1.534    forLoop_idx_0_1367045236[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1367045236[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1367045236[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.770    forLoop_idx_0_1367045236[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  forLoop_idx_0_1367045236[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.867    forLoop_idx_0_1367045236[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  forLoop_idx_0_1367045236[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.398     2.310    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.532 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1338224266[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.421ns (70.631%)  route 0.591ns (29.369%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.536    forLoop_idx_0_1338224266[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1338224266[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1338224266[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.176     1.852    forLoop_idx_0_1338224266[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.897 r  forLoop_idx_0_1338224266[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.415     2.312    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.547 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.547    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.373ns (67.654%)  route 0.656ns (32.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.581     1.525    display/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.656     2.345    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.553 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.553    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.383ns (67.354%)  route 0.670ns (32.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    display/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.670     2.338    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.580 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.580    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1367045236[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.454ns (71.103%)  route 0.591ns (28.897%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    forLoop_idx_0_1367045236[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_1367045236[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1367045236[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.138     1.814    forLoop_idx_0_1367045236[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  forLoop_idx_0_1367045236[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.918    forLoop_idx_0_1367045236[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  forLoop_idx_0_1367045236[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.394     2.357    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.580 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.580    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1338224266[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.483ns (72.414%)  route 0.565ns (27.586%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_1338224266[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.807    forLoop_idx_0_1338224266[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.904    forLoop_idx_0_1338224266[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.407     2.356    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.585 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.585    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.396ns (65.420%)  route 0.738ns (34.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDPE (Prop_fdpe_C_Q)         0.164     1.691 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.738     2.429    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.661 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.661    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.373ns (64.374%)  route 0.760ns (35.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    display/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.760     2.430    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.661 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.661    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1367045236[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.412ns (63.149%)  route 0.824ns (36.851%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.590     1.534    forLoop_idx_0_1367045236[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_1367045236[0].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1367045236[0].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.212     1.887    forLoop_idx_0_1367045236[0].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X60Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.932 r  forLoop_idx_0_1367045236[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.611     2.544    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.769 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.769    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1367045236[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.481ns (65.788%)  route 0.770ns (34.212%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.590     1.534    forLoop_idx_0_1367045236[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_1367045236[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1367045236[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.771    forLoop_idx_0_1367045236[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  forLoop_idx_0_1367045236[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.868    forLoop_idx_0_1367045236[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  forLoop_idx_0_1367045236[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.645     2.558    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.784 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.784    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.500ns (28.298%)  route 3.800ns (71.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.800     5.300    forLoop_idx_0_1367045236[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1367045236[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503     4.907    forLoop_idx_0_1367045236[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1367045236[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.502ns (30.577%)  route 3.411ns (69.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.411     4.913    forLoop_idx_0_1367045236[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1367045236[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503     4.907    forLoop_idx_0_1367045236[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_1367045236[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.490ns (30.552%)  route 3.386ns (69.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.386     4.876    forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.506     4.910    forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.488ns (33.214%)  route 2.991ns (66.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.991     4.479    forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.442     4.846    forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.304ns  (logic 1.493ns (45.193%)  route 1.811ns (54.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.811     3.304    cond_butt_next_play/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.496ns (50.268%)  route 1.480ns (49.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.480     2.975    reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.496ns (50.268%)  route 1.480ns (49.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.480     2.975    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.496ns (50.268%)  route 1.480ns (49.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.480     2.975    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.496ns (50.268%)  route 1.480ns (49.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.480     2.975    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.496ns (50.268%)  route 1.480ns (49.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.480     2.975    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1338224266[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_1338224266[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_1338224266[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.858     2.048    forLoop_idx_0_1338224266[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_1338224266[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1338224266[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.230ns (34.573%)  route 0.435ns (65.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.435     0.665    forLoop_idx_0_1338224266[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.861     2.051    forLoop_idx_0_1338224266[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_1338224266[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.121%)  route 0.583ns (68.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.121%)  route 0.583ns (68.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.121%)  route 0.583ns (68.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.121%)  route 0.583ns (68.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.263ns (31.121%)  route 0.583ns (68.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.583     0.846    reset_cond/AS[0]
    SLICE_X60Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.261ns (25.924%)  route 0.746ns (74.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.746     1.007    cond_butt_next_play/sync/D[0]
    SLICE_X65Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.255ns (16.113%)  route 1.329ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.329     1.584    forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.833     2.023    forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  forLoop_idx_0_1367045236[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.257ns (14.336%)  route 1.538ns (85.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.538     1.796    forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.860     2.050    forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1367045236[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





