#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc6cb1a60 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "out"
o0x7f0351ee0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6d322f0_0 .net "clk", 0 0, o0x7f0351ee0018;  0 drivers
v0x7fffc6d2b780_0 .var "out", 31 0;
o0x7f0351ee0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc6d4e180_0 .net "rst", 0 0, o0x7f0351ee0078;  0 drivers
E_0x7fffc6cddf50 .event posedge, v0x7fffc6d4e180_0, v0x7fffc6d322f0_0;
S_0x7fffc6d23cd0 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x7fffc6d58620_0 .var "clk", 0 0;
v0x7fffc6d586e0_0 .var "dataIN", 31 0;
v0x7fffc6d587a0_0 .var "en", 0 0;
v0x7fffc6d58890_0 .var "rst", 0 0;
S_0x7fffc6d4e2a0 .scope module, "u_MAIN" "MAIN" 3 12, 4 1 0, S_0x7fffc6d23cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
v0x7fffc6d56380_0 .net "JPC", 31 0, v0x7fffc6d53eb0_0;  1 drivers
v0x7fffc6d56460_0 .net "OpA", 31 0, L_0x7fffc6d58e70;  1 drivers
v0x7fffc6d56520_0 .net "OpB", 31 0, L_0x7fffc6d58fb0;  1 drivers
v0x7fffc6d56620_0 .net "PC", 31 0, v0x7fffc6d55d50_0;  1 drivers
v0x7fffc6d56710_0 .net *"_s10", 1 0, L_0x7fffc6d590a0;  1 drivers
v0x7fffc6d56820_0 .net *"_s12", 1 0, L_0x7fffc6d591e0;  1 drivers
L_0x7f0351e90060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc6d56900_0 .net/2s *"_s4", 1 0, L_0x7f0351e90060;  1 drivers
L_0x7f0351e900a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6d569e0_0 .net/2s *"_s6", 1 0, L_0x7f0351e900a8;  1 drivers
L_0x7f0351e900f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffc6d56ac0_0 .net/2s *"_s8", 1 0, L_0x7f0351e900f0;  1 drivers
v0x7fffc6d56c30_0 .net "aluOP", 5 0, v0x7fffc6d4ff80_0;  1 drivers
v0x7fffc6d56cf0_0 .net "aluOut", 31 0, v0x7fffc6d54da0_0;  1 drivers
v0x7fffc6d56db0_0 .net "branchEN", 0 0, v0x7fffc6d50170_0;  1 drivers
v0x7fffc6d56ea0_0 .net "clk", 0 0, v0x7fffc6d58620_0;  1 drivers
v0x7fffc6d56fd0_0 .net "counter_address", 4 0, v0x7fffc6d560a0_0;  1 drivers
v0x7fffc6d57090_0 .net "dataIN", 31 0, v0x7fffc6d586e0_0;  1 drivers
v0x7fffc6d57150_0 .net "dataMemLoad", 31 0, v0x7fffc6d52ac0_0;  1 drivers
v0x7fffc6d57210_0 .net "en", 0 0, v0x7fffc6d587a0_0;  1 drivers
v0x7fffc6d573c0_0 .net "imm_gen_inst", 31 0, v0x7fffc6d503f0_0;  1 drivers
v0x7fffc6d57460_0 .net "instMemOUT", 31 0, v0x7fffc6d55ee0_0;  1 drivers
v0x7fffc6d57570_0 .net "jalEN", 0 0, v0x7fffc6d50640_0;  1 drivers
v0x7fffc6d57660_0 .net "jalrEN", 0 0, v0x7fffc6d50700_0;  1 drivers
v0x7fffc6d57750_0 .net "jump", 0 0, v0x7fffc6d54490_0;  1 drivers
v0x7fffc6d57840_0 .net "load_write", 31 0, v0x7fffc6d521e0_0;  1 drivers
v0x7fffc6d57950_0 .net "memToReg", 0 0, v0x7fffc6d507c0_0;  1 drivers
v0x7fffc6d579f0_0 .net "memWrite", 0 0, v0x7fffc6d50880_0;  1 drivers
v0x7fffc6d57ae0_0 .net "operandA", 0 0, v0x7fffc6d50a20_0;  1 drivers
v0x7fffc6d57b80_0 .net "operandB", 0 0, v0x7fffc6d50ae0_0;  1 drivers
v0x7fffc6d57c20_0 .net "rd", 4 0, L_0x7fffc6d58bb0;  1 drivers
v0x7fffc6d57d10_0 .net "readWrite", 0 0, L_0x7fffc6d59360;  1 drivers
v0x7fffc6d57db0_0 .net "read_data1", 31 0, v0x7fffc6d4e9f0_0;  1 drivers
v0x7fffc6d57ec0_0 .net "read_data2", 31 0, v0x7fffc6d4ead0_0;  1 drivers
v0x7fffc6d57fd0_0 .net "regWrite", 0 0, v0x7fffc6d50c60_0;  1 drivers
v0x7fffc6d580c0_0 .net "rs1", 4 0, L_0x7fffc6d58cf0;  1 drivers
v0x7fffc6d581d0_0 .net "rs2", 4 0, L_0x7fffc6d58dd0;  1 drivers
v0x7fffc6d582e0_0 .net "rst", 0 0, v0x7fffc6d58890_0;  1 drivers
v0x7fffc6d583d0_0 .net "store_data", 31 0, v0x7fffc6d523b0_0;  1 drivers
v0x7fffc6d584e0_0 .net "write_data", 31 0, v0x7fffc6d54700_0;  1 drivers
L_0x7fffc6d58e70 .functor MUXZ 32, v0x7fffc6d4e9f0_0, v0x7fffc6d503f0_0, v0x7fffc6d50a20_0, C4<>;
L_0x7fffc6d58fb0 .functor MUXZ 32, v0x7fffc6d4ead0_0, v0x7fffc6d55d50_0, v0x7fffc6d50ae0_0, C4<>;
L_0x7fffc6d590a0 .functor MUXZ 2, L_0x7f0351e900f0, L_0x7f0351e900a8, v0x7fffc6d50880_0, C4<>;
L_0x7fffc6d591e0 .functor MUXZ 2, L_0x7fffc6d590a0, L_0x7f0351e90060, v0x7fffc6d507c0_0, C4<>;
L_0x7fffc6d59360 .part L_0x7fffc6d591e0, 0, 1;
S_0x7fffc6d4e420 .scope module, "o_register" "register" 4 48, 5 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7fffc6d4e770_0 .net "clk", 0 0, v0x7fffc6d58620_0;  alias, 1 drivers
v0x7fffc6d4e850_0 .var/i "i", 31 0;
v0x7fffc6d4e930_0 .net "rd_data", 4 0, L_0x7fffc6d58bb0;  alias, 1 drivers
v0x7fffc6d4e9f0_0 .var "read_data1", 31 0;
v0x7fffc6d4ead0_0 .var "read_data2", 31 0;
v0x7fffc6d4ec00_0 .net "regWrite", 0 0, v0x7fffc6d50c60_0;  alias, 1 drivers
v0x7fffc6d4ecc0 .array "registerf", 31 0, 31 0;
v0x7fffc6d4f180_0 .net "reset", 0 0, v0x7fffc6d58890_0;  alias, 1 drivers
v0x7fffc6d4f240_0 .net "rs1_data", 4 0, L_0x7fffc6d58cf0;  alias, 1 drivers
v0x7fffc6d4f320_0 .net "rs2_data", 4 0, L_0x7fffc6d58dd0;  alias, 1 drivers
v0x7fffc6d4f400_0 .net "write_data", 31 0, v0x7fffc6d54700_0;  alias, 1 drivers
v0x7fffc6d4ecc0_0 .array/port v0x7fffc6d4ecc0, 0;
v0x7fffc6d4ecc0_1 .array/port v0x7fffc6d4ecc0, 1;
v0x7fffc6d4ecc0_2 .array/port v0x7fffc6d4ecc0, 2;
E_0x7fffc6cde370/0 .event edge, v0x7fffc6d4f240_0, v0x7fffc6d4ecc0_0, v0x7fffc6d4ecc0_1, v0x7fffc6d4ecc0_2;
v0x7fffc6d4ecc0_3 .array/port v0x7fffc6d4ecc0, 3;
v0x7fffc6d4ecc0_4 .array/port v0x7fffc6d4ecc0, 4;
v0x7fffc6d4ecc0_5 .array/port v0x7fffc6d4ecc0, 5;
v0x7fffc6d4ecc0_6 .array/port v0x7fffc6d4ecc0, 6;
E_0x7fffc6cde370/1 .event edge, v0x7fffc6d4ecc0_3, v0x7fffc6d4ecc0_4, v0x7fffc6d4ecc0_5, v0x7fffc6d4ecc0_6;
v0x7fffc6d4ecc0_7 .array/port v0x7fffc6d4ecc0, 7;
v0x7fffc6d4ecc0_8 .array/port v0x7fffc6d4ecc0, 8;
v0x7fffc6d4ecc0_9 .array/port v0x7fffc6d4ecc0, 9;
v0x7fffc6d4ecc0_10 .array/port v0x7fffc6d4ecc0, 10;
E_0x7fffc6cde370/2 .event edge, v0x7fffc6d4ecc0_7, v0x7fffc6d4ecc0_8, v0x7fffc6d4ecc0_9, v0x7fffc6d4ecc0_10;
v0x7fffc6d4ecc0_11 .array/port v0x7fffc6d4ecc0, 11;
v0x7fffc6d4ecc0_12 .array/port v0x7fffc6d4ecc0, 12;
v0x7fffc6d4ecc0_13 .array/port v0x7fffc6d4ecc0, 13;
v0x7fffc6d4ecc0_14 .array/port v0x7fffc6d4ecc0, 14;
E_0x7fffc6cde370/3 .event edge, v0x7fffc6d4ecc0_11, v0x7fffc6d4ecc0_12, v0x7fffc6d4ecc0_13, v0x7fffc6d4ecc0_14;
v0x7fffc6d4ecc0_15 .array/port v0x7fffc6d4ecc0, 15;
v0x7fffc6d4ecc0_16 .array/port v0x7fffc6d4ecc0, 16;
v0x7fffc6d4ecc0_17 .array/port v0x7fffc6d4ecc0, 17;
v0x7fffc6d4ecc0_18 .array/port v0x7fffc6d4ecc0, 18;
E_0x7fffc6cde370/4 .event edge, v0x7fffc6d4ecc0_15, v0x7fffc6d4ecc0_16, v0x7fffc6d4ecc0_17, v0x7fffc6d4ecc0_18;
v0x7fffc6d4ecc0_19 .array/port v0x7fffc6d4ecc0, 19;
v0x7fffc6d4ecc0_20 .array/port v0x7fffc6d4ecc0, 20;
v0x7fffc6d4ecc0_21 .array/port v0x7fffc6d4ecc0, 21;
v0x7fffc6d4ecc0_22 .array/port v0x7fffc6d4ecc0, 22;
E_0x7fffc6cde370/5 .event edge, v0x7fffc6d4ecc0_19, v0x7fffc6d4ecc0_20, v0x7fffc6d4ecc0_21, v0x7fffc6d4ecc0_22;
v0x7fffc6d4ecc0_23 .array/port v0x7fffc6d4ecc0, 23;
v0x7fffc6d4ecc0_24 .array/port v0x7fffc6d4ecc0, 24;
v0x7fffc6d4ecc0_25 .array/port v0x7fffc6d4ecc0, 25;
v0x7fffc6d4ecc0_26 .array/port v0x7fffc6d4ecc0, 26;
E_0x7fffc6cde370/6 .event edge, v0x7fffc6d4ecc0_23, v0x7fffc6d4ecc0_24, v0x7fffc6d4ecc0_25, v0x7fffc6d4ecc0_26;
v0x7fffc6d4ecc0_27 .array/port v0x7fffc6d4ecc0, 27;
v0x7fffc6d4ecc0_28 .array/port v0x7fffc6d4ecc0, 28;
v0x7fffc6d4ecc0_29 .array/port v0x7fffc6d4ecc0, 29;
v0x7fffc6d4ecc0_30 .array/port v0x7fffc6d4ecc0, 30;
E_0x7fffc6cde370/7 .event edge, v0x7fffc6d4ecc0_27, v0x7fffc6d4ecc0_28, v0x7fffc6d4ecc0_29, v0x7fffc6d4ecc0_30;
v0x7fffc6d4ecc0_31 .array/port v0x7fffc6d4ecc0, 31;
E_0x7fffc6cde370/8 .event edge, v0x7fffc6d4ecc0_31, v0x7fffc6d4f320_0;
E_0x7fffc6cde370 .event/or E_0x7fffc6cde370/0, E_0x7fffc6cde370/1, E_0x7fffc6cde370/2, E_0x7fffc6cde370/3, E_0x7fffc6cde370/4, E_0x7fffc6cde370/5, E_0x7fffc6cde370/6, E_0x7fffc6cde370/7, E_0x7fffc6cde370/8;
E_0x7fffc6ce1af0 .event posedge, v0x7fffc6d4e770_0;
S_0x7fffc6d4f600 .scope module, "u_ControlDecode" "ControlDecoder" 4 30, 6 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "imm_gen_inst"
    .port_info 2 /OUTPUT 5 "rs1"
    .port_info 3 /OUTPUT 5 "rs2"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "operandA"
    .port_info 9 /OUTPUT 1 "operandB"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 6 "aluOP"
    .port_info 12 /OUTPUT 1 "jalrEN"
    .port_info 13 /OUTPUT 1 "jalEN"
    .port_info 14 /OUTPUT 1 "branchEN"
P_0x7fffc6d4f7a0 .param/l "alu_Itype" 1 6 20, C4<0010011>;
P_0x7fffc6d4f7e0 .param/l "alu_rtype" 1 6 22, C4<0110011>;
P_0x7fffc6d4f820 .param/l "jalr_Itype" 1 6 21, C4<1100111>;
P_0x7fffc6d4f860 .param/l "load_Itype" 1 6 19, C4<0000011>;
P_0x7fffc6d4f8a0 .param/l "store" 1 6 23, C4<0100011>;
L_0x7fffc6ce0610 .functor NOT 1, v0x7fffc6d50170_0, C4<0>, C4<0>, C4<0>;
L_0x7f0351e90018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fffc6d4fce0_0 .net/2u *"_s10", 4 0, L_0x7f0351e90018;  1 drivers
v0x7fffc6d4fde0_0 .net *"_s6", 0 0, L_0x7fffc6ce0610;  1 drivers
v0x7fffc6d4fec0_0 .net *"_s9", 4 0, L_0x7fffc6d58b10;  1 drivers
v0x7fffc6d4ff80_0 .var "aluOP", 5 0;
v0x7fffc6d50060_0 .var "branch", 0 0;
v0x7fffc6d50170_0 .var "branchEN", 0 0;
v0x7fffc6d50230_0 .net "func3", 2 0, L_0x7fffc6d589d0;  1 drivers
v0x7fffc6d50310_0 .net "func7", 6 0, L_0x7fffc6d58a70;  1 drivers
v0x7fffc6d503f0_0 .var "imm_gen_inst", 31 0;
v0x7fffc6d50560_0 .net "instruction", 31 0, v0x7fffc6d55ee0_0;  alias, 1 drivers
v0x7fffc6d50640_0 .var "jalEN", 0 0;
v0x7fffc6d50700_0 .var "jalrEN", 0 0;
v0x7fffc6d507c0_0 .var "memToReg", 0 0;
v0x7fffc6d50880_0 .var "memWrite", 0 0;
v0x7fffc6d50940_0 .net "opcode", 6 0, L_0x7fffc6d58930;  1 drivers
v0x7fffc6d50a20_0 .var "operandA", 0 0;
v0x7fffc6d50ae0_0 .var "operandB", 0 0;
v0x7fffc6d50ba0_0 .net "rd", 4 0, L_0x7fffc6d58bb0;  alias, 1 drivers
v0x7fffc6d50c60_0 .var "regWrite", 0 0;
v0x7fffc6d50d00_0 .net "rs1", 4 0, L_0x7fffc6d58cf0;  alias, 1 drivers
v0x7fffc6d50da0_0 .net "rs2", 4 0, L_0x7fffc6d58dd0;  alias, 1 drivers
v0x7fffc6d50e70_0 .var "split_inst", 11 0;
v0x7fffc6d50f10_0 .var "split_inst2", 20 0;
v0x7fffc6d50ff0_0 .var "split_inst3", 12 0;
E_0x7fffc6ce1de0 .event edge, v0x7fffc6d50940_0, v0x7fffc6d50230_0, v0x7fffc6d50310_0;
E_0x7fffc6ce20d0/0 .event edge, v0x7fffc6d50940_0, v0x7fffc6d50560_0, v0x7fffc6d50e70_0, v0x7fffc6d50f10_0;
E_0x7fffc6ce20d0/1 .event edge, v0x7fffc6d50ff0_0;
E_0x7fffc6ce20d0 .event/or E_0x7fffc6ce20d0/0, E_0x7fffc6ce20d0/1;
L_0x7fffc6d58930 .part v0x7fffc6d55ee0_0, 0, 7;
L_0x7fffc6d589d0 .part v0x7fffc6d55ee0_0, 12, 3;
L_0x7fffc6d58a70 .part v0x7fffc6d55ee0_0, 25, 7;
L_0x7fffc6d58b10 .part v0x7fffc6d55ee0_0, 7, 5;
L_0x7fffc6d58bb0 .functor MUXZ 5, L_0x7f0351e90018, L_0x7fffc6d58b10, L_0x7fffc6ce0610, C4<>;
L_0x7fffc6d58cf0 .part v0x7fffc6d55ee0_0, 15, 5;
L_0x7fffc6d58dd0 .part v0x7fffc6d55ee0_0, 20, 5;
S_0x7fffc6d51330 .scope module, "u_DMI" "DMI" 4 85, 7 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load"
    .port_info 1 /INPUT 6 "aluOP"
    .port_info 2 /INPUT 32 "rs2"
    .port_info 3 /OUTPUT 32 "load_data"
    .port_info 4 /OUTPUT 32 "store_data"
P_0x7fffc6d22a80 .param/l "loadByte" 1 7 8, C4<000000>;
P_0x7fffc6d22ac0 .param/l "loadByteUnsigned" 1 7 10, C4<000011>;
P_0x7fffc6d22b00 .param/l "loadHalf" 1 7 9, C4<000001>;
P_0x7fffc6d22b40 .param/l "loadHalfUnsigned" 1 7 11, C4<000100>;
P_0x7fffc6d22b80 .param/l "loadWord" 1 7 12, C4<000010>;
P_0x7fffc6d22bc0 .param/l "storeByte" 1 7 15, C4<001111>;
P_0x7fffc6d22c00 .param/l "storeHalf" 1 7 14, C4<010000>;
P_0x7fffc6d22c40 .param/l "storeWord" 1 7 13, C4<010001>;
L_0x7fffc6ce0510 .functor BUFZ 32, v0x7fffc6d52ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc6ce0310 .functor BUFZ 32, v0x7fffc6d4ead0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc6d518e0_0 .net "LB", 7 0, L_0x7fffc6d59450;  1 drivers
v0x7fffc6d519e0_0 .net "LBU", 7 0, L_0x7fffc6d59620;  1 drivers
v0x7fffc6d51ac0_0 .net "LH", 15 0, L_0x7fffc6d594f0;  1 drivers
v0x7fffc6d51bb0_0 .net "LHU", 15 0, L_0x7fffc6d596c0;  1 drivers
v0x7fffc6d51c90_0 .net "LW", 31 0, L_0x7fffc6ce0510;  1 drivers
v0x7fffc6d51dc0_0 .net "SB", 7 0, L_0x7fffc6d59890;  1 drivers
v0x7fffc6d51ea0_0 .net "SH", 15 0, L_0x7fffc6d597f0;  1 drivers
v0x7fffc6d51f80_0 .net "SW", 31 0, L_0x7fffc6ce0310;  1 drivers
v0x7fffc6d52060_0 .net "aluOP", 5 0, v0x7fffc6d4ff80_0;  alias, 1 drivers
v0x7fffc6d52120_0 .net "load", 31 0, v0x7fffc6d52ac0_0;  alias, 1 drivers
v0x7fffc6d521e0_0 .var "load_data", 31 0;
v0x7fffc6d522c0_0 .net "rs2", 31 0, v0x7fffc6d4ead0_0;  alias, 1 drivers
v0x7fffc6d523b0_0 .var "store_data", 31 0;
E_0x7fffc6d33df0/0 .event edge, v0x7fffc6d4ff80_0, v0x7fffc6d518e0_0, v0x7fffc6d51ac0_0, v0x7fffc6d519e0_0;
E_0x7fffc6d33df0/1 .event edge, v0x7fffc6d51bb0_0, v0x7fffc6d51c90_0, v0x7fffc6d51f80_0, v0x7fffc6d51ea0_0;
E_0x7fffc6d33df0/2 .event edge, v0x7fffc6d51dc0_0;
E_0x7fffc6d33df0 .event/or E_0x7fffc6d33df0/0, E_0x7fffc6d33df0/1, E_0x7fffc6d33df0/2;
L_0x7fffc6d59450 .part v0x7fffc6d52ac0_0, 0, 8;
L_0x7fffc6d594f0 .part v0x7fffc6d52ac0_0, 0, 16;
L_0x7fffc6d59620 .part v0x7fffc6d52ac0_0, 0, 8;
L_0x7fffc6d596c0 .part v0x7fffc6d52ac0_0, 0, 16;
L_0x7fffc6d597f0 .part v0x7fffc6d4ead0_0, 0, 16;
L_0x7fffc6d59890 .part v0x7fffc6d4ead0_0, 0, 8;
S_0x7fffc6d52540 .scope module, "u_RAM2" "RAM" 4 73, 8 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "MemWrite"
    .port_info 2 /INPUT 32 "rs1"
    .port_info 3 /INPUT 32 "rd"
    .port_info 4 /INPUT 32 "Immediate"
    .port_info 5 /INPUT 1 "memToReg"
    .port_info 6 /INPUT 1 "memWrite"
    .port_info 7 /OUTPUT 32 "MemRead"
v0x7fffc6d529e0_0 .net "Immediate", 31 0, v0x7fffc6d503f0_0;  alias, 1 drivers
v0x7fffc6d52ac0_0 .var "MemRead", 31 0;
v0x7fffc6d52b90_0 .net "MemWrite", 31 0, v0x7fffc6d523b0_0;  alias, 1 drivers
v0x7fffc6d52c90 .array "RAM", 31 0, 31 0;
v0x7fffc6d53220_0 .var "address", 4 0;
v0x7fffc6d53350_0 .net "clk", 0 0, v0x7fffc6d58620_0;  alias, 1 drivers
v0x7fffc6d533f0_0 .var/i "i", 31 0;
v0x7fffc6d534b0_0 .var "loc", 31 0;
v0x7fffc6d53590_0 .net "memToReg", 0 0, v0x7fffc6d507c0_0;  alias, 1 drivers
v0x7fffc6d536f0_0 .net "memWrite", 0 0, v0x7fffc6d50880_0;  alias, 1 drivers
v0x7fffc6d537c0_0 .net "rd", 31 0, v0x7fffc6d54700_0;  alias, 1 drivers
v0x7fffc6d53890_0 .net "rs1", 31 0, v0x7fffc6d4e9f0_0;  alias, 1 drivers
v0x7fffc6d52c90_0 .array/port v0x7fffc6d52c90, 0;
v0x7fffc6d52c90_1 .array/port v0x7fffc6d52c90, 1;
E_0x7fffc6d527e0/0 .event edge, v0x7fffc6d507c0_0, v0x7fffc6d53220_0, v0x7fffc6d52c90_0, v0x7fffc6d52c90_1;
v0x7fffc6d52c90_2 .array/port v0x7fffc6d52c90, 2;
v0x7fffc6d52c90_3 .array/port v0x7fffc6d52c90, 3;
v0x7fffc6d52c90_4 .array/port v0x7fffc6d52c90, 4;
v0x7fffc6d52c90_5 .array/port v0x7fffc6d52c90, 5;
E_0x7fffc6d527e0/1 .event edge, v0x7fffc6d52c90_2, v0x7fffc6d52c90_3, v0x7fffc6d52c90_4, v0x7fffc6d52c90_5;
v0x7fffc6d52c90_6 .array/port v0x7fffc6d52c90, 6;
v0x7fffc6d52c90_7 .array/port v0x7fffc6d52c90, 7;
v0x7fffc6d52c90_8 .array/port v0x7fffc6d52c90, 8;
v0x7fffc6d52c90_9 .array/port v0x7fffc6d52c90, 9;
E_0x7fffc6d527e0/2 .event edge, v0x7fffc6d52c90_6, v0x7fffc6d52c90_7, v0x7fffc6d52c90_8, v0x7fffc6d52c90_9;
v0x7fffc6d52c90_10 .array/port v0x7fffc6d52c90, 10;
v0x7fffc6d52c90_11 .array/port v0x7fffc6d52c90, 11;
v0x7fffc6d52c90_12 .array/port v0x7fffc6d52c90, 12;
v0x7fffc6d52c90_13 .array/port v0x7fffc6d52c90, 13;
E_0x7fffc6d527e0/3 .event edge, v0x7fffc6d52c90_10, v0x7fffc6d52c90_11, v0x7fffc6d52c90_12, v0x7fffc6d52c90_13;
v0x7fffc6d52c90_14 .array/port v0x7fffc6d52c90, 14;
v0x7fffc6d52c90_15 .array/port v0x7fffc6d52c90, 15;
v0x7fffc6d52c90_16 .array/port v0x7fffc6d52c90, 16;
v0x7fffc6d52c90_17 .array/port v0x7fffc6d52c90, 17;
E_0x7fffc6d527e0/4 .event edge, v0x7fffc6d52c90_14, v0x7fffc6d52c90_15, v0x7fffc6d52c90_16, v0x7fffc6d52c90_17;
v0x7fffc6d52c90_18 .array/port v0x7fffc6d52c90, 18;
v0x7fffc6d52c90_19 .array/port v0x7fffc6d52c90, 19;
v0x7fffc6d52c90_20 .array/port v0x7fffc6d52c90, 20;
v0x7fffc6d52c90_21 .array/port v0x7fffc6d52c90, 21;
E_0x7fffc6d527e0/5 .event edge, v0x7fffc6d52c90_18, v0x7fffc6d52c90_19, v0x7fffc6d52c90_20, v0x7fffc6d52c90_21;
v0x7fffc6d52c90_22 .array/port v0x7fffc6d52c90, 22;
v0x7fffc6d52c90_23 .array/port v0x7fffc6d52c90, 23;
v0x7fffc6d52c90_24 .array/port v0x7fffc6d52c90, 24;
v0x7fffc6d52c90_25 .array/port v0x7fffc6d52c90, 25;
E_0x7fffc6d527e0/6 .event edge, v0x7fffc6d52c90_22, v0x7fffc6d52c90_23, v0x7fffc6d52c90_24, v0x7fffc6d52c90_25;
v0x7fffc6d52c90_26 .array/port v0x7fffc6d52c90, 26;
v0x7fffc6d52c90_27 .array/port v0x7fffc6d52c90, 27;
v0x7fffc6d52c90_28 .array/port v0x7fffc6d52c90, 28;
v0x7fffc6d52c90_29 .array/port v0x7fffc6d52c90, 29;
E_0x7fffc6d527e0/7 .event edge, v0x7fffc6d52c90_26, v0x7fffc6d52c90_27, v0x7fffc6d52c90_28, v0x7fffc6d52c90_29;
v0x7fffc6d52c90_30 .array/port v0x7fffc6d52c90, 30;
v0x7fffc6d52c90_31 .array/port v0x7fffc6d52c90, 31;
E_0x7fffc6d527e0/8 .event edge, v0x7fffc6d52c90_30, v0x7fffc6d52c90_31;
E_0x7fffc6d527e0 .event/or E_0x7fffc6d527e0/0, E_0x7fffc6d527e0/1, E_0x7fffc6d527e0/2, E_0x7fffc6d527e0/3, E_0x7fffc6d527e0/4, E_0x7fffc6d527e0/5, E_0x7fffc6d527e0/6, E_0x7fffc6d527e0/7, E_0x7fffc6d527e0/8;
E_0x7fffc6d52960/0 .event edge, v0x7fffc6d507c0_0, v0x7fffc6d4e9f0_0, v0x7fffc6d503f0_0, v0x7fffc6d534b0_0;
E_0x7fffc6d52960/1 .event edge, v0x7fffc6d50880_0, v0x7fffc6d4f400_0;
E_0x7fffc6d52960 .event/or E_0x7fffc6d52960/0, E_0x7fffc6d52960/1;
S_0x7fffc6d53a20 .scope module, "u_WriteBack" "WriteBack" 4 93, 9 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "load_write"
    .port_info 2 /INPUT 32 "PC_in"
    .port_info 3 /INPUT 32 "aluOut"
    .port_info 4 /INPUT 32 "imm_gen_inst"
    .port_info 5 /INPUT 1 "memToReg"
    .port_info 6 /INPUT 1 "jalEN"
    .port_info 7 /INPUT 1 "jalrEN"
    .port_info 8 /INPUT 1 "branchEN"
    .port_info 9 /OUTPUT 32 "write_data"
    .port_info 10 /OUTPUT 32 "PC_out"
    .port_info 11 /OUTPUT 1 "jump"
v0x7fffc6d53db0_0 .net "PC_in", 31 0, v0x7fffc6d55d50_0;  alias, 1 drivers
v0x7fffc6d53eb0_0 .var "PC_out", 31 0;
v0x7fffc6d53f90_0 .net "aluOut", 31 0, v0x7fffc6d54da0_0;  alias, 1 drivers
v0x7fffc6d54050_0 .net "branchEN", 0 0, v0x7fffc6d50170_0;  alias, 1 drivers
v0x7fffc6d54120_0 .net "clk", 0 0, v0x7fffc6d58620_0;  alias, 1 drivers
v0x7fffc6d54260_0 .net "imm_gen_inst", 31 0, v0x7fffc6d503f0_0;  alias, 1 drivers
v0x7fffc6d54350_0 .net "jalEN", 0 0, v0x7fffc6d50640_0;  alias, 1 drivers
v0x7fffc6d543f0_0 .net "jalrEN", 0 0, v0x7fffc6d50700_0;  alias, 1 drivers
v0x7fffc6d54490_0 .var "jump", 0 0;
v0x7fffc6d545c0_0 .net "load_write", 31 0, v0x7fffc6d521e0_0;  alias, 1 drivers
v0x7fffc6d54660_0 .net "memToReg", 0 0, v0x7fffc6d507c0_0;  alias, 1 drivers
v0x7fffc6d54700_0 .var "write_data", 31 0;
E_0x7fffc6d53d20 .event edge, v0x7fffc6d507c0_0, v0x7fffc6d521e0_0, v0x7fffc6d50170_0, v0x7fffc6d53f90_0;
S_0x7fffc6d54970 .scope module, "u_alu" "alu" 4 65, 10 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 32 "c"
v0x7fffc6d54bc0_0 .net "a", 31 0, L_0x7fffc6d58e70;  alias, 1 drivers
v0x7fffc6d54cc0_0 .net "b", 31 0, L_0x7fffc6d58fb0;  alias, 1 drivers
v0x7fffc6d54da0_0 .var "c", 31 0;
v0x7fffc6d54e70_0 .net "opcode", 5 0, v0x7fffc6d4ff80_0;  alias, 1 drivers
E_0x7fffc6d54b40 .event edge, v0x7fffc6d4ff80_0, v0x7fffc6d54bc0_0, v0x7fffc6d54cc0_0;
S_0x7fffc6d54fe0 .scope module, "u_fetch" "fetch" 4 18, 11 1 0, S_0x7fffc6d4e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 32 "JPC"
    .port_info 5 /OUTPUT 32 "counterOUT"
    .port_info 6 /OUTPUT 5 "mem_address"
    .port_info 7 /OUTPUT 32 "instruction"
v0x7fffc6d55510_0 .var "FPC", 31 0;
v0x7fffc6d55610 .array "INST_MEM", 31 0, 31 0;
v0x7fffc6d55be0_0 .net "JPC", 31 0, v0x7fffc6d53eb0_0;  alias, 1 drivers
v0x7fffc6d55cb0_0 .net "clk", 0 0, v0x7fffc6d58620_0;  alias, 1 drivers
v0x7fffc6d55d50_0 .var "counterOUT", 31 0;
v0x7fffc6d55e40_0 .net "en", 0 0, v0x7fffc6d587a0_0;  alias, 1 drivers
v0x7fffc6d55ee0_0 .var "instruction", 31 0;
v0x7fffc6d55fd0_0 .net "jump", 0 0, v0x7fffc6d54490_0;  alias, 1 drivers
v0x7fffc6d560a0_0 .var "mem_address", 4 0;
v0x7fffc6d561d0_0 .net "rst", 0 0, v0x7fffc6d58890_0;  alias, 1 drivers
v0x7fffc6d55610_0 .array/port v0x7fffc6d55610, 0;
v0x7fffc6d55610_1 .array/port v0x7fffc6d55610, 1;
E_0x7fffc6d552d0/0 .event edge, v0x7fffc6d55510_0, v0x7fffc6d560a0_0, v0x7fffc6d55610_0, v0x7fffc6d55610_1;
v0x7fffc6d55610_2 .array/port v0x7fffc6d55610, 2;
v0x7fffc6d55610_3 .array/port v0x7fffc6d55610, 3;
v0x7fffc6d55610_4 .array/port v0x7fffc6d55610, 4;
v0x7fffc6d55610_5 .array/port v0x7fffc6d55610, 5;
E_0x7fffc6d552d0/1 .event edge, v0x7fffc6d55610_2, v0x7fffc6d55610_3, v0x7fffc6d55610_4, v0x7fffc6d55610_5;
v0x7fffc6d55610_6 .array/port v0x7fffc6d55610, 6;
v0x7fffc6d55610_7 .array/port v0x7fffc6d55610, 7;
v0x7fffc6d55610_8 .array/port v0x7fffc6d55610, 8;
v0x7fffc6d55610_9 .array/port v0x7fffc6d55610, 9;
E_0x7fffc6d552d0/2 .event edge, v0x7fffc6d55610_6, v0x7fffc6d55610_7, v0x7fffc6d55610_8, v0x7fffc6d55610_9;
v0x7fffc6d55610_10 .array/port v0x7fffc6d55610, 10;
v0x7fffc6d55610_11 .array/port v0x7fffc6d55610, 11;
v0x7fffc6d55610_12 .array/port v0x7fffc6d55610, 12;
v0x7fffc6d55610_13 .array/port v0x7fffc6d55610, 13;
E_0x7fffc6d552d0/3 .event edge, v0x7fffc6d55610_10, v0x7fffc6d55610_11, v0x7fffc6d55610_12, v0x7fffc6d55610_13;
v0x7fffc6d55610_14 .array/port v0x7fffc6d55610, 14;
v0x7fffc6d55610_15 .array/port v0x7fffc6d55610, 15;
v0x7fffc6d55610_16 .array/port v0x7fffc6d55610, 16;
v0x7fffc6d55610_17 .array/port v0x7fffc6d55610, 17;
E_0x7fffc6d552d0/4 .event edge, v0x7fffc6d55610_14, v0x7fffc6d55610_15, v0x7fffc6d55610_16, v0x7fffc6d55610_17;
v0x7fffc6d55610_18 .array/port v0x7fffc6d55610, 18;
v0x7fffc6d55610_19 .array/port v0x7fffc6d55610, 19;
v0x7fffc6d55610_20 .array/port v0x7fffc6d55610, 20;
v0x7fffc6d55610_21 .array/port v0x7fffc6d55610, 21;
E_0x7fffc6d552d0/5 .event edge, v0x7fffc6d55610_18, v0x7fffc6d55610_19, v0x7fffc6d55610_20, v0x7fffc6d55610_21;
v0x7fffc6d55610_22 .array/port v0x7fffc6d55610, 22;
v0x7fffc6d55610_23 .array/port v0x7fffc6d55610, 23;
v0x7fffc6d55610_24 .array/port v0x7fffc6d55610, 24;
v0x7fffc6d55610_25 .array/port v0x7fffc6d55610, 25;
E_0x7fffc6d552d0/6 .event edge, v0x7fffc6d55610_22, v0x7fffc6d55610_23, v0x7fffc6d55610_24, v0x7fffc6d55610_25;
v0x7fffc6d55610_26 .array/port v0x7fffc6d55610, 26;
v0x7fffc6d55610_27 .array/port v0x7fffc6d55610, 27;
v0x7fffc6d55610_28 .array/port v0x7fffc6d55610, 28;
v0x7fffc6d55610_29 .array/port v0x7fffc6d55610, 29;
E_0x7fffc6d552d0/7 .event edge, v0x7fffc6d55610_26, v0x7fffc6d55610_27, v0x7fffc6d55610_28, v0x7fffc6d55610_29;
v0x7fffc6d55610_30 .array/port v0x7fffc6d55610, 30;
v0x7fffc6d55610_31 .array/port v0x7fffc6d55610, 31;
E_0x7fffc6d552d0/8 .event edge, v0x7fffc6d55610_30, v0x7fffc6d55610_31;
E_0x7fffc6d552d0 .event/or E_0x7fffc6d552d0/0, E_0x7fffc6d552d0/1, E_0x7fffc6d552d0/2, E_0x7fffc6d552d0/3, E_0x7fffc6d552d0/4, E_0x7fffc6d552d0/5, E_0x7fffc6d552d0/6, E_0x7fffc6d552d0/7, E_0x7fffc6d552d0/8;
E_0x7fffc6d55450 .event posedge, v0x7fffc6d4f180_0, v0x7fffc6d4e770_0;
E_0x7fffc6d554b0 .event edge, v0x7fffc6d54490_0, v0x7fffc6d53db0_0, v0x7fffc6d53eb0_0;
    .scope S_0x7fffc6cb1a60;
T_0 ;
    %wait E_0x7fffc6cddf50;
    %load/vec4 v0x7fffc6d4e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6d2b780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc6d2b780_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffc6d2b780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc6d54fe0;
T_1 ;
    %vpi_call 11 16 "$readmemh", "file.mem", v0x7fffc6d55610 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffc6d54fe0;
T_2 ;
    %wait E_0x7fffc6d554b0;
    %load/vec4 v0x7fffc6d55fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffc6d55d50_0;
    %store/vec4 v0x7fffc6d55510_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffc6d55be0_0;
    %store/vec4 v0x7fffc6d55510_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc6d54fe0;
T_3 ;
    %wait E_0x7fffc6d55450;
    %load/vec4 v0x7fffc6d561d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6d55510_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffc6d55e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffc6d55510_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffc6d55510_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc6d54fe0;
T_4 ;
    %wait E_0x7fffc6d552d0;
    %load/vec4 v0x7fffc6d55510_0;
    %store/vec4 v0x7fffc6d55d50_0, 0, 32;
    %load/vec4 v0x7fffc6d55510_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x7fffc6d560a0_0, 0, 5;
    %load/vec4 v0x7fffc6d560a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffc6d55610, 4;
    %store/vec4 v0x7fffc6d55ee0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc6d4f600;
T_5 ;
    %wait E_0x7fffc6ce20d0;
    %load/vec4 v0x7fffc6d50940_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50e70_0, 4, 5;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50e70_0, 4, 7;
    %load/vec4 v0x7fffc6d50e70_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7fffc6d50e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50f10_0, 4, 1;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50f10_0, 4, 1;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50f10_0, 4, 1;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50f10_0, 4, 10;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50f10_0, 4, 8;
    %load/vec4 v0x7fffc6d50f10_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v0x7fffc6d50f10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50ff0_0, 4, 1;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50ff0_0, 4, 4;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50ff0_0, 4, 6;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50ff0_0, 4, 1;
    %load/vec4 v0x7fffc6d50560_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d50ff0_0, 4, 1;
    %load/vec4 v0x7fffc6d50ff0_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v0x7fffc6d50ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d503f0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc6d4f600;
T_6 ;
    %wait E_0x7fffc6ce1de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d507c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50060_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d50640_0, 0, 1;
    %load/vec4 v0x7fffc6d50940_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x7fffc6d50230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.18;
T_6.10 ;
    %load/vec4 v0x7fffc6d50310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x7fffc6d50310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x7fffc6d50230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %jmp T_6.31;
T_6.23 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.24 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.25 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.26 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.28 ;
    %load/vec4 v0x7fffc6d50310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.32, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_6.33, 8;
T_6.32 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_6.33, 8;
 ; End of false expr.
    %blend;
T_6.33;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.29 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x7fffc6d50230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %jmp T_6.39;
T_6.34 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.39;
T_6.35 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.39;
T_6.36 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.39;
T_6.37 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.39;
T_6.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.39;
T_6.39 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d507c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50700_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fffc6d50230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.42, 6;
    %jmp T_6.43;
T_6.40 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.43;
T_6.41 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.43;
T_6.42 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.43;
T_6.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50ae0_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50640_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7fffc6d50230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.48, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.49, 6;
    %jmp T_6.50;
T_6.44 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.45 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.46 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.47 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.48 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.49 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7fffc6d4ff80_0, 0, 6;
    %jmp T_6.50;
T_6.50 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d50170_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc6d4e420;
T_7 ;
    %wait E_0x7fffc6ce1af0;
    %load/vec4 v0x7fffc6d4f180_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc6d4ec00_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d4e850_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fffc6d4e850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffc6d4e850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6d4ecc0, 0, 4;
    %load/vec4 v0x7fffc6d4e850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc6d4e850_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc6d4ec00_0;
    %load/vec4 v0x7fffc6d4e930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fffc6d4f400_0;
    %load/vec4 v0x7fffc6d4e930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6d4ecc0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffc6d4e420;
T_8 ;
    %wait E_0x7fffc6cde370;
    %load/vec4 v0x7fffc6d4f240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x7fffc6d4f240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffc6d4ecc0, 4;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7fffc6d4e9f0_0, 0, 32;
    %load/vec4 v0x7fffc6d4f320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x7fffc6d4f320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffc6d4ecc0, 4;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x7fffc6d4ead0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc6d54970;
T_9 ;
    %wait E_0x7fffc6d54b40;
    %load/vec4 v0x7fffc6d54e70_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.0 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %add;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.1 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftl 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.2 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.3 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.4 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %xor;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.5 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftr 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.6 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftr 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.7 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %or;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.8 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %and;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.9 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %add;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.10 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %sub;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.11 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftl 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.12 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.13 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.38, 8;
T_9.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.38, 8;
 ; End of false expr.
    %blend;
T_9.38;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.14 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %xor;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.15 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftr 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.16 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %ix/getv 4, v0x7fffc6d54cc0_0;
    %shiftr 4;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.17 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %or;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.18 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %and;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.19 ;
    %load/vec4 v0x7fffc6d54cc0_0;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.20 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %add;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.21 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %add;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.22 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %add;
    %store/vec4 v0x7fffc6d54da0_0, 0, 32;
    %jmp T_9.30;
T_9.23 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.40, 8;
T_9.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.40, 8;
 ; End of false expr.
    %blend;
T_9.40;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.24 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_9.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.42, 8;
T_9.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.42, 8;
 ; End of false expr.
    %blend;
T_9.42;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.25 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.44, 8;
T_9.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.44, 8;
 ; End of false expr.
    %blend;
T_9.44;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.26 ;
    %load/vec4 v0x7fffc6d54cc0_0;
    %load/vec4 v0x7fffc6d54bc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.45, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.46, 8;
T_9.45 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.46, 8;
 ; End of false expr.
    %blend;
T_9.46;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.27 ;
    %load/vec4 v0x7fffc6d54bc0_0;
    %load/vec4 v0x7fffc6d54cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.47, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.48, 8;
T_9.47 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.48, 8;
 ; End of false expr.
    %blend;
T_9.48;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.28 ;
    %load/vec4 v0x7fffc6d54cc0_0;
    %load/vec4 v0x7fffc6d54bc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.49, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.50, 8;
T_9.49 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.50, 8;
 ; End of false expr.
    %blend;
T_9.50;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc6d54da0_0, 4, 1;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc6d52540;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d533f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fffc6d533f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc6d533f0_0;
    %store/vec4a v0x7fffc6d52c90, 4, 0;
    %load/vec4 v0x7fffc6d533f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc6d533f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x7fffc6d52540;
T_11 ;
    %wait E_0x7fffc6d52960;
    %load/vec4 v0x7fffc6d53590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffc6d53890_0;
    %load/vec4 v0x7fffc6d529e0_0;
    %add;
    %store/vec4 v0x7fffc6d534b0_0, 0, 32;
    %load/vec4 v0x7fffc6d534b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fffc6d53220_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffc6d536f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffc6d537c0_0;
    %load/vec4 v0x7fffc6d529e0_0;
    %add;
    %store/vec4 v0x7fffc6d534b0_0, 0, 32;
    %load/vec4 v0x7fffc6d534b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fffc6d53220_0, 0, 5;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc6d52540;
T_12 ;
    %wait E_0x7fffc6ce1af0;
    %load/vec4 v0x7fffc6d53590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fffc6d53220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffc6d52c90, 4;
    %assign/vec4 v0x7fffc6d52ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffc6d536f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fffc6d52b90_0;
    %load/vec4 v0x7fffc6d53220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6d52c90, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffc6d52540;
T_13 ;
    %wait E_0x7fffc6d527e0;
    %load/vec4 v0x7fffc6d53590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fffc6d53220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffc6d52c90, 4;
    %store/vec4 v0x7fffc6d52ac0_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffc6d51330;
T_14 ;
    %wait E_0x7fffc6d33df0;
    %load/vec4 v0x7fffc6d52060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6d523b0_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fffc6d518e0_0;
    %parti/s 1, 7, 4;
    %replicate 25;
    %load/vec4 v0x7fffc6d518e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fffc6d51ac0_0;
    %parti/s 1, 15, 5;
    %replicate 17;
    %load/vec4 v0x7fffc6d51ac0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fffc6d519e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffc6d51bb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fffc6d51c90_0;
    %store/vec4 v0x7fffc6d521e0_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fffc6d51f80_0;
    %store/vec4 v0x7fffc6d523b0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffc6d51ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d523b0_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fffc6d51dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc6d523b0_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffc6d53a20;
T_15 ;
    %wait E_0x7fffc6ce1af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d54490_0, 0, 1;
    %load/vec4 v0x7fffc6d54350_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc6d543f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %load/vec4 v0x7fffc6d53db0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffc6d54700_0, 0;
    %load/vec4 v0x7fffc6d53f90_0;
    %assign/vec4 v0x7fffc6d53eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6d54490_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffc6d54050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fffc6d53f90_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0x7fffc6d53db0_0;
    %load/vec4 v0x7fffc6d54260_0;
    %add;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x7fffc6d53db0_0;
    %addi 4, 0, 32;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x7fffc6d53eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6d54490_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffc6d53a20;
T_16 ;
    %wait E_0x7fffc6d53d20;
    %load/vec4 v0x7fffc6d54660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fffc6d545c0_0;
    %store/vec4 v0x7fffc6d54700_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffc6d54050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fffc6d53f90_0;
    %store/vec4 v0x7fffc6d54700_0, 0, 32;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffc6d23cd0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x7fffc6d58620_0;
    %inv;
    %store/vec4 v0x7fffc6d58620_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffc6d23cd0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d58620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d58890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d58890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d587a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6d58890_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d58890_0, 0, 1;
    %delay 190, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6d587a0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffc6d23cd0;
T_19 ;
    %vpi_call 3 33 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc6d23cd0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/writeBack.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
