-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PE29 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    W_inter_2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    W_inter_2_0_empty_n : IN STD_LOGIC;
    W_inter_2_0_read : OUT STD_LOGIC;
    In_inter_2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    In_inter_2_0_empty_n : IN STD_LOGIC;
    In_inter_2_0_read : OUT STD_LOGIC;
    W_inter_3_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    W_inter_3_0_full_n : IN STD_LOGIC;
    W_inter_3_0_write : OUT STD_LOGIC;
    In_inter_2_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    In_inter_2_1_full_n : IN STD_LOGIC;
    In_inter_2_1_write : OUT STD_LOGIC;
    add_ln207_4_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    add_ln207_4_loc_empty_n : IN STD_LOGIC;
    add_ln207_4_loc_read : OUT STD_LOGIC;
    cho_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    cho_empty_n : IN STD_LOGIC;
    cho_read : OUT STD_LOGIC;
    O_inter_2_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    O_inter_2_0_full_n : IN STD_LOGIC;
    O_inter_2_0_write : OUT STD_LOGIC;
    p_c_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_c_s_empty_n : IN STD_LOGIC;
    p_c_s_read : OUT STD_LOGIC;
    p_chin_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_chin_s_empty_n : IN STD_LOGIC;
    p_chin_s_read : OUT STD_LOGIC;
    p_chout_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_chout_s_empty_n : IN STD_LOGIC;
    p_chout_s_read : OUT STD_LOGIC;
    p_k_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_k_s_empty_n : IN STD_LOGIC;
    p_k_s_read : OUT STD_LOGIC;
    p_r_s_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_r_s_empty_n : IN STD_LOGIC;
    p_r_s_read : OUT STD_LOGIC;
    cho_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cho_out_full_n : IN STD_LOGIC;
    cho_out_write : OUT STD_LOGIC;
    p_c_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_c_out_full_n : IN STD_LOGIC;
    p_c_out_write : OUT STD_LOGIC;
    p_chin_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_chin_out_full_n : IN STD_LOGIC;
    p_chin_out_write : OUT STD_LOGIC;
    p_chout_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_chout_out_full_n : IN STD_LOGIC;
    p_chout_out_write : OUT STD_LOGIC;
    p_k_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_k_out_full_n : IN STD_LOGIC;
    p_k_out_write : OUT STD_LOGIC;
    p_r_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_r_out_full_n : IN STD_LOGIC;
    p_r_out_write : OUT STD_LOGIC );
end;


architecture behav of PE29 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv96_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal W_inter_2_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln122_reg_376 : STD_LOGIC_VECTOR (0 downto 0);
    signal In_inter_2_0_blk_n : STD_LOGIC;
    signal W_inter_3_0_blk_n : STD_LOGIC;
    signal In_inter_2_1_blk_n : STD_LOGIC;
    signal add_ln207_4_loc_blk_n : STD_LOGIC;
    signal cho_blk_n : STD_LOGIC;
    signal O_inter_2_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal p_c_s_blk_n : STD_LOGIC;
    signal p_chin_s_blk_n : STD_LOGIC;
    signal p_chout_s_blk_n : STD_LOGIC;
    signal p_k_s_blk_n : STD_LOGIC;
    signal p_r_s_blk_n : STD_LOGIC;
    signal cho_out_blk_n : STD_LOGIC;
    signal p_c_out_blk_n : STD_LOGIC;
    signal p_chin_out_blk_n : STD_LOGIC;
    signal p_chout_out_blk_n : STD_LOGIC;
    signal p_k_out_blk_n : STD_LOGIC;
    signal p_r_out_blk_n : STD_LOGIC;
    signal indvar_flatten13_reg_236 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_reg_247 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_c_read_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal p_chin_read_reg_347 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_k_read_reg_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln130_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln130_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound4_fu_303_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal bound4_reg_362 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln119_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln119_fu_318_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln119_reg_371 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln122_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln122_reg_376_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_reg_376_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_329_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal add_ln122_reg_380 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_40_reg_385 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_39_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_i_i_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal O_temp_8_fu_335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal col_0_i_i_i_reg_225 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_phi_mux_indvar_flatten13_phi_fu_240_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_tmp_phi_fu_252_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal icmp_ln130_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln130_8_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_fu_290_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cast_fu_287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_290_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound4_fu_303_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound4_fu_303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_0_i_i_i_cast_fu_309_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_ce : STD_LOGIC;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_265_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal bound4_fu_303_p00 : STD_LOGIC_VECTOR (95 downto 0);
    signal bound4_fu_303_p10 : STD_LOGIC_VECTOR (95 downto 0);

    component Systolic_Array_CodEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Systolic_Array_CoeOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Systolic_Array_CodEe_U269 : component Systolic_Array_CodEe
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_tmp_phi_fu_252_p4,
        din1 => tmp_4_i_i_i_reg_395,
        ce => grp_fu_260_ce,
        dout => grp_fu_260_p2);

    Systolic_Array_CoeOg_U270 : component Systolic_Array_CoeOg
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_reg_390,
        din1 => tmp_40_reg_385,
        ce => grp_fu_265_ce,
        dout => grp_fu_265_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln119_fu_313_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln119_fu_313_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((icmp_ln119_fu_313_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_0_i_i_i_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = O_inter_2_0_full_n) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                col_0_i_i_i_reg_225 <= add_ln119_reg_371;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                col_0_i_i_i_reg_225 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
                indvar_flatten13_reg_236 <= add_ln122_reg_380;
            elsif (((icmp_ln119_fu_313_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten13_reg_236 <= ap_const_lv96_0;
            end if; 
        end if;
    end process;

    tmp_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376_pp0_iter2_reg = ap_const_lv1_0))) then 
                tmp_reg_247 <= O_temp_8_fu_335_p3;
            elsif (((icmp_ln119_fu_313_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_reg_247 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln119_reg_371 <= add_ln119_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln122_reg_380 <= add_ln122_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln130_reg_357 <= and_ln130_fu_281_p2;
                p_c_read_reg_342 <= p_c_s_dout;
                p_chin_read_reg_347 <= p_chin_s_dout;
                p_k_read_reg_352 <= p_k_s_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                bound4_reg_362 <= bound4_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln122_reg_376 <= icmp_ln122_fu_324_p2;
                icmp_ln122_reg_376_pp0_iter1_reg <= icmp_ln122_reg_376;
                icmp_ln122_reg_376_pp0_iter2_reg <= icmp_ln122_reg_376_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then
                tmp_39_reg_390 <= In_inter_2_0_dout;
                tmp_40_reg_385 <= W_inter_2_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln130_reg_357) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then
                tmp_4_i_i_i_reg_395 <= grp_fu_265_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, O_inter_2_0_full_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_state12, icmp_ln119_fu_313_p2, ap_CS_fsm_state3, icmp_ln122_fu_324_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln119_fu_313_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln122_fu_324_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln122_fu_324_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = O_inter_2_0_full_n) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    In_inter_2_0_blk_n_assign_proc : process(In_inter_2_0_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln122_reg_376)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            In_inter_2_0_blk_n <= In_inter_2_0_empty_n;
        else 
            In_inter_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    In_inter_2_0_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
            In_inter_2_0_read <= ap_const_logic_1;
        else 
            In_inter_2_0_read <= ap_const_logic_0;
        end if; 
    end process;


    In_inter_2_1_blk_n_assign_proc : process(In_inter_2_1_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln122_reg_376)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            In_inter_2_1_blk_n <= In_inter_2_1_full_n;
        else 
            In_inter_2_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    In_inter_2_1_din <= In_inter_2_0_dout;

    In_inter_2_1_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
            In_inter_2_1_write <= ap_const_logic_1;
        else 
            In_inter_2_1_write <= ap_const_logic_0;
        end if; 
    end process;


    O_inter_2_0_blk_n_assign_proc : process(O_inter_2_0_full_n, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            O_inter_2_0_blk_n <= O_inter_2_0_full_n;
        else 
            O_inter_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    O_inter_2_0_din <= tmp_reg_247;

    O_inter_2_0_write_assign_proc : process(O_inter_2_0_full_n, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = O_inter_2_0_full_n) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            O_inter_2_0_write <= ap_const_logic_1;
        else 
            O_inter_2_0_write <= ap_const_logic_0;
        end if; 
    end process;

    O_temp_8_fu_335_p3 <= 
        grp_fu_260_p2 when (and_ln130_reg_357(0) = '1') else 
        tmp_reg_247;

    W_inter_2_0_blk_n_assign_proc : process(W_inter_2_0_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln122_reg_376)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            W_inter_2_0_blk_n <= W_inter_2_0_empty_n;
        else 
            W_inter_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    W_inter_2_0_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
            W_inter_2_0_read <= ap_const_logic_1;
        else 
            W_inter_2_0_read <= ap_const_logic_0;
        end if; 
    end process;


    W_inter_3_0_blk_n_assign_proc : process(W_inter_3_0_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln122_reg_376)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            W_inter_3_0_blk_n <= W_inter_3_0_full_n;
        else 
            W_inter_3_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    W_inter_3_0_din <= W_inter_2_0_dout;

    W_inter_3_0_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
            W_inter_3_0_write <= ap_const_logic_1;
        else 
            W_inter_3_0_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln119_fu_318_p2 <= std_logic_vector(unsigned(col_0_i_i_i_reg_225) + unsigned(ap_const_lv31_1));
    add_ln122_fu_329_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten13_phi_fu_240_p4) + unsigned(ap_const_lv96_1));

    add_ln207_4_loc_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_ln207_4_loc_blk_n <= add_ln207_4_loc_empty_n;
        else 
            add_ln207_4_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    add_ln207_4_loc_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_ln207_4_loc_read <= ap_const_logic_1;
        else 
            add_ln207_4_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    and_ln130_fu_281_p2 <= (icmp_ln130_fu_269_p2 and icmp_ln130_8_fu_275_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(W_inter_2_0_empty_n, In_inter_2_0_empty_n, W_inter_3_0_full_n, In_inter_2_1_full_n, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = W_inter_3_0_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_1_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = W_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(W_inter_2_0_empty_n, In_inter_2_0_empty_n, W_inter_3_0_full_n, In_inter_2_1_full_n, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = W_inter_3_0_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_1_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = W_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(W_inter_2_0_empty_n, In_inter_2_0_empty_n, W_inter_3_0_full_n, In_inter_2_1_full_n, ap_enable_reg_pp0_iter0, icmp_ln122_reg_376)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = W_inter_3_0_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_1_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = W_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
                ap_block_state1 <= ((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter0_assign_proc : process(W_inter_2_0_empty_n, In_inter_2_0_empty_n, W_inter_3_0_full_n, In_inter_2_1_full_n, icmp_ln122_reg_376)
    begin
                ap_block_state5_pp0_stage1_iter0 <= (((ap_const_logic_0 = W_inter_3_0_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_1_full_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = In_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)) or ((ap_const_logic_0 = W_inter_2_0_empty_n) and (icmp_ln122_reg_376 = ap_const_lv1_0)));
    end process;

        ap_block_state6_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln122_fu_324_p2)
    begin
        if ((icmp_ln122_fu_324_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln119_fu_313_p2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln119_fu_313_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten13_phi_fu_240_p4_assign_proc : process(icmp_ln122_reg_376, indvar_flatten13_reg_236, ap_CS_fsm_pp0_stage0, add_ln122_reg_380, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln122_reg_376 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten13_phi_fu_240_p4 <= add_ln122_reg_380;
        else 
            ap_phi_mux_indvar_flatten13_phi_fu_240_p4 <= indvar_flatten13_reg_236;
        end if; 
    end process;


    ap_phi_mux_tmp_phi_fu_252_p4_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_reg_247, icmp_ln122_reg_376_pp0_iter2_reg, O_temp_8_fu_335_p3, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln122_reg_376_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            ap_phi_mux_tmp_phi_fu_252_p4 <= O_temp_8_fu_335_p3;
        else 
            ap_phi_mux_tmp_phi_fu_252_p4 <= tmp_reg_247;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    bound4_fu_303_p0 <= bound4_fu_303_p00(64 - 1 downto 0);
    bound4_fu_303_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_290_p2),96));
    bound4_fu_303_p1 <= bound4_fu_303_p10(32 - 1 downto 0);
    bound4_fu_303_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_chin_read_reg_347),96));
    bound4_fu_303_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4_fu_303_p0) * unsigned(bound4_fu_303_p1), 96));
    bound_fu_290_p0 <= cast_fu_287_p1(32 - 1 downto 0);
    bound_fu_290_p1 <= cast_fu_287_p1(32 - 1 downto 0);
    bound_fu_290_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_290_p0) * unsigned(bound_fu_290_p1), 64));
    cast_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_k_read_reg_352),64));

    cho_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cho_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cho_blk_n <= cho_empty_n;
        else 
            cho_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cho_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cho_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cho_out_blk_n <= cho_out_full_n;
        else 
            cho_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cho_out_din <= cho_dout;

    cho_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cho_out_write <= ap_const_logic_1;
        else 
            cho_out_write <= ap_const_logic_0;
        end if; 
    end process;


    cho_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cho_read <= ap_const_logic_1;
        else 
            cho_read <= ap_const_logic_0;
        end if; 
    end process;

    col_0_i_i_i_cast_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_0_i_i_i_reg_225),32));

    grp_fu_260_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_260_ce <= ap_const_logic_1;
        else 
            grp_fu_260_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_265_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_265_ce <= ap_const_logic_1;
        else 
            grp_fu_265_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln119_fu_313_p2 <= "1" when (signed(col_0_i_i_i_cast_fu_309_p1) < signed(p_c_read_reg_342)) else "0";
    icmp_ln122_fu_324_p2 <= "1" when (ap_phi_mux_indvar_flatten13_phi_fu_240_p4 = bound4_reg_362) else "0";
    icmp_ln130_8_fu_275_p2 <= "1" when (signed(p_chout_s_dout) > signed(cho_dout)) else "0";
    icmp_ln130_fu_269_p2 <= "1" when (signed(p_r_s_dout) > signed(add_ln207_4_loc_dout)) else "0";

    internal_ap_ready_assign_proc : process(icmp_ln119_fu_313_p2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln119_fu_313_p2 = ap_const_lv1_0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    p_c_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_c_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_c_out_blk_n <= p_c_out_full_n;
        else 
            p_c_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_c_out_din <= p_c_s_dout;

    p_c_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_c_out_write <= ap_const_logic_1;
        else 
            p_c_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_c_s_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_c_s_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_c_s_blk_n <= p_c_s_empty_n;
        else 
            p_c_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_c_s_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_c_s_read <= ap_const_logic_1;
        else 
            p_c_s_read <= ap_const_logic_0;
        end if; 
    end process;


    p_chin_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_chin_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chin_out_blk_n <= p_chin_out_full_n;
        else 
            p_chin_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_chin_out_din <= p_chin_s_dout;

    p_chin_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chin_out_write <= ap_const_logic_1;
        else 
            p_chin_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_chin_s_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_chin_s_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chin_s_blk_n <= p_chin_s_empty_n;
        else 
            p_chin_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_chin_s_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chin_s_read <= ap_const_logic_1;
        else 
            p_chin_s_read <= ap_const_logic_0;
        end if; 
    end process;


    p_chout_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_chout_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chout_out_blk_n <= p_chout_out_full_n;
        else 
            p_chout_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_chout_out_din <= p_chout_s_dout;

    p_chout_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chout_out_write <= ap_const_logic_1;
        else 
            p_chout_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_chout_s_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_chout_s_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chout_s_blk_n <= p_chout_s_empty_n;
        else 
            p_chout_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_chout_s_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_chout_s_read <= ap_const_logic_1;
        else 
            p_chout_s_read <= ap_const_logic_0;
        end if; 
    end process;


    p_k_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_k_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_k_out_blk_n <= p_k_out_full_n;
        else 
            p_k_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_k_out_din <= p_k_s_dout;

    p_k_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_k_out_write <= ap_const_logic_1;
        else 
            p_k_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_k_s_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_k_s_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_k_s_blk_n <= p_k_s_empty_n;
        else 
            p_k_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_k_s_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_k_s_read <= ap_const_logic_1;
        else 
            p_k_s_read <= ap_const_logic_0;
        end if; 
    end process;


    p_r_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_r_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_r_out_blk_n <= p_r_out_full_n;
        else 
            p_r_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_r_out_din <= p_r_s_dout;

    p_r_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_r_out_write <= ap_const_logic_1;
        else 
            p_r_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_r_s_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_r_s_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_r_s_blk_n <= p_r_s_empty_n;
        else 
            p_r_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_r_s_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_ln207_4_loc_empty_n, cho_empty_n, p_c_s_empty_n, p_chin_s_empty_n, p_chout_s_empty_n, p_k_s_empty_n, p_r_s_empty_n, cho_out_full_n, p_c_out_full_n, p_chin_out_full_n, p_chout_out_full_n, p_k_out_full_n, p_r_out_full_n)
    begin
        if ((not(((p_c_out_full_n = ap_const_logic_0) or (cho_out_full_n = ap_const_logic_0) or (p_r_s_empty_n = ap_const_logic_0) or (p_k_s_empty_n = ap_const_logic_0) or (p_chout_s_empty_n = ap_const_logic_0) or (p_chin_s_empty_n = ap_const_logic_0) or (p_c_s_empty_n = ap_const_logic_0) or (cho_empty_n = ap_const_logic_0) or (ap_const_logic_0 = add_ln207_4_loc_empty_n) or (real_start = ap_const_logic_0) or (p_r_out_full_n = ap_const_logic_0) or (p_k_out_full_n = ap_const_logic_0) or (p_chout_out_full_n = ap_const_logic_0) or (p_chin_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_r_s_read <= ap_const_logic_1;
        else 
            p_r_s_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
