<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: X86ISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86ISA Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is exposed globally, independent of the <a class="el" href="classX86ISA_1_1ISA.html">ISA</a>.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceX86ISA_1_1ACPI"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA_1_1ACPI.html">ACPI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespaceX86ISA_1_1ConditionTests"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA_1_1ConditionTests.html">ConditionTests</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespaceX86ISA_1_1IntelMP"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA_1_1IntelMP.html">IntelMP</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespaceX86ISA_1_1Kernel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA_1_1Kernel.html">Kernel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespaceX86ISA_1_1SMBios"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA_1_1SMBios.html">SMBios</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1AlignmentCheck.html">AlignmentCheck</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1BoundRange.html">BoundRange</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Breakpoint.html">Breakpoint</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Cmos.html">Cmos</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1DebugException.html">DebugException</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Decoder.html">Decoder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1DeviceNotAvailable.html">DeviceNotAvailable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1DivideError.html">DivideError</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1DoubleFault.html">DoubleFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1E820Entry.html">E820Entry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1E820Table.html">E820Table</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1EmulEnv.html">EmulEnv</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ExternalInterrupt.html">ExternalInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1FpOp.html">FpOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base classes for FpOps which provides a generateDisassembly method.  <a href="classX86ISA_1_1FpOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1GeneralProtection.html">GeneralProtection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I386LinuxProcess.html">I386LinuxProcess</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I386Process.html">I386Process</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I8042.html">I8042</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I82094AA.html">I82094AA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I8237.html">I8237</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I8254.html">I8254</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1I8259.html">I8259</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1InitInterrupt.html">InitInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1InstRegIndex.html">InstRegIndex</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class for register indices passed to instruction constructors.  <a href="structX86ISA_1_1InstRegIndex.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntMasterPort.html">IntMasterPort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntSlavePort.html">IntSlavePort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1InvalidOpcode.html">InvalidOpcode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1InvalidTSS.html">InvalidTSS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ISA.html">ISA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1LdStOp.html">LdStOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for load and store ops using one register.  <a href="classX86ISA_1_1LdStOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1LdStSplitOp.html">LdStSplitOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for load and store ops using two registers, we will call them split ops for this reason.  <a href="classX86ISA_1_1LdStSplitOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1LongModePTE.html">LongModePTE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MachineCheck.html">MachineCheck</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MacroopBase.html">MacroopBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MediaOpBase.html">MediaOpBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MediaOpImm.html">MediaOpImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MediaOpReg.html">MediaOpReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1MemOp.html">MemOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for memory ops.  <a href="classX86ISA_1_1MemOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1NonMaskableInterrupt.html">NonMaskableInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1OverflowTrap.html">OverflowTrap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html">PageFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PCState.html">PCState</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1RegOp.html">RegOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1RegOpBase.html">RegOpBase</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base classes for RegOps which provides a generateDisassembly method.  <a href="classX86ISA_1_1RegOpBase.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1RegOpImm.html">RegOpImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SecurityException.html">SecurityException</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SegDescriptorLimit.html">SegDescriptorLimit</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SegmentNotPresent.html">SegmentNotPresent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SIMDFloatingPointFault.html">SIMDFloatingPointFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SoftwareInterrupt.html">SoftwareInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Speaker.html">Speaker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1StackFault.html">StackFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1StartupInterrupt.html">StartupInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1SystemManagementInterrupt.html">SystemManagementInterrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1TLB.html">TLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1UnimpInstFault.html">UnimpInstFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1Walker.html">Walker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86__64LinuxProcess.html">X86_64LinuxProcess</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86__64Process.html">X86_64Process</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86Abort.html">X86Abort</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86Fault.html">X86Fault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86FaultBase.html">X86FaultBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86Interrupt.html">X86Interrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86MicroopBase.html">X86MicroopBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86Process.html">X86Process</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86StaticInst.html">X86StaticInst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for all X86 static instructions.  <a href="classX86ISA_1_1X86StaticInst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X86Trap.html">X86Trap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1X87FpExceptionPending.html">X87FpExceptionPending</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a3d9c761793d68d767ea502485e791786"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3d9c761793d68d767ea502485e791786">VecElem</a> = ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td></tr>
<tr class="separator:a3d9c761793d68d767ea502485e791786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b6650144889d868f858a537294443c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a93b6650144889d868f858a537294443c">VecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td></tr>
<tr class="separator:a93b6650144889d868f858a537294443c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b98de47ae90aa02b610e421c8c9dbc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a52b98de47ae90aa02b610e421c8c9dbc">ConstVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td></tr>
<tr class="separator:a52b98de47ae90aa02b610e421c8c9dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05aac99d888c2d535dc250f88180a9f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa05aac99d888c2d535dc250f88180a9f">VecRegContainer</a> = ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td></tr>
<tr class="separator:aa05aac99d888c2d535dc250f88180a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c06e84fc607b3e2c92f96e18429c39"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a64c06e84fc607b3e2c92f96e18429c39">VecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td></tr>
<tr class="separator:a64c06e84fc607b3e2c92f96e18429c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5f71ba36954a318e4fb649080c0eab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0c5f71ba36954a318e4fb649080c0eab">ConstVecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td></tr>
<tr class="separator:a0c5f71ba36954a318e4fb649080c0eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f8bd3c96c6520a1cc67f2b2ca4b4e7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac6f8bd3c96c6520a1cc67f2b2ca4b4e7">VecPredRegContainer</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td></tr>
<tr class="separator:ac6f8bd3c96c6520a1cc67f2b2ca4b4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fca735b653de5989e15afb4eb089f38"><td class="memItemLeft" align="right" valign="top">typedef MsrMap::value_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1fca735b653de5989e15afb4eb089f38">MsrVal</a></td></tr>
<tr class="separator:a1fca735b653de5989e15afb4eb089f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf53f7a91fcb19b52871de0333bd8b79"><td class="memItemLeft" align="right" valign="top">typedef std::unordered_map&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">MsrMap</a></td></tr>
<tr class="separator:abf53f7a91fcb19b52871de0333bd8b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d87380c93b25c04fcf02530b28f79f"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">MachInst</a></td></tr>
<tr class="separator:a50d87380c93b25c04fcf02530b28f79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a6c2b3861d4c3d9526f4877d4f41a9b14"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14">StandardCpuidFunction</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a20b848259f046d360ecf85f474bd7099">VendorAndLargestStdFunc</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a1ebab50719f6da2e08d1a938cd884719">FamilyModelStepping</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14ad8949e2ae1968efdb59d0ce439a40a7a">CacheAndTLB</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a9289f7a26ede7d8a5372fab9633327cf">SerialNumber</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad">CacheParams</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a3e0e70d878aaa0983da63d5abe9a2583">MonitorMwait</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a268adcebcf7ef37faf17323e0b53ed91">ThermalPowerMgmt</a>, 
<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14a691815c1c07c852be0026b9841bcbd3b">ExtendedFeatures</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14afb95871aa0b0d12d0c6849bfc4794178">NumStandardCpuidFuncs</a>
<br />
 }</td></tr>
<tr class="separator:a6c2b3861d4c3d9526f4877d4f41a9b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0065d18a2e8dab1b11d138e6a25c0e99"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99">ExtendedCpuidFunctions</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99af6add53bfd02a99bbdd4d83b3399b642">VendorAndLargestExtFunc</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a57f5e8f4f5eef508fbdb49986c28a9b5">FamilyModelSteppingBrandFeatures</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a48d3cf89723710c0947a9eae97dd4a64">NameString1</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99aa1051920f67d7ebf133f3c7fce2cfaf6">NameString2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a7acc06cf3965d377329eb94e579e08b3">NameString3</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99af24ac6ae906ae53dc33d5c2e0b1f4b23">L1CacheAndTLB</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a3cdf6600ceaf55bb0504c5a44c665aaf">L2L3CacheAndL2TLB</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a72ca8214b30a6fd959b25791f1e0348f">APMInfo</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99ab135b0c88ab027dcbe2042c142f08125">LongModeAddressSize</a>, 
<a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99a140a4136534c760d781ef92cc444410d">NumExtendedCpuidFuncs</a>
<br />
 }</td></tr>
<tr class="separator:a0065d18a2e8dab1b11d138e6a25c0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bb4d901607aa33e795463d7b69cc95"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95">SizeType</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a7a21c02f6fa35d96b80bcd73ad206ebc">NoImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a8682fd2234d60f9bccba83bde1f69c3f">NI</a> = NoImm, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95afdc1a5a22567449380e59e4b39eceae6">ByteImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a5df751ba2d2b61082ed3fd7e1583bb7d">BY</a> = ByteImm, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a392f0cf1957efbc6ff78c26c3f808189">WordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a83177f94c4f8c4e01a0065ce61e7d5b5">WO</a> = WordImm, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a99a4d247b70c4447b693c5770e8b7ffc">DWordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a6a3312d8ef60f5ecea3ebb20173066f3">DW</a> = DWordImm, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a43d2a9517df1efa4fa86ec8af5e5fc3b">QWordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a452451d19ed7d2f748a261869b823697">QW</a> = QWordImm, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a962832d8c4cfd3c2735f9f49c221e73c">OWordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a8e82293cd31259f59b0d7f168f3418d4">OW</a> = OWordImm, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95ae408ec0f704ea08a5c8f6b981adc1164">VWordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95ac8280411960b45ec69c72d72f058d3e8">VW</a> = VWordImm, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a20e8ac4b322bc07d74e830503cf1a114">ZWordImm</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a5a5ea88a73b88a915eebf6ca5b642fd6">ZW</a> = ZWordImm, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95ad5d432c7720fdb5bed2f6557345eac5b">Enter</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95aa82f532875e77baca700670282e52191">EN</a> = Enter, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a2296c48f42ded312d9d849d9409d23df">Pointer</a>, 
<a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95a1073396270809317702e8d7f0aeb660b">PO</a> = Pointer
<br />
 }</td></tr>
<tr class="separator:ae4bb4d901607aa33e795463d7b69cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa846acb0958584a20644030b12aede5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aaa846acb0958584a20644030b12aede5">MediaFlag</a> { <a class="el" href="namespaceX86ISA.html#aaa846acb0958584a20644030b12aede5a0fae2ddd703e5c046d53812bf7ed0361">MediaMultHiOp</a> = 1, 
<a class="el" href="namespaceX86ISA.html#aaa846acb0958584a20644030b12aede5ac1bb23a6a8b1b13077cb8635be76694a">MediaSignedOp</a> = 64, 
<a class="el" href="namespaceX86ISA.html#aaa846acb0958584a20644030b12aede5a0d1ad86118d2380ff7e43b43745aa6ee">MediaScalarOp</a> = 128
 }</td></tr>
<tr class="separator:aaa846acb0958584a20644030b12aede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951ee203823b19c66987216e039ff689"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689">FlagBit</a> { <a class="el" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">CPL0FlagBit</a> = 1, 
<a class="el" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> = 2, 
<a class="el" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">StoreCheck</a> = 4
 }</td></tr>
<tr class="separator:a951ee203823b19c66987216e039ff689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d457f072e472d81cede79be83c45498"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498">X86AuxiliaryVectorTypes</a> { <a class="el" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975">M5_AT_SYSINFO</a> = 32, 
<a class="el" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">M5_AT_SYSINFO_EHDR</a> = 33
 }</td></tr>
<tr class="separator:a5d457f072e472d81cede79be83c45498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389ec8cf51393997262dfc5f5d789843"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843">DependenceTags</a> { <a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f">FP_Reg_Base</a> = 128, 
<a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4">CC_Reg_Base</a> = FP_Reg_Base + NumFloatRegs, 
<a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e">Misc_Reg_Base</a> = CC_Reg_Base + NumCCRegs, 
<a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38">Max_Reg_Index</a> = Misc_Reg_Base + NumMiscRegs
 }</td></tr>
<tr class="separator:a389ec8cf51393997262dfc5f5d789843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957031c249f7ea6198c3d97d222bc68e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4">APIC_ID</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5">APIC_VERSION</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaae1c98c3ec4a7b1b3b246eeeac3af44e">APIC_TASK_PRIORITY</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea7d12c88337cea7ca7ea633f34eb4af7d">APIC_ARBITRATION_PRIORITY</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea97458d45a504b4be738d2ca440eaca53">APIC_PROCESSOR_PRIORITY</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eab19b4975e616d466c0574a8b20371366">APIC_EOI</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea2583364889fde19b418ac4ef54a7d939">APIC_LOGICAL_DESTINATION</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaf74718e633837dfb4bb56a3f5a92376e">APIC_DESTINATION_FORMAT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea4ee1a74f2999c8cbccea1d46247adaec">APIC_SPURIOUS_INTERRUPT_VECTOR</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea5c7ead3f005827f9efbee3fa29590aaf">APIC_IN_SERVICE_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea643c898daacd5918eda82b9b87b04815">APIC_TRIGGER_MODE_BASE</a> = APIC_IN_SERVICE_BASE + 16, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaa7c2141bb46699c4a034b3e0a014e453">APIC_INTERRUPT_REQUEST_BASE</a> = APIC_TRIGGER_MODE_BASE + 16, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea3895c8c4dee567db5600f633e128ca24">APIC_ERROR_STATUS</a> = APIC_INTERRUPT_REQUEST_BASE + 16, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea3a4d63e2e64fd11a075ee8d4d5a45568">APIC_INTERRUPT_COMMAND_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eafae08fff75e64b5dd2118e8cc96fe8d0">APIC_INTERRUPT_COMMAND_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea70e676f404469579a28f6df8c12f9413">APIC_LVT_TIMER</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eae12457078df417798ef787a867ff7d26">APIC_LVT_THERMAL_SENSOR</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ead17d0e504bc85a5e4817184a24c339d6">APIC_LVT_PERFORMANCE_MONITORING_COUNTERS</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea34200d3499a583b760d419b396f5b83f">APIC_LVT_LINT0</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea5b0f74f8d230ce21a486fe150861509b">APIC_LVT_LINT1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaadf662d3d3acc925556db7826b9cc492">APIC_LVT_ERROR</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eae70d8625e7707940517193c3ad69d11f">APIC_INITIAL_COUNT</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea7fa724b21861b1681dce85852f7490ab">APIC_CURRENT_COUNT</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea602252a8cf829622b1f83e325e877dce">APIC_DIVIDE_CONFIGURATION</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea7c2767c1d154ef28b35a78b2bff49094">APIC_INTERNAL_STATE</a>, 
<a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eafc1152225e2b9bca07f59c79b3201e09">NUM_APIC_REGS</a>
<br />
 }</td></tr>
<tr class="separator:a957031c249f7ea6198c3d97d222bc68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675e38a69510003f02081e1c844916da"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916da">CCRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db">CCREG_ZAPS</a>, 
<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999">CCREG_CFOF</a>, 
<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6">CCREG_DF</a>, 
<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913">CCREG_ECF</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c">CCREG_EZF</a>, 
<a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3">NUM_CCREGS</a>
<br />
 }</td></tr>
<tr class="separator:a675e38a69510003f02081e1c844916da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133db29ef2f13b4e5ad13a1302981aaa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaac68194404ffdfbc6f8cbfd708548a039">FLOATREG_MMX_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa355f7625d0921613f91786d6b4d3631d">FLOATREG_FPR_BASE</a> = FLOATREG_MMX_BASE, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa25e1fb3c7a9f477d56e9ef177fad6e1a">FLOATREG_MMX0</a> = FLOATREG_MMX_BASE, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaabbb7ada8d99718b9422a2568fa3cb743">FLOATREG_MMX1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa90413faa39e3e156c22107f2186ca510">FLOATREG_MMX2</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa3110abe17a5d6616f49ca79c44d1563d">FLOATREG_MMX3</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa09f572b4b89952913187ecee209224f1">FLOATREG_MMX4</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaa93474a3da17ce7c851062ed780b7608">FLOATREG_MMX5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaabc591ec17c96c7270ff3bcf2984a0c26">FLOATREG_MMX6</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaafac0802d432c0633032d3341b10e0e27">FLOATREG_MMX7</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa2eeed1aa3f454607695977f5325d9a24">FLOATREG_FPR0</a> = FLOATREG_FPR_BASE, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa68ac158d44d962355f3f64501bccd398">FLOATREG_FPR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa6cc0510878c9fe1d73dfe3a90aa2f9c2">FLOATREG_FPR2</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa37fce0820940ab69a2dae660ad64780f">FLOATREG_FPR3</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa359b958528ef9eac0825752a71b713ea">FLOATREG_FPR4</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaca5f7ac8eb9430be2eeb997c3a94b03c">FLOATREG_FPR5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaf70901fc01854f57e8ef2dccce4203ba">FLOATREG_FPR6</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa54d36f906fab7644a09d6ada95478608">FLOATREG_FPR7</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaae84b8e3965a93999e63231a0306077ab">FLOATREG_XMM_BASE</a> = FLOATREG_MMX_BASE + NumMMXRegs, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaad8d3e9804217af5720c7b3e3bfff595b">FLOATREG_XMM0_LOW</a> = FLOATREG_XMM_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa3bfc0c15cc9027c594334b40b096c671">FLOATREG_XMM0_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa39645b04227b120a63888de54adde069">FLOATREG_XMM1_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaad70e31f8158e9ee1e448c7f4951b2b13">FLOATREG_XMM1_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa0553b4be538320e92faf88b8245da161">FLOATREG_XMM2_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaadc17cda4ca0a485c5dae5c18c2a7dbdc">FLOATREG_XMM2_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaabd2a362be942de0ea9ed3431bbd3dc2">FLOATREG_XMM3_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa14b2dc66483efc26a977df8896f14512">FLOATREG_XMM3_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaf3aff1c8050353d07b8c9eec465d0580">FLOATREG_XMM4_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa613bef2538f052e7f7dc711d06672f33">FLOATREG_XMM4_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaab4b8d611e4a26a1fe82c7cc0c7c052d">FLOATREG_XMM5_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa7776b17a3084a1c787e13475a176b931">FLOATREG_XMM5_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa991d0c15442686f4daa4c54abbb2fb73">FLOATREG_XMM6_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa4994deb84de063e2806579d8986a016d">FLOATREG_XMM6_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaad8e5007b89736c1162963afcc9494468">FLOATREG_XMM7_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa80e1b85db4b7b2a81ba1d2f83980c37e">FLOATREG_XMM7_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaad501d13990632465e926bb94c45dfe88">FLOATREG_XMM8_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaafa5e72b4825af2593d70e2a76aea0563">FLOATREG_XMM8_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaae5b3a081d9121a3ddf633ae057d7b048">FLOATREG_XMM9_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaafc3510d5e2cb42e0e9e13e603bc28d46">FLOATREG_XMM9_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaae17d287c542feb511c6f024d5e5795d">FLOATREG_XMM10_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa82d748b6e15294738348a4b5e0c366f9">FLOATREG_XMM10_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaf84160443ce5bd94916144c50d64f2dd">FLOATREG_XMM11_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaae2af11139b96044b3d989aa9ed898093">FLOATREG_XMM11_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa323affad7832eb1809ccc71ce7702cef">FLOATREG_XMM12_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa77e15fef1649bc1f778a470765d545f3">FLOATREG_XMM12_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa811f1ddfdf7f40e5fbf366229c1a5f34">FLOATREG_XMM13_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaa0b29b204bf2d54dfb8d90eb2a8f6cd4">FLOATREG_XMM13_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaab6077f850d61274ba0cf90a635d0817c">FLOATREG_XMM14_LOW</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa9353b07f369a032d53fd876d316573a3">FLOATREG_XMM14_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaa62f6f7ba6423721f34d50154f6eaa90">FLOATREG_XMM15_LOW</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa5486f852f65adc8aeb3ddc65bd142629">FLOATREG_XMM15_HIGH</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaaf2b12892d6f77a7a010d1c372d44096c">FLOATREG_MICROFP_BASE</a> = FLOATREG_XMM_BASE + 2 * NumXMMRegs, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa653a3d19c0e953f7191a6b51839da1bb">FLOATREG_MICROFP0</a> = FLOATREG_MICROFP_BASE, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa0f2c9b4863a67a119e5682381431d8a0">FLOATREG_MICROFP1</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa781c1b4bb9a738850f4a71488883db56">FLOATREG_MICROFP2</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaac53fd22b2c7bef421b717e0b4e3c0a83">FLOATREG_MICROFP3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa78cea5cca6e1ec3bbc1b9f547c1ca135">FLOATREG_MICROFP4</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaab71b4f089e576b5ee4e3ecb717757f8a">FLOATREG_MICROFP5</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa1d2bf6baa03c533199459ef584c51c53">FLOATREG_MICROFP6</a>, 
<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa26aa5c6df5b5d47a0310c059db4ae32e">FLOATREG_MICROFP7</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaa19c6debf4b2227f783846fc2de183523">NUM_FLOATREGS</a> = FLOATREG_MICROFP_BASE + NumMicroFpRegs
<br />
 }</td></tr>
<tr class="separator:a133db29ef2f13b4e5ad13a1302981aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abe0a482d00b0ac6b2600a0f823fb92"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92">CondFlagBit</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a64be2117dbd1d05d496afa0ebae76677">CFBit</a> = 1 &lt;&lt; 0, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a89d2ca06e846e5b2c0ef949bda2abcae">PFBit</a> = 1 &lt;&lt; 2, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a94e3f0875866b9c8285ce5060ee67f2f">ECFBit</a> = 1 &lt;&lt; 3, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92ad9034eab6edaaff1fa51e060cbd25687">AFBit</a> = 1 &lt;&lt; 4, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a5f8ce0c0ff29468f4dbe5e7a36a8027b">EZFBit</a> = 1 &lt;&lt; 5, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a643e6449b53be8c69dada7b48013f7c9">ZFBit</a> = 1 &lt;&lt; 6, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a3a6f0ff4d9eccd17546d889faf4ecd9d">SFBit</a> = 1 &lt;&lt; 7, 
<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060">DFBit</a> = 1 &lt;&lt; 10, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92adb1b3e7239a7d452ba376470b64b8f0e">OFBit</a> = 1 &lt;&lt; 11
<br />
 }</td></tr>
<tr class="separator:a7abe0a482d00b0ac6b2600a0f823fb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61b666b30fccdcd4cb4fb05f86046d1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1">RFLAGBit</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1ad2570f25271ec1c7901d095425f1bc3f">TFBit</a> = 1 &lt;&lt; 8, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1aadfbe011e202a8d96ea9621042e8a6a3">IFBit</a> = 1 &lt;&lt; 9, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1a137b116a9cb6947558ddd307557de35c">NTBit</a> = 1 &lt;&lt; 14, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1ab3076bec706108fec96aeecad522c204">RFBit</a> = 1 &lt;&lt; 16, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1a85241abfa3fa13b68b17054badcc279b">VMBit</a> = 1 &lt;&lt; 17, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1ab644f96fa6b214fce16de14c95e56c47">ACBit</a> = 1 &lt;&lt; 18, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1a49cd38511e9432a99f54bb7d1349ce72">VIFBit</a> = 1 &lt;&lt; 19, 
<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1a931c46e6c07ad4f87278ecb8240d7456">VIPBit</a> = 1 &lt;&lt; 20, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1acdd5b68cd892bfba62d414f34dda68c7">IDBit</a> = 1 &lt;&lt; 21
<br />
 }</td></tr>
<tr class="separator:ae61b666b30fccdcd4cb4fb05f86046d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad46997b08fd10dace62fce240fee10"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10">X87StatusBit</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0">IEBit</a> = 1 &lt;&lt; 0, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870">DEBit</a> = 1 &lt;&lt; 1, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82">ZEBit</a> = 1 &lt;&lt; 2, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635">OEBit</a> = 1 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865">UEBit</a> = 1 &lt;&lt; 4, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf">PEBit</a> = 1 &lt;&lt; 5, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0">StackFaultBit</a> = 1 &lt;&lt; 6, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3">ErrSummaryBit</a> = 1 &lt;&lt; 7, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80">CC0Bit</a> = 1 &lt;&lt; 8, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee">CC1Bit</a> = 1 &lt;&lt; 9, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3">CC2Bit</a> = 1 &lt;&lt; 10, 
<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5">CC3Bit</a> = 1 &lt;&lt; 14, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c">BusyBit</a> = 1 &lt;&lt; 15
<br />
 }</td></tr>
<tr class="separator:acad46997b08fd10dace62fce240fee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ccd8de02dd5b6c8229d44bf5eb799f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadbd51b73fa81616259305cf6440b29b6">MISCREG_CR_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a> = MISCREG_CR_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac858df171541f893452ba317f4a22d64">MISCREG_CR1</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa989b785f3c099e4708987e58dd080b03">MISCREG_CR5</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faec42fec0a9f2984aa116657cca5afc69">MISCREG_CR6</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fada360351bb154c091a92cdf1ebe11ee0">MISCREG_CR7</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9f20a9d39ae9f3ab8c218feedea8c8d1">MISCREG_CR9</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6839c260b83a0937f0d2b3fbd60a3fbb">MISCREG_CR10</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11b00e279aeaa3d0e3fb30cc2d6f25e7">MISCREG_CR11</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4391614bd9cfdee933f490dd82b94782">MISCREG_CR12</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf942f63ac12519d9606adb9f16f61721">MISCREG_CR13</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa813e3de370ecfe49e8b33b17469b9b18">MISCREG_CR14</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa43c9a5c8acd0cb35e9529e74260b5d57">MISCREG_CR15</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad5e5e1472c2e4eb4397e964ab5029bd8">MISCREG_DR_BASE</a> = MISCREG_CR_BASE + NumCRegs, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a> = MISCREG_DR_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e">MISCREG_DR4</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93">MISCREG_DR5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a> = MISCREG_DR_BASE + NumDRegs, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">MISCREG_MTRRCAP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">MISCREG_SYSENTER_CS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">MISCREG_SYSENTER_ESP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">MISCREG_SYSENTER_EIP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">MISCREG_MCG_CAP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">MISCREG_MCG_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">MISCREG_MCG_CTL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">MISCREG_DEBUG_CTL_MSR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">MISCREG_LAST_BRANCH_FROM_IP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">MISCREG_LAST_BRANCH_TO_IP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">MISCREG_LAST_EXCEPTION_FROM_IP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">MISCREG_LAST_EXCEPTION_TO_IP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8cca2b69eca5138da5504f5d3643acab">MISCREG_MTRR_PHYS_BASE_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadac353aa565691a9bc9f2bc75eff3876">MISCREG_MTRR_PHYS_BASE_0</a> = MISCREG_MTRR_PHYS_BASE_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8cd87b3540da71044183f0fc617a0981">MISCREG_MTRR_PHYS_BASE_1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa00af8f3c59505ae225e03e0c352b12eb">MISCREG_MTRR_PHYS_BASE_2</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8fe9dfbbcf089cebd61dde16242cea3b">MISCREG_MTRR_PHYS_BASE_3</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31906dc12b40cd18de987db8c917eece">MISCREG_MTRR_PHYS_BASE_4</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1289568799cfb90f7a2da41120ad37d">MISCREG_MTRR_PHYS_BASE_5</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79fd0693606e3d813026e87c2bf2e6a1">MISCREG_MTRR_PHYS_BASE_6</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa10c9bdfe6ead2ad9d63564c8fc96700b">MISCREG_MTRR_PHYS_BASE_7</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa57e23796c828f250d231836cb4893e97">MISCREG_MTRR_PHYS_BASE_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7eaeef61f98e8ea27fe17003cb779826">MISCREG_MTRR_PHYS_MASK_BASE</a> = MISCREG_MTRR_PHYS_BASE_END, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3deeace622356de4714f13c27bf0dcdd">MISCREG_MTRR_PHYS_MASK_0</a> = MISCREG_MTRR_PHYS_MASK_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9d86b7dd0521599d6e3b2cf755828552">MISCREG_MTRR_PHYS_MASK_1</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1ec14b4013c8d7b30c4cd2d92ddc9a6">MISCREG_MTRR_PHYS_MASK_2</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa239a4968b6a554fa1c0f961c9729a895">MISCREG_MTRR_PHYS_MASK_3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaf3cba2b459c745e1860a02e2fb866de">MISCREG_MTRR_PHYS_MASK_4</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabeb73fe7ab739f17b528c3227e30786e">MISCREG_MTRR_PHYS_MASK_5</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faad4495ebfec52ca566b6a4d81ac4f741">MISCREG_MTRR_PHYS_MASK_6</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa32c01c473868277f381099c5492a2be4">MISCREG_MTRR_PHYS_MASK_7</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faec57d48c912304b853ca80e7fd50c221">MISCREG_MTRR_PHYS_MASK_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">MISCREG_MTRR_FIX_64K_00000</a> = MISCREG_MTRR_PHYS_MASK_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">MISCREG_MTRR_FIX_16K_80000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">MISCREG_MTRR_FIX_16K_A0000</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">MISCREG_MTRR_FIX_4K_C0000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">MISCREG_MTRR_FIX_4K_C8000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">MISCREG_MTRR_FIX_4K_D0000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">MISCREG_MTRR_FIX_4K_D8000</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">MISCREG_MTRR_FIX_4K_E0000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">MISCREG_MTRR_FIX_4K_E8000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">MISCREG_MTRR_FIX_4K_F0000</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">MISCREG_MTRR_FIX_4K_F8000</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">MISCREG_PAT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">MISCREG_DEF_TYPE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf721a433c03b5baa59d1b525adcef5f3">MISCREG_MC_CTL_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1c691b6af933c6ce2366f2da3efcd1ad">MISCREG_MC0_CTL</a> = MISCREG_MC_CTL_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab85a8f7d928af6db3c83d75722ec9cc3">MISCREG_MC1_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab25c3349f76f61e1670d8c698e309df4">MISCREG_MC2_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa94530a95b81195eb2c4753c16365bb31">MISCREG_MC3_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa67aae3bca87abdb6355321cad228c434">MISCREG_MC4_CTL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa8f959392fc91f056a9a6a827daeda52">MISCREG_MC5_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5d8ffd97082f8f3d13dfe3e530acec15">MISCREG_MC6_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad553d7892d52d00a836930fbd7b43977">MISCREG_MC7_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3dc6501c72b3c5d74a5f6ba9ee794266">MISCREG_MC_CTL_END</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7de377ab70cdf87697b1dcfa73cff100">MISCREG_MC_STATUS_BASE</a> = MISCREG_MC_CTL_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1a7d2742cdd65d8bda243d2f3ce1a6c">MISCREG_MC0_STATUS</a> = MISCREG_MC_STATUS_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa261f9403e1789723f8e0adfac7463cbb">MISCREG_MC1_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab54aa3bad77ae0162c829903c177e4bf">MISCREG_MC2_STATUS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799face23ee1acc87a2a3f7c6fc8f7094ede0">MISCREG_MC3_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa285cf91361a0949ccd33bf5c5919c243">MISCREG_MC4_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadf8aaa080734ffa7701b0f4ac4360062">MISCREG_MC5_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9fbe593a8acdf353df060b456340a1f3">MISCREG_MC6_STATUS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e2b0832854a91bcec1f1c695636acbb">MISCREG_MC7_STATUS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5c8d1c49c3dcd0755f79e717a98613c3">MISCREG_MC_STATUS_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9d149d96013cf862bc5afdefc1cd0e1b">MISCREG_MC_ADDR_BASE</a> = MISCREG_MC_STATUS_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa71e3b9012f0d485af121a4d034ce743b">MISCREG_MC0_ADDR</a> = MISCREG_MC_ADDR_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa193c067760d57d78351de5803d78ddb7">MISCREG_MC1_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5667a0b0950275bee0d8f69870a0e8c5">MISCREG_MC2_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faea600be059662020780a8aba29ee51b2">MISCREG_MC3_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf8ab33955053d6a205123c17d2accb50">MISCREG_MC4_ADDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6666da00f2e9f2b344dc8ce57449852b">MISCREG_MC5_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab9e4958f6f2d93d0b2b7e54737bc7c2d">MISCREG_MC6_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facce0e370cbc8931ed67fe66f1ea20fda">MISCREG_MC7_ADDR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5e57423d01cd0542295188926039cfa7">MISCREG_MC_ADDR_END</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3eba4aba36eac6bbe409885a3335ee2">MISCREG_MC_MISC_BASE</a> = MISCREG_MC_ADDR_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa01abbf913fccfc2e818370b65dbcd8df">MISCREG_MC0_MISC</a> = MISCREG_MC_MISC_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeadd9ff55e4bd433fe65ca45327e393c">MISCREG_MC1_MISC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb7afdcbd9d3f13e3c19b2c006645411">MISCREG_MC2_MISC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3479fa44f7099c57989dcb74b643e36a">MISCREG_MC3_MISC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa84d017a1dbdfcce250504a2d504ad216">MISCREG_MC4_MISC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab42d8364b7bc57a2b19d55684a0674e9">MISCREG_MC5_MISC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa555632702449ad2207a4f979121d760">MISCREG_MC6_MISC</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7d376eadd3771e5a42c7a9a82eb82aef">MISCREG_MC7_MISC</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa051aca71d3cdf6ce4f4c6ee7d3699729">MISCREG_MC_MISC_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a> = MISCREG_MC_MISC_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">MISCREG_CSTAR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">MISCREG_KERNEL_GS_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">MISCREG_TSC_AUX</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa878a77161d7ba1f3b142f8ef39883597">MISCREG_PERF_EVT_SEL_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac82811e0bc76b6a8d65a5c2992e65cd7">MISCREG_PERF_EVT_SEL0</a> = MISCREG_PERF_EVT_SEL_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1e09f014a59d769bd69c3579aa5c422c">MISCREG_PERF_EVT_SEL1</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6c3e25ec30e478bf8e2be42c9629002f">MISCREG_PERF_EVT_SEL2</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa350e989b38c96924ece8eadf6d8de356">MISCREG_PERF_EVT_SEL3</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1287377e10c2c5ee075fc977f5b4f5fc">MISCREG_PERF_EVT_SEL_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88832c5ce8848e2c71a8594676a365e4">MISCREG_PERF_EVT_CTR_BASE</a> = MISCREG_PERF_EVT_SEL_END, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7512d00cfbbabbc3c71bd9547f483d0a">MISCREG_PERF_EVT_CTR0</a> = MISCREG_PERF_EVT_CTR_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa437871a96c1ce4ce90f7abdbd95a7c32">MISCREG_PERF_EVT_CTR1</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f9c6bb2e97348987a4618ca680f3739">MISCREG_PERF_EVT_CTR2</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabde963e44705e5c8035a9271da0805a1">MISCREG_PERF_EVT_CTR3</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa964f679d875616b8e4ef6a580da14de2">MISCREG_PERF_EVT_CTR_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">MISCREG_SYSCFG</a> = MISCREG_PERF_EVT_CTR_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9b33cfcde7f2a02796d7ca7bdfcdbb49">MISCREG_IORR_BASE_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">MISCREG_IORR_BASE0</a> = MISCREG_IORR_BASE_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">MISCREG_IORR_BASE1</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa929b549c9e514566964473404d982d82">MISCREG_IORR_BASE_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae45cad6019385c5f65a15b157848f359">MISCREG_IORR_MASK_BASE</a> = MISCREG_IORR_BASE_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">MISCREG_IORR_MASK0</a> = MISCREG_IORR_MASK_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">MISCREG_IORR_MASK1</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facf82ce7a1cea485139324bf2d2d8978f">MISCREG_IORR_MASK_END</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">MISCREG_TOP_MEM</a> = MISCREG_IORR_MASK_END, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">MISCREG_TOP_MEM2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">MISCREG_VM_CR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">MISCREG_IGNNE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">MISCREG_SMM_CTL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">MISCREG_VM_HSAVE_PA</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a> = MISCREG_SEG_SEL_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5c744eef4ead8effc504ebe7c5bc8b80">MISCREG_HS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e">MISCREG_TSG</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7dd1605a7ab9036bacf82c9507a66ceb">MISCREG_LS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2113dba34d2b78d7934530d193babb03">MISCREG_MS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f">MISCREG_IDTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c">MISCREG_SEG_BASE_BASE</a> = MISCREG_SEG_SEL_BASE + NUM_SEGMENTREGS, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0">MISCREG_ES_BASE</a> = MISCREG_SEG_BASE_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906">MISCREG_SS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed">MISCREG_DS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">MISCREG_FS_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">MISCREG_GS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c">MISCREG_HS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">MISCREG_TSL_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facdc59af09c5ef1ee657983cfad9412e3">MISCREG_LS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa78a93d5833b3a27746342ee92dcc28c6">MISCREG_MS_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad2464041671d3d64439271157a7ff62f">MISCREG_SEG_EFF_BASE_BASE</a> = MISCREG_SEG_BASE_BASE + NUM_SEGMENTREGS, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb">MISCREG_ES_EFF_BASE</a> = MISCREG_SEG_EFF_BASE_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211">MISCREG_SS_EFF_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563">MISCREG_DS_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5830c2b88066b9f6ad8f0e6fd91873b1">MISCREG_FS_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf362355e451f415fe42d7165970db770">MISCREG_GS_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad2b8c5da1e6a63d9ad326dcefff38dbf">MISCREG_HS_EFF_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4191b3c78e1d7f136e14e15ebbf3864a">MISCREG_TSL_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d">MISCREG_TSG_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa048f80f0f1036971e4bf1c0c08d77e93">MISCREG_LS_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf3d90101c229c0031d5908cdc4d46a20">MISCREG_MS_EFF_BASE</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02">MISCREG_TR_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa925a7680fbfbb8005885ddea70869c69">MISCREG_IDTR_EFF_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa142180ca6f95cb4ca37264afa3da9fbb">MISCREG_SEG_LIMIT_BASE</a> = MISCREG_SEG_EFF_BASE_BASE + NUM_SEGMENTREGS, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd95d70aa6e716b17e797f301602a86a">MISCREG_ES_LIMIT</a> = MISCREG_SEG_LIMIT_BASE, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">MISCREG_CS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa38b826aac717694176c4dd4d57a5b147">MISCREG_SS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c2f9310178450345426c570022e98a5">MISCREG_DS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6ecde0535a94c0c6d143a687d236e9e">MISCREG_FS_LIMIT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf6df408de5386a2bb722f2d4fe7bb139">MISCREG_GS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa823124b4763687ab225d19f611edcf8a">MISCREG_HS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613">MISCREG_TSL_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa77023518316314bba8f0c731ccd4f0d9">MISCREG_LS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1251bffadb4ef800a26ea0005859c1f5">MISCREG_MS_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">MISCREG_TR_LIMIT</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">MISCREG_IDTR_LIMIT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa22d6b5c7e523513c988b67a262c325e0">MISCREG_SEG_ATTR_BASE</a> = MISCREG_SEG_LIMIT_BASE + NUM_SEGMENTREGS, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa14a699aba68c398fd3d31e589d7a1188">MISCREG_ES_ATTR</a> = MISCREG_SEG_ATTR_BASE, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5">MISCREG_SS_ATTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf6cb46f53bc18d1818885fc571a4fe29">MISCREG_DS_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ce562d0fcd139383ae55f7748048545">MISCREG_FS_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa802878decc37f048f8f6b23bb9ec7439">MISCREG_GS_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadf6654e01160cfc21a3b3a2d5c17fa2d">MISCREG_HS_ATTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">MISCREG_TSL_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4709797c2bcee310bc8cefafc7d78779">MISCREG_TSG_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7303a2c6b28a226b5f1a27be3aeaaa5a">MISCREG_LS_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabb587897da81d6bb863733e501ab6e40">MISCREG_MS_ATTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">MISCREG_TR_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa98d1a7263eb04f9e3354fb7bfa42e277">MISCREG_IDTR_ATTR</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">MISCREG_X87_TOP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea">MISCREG_FTAG</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>, 
<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a>
<br />
 }</td></tr>
<tr class="separator:af8ccd8de02dd5b6c8229d44bf5eb799f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf3309de68236e70dea4c9e105e4682"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">SegmentRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">SEGMENT_REG_CS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">SEGMENT_REG_SS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">SEGMENT_REG_DS</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">SEGMENT_REG_FS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">SEGMENT_REG_GS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2e563f335a9d535b5f9f6681afacbc64">SEGMENT_REG_TSL</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">SEGMENT_REG_TSG</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">SEGMENT_REG_LS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">SEGMENT_REG_MS</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749">SYS_SEGMENT_REG_TR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">SYS_SEGMENT_REG_IDTR</a>, 
<a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>
<br />
 }</td></tr>
<tr class="separator:adcf3309de68236e70dea4c9e105e4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec24e36fcf847095e99c24107f698e2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2">Prefixes</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2">NoOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">ESOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">CSOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">SSOverride</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">DSOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">FSOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">GSOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">RexPrefix</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">OperandSizeOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">AddressSizeOverride</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">Lock</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">Rep</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">Repne</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">Vex2Prefix</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">Vex3Prefix</a>, 
<a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a">XopPrefix</a>
<br />
 }</td></tr>
<tr class="separator:acec24e36fcf847095e99c24107f698e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592632f4675b2979c74073b6c188e373"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373">X86SubMode</a> { <br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f">SixtyFourBitMode</a>, 
<a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f">CompatabilityMode</a>, 
<a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975">ProtectedMode</a>, 
<a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f">Virtual8086Mode</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">RealMode</a>
<br />
 }</td></tr>
<tr class="separator:a592632f4675b2979c74073b6c188e373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7e0edf044bb25d591a8c36d2c670ca3a"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7e0edf044bb25d591a8c36d2c670ca3a">stringToRegister</a> (const char *str)</td></tr>
<tr class="separator:a7e0edf044bb25d591a8c36d2c670ca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e49c8214cd25734629ab3abf40b80b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">doCpuid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, uint32_t function, uint32_t <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>, <a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;result)</td></tr>
<tr class="separator:a43e49c8214cd25734629ab3abf40b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb20451fc8b14011d27c43bea452877d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afb20451fc8b14011d27c43bea452877d">decodeAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr)</td></tr>
<tr class="separator:afb20451fc8b14011d27c43bea452877d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9b1ae1f722a75a8fc613e05b9da4b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1c9b1ae1f722a75a8fc613e05b9da4b3">BitUnion32</a> (TriggerIntMessage) Bitfield&lt; 7</td></tr>
<tr class="separator:a1c9b1ae1f722a75a8fc613e05b9da4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476612a8853e8ae8eeb1e409d16d9732"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a> (TriggerIntMessage) namespace DeliveryMode</td></tr>
<tr class="separator:a476612a8853e8ae8eeb1e409d16d9732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8158a0a15f89c9554e8b2d2f8d75fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afd8158a0a15f89c9554e8b2d2f8d75fe">buildIntTriggerPacket</a> (int id, TriggerIntMessage message)</td></tr>
<tr class="separator:afd8158a0a15f89c9554e8b2d2f8d75fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03a4b240817b1447f2f32ac33b91af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0c03a4b240817b1447f2f32ac33b91af">initiateMemRead</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, unsigned dataSize, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags)</td></tr>
<tr class="memdesc:a0c03a4b240817b1447f2f32ac33b91af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiate a read from memory in timing mode.  <a href="#a0c03a4b240817b1447f2f32ac33b91af">More...</a><br /></td></tr>
<tr class="separator:a0c03a4b240817b1447f2f32ac33b91af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27ef93b073357f2a958bdf1ca33407a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af27ef93b073357f2a958bdf1ca33407a">getMem</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, uint64_t &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)</td></tr>
<tr class="separator:af27ef93b073357f2a958bdf1ca33407a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fa74614c68f93b61dd9c57a303849d"><td class="memTemplParams" colspan="2">template&lt;typename T , size_t N&gt; </td></tr>
<tr class="memitem:ae7fa74614c68f93b61dd9c57a303849d"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae7fa74614c68f93b61dd9c57a303849d">getPackedMem</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize)</td></tr>
<tr class="separator:ae7fa74614c68f93b61dd9c57a303849d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba8817e3172e3b59a7313da785f0edc"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:a7ba8817e3172e3b59a7313da785f0edc"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7ba8817e3172e3b59a7313da785f0edc">getMem</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)</td></tr>
<tr class="separator:a7ba8817e3172e3b59a7313da785f0edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef7f2b42b484a93c720b2ce51d78007"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adef7f2b42b484a93c720b2ce51d78007">readMemAtomic</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint64_t &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags)</td></tr>
<tr class="separator:adef7f2b42b484a93c720b2ce51d78007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dca36dd72cf33e0a05daff3f8b7e87"><td class="memTemplParams" colspan="2">template&lt;typename T , size_t N&gt; </td></tr>
<tr class="memitem:ab2dca36dd72cf33e0a05daff3f8b7e87"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab2dca36dd72cf33e0a05daff3f8b7e87">readPackedMemAtomic</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned flags)</td></tr>
<tr class="separator:ab2dca36dd72cf33e0a05daff3f8b7e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b72f8bcdcdf5244387b6e0e49e9b93"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:aa3b72f8bcdcdf5244387b6e0e49e9b93"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa3b72f8bcdcdf5244387b6e0e49e9b93">readMemAtomic</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, unsigned flags)</td></tr>
<tr class="separator:aa3b72f8bcdcdf5244387b6e0e49e9b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1489988ccc91fa67e6f57fcaa9eedd5"><td class="memTemplParams" colspan="2">template&lt;typename T , size_t N&gt; </td></tr>
<tr class="memitem:ae1489988ccc91fa67e6f57fcaa9eedd5"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae1489988ccc91fa67e6f57fcaa9eedd5">writePackedMem</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, unsigned flags, uint64_t *res)</td></tr>
<tr class="separator:ae1489988ccc91fa67e6f57fcaa9eedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb5ab8df7c77c2fbffc37275cf049db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aadb5ab8df7c77c2fbffc37275cf049db">writeMemTiming</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, uint64_t <a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, uint64_t *res)</td></tr>
<tr class="separator:aadb5ab8df7c77c2fbffc37275cf049db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae427c028cda325045e5fa3001627a778"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:ae427c028cda325045e5fa3001627a778"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae427c028cda325045e5fa3001627a778">writeMemTiming</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, unsigned flags, uint64_t *res)</td></tr>
<tr class="separator:ae427c028cda325045e5fa3001627a778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3822e8dfeb2da5cd76a3dd3fc3fbd6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">writeMemAtomic</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, uint64_t <a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, uint64_t *res)</td></tr>
<tr class="separator:a6d3822e8dfeb2da5cd76a3dd3fc3fbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6f70b6c2bc79011c3d3c01ff87c6d9"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:a8e6f70b6c2bc79011c3d3c01ff87c6d9"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8e6f70b6c2bc79011c3d3c01ff87c6d9">writeMemAtomic</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, std::array&lt; uint64_t, N &gt; &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, unsigned dataSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, unsigned flags, uint64_t *res)</td></tr>
<tr class="separator:a8e6f70b6c2bc79011c3d3c01ff87c6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dd7789afdb4f219d0c126238ef8052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a23dd7789afdb4f219d0c126238ef8052">handleIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="separator:a23dd7789afdb4f219d0c126238ef8052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42813d6b9ccfb0d9d72d0a96d923106"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa42813d6b9ccfb0d9d72d0a96d923106">handleIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr class="separator:aa42813d6b9ccfb0d9d72d0a96d923106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8a46f6c035b6b4692b3b13071e48b4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a> (VAddr) Bitfield&lt; 20</td></tr>
<tr class="separator:afe8a46f6c035b6b4692b3b13071e48b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968bb89869dc58aceec4cb9c63542da2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a968bb89869dc58aceec4cb9c63542da2">EndBitUnion</a> (VAddr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(PageTableEntry) Bitfield&lt; 63 &gt; nx</td></tr>
<tr class="separator:a968bb89869dc58aceec4cb9c63542da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2e2764ce00b7937026ab9214bf79e3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5b2e2764ce00b7937026ab9214bf79e3">EndBitUnion</a> (PageTableEntry) template&lt; int first</td></tr>
<tr class="separator:a5b2e2764ce00b7937026ab9214bf79e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d09fdd8a43853d605cab30cdcba4e1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0d09fdd8a43853d605cab30cdcba4e1a">m5Syscall</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a0d09fdd8a43853d605cab30cdcba4e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15c22a1cfe5a605e5791480a21f786b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac15c22a1cfe5a605e5791480a21f786b">m5PageFault</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:ac15c22a1cfe5a605e5791480a21f786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1e138a13b5dfdeed52ed0ebf585fe2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5c1e138a13b5dfdeed52ed0ebf585fe2">APIC_IN_SERVICE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a5c1e138a13b5dfdeed52ed0ebf585fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf90895c5487dc266f742f30bb4a568"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afdf90895c5487dc266f742f30bb4a568">APIC_TRIGGER_MODE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:afdf90895c5487dc266f742f30bb4a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8c801a8304b85b8c6ae6ca3ac00f74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3c8c801a8304b85b8c6ae6ca3ac00f74">APIC_INTERRUPT_REQUEST</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a3c8c801a8304b85b8c6ae6ca3ac00f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b67fc8aa77a4a621e6ec90b50add67"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a28b67fc8aa77a4a621e6ec90b50add67">BitUnion32</a> (InterruptCommandRegLow) Bitfield&lt; 7</td></tr>
<tr class="separator:a28b67fc8aa77a4a621e6ec90b50add67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269890a6e5fc8ed9f9d9da9aae67dbdd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a269890a6e5fc8ed9f9d9da9aae67dbdd">EndBitUnion</a> (InterruptCommandRegLow) <a class="el" href="namespaceX86ISA.html#a1c9b1ae1f722a75a8fc613e05b9da4b3">BitUnion32</a>(InterruptCommandRegHigh) Bitfield&lt; 31</td></tr>
<tr class="separator:a269890a6e5fc8ed9f9d9da9aae67dbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd5045f1ab1c921edbf999a7452de9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4fd5045f1ab1c921edbf999a7452de9c">FLOATREG_MMX</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a4fd5045f1ab1c921edbf999a7452de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07809fafe3d56bd3789c7ada8139259"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">FLOATREG_FPR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ab07809fafe3d56bd3789c7ada8139259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1716adfb57ca8bf4794517d887ea54"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">FLOATREG_XMM_LOW</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a7e1716adfb57ca8bf4794517d887ea54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68f196980acc04ce2279fb376e1401b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">FLOATREG_XMM_HIGH</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ac68f196980acc04ce2279fb376e1401b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84bb6b9b85a3b7d663b92d1a968f81b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af84bb6b9b85a3b7d663b92d1a968f81b">FLOATREG_MICROFP</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:af84bb6b9b85a3b7d663b92d1a968f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d52d6d8aa711d769c4fbee2fcd578a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa7d52d6d8aa711d769c4fbee2fcd578a">FLOATREG_STACK</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>, int <a class="el" href="classtop.html">top</a>)</td></tr>
<tr class="separator:aa7d52d6d8aa711d769c4fbee2fcd578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10715f66efb544706934aad138792efd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a10715f66efb544706934aad138792efd">BitUnion64</a> (X86IntReg) Bitfield&lt; 63</td></tr>
<tr class="separator:a10715f66efb544706934aad138792efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59b56d2c756ba2c3ed73fda3a246a3a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad59b56d2c756ba2c3ed73fda3a246a3a">EndBitUnion</a> (X86IntReg) enum IntRegIndex</td></tr>
<tr class="separator:ad59b56d2c756ba2c3ed73fda3a246a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb7e419ce07ff5a21dd4fc4a9f62dad"><td class="memItemLeft" align="right" valign="top">static IntRegIndex&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a8bb7e419ce07ff5a21dd4fc4a9f62dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6920fb8f756a52ab3ff6b34df60f836c"><td class="memItemLeft" align="right" valign="top">static IntRegIndex&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6920fb8f756a52ab3ff6b34df60f836c">INTREG_IMPLICIT</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a6920fb8f756a52ab3ff6b34df60f836c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747f6995af14f9cf225a0a9385d157f4"><td class="memItemLeft" align="right" valign="top">static IntRegIndex&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a747f6995af14f9cf225a0a9385d157f4">INTREG_FOLDED</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>, int foldBit)</td></tr>
<tr class="separator:a747f6995af14f9cf225a0a9385d157f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65fe4da94918d59547b7bbfba4c36ba"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab65fe4da94918d59547b7bbfba4c36ba">isValidMiscReg</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ab65fe4da94918d59547b7bbfba4c36ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9390d2a9b1492e2f14c97e2db2ceed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1d9390d2a9b1492e2f14c97e2db2ceed">MISCREG_CR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a1d9390d2a9b1492e2f14c97e2db2ceed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e3294c84d21bbaf4bd955237fd8e19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac1e3294c84d21bbaf4bd955237fd8e19">MISCREG_DR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ac1e3294c84d21bbaf4bd955237fd8e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4376444d0ecbbff164d82b2e8a65471c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4376444d0ecbbff164d82b2e8a65471c">MISCREG_MTRR_PHYS_BASE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a4376444d0ecbbff164d82b2e8a65471c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181eaf0dd78921a606c1727c0ea17e0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a181eaf0dd78921a606c1727c0ea17e0d">MISCREG_MTRR_PHYS_MASK</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a181eaf0dd78921a606c1727c0ea17e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6bc06a550215bc7c4b09d9d1f747e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ada6bc06a550215bc7c4b09d9d1f747e5">MISCREG_MC_CTL</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ada6bc06a550215bc7c4b09d9d1f747e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788a5d14812b79f5e74448195f953858"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a788a5d14812b79f5e74448195f953858">MISCREG_MC_STATUS</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a788a5d14812b79f5e74448195f953858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4e5e9a0054e6f569f57a147949262d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aec4e5e9a0054e6f569f57a147949262d">MISCREG_MC_ADDR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:aec4e5e9a0054e6f569f57a147949262d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50504e1ffcb068568a0d815d5e2c3c48"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a50504e1ffcb068568a0d815d5e2c3c48">MISCREG_MC_MISC</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a50504e1ffcb068568a0d815d5e2c3c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7808596c37e2fec948e85a3c612cd3b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7808596c37e2fec948e85a3c612cd3b7">MISCREG_PERF_EVT_SEL</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a7808596c37e2fec948e85a3c612cd3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf79cb6816cce0adf35b8b7808facc44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adf79cb6816cce0adf35b8b7808facc44">MISCREG_PERF_EVT_CTR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:adf79cb6816cce0adf35b8b7808facc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae947cc3d36a3597e5396c8b7824d2b2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae947cc3d36a3597e5396c8b7824d2b2b">MISCREG_IORR_BASE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:ae947cc3d36a3597e5396c8b7824d2b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40958c001ad1b78bdd1174e2964d26a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af40958c001ad1b78bdd1174e2964d26a">MISCREG_IORR_MASK</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:af40958c001ad1b78bdd1174e2964d26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a287359d6688cb50477df97dcbdd196"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a7a287359d6688cb50477df97dcbdd196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310d36d3d8ec55a84d807cb7e1edf7d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a310d36d3d8ec55a84d807cb7e1edf7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48969e78833727c474e77163559d3cc0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:a48969e78833727c474e77163559d3cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93c7fd7ac0d329975952ac0c2a97f98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:af93c7fd7ac0d329975952ac0c2a97f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8ec3742a54286da349c98a1a9c9755"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a> (int <a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</td></tr>
<tr class="separator:abb8ec3742a54286da349c98a1a9c9755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2763aec7e48b7f1017b5fe13442001"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#add2763aec7e48b7f1017b5fe13442001">BitUnion64</a> (CCFlagBits) Bitfield&lt; 11 &gt; <a class="el" href="namespaceX86ISA.html#a2976edb136e7d5061ba37e1b5fa14e5f">of</a></td></tr>
<tr class="memdesc:add2763aec7e48b7f1017b5fe13442001"><td class="mdescLeft">&#160;</td><td class="mdescRight">A type to describe the condition code bits of the RFLAGS register, plus two flags, EZF and ECF, which are only visible to microcode.  <a href="#add2763aec7e48b7f1017b5fe13442001">More...</a><br /></td></tr>
<tr class="separator:add2763aec7e48b7f1017b5fe13442001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5281caa3a9093cbf9cf11cd0707381"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5a5281caa3a9093cbf9cf11cd0707381">EndBitUnion</a> (CCFlagBits) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(RFLAGS) Bitfield&lt; 21 &gt; id</td></tr>
<tr class="memdesc:a5a5281caa3a9093cbf9cf11cd0707381"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFLAGS.  <a href="#a5a5281caa3a9093cbf9cf11cd0707381">More...</a><br /></td></tr>
<tr class="separator:a5a5281caa3a9093cbf9cf11cd0707381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07994f7a93f2a18d925d25590d4a9f6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac07994f7a93f2a18d925d25590d4a9f6">EndBitUnion</a> (RFLAGS) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(HandyM5Reg) Bitfield&lt; 0 &gt; mode</td></tr>
<tr class="separator:ac07994f7a93f2a18d925d25590d4a9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8865619d442f312bd5bab7adadf3d86"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad8865619d442f312bd5bab7adadf3d86">EndBitUnion</a> (HandyM5Reg) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(CR0) Bitfield&lt; 31 &gt; pg</td></tr>
<tr class="memdesc:ad8865619d442f312bd5bab7adadf3d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control registers.  <a href="#ad8865619d442f312bd5bab7adadf3d86">More...</a><br /></td></tr>
<tr class="separator:ad8865619d442f312bd5bab7adadf3d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad28ecf95b3da4ad6726c2b56e0fa95a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aad28ecf95b3da4ad6726c2b56e0fa95a">EndBitUnion</a> (CR0) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(CR2) Bitfield&lt; 31</td></tr>
<tr class="separator:aad28ecf95b3da4ad6726c2b56e0fa95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb30c9c1ad6d18a04268626472a30d8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6fb30c9c1ad6d18a04268626472a30d8">EndBitUnion</a> (CR2) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(CR3) Bitfield&lt; 51</td></tr>
<tr class="separator:a6fb30c9c1ad6d18a04268626472a30d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69638c847e5047dac5fcdda78f197801"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a69638c847e5047dac5fcdda78f197801">EndBitUnion</a> (CR3) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(CR4) Bitfield&lt; 18 &gt; osxsave</td></tr>
<tr class="separator:a69638c847e5047dac5fcdda78f197801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a1c9ecd9f94e1e743ddf71310ec120"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a02a1c9ecd9f94e1e743ddf71310ec120">EndBitUnion</a> (CR4) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(CR8) Bitfield&lt; 3</td></tr>
<tr class="separator:a02a1c9ecd9f94e1e743ddf71310ec120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4090a87d3d8e1fc8eef9350d8f1aaf5f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4090a87d3d8e1fc8eef9350d8f1aaf5f">EndBitUnion</a> (CR8) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(DR6) Bitfield&lt; 0 &gt; b0</td></tr>
<tr class="separator:a4090a87d3d8e1fc8eef9350d8f1aaf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeaa00abc970a64acc15c9cd060080d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aeeaa00abc970a64acc15c9cd060080d7">EndBitUnion</a> (DR6) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(DR7) Bitfield&lt; 0 &gt; l0</td></tr>
<tr class="separator:aeeaa00abc970a64acc15c9cd060080d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f16f5834b675bc8d8c841dcc82f7c3a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9f16f5834b675bc8d8c841dcc82f7c3a">EndBitUnion</a> (DR7) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(MTRRcap) Bitfield&lt; 7</td></tr>
<tr class="separator:a9f16f5834b675bc8d8c841dcc82f7c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2952321021f4fc6fbe7dac40d855d25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af2952321021f4fc6fbe7dac40d855d25">EndBitUnion</a> (MTRRcap) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SysenterCS) Bitfield&lt; 15</td></tr>
<tr class="memdesc:af2952321021f4fc6fbe7dac40d855d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSENTER configuration registers.  <a href="#af2952321021f4fc6fbe7dac40d855d25">More...</a><br /></td></tr>
<tr class="separator:af2952321021f4fc6fbe7dac40d855d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a50aa605aeac723bd1a4a2dc118e56"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a43a50aa605aeac723bd1a4a2dc118e56">EndBitUnion</a> (SysenterCS) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SysenterESP) Bitfield&lt; 31</td></tr>
<tr class="separator:a43a50aa605aeac723bd1a4a2dc118e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76cf8e722dcf9a853dc8ef123aeda8a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab76cf8e722dcf9a853dc8ef123aeda8a">EndBitUnion</a> (SysenterESP) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SysenterEIP) Bitfield&lt; 31</td></tr>
<tr class="separator:ab76cf8e722dcf9a853dc8ef123aeda8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ac3b2d2283abe5077102d091431f03"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a87ac3b2d2283abe5077102d091431f03">EndBitUnion</a> (SysenterEIP) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(McgCap) Bitfield&lt; 7</td></tr>
<tr class="memdesc:a87ac3b2d2283abe5077102d091431f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global machine check registers.  <a href="#a87ac3b2d2283abe5077102d091431f03">More...</a><br /></td></tr>
<tr class="separator:a87ac3b2d2283abe5077102d091431f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74677b253e3ee39aae0941f8ec5d2bd0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a74677b253e3ee39aae0941f8ec5d2bd0">EndBitUnion</a> (McgCap) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(McgStatus) Bitfield&lt; 0 &gt; ripv</td></tr>
<tr class="separator:a74677b253e3ee39aae0941f8ec5d2bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502085fd93bf084e4ade6c567c3c766f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a502085fd93bf084e4ade6c567c3c766f">EndBitUnion</a> (McgStatus) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(DebugCtlMsr) Bitfield&lt; 0 &gt; lbr</td></tr>
<tr class="separator:a502085fd93bf084e4ade6c567c3c766f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec2d72e2e8ff82e7cadeb10600600b5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4ec2d72e2e8ff82e7cadeb10600600b5">EndBitUnion</a> (DebugCtlMsr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(MtrrPhysBase) Bitfield&lt; 7</td></tr>
<tr class="separator:a4ec2d72e2e8ff82e7cadeb10600600b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104adc3f41d2497c9d77064215abdf8f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a104adc3f41d2497c9d77064215abdf8f">EndBitUnion</a> (MtrrPhysBase) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(MtrrPhysMask) Bitfield&lt; 11 &gt; valid</td></tr>
<tr class="separator:a104adc3f41d2497c9d77064215abdf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781a4a32dc0727e9a65530d8b29deb7f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a781a4a32dc0727e9a65530d8b29deb7f">EndBitUnion</a> (MtrrPhysMask) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(MtrrFixed) EndBitUnion(MtrrFixed) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(Pat) EndBitUnion(Pat) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(MtrrDefType) Bitfield&lt; 7</td></tr>
<tr class="separator:a781a4a32dc0727e9a65530d8b29deb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1aa75957bd1b168f5e292fbe13b2465"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af1aa75957bd1b168f5e292fbe13b2465">EndBitUnion</a> (MtrrDefType) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(McStatus) Bitfield&lt; 15</td></tr>
<tr class="memdesc:af1aa75957bd1b168f5e292fbe13b2465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine check.  <a href="#af1aa75957bd1b168f5e292fbe13b2465">More...</a><br /></td></tr>
<tr class="separator:af1aa75957bd1b168f5e292fbe13b2465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79917c072640e1ffeaeeb0e615248677"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a79917c072640e1ffeaeeb0e615248677">EndBitUnion</a> (McStatus) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(McCtl) EndBitUnion(McCtl) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(Efer) Bitfield&lt; 0 &gt; sce</td></tr>
<tr class="separator:a79917c072640e1ffeaeeb0e615248677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2f3997f942dfaad353244cee4d010e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0a2f3997f942dfaad353244cee4d010e">EndBitUnion</a> (Efer) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(Star) Bitfield&lt; 31</td></tr>
<tr class="separator:a0a2f3997f942dfaad353244cee4d010e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668f00fcbee02b4d057d64c22cf7e7a5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a668f00fcbee02b4d057d64c22cf7e7a5">EndBitUnion</a> (Star) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SfMask) Bitfield&lt; 31</td></tr>
<tr class="separator:a668f00fcbee02b4d057d64c22cf7e7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda51be5cc7655285cf49e5f82ee2b63"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adda51be5cc7655285cf49e5f82ee2b63">EndBitUnion</a> (SfMask) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(PerfEvtSel) Bitfield&lt; 7</td></tr>
<tr class="separator:adda51be5cc7655285cf49e5f82ee2b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674759d7fc5b550a2c5c3f75868aac1f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a674759d7fc5b550a2c5c3f75868aac1f">EndBitUnion</a> (PerfEvtSel) <a class="el" href="namespaceX86ISA.html#a1c9b1ae1f722a75a8fc613e05b9da4b3">BitUnion32</a>(Syscfg) Bitfield&lt; 18 &gt; mfde</td></tr>
<tr class="separator:a674759d7fc5b550a2c5c3f75868aac1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86836e0b0df079086efece4cf5410455"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a86836e0b0df079086efece4cf5410455">EndBitUnion</a> (Syscfg) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(IorrBase) Bitfield&lt; 3 &gt; wr</td></tr>
<tr class="separator:a86836e0b0df079086efece4cf5410455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499ad5e25e1190d0a731e36f86a74bfc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a499ad5e25e1190d0a731e36f86a74bfc">EndBitUnion</a> (IorrBase) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(IorrMask) Bitfield&lt; 11 &gt; <a class="el" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">v</a></td></tr>
<tr class="separator:a499ad5e25e1190d0a731e36f86a74bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b9aff17d0c1da7cb62dea21f6644b4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a76b9aff17d0c1da7cb62dea21f6644b4">EndBitUnion</a> (IorrMask) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(Tom) Bitfield&lt; 51</td></tr>
<tr class="separator:a76b9aff17d0c1da7cb62dea21f6644b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc40e149a9a3dc880196157af218ed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3cc40e149a9a3dc880196157af218ed9">EndBitUnion</a> (Tom) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(VmCrMsr) Bitfield&lt; 0 &gt; dpd</td></tr>
<tr class="separator:a3cc40e149a9a3dc880196157af218ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945ea244714dcda0e95132651a6b6a2b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a945ea244714dcda0e95132651a6b6a2b">EndBitUnion</a> (VmCrMsr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(IgnneMsr) Bitfield&lt; 0 &gt; ignne</td></tr>
<tr class="separator:a945ea244714dcda0e95132651a6b6a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c2d5933fc3e914d510e22f350a1299"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a05c2d5933fc3e914d510e22f350a1299">EndBitUnion</a> (IgnneMsr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SmmCtlMsr) Bitfield&lt; 0 &gt; dismiss</td></tr>
<tr class="separator:a05c2d5933fc3e914d510e22f350a1299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e146559f65e9c20474dc622495ce138"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0e146559f65e9c20474dc622495ce138">EndBitUnion</a> (SmmCtlMsr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SegSelector) Bitfield&lt; 63</td></tr>
<tr class="memdesc:a0e146559f65e9c20474dc622495ce138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Segment Selector.  <a href="#a0e146559f65e9c20474dc622495ce138">More...</a><br /></td></tr>
<tr class="separator:a0e146559f65e9c20474dc622495ce138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560e8efdbb8474eece9790b1eb89a6d6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a560e8efdbb8474eece9790b1eb89a6d6">EndBitUnion</a> (SegSelector) class SegDescriptorBase</td></tr>
<tr class="memdesc:a560e8efdbb8474eece9790b1eb89a6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Segment Descriptors.  <a href="#a560e8efdbb8474eece9790b1eb89a6d6">More...</a><br /></td></tr>
<tr class="separator:a560e8efdbb8474eece9790b1eb89a6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e951eb5ede33bfc262ed7557e5e3ac1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7e951eb5ede33bfc262ed7557e5e3ac1">BitUnion64</a> (SegDescriptor) Bitfield&lt; 63</td></tr>
<tr class="separator:a7e951eb5ede33bfc262ed7557e5e3ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eaf5d1fcd0ae9c78d54d6ecdf97b4b5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6eaf5d1fcd0ae9c78d54d6ecdf97b4b5">SubBitUnion</a> (<a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>, 43, 40) Bitfield&lt; 43 &gt; codeOrData</td></tr>
<tr class="separator:a6eaf5d1fcd0ae9c78d54d6ecdf97b4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62dcc776a949ceb25758a09537ec83b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab62dcc776a949ceb25758a09537ec83b">EndSubBitUnion</a> (<a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>) <a class="el" href="namespaceX86ISA.html#a476612a8853e8ae8eeb1e409d16d9732">EndBitUnion</a>(SegDescriptor) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(TSSlow) Bitfield&lt; 63</td></tr>
<tr class="memdesc:ab62dcc776a949ceb25758a09537ec83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSS Descriptor (long mode - 128 bits) the lower 64 bits.  <a href="#ab62dcc776a949ceb25758a09537ec83b">More...</a><br /></td></tr>
<tr class="separator:ab62dcc776a949ceb25758a09537ec83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f614d60110b70506134062c46f8cc3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a66f614d60110b70506134062c46f8cc3">EndBitUnion</a> (TSShigh) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(SegAttr) Bitfield&lt; 1</td></tr>
<tr class="separator:a66f614d60110b70506134062c46f8cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c774257513afdcf9b7a3da6b27b4dfd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0c774257513afdcf9b7a3da6b27b4dfd">EndBitUnion</a> (SegAttr) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(GateDescriptor) Bitfield&lt; 63</td></tr>
<tr class="separator:a0c774257513afdcf9b7a3da6b27b4dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734f3b801559045d88f3f8ba98fe345c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a734f3b801559045d88f3f8ba98fe345c">EndBitUnion</a> (GateDescriptor) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(GateDescriptorLow) Bitfield&lt; 63</td></tr>
<tr class="memdesc:a734f3b801559045d88f3f8ba98fe345c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Long Mode Gate Descriptor.  <a href="#a734f3b801559045d88f3f8ba98fe345c">More...</a><br /></td></tr>
<tr class="separator:a734f3b801559045d88f3f8ba98fe345c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6faeccdc279b943c78987fff8386cf48"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6faeccdc279b943c78987fff8386cf48">EndBitUnion</a> (GateDescriptorLow) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(GateDescriptorHigh) Bitfield&lt; 31</td></tr>
<tr class="separator:a6faeccdc279b943c78987fff8386cf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b409f571d63702359730b16c1d50924"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9b409f571d63702359730b16c1d50924">EndBitUnion</a> (GateDescriptorHigh) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(GDTR) EndBitUnion(GDTR) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(IDTR) EndBitUnion(IDTR) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(LDTR) EndBitUnion(LDTR) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(TR) EndBitUnion(TR) <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64</a>(LocalApicBase) Bitfield&lt; 51</td></tr>
<tr class="memdesc:a9b409f571d63702359730b16c1d50924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor-Table Registers.  <a href="#a9b409f571d63702359730b16c1d50924">More...</a><br /></td></tr>
<tr class="separator:a9b409f571d63702359730b16c1d50924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9614112983ab7c76827d78c01261157"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">MsrMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad9614112983ab7c76827d78c01261157">msrMap</a> (<a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>, <a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>+<a class="el" href="namespaceX86ISA.html#a10d1caea70b32cf5b93fbca12b22d6e1">msrMapSize</a>)</td></tr>
<tr class="separator:ad9614112983ab7c76827d78c01261157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77954bc6dc0c8aa5f896b43194bf0de0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0">msrAddrToIndex</a> (<a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> &amp;regNum, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</td></tr>
<tr class="memdesc:a77954bc6dc0c8aa5f896b43194bf0de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find and return the misc reg corresponding to an MSR address.  <a href="#a77954bc6dc0c8aa5f896b43194bf0de0">More...</a><br /></td></tr>
<tr class="separator:a77954bc6dc0c8aa5f896b43194bf0de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebc9d4442bfc77f37497bfb6ebe131e"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7ebc9d4442bfc77f37497bfb6ebe131e">readSymbol</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const std::string <a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="separator:a7ebc9d4442bfc77f37497bfb6ebe131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9511cfb57ca1af32cb4ce16e7a15ee99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">SegmentRegIndex</a> <a class="el" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>, SegDescriptor desc, bool longmode)</td></tr>
<tr class="separator:a9511cfb57ca1af32cb4ce16e7a15ee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2fc8e8ddf2d19dc2f155b6f3e7f9f2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a> (LegacyPrefixVector) Bitfield&lt; 7</td></tr>
<tr class="separator:abd2fc8e8ddf2d19dc2f155b6f3e7f9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c729f33c3487c584de1916ae7490984"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9c729f33c3487c584de1916ae7490984">EndBitUnion</a> (LegacyPrefixVector) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(ModRM) Bitfield&lt; 7</td></tr>
<tr class="separator:a9c729f33c3487c584de1916ae7490984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3112d4b16b204fac13d85a083f78b3d3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3112d4b16b204fac13d85a083f78b3d3">EndBitUnion</a> (ModRM) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Sib) Bitfield&lt; 7</td></tr>
<tr class="separator:a3112d4b16b204fac13d85a083f78b3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf6dc92323e70f74dd36007b5511023"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8cf6dc92323e70f74dd36007b5511023">EndBitUnion</a> (Sib) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Rex) Bitfield&lt; 6 &gt; <a class="el" href="namespaceX86ISA.html#aa31179f7b596bad7d4837c25d364dd50">present</a></td></tr>
<tr class="separator:a8cf6dc92323e70f74dd36007b5511023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeafe26edf844a617dbd1b649dafb7d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adeeafe26edf844a617dbd1b649dafb7d">EndBitUnion</a> (Rex) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex2Of3) Bitfield&lt; 7 &gt; <a class="el" href="namespaceX86ISA.html#a516a765f9fb98b2f7d4a96aaf866e585">r</a></td></tr>
<tr class="separator:adeeafe26edf844a617dbd1b649dafb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fe70ca7b6933629d016d3d5e621ee5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa9fe70ca7b6933629d016d3d5e621ee5">EndBitUnion</a> (Vex2Of3) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex3Of3) Bitfield&lt; 7 &gt; <a class="el" href="namespaceX86ISA.html#a326a605c6fd918e0003f34f0a313eb7e">w</a></td></tr>
<tr class="separator:aa9fe70ca7b6933629d016d3d5e621ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde50bf39ac9ef5f645fed84238dc56b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acde50bf39ac9ef5f645fed84238dc56b">EndBitUnion</a> (Vex3Of3) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(Vex2Of2) Bitfield&lt; 7 &gt; <a class="el" href="namespaceX86ISA.html#a516a765f9fb98b2f7d4a96aaf866e585">r</a></td></tr>
<tr class="separator:acde50bf39ac9ef5f645fed84238dc56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f7943c6cc42161ef01132a292d842d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a93f7943c6cc42161ef01132a292d842d">EndBitUnion</a> (Vex2Of2) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(VexInfo) Bitfield&lt; 6</td></tr>
<tr class="separator:a93f7943c6cc42161ef01132a292d842d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc6480a4ede7095d76f2920d7c8386a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adfc6480a4ede7095d76f2920d7c8386a">EndBitUnion</a> (VexInfo) enum OpcodeType</td></tr>
<tr class="separator:adfc6480a4ede7095d76f2920d7c8386a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6faafc058c80355f6f3bbf5c977ab1a"><td class="memItemLeft" align="right" valign="top">static const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab6faafc058c80355f6f3bbf5c977ab1a">opcodeTypeToStr</a> (OpcodeType <a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>)</td></tr>
<tr class="separator:ab6faafc058c80355f6f3bbf5c977ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584e2d963f9c252357f4e89536ea51b1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a584e2d963f9c252357f4e89536ea51b1">BitUnion8</a> (Opcode) Bitfield&lt; 7</td></tr>
<tr class="separator:a584e2d963f9c252357f4e89536ea51b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a403bd01ec592764b6f32eb899ddb93"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7a403bd01ec592764b6f32eb899ddb93">EndBitUnion</a> (Opcode) <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8</a>(OperatingMode) Bitfield&lt; 3 &gt; mode</td></tr>
<tr class="separator:a7a403bd01ec592764b6f32eb899ddb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc02755269202e7fd36d177fb540c2d2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adc02755269202e7fd36d177fb540c2d2">EndBitUnion</a> (OperatingMode) enum X86Mode</td></tr>
<tr class="separator:adc02755269202e7fd36d177fb540c2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0edac96eed6e133103cbbc46effa5a"><td class="memItemLeft" align="right" valign="top">static std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1c0edac96eed6e133103cbbc46effa5a">operator&lt;&lt;</a> (std::ostream &amp;<a class="el" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;emi)</td></tr>
<tr class="separator:a1c0edac96eed6e133103cbbc46effa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe769e58d28aff27ee71564bb6f6b0c0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abe769e58d28aff27ee71564bb6f6b0c0">operator==</a> (const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;emi1, const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;emi2)</td></tr>
<tr class="separator:abe769e58d28aff27ee71564bb6f6b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0a585bf250bb63a6a52fbc22fab647"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr class="separator:adc0a585bf250bb63a6a52fbc22fab647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7807c3907aacf1f0a769da352171f11"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:af7807c3907aacf1f0a769da352171f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef160f7420c20954fafdeeef1ed81497"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:aef160f7420c20954fafdeeef1ed81497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdbd1f787cef742b0893ddc94cb1662"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:accdbd1f787cef742b0893ddc94cb1662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00916d260dbc19c59cba5d8593c873b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:ac00916d260dbc19c59cba5d8593c873b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56dd20e35edbf92075ae300faa40620a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a56dd20e35edbf92075ae300faa40620a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3c39610e2a90f27e9248072c1dab90"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">getRFlags</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="memdesc:abc3c39610e2a90f27e9248072c1dab90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reconstruct the rflags register from the internal gem5 register state.  <a href="#abc3c39610e2a90f27e9248072c1dab90">More...</a><br /></td></tr>
<tr class="separator:abc3c39610e2a90f27e9248072c1dab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6c7caa7d14ba13d978bc181d93eca7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">setRFlags</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t <a class="el" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</td></tr>
<tr class="memdesc:a8e6c7caa7d14ba13d978bc181d93eca7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> update the rflags register and internal gem5 state.  <a href="#a8e6c7caa7d14ba13d978bc181d93eca7">More...</a><br /></td></tr>
<tr class="separator:a8e6c7caa7d14ba13d978bc181d93eca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93647de9b8d18e70a3a0aa4b28f4bb7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">convX87TagsToXTags</a> (uint16_t ftw)</td></tr>
<tr class="memdesc:aa93647de9b8d18e70a3a0aa4b28f4bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert an x87 tag word to abridged tag format.  <a href="#aa93647de9b8d18e70a3a0aa4b28f4bb7">More...</a><br /></td></tr>
<tr class="separator:aa93647de9b8d18e70a3a0aa4b28f4bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6679b41ceb610a77f04670463cbe737"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">convX87XTagsToTags</a> (uint8_t ftwx)</td></tr>
<tr class="memdesc:ae6679b41ceb610a77f04670463cbe737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert an x87 xtag word to normal tags format.  <a href="#ae6679b41ceb610a77f04670463cbe737">More...</a><br /></td></tr>
<tr class="separator:ae6679b41ceb610a77f04670463cbe737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf67df3ff131bab0e10c458dd4fdbae"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">genX87Tags</a> (uint16_t ftw, uint8_t <a class="el" href="classtop.html">top</a>, int8_t spm)</td></tr>
<tr class="memdesc:aabf67df3ff131bab0e10c458dd4fdbae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate and updated x87 tag register after a push/pop operation.  <a href="#aabf67df3ff131bab0e10c458dd4fdbae">More...</a><br /></td></tr>
<tr class="separator:aabf67df3ff131bab0e10c458dd4fdbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173af83929fd495f7bb40037ed01ad06"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">loadFloat80</a> (const void *<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>)</td></tr>
<tr class="memdesc:a173af83929fd495f7bb40037ed01ad06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load an 80-bit float from memory and convert it to double.  <a href="#a173af83929fd495f7bb40037ed01ad06">More...</a><br /></td></tr>
<tr class="separator:a173af83929fd495f7bb40037ed01ad06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418537ad60ed701603175c2cf51f176f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">storeFloat80</a> (void *<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, double value)</td></tr>
<tr class="memdesc:a418537ad60ed701603175c2cf51f176f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert and store a double as an 80-bit float.  <a href="#a418537ad60ed701603175c2cf51f176f">More...</a><br /></td></tr>
<tr class="separator:a418537ad60ed701603175c2cf51f176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34db5b34654d49b312f2f744f3453346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1PCState.html">PCState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a34db5b34654d49b312f2f744f3453346">buildRetPC</a> (const <a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;curPC, const <a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;callPC)</td></tr>
<tr class="separator:a34db5b34654d49b312f2f744f3453346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cc15503fa0b85477b179e132bb6a5a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a59cc15503fa0b85477b179e132bb6a5a">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a59cc15503fa0b85477b179e132bb6a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5142c90ef72741e5d7ebe36912eb5385"><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr class="memitem:a5142c90ef72741e5d7ebe36912eb5385"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5142c90ef72741e5d7ebe36912eb5385">zeroRegisters</a> (TC *tc)</td></tr>
<tr class="memdesc:a5142c90ef72741e5d7ebe36912eb5385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to insure <a class="el" href="classX86ISA_1_1ISA.html">ISA</a> semantics about 0 registers.  <a href="#a5142c90ef72741e5d7ebe36912eb5385">More...</a><br /></td></tr>
<tr class="separator:a5142c90ef72741e5d7ebe36912eb5385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fa86145dfd7041a7c1387cd639377c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae2fa86145dfd7041a7c1387cd639377c">advancePC</a> (<a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;<a class="el" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst)</td></tr>
<tr class="separator:ae2fa86145dfd7041a7c1387cd639377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8515a02a584a55f928e9bd214b441632"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8515a02a584a55f928e9bd214b441632">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a8515a02a584a55f928e9bd214b441632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa2c2b77aafbc287d8624f8775f9fee"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adaa2c2b77aafbc287d8624f8775f9fee">getDoubleBits</a> (double <a class="el" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</td></tr>
<tr class="memdesc:adaa2c2b77aafbc287d8624f8775f9fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extract the bit string representing a double value.  <a href="#adaa2c2b77aafbc287d8624f8775f9fee">More...</a><br /></td></tr>
<tr class="separator:adaa2c2b77aafbc287d8624f8775f9fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b242c305ebd24b3d0b79f1074a7eac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2b242c305ebd24b3d0b79f1074a7eac6">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:a2b242c305ebd24b3d0b79f1074a7eac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6f54fb56a70fa83b8f90fd0c095ddb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aca6f54fb56a70fa83b8f90fd0c095ddb">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:aca6f54fb56a70fa83b8f90fd0c095ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa9240a3523dc80cfb1ecfba872f27e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">x86IOAddress</a> (const uint32_t port)</td></tr>
<tr class="separator:afaa9240a3523dc80cfb1ecfba872f27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b68d0901ef27939565621f528be9b94"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5b68d0901ef27939565621f528be9b94">x86PciConfigAddress</a> (const uint32_t <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</td></tr>
<tr class="separator:a5b68d0901ef27939565621f528be9b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1cfa1e015d1bc9a1aaa13453e9af92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">x86LocalAPICAddress</a> (const uint8_t id, const uint16_t <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</td></tr>
<tr class="separator:afe1cfa1e015d1bc9a1aaa13453e9af92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f44ed2c4b9c14c0eab6bdc3b8b95c03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2f44ed2c4b9c14c0eab6bdc3b8b95c03">x86InterruptAddress</a> (const uint8_t id, const uint16_t <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</td></tr>
<tr class="separator:a2f44ed2c4b9c14c0eab6bdc3b8b95c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bfdd2a9a1c2bc48389e7aa89b945a0"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a22bfdd2a9a1c2bc48389e7aa89b945a0"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a22bfdd2a9a1c2bc48389e7aa89b945a0">buildIntPacket</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, T payload)</td></tr>
<tr class="separator:a22bfdd2a9a1c2bc48389e7aa89b945a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af9a6766cbdb3aa57bcbf0b4e0f13dcc0"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af9a6766cbdb3aa57bcbf0b4e0f13dcc0">vendorStringSize</a> = 13</td></tr>
<tr class="separator:af9a6766cbdb3aa57bcbf0b4e0f13dcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585762c9f3b6352638f1734b16386432"><td class="memItemLeft" align="right" valign="top">static const char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a585762c9f3b6352638f1734b16386432">vendorString</a> [<a class="el" href="namespaceX86ISA.html#af9a6766cbdb3aa57bcbf0b4e0f13dcc0">vendorStringSize</a>] = &quot;M5 Simulator&quot;</td></tr>
<tr class="separator:a585762c9f3b6352638f1734b16386432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbb9e01db697a0c751696f8cf52f13f"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aacbb9e01db697a0c751696f8cf52f13f">nameStringSize</a> = 48</td></tr>
<tr class="separator:aacbb9e01db697a0c751696f8cf52f13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e150065b555c2473f1adbfe313872e1"><td class="memItemLeft" align="right" valign="top">static const char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1e150065b555c2473f1adbfe313872e1">nameString</a> [<a class="el" href="namespaceX86ISA.html#aacbb9e01db697a0c751696f8cf52f13f">nameStringSize</a>] = &quot;Fake M5 x86_64 CPU&quot;</td></tr>
<tr class="separator:a1e150065b555c2473f1adbfe313872e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50aa17654226217d0d6e65ac7c936737"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a50aa17654226217d0d6e65ac7c936737">CS</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">CSOverride</a></td></tr>
<tr class="separator:a50aa17654226217d0d6e65ac7c936737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb3db65d6086803364e3307820f4803"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afbb3db65d6086803364e3307820f4803">DS</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">DSOverride</a></td></tr>
<tr class="separator:afbb3db65d6086803364e3307820f4803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acd8fdc23e4e519d5ed964740a5da5"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a73acd8fdc23e4e519d5ed964740a5da5">ES</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">ESOverride</a></td></tr>
<tr class="separator:a73acd8fdc23e4e519d5ed964740a5da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d661ae140c356f9383e5d25bc9131c0"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9d661ae140c356f9383e5d25bc9131c0">FS</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">FSOverride</a></td></tr>
<tr class="separator:a9d661ae140c356f9383e5d25bc9131c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae339d33fe28339e359d28c9f8229b444"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae339d33fe28339e359d28c9f8229b444">GS</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">GSOverride</a></td></tr>
<tr class="separator:ae339d33fe28339e359d28c9f8229b444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eebb9621eb17322597dbb105da8e936"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3eebb9621eb17322597dbb105da8e936">SS</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">SSOverride</a></td></tr>
<tr class="separator:a3eebb9621eb17322597dbb105da8e936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e86224ce0e6fecc60302dce314a81d"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af8e86224ce0e6fecc60302dce314a81d">OO</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">OperandSizeOverride</a></td></tr>
<tr class="separator:af8e86224ce0e6fecc60302dce314a81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb41927399066b9fc41e70e17f674d8a"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adb41927399066b9fc41e70e17f674d8a">AO</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">AddressSizeOverride</a></td></tr>
<tr class="separator:adb41927399066b9fc41e70e17f674d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1991b265b6bfb8ce77629e532f2615a"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa1991b265b6bfb8ce77629e532f2615a">LO</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">Lock</a></td></tr>
<tr class="separator:aa1991b265b6bfb8ce77629e532f2615a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbe9d70ed01c679311d44b1c9fdc90e"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4bbe9d70ed01c679311d44b1c9fdc90e">RE</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">Rep</a></td></tr>
<tr class="separator:a4bbe9d70ed01c679311d44b1c9fdc90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8f338534c7da5f944df3646fc81843"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5d8f338534c7da5f944df3646fc81843">RN</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">Repne</a></td></tr>
<tr class="separator:a5d8f338534c7da5f944df3646fc81843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56535f4886afaa5006f2295c73e526b8"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a56535f4886afaa5006f2295c73e526b8">RX</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">RexPrefix</a></td></tr>
<tr class="separator:a56535f4886afaa5006f2295c73e526b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e1500adcaf2e226487c8eda2ed05c6"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a77e1500adcaf2e226487c8eda2ed05c6">V2</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">Vex2Prefix</a></td></tr>
<tr class="separator:a77e1500adcaf2e226487c8eda2ed05c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97eeab7c5211c0cab70d2113c3c4d3c"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad97eeab7c5211c0cab70d2113c3c4d3c">V3</a> = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">Vex3Prefix</a></td></tr>
<tr class="separator:ad97eeab7c5211c0cab70d2113c3c4d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1709142dc18f73ee16928f565df111c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad1709142dc18f73ee16928f565df111c">badMicroop</a></td></tr>
<tr class="separator:ad1709142dc18f73ee16928f565df111c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49a1e243decf460110b2436025d8823"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa49a1e243decf460110b2436025d8823">destination</a></td></tr>
<tr class="separator:aa49a1e243decf460110b2436025d8823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b999d62e384790ba33ce5ae7dbe2f26"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0b999d62e384790ba33ce5ae7dbe2f26">vector</a></td></tr>
<tr class="separator:a0b999d62e384790ba33ce5ae7dbe2f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685db8d76e0003c3f39d137989de5b42"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a685db8d76e0003c3f39d137989de5b42">deliveryMode</a></td></tr>
<tr class="separator:a685db8d76e0003c3f39d137989de5b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbd9b21bc5cbf8cfc0a474a57925ea9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2bbd9b21bc5cbf8cfc0a474a57925ea9">destMode</a></td></tr>
<tr class="separator:a2bbd9b21bc5cbf8cfc0a474a57925ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabdf99084eaf74c35035a9175ec3aee"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acabdf99084eaf74c35035a9175ec3aee">level</a></td></tr>
<tr class="separator:acabdf99084eaf74c35035a9175ec3aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ff02598a43a1dfb8d78e3d0f7c92d1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a73ff02598a43a1dfb8d78e3d0f7c92d1">trigger</a></td></tr>
<tr class="separator:a73ff02598a43a1dfb8d78e3d0f7c92d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670d21f925b5598546798b6b6e353cc2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a670d21f925b5598546798b6b6e353cc2">TriggerIntOffset</a> = 0</td></tr>
<tr class="separator:a670d21f925b5598546798b6b6e353cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b15c7793b4a28407009e079782acbaf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1b15c7793b4a28407009e079782acbaf">GuestByteOrder</a> = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td></tr>
<tr class="separator:a1b15c7793b4a28407009e079782acbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b29ec0a6594e087634c3f0f8e261e7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a18b29ec0a6594e087634c3f0f8e261e7">PageShift</a> = 12</td></tr>
<tr class="separator:a18b29ec0a6594e087634c3f0f8e261e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06693a31585903fad9ce8567a83b21e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceX86ISA.html#a18b29ec0a6594e087634c3f0f8e261e7">PageShift</a></td></tr>
<tr class="separator:ab06693a31585903fad9ce8567a83b21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae914a909c6a89a6a604c908ef1bb932a"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae914a909c6a89a6a604c908ef1bb932a">HasUnalignedMemAcc</a> = true</td></tr>
<tr class="separator:ae914a909c6a89a6a604c908ef1bb932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5430b40e1ce5328010d0fe49d10beb"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3e5430b40e1ce5328010d0fe49d10beb">CurThreadInfoImplemented</a> = false</td></tr>
<tr class="separator:a3e5430b40e1ce5328010d0fe49d10beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa147d4e7284ed71b45494e6d1637ee8a"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa147d4e7284ed71b45494e6d1637ee8a">CurThreadInfoReg</a> = -1</td></tr>
<tr class="separator:aa147d4e7284ed71b45494e6d1637ee8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d6862414ee0e4ce359c70c0179d649"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> <a class="el" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">SegmentFlagMask</a> = <a class="el" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(4)</td></tr>
<tr class="separator:aa5d6862414ee0e4ce359c70c0179d649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a4d1399863269d35247363c0707927"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a> = 4</td></tr>
<tr class="separator:aa9a4d1399863269d35247363c0707927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84dec1f8627ab2a3c11ae169223bd23f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a84dec1f8627ab2a3c11ae169223bd23f">longl1</a></td></tr>
<tr class="separator:a84dec1f8627ab2a3c11ae169223bd23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b5bdd01bef1bac6ed8e3db5c9ca687"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a73b5bdd01bef1bac6ed8e3db5c9ca687">longl2</a></td></tr>
<tr class="separator:a73b5bdd01bef1bac6ed8e3db5c9ca687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6938b74061ca75ad6edc8e4b8fedbe77"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 38, 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6938b74061ca75ad6edc8e4b8fedbe77">longl3</a></td></tr>
<tr class="separator:a6938b74061ca75ad6edc8e4b8fedbe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf112ef782c6ed45e6564f579bf322a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 47, 39 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2bf112ef782c6ed45e6564f579bf322a">longl4</a></td></tr>
<tr class="separator:a2bf112ef782c6ed45e6564f579bf322a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca87eb0d02949b5a44a69398b9aac79e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aca87eb0d02949b5a44a69398b9aac79e">pael1</a></td></tr>
<tr class="separator:aca87eb0d02949b5a44a69398b9aac79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f387cdd958e3433c1cb6060084c9250"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7f387cdd958e3433c1cb6060084c9250">pael2</a></td></tr>
<tr class="separator:a7f387cdd958e3433c1cb6060084c9250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe406aa2c107cffdcc8e757aba30781"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5fe406aa2c107cffdcc8e757aba30781">pael3</a></td></tr>
<tr class="separator:a5fe406aa2c107cffdcc8e757aba30781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cd0033c14aa8a889aff145c2b34a9a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae8cd0033c14aa8a889aff145c2b34a9a">norml1</a></td></tr>
<tr class="separator:ae8cd0033c14aa8a889aff145c2b34a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044e9643841d049225c8edd35a18792"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2044e9643841d049225c8edd35a18792">norml2</a></td></tr>
<tr class="separator:a2044e9643841d049225c8edd35a18792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3826b335948154c40c1b6a32cbd10f5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a></td></tr>
<tr class="separator:aa3826b335948154c40c1b6a32cbd10f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438a1d8a6e0d7919ce4559d165e5db80"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a438a1d8a6e0d7919ce4559d165e5db80">avl</a></td></tr>
<tr class="separator:a438a1d8a6e0d7919ce4559d165e5db80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947238611fa6ff4b5dc48a0f600f31cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a947238611fa6ff4b5dc48a0f600f31cb">g</a></td></tr>
<tr class="separator:a947238611fa6ff4b5dc48a0f600f31cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac403814ae7bc4cad41067f6777099ab2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac403814ae7bc4cad41067f6777099ab2">ps</a></td></tr>
<tr class="separator:ac403814ae7bc4cad41067f6777099ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1521b94bdeabcd7c4b298e7725dd185"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae1521b94bdeabcd7c4b298e7725dd185">d</a></td></tr>
<tr class="separator:ae1521b94bdeabcd7c4b298e7725dd185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1107b63645c48a18e9930d4c67e5c1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acb1107b63645c48a18e9930d4c67e5c1">a</a></td></tr>
<tr class="separator:acb1107b63645c48a18e9930d4c67e5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e93317527662997ed193f40499ceeef"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3e93317527662997ed193f40499ceeef">pcd</a></td></tr>
<tr class="separator:a3e93317527662997ed193f40499ceeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21abebcbde16235e38d7050976bac408"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a21abebcbde16235e38d7050976bac408">pwt</a></td></tr>
<tr class="separator:a21abebcbde16235e38d7050976bac408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af0e6d21a89833a3a2f335ac4ea15e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a18af0e6d21a89833a3a2f335ac4ea15e">u</a></td></tr>
<tr class="separator:a18af0e6d21a89833a3a2f335ac4ea15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326a605c6fd918e0003f34f0a313eb7e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a326a605c6fd918e0003f34f0a313eb7e">w</a></td></tr>
<tr class="separator:a326a605c6fd918e0003f34f0a313eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f7df8299e6ae64913f3c80fd5a6854"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a></td></tr>
<tr class="separator:a46f7df8299e6ae64913f3c80fd5a6854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644bc02e5e9de3dc735ae2cac4c30c09"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a> = <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a></td></tr>
<tr class="separator:a644bc02e5e9de3dc735ae2cac4c30c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aee408c32d1473df171d805de3b9fc5"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">NumIntArchRegs</a> = NUM_INTREGS</td></tr>
<tr class="separator:a5aee408c32d1473df171d805de3b9fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044cd8816a0fb22fae5132da6ef37800"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a> = <a class="el" href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">NumIntArchRegs</a> + <a class="el" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a> + <a class="el" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a></td></tr>
<tr class="separator:a044cd8816a0fb22fae5132da6ef37800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f749eb400ab8f2d4100480aafad20cf"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7f749eb400ab8f2d4100480aafad20cf">NumCCRegs</a> = <a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3">NUM_CCREGS</a></td></tr>
<tr class="separator:a7f749eb400ab8f2d4100480aafad20cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13086a96202d92252670b697d1cf3b03"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a></td></tr>
<tr class="separator:a13086a96202d92252670b697d1cf3b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee726621caa50d811e8317f11c35c380"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aee726621caa50d811e8317f11c35c380">NumVecRegs</a> = 1</td></tr>
<tr class="separator:aee726621caa50d811e8317f11c35c380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bcb766f4fbbd6f67b8419941c7bc27"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a04bcb766f4fbbd6f67b8419941c7bc27">NumVecPredRegs</a> = 1</td></tr>
<tr class="separator:a04bcb766f4fbbd6f67b8419941c7bc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a24a466a9e5954d1b3f5c6556fbd3a"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a15a24a466a9e5954d1b3f5c6556fbd3a">ZeroReg</a> = NUM_INTREGS</td></tr>
<tr class="separator:a15a24a466a9e5954d1b3f5c6556fbd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10fd7300436b0390549d061e8e8f3aa"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">StackPointerReg</a> = INTREG_RSP</td></tr>
<tr class="separator:ab10fd7300436b0390549d061e8e8f3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7eb1af72767902792164230a205c61"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afc7eb1af72767902792164230a205c61">ReturnAddressReg</a> = 0</td></tr>
<tr class="separator:afc7eb1af72767902792164230a205c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c69be1fd564a0893357ec312e4175f2"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8c69be1fd564a0893357ec312e4175f2">ReturnValueReg</a> = INTREG_RAX</td></tr>
<tr class="separator:a8c69be1fd564a0893357ec312e4175f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4603728c1d57172adedd134a1aa1d3"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aad4603728c1d57172adedd134a1aa1d3">FramePointerReg</a> = INTREG_RBP</td></tr>
<tr class="separator:aad4603728c1d57172adedd134a1aa1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fda31219c2e794be57166876ef5f37"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab6fda31219c2e794be57166876ef5f37">SyscallPseudoReturnReg</a> = INTREG_RDX</td></tr>
<tr class="separator:ab6fda31219c2e794be57166876ef5f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64026231694825066c055c665924fec"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab64026231694825066c055c665924fec">NumVecElemPerVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td></tr>
<tr class="separator:ab64026231694825066c055c665924fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab091952beb3f336ebb803f7a97ad4e35"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab091952beb3f336ebb803f7a97ad4e35">VecRegSizeBytes</a> = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td></tr>
<tr class="separator:ab091952beb3f336ebb803f7a97ad4e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76550120a8c0306713bb6285dbb5cd59"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a76550120a8c0306713bb6285dbb5cd59">VecPredRegSizeBits</a> = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td></tr>
<tr class="separator:a76550120a8c0306713bb6285dbb5cd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846683c85b1c42ad3ded43b64bf51b6d"><td class="memItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a846683c85b1c42ad3ded43b64bf51b6d">VecPredRegHasPackedRepr</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td></tr>
<tr class="separator:a846683c85b1c42ad3ded43b64bf51b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dc9cc7cb8a2595d095c336837b5d2b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a87dc9cc7cb8a2595d095c336837b5d2b">deliveryStatus</a></td></tr>
<tr class="separator:a87dc9cc7cb8a2595d095c336837b5d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83fc19f2c615126bf3188f1ff90ff5c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af83fc19f2c615126bf3188f1ff90ff5c">destShorthand</a></td></tr>
<tr class="separator:af83fc19f2c615126bf3188f1ff90ff5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b54748809847ea4039f4569b554d362"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4b54748809847ea4039f4569b554d362">R</a></td></tr>
<tr class="separator:a4b54748809847ea4039f4569b554d362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e5e4893f5b81c2dd09256a473f727a"><td class="memItemLeft" align="right" valign="top">SignedBitfield&lt; 63, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac9e5e4893f5b81c2dd09256a473f727a">SR</a></td></tr>
<tr class="separator:ac9e5e4893f5b81c2dd09256a473f727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca5e25122bfd70d3d1e254b5a53df8f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0ca5e25122bfd70d3d1e254b5a53df8f">E</a></td></tr>
<tr class="separator:a0ca5e25122bfd70d3d1e254b5a53df8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ef01b419c3fe0fc76d2d06e0da3959"><td class="memItemLeft" align="right" valign="top">SignedBitfield&lt; 31, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a31ef01b419c3fe0fc76d2d06e0da3959">SE</a></td></tr>
<tr class="separator:a31ef01b419c3fe0fc76d2d06e0da3959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57c1c472510f3e4d608bcb15769b6af"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa57c1c472510f3e4d608bcb15769b6af">X</a></td></tr>
<tr class="separator:aa57c1c472510f3e4d608bcb15769b6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3b1bb4d7b331bb5649f8673b61d2f7"><td class="memItemLeft" align="right" valign="top">SignedBitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1e3b1bb4d7b331bb5649f8673b61d2f7">SX</a></td></tr>
<tr class="separator:a1e3b1bb4d7b331bb5649f8673b61d2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a60415c8d6f83377a462bb924e51c3a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8a60415c8d6f83377a462bb924e51c3a">H</a></td></tr>
<tr class="separator:a8a60415c8d6f83377a462bb924e51c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603eb3b39ce3f8ba50db4ba97e8c8b0b"><td class="memItemLeft" align="right" valign="top">SignedBitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a603eb3b39ce3f8ba50db4ba97e8c8b0b">SH</a></td></tr>
<tr class="separator:a603eb3b39ce3f8ba50db4ba97e8c8b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d078113113d7bd7320066dbe3537784"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4d078113113d7bd7320066dbe3537784">L</a></td></tr>
<tr class="separator:a4d078113113d7bd7320066dbe3537784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab375968ceadac792fcaa6a802b9ac8db"><td class="memItemLeft" align="right" valign="top">SignedBitfield&lt; 7, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab375968ceadac792fcaa6a802b9ac8db">SL</a></td></tr>
<tr class="separator:ab375968ceadac792fcaa6a802b9ac8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f3f11e08cb52ce3f8d0cf2e1ee026b"><td class="memItemLeft" align="right" valign="top">static const IntRegIndex&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a44f3f11e08cb52ce3f8d0cf2e1ee026b">IntFoldBit</a> = (IntRegIndex)(1 &lt;&lt; 6)</td></tr>
<tr class="separator:a44f3f11e08cb52ce3f8d0cf2e1ee026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa07a85085afe7d226b1f2aab8c290fc"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aaa07a85085afe7d226b1f2aab8c290fc">cfofMask</a> = <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a64be2117dbd1d05d496afa0ebae76677">CFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92adb1b3e7239a7d452ba376470b64b8f0e">OFBit</a></td></tr>
<tr class="separator:aaa07a85085afe7d226b1f2aab8c290fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af1a2804d5939ac912b1fe06a14bba"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a18af1a2804d5939ac912b1fe06a14bba">ccFlagMask</a> = <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a89d2ca06e846e5b2c0ef949bda2abcae">PFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92ad9034eab6edaaff1fa51e060cbd25687">AFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a643e6449b53be8c69dada7b48013f7c9">ZFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a3a6f0ff4d9eccd17546d889faf4ecd9d">SFBit</a></td></tr>
<tr class="separator:a18af1a2804d5939ac912b1fe06a14bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad197283f993e829140d5f98e90509dca"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad197283f993e829140d5f98e90509dca">sf</a></td></tr>
<tr class="separator:ad197283f993e829140d5f98e90509dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3e1eabdb54abe5de3cf30bc6d62312"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aba3e1eabdb54abe5de3cf30bc6d62312">zf</a></td></tr>
<tr class="separator:aba3e1eabdb54abe5de3cf30bc6d62312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd73ce2879d5fb27b0f1924eefffb446"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acd73ce2879d5fb27b0f1924eefffb446">ezf</a></td></tr>
<tr class="separator:acd73ce2879d5fb27b0f1924eefffb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ea98f33b810bb6174536dcc5573898"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a85ea98f33b810bb6174536dcc5573898">af</a></td></tr>
<tr class="separator:a85ea98f33b810bb6174536dcc5573898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c9000a9459a63251c0f6ce5a31b2ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae3c9000a9459a63251c0f6ce5a31b2ff">ecf</a></td></tr>
<tr class="separator:ae3c9000a9459a63251c0f6ce5a31b2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cdd89b78dcad041bf86797edf3fc89"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab4cdd89b78dcad041bf86797edf3fc89">pf</a></td></tr>
<tr class="separator:ab4cdd89b78dcad041bf86797edf3fc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf8071c4f8a872ed5b622ab44691793"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8bf8071c4f8a872ed5b622ab44691793">cf</a></td></tr>
<tr class="separator:a8bf8071c4f8a872ed5b622ab44691793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f72404d3e0ab189f7b5d755b20723b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a62f72404d3e0ab189f7b5d755b20723b">vip</a></td></tr>
<tr class="separator:a62f72404d3e0ab189f7b5d755b20723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d94dfda70edb8f838da33b06ca81c55"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4d94dfda70edb8f838da33b06ca81c55">vif</a></td></tr>
<tr class="separator:a4d94dfda70edb8f838da33b06ca81c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ce57e50f5af99d0c2fe246128f62e7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad3ce57e50f5af99d0c2fe246128f62e7">ac</a></td></tr>
<tr class="separator:ad3ce57e50f5af99d0c2fe246128f62e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd9d463b25bfb7be45da089832d2e45"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4cd9d463b25bfb7be45da089832d2e45">vm</a></td></tr>
<tr class="separator:a4cd9d463b25bfb7be45da089832d2e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fc6253f0701816386ef43b5116ee62"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a87fc6253f0701816386ef43b5116ee62">rf</a></td></tr>
<tr class="separator:a87fc6253f0701816386ef43b5116ee62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf5b4afb5a2320f33dfaeb4515d7ba1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1cf5b4afb5a2320f33dfaeb4515d7ba1">nt</a></td></tr>
<tr class="separator:a1cf5b4afb5a2320f33dfaeb4515d7ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec245b5a91e1e33a5b7b1c0b4cec41dd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aec245b5a91e1e33a5b7b1c0b4cec41dd">iopl</a></td></tr>
<tr class="separator:aec245b5a91e1e33a5b7b1c0b4cec41dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2976edb136e7d5061ba37e1b5fa14e5f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2976edb136e7d5061ba37e1b5fa14e5f">of</a></td></tr>
<tr class="separator:a2976edb136e7d5061ba37e1b5fa14e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf2cd336077daaae2bdbeef0176332"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a31bf2cd336077daaae2bdbeef0176332">df</a></td></tr>
<tr class="separator:a31bf2cd336077daaae2bdbeef0176332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb766c97721a2da20b95b7a60146a67"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acbb766c97721a2da20b95b7a60146a67">intf</a></td></tr>
<tr class="separator:acbb766c97721a2da20b95b7a60146a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee06a85c9571e60dfabfd6edbb6cde3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8ee06a85c9571e60dfabfd6edbb6cde3">tf</a></td></tr>
<tr class="separator:a8ee06a85c9571e60dfabfd6edbb6cde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8189d74d3d6344544b0cef42c7c153f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3, 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af8189d74d3d6344544b0cef42c7c153f">submode</a></td></tr>
<tr class="separator:af8189d74d3d6344544b0cef42c7c153f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ad8fccd76d45e4897094d7f9e325d1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a25ad8fccd76d45e4897094d7f9e325d1">cpl</a></td></tr>
<tr class="separator:a25ad8fccd76d45e4897094d7f9e325d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c88ae09d665e83e793822366c78fc3f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3c88ae09d665e83e793822366c78fc3f">paging</a></td></tr>
<tr class="separator:a3c88ae09d665e83e793822366c78fc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2851f4b3706b3da9f52cdfc31d7c5dcf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2851f4b3706b3da9f52cdfc31d7c5dcf">prot</a></td></tr>
<tr class="separator:a2851f4b3706b3da9f52cdfc31d7c5dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e760c4fed7deb330d4c35c23bc66a7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac6e760c4fed7deb330d4c35c23bc66a7">defOp</a></td></tr>
<tr class="separator:ac6e760c4fed7deb330d4c35c23bc66a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7b36f6e1d11ea0b3b3325db9771633"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11, 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5c7b36f6e1d11ea0b3b3325db9771633">altOp</a></td></tr>
<tr class="separator:a5c7b36f6e1d11ea0b3b3325db9771633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb3cc37c1457363675bd7cefb25f2ee"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aeeb3cc37c1457363675bd7cefb25f2ee">defAddr</a></td></tr>
<tr class="separator:aeeb3cc37c1457363675bd7cefb25f2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad2faeedb6a01e1ed5193efe382bff8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adad2faeedb6a01e1ed5193efe382bff8">altAddr</a></td></tr>
<tr class="separator:adad2faeedb6a01e1ed5193efe382bff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc52e5e1dc286ff063e9ff1f0afff617"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acc52e5e1dc286ff063e9ff1f0afff617">stack</a></td></tr>
<tr class="separator:acc52e5e1dc286ff063e9ff1f0afff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386ebde1d78bbad21aa02cc72ce2f344"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a386ebde1d78bbad21aa02cc72ce2f344">cd</a></td></tr>
<tr class="separator:a386ebde1d78bbad21aa02cc72ce2f344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e15901fe4f2052335cc46726189376"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a62e15901fe4f2052335cc46726189376">nw</a></td></tr>
<tr class="separator:a62e15901fe4f2052335cc46726189376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba9b36e8f4dfd3c297f7f3329919a17"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aaba9b36e8f4dfd3c297f7f3329919a17">am</a></td></tr>
<tr class="separator:aaba9b36e8f4dfd3c297f7f3329919a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9927e60eb25dc50995625f721be3518"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac9927e60eb25dc50995625f721be3518">wp</a></td></tr>
<tr class="separator:ac9927e60eb25dc50995625f721be3518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf8c1ab4b2bb44eacfb56dd78fc85ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afbf8c1ab4b2bb44eacfb56dd78fc85ed">ne</a></td></tr>
<tr class="separator:afbf8c1ab4b2bb44eacfb56dd78fc85ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab41e04413e99ef16a7438eeff1446a0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aab41e04413e99ef16a7438eeff1446a0">et</a></td></tr>
<tr class="separator:aab41e04413e99ef16a7438eeff1446a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19898d0cb75e783f412ee05a0d1d58c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af19898d0cb75e783f412ee05a0d1d58c">ts</a></td></tr>
<tr class="separator:af19898d0cb75e783f412ee05a0d1d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c198fbee44f4233f22501e7b55eee5d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9c198fbee44f4233f22501e7b55eee5d">em</a></td></tr>
<tr class="separator:a9c198fbee44f4233f22501e7b55eee5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759bebc26e373529b445df6821cacf1b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a759bebc26e373529b445df6821cacf1b">mp</a></td></tr>
<tr class="separator:a759bebc26e373529b445df6821cacf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9d7730703ee08a82844859b8985e8b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4b9d7730703ee08a82844859b8985e8b">pe</a></td></tr>
<tr class="separator:a4b9d7730703ee08a82844859b8985e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e1625979f9632bc178e7bb4512efb0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae2e1625979f9632bc178e7bb4512efb0">legacy</a></td></tr>
<tr class="separator:ae2e1625979f9632bc178e7bb4512efb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfa56e6387602785f0a3adf2c0970ff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2dfa56e6387602785f0a3adf2c0970ff">longPdtb</a></td></tr>
<tr class="separator:a2dfa56e6387602785f0a3adf2c0970ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ab9ee16dae956747f0221030c0e300"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a36ab9ee16dae956747f0221030c0e300">pdtb</a></td></tr>
<tr class="separator:a36ab9ee16dae956747f0221030c0e300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d983e59d7802a1b7fc5421ee44330f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a61d983e59d7802a1b7fc5421ee44330f">paePdtb</a></td></tr>
<tr class="separator:a61d983e59d7802a1b7fc5421ee44330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb37a5e5037915847a7703a0351a5a39"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adb37a5e5037915847a7703a0351a5a39">fsgsbase</a></td></tr>
<tr class="separator:adb37a5e5037915847a7703a0351a5a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56d14df642b43b4c2fb65c391d5aceb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae56d14df642b43b4c2fb65c391d5aceb">osxmmexcpt</a></td></tr>
<tr class="separator:ae56d14df642b43b4c2fb65c391d5aceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1afe53a995f6b6bc4924d6ffa6f5186"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae1afe53a995f6b6bc4924d6ffa6f5186">osfxsr</a></td></tr>
<tr class="separator:ae1afe53a995f6b6bc4924d6ffa6f5186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1d96701cfbe6d5de2d9a5af33d1748"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9b1d96701cfbe6d5de2d9a5af33d1748">pce</a></td></tr>
<tr class="separator:a9b1d96701cfbe6d5de2d9a5af33d1748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6d14240cb4b445639d7adfac03cdc8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7b6d14240cb4b445639d7adfac03cdc8">pge</a></td></tr>
<tr class="separator:a7b6d14240cb4b445639d7adfac03cdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee21970b20a443a574040514883193e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acee21970b20a443a574040514883193e">mce</a></td></tr>
<tr class="separator:acee21970b20a443a574040514883193e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a848b3d23669c64105f729ddc6b982"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af4a848b3d23669c64105f729ddc6b982">pae</a></td></tr>
<tr class="separator:af4a848b3d23669c64105f729ddc6b982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13340d08f224a75cf5987f1c3fff647f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a13340d08f224a75cf5987f1c3fff647f">pse</a></td></tr>
<tr class="separator:a13340d08f224a75cf5987f1c3fff647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c73052dc4bb07197075e78a167462e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a03c73052dc4bb07197075e78a167462e">de</a></td></tr>
<tr class="separator:a03c73052dc4bb07197075e78a167462e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5645d1f5ea9de7534299bffeb1368b26"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5645d1f5ea9de7534299bffeb1368b26">tsd</a></td></tr>
<tr class="separator:a5645d1f5ea9de7534299bffeb1368b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c31b7768111b0f29686e4b383b858ce"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4c31b7768111b0f29686e4b383b858ce">pvi</a></td></tr>
<tr class="separator:a4c31b7768111b0f29686e4b383b858ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741790fef13ebd20737559dffc849fa2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a741790fef13ebd20737559dffc849fa2">vme</a></td></tr>
<tr class="separator:a741790fef13ebd20737559dffc849fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab3e75adadf8cdace19459b08411e52"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0ab3e75adadf8cdace19459b08411e52">tpr</a></td></tr>
<tr class="separator:a0ab3e75adadf8cdace19459b08411e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5368517346f4963d358ec6028127cad"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae5368517346f4963d358ec6028127cad">b1</a></td></tr>
<tr class="separator:ae5368517346f4963d358ec6028127cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430024ed39fbee483ec7598e5361e90f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a430024ed39fbee483ec7598e5361e90f">b2</a></td></tr>
<tr class="separator:a430024ed39fbee483ec7598e5361e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1fdbe9cbff3b6fcdaf371e118cd53c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abf1fdbe9cbff3b6fcdaf371e118cd53c">b3</a></td></tr>
<tr class="separator:abf1fdbe9cbff3b6fcdaf371e118cd53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5e42400476ee5eab2c98423c952aa5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4e5e42400476ee5eab2c98423c952aa5">bd</a></td></tr>
<tr class="separator:a4e5e42400476ee5eab2c98423c952aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7fcf2b380f30b58f6af351a12e73cb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aac7fcf2b380f30b58f6af351a12e73cb">bs</a></td></tr>
<tr class="separator:aac7fcf2b380f30b58f6af351a12e73cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40ac8924419907af3b58bbd3c230b66"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af40ac8924419907af3b58bbd3c230b66">bt</a></td></tr>
<tr class="separator:af40ac8924419907af3b58bbd3c230b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3812143f7840720bb2e56f6b26f3e59f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3812143f7840720bb2e56f6b26f3e59f">g0</a></td></tr>
<tr class="separator:a3812143f7840720bb2e56f6b26f3e59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4d7299aa524e432b60f50ae39ccc56"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6c4d7299aa524e432b60f50ae39ccc56">l1</a></td></tr>
<tr class="separator:a6c4d7299aa524e432b60f50ae39ccc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f46d997b35d2bb2a4becb272bd2167"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a80f46d997b35d2bb2a4becb272bd2167">g1</a></td></tr>
<tr class="separator:a80f46d997b35d2bb2a4becb272bd2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0707a299c97092d54129863964d4d817"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0707a299c97092d54129863964d4d817">l2</a></td></tr>
<tr class="separator:a0707a299c97092d54129863964d4d817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1020b78606a663cf93ff1c0d1baadd"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acb1020b78606a663cf93ff1c0d1baadd">g2</a></td></tr>
<tr class="separator:acb1020b78606a663cf93ff1c0d1baadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd608db78072e76cb2004d8b625df04"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5fd608db78072e76cb2004d8b625df04">l3</a></td></tr>
<tr class="separator:a5fd608db78072e76cb2004d8b625df04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c2d9d60a784fc04d63861f1c702d65"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a79c2d9d60a784fc04d63861f1c702d65">g3</a></td></tr>
<tr class="separator:a79c2d9d60a784fc04d63861f1c702d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b46c13a5c841b1df34823fb457d746"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a96b46c13a5c841b1df34823fb457d746">le</a></td></tr>
<tr class="separator:a96b46c13a5c841b1df34823fb457d746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3c5a2dfa0806d90bcbb0b66d31a690"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 9 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5d3c5a2dfa0806d90bcbb0b66d31a690">ge</a></td></tr>
<tr class="separator:a5d3c5a2dfa0806d90bcbb0b66d31a690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad1bfbd9b283b8048a29bbe18db5703"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afad1bfbd9b283b8048a29bbe18db5703">gd</a></td></tr>
<tr class="separator:afad1bfbd9b283b8048a29bbe18db5703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f0f4609dd2aa95c8a5be1bb1c7ff14"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a46f0f4609dd2aa95c8a5be1bb1c7ff14">rw0</a></td></tr>
<tr class="separator:a46f0f4609dd2aa95c8a5be1bb1c7ff14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e69383c01059fb60ff7b1219d8f4915"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19, 18 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8e69383c01059fb60ff7b1219d8f4915">len0</a></td></tr>
<tr class="separator:a8e69383c01059fb60ff7b1219d8f4915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07c972843792db38212ca128977af6a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21, 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae07c972843792db38212ca128977af6a">rw1</a></td></tr>
<tr class="separator:ae07c972843792db38212ca128977af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2359a2d807e9f1468fe8ff60ff485adc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23, 22 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2359a2d807e9f1468fe8ff60ff485adc">len1</a></td></tr>
<tr class="separator:a2359a2d807e9f1468fe8ff60ff485adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8046f3e60ad57c4dfdc3fb9db22a87e9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 25, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8046f3e60ad57c4dfdc3fb9db22a87e9">rw2</a></td></tr>
<tr class="separator:a8046f3e60ad57c4dfdc3fb9db22a87e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd401a84338237e2b636ac2a06ef2cf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 27, 26 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3bd401a84338237e2b636ac2a06ef2cf">len2</a></td></tr>
<tr class="separator:a3bd401a84338237e2b636ac2a06ef2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f8611357d3e3a5cb72bf5a5b9f4b723"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 29, 28 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3f8611357d3e3a5cb72bf5a5b9f4b723">rw3</a></td></tr>
<tr class="separator:a3f8611357d3e3a5cb72bf5a5b9f4b723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff2c93606f59c46a7377cd25d200efc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 30 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adff2c93606f59c46a7377cd25d200efc">len3</a></td></tr>
<tr class="separator:adff2c93606f59c46a7377cd25d200efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010e37a1212f863ad2b3091ff4c9d27e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a010e37a1212f863ad2b3091ff4c9d27e">vcnt</a></td></tr>
<tr class="separator:a010e37a1212f863ad2b3091ff4c9d27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f50f72dd53d68d3b6b07043958e103d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7f50f72dd53d68d3b6b07043958e103d">fix</a></td></tr>
<tr class="separator:a7f50f72dd53d68d3b6b07043958e103d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76526059c6a42bb50f6798bc0bb1dc74"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a76526059c6a42bb50f6798bc0bb1dc74">wc</a></td></tr>
<tr class="separator:a76526059c6a42bb50f6798bc0bb1dc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13212a0f7ce2e0a5030a7ba5bc1217f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad13212a0f7ce2e0a5030a7ba5bc1217f">targetCS</a></td></tr>
<tr class="separator:ad13212a0f7ce2e0a5030a7ba5bc1217f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1fa345f9753ba81c97205e2d9ad58d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aec1fa345f9753ba81c97205e2d9ad58d">targetESP</a></td></tr>
<tr class="separator:aec1fa345f9753ba81c97205e2d9ad58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71c6b3f388f9871915c3b4c16ba3394"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa71c6b3f388f9871915c3b4c16ba3394">targetEIP</a></td></tr>
<tr class="separator:aa71c6b3f388f9871915c3b4c16ba3394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749793fafee6c9c40af6247a89e054ac"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a></td></tr>
<tr class="separator:a749793fafee6c9c40af6247a89e054ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd2700706801316ce56a34b203d56c9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2fd2700706801316ce56a34b203d56c9">MCGCP</a></td></tr>
<tr class="separator:a2fd2700706801316ce56a34b203d56c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3db92722e5fcbaa3625c921fed56e3c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad3db92722e5fcbaa3625c921fed56e3c">eipv</a></td></tr>
<tr class="separator:ad3db92722e5fcbaa3625c921fed56e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab320bfba5aa46039e2e2c5e5f4300f09"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab320bfba5aa46039e2e2c5e5f4300f09">mcip</a></td></tr>
<tr class="separator:ab320bfba5aa46039e2e2c5e5f4300f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc612902f4d8bf06e448e8675838e04"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2fc612902f4d8bf06e448e8675838e04">btf</a></td></tr>
<tr class="separator:a2fc612902f4d8bf06e448e8675838e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade692919c8a70e885b984ce37193fb4c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ade692919c8a70e885b984ce37193fb4c">pb0</a></td></tr>
<tr class="separator:ade692919c8a70e885b984ce37193fb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d1f5a18f823b146d0b2ffd6df84479"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac8d1f5a18f823b146d0b2ffd6df84479">pb1</a></td></tr>
<tr class="separator:ac8d1f5a18f823b146d0b2ffd6df84479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e978d1d4b1a072b804b562f83d19fbc"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5e978d1d4b1a072b804b562f83d19fbc">pb2</a></td></tr>
<tr class="separator:a5e978d1d4b1a072b804b562f83d19fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c563ae1d6c668c3f630fd22113b49b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a76c563ae1d6c668c3f630fd22113b49b">pb3</a></td></tr>
<tr class="separator:a76c563ae1d6c668c3f630fd22113b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6d20afe8f06aa5708282b98f926658"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a></td></tr>
<tr class="separator:abd6d20afe8f06aa5708282b98f926658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad959093d232a7c07ec84a7cab814fbf8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad959093d232a7c07ec84a7cab814fbf8">physbase</a></td></tr>
<tr class="separator:ad959093d232a7c07ec84a7cab814fbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e88fd81e6b2845283bbc3d4a7496a78"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4e88fd81e6b2845283bbc3d4a7496a78">physmask</a></td></tr>
<tr class="separator:a4e88fd81e6b2845283bbc3d4a7496a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec36fab34631b9ec70f204ffbe7bb626"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aec36fab34631b9ec70f204ffbe7bb626">fe</a></td></tr>
<tr class="separator:aec36fab34631b9ec70f204ffbe7bb626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add94976f9091df7440777936476768c1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#add94976f9091df7440777936476768c1">e</a></td></tr>
<tr class="separator:add94976f9091df7440777936476768c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336953def735d28ebdd6be7e0f4977ab"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a336953def735d28ebdd6be7e0f4977ab">mcaErrorCode</a></td></tr>
<tr class="separator:a336953def735d28ebdd6be7e0f4977ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b3c7b393a2cd6b24d730c390ef6194"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a28b3c7b393a2cd6b24d730c390ef6194">modelSpecificCode</a></td></tr>
<tr class="separator:a28b3c7b393a2cd6b24d730c390ef6194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b89078490e1f6895b01b9d4f9d0578"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 56, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a12b89078490e1f6895b01b9d4f9d0578">otherInfo</a></td></tr>
<tr class="separator:a12b89078490e1f6895b01b9d4f9d0578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c2cdf4d7ce2614b746239fd6660bb2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 57 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a27c2cdf4d7ce2614b746239fd6660bb2">pcc</a></td></tr>
<tr class="separator:a27c2cdf4d7ce2614b746239fd6660bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada100f1c5d1c64f10c2b4ab726e6e4ed"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 58 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ada100f1c5d1c64f10c2b4ab726e6e4ed">addrv</a></td></tr>
<tr class="separator:ada100f1c5d1c64f10c2b4ab726e6e4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8953a24c1c33406cc256214d95c15144"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 59 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8953a24c1c33406cc256214d95c15144">miscv</a></td></tr>
<tr class="separator:a8953a24c1c33406cc256214d95c15144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf668290ea60ece3471a69afe5042b2c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 60 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abf668290ea60ece3471a69afe5042b2c">en</a></td></tr>
<tr class="separator:abf668290ea60ece3471a69afe5042b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f5e77b1828de28039d17869f88ea5d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 61 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af7f5e77b1828de28039d17869f88ea5d">uc</a></td></tr>
<tr class="separator:af7f5e77b1828de28039d17869f88ea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4ccacebcf9583c5010320624a5aca9"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 62 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abd4ccacebcf9583c5010320624a5aca9">over</a></td></tr>
<tr class="separator:abd4ccacebcf9583c5010320624a5aca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e00e23f8f36386f97d8abcccb17180"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 63 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a></td></tr>
<tr class="separator:ab4e00e23f8f36386f97d8abcccb17180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fa6213b90a8e024224bbd1c8d08260"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab1fa6213b90a8e024224bbd1c8d08260">lme</a></td></tr>
<tr class="separator:ab1fa6213b90a8e024224bbd1c8d08260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0af66dc74adf694d34d13c3aa94f6bf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 10 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac0af66dc74adf694d34d13c3aa94f6bf">lma</a></td></tr>
<tr class="separator:ac0af66dc74adf694d34d13c3aa94f6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff6ba7e9cb05d8293ddacbefdd52d79"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1ff6ba7e9cb05d8293ddacbefdd52d79">nxe</a></td></tr>
<tr class="separator:a1ff6ba7e9cb05d8293ddacbefdd52d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462406daf79f30bbfa581f8951e3440f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a462406daf79f30bbfa581f8951e3440f">svme</a></td></tr>
<tr class="separator:a462406daf79f30bbfa581f8951e3440f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1694b6c0c22d3596b07e8812bcb7a546"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1694b6c0c22d3596b07e8812bcb7a546">ffxsr</a></td></tr>
<tr class="separator:a1694b6c0c22d3596b07e8812bcb7a546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1eeb0b766aed4e2b1e134ba283b07c5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa1eeb0b766aed4e2b1e134ba283b07c5">targetEip</a></td></tr>
<tr class="separator:aa1eeb0b766aed4e2b1e134ba283b07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9e47e67f52c153bbd65b01f7373cae"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 47, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0c9e47e67f52c153bbd65b01f7373cae">syscallCsAndSs</a></td></tr>
<tr class="separator:a0c9e47e67f52c153bbd65b01f7373cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952babdd5dc02ff4821863ef2ecd2d58"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 63, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a952babdd5dc02ff4821863ef2ecd2d58">sysretCsAndSs</a></td></tr>
<tr class="separator:a952babdd5dc02ff4821863ef2ecd2d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a801d0a728552f9b9952acd5dab25e8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a></td></tr>
<tr class="separator:a3a801d0a728552f9b9952acd5dab25e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc35514577b246c7c9eb6fd7c227c62"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abcc35514577b246c7c9eb6fd7c227c62">eventMask</a></td></tr>
<tr class="separator:abcc35514577b246c7c9eb6fd7c227c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90b845b6d10151096f5cef99c9d93d8"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad90b845b6d10151096f5cef99c9d93d8">unitMask</a></td></tr>
<tr class="separator:ad90b845b6d10151096f5cef99c9d93d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a350f1e0497715da8c10507cab387d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa2a350f1e0497715da8c10507cab387d">usr</a></td></tr>
<tr class="separator:aa2a350f1e0497715da8c10507cab387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9fbab71662ba06cf536e05edfaaad1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a></td></tr>
<tr class="separator:aea9fbab71662ba06cf536e05edfaaad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa683dbe03df6ce01bcbb5e1d4ed1494"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a></td></tr>
<tr class="separator:afa683dbe03df6ce01bcbb5e1d4ed1494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cd2c02a0c3095c565b22ef7797c101"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a38cd2c02a0c3095c565b22ef7797c101">intEn</a></td></tr>
<tr class="separator:a38cd2c02a0c3095c565b22ef7797c101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd26f2148c383b9ea45892872fc35c2e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 23 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abd26f2148c383b9ea45892872fc35c2e">inv</a></td></tr>
<tr class="separator:abd26f2148c383b9ea45892872fc35c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bc6cade5394aaa88c6a989736e4821"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 24 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a72bc6cade5394aaa88c6a989736e4821">counterMask</a></td></tr>
<tr class="separator:a72bc6cade5394aaa88c6a989736e4821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900855247f267f4b05e3360071c04981"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 19 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a900855247f267f4b05e3360071c04981">mfdm</a></td></tr>
<tr class="separator:a900855247f267f4b05e3360071c04981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002e32f98c6698e99bb6730f8182eb52"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 20 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a002e32f98c6698e99bb6730f8182eb52">mvdm</a></td></tr>
<tr class="separator:a002e32f98c6698e99bb6730f8182eb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91f6652171c71d248b87c61968d42fe"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 21 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab91f6652171c71d248b87c61968d42fe">tom2</a></td></tr>
<tr class="separator:ab91f6652171c71d248b87c61968d42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8870a3a3acec2be370108591202b0390"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8870a3a3acec2be370108591202b0390">rd</a></td></tr>
<tr class="separator:a8870a3a3acec2be370108591202b0390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4924cb7ed87bcb9e076467ea1d4553cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4924cb7ed87bcb9e076467ea1d4553cf">physAddr</a></td></tr>
<tr class="separator:a4924cb7ed87bcb9e076467ea1d4553cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c0e459041890ebd051a83379bb58ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac1c0e459041890ebd051a83379bb58ff">rInit</a></td></tr>
<tr class="separator:ac1c0e459041890ebd051a83379bb58ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946898e86e5f0b60c3ce62ac0740d117"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a946898e86e5f0b60c3ce62ac0740d117">disA20M</a></td></tr>
<tr class="separator:a946898e86e5f0b60c3ce62ac0740d117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab254f637a43f005ffce9fdbb73fa6500"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab254f637a43f005ffce9fdbb73fa6500">enter</a></td></tr>
<tr class="separator:ab254f637a43f005ffce9fdbb73fa6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bef678c719855e1e8005298bcfb830"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af0bef678c719855e1e8005298bcfb830">smiCycle</a></td></tr>
<tr class="separator:af0bef678c719855e1e8005298bcfb830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7b1aefeb0ba5e276e1e6379cfda554"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1d7b1aefeb0ba5e276e1e6379cfda554">exit</a></td></tr>
<tr class="separator:a1d7b1aefeb0ba5e276e1e6379cfda554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2876a714b4d9ea07826ac4c2921d6c5"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab2876a714b4d9ea07826ac4c2921d6c5">rsmCycle</a></td></tr>
<tr class="separator:ab2876a714b4d9ea07826ac4c2921d6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26ce8273822ffb8e9f8052a02cda3fc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa26ce8273822ffb8e9f8052a02cda3fc">esi</a></td></tr>
<tr class="separator:aa26ce8273822ffb8e9f8052a02cda3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d4b05e469a42ed59d8fb10adc8ab2f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a08d4b05e469a42ed59d8fb10adc8ab2f">si</a></td></tr>
<tr class="separator:a08d4b05e469a42ed59d8fb10adc8ab2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1cb3cbc0acceaa23c882aecdfdf03a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3f1cb3cbc0acceaa23c882aecdfdf03a">ti</a></td></tr>
<tr class="separator:a3f1cb3cbc0acceaa23c882aecdfdf03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca249524620324b2cf03a1204e4b602"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5ca249524620324b2cf03a1204e4b602">rpl</a></td></tr>
<tr class="separator:a5ca249524620324b2cf03a1204e4b602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e28f06812aa6c5448f233454ab8370"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a69e28f06812aa6c5448f233454ab8370">baseHigh</a></td></tr>
<tr class="separator:a69e28f06812aa6c5448f233454ab8370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f546d133ff120ebbe9bcf447aa06d7"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 39, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a01f546d133ff120ebbe9bcf447aa06d7">baseLow</a></td></tr>
<tr class="separator:a01f546d133ff120ebbe9bcf447aa06d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad119a982a16b867be5c45d8bbaefbf"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 54 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4ad119a982a16b867be5c45d8bbaefbf">b</a></td></tr>
<tr class="separator:a4ad119a982a16b867be5c45d8bbaefbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb4552c3edbad6f94fb44b6f5b18aac"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 53 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9eb4552c3edbad6f94fb44b6f5b18aac">l</a></td></tr>
<tr class="separator:a9eb4552c3edbad6f94fb44b6f5b18aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae010c4258a1e0a131c329cd2dcbc5b2e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 51, 48 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae010c4258a1e0a131c329cd2dcbc5b2e">limitHigh</a></td></tr>
<tr class="separator:ae010c4258a1e0a131c329cd2dcbc5b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec416fc338faf06a9b9f009cfb1e8ec3"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aec416fc338faf06a9b9f009cfb1e8ec3">limitLow</a></td></tr>
<tr class="separator:aec416fc338faf06a9b9f009cfb1e8ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cce9583f40230afeb02fabfc00f13c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBitfieldType.html">BitfieldType</a>&lt; <a class="el" href="classX86ISA_1_1SegDescriptorLimit.html">SegDescriptorLimit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a44cce9583f40230afeb02fabfc00f13c">limit</a></td></tr>
<tr class="separator:a44cce9583f40230afeb02fabfc00f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cce238873219753f7bce5be177ed584"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 46, 45 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2cce238873219753f7bce5be177ed584">dpl</a></td></tr>
<tr class="separator:a2cce238873219753f7bce5be177ed584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62933d5edb6465b45db5702d4a1d522f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 44 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a62933d5edb6465b45db5702d4a1d522f">s</a></td></tr>
<tr class="separator:a62933d5edb6465b45db5702d4a1d522f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660cfeba34a88c3ab1d83458635da91d"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 42 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a660cfeba34a88c3ab1d83458635da91d">c</a></td></tr>
<tr class="separator:a660cfeba34a88c3ab1d83458635da91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516a765f9fb98b2f7d4a96aaf866e585"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 41 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a516a765f9fb98b2f7d4a96aaf866e585">r</a></td></tr>
<tr class="separator:a516a765f9fb98b2f7d4a96aaf866e585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5016c9d5e27e1436756e88cb468fedab"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5016c9d5e27e1436756e88cb468fedab">unusable</a></td></tr>
<tr class="separator:a5016c9d5e27e1436756e88cb468fedab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618785340dc4b830632074a8556081f2"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a618785340dc4b830632074a8556081f2">defaultSize</a></td></tr>
<tr class="separator:a618785340dc4b830632074a8556081f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2eff814fce3fcccb6dbb6e13808a964"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af2eff814fce3fcccb6dbb6e13808a964">longMode</a></td></tr>
<tr class="separator:af2eff814fce3fcccb6dbb6e13808a964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4037b1891345dbb729af0b7a594c7553"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4037b1891345dbb729af0b7a594c7553">granularity</a></td></tr>
<tr class="separator:a4037b1891345dbb729af0b7a594c7553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31179f7b596bad7d4837c25d364dd50"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa31179f7b596bad7d4837c25d364dd50">present</a></td></tr>
<tr class="separator:aa31179f7b596bad7d4837c25d364dd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e427738f1db70f00e1622226008c64"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 12 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a17e427738f1db70f00e1622226008c64">writable</a></td></tr>
<tr class="separator:a17e427738f1db70f00e1622226008c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d973380d2ee14d58b1bc04e4561ddb"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 13 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a74d973380d2ee14d58b1bc04e4561ddb">readable</a></td></tr>
<tr class="separator:a74d973380d2ee14d58b1bc04e4561ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7105fd49a7e7608076993108cc4213d4"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 14 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">expandDown</a></td></tr>
<tr class="separator:a7105fd49a7e7608076993108cc4213d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313686d10ce407058a35bddec45c211f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a></td></tr>
<tr class="separator:a313686d10ce407058a35bddec45c211f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ab0d27d9625dd9a91f4b9b92ea0514"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a41ab0d27d9625dd9a91f4b9b92ea0514">offsetHigh</a></td></tr>
<tr class="separator:a41ab0d27d9625dd9a91f4b9b92ea0514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526ea6c6a115f5f40def1a3d2beb6454"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 15, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a526ea6c6a115f5f40def1a3d2beb6454">offsetLow</a></td></tr>
<tr class="separator:a526ea6c6a115f5f40def1a3d2beb6454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371181ac9d54c637830e71894c529774"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 31, 16 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a371181ac9d54c637830e71894c529774">selector</a></td></tr>
<tr class="separator:a371181ac9d54c637830e71894c529774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f97a9d11890cf41651a546c60c7f2de"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 35, 32 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6f97a9d11890cf41651a546c60c7f2de">IST</a></td></tr>
<tr class="separator:a6f97a9d11890cf41651a546c60c7f2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ffdfdf3f16527ea967dc9c763a6335"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a></td></tr>
<tr class="separator:aa7ffdfdf3f16527ea967dc9c763a6335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cfc73c7653c162e9856cb0859b17b0"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 11 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad4cfc73c7653c162e9856cb0859b17b0">enable</a></td></tr>
<tr class="separator:ad4cfc73c7653c162e9856cb0859b17b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af486e4f7c30ebc7e5c303851012a212c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af486e4f7c30ebc7e5c303851012a212c">bsp</a></td></tr>
<tr class="separator:af486e4f7c30ebc7e5c303851012a212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed905fbbcbefb2dacf6c3d38f1144f1"><td class="memItemLeft" align="right" valign="top">const MsrMap::value_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a> []</td></tr>
<tr class="separator:a7ed905fbbcbefb2dacf6c3d38f1144f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d1caea70b32cf5b93fbca12b22d6e1"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a10d1caea70b32cf5b93fbca12b22d6e1">msrMapSize</a> = sizeof(<a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>) / sizeof(<a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>[0])</td></tr>
<tr class="separator:a10d1caea70b32cf5b93fbca12b22d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc24b3cbc37b86996d22a27f1522c92"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">MsrMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">msrMap</a></td></tr>
<tr class="memdesc:a7bc24b3cbc37b86996d22a27f1522c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map between MSR addresses and their corresponding misc registers.  <a href="#a7bc24b3cbc37b86996d22a27f1522c92">More...</a><br /></td></tr>
<tr class="separator:a7bc24b3cbc37b86996d22a27f1522c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0d9c0eff4967402766d6fe694dd42a"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">syscallCodeVirtAddr</a> = 0xffff800000000000</td></tr>
<tr class="separator:a0b0d9c0eff4967402766d6fe694dd42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca25a752542884c3ed09598d49f1447c"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a> = 0xffff800000001000</td></tr>
<tr class="separator:aca25a752542884c3ed09598d49f1447c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b0aba25b0fa2ecd1b0a4d8560e9e68"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">IDTVirtAddr</a> = 0xffff800000002000</td></tr>
<tr class="separator:af4b0aba25b0fa2ecd1b0a4d8560e9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04b9a1c83358e3b1ebac1e4879765e1"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a> = 0xffff800000003000</td></tr>
<tr class="separator:ad04b9a1c83358e3b1ebac1e4879765e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e40c5694c922f76860385f853010157"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0e40c5694c922f76860385f853010157">TSSPhysAddr</a> = 0x63000</td></tr>
<tr class="separator:a0e40c5694c922f76860385f853010157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a510687bc0408a9413f6d07c8b2f9a"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">ISTVirtAddr</a> = 0xffff800000004000</td></tr>
<tr class="separator:a52a510687bc0408a9413f6d07c8b2f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9f42dd36bf2b900e80c1dde939623c"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a> = 0xffff800000005000</td></tr>
<tr class="separator:a0d9f42dd36bf2b900e80c1dde939623c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a1ee3b11803ada7dbd9ed091ef9591"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a25a1ee3b11803ada7dbd9ed091ef9591">MMIORegionVirtAddr</a> = 0xffffc90000000000</td></tr>
<tr class="separator:a25a1ee3b11803ada7dbd9ed091ef9591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b2fda9706e2b338df3e80c8bf4ecac"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a08b2fda9706e2b338df3e80c8bf4ecac">MMIORegionPhysAddr</a> = 0xffff0000</td></tr>
<tr class="separator:a08b2fda9706e2b338df3e80c8bf4ecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127656c314351c06cd7cd77b30d5fd96"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a127656c314351c06cd7cd77b30d5fd96">decodeVal</a></td></tr>
<tr class="separator:a127656c314351c06cd7cd77b30d5fd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742986e85d18fea2d7effa532f0c4b5a"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 7 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a742986e85d18fea2d7effa532f0c4b5a">repne</a></td></tr>
<tr class="separator:a742986e85d18fea2d7effa532f0c4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7e7750fa9b484b2cb526c4568b150b"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#abc7e7750fa9b484b2cb526c4568b150b">rep</a></td></tr>
<tr class="separator:abc7e7750fa9b484b2cb526c4568b150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3602a84263018ec1678e4c621162d76f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3602a84263018ec1678e4c621162d76f">lock</a></td></tr>
<tr class="separator:a3602a84263018ec1678e4c621162d76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4007a753f3efe061571f1c4ce2e5114f"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a></td></tr>
<tr class="separator:a4007a753f3efe061571f1c4ce2e5114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b5c08c190167d17c9b9b3fd40112f6"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a></td></tr>
<tr class="separator:a79b5c08c190167d17c9b9b3fd40112f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc8a695e4619ccf733d545021fe664e"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a></td></tr>
<tr class="separator:a5bc8a695e4619ccf733d545021fe664e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb3d720f4e5ec46eb4af0de146eea93"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6bb3d720f4e5ec46eb4af0de146eea93">mod</a></td></tr>
<tr class="separator:a6bb3d720f4e5ec46eb4af0de146eea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9f38e48611db30642897e93a05104c"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a></td></tr>
<tr class="separator:a6c9f38e48611db30642897e93a05104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1302c1cf32082f2def9c5d21f538c371"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1302c1cf32082f2def9c5d21f538c371">rm</a></td></tr>
<tr class="separator:a1302c1cf32082f2def9c5d21f538c371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379de24432628730b74ffe5a5fa44efe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a379de24432628730b74ffe5a5fa44efe">scale</a></td></tr>
<tr class="separator:a379de24432628730b74ffe5a5fa44efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d855bdf981520272fd8c2219dbd039"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 5, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a></td></tr>
<tr class="separator:ab9d855bdf981520272fd8c2219dbd039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aec5ee396ee2840c29facb40fa90530"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a></td></tr>
<tr class="separator:a0aec5ee396ee2840c29facb40fa90530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62d7e267bfc73b468aeb279c1fa8d83"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac62d7e267bfc73b468aeb279c1fa8d83">m</a></td></tr>
<tr class="separator:ac62d7e267bfc73b468aeb279c1fa8d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1b9c1a627c0b9a2606e71c9ecde2b1"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 6, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a3e1b9c1a627c0b9a2606e71c9ecde2b1">v</a></td></tr>
<tr class="separator:a3e1b9c1a627c0b9a2606e71c9ecde2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cb2bd2f37cf006b1160ec9edb4af24"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a77cb2bd2f37cf006b1160ec9edb4af24">top5</a></td></tr>
<tr class="separator:a77cb2bd2f37cf006b1160ec9edb4af24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271320dd7f110043d826a566060904ff"><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a271320dd7f110043d826a566060904ff">bottom3</a></td></tr>
<tr class="separator:a271320dd7f110043d826a566060904ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023e0e87af3d59f79675ef12a418e816"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a> = 16</td></tr>
<tr class="separator:a023e0e87af3d59f79675ef12a418e816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c26fc9a0030d9a3249977c91387e569"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a> = 6</td></tr>
<tr class="separator:a8c26fc9a0030d9a3249977c91387e569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27ab4b4cee8dde7f0284acfcf346808"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae27ab4b4cee8dde7f0284acfcf346808">NumMMXRegs</a> = 8</td></tr>
<tr class="separator:ae27ab4b4cee8dde7f0284acfcf346808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2152f3f8987d7b703366600c580411"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6b2152f3f8987d7b703366600c580411">NumXMMRegs</a> = 16</td></tr>
<tr class="separator:a6b2152f3f8987d7b703366600c580411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baf8dba5d0256a386951344f76c5eac"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5baf8dba5d0256a386951344f76c5eac">NumMicroFpRegs</a> = 8</td></tr>
<tr class="separator:a5baf8dba5d0256a386951344f76c5eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45beb415c66e266853d5919a438b793d"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a45beb415c66e266853d5919a438b793d">NumCRegs</a> = 16</td></tr>
<tr class="separator:a45beb415c66e266853d5919a438b793d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac408ca4a20974cf0acf3d3bce4b695cd"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac408ca4a20974cf0acf3d3bce4b695cd">NumDRegs</a> = 8</td></tr>
<tr class="separator:ac408ca4a20974cf0acf3d3bce4b695cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9867dd2f491f54f4f280007f0b451926"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a9867dd2f491f54f4f280007f0b451926">NumSegments</a> = 6</td></tr>
<tr class="separator:a9867dd2f491f54f4f280007f0b451926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cab7f2f5857a4787bc26c516eadef9"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae8cab7f2f5857a4787bc26c516eadef9">NumSysSegments</a> = 4</td></tr>
<tr class="separator:ae8cab7f2f5857a4787bc26c516eadef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0945f0041ce4d2db0bdd6651ee0a6f71"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffff00000000)</td></tr>
<tr class="separator:a0945f0041ce4d2db0bdd6651ee0a6f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07ab1d90116fc02676ecd498c60f8ff"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">IntAddrPrefixCPUID</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x100000000)</td></tr>
<tr class="separator:ae07ab1d90116fc02676ecd498c60f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1443ba2a3a09993c948627d33345b893"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">IntAddrPrefixMSR</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x200000000)</td></tr>
<tr class="separator:a1443ba2a3a09993c948627d33345b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5288e54e9aea4ad412ccc93203bed7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">IntAddrPrefixIO</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x300000000)</td></tr>
<tr class="separator:acc5288e54e9aea4ad412ccc93203bed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed845654338270e50f411474fdac11ff"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x8000000000000000)</td></tr>
<tr class="separator:aed845654338270e50f411474fdac11ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b5f057325fa90658d5c6cc929d61e5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">PhysAddrPrefixPciConfig</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xC000000000000000)</td></tr>
<tr class="separator:ad4b5f057325fa90658d5c6cc929d61e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04058a50f473131ef649eb47fd811000"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a04058a50f473131ef649eb47fd811000">PhysAddrPrefixLocalAPIC</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x2000000000000000)</td></tr>
<tr class="separator:a04058a50f473131ef649eb47fd811000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c91e5bbc5a9a0d8cc2839c09a3910a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ac7c91e5bbc5a9a0d8cc2839c09a3910a">PhysAddrPrefixInterrupts</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xA000000000000000)</td></tr>
<tr class="separator:ac7c91e5bbc5a9a0d8cc2839c09a3910a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77220f970874bc0f8bb53c5311522404"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a77220f970874bc0f8bb53c5311522404">PhysAddrAPICRangeSize</a> = 1 &lt;&lt; 12</td></tr>
<tr class="separator:a77220f970874bc0f8bb53c5311522404"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is exposed globally, independent of the <a class="el" href="classX86ISA_1_1ISA.html">ISA</a>. </p>
</div><h2 class="groupheader">Typedef Documentation</h2>
<a id="a0c5f71ba36954a318e4fb649080c0eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5f71ba36954a318e4fb649080c0eab">&#9670;&nbsp;</a></span>ConstVecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#a0c5f71ba36954a318e4fb649080c0eab">X86ISA::ConstVecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00109">109</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a52b98de47ae90aa02b610e421c8c9dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b98de47ae90aa02b610e421c8c9dbc">&#9670;&nbsp;</a></span>ConstVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#a52b98de47ae90aa02b610e421c8c9dbc">X86ISA::ConstVecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00102">102</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a50d87380c93b25c04fcf02530b28f79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d87380c93b25c04fcf02530b28f79f">&#9670;&nbsp;</a></span>MachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceX86ISA.html#a50d87380c93b25c04fcf02530b28f79f">X86ISA::MachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00054">54</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="abf53f7a91fcb19b52871de0333bd8b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf53f7a91fcb19b52871de0333bd8b79">&#9670;&nbsp;</a></span>MsrMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::unordered_map&lt;<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a>&gt; <a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">X86ISA::MsrMap</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="msr_8hh_source.html#l00042">42</a> of file <a class="el" href="msr_8hh_source.html">msr.hh</a>.</p>

</div>
</div>
<a id="a1fca735b653de5989e15afb4eb089f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fca735b653de5989e15afb4eb089f38">&#9670;&nbsp;</a></span>MsrVal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef MsrMap::value_type <a class="el" href="namespaceX86ISA.html#a1fca735b653de5989e15afb4eb089f38">X86ISA::MsrVal</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="msr_8cc_source.html#l00036">36</a> of file <a class="el" href="msr_8cc_source.html">msr.cc</a>.</p>

</div>
</div>
<a id="a3d9c761793d68d767ea502485e791786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9c761793d68d767ea502485e791786">&#9670;&nbsp;</a></span>VecElem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#a3d9c761793d68d767ea502485e791786">X86ISA::VecElem</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a64c06e84fc607b3e2c92f96e18429c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c06e84fc607b3e2c92f96e18429c39">&#9670;&nbsp;</a></span>VecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#a64c06e84fc607b3e2c92f96e18429c39">X86ISA::VecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00108">108</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ac6f8bd3c96c6520a1cc67f2b2ca4b4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f8bd3c96c6520a1cc67f2b2ca4b4e7">&#9670;&nbsp;</a></span>VecPredRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#ac6f8bd3c96c6520a1cc67f2b2ca4b4e7">X86ISA::VecPredRegContainer</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00110">110</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a93b6650144889d868f858a537294443c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b6650144889d868f858a537294443c">&#9670;&nbsp;</a></span>VecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#a93b6650144889d868f858a537294443c">X86ISA::VecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00101">101</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aa05aac99d888c2d535dc250f88180a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05aac99d888c2d535dc250f88180a9f">&#9670;&nbsp;</a></span>VecRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceX86ISA.html#aa05aac99d888c2d535dc250f88180a9f">X86ISA::VecRegContainer</a> = typedef ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00103">103</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a957031c249f7ea6198c3d97d222bc68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957031c249f7ea6198c3d97d222bc68e">&#9670;&nbsp;</a></span>ApicRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">X86ISA::ApicRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea0b6c9a96f083e14e2dbbf6be448394f4"></a>APIC_ID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea14f78d7d9553b735d9359762632910a5"></a>APIC_VERSION&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eaae1c98c3ec4a7b1b3b246eeeac3af44e"></a>APIC_TASK_PRIORITY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea7d12c88337cea7ca7ea633f34eb4af7d"></a>APIC_ARBITRATION_PRIORITY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea97458d45a504b4be738d2ca440eaca53"></a>APIC_PROCESSOR_PRIORITY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eab19b4975e616d466c0574a8b20371366"></a>APIC_EOI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea2583364889fde19b418ac4ef54a7d939"></a>APIC_LOGICAL_DESTINATION&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eaf74718e633837dfb4bb56a3f5a92376e"></a>APIC_DESTINATION_FORMAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea4ee1a74f2999c8cbccea1d46247adaec"></a>APIC_SPURIOUS_INTERRUPT_VECTOR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea5c7ead3f005827f9efbee3fa29590aaf"></a>APIC_IN_SERVICE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea643c898daacd5918eda82b9b87b04815"></a>APIC_TRIGGER_MODE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eaa7c2141bb46699c4a034b3e0a014e453"></a>APIC_INTERRUPT_REQUEST_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea3895c8c4dee567db5600f633e128ca24"></a>APIC_ERROR_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea3a4d63e2e64fd11a075ee8d4d5a45568"></a>APIC_INTERRUPT_COMMAND_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eafae08fff75e64b5dd2118e8cc96fe8d0"></a>APIC_INTERRUPT_COMMAND_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea70e676f404469579a28f6df8c12f9413"></a>APIC_LVT_TIMER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eae12457078df417798ef787a867ff7d26"></a>APIC_LVT_THERMAL_SENSOR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ead17d0e504bc85a5e4817184a24c339d6"></a>APIC_LVT_PERFORMANCE_MONITORING_COUNTERS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea34200d3499a583b760d419b396f5b83f"></a>APIC_LVT_LINT0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea5b0f74f8d230ce21a486fe150861509b"></a>APIC_LVT_LINT1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eaadf662d3d3acc925556db7826b9cc492"></a>APIC_LVT_ERROR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eae70d8625e7707940517193c3ad69d11f"></a>APIC_INITIAL_COUNT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea7fa724b21861b1681dce85852f7490ab"></a>APIC_CURRENT_COUNT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea602252a8cf829622b1f83e325e877dce"></a>APIC_DIVIDE_CONFIGURATION&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68ea7c2767c1d154ef28b35a78b2bff49094"></a>APIC_INTERNAL_STATE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a957031c249f7ea6198c3d97d222bc68eafc1152225e2b9bca07f59c79b3201e09"></a>NUM_APIC_REGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00038">38</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

</div>
</div>
<a id="a675e38a69510003f02081e1c844916da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675e38a69510003f02081e1c844916da">&#9670;&nbsp;</a></span>CCRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916da">X86ISA::CCRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daa826db2e4974af2bba8c25041ea5513db"></a>CCREG_ZAPS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daa6c61ab46d42789a7eee5ca3a1277f999"></a>CCREG_CFOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daa5a5249deb375a19b32db32e7abcbfac6"></a>CCREG_DF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daa8702dd7110d7264900a57fed1893b913"></a>CCREG_ECF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daa761251bbc86187408a03289c1a9d747c"></a>CCREG_EZF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3"></a>NUM_CCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ccr_8hh_source.html#l00047">47</a> of file <a class="el" href="ccr_8hh_source.html">ccr.hh</a>.</p>

</div>
</div>
<a id="a7abe0a482d00b0ac6b2600a0f823fb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abe0a482d00b0ac6b2600a0f823fb92">&#9670;&nbsp;</a></span>CondFlagBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92">X86ISA::CondFlagBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a64be2117dbd1d05d496afa0ebae76677"></a>CFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a89d2ca06e846e5b2c0ef949bda2abcae"></a>PFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a94e3f0875866b9c8285ce5060ee67f2f"></a>ECFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92ad9034eab6edaaff1fa51e060cbd25687"></a>AFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a5f8ce0c0ff29468f4dbe5e7a36a8027b"></a>EZFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a643e6449b53be8c69dada7b48013f7c9"></a>ZFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92a3a6f0ff4d9eccd17546d889faf4ecd9d"></a>SFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92aa863c7fea93157a38992de4d0b484060"></a>DFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7abe0a482d00b0ac6b2600a0f823fb92adb1b3e7239a7d452ba376470b64b8f0e"></a>OFBit&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00056">56</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a389ec8cf51393997262dfc5f5d789843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389ec8cf51393997262dfc5f5d789843">&#9670;&nbsp;</a></span>DependenceTags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a389ec8cf51393997262dfc5f5d789843">X86ISA::DependenceTags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a389ec8cf51393997262dfc5f5d789843a19e6fd21c3e0c1be7baa4cd0e81fe81f"></a>FP_Reg_Base&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a389ec8cf51393997262dfc5f5d789843afc77fcedc56615bfc432f72c35899be4"></a>CC_Reg_Base&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a389ec8cf51393997262dfc5f5d789843a8c500963316a715f9b1626753040e20e"></a>Misc_Reg_Base&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a389ec8cf51393997262dfc5f5d789843a47e1700cfed8cb1ff09d8b948eea4f38"></a>Max_Reg_Index&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00071">71</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a0065d18a2e8dab1b11d138e6a25c0e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0065d18a2e8dab1b11d138e6a25c0e99">&#9670;&nbsp;</a></span>ExtendedCpuidFunctions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a0065d18a2e8dab1b11d138e6a25c0e99">X86ISA::ExtendedCpuidFunctions</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99af6add53bfd02a99bbdd4d83b3399b642"></a>VendorAndLargestExtFunc&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a57f5e8f4f5eef508fbdb49986c28a9b5"></a>FamilyModelSteppingBrandFeatures&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a48d3cf89723710c0947a9eae97dd4a64"></a>NameString1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99aa1051920f67d7ebf133f3c7fce2cfaf6"></a>NameString2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a7acc06cf3965d377329eb94e579e08b3"></a>NameString3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99af24ac6ae906ae53dc33d5c2e0b1f4b23"></a>L1CacheAndTLB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a3cdf6600ceaf55bb0504c5a44c665aaf"></a>L2L3CacheAndL2TLB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a72ca8214b30a6fd959b25791f1e0348f"></a>APMInfo&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99ab135b0c88ab027dcbe2042c142f08125"></a>LongModeAddressSize&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0065d18a2e8dab1b11d138e6a25c0e99a140a4136534c760d781ef92cc444410d"></a>NumExtendedCpuidFuncs&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00049">49</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

</div>
</div>
<a id="a951ee203823b19c66987216e039ff689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951ee203823b19c66987216e039ff689">&#9670;&nbsp;</a></span>FlagBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689">X86ISA::FlagBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad"></a>CPL0FlagBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79"></a>AddrSizeFlagBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae"></a>StoreCheck&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ldstflags_8hh_source.html#l00053">53</a> of file <a class="el" href="ldstflags_8hh_source.html">ldstflags.hh</a>.</p>

</div>
</div>
<a id="a133db29ef2f13b4e5ad13a1302981aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133db29ef2f13b4e5ad13a1302981aaa">&#9670;&nbsp;</a></span>FloatRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">X86ISA::FloatRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaac68194404ffdfbc6f8cbfd708548a039"></a>FLOATREG_MMX_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa355f7625d0921613f91786d6b4d3631d"></a>FLOATREG_FPR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa25e1fb3c7a9f477d56e9ef177fad6e1a"></a>FLOATREG_MMX0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaabbb7ada8d99718b9422a2568fa3cb743"></a>FLOATREG_MMX1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa90413faa39e3e156c22107f2186ca510"></a>FLOATREG_MMX2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa3110abe17a5d6616f49ca79c44d1563d"></a>FLOATREG_MMX3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa09f572b4b89952913187ecee209224f1"></a>FLOATREG_MMX4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaa93474a3da17ce7c851062ed780b7608"></a>FLOATREG_MMX5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaabc591ec17c96c7270ff3bcf2984a0c26"></a>FLOATREG_MMX6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaafac0802d432c0633032d3341b10e0e27"></a>FLOATREG_MMX7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa2eeed1aa3f454607695977f5325d9a24"></a>FLOATREG_FPR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa68ac158d44d962355f3f64501bccd398"></a>FLOATREG_FPR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa6cc0510878c9fe1d73dfe3a90aa2f9c2"></a>FLOATREG_FPR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa37fce0820940ab69a2dae660ad64780f"></a>FLOATREG_FPR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa359b958528ef9eac0825752a71b713ea"></a>FLOATREG_FPR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaca5f7ac8eb9430be2eeb997c3a94b03c"></a>FLOATREG_FPR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaf70901fc01854f57e8ef2dccce4203ba"></a>FLOATREG_FPR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa54d36f906fab7644a09d6ada95478608"></a>FLOATREG_FPR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaae84b8e3965a93999e63231a0306077ab"></a>FLOATREG_XMM_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaad8d3e9804217af5720c7b3e3bfff595b"></a>FLOATREG_XMM0_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa3bfc0c15cc9027c594334b40b096c671"></a>FLOATREG_XMM0_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa39645b04227b120a63888de54adde069"></a>FLOATREG_XMM1_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaad70e31f8158e9ee1e448c7f4951b2b13"></a>FLOATREG_XMM1_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa0553b4be538320e92faf88b8245da161"></a>FLOATREG_XMM2_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaadc17cda4ca0a485c5dae5c18c2a7dbdc"></a>FLOATREG_XMM2_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaabd2a362be942de0ea9ed3431bbd3dc2"></a>FLOATREG_XMM3_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa14b2dc66483efc26a977df8896f14512"></a>FLOATREG_XMM3_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaf3aff1c8050353d07b8c9eec465d0580"></a>FLOATREG_XMM4_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa613bef2538f052e7f7dc711d06672f33"></a>FLOATREG_XMM4_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaab4b8d611e4a26a1fe82c7cc0c7c052d"></a>FLOATREG_XMM5_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa7776b17a3084a1c787e13475a176b931"></a>FLOATREG_XMM5_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa991d0c15442686f4daa4c54abbb2fb73"></a>FLOATREG_XMM6_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa4994deb84de063e2806579d8986a016d"></a>FLOATREG_XMM6_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaad8e5007b89736c1162963afcc9494468"></a>FLOATREG_XMM7_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa80e1b85db4b7b2a81ba1d2f83980c37e"></a>FLOATREG_XMM7_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaad501d13990632465e926bb94c45dfe88"></a>FLOATREG_XMM8_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaafa5e72b4825af2593d70e2a76aea0563"></a>FLOATREG_XMM8_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaae5b3a081d9121a3ddf633ae057d7b048"></a>FLOATREG_XMM9_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaafc3510d5e2cb42e0e9e13e603bc28d46"></a>FLOATREG_XMM9_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaae17d287c542feb511c6f024d5e5795d"></a>FLOATREG_XMM10_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa82d748b6e15294738348a4b5e0c366f9"></a>FLOATREG_XMM10_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaf84160443ce5bd94916144c50d64f2dd"></a>FLOATREG_XMM11_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaae2af11139b96044b3d989aa9ed898093"></a>FLOATREG_XMM11_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa323affad7832eb1809ccc71ce7702cef"></a>FLOATREG_XMM12_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa77e15fef1649bc1f778a470765d545f3"></a>FLOATREG_XMM12_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa811f1ddfdf7f40e5fbf366229c1a5f34"></a>FLOATREG_XMM13_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaa0b29b204bf2d54dfb8d90eb2a8f6cd4"></a>FLOATREG_XMM13_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaab6077f850d61274ba0cf90a635d0817c"></a>FLOATREG_XMM14_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa9353b07f369a032d53fd876d316573a3"></a>FLOATREG_XMM14_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaa62f6f7ba6423721f34d50154f6eaa90"></a>FLOATREG_XMM15_LOW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa5486f852f65adc8aeb3ddc65bd142629"></a>FLOATREG_XMM15_HIGH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaaf2b12892d6f77a7a010d1c372d44096c"></a>FLOATREG_MICROFP_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa653a3d19c0e953f7191a6b51839da1bb"></a>FLOATREG_MICROFP0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa0f2c9b4863a67a119e5682381431d8a0"></a>FLOATREG_MICROFP1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa781c1b4bb9a738850f4a71488883db56"></a>FLOATREG_MICROFP2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaac53fd22b2c7bef421b717e0b4e3c0a83"></a>FLOATREG_MICROFP3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa78cea5cca6e1ec3bbc1b9f547c1ca135"></a>FLOATREG_MICROFP4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaab71b4f089e576b5ee4e3ecb717757f8a"></a>FLOATREG_MICROFP5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa1d2bf6baa03c533199459ef584c51c53"></a>FLOATREG_MICROFP6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa26aa5c6df5b5d47a0310c059db4ae32e"></a>FLOATREG_MICROFP7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a133db29ef2f13b4e5ad13a1302981aaaa19c6debf4b2227f783846fc2de183523"></a>NUM_FLOATREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00048">48</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

</div>
</div>
<a id="aaa846acb0958584a20644030b12aede5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa846acb0958584a20644030b12aede5">&#9670;&nbsp;</a></span>MediaFlag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#aaa846acb0958584a20644030b12aede5">X86ISA::MediaFlag</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aaa846acb0958584a20644030b12aede5a0fae2ddd703e5c046d53812bf7ed0361"></a>MediaMultHiOp&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aaa846acb0958584a20644030b12aede5ac1bb23a6a8b1b13077cb8635be76694a"></a>MediaSignedOp&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aaa846acb0958584a20644030b12aede5a0d1ad86118d2380ff7e43b43745aa6ee"></a>MediaScalarOp&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="micromediaop_8hh_source.html#l00038">38</a> of file <a class="el" href="micromediaop_8hh_source.html">micromediaop.hh</a>.</p>

</div>
</div>
<a id="af8ccd8de02dd5b6c8229d44bf5eb799f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ccd8de02dd5b6c8229d44bf5eb799f">&#9670;&nbsp;</a></span>MiscRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">X86ISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fadbd51b73fa81616259305cf6440b29b6"></a>MISCREG_CR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"></a>MISCREG_CR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac858df171541f893452ba317f4a22d64"></a>MISCREG_CR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c"></a>MISCREG_CR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"></a>MISCREG_CR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"></a>MISCREG_CR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa989b785f3c099e4708987e58dd080b03"></a>MISCREG_CR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faec42fec0a9f2984aa116657cca5afc69"></a>MISCREG_CR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fada360351bb154c091a92cdf1ebe11ee0"></a>MISCREG_CR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"></a>MISCREG_CR8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9f20a9d39ae9f3ab8c218feedea8c8d1"></a>MISCREG_CR9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa6839c260b83a0937f0d2b3fbd60a3fbb"></a>MISCREG_CR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa11b00e279aeaa3d0e3fb30cc2d6f25e7"></a>MISCREG_CR11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4391614bd9cfdee933f490dd82b94782"></a>MISCREG_CR12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf942f63ac12519d9606adb9f16f61721"></a>MISCREG_CR13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa813e3de370ecfe49e8b33b17469b9b18"></a>MISCREG_CR14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa43c9a5c8acd0cb35e9529e74260b5d57"></a>MISCREG_CR15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad5e5e1472c2e4eb4397e964ab5029bd8"></a>MISCREG_DR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795"></a>MISCREG_DR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e"></a>MISCREG_DR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d"></a>MISCREG_DR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3"></a>MISCREG_DR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8d6a2cca694c5d12d92643c9e798407e"></a>MISCREG_DR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa6e8198784a6a79d63e50617c35864e93"></a>MISCREG_DR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0"></a>MISCREG_DR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726"></a>MISCREG_DR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d"></a>MISCREG_RFLAGS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"></a>MISCREG_M5_REG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0"></a>MISCREG_TSC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b"></a>MISCREG_MTRRCAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116"></a>MISCREG_SYSENTER_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642"></a>MISCREG_SYSENTER_ESP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0"></a>MISCREG_SYSENTER_EIP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b"></a>MISCREG_MCG_CAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33"></a>MISCREG_MCG_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda"></a>MISCREG_MCG_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63"></a>MISCREG_DEBUG_CTL_MSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61"></a>MISCREG_LAST_BRANCH_FROM_IP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff"></a>MISCREG_LAST_BRANCH_TO_IP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926"></a>MISCREG_LAST_EXCEPTION_FROM_IP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8"></a>MISCREG_LAST_EXCEPTION_TO_IP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8cca2b69eca5138da5504f5d3643acab"></a>MISCREG_MTRR_PHYS_BASE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fadac353aa565691a9bc9f2bc75eff3876"></a>MISCREG_MTRR_PHYS_BASE_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8cd87b3540da71044183f0fc617a0981"></a>MISCREG_MTRR_PHYS_BASE_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa00af8f3c59505ae225e03e0c352b12eb"></a>MISCREG_MTRR_PHYS_BASE_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8fe9dfbbcf089cebd61dde16242cea3b"></a>MISCREG_MTRR_PHYS_BASE_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa31906dc12b40cd18de987db8c917eece"></a>MISCREG_MTRR_PHYS_BASE_4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa1289568799cfb90f7a2da41120ad37d"></a>MISCREG_MTRR_PHYS_BASE_5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa79fd0693606e3d813026e87c2bf2e6a1"></a>MISCREG_MTRR_PHYS_BASE_6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa10c9bdfe6ead2ad9d63564c8fc96700b"></a>MISCREG_MTRR_PHYS_BASE_7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa57e23796c828f250d231836cb4893e97"></a>MISCREG_MTRR_PHYS_BASE_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7eaeef61f98e8ea27fe17003cb779826"></a>MISCREG_MTRR_PHYS_MASK_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3deeace622356de4714f13c27bf0dcdd"></a>MISCREG_MTRR_PHYS_MASK_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9d86b7dd0521599d6e3b2cf755828552"></a>MISCREG_MTRR_PHYS_MASK_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae1ec14b4013c8d7b30c4cd2d92ddc9a6"></a>MISCREG_MTRR_PHYS_MASK_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa239a4968b6a554fa1c0f961c9729a895"></a>MISCREG_MTRR_PHYS_MASK_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faaf3cba2b459c745e1860a02e2fb866de"></a>MISCREG_MTRR_PHYS_MASK_4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fabeb73fe7ab739f17b528c3227e30786e"></a>MISCREG_MTRR_PHYS_MASK_5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faad4495ebfec52ca566b6a4d81ac4f741"></a>MISCREG_MTRR_PHYS_MASK_6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa32c01c473868277f381099c5492a2be4"></a>MISCREG_MTRR_PHYS_MASK_7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faec57d48c912304b853ca80e7fd50c221"></a>MISCREG_MTRR_PHYS_MASK_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152"></a>MISCREG_MTRR_FIX_64K_00000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30"></a>MISCREG_MTRR_FIX_16K_80000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc"></a>MISCREG_MTRR_FIX_16K_A0000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de"></a>MISCREG_MTRR_FIX_4K_C0000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443"></a>MISCREG_MTRR_FIX_4K_C8000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55"></a>MISCREG_MTRR_FIX_4K_D0000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137"></a>MISCREG_MTRR_FIX_4K_D8000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab"></a>MISCREG_MTRR_FIX_4K_E0000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b"></a>MISCREG_MTRR_FIX_4K_E8000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d"></a>MISCREG_MTRR_FIX_4K_F0000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858"></a>MISCREG_MTRR_FIX_4K_F8000&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77"></a>MISCREG_PAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad"></a>MISCREG_DEF_TYPE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf721a433c03b5baa59d1b525adcef5f3"></a>MISCREG_MC_CTL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1c691b6af933c6ce2366f2da3efcd1ad"></a>MISCREG_MC0_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab85a8f7d928af6db3c83d75722ec9cc3"></a>MISCREG_MC1_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab25c3349f76f61e1670d8c698e309df4"></a>MISCREG_MC2_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa94530a95b81195eb2c4753c16365bb31"></a>MISCREG_MC3_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa67aae3bca87abdb6355321cad228c434"></a>MISCREG_MC4_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa8f959392fc91f056a9a6a827daeda52"></a>MISCREG_MC5_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5d8ffd97082f8f3d13dfe3e530acec15"></a>MISCREG_MC6_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad553d7892d52d00a836930fbd7b43977"></a>MISCREG_MC7_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3dc6501c72b3c5d74a5f6ba9ee794266"></a>MISCREG_MC_CTL_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7de377ab70cdf87697b1dcfa73cff100"></a>MISCREG_MC_STATUS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa1a7d2742cdd65d8bda243d2f3ce1a6c"></a>MISCREG_MC0_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa261f9403e1789723f8e0adfac7463cbb"></a>MISCREG_MC1_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab54aa3bad77ae0162c829903c177e4bf"></a>MISCREG_MC2_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799face23ee1acc87a2a3f7c6fc8f7094ede0"></a>MISCREG_MC3_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa285cf91361a0949ccd33bf5c5919c243"></a>MISCREG_MC4_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fadf8aaa080734ffa7701b0f4ac4360062"></a>MISCREG_MC5_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9fbe593a8acdf353df060b456340a1f3"></a>MISCREG_MC6_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9e2b0832854a91bcec1f1c695636acbb"></a>MISCREG_MC7_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5c8d1c49c3dcd0755f79e717a98613c3"></a>MISCREG_MC_STATUS_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9d149d96013cf862bc5afdefc1cd0e1b"></a>MISCREG_MC_ADDR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa71e3b9012f0d485af121a4d034ce743b"></a>MISCREG_MC0_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa193c067760d57d78351de5803d78ddb7"></a>MISCREG_MC1_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5667a0b0950275bee0d8f69870a0e8c5"></a>MISCREG_MC2_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faea600be059662020780a8aba29ee51b2"></a>MISCREG_MC3_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf8ab33955053d6a205123c17d2accb50"></a>MISCREG_MC4_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa6666da00f2e9f2b344dc8ce57449852b"></a>MISCREG_MC5_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab9e4958f6f2d93d0b2b7e54737bc7c2d"></a>MISCREG_MC6_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facce0e370cbc8931ed67fe66f1ea20fda"></a>MISCREG_MC7_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5e57423d01cd0542295188926039cfa7"></a>MISCREG_MC_ADDR_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa3eba4aba36eac6bbe409885a3335ee2"></a>MISCREG_MC_MISC_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa01abbf913fccfc2e818370b65dbcd8df"></a>MISCREG_MC0_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faeadd9ff55e4bd433fe65ca45327e393c"></a>MISCREG_MC1_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facb7afdcbd9d3f13e3c19b2c006645411"></a>MISCREG_MC2_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3479fa44f7099c57989dcb74b643e36a"></a>MISCREG_MC3_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa84d017a1dbdfcce250504a2d504ad216"></a>MISCREG_MC4_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab42d8364b7bc57a2b19d55684a0674e9"></a>MISCREG_MC5_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa555632702449ad2207a4f979121d760"></a>MISCREG_MC6_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7d376eadd3771e5a42c7a9a82eb82aef"></a>MISCREG_MC7_MISC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa051aca71d3cdf6ce4f4c6ee7d3699729"></a>MISCREG_MC_MISC_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"></a>MISCREG_EFER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc"></a>MISCREG_STAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b"></a>MISCREG_LSTAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1"></a>MISCREG_CSTAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790"></a>MISCREG_SF_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac"></a>MISCREG_KERNEL_GS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2"></a>MISCREG_TSC_AUX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa878a77161d7ba1f3b142f8ef39883597"></a>MISCREG_PERF_EVT_SEL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac82811e0bc76b6a8d65a5c2992e65cd7"></a>MISCREG_PERF_EVT_SEL0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1e09f014a59d769bd69c3579aa5c422c"></a>MISCREG_PERF_EVT_SEL1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa6c3e25ec30e478bf8e2be42c9629002f"></a>MISCREG_PERF_EVT_SEL2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa350e989b38c96924ece8eadf6d8de356"></a>MISCREG_PERF_EVT_SEL3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1287377e10c2c5ee075fc977f5b4f5fc"></a>MISCREG_PERF_EVT_SEL_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa88832c5ce8848e2c71a8594676a365e4"></a>MISCREG_PERF_EVT_CTR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7512d00cfbbabbc3c71bd9547f483d0a"></a>MISCREG_PERF_EVT_CTR0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa437871a96c1ce4ce90f7abdbd95a7c32"></a>MISCREG_PERF_EVT_CTR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1f9c6bb2e97348987a4618ca680f3739"></a>MISCREG_PERF_EVT_CTR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fabde963e44705e5c8035a9271da0805a1"></a>MISCREG_PERF_EVT_CTR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa964f679d875616b8e4ef6a580da14de2"></a>MISCREG_PERF_EVT_CTR_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b"></a>MISCREG_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9b33cfcde7f2a02796d7ca7bdfcdbb49"></a>MISCREG_IORR_BASE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e"></a>MISCREG_IORR_BASE0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e"></a>MISCREG_IORR_BASE1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa929b549c9e514566964473404d982d82"></a>MISCREG_IORR_BASE_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae45cad6019385c5f65a15b157848f359"></a>MISCREG_IORR_MASK_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2"></a>MISCREG_IORR_MASK0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155"></a>MISCREG_IORR_MASK1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facf82ce7a1cea485139324bf2d2d8978f"></a>MISCREG_IORR_MASK_END&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298"></a>MISCREG_TOP_MEM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505"></a>MISCREG_TOP_MEM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1"></a>MISCREG_VM_CR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731"></a>MISCREG_IGNNE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e"></a>MISCREG_SMM_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24"></a>MISCREG_VM_HSAVE_PA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5"></a>MISCREG_SEG_SEL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f"></a>MISCREG_ES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"></a>MISCREG_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58"></a>MISCREG_SS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717"></a>MISCREG_DS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992"></a>MISCREG_FS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe"></a>MISCREG_GS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5c744eef4ead8effc504ebe7c5bc8b80"></a>MISCREG_HS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"></a>MISCREG_TSL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e"></a>MISCREG_TSG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7dd1605a7ab9036bacf82c9507a66ceb"></a>MISCREG_LS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa2113dba34d2b78d7934530d193babb03"></a>MISCREG_MS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"></a>MISCREG_TR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f"></a>MISCREG_IDTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9770664a2008549234842d04acb2c73c"></a>MISCREG_SEG_BASE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8bca82276e7fd1a8b71f0b2fa4b9f5f0"></a>MISCREG_ES_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa"></a>MISCREG_CS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fab2a27f784aaef76b0a1d7cbc25afd906"></a>MISCREG_SS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fac11f57e6cee074d15bcff6f082f0c3ed"></a>MISCREG_DS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891"></a>MISCREG_FS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b"></a>MISCREG_GS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa853a10b976fc8d6cd4d4e94ad16f871c"></a>MISCREG_HS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf"></a>MISCREG_TSL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4"></a>MISCREG_TSG_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facdc59af09c5ef1ee657983cfad9412e3"></a>MISCREG_LS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa78a93d5833b3a27746342ee92dcc28c6"></a>MISCREG_MS_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7"></a>MISCREG_TR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371"></a>MISCREG_IDTR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad2464041671d3d64439271157a7ff62f"></a>MISCREG_SEG_EFF_BASE_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faeda3f36e0b10819bc2f960f405fdcbeb"></a>MISCREG_ES_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc"></a>MISCREG_CS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1fd80fd70a9c1b546918dd95880c3211"></a>MISCREG_SS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9df35ee58450543d1ffa1955a8cce563"></a>MISCREG_DS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5830c2b88066b9f6ad8f0e6fd91873b1"></a>MISCREG_FS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf362355e451f415fe42d7165970db770"></a>MISCREG_GS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad2b8c5da1e6a63d9ad326dcefff38dbf"></a>MISCREG_HS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4191b3c78e1d7f136e14e15ebbf3864a"></a>MISCREG_TSL_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d"></a>MISCREG_TSG_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa048f80f0f1036971e4bf1c0c08d77e93"></a>MISCREG_LS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf3d90101c229c0031d5908cdc4d46a20"></a>MISCREG_MS_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02"></a>MISCREG_TR_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa925a7680fbfbb8005885ddea70869c69"></a>MISCREG_IDTR_EFF_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa142180ca6f95cb4ca37264afa3da9fbb"></a>MISCREG_SEG_LIMIT_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799facd95d70aa6e716b17e797f301602a86a"></a>MISCREG_ES_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95"></a>MISCREG_CS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa38b826aac717694176c4dd4d57a5b147"></a>MISCREG_SS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa8c2f9310178450345426c570022e98a5"></a>MISCREG_DS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fad6ecde0535a94c0c6d143a687d236e9e"></a>MISCREG_FS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf6df408de5386a2bb722f2d4fe7bb139"></a>MISCREG_GS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa823124b4763687ab225d19f611edcf8a"></a>MISCREG_HS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613"></a>MISCREG_TSL_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f"></a>MISCREG_TSG_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa77023518316314bba8f0c731ccd4f0d9"></a>MISCREG_LS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1251bffadb4ef800a26ea0005859c1f5"></a>MISCREG_MS_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827"></a>MISCREG_TR_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5"></a>MISCREG_IDTR_LIMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa22d6b5c7e523513c988b67a262c325e0"></a>MISCREG_SEG_ATTR_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa14a699aba68c398fd3d31e589d7a1188"></a>MISCREG_ES_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763"></a>MISCREG_CS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa59d8ffa25ecab43b917009169cf227f5"></a>MISCREG_SS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faf6cb46f53bc18d1818885fc571a4fe29"></a>MISCREG_DS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1ce562d0fcd139383ae55f7748048545"></a>MISCREG_FS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa802878decc37f048f8f6b23bb9ec7439"></a>MISCREG_GS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fadf6654e01160cfc21a3b3a2d5c17fa2d"></a>MISCREG_HS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c"></a>MISCREG_TSL_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa4709797c2bcee310bc8cefafc7d78779"></a>MISCREG_TSG_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7303a2c6b28a226b5f1a27be3aeaaa5a"></a>MISCREG_LS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fabb587897da81d6bb863733e501ab6e40"></a>MISCREG_MS_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382"></a>MISCREG_TR_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa98d1a7263eb04f9e3354fb7bfa42e277"></a>MISCREG_IDTR_ATTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73"></a>MISCREG_X87_TOP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec"></a>MISCREG_MXCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313"></a>MISCREG_FCW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3"></a>MISCREG_FSW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161"></a>MISCREG_FTW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea"></a>MISCREG_FTAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74"></a>MISCREG_FISEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0"></a>MISCREG_FIOFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834"></a>MISCREG_FOSEG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043"></a>MISCREG_FOOFF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493"></a>MISCREG_FOP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"></a>MISCREG_APIC_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689"></a>MISCREG_PCI_CONFIG_ADDRESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e"></a>NUM_MISCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="acec24e36fcf847095e99c24107f698e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec24e36fcf847095e99c24107f698e2">&#9670;&nbsp;</a></span>Prefixes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2">X86ISA::Prefixes</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a9412a1804c0fe691ecccb6bdb3ddb0a2"></a>NoOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd"></a>ESOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592"></a>CSOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff"></a>SSOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4"></a>DSOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876"></a>FSOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274"></a>GSOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63"></a>RexPrefix&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218"></a>OperandSizeOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b"></a>AddressSizeOverride&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418"></a>Lock&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530"></a>Rep&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d"></a>Repne&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f"></a>Vex2Prefix&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a"></a>Vex3Prefix&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acec24e36fcf847095e99c24107f698e2a69600314d9c0a9a05fabae58448d828a"></a>XopPrefix&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00056">56</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="ae61b666b30fccdcd4cb4fb05f86046d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61b666b30fccdcd4cb4fb05f86046d1">&#9670;&nbsp;</a></span>RFLAGBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#ae61b666b30fccdcd4cb4fb05f86046d1">X86ISA::RFLAGBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1ad2570f25271ec1c7901d095425f1bc3f"></a>TFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1aadfbe011e202a8d96ea9621042e8a6a3"></a>IFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1a137b116a9cb6947558ddd307557de35c"></a>NTBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1ab3076bec706108fec96aeecad522c204"></a>RFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1a85241abfa3fa13b68b17054badcc279b"></a>VMBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1ab644f96fa6b214fce16de14c95e56c47"></a>ACBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1a49cd38511e9432a99f54bb7d1349ce72"></a>VIFBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1a931c46e6c07ad4f87278ecb8240d7456"></a>VIPBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae61b666b30fccdcd4cb4fb05f86046d1acdd5b68cd892bfba62d414f34dda68c7"></a>IDBit&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00071">71</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="adcf3309de68236e70dea4c9e105e4682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf3309de68236e70dea4c9e105e4682">&#9670;&nbsp;</a></span>SegmentRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">X86ISA::SegmentRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300"></a>SEGMENT_REG_ES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51"></a>SEGMENT_REG_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8"></a>SEGMENT_REG_SS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56"></a>SEGMENT_REG_DS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e"></a>SEGMENT_REG_FS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d"></a>SEGMENT_REG_GS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079"></a>SEGMENT_REG_HS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a2e563f335a9d535b5f9f6681afacbc64"></a>SEGMENT_REG_TSL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b"></a>SEGMENT_REG_TSG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d"></a>SEGMENT_REG_LS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1"></a>SEGMENT_REG_MS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749"></a>SYS_SEGMENT_REG_TR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a"></a>SYS_SEGMENT_REG_IDTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3"></a>NUM_SEGMENTREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="segment_8hh_source.html#l00045">45</a> of file <a class="el" href="segment_8hh_source.html">segment.hh</a>.</p>

</div>
</div>
<a id="ae4bb4d901607aa33e795463d7b69cc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bb4d901607aa33e795463d7b69cc95">&#9670;&nbsp;</a></span>SizeType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#ae4bb4d901607aa33e795463d7b69cc95">X86ISA::SizeType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a7a21c02f6fa35d96b80bcd73ad206ebc"></a>NoImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a8682fd2234d60f9bccba83bde1f69c3f"></a>NI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95afdc1a5a22567449380e59e4b39eceae6"></a>ByteImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a5df751ba2d2b61082ed3fd7e1583bb7d"></a>BY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a392f0cf1957efbc6ff78c26c3f808189"></a>WordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a83177f94c4f8c4e01a0065ce61e7d5b5"></a>WO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a99a4d247b70c4447b693c5770e8b7ffc"></a>DWordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a6a3312d8ef60f5ecea3ebb20173066f3"></a>DW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a43d2a9517df1efa4fa86ec8af5e5fc3b"></a>QWordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a452451d19ed7d2f748a261869b823697"></a>QW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a962832d8c4cfd3c2735f9f49c221e73c"></a>OWordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a8e82293cd31259f59b0d7f168f3418d4"></a>OW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95ae408ec0f704ea08a5c8f6b981adc1164"></a>VWordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95ac8280411960b45ec69c72d72f058d3e8"></a>VW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a20e8ac4b322bc07d74e830503cf1a114"></a>ZWordImm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a5a5ea88a73b88a915eebf6ca5b642fd6"></a>ZW&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95ad5d432c7720fdb5bed2f6557345eac5b"></a>Enter&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95aa82f532875e77baca700670282e52191"></a>EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a2296c48f42ded312d9d849d9409d23df"></a>Pointer&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae4bb4d901607aa33e795463d7b69cc95a1073396270809317702e8d7f0aeb660b"></a>PO&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00169">169</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a6c2b3861d4c3d9526f4877d4f41a9b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2b3861d4c3d9526f4877d4f41a9b14">&#9670;&nbsp;</a></span>StandardCpuidFunction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a6c2b3861d4c3d9526f4877d4f41a9b14">X86ISA::StandardCpuidFunction</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a20b848259f046d360ecf85f474bd7099"></a>VendorAndLargestStdFunc&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a1ebab50719f6da2e08d1a938cd884719"></a>FamilyModelStepping&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14ad8949e2ae1968efdb59d0ce439a40a7a"></a>CacheAndTLB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a9289f7a26ede7d8a5372fab9633327cf"></a>SerialNumber&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14ac8dd0ad970a9ca239dcb34107f90eaad"></a>CacheParams&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a3e0e70d878aaa0983da63d5abe9a2583"></a>MonitorMwait&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a268adcebcf7ef37faf17323e0b53ed91"></a>ThermalPowerMgmt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14a691815c1c07c852be0026b9841bcbd3b"></a>ExtendedFeatures&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6c2b3861d4c3d9526f4877d4f41a9b14afb95871aa0b0d12d0c6849bfc4794178"></a>NumStandardCpuidFuncs&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00037">37</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

</div>
</div>
<a id="a5d457f072e472d81cede79be83c45498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d457f072e472d81cede79be83c45498">&#9670;&nbsp;</a></span>X86AuxiliaryVectorTypes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498">X86ISA::X86AuxiliaryVectorTypes</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975"></a>M5_AT_SYSINFO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a"></a>M5_AT_SYSINFO_EHDR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2process_8hh_source.html#l00055">55</a> of file <a class="el" href="arch_2x86_2process_8hh_source.html">process.hh</a>.</p>

</div>
</div>
<a id="a592632f4675b2979c74073b6c188e373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592632f4675b2979c74073b6c188e373">&#9670;&nbsp;</a></span>X86SubMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373">X86ISA::X86SubMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a592632f4675b2979c74073b6c188e373af69681143096872eb521fd9b7b2db77f"></a>SixtyFourBitMode&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a592632f4675b2979c74073b6c188e373aae932f76222c6e8192d8b12a909fcf1f"></a>CompatabilityMode&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a592632f4675b2979c74073b6c188e373a1ca07665b794286315e029c5467c2975"></a>ProtectedMode&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a592632f4675b2979c74073b6c188e373aeaac069bfdb9155749fed8965edcd03f"></a>Virtual8086Mode&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb"></a>RealMode&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00191">191</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="acad46997b08fd10dace62fce240fee10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad46997b08fd10dace62fce240fee10">&#9670;&nbsp;</a></span>X87StatusBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10">X86ISA::X87StatusBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0"></a>IEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870"></a>DEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82"></a>ZEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635"></a>OEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865"></a>UEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf"></a>PEBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0"></a>StackFaultBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3"></a>ErrSummaryBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80"></a>CC0Bit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee"></a>CC1Bit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3"></a>CC2Bit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5"></a>CC3Bit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c"></a>BusyBit&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00083">83</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae2fa86145dfd7041a7c1387cd639377c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fa86145dfd7041a7c1387cd639377c">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::advancePC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8hh_source.html#l00090">90</a> of file <a class="el" href="x86_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC()</a>.</p>

</div>
</div>
<a id="a5c1e138a13b5dfdeed52ed0ebf585fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1e138a13b5dfdeed52ed0ebf585fe2">&#9670;&nbsp;</a></span>APIC_IN_SERVICE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> X86ISA::APIC_IN_SERVICE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00075">75</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

<p class="reference">References <a class="el" href="apic_8hh_source.html#l00050">APIC_IN_SERVICE_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00083">decodeAddr()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>.</p>

</div>
</div>
<a id="a3c8c801a8304b85b8c6ae6ca3ac00f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8c801a8304b85b8c6ae6ca3ac00f74">&#9670;&nbsp;</a></span>APIC_INTERRUPT_REQUEST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> X86ISA::APIC_INTERRUPT_REQUEST </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00087">87</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

<p class="reference">References <a class="el" href="apic_8hh_source.html#l00054">APIC_INTERRUPT_REQUEST_BASE</a>, <a class="el" href="namespaceX86ISA.html#a1c9b1ae1f722a75a8fc613e05b9da4b3">BitUnion32()</a>, <a class="el" href="intmessage_8hh_source.html#l00047">deliveryMode</a>, <a class="el" href="intmessage_8hh_source.html#l00048">destMode</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, and <a class="el" href="intmessage_8hh_source.html#l00046">vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00083">decodeAddr()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>.</p>

</div>
</div>
<a id="afdf90895c5487dc266f742f30bb4a568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf90895c5487dc266f742f30bb4a568">&#9670;&nbsp;</a></span>APIC_TRIGGER_MODE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> X86ISA::APIC_TRIGGER_MODE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00081">81</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

<p class="reference">References <a class="el" href="apic_8hh_source.html#l00052">APIC_TRIGGER_MODE_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00083">decodeAddr()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00367">X86ISA::Interrupts::readReg()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>.</p>

</div>
</div>
<a id="a1c9b1ae1f722a75a8fc613e05b9da4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9b1ae1f722a75a8fc613e05b9da4b3">&#9670;&nbsp;</a></span>BitUnion32() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">TriggerIntMessage&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>.</p>

</div>
</div>
<a id="a28b67fc8aa77a4a621e6ec90b50add67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b67fc8aa77a4a621e6ec90b50add67">&#9670;&nbsp;</a></span>BitUnion32() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">InterruptCommandRegLow&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10715f66efb544706934aad138792efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10715f66efb544706934aad138792efd">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">X86IntReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe8a46f6c035b6b4692b3b13071e48b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8a46f6c035b6b4692b3b13071e48b4">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">VAddr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00902">X86ISA::SegDescriptorLimit::setter()</a>, and <a class="el" href="x86_2pagetable_8hh_source.html#l00113">X86ISA::TlbEntry::size()</a>.</p>

</div>
</div>
<a id="add2763aec7e48b7f1017b5fe13442001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2763aec7e48b7f1017b5fe13442001">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">CCFlagBits&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A type to describe the condition code bits of the RFLAGS register, plus two flags, EZF and ECF, which are only visible to microcode. </p>

</div>
</div>
<a id="a7e951eb5ede33bfc262ed7557e5e3ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e951eb5ede33bfc262ed7557e5e3ac1">&#9670;&nbsp;</a></span>BitUnion64() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion64 </td>
          <td>(</td>
          <td class="paramtype">SegDescriptor&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd2fc8e8ddf2d19dc2f155b6f3e7f9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">&#9670;&nbsp;</a></span>BitUnion8() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">LegacyPrefixVector&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="arch_2x86_2types_8hh_source.html#l00158">opcodeTypeToStr()</a>.</p>

</div>
</div>
<a id="a584e2d963f9c252357f4e89536ea51b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584e2d963f9c252357f4e89536ea51b1">&#9670;&nbsp;</a></span>BitUnion8() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::BitUnion8 </td>
          <td>(</td>
          <td class="paramtype">Opcode&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22bfdd2a9a1c2bc48389e7aa89b945a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bfdd2a9a1c2bc48389e7aa89b945a0">&#9670;&nbsp;</a></span>buildIntPacket()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> X86ISA::buildIntPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T&#160;</td>
          <td class="paramname"><em>payload</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intdev_8hh_source.html#l00087">87</a> of file <a class="el" href="intdev_8hh_source.html">intdev.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="packet_8hh_source.html#l01232">Packet::allocate()</a>, <a class="el" href="request_8hh_source.html#l00219">Request::intMasterId</a>, <a class="el" href="packet__access_8hh_source.html#l00062">Packet::setRaw()</a>, <a class="el" href="request_8hh_source.html#l00114">Request::UNCACHEABLE</a>, and <a class="el" href="packet_8hh_source.html#l00090">MemCmd::WriteReq</a>.</p>

<p class="reference">Referenced by <a class="el" href="intmessage_8hh_source.html#l00081">buildIntTriggerPacket()</a>.</p>

</div>
</div>
<a id="afd8158a0a15f89c9554e8b2d2f8d75fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8158a0a15f89c9554e8b2d2f8d75fe">&#9670;&nbsp;</a></span>buildIntTriggerPacket()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> X86ISA::buildIntTriggerPacket </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TriggerIntMessage&#160;</td>
          <td class="paramname"><em>message</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00081">81</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="intdev_8hh_source.html#l00087">buildIntPacket()</a>, and <a class="el" href="x86__traits_8hh_source.html#l00100">x86InterruptAddress()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>, and <a class="el" href="i82094aa_8cc_source.html#l00181">X86ISA::I82094AA::signalInterrupt()</a>.</p>

</div>
</div>
<a id="a34db5b34654d49b312f2f744f3453346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34db5b34654d49b312f2f744f3453346">&#9670;&nbsp;</a></span>buildRetPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1PCState.html">PCState</a> X86ISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classX86ISA_1_1PCState.html">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>callPC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8hh_source.html#l00051">51</a> of file <a class="el" href="x86_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00175">ArmISA::fp</a>, <a class="el" href="x86_2utility_8cc_source.html#l00053">getArgument()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00332">X86ISA::PCState::uEnd()</a>.</p>

</div>
</div>
<a id="aa93647de9b8d18e70a3a0aa4b28f4bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93647de9b8d18e70a3a0aa4b28f4bb7">&#9670;&nbsp;</a></span>convX87TagsToXTags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t X86ISA::convX87TagsToXTags </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ftw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert an x87 tag word to abridged tag format. </p>
<p>Convert from the x87 tag representation to the tag abridged representation used in the FXSAVE area. The classic format uses 2 bits per stack position to indicate if a position is valid, zero, special, or empty. The abridged format only stores whether a position is empty or not.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ftw</td><td>Tag word in classic x87 format. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tag word in the abridged format. </dd></dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00289">289</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00134">getDoubleBits()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>.</p>

</div>
</div>
<a id="ae6679b41ceb610a77f04670463cbe737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6679b41ceb610a77f04670463cbe737">&#9670;&nbsp;</a></span>convX87XTagsToTags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t X86ISA::convX87XTagsToTags </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ftwx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert an x87 xtag word to normal tags format. </p>
<p>Convert from the abridged x87 tag representation used in the FXSAVE area to a full x87 tag. The classic format uses 2 bits per stack position to indicate if a position is valid, zero, special, or empty. The abridged format only stores whether a position is empty or not.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>Reconstruct the correct state of stack positions instead of just valid/invalid.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ftwx</td><td>Tag word in the abridged format. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tag word in classic x87 format. </dd></dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00314">314</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00134">getDoubleBits()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="accdbd1f787cef742b0893ddc94cb1662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdbd1f787cef742b0893ddc94cb1662">&#9670;&nbsp;</a></span>copyMiscRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00214">214</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB::flushAll()</a>, <a class="el" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr()</a>, <a class="el" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00404">isValidMiscReg()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00145">MISCREG_TSC</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00400">NUM_MISCREGS</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">copyRegs()</a>, and <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<a id="ac00916d260dbc19c59cba5d8593c873b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00916d260dbc19c59cba5d8593c873b">&#9670;&nbsp;</a></span>copyRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00235">235</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="x86_2utility_8cc_source.html#l00214">copyMiscRegs()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="x86_2registers_8hh_source.html#l00061">NumCCRegs</a>, <a class="el" href="x86_2registers_8hh_source.html#l00067">NumFloatRegs</a>, <a class="el" href="x86_2registers_8hh_source.html#l00060">NumIntRegs</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">ThreadContext::readCCRegFlat()</a>, <a class="el" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat()</a>, <a class="el" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat()</a>, <a class="el" href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">ThreadContext::setCCRegFlat()</a>, <a class="el" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat()</a>, and <a class="el" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2linux_2linux_8hh_source.html#l00052">X86Linux::archClone()</a>, and <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<a id="afb20451fc8b14011d27c43bea452877d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb20451fc8b14011d27c43bea452877d">&#9670;&nbsp;</a></span>decodeAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> X86ISA::decodeAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>paddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2interrupts_8cc_source.html#l00083">83</a> of file <a class="el" href="x86_2interrupts_8cc_source.html">interrupts.cc</a>.</p>

<p class="reference">References <a class="el" href="apic_8hh_source.html#l00043">APIC_ARBITRATION_PRIORITY</a>, <a class="el" href="apic_8hh_source.html#l00066">APIC_CURRENT_COUNT</a>, <a class="el" href="apic_8hh_source.html#l00047">APIC_DESTINATION_FORMAT</a>, <a class="el" href="apic_8hh_source.html#l00067">APIC_DIVIDE_CONFIGURATION</a>, <a class="el" href="apic_8hh_source.html#l00045">APIC_EOI</a>, <a class="el" href="apic_8hh_source.html#l00056">APIC_ERROR_STATUS</a>, <a class="el" href="apic_8hh_source.html#l00040">APIC_ID</a>, <a class="el" href="apic_8hh_source.html#l00075">APIC_IN_SERVICE()</a>, <a class="el" href="apic_8hh_source.html#l00065">APIC_INITIAL_COUNT</a>, <a class="el" href="apic_8hh_source.html#l00058">APIC_INTERRUPT_COMMAND_HIGH</a>, <a class="el" href="apic_8hh_source.html#l00057">APIC_INTERRUPT_COMMAND_LOW</a>, <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>, <a class="el" href="apic_8hh_source.html#l00046">APIC_LOGICAL_DESTINATION</a>, <a class="el" href="apic_8hh_source.html#l00064">APIC_LVT_ERROR</a>, <a class="el" href="apic_8hh_source.html#l00062">APIC_LVT_LINT0</a>, <a class="el" href="apic_8hh_source.html#l00063">APIC_LVT_LINT1</a>, <a class="el" href="apic_8hh_source.html#l00061">APIC_LVT_PERFORMANCE_MONITORING_COUNTERS</a>, <a class="el" href="apic_8hh_source.html#l00060">APIC_LVT_THERMAL_SENSOR</a>, <a class="el" href="apic_8hh_source.html#l00059">APIC_LVT_TIMER</a>, <a class="el" href="apic_8hh_source.html#l00044">APIC_PROCESSOR_PRIORITY</a>, <a class="el" href="apic_8hh_source.html#l00048">APIC_SPURIOUS_INTERRUPT_VECTOR</a>, <a class="el" href="apic_8hh_source.html#l00042">APIC_TASK_PRIORITY</a>, <a class="el" href="apic_8hh_source.html#l00081">APIC_TRIGGER_MODE()</a>, <a class="el" href="apic_8hh_source.html#l00041">APIC_VERSION</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00798">mask</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00192">X86ISA::Interrupts::read()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00209">X86ISA::Interrupts::write()</a>.</p>

</div>
</div>
<a id="a43e49c8214cd25734629ab3abf40b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e49c8214cd25734629ab3abf40b80b">&#9670;&nbsp;</a></span>doCpuid()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool X86ISA::doCpuid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>function</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;&#160;</td>
          <td class="paramname"><em>result</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00089">89</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

<p class="reference">References <a class="el" href="cpuid_8cc_source.html#l00057">APMInfo</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, <a class="el" href="cpuid_8cc_source.html#l00045">ExtendedFeatures</a>, <a class="el" href="cpuid_8cc_source.html#l00039">FamilyModelStepping</a>, <a class="el" href="cpuid_8cc_source.html#l00051">FamilyModelSteppingBrandFeatures</a>, <a class="el" href="cpuid_8cc_source.html#l00055">L1CacheAndTLB</a>, <a class="el" href="cpuid_8cc_source.html#l00056">L2L3CacheAndL2TLB</a>, <a class="el" href="cpuid_8cc_source.html#l00058">LongModeAddressSize</a>, <a class="el" href="cpuid_8cc_source.html#l00052">NameString1</a>, <a class="el" href="cpuid_8cc_source.html#l00053">NameString2</a>, <a class="el" href="cpuid_8cc_source.html#l00054">NameString3</a>, <a class="el" href="cpuid_8cc_source.html#l00074">nameStringSize</a>, <a class="el" href="cpuid_8cc_source.html#l00069">NumExtendedCpuidFuncs</a>, <a class="el" href="cpuid_8cc_source.html#l00046">NumStandardCpuidFuncs</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01026">offset</a>, <a class="el" href="cpuid_8cc_source.html#l00078">stringToRegister()</a>, <a class="el" href="cpuid_8cc_source.html#l00050">VendorAndLargestExtFunc</a>, <a class="el" href="cpuid_8cc_source.html#l00038">VendorAndLargestStdFunc</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpuid_8hh_source.html#l00054">X86ISA::CpuidResult::CpuidResult()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01426">X86KvmCPU::updateCPUID()</a>.</p>

</div>
</div>
<a id="a476612a8853e8ae8eeb1e409d16d9732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476612a8853e8ae8eeb1e409d16d9732">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[1/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TriggerIntMessage&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00051">51</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00073">ArmISA::mode</a>.</p>

</div>
</div>
<a id="ad59b56d2c756ba2c3ed73fda3a246a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59b56d2c756ba2c3ed73fda3a246a3a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[2/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">X86IntReg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00061">61</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00066">ArmISA::INTREG_R10</a>, <a class="el" href="intregs_8hh_source.html#l00067">ArmISA::INTREG_R11</a>, <a class="el" href="intregs_8hh_source.html#l00068">ArmISA::INTREG_R12</a>, <a class="el" href="intregs_8hh_source.html#l00069">ArmISA::INTREG_R13</a>, <a class="el" href="intregs_8hh_source.html#l00071">ArmISA::INTREG_R14</a>, <a class="el" href="intregs_8hh_source.html#l00073">ArmISA::INTREG_R15</a>, <a class="el" href="intregs_8hh_source.html#l00064">ArmISA::INTREG_R8</a>, <a class="el" href="intregs_8hh_source.html#l00065">ArmISA::INTREG_R9</a>, <a class="el" href="intregs_8hh_source.html#l00070">ArmISA::INTREG_SP</a>, and <a class="el" href="intregs_8hh_source.html#l00125">ArmISA::NUM_INTREGS</a>.</p>

</div>
</div>
<a id="a9c729f33c3487c584de1916ae7490984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c729f33c3487c584de1916ae7490984">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[3/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">LegacyPrefixVector&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3112d4b16b204fac13d85a083f78b3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3112d4b16b204fac13d85a083f78b3d3">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[4/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">ModRM&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cf6dc92323e70f74dd36007b5511023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf6dc92323e70f74dd36007b5511023">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[5/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Sib&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a269890a6e5fc8ed9f9d9da9aae67dbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269890a6e5fc8ed9f9d9da9aae67dbdd">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[6/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">InterruptCommandRegLow&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeeafe26edf844a617dbd1b649dafb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeafe26edf844a617dbd1b649dafb7d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[7/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Rex&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9fe70ca7b6933629d016d3d5e621ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fe70ca7b6933629d016d3d5e621ee5">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[8/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Vex2Of3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acde50bf39ac9ef5f645fed84238dc56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde50bf39ac9ef5f645fed84238dc56b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[9/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Vex3Of3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968bb89869dc58aceec4cb9c63542da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968bb89869dc58aceec4cb9c63542da2">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[10/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">VAddr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f7943c6cc42161ef01132a292d842d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f7943c6cc42161ef01132a292d842d">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[11/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Vex2Of2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc6480a4ede7095d76f2920d7c8386a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc6480a4ede7095d76f2920d7c8386a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[12/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">VexInfo&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00147">147</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a5b2e2764ce00b7937026ab9214bf79e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2e2764ce00b7937026ab9214bf79e3">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[13/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PageTableEntry&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a403bd01ec592764b6f32eb899ddb93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a403bd01ec592764b6f32eb899ddb93">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[14/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Opcode&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc02755269202e7fd36d177fb540c2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc02755269202e7fd36d177fb540c2d2">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[15/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">OperatingMode&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00184">184</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a5a5281caa3a9093cbf9cf11cd0707381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5281caa3a9093cbf9cf11cd0707381">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[16/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CCFlagBits&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RFLAGS. </p>

</div>
</div>
<a id="ac07994f7a93f2a18d925d25590d4a9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07994f7a93f2a18d925d25590d4a9f6">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[17/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">RFLAGS&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8865619d442f312bd5bab7adadf3d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8865619d442f312bd5bab7adadf3d86">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[18/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">HandyM5Reg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control registers. </p>

</div>
</div>
<a id="aad28ecf95b3da4ad6726c2b56e0fa95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad28ecf95b3da4ad6726c2b56e0fa95a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[19/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CR0&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb30c9c1ad6d18a04268626472a30d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb30c9c1ad6d18a04268626472a30d8">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[20/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CR2&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69638c847e5047dac5fcdda78f197801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69638c847e5047dac5fcdda78f197801">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[21/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CR3&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a1c9ecd9f94e1e743ddf71310ec120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a1c9ecd9f94e1e743ddf71310ec120">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[22/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CR4&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4090a87d3d8e1fc8eef9350d8f1aaf5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4090a87d3d8e1fc8eef9350d8f1aaf5f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[23/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">CR8&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeaa00abc970a64acc15c9cd060080d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeaa00abc970a64acc15c9cd060080d7">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[24/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">DR6&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f16f5834b675bc8d8c841dcc82f7c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f16f5834b675bc8d8c841dcc82f7c3a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[25/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">DR7&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2952321021f4fc6fbe7dac40d855d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2952321021f4fc6fbe7dac40d855d25">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[26/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MTRRcap&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SYSENTER configuration registers. </p>

</div>
</div>
<a id="a43a50aa605aeac723bd1a4a2dc118e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a50aa605aeac723bd1a4a2dc118e56">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[27/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SysenterCS&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76cf8e722dcf9a853dc8ef123aeda8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76cf8e722dcf9a853dc8ef123aeda8a">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[28/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SysenterESP&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87ac3b2d2283abe5077102d091431f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ac3b2d2283abe5077102d091431f03">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[29/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SysenterEIP&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global machine check registers. </p>

</div>
</div>
<a id="a74677b253e3ee39aae0941f8ec5d2bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74677b253e3ee39aae0941f8ec5d2bd0">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[30/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">McgCap&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a502085fd93bf084e4ade6c567c3c766f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502085fd93bf084e4ade6c567c3c766f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[31/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">McgStatus&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec2d72e2e8ff82e7cadeb10600600b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec2d72e2e8ff82e7cadeb10600600b5">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[32/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">DebugCtlMsr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a104adc3f41d2497c9d77064215abdf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104adc3f41d2497c9d77064215abdf8f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[33/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MtrrPhysBase&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a781a4a32dc0727e9a65530d8b29deb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781a4a32dc0727e9a65530d8b29deb7f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[34/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MtrrPhysMask&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1aa75957bd1b168f5e292fbe13b2465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1aa75957bd1b168f5e292fbe13b2465">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[35/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">MtrrDefType&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Machine check. </p>

</div>
</div>
<a id="a79917c072640e1ffeaeeb0e615248677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79917c072640e1ffeaeeb0e615248677">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[36/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">McStatus&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a2f3997f942dfaad353244cee4d010e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2f3997f942dfaad353244cee4d010e">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[37/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Efer&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a668f00fcbee02b4d057d64c22cf7e7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668f00fcbee02b4d057d64c22cf7e7a5">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[38/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Star&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adda51be5cc7655285cf49e5f82ee2b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda51be5cc7655285cf49e5f82ee2b63">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[39/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SfMask&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674759d7fc5b550a2c5c3f75868aac1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674759d7fc5b550a2c5c3f75868aac1f">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[40/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PerfEvtSel&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86836e0b0df079086efece4cf5410455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86836e0b0df079086efece4cf5410455">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[41/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Syscfg&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499ad5e25e1190d0a731e36f86a74bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499ad5e25e1190d0a731e36f86a74bfc">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[42/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">IorrBase&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b9aff17d0c1da7cb62dea21f6644b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b9aff17d0c1da7cb62dea21f6644b4">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[43/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">IorrMask&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc40e149a9a3dc880196157af218ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc40e149a9a3dc880196157af218ed9">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[44/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">Tom&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945ea244714dcda0e95132651a6b6a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945ea244714dcda0e95132651a6b6a2b">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[45/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">VmCrMsr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05c2d5933fc3e914d510e22f350a1299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c2d5933fc3e914d510e22f350a1299">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[46/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">IgnneMsr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e146559f65e9c20474dc622495ce138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e146559f65e9c20474dc622495ce138">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[47/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SmmCtlMsr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Segment Selector. </p>

</div>
</div>
<a id="a560e8efdbb8474eece9790b1eb89a6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560e8efdbb8474eece9790b1eb89a6d6">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[48/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SegSelector&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Segment Descriptors. </p>

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00865">865</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="x86_2pagetable_8hh_source.html#l00142">base</a>, <a class="el" href="bitfield_8hh_source.html#l00072">bits()</a>, and <a class="el" href="bitfield_8hh_source.html#l00157">replaceBits()</a>.</p>

</div>
</div>
<a id="a66f614d60110b70506134062c46f8cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f614d60110b70506134062c46f8cc3">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[49/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">TSShigh&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c774257513afdcf9b7a3da6b27b4dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c774257513afdcf9b7a3da6b27b4dfd">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[50/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">SegAttr&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a734f3b801559045d88f3f8ba98fe345c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734f3b801559045d88f3f8ba98fe345c">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[51/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">GateDescriptor&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Long Mode Gate Descriptor. </p>

</div>
</div>
<a id="a6faeccdc279b943c78987fff8386cf48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6faeccdc279b943c78987fff8386cf48">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[52/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">GateDescriptorLow&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b409f571d63702359730b16c1d50924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b409f571d63702359730b16c1d50924">&#9670;&nbsp;</a></span>EndBitUnion() <span class="overload">[53/53]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">GateDescriptorHigh&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Descriptor-Table Registers. </p>
<p>Task Register Local APIC Base Register </p>

</div>
</div>
<a id="ab62dcc776a949ceb25758a09537ec83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62dcc776a949ceb25758a09537ec83b">&#9670;&nbsp;</a></span>EndSubBitUnion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::EndSubBitUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TSS Descriptor (long mode - 128 bits) the lower 64 bits. </p>
<p>TSS Descriptor (long mode - 128 bits) the upper 64 bits. </p>

</div>
</div>
<a id="ab07809fafe3d56bd3789c7ada8139259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07809fafe3d56bd3789c7ada8139259">&#9670;&nbsp;</a></span>FLOATREG_FPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_FPR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00125">125</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00052">FLOATREG_FPR_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="float_8hh_source.html#l00149">FLOATREG_STACK()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="af84bb6b9b85a3b7d663b92d1a968f81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84bb6b9b85a3b7d663b92d1a968f81b">&#9670;&nbsp;</a></span>FLOATREG_MICROFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_MICROFP </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00143">143</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00105">FLOATREG_MICROFP_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

</div>
</div>
<a id="a4fd5045f1ab1c921edbf999a7452de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd5045f1ab1c921edbf999a7452de9c">&#9670;&nbsp;</a></span>FLOATREG_MMX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_MMX </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00119">119</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00051">FLOATREG_MMX_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00072">Trace::X86NativeTrace::ThreadState::update()</a>.</p>

</div>
</div>
<a id="aa7d52d6d8aa711d769c4fbee2fcd578a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d52d6d8aa711d769c4fbee2fcd578a">&#9670;&nbsp;</a></span>FLOATREG_STACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_STACK </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>top</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00149">149</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00125">FLOATREG_FPR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2isa_8hh_source.html#l00098">X86ISA::ISA::flattenFloatIndex()</a>.</p>

</div>
</div>
<a id="ac68f196980acc04ce2279fb376e1401b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68f196980acc04ce2279fb376e1401b">&#9670;&nbsp;</a></span>FLOATREG_XMM_HIGH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_XMM_HIGH </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00137">137</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00071">FLOATREG_XMM_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="a7e1716adfb57ca8bf4794517d887ea54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e1716adfb57ca8bf4794517d887ea54">&#9670;&nbsp;</a></span>FLOATREG_XMM_LOW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaa">FloatRegIndex</a> X86ISA::FLOATREG_XMM_LOW </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="float_8hh_source.html#l00131">131</a> of file <a class="el" href="float_8hh_source.html">float.hh</a>.</p>

<p class="reference">References <a class="el" href="float_8hh_source.html#l00071">FLOATREG_XMM_BASE</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="aabf67df3ff131bab0e10c458dd4fdbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf67df3ff131bab0e10c458dd4fdbae">&#9670;&nbsp;</a></span>genX87Tags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t X86ISA::genX87Tags </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>ftw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>top</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>spm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate and updated x87 tag register after a push/pop operation. </p>
<dl class="section note"><dt>Note</dt><dd>There is currently no support for setting other tags than valid and invalid. A real x87 will set the tag value to zero or special for some special floating point values.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ftw</td><td>Current value of the FTW register. </td></tr>
    <tr><td class="paramname">top</td><td>Current x87 TOP value. </td></tr>
    <tr><td class="paramname">spm</td><td>Stack displacement. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>New value of the FTW register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00335">335</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00134">getDoubleBits()</a>.</p>

</div>
</div>
<a id="adc0a585bf250bb63a6a52fbc22fab647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0a585bf250bb63a6a52fbc22fab647">&#9670;&nbsp;</a></span>getArgument()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00053">53</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="intregs_8hh_source.html#l00064">ArmISA::INTREG_R8</a>, <a class="el" href="intregs_8hh_source.html#l00065">ArmISA::INTREG_R9</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00051">buildRetPC()</a>.</p>

</div>
</div>
<a id="adaa2c2b77aafbc287d8624f8775f9fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa2c2b77aafbc287d8624f8775f9fee">&#9670;&nbsp;</a></span>getDoubleBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::getDoubleBits </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extract the bit string representing a double value. </p>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8hh_source.html#l00134">134</a> of file <a class="el" href="x86_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="x86_2utility_8cc_source.html#l00289">convX87TagsToXTags()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00314">convX87XTagsToTags()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00335">genX87Tags()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00355">loadFloat80()</a>, <a class="el" href="reset__stim_8h_source.html#l00043">mem</a>, and <a class="el" href="x86_2utility_8cc_source.html#l00364">storeFloat80()</a>.</p>

</div>
</div>
<a id="a8515a02a584a55f928e9bd214b441632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8515a02a584a55f928e9bd214b441632">&#9670;&nbsp;</a></span>getExecutingAsid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8hh_source.html#l00096">96</a> of file <a class="el" href="x86_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="x86_2utility_8cc_source.html#l00257">getRFlags()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00273">setRFlags()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">val</a>.</p>

</div>
</div>
<a id="af27ef93b073357f2a958bdf1ca33407a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27ef93b073357f2a958bdf1ca33407a">&#9670;&nbsp;</a></span>getMem() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86ISA::getMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00054">54</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="packet__access_8hh_source.html#l00079">Packet::getLE()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="a7ba8817e3172e3b59a7313da785f0edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba8817e3172e3b59a7313da785f0edc">&#9670;&nbsp;</a></span>getMem() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86ISA::getMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00088">88</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="reset__stim_8h_source.html#l00043">mem</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="ae7fa74614c68f93b61dd9c57a303849d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fa74614c68f93b61dd9c57a303849d">&#9670;&nbsp;</a></span>getPackedMem()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86ISA::getPackedMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00079">79</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="packet__access_8hh_source.html#l00079">Packet::getLE()</a>, and <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

</div>
</div>
<a id="abc3c39610e2a90f27e9248072c1dab90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3c39610e2a90f27e9248072c1dab90">&#9670;&nbsp;</a></span>getRFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::getRFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reconstruct the rflags register from the internal gem5 register state. </p>
<p>gem5 stores rflags in several different registers to avoid pipeline dependencies. In order to get the true rflags value, we can't simply read the value of MISCREG_RFLAGS. Instead, we need to read out various state from microcode registers and merge that with MISCREG_RFLAGS.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>Thread context to read rflags from. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>rflags as seen by the guest. </dd></dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00257">257</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="ccr_8hh_source.html#l00050">CCREG_CFOF</a>, <a class="el" href="ccr_8hh_source.html#l00051">CCREG_DF</a>, <a class="el" href="ccr_8hh_source.html#l00049">CCREG_ZAPS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00136">MISCREG_RFLAGS</a>, <a class="el" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg()</a>, and <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00096">getExecutingAsid()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00690">X86KvmCPU::updateKvmStateRegs()</a>.</p>

</div>
</div>
<a id="a23dd7789afdb4f219d0c126238ef8052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23dd7789afdb4f219d0c126238ef8052">&#9670;&nbsp;</a></span>handleIprRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> X86ISA::handleIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">58</a> of file <a class="el" href="x86_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="circlebuf_8test_8cc_source.html#l00044">data</a>, <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00736">Packet::getSize()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00056">GenericISA::handleGenericIprRead()</a>, <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">GenericISA::isGenericIprAccess()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00798">mask</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01026">offset</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, and <a class="el" href="packet_8hh_source.html#l01158">Packet::setData()</a>.</p>

</div>
</div>
<a id="aa42813d6b9ccfb0d9d72d0a96d923106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42813d6b9ccfb0d9d72d0a96d923106">&#9670;&nbsp;</a></span>handleIprWrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> X86ISA::handleIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">75</a> of file <a class="el" href="x86_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="circlebuf_8test_8cc_source.html#l00044">data</a>, <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00736">Packet::getSize()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00073">GenericISA::handleGenericIprWrite()</a>, <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="generic_2mmapped__ipr_8hh_source.html#l00103">GenericISA::isGenericIprAccess()</a>, <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00798">mask</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01026">offset</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="packet_8hh_source.html#l01187">Packet::writeData()</a>.</p>

</div>
</div>
<a id="af7807c3907aacf1f0a769da352171f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7807c3907aacf1f0a769da352171f11">&#9670;&nbsp;</a></span>initCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00074">74</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="apic_8hh_source.html#l00040">APIC_ID</a>, <a class="el" href="apic_8hh_source.html#l00041">APIC_VERSION</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00226">BaseCPU::getInterruptController()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="info_8hh_source.html#l00047">Stats::init</a>, <a class="el" href="int_8hh_source.html#l00162">INTREG_IMPLICIT()</a>, <a class="el" href="int_8hh_source.html#l00156">INTREG_MICRO()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00395">MISCREG_APIC_BASE</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00107">MISCREG_CR0</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00115">MISCREG_CR8</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00251">MISCREG_CSTAR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00157">MISCREG_DEBUG_CTL_MSR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00200">MISCREG_DEF_TYPE</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00289">MISCREG_IGNNE</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00276">MISCREG_IORR_BASE0</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00277">MISCREG_IORR_BASE1</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00281">MISCREG_IORR_MASK0</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00282">MISCREG_IORR_MASK1</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00255">MISCREG_KERNEL_GS_BASE</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00159">MISCREG_LAST_BRANCH_FROM_IP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00160">MISCREG_LAST_BRANCH_TO_IP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00161">MISCREG_LAST_EXCEPTION_FROM_IP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00162">MISCREG_LAST_EXCEPTION_TO_IP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00250">MISCREG_LSTAR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00459">MISCREG_MC_ADDR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00443">MISCREG_MC_CTL()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00467">MISCREG_MC_MISC()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00451">MISCREG_MC_STATUS()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00153">MISCREG_MCG_CAP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00155">MISCREG_MCG_CTL</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00154">MISCREG_MCG_STATUS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00187">MISCREG_MTRR_FIX_16K_80000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00188">MISCREG_MTRR_FIX_16K_A0000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00189">MISCREG_MTRR_FIX_4K_C0000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00190">MISCREG_MTRR_FIX_4K_C8000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00191">MISCREG_MTRR_FIX_4K_D0000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00192">MISCREG_MTRR_FIX_4K_D8000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00193">MISCREG_MTRR_FIX_4K_E0000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00194">MISCREG_MTRR_FIX_4K_E8000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00195">MISCREG_MTRR_FIX_4K_F0000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00196">MISCREG_MTRR_FIX_4K_F8000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00186">MISCREG_MTRR_FIX_64K_00000</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00427">MISCREG_MTRR_PHYS_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00435">MISCREG_MTRR_PHYS_MASK()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00147">MISCREG_MTRRCAP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00198">MISCREG_PAT</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00483">MISCREG_PERF_EVT_CTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00475">MISCREG_PERF_EVT_SEL()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00253">MISCREG_SF_MASK</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00290">MISCREG_SMM_CTL</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00249">MISCREG_STAR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00273">MISCREG_SYSCFG</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00149">MISCREG_SYSENTER_CS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00151">MISCREG_SYSENTER_EIP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00150">MISCREG_SYSENTER_ESP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00285">MISCREG_TOP_MEM</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00286">MISCREG_TOP_MEM2</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00145">MISCREG_TSC</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00257">MISCREG_TSC_AUX</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00288">MISCREG_VM_CR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00291">MISCREG_VM_HSAVE_PA</a>, <a class="el" href="x86__traits_8hh_source.html#l00049">NumImplicitIntRegs</a>, <a class="el" href="x86__traits_8hh_source.html#l00047">NumMicroIntRegs</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00208">GenericISA::UPCState&lt; MachInst &gt;::nupc()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00807">pc</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00252">X86ISA::Interrupts::setRegNoEffect()</a>, and <a class="el" href="arch_2generic_2types_8hh_source.html#l00205">GenericISA::UPCState&lt; MachInst &gt;::upc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<a id="a0c03a4b240817b1447f2f32ac33b91af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c03a4b240817b1447f2f32ac33b91af">&#9670;&nbsp;</a></span>initiateMemRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::initiateMemRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initiate a read from memory in timing mode. </p>

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00047">47</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="exec__context_8hh_source.html#l00251">ExecContext::initiateMemRead()</a>.</p>

</div>
</div>
<a id="a9511cfb57ca1af32cb4ce16e7a15ee99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9511cfb57ca1af32cb4ce16e7a15ee99">&#9670;&nbsp;</a></span>installSegDesc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::installSegDesc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">SegmentRegIndex</a>&#160;</td>
          <td class="paramname"><em>seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SegDescriptor&#160;</td>
          <td class="paramname"><em>desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>longmode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">62</a> of file <a class="el" href="arch_2x86_2system_8cc_source.html">system.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00625">ArmISA::attr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00521">MISCREG_SEG_EFF_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">MISCREG_SEG_LIMIT()</a>, <a class="el" href="segment_8hh_source.html#l00051">SEGMENT_REG_FS</a>, <a class="el" href="segment_8hh_source.html#l00052">SEGMENT_REG_GS</a>, <a class="el" href="segment_8hh_source.html#l00054">SEGMENT_REG_TSL</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="segment_8hh_source.html#l00061">SYS_SEGMENT_REG_TR</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, and <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a747f6995af14f9cf225a0a9385d157f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747f6995af14f9cf225a0a9385d157f4">&#9670;&nbsp;</a></span>INTREG_FOLDED()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static IntRegIndex X86ISA::INTREG_FOLDED </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>foldBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00168">168</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

</div>
</div>
<a id="a6920fb8f756a52ab3ff6b34df60f836c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6920fb8f756a52ab3ff6b34df60f836c">&#9670;&nbsp;</a></span>INTREG_IMPLICIT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static IntRegIndex X86ISA::INTREG_IMPLICIT </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00162">162</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, and <a class="el" href="x86__traits_8hh_source.html#l00047">NumMicroIntRegs</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a8bb7e419ce07ff5a21dd4fc4a9f62dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb7e419ce07ff5a21dd4fc4a9f62dad">&#9670;&nbsp;</a></span>INTREG_MICRO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static IntRegIndex X86ISA::INTREG_MICRO </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00156">156</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>, and <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>.</p>

</div>
</div>
<a id="a59cc15503fa0b85477b179e132bb6a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cc15503fa0b85477b179e132bb6a5a">&#9670;&nbsp;</a></span>inUserMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool X86ISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8hh_source.html#l00062">62</a> of file <a class="el" href="x86_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="x86_2utility_8cc_source.html#l00214">copyMiscRegs()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00235">copyRegs()</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00139">MISCREG_M5_REG</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00251">skipFunction()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00201">startupCPU()</a>, and <a class="el" href="namespaceX86ISA.html#a5142c90ef72741e5d7ebe36912eb5385">zeroRegisters()</a>.</p>

</div>
</div>
<a id="ab65fe4da94918d59547b7bbfba4c36ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65fe4da94918d59547b7bbfba4c36ba">&#9670;&nbsp;</a></span>isValidMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool X86ISA::isValidMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00404">404</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00107">MISCREG_CR0</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00108">MISCREG_CR1</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00122">MISCREG_CR15</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00111">MISCREG_CR4</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00115">MISCREG_CR8</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00400">NUM_MISCREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00214">copyMiscRegs()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00128">X86ISA::ISA::readMiscRegNoEffect()</a>, and <a class="el" href="x86_2isa_8cc_source.html#l00155">X86ISA::ISA::setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a173af83929fd495f7bb40037ed01ad06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173af83929fd495f7bb40037ed01ad06">&#9670;&nbsp;</a></span>loadFloat80()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double X86ISA::loadFloat80 </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load an 80-bit float from memory and convert it to double. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mem</td><td>Pointer to an 80-bit float. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>double representation of the 80-bit float. </dd></dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00355">355</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00134">getDoubleBits()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01046">updateThreadContextFPUCommon()</a>.</p>

</div>
</div>
<a id="ac15c22a1cfe5a605e5791480a21f786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15c22a1cfe5a605e5791480a21f786b">&#9670;&nbsp;</a></span>m5PageFault()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::m5PageFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">65</a> of file <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="sim_2process_8cc_source.html#l00372">Process::fixupStackFault()</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00234">MipsISA::is</a>, <a class="el" href="arch_2x86_2system_8hh_source.html#l00071">ISTVirtAddr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00109">MISCREG_CR2</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00152">p</a>, <a class="el" href="x86_2isa__traits_8hh_source.html#l00053">PageBytes</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="port__proxy_8hh_source.html#l00179">PortProxy::readBlob()</a>, and <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>.</p>

</div>
</div>
<a id="a0d09fdd8a43853d605cab30cdcba4e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d09fdd8a43853d605cab30cdcba4e1a">&#9670;&nbsp;</a></span>m5Syscall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::m5Syscall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00048">48</a> of file <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html">pseudo_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00136">MISCREG_RFLAGS</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>, and <a class="el" href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">ThreadContext::syscall()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>.</p>

</div>
</div>
<a id="a1d9390d2a9b1492e2f14c97e2db2ceed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9390d2a9b1492e2f14c97e2db2ceed">&#9670;&nbsp;</a></span>MISCREG_CR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_CR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00413">413</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00106">MISCREG_CR_BASE</a>, and <a class="el" href="x86__traits_8hh_source.html#l00061">NumCRegs</a>.</p>

</div>
</div>
<a id="ac1e3294c84d21bbaf4bd955237fd8e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e3294c84d21bbaf4bd955237fd8e19">&#9670;&nbsp;</a></span>MISCREG_DR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_DR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00420">420</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00125">MISCREG_DR_BASE</a>, and <a class="el" href="x86__traits_8hh_source.html#l00062">NumDRegs</a>.</p>

</div>
</div>
<a id="ae947cc3d36a3597e5396c8b7824d2b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae947cc3d36a3597e5396c8b7824d2b2b">&#9670;&nbsp;</a></span>MISCREG_IORR_BASE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_IORR_BASE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00491">491</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00275">MISCREG_IORR_BASE_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00278">MISCREG_IORR_BASE_END</a>.</p>

</div>
</div>
<a id="af40958c001ad1b78bdd1174e2964d26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40958c001ad1b78bdd1174e2964d26a">&#9670;&nbsp;</a></span>MISCREG_IORR_MASK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_IORR_MASK </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00499">499</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00280">MISCREG_IORR_MASK_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00283">MISCREG_IORR_MASK_END</a>.</p>

</div>
</div>
<a id="aec4e5e9a0054e6f569f57a147949262d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4e5e9a0054e6f569f57a147949262d">&#9670;&nbsp;</a></span>MISCREG_MC_ADDR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MC_ADDR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00459">459</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00224">MISCREG_MC_ADDR_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00233">MISCREG_MC_ADDR_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="ada6bc06a550215bc7c4b09d9d1f747e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6bc06a550215bc7c4b09d9d1f747e5">&#9670;&nbsp;</a></span>MISCREG_MC_CTL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MC_CTL </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00443">443</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00202">MISCREG_MC_CTL_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00211">MISCREG_MC_CTL_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a50504e1ffcb068568a0d815d5e2c3c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50504e1ffcb068568a0d815d5e2c3c48">&#9670;&nbsp;</a></span>MISCREG_MC_MISC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MC_MISC </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00467">467</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00235">MISCREG_MC_MISC_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00244">MISCREG_MC_MISC_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a788a5d14812b79f5e74448195f953858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788a5d14812b79f5e74448195f953858">&#9670;&nbsp;</a></span>MISCREG_MC_STATUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MC_STATUS </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00451">451</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00213">MISCREG_MC_STATUS_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00222">MISCREG_MC_STATUS_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a4376444d0ecbbff164d82b2e8a65471c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4376444d0ecbbff164d82b2e8a65471c">&#9670;&nbsp;</a></span>MISCREG_MTRR_PHYS_BASE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MTRR_PHYS_BASE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00427">427</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00164">MISCREG_MTRR_PHYS_BASE_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00173">MISCREG_MTRR_PHYS_BASE_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a181eaf0dd78921a606c1727c0ea17e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181eaf0dd78921a606c1727c0ea17e0d">&#9670;&nbsp;</a></span>MISCREG_MTRR_PHYS_MASK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_MTRR_PHYS_MASK </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00435">435</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00175">MISCREG_MTRR_PHYS_MASK_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00184">MISCREG_MTRR_PHYS_MASK_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="adf79cb6816cce0adf35b8b7808facc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf79cb6816cce0adf35b8b7808facc44">&#9670;&nbsp;</a></span>MISCREG_PERF_EVT_CTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_PERF_EVT_CTR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00483">483</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00266">MISCREG_PERF_EVT_CTR_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00271">MISCREG_PERF_EVT_CTR_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a7808596c37e2fec948e85a3c612cd3b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7808596c37e2fec948e85a3c612cd3b7">&#9670;&nbsp;</a></span>MISCREG_PERF_EVT_SEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_PERF_EVT_SEL </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00475">475</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00259">MISCREG_PERF_EVT_SEL_BASE</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00264">MISCREG_PERF_EVT_SEL_END</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="abb8ec3742a54286da349c98a1a9c9755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8ec3742a54286da349c98a1a9c9755">&#9670;&nbsp;</a></span>MISCREG_SEG_ATTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_SEG_ATTR </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">535</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="namespaceX86ISA.html#afe8a46f6c035b6b4692b3b13071e48b4">BitUnion64()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00363">MISCREG_SEG_ATTR_BASE</a>, <a class="el" href="segment_8hh_source.html#l00064">NUM_SEGMENTREGS</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00568">of</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">installSegDesc()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a310d36d3d8ec55a84d807cb7e1edf7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310d36d3d8ec55a84d807cb7e1edf7d6">&#9670;&nbsp;</a></span>MISCREG_SEG_BASE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_SEG_BASE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">514</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00313">MISCREG_SEG_BASE_BASE</a>, and <a class="el" href="segment_8hh_source.html#l00064">NUM_SEGMENTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">installSegDesc()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00737">setKvmDTableReg()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a48969e78833727c474e77163559d3cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48969e78833727c474e77163559d3cc0">&#9670;&nbsp;</a></span>MISCREG_SEG_EFF_BASE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_SEG_EFF_BASE </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00521">521</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00331">MISCREG_SEG_EFF_BASE_BASE</a>, and <a class="el" href="segment_8hh_source.html#l00064">NUM_SEGMENTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">installSegDesc()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, and <a class="el" href="x86_2isa_8cc_source.html#l00197">X86ISA::ISA::setMiscReg()</a>.</p>

</div>
</div>
<a id="af93c7fd7ac0d329975952ac0c2a97f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93c7fd7ac0d329975952ac0c2a97f98">&#9670;&nbsp;</a></span>MISCREG_SEG_LIMIT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_SEG_LIMIT </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">528</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00347">MISCREG_SEG_LIMIT_BASE</a>, and <a class="el" href="segment_8hh_source.html#l00064">NUM_SEGMENTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00062">installSegDesc()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00737">setKvmDTableReg()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a7a287359d6688cb50477df97dcbdd196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a287359d6688cb50477df97dcbdd196">&#9670;&nbsp;</a></span>MISCREG_SEG_SEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> X86ISA::MISCREG_SEG_SEL </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00507">507</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">index</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00297">MISCREG_SEG_SEL_BASE</a>, and <a class="el" href="segment_8hh_source.html#l00064">NUM_SEGMENTREGS</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00992">setContextSegment()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00712">setKvmSegmentReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a77954bc6dc0c8aa5f896b43194bf0de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77954bc6dc0c8aa5f896b43194bf0de0">&#9670;&nbsp;</a></span>msrAddrToIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool X86ISA::msrAddrToIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799f">MiscRegIndex</a> &amp;&#160;</td>
          <td class="paramname"><em>regNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find and return the misc reg corresponding to an MSR address. </p>
<p>Look for an MSR (addr) in <a class="el" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92" title="Map between MSR addresses and their corresponding misc registers. ">msrMap</a> and return the corresponding misc reg in regNum. The value of regNum is undefined if the MSR was not found.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regNum</td><td>misc reg index (out). </td></tr>
    <tr><td class="paramname">addr</td><td>MSR address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the MSR was found, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="msr_8cc_source.html#l00149">149</a> of file <a class="el" href="msr_8cc_source.html">msr.cc</a>.</p>

<p class="reference">References <a class="el" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92">msrMap</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>.</p>

</div>
</div>
<a id="ad9614112983ab7c76827d78c01261157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9614112983ab7c76827d78c01261157">&#9670;&nbsp;</a></span>msrMap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">MsrMap</a> X86ISA::msrMap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>+&#160;</td>
          <td class="paramname"><em>msrMapSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6faafc058c80355f6f3bbf5c977ab1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6faafc058c80355f6f3bbf5c977ab1a">&#9670;&nbsp;</a></span>opcodeTypeToStr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static const char* X86ISA::opcodeTypeToStr </td>
          <td>(</td>
          <td class="paramtype">OpcodeType&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00158">158</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="namespaceX86ISA.html#abd2fc8e8ddf2d19dc2f155b6f3e7f9f2">BitUnion8()</a>, and <a class="el" href="ev5_8hh_source.html#l00105">AlphaISA::Opcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2types_8hh_source.html#l00239">operator&lt;&lt;()</a>.</p>

</div>
</div>
<a id="a1c0edac96eed6e133103cbbc46effa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0edac96eed6e133103cbbc46effa5a">&#9670;&nbsp;</a></span>operator<<()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::ostream&amp; X86ISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;&#160;</td>
          <td class="paramname"><em>emi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00239">239</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="cprintf_8hh_source.html#l00131">ccprintf()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00223">X86ISA::ExtMachInst::displacement</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00232">X86ISA::ExtMachInst::dispSize</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00222">X86ISA::ExtMachInst::immediate</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00207">X86ISA::ExtMachInst::legacy</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00219">X86ISA::ExtMachInst::modRM</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00216">X86ISA::ExtMachInst::op</a>, <a class="el" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">X86ISA::ExtMachInst::opcode</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00158">opcodeTypeToStr()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">os</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00208">X86ISA::ExtMachInst::rex</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00220">X86ISA::ExtMachInst::sib</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00214">X86ISA::ExtMachInst::type</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00209">X86ISA::ExtMachInst::vex</a>.</p>

</div>
</div>
<a id="abe769e58d28aff27ee71564bb6f6b0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe769e58d28aff27ee71564bb6f6b0c0">&#9670;&nbsp;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool X86ISA::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;&#160;</td>
          <td class="paramname"><em>emi1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structX86ISA_1_1ExtMachInst.html">ExtMachInst</a> &amp;&#160;</td>
          <td class="paramname"><em>emi2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00256">256</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00228">X86ISA::ExtMachInst::addrSize</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00223">X86ISA::ExtMachInst::displacement</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00232">X86ISA::ExtMachInst::dispSize</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00222">X86ISA::ExtMachInst::immediate</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00207">X86ISA::ExtMachInst::legacy</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00235">X86ISA::ExtMachInst::mode</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00219">X86ISA::ExtMachInst::modRM</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00216">X86ISA::ExtMachInst::op</a>, <a class="el" href="structX86ISA_1_1ExtMachInst.html#a49ec93d336a378048d77272798a391e8">X86ISA::ExtMachInst::opcode</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00226">X86ISA::ExtMachInst::opSize</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00208">X86ISA::ExtMachInst::rex</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00220">X86ISA::ExtMachInst::sib</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00230">X86ISA::ExtMachInst::stackSize</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00214">X86ISA::ExtMachInst::type</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00209">X86ISA::ExtMachInst::vex</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">ArmISA::EndBitUnion()</a>, and <a class="el" href="sc__process__handle_8hh_source.html#l00167">sc_core::sc_process_handle::operator=()</a>.</p>

</div>
</div>
<a id="adef7f2b42b484a93c720b2ce51d78007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef7f2b42b484a93c720b2ce51d78007">&#9670;&nbsp;</a></span>readMemAtomic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::readMemAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00107">107</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="exec__context_8hh_source.html#l00237">ExecContext::readMem()</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="aa3b72f8bcdcdf5244387b6e0e49e9b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b72f8bcdcdf5244387b6e0e49e9b93">&#9670;&nbsp;</a></span>readMemAtomic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::readMemAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00141">141</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="reset__stim_8h_source.html#l00043">mem</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="ab2dca36dd72cf33e0a05daff3f8b7e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2dca36dd72cf33e0a05daff3f8b7e87">&#9670;&nbsp;</a></span>readPackedMemAtomic()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::readPackedMemAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00125">125</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, and <a class="el" href="exec__context_8hh_source.html#l00237">ExecContext::readMem()</a>.</p>

</div>
</div>
<a id="a7ebc9d4442bfc77f37497bfb6ebe131e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebc9d4442bfc77f37497bfb6ebe131e">&#9670;&nbsp;</a></span>readSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t X86ISA::readSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2stacktrace_8cc_source.html#l00048">48</a> of file <a class="el" href="x86_2stacktrace_8cc_source.html">stacktrace.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="symtab_8hh_source.html#l00097">SymbolTable::findAddress()</a>, <a class="el" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr()</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="x86_2isa__traits_8hh_source.html#l00050">GuestByteOrder</a>, <a class="el" href="sim_2system_8hh_source.html#l00218">System::kernelSymtab</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="port__proxy_8hh_source.html#l00284">PortProxy::read()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2stacktrace_8cc_source.html#l00060">X86ISA::ProcessInfo::ProcessInfo()</a>.</p>

</div>
</div>
<a id="a8e6c7caa7d14ba13d978bc181d93eca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6c7caa7d14ba13d978bc181d93eca7">&#9670;&nbsp;</a></span>setRFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::setRFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> update the rflags register and internal gem5 state. </p>
<dl class="section note"><dt>Note</dt><dd>This function does not update MISCREG_M5_REG. You might need to update this register by writing anything to MISCREG_M5_REG with side-effects.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90" title="Reconstruct the rflags register from the internal gem5 register state. ">X86ISA::getRFlags()</a></dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>Thread context to update </td></tr>
    <tr><td class="paramname">val</td><td>New rflags value to store in TC </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00273">273</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00069">ccFlagMask</a>, <a class="el" href="ccr_8hh_source.html#l00050">CCREG_CFOF</a>, <a class="el" href="ccr_8hh_source.html#l00051">CCREG_DF</a>, <a class="el" href="ccr_8hh_source.html#l00052">CCREG_ECF</a>, <a class="el" href="ccr_8hh_source.html#l00053">CCREG_EZF</a>, <a class="el" href="ccr_8hh_source.html#l00049">CCREG_ZAPS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00068">cfofMask</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00064">DFBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00136">MISCREG_RFLAGS</a>, <a class="el" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg()</a>, and <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00096">getExecutingAsid()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00974">X86KvmCPU::updateThreadContextRegs()</a>.</p>

</div>
</div>
<a id="a56dd20e35edbf92075ae300faa40620a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56dd20e35edbf92075ae300faa40620a">&#9670;&nbsp;</a></span>skipFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00251">251</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<a id="aef160f7420c20954fafdeeef1ed81497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef160f7420c20954fafdeeef1ed81497">&#9670;&nbsp;</a></span>startupCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00201">201</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate()</a>, <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, and <a class="el" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">ThreadContext::suspend()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<a id="a418537ad60ed701603175c2cf51f176f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418537ad60ed701603175c2cf51f176f">&#9670;&nbsp;</a></span>storeFloat80()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::storeFloat80 </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert and store a double as an 80-bit float. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mem</td><td>Pointer to destination for the 80-bit float. </td></tr>
    <tr><td class="paramname">value</td><td>Double precision float to store. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="x86_2utility_8cc_source.html#l00364">364</a> of file <a class="el" href="x86_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00134">getDoubleBits()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00826">updateKvmStateFPUCommon()</a>.</p>

</div>
</div>
<a id="a7e0edf044bb25d591a8c36d2c670ca3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0edf044bb25d591a8c36d2c670ca3a">&#9670;&nbsp;</a></span>stringToRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t X86ISA::stringToRegister </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>str</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00078">78</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpuid_8hh_source.html#l00054">X86ISA::CpuidResult::CpuidResult()</a>, and <a class="el" href="cpuid_8cc_source.html#l00089">doCpuid()</a>.</p>

</div>
</div>
<a id="a6eaf5d1fcd0ae9c78d54d6ecdf97b4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eaf5d1fcd0ae9c78d54d6ecdf97b4b5">&#9670;&nbsp;</a></span>SubBitUnion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::SubBitUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceX86ISA.html#abd6d20afe8f06aa5708282b98f926658">type</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">43&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">40&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b242c305ebd24b3d0b79f1074a7eac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b242c305ebd24b3d0b79f1074a7eac6">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2vtophys_8cc_source.html#l00055">55</a> of file <a class="el" href="x86_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00175">fatal</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2vtophys_8hh_source.html#l00043">ArmISA::PteAddr()</a>.</p>

</div>
</div>
<a id="aca6f54fb56a70fa83b8f90fd0c095ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6f54fb56a70fa83b8f90fd0c095ddb">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2vtophys_8cc_source.html#l00061">61</a> of file <a class="el" href="x86_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="logging_8hh_source.html#l00175">fatal</a>, <a class="el" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00064">ArmISA::mask</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="generic_2tlb_8hh_source.html#l00059">BaseTLB::Read</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00096">X86ISA::Walker::startFunctional()</a>, <a class="el" href="arm_2vtophys_8cc_source.html#l00068">try_translate()</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>.</p>

</div>
</div>
<a id="a6d3822e8dfeb2da5cd76a3dd3fc3fbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">&#9670;&nbsp;</a></span>writeMemAtomic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::writeMemAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00206">206</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>, and <a class="el" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext::writeMem()</a>.</p>

</div>
</div>
<a id="a8e6f70b6c2bc79011c3d3c01ff87c6d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6f70b6c2bc79011c3d3c01ff87c6d9">&#9670;&nbsp;</a></span>writeMemAtomic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::writeMemAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00222">222</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="byteswap_8hh_source.html#l00145">letoh()</a>, <a class="el" href="reset__stim_8h_source.html#l00043">mem</a>, <a class="el" href="base_2types_8hh_source.html#l00245">NoFault</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="aadb5ab8df7c77c2fbffc37275cf049db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb5ab8df7c77c2fbffc37275cf049db">&#9670;&nbsp;</a></span>writeMemTiming() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::writeMemTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00176">176</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>, and <a class="el" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext::writeMem()</a>.</p>

</div>
</div>
<a id="ae427c028cda325045e5fa3001627a778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae427c028cda325045e5fa3001627a778">&#9670;&nbsp;</a></span>writeMemTiming() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::writeMemTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>dataSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00188">188</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>, <a class="el" href="reset__stim_8h_source.html#l00043">mem</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="insttracer_8hh_source.html#l00179">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="ae1489988ccc91fa67e6f57fcaa9eedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1489988ccc91fa67e6f57fcaa9eedd5">&#9670;&nbsp;</a></span>writePackedMem()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> X86ISA::writePackedMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::array&lt; uint64_t, N &gt; &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2memhelpers_8hh_source.html#l00164">164</a> of file <a class="el" href="x86_2memhelpers_8hh_source.html">memhelpers.hh</a>.</p>

<p class="reference">References <a class="el" href="byteswap_8hh_source.html#l00144">htole()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, and <a class="el" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext::writeMem()</a>.</p>

</div>
</div>
<a id="a2f44ed2c4b9c14c0eab6bdc3b8b95c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f44ed2c4b9c14c0eab6bdc3b8b95c03">&#9670;&nbsp;</a></span>x86InterruptAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::x86InterruptAddress </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00100">100</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="x86__traits_8hh_source.html#l00078">PhysAddrAPICRangeSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="intmessage_8hh_source.html#l00081">buildIntTriggerPacket()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00356">X86ISA::Interrupts::getIntAddrRange()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00304">X86ISA::Interrupts::recvMessage()</a>.</p>

</div>
</div>
<a id="afaa9240a3523dc80cfb1ecfba872f27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa9240a3523dc80cfb1ecfba872f27e">&#9670;&nbsp;</a></span>x86IOAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::x86IOAddress </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00081">81</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a id="afe1cfa1e015d1bc9a1aaa13453e9af92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1cfa1e015d1bc9a1aaa13453e9af92">&#9670;&nbsp;</a></span>x86LocalAPICAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::x86LocalAPICAddress </td>
          <td>(</td>
          <td class="paramtype">const uint8_t&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00093">93</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00276">X86ISA::Interrupts::setCPU()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a5b68d0901ef27939565621f528be9b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b68d0901ef27939565621f528be9b94">&#9670;&nbsp;</a></span>x86PciConfigAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::x86PciConfigAddress </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00087">87</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">addr</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a id="a5142c90ef72741e5d7ebe36912eb5385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5142c90ef72741e5d7ebe36912eb5385">&#9670;&nbsp;</a></span>zeroRegisters()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void X86ISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to insure <a class="el" href="classX86ISA_1_1ISA.html">ISA</a> semantics about 0 registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8hh_source.html#l00062">inUserMode()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="acb1107b63645c48a18e9930d4c67e5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1107b63645c48a18e9930d4c67e5c1">&#9670;&nbsp;</a></span>a</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 40 &gt; X86ISA::a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00147">147</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00050">AlphaISA::VAddr::operator=()</a>, and <a class="el" href="power_2pagetable_8hh_source.html#l00065">PowerISA::VAddr::operator=()</a>.</p>

</div>
</div>
<a id="ad3ce57e50f5af99d0c2fe246128f62e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ce57e50f5af99d0c2fe246128f62e7">&#9670;&nbsp;</a></span>ac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; X86ISA::ac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00563">563</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00106">LinuxArmSystem::initState()</a>.</p>

</div>
</div>
<a id="a79b5c08c190167d17c9b9b3fd40112f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b5c08c190167d17c9b9b3fd40112f6">&#9670;&nbsp;</a></span>addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00081">81</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="intdev_8hh_source.html#l00087">buildIntPacket()</a>, <a class="el" href="intmessage_8hh_source.html#l00081">buildIntTriggerPacket()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00178">X86ISA::PageFault::describe()</a>, <a class="el" href="arch_2x86_2system_8hh_source.html#l00106">X86System::fixFuncEventAddr()</a>, <a class="el" href="smbios_8hh_source.html#l00086">X86ISA::SMBios::SMBiosStructure::getLength()</a>, <a class="el" href="smbios_8hh_source.html#l00147">X86ISA::SMBios::BiosInformation::getLength()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="i8042_8cc_source.html#l00126">X86ISA::I8042::read()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00141">readMemAtomic()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00048">readSymbol()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00143">X86ISA::TLB::setConfigAddress()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00240">X86ISA::GpuTLB::setConfigAddress()</a>, <a class="el" href="intelmp_8hh_source.html#l00109">X86ISA::IntelMP::FloatingPointer::setTableAddr()</a>, <a class="el" href="smbios_8hh_source.html#l00221">X86ISA::SMBios::SMBiosTable::setTableAddr()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00551">X86ISA::Walker::WalkerState::setupWalk()</a>, <a class="el" href="x86_2tlb_8hh_source.html#l00072">X86ISA::TLB::takeOverFrom()</a>, <a class="el" href="x86_2decoder_8hh_source.html#l00329">X86ISA::Decoder::updateNPC()</a>, <a class="el" href="pagetable__walker_8hh_source.html#l00156">X86ISA::Walker::WalkerSenderState::WalkerSenderState()</a>, <a class="el" href="pagetable__walker_8hh_source.html#l00116">X86ISA::Walker::WalkerState::WalkerState()</a>, <a class="el" href="i8042_8cc_source.html#l00145">X86ISA::I8042::write()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00222">writeMemAtomic()</a>, <a class="el" href="x86_2memhelpers_8hh_source.html#l00188">writeMemTiming()</a>, <a class="el" href="x86__traits_8hh_source.html#l00093">x86LocalAPICAddress()</a>, <a class="el" href="x86__traits_8hh_source.html#l00087">x86PciConfigAddress()</a>, and <a class="el" href="gpu__tlb_8hh_source.html#l00103">X86ISA::GpuTLB::Translation::~Translation()</a>.</p>

</div>
</div>
<a id="ada100f1c5d1c64f10c2b4ab726e6e4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada100f1c5d1c64f10c2b4ab726e6e4ed">&#9670;&nbsp;</a></span>addrv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;58&gt; X86ISA::addrv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00766">766</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a85ea98f33b810bb6174536dcc5573898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ea98f33b810bb6174536dcc5573898">&#9670;&nbsp;</a></span>af</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4 &gt; X86ISA::af</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00550">550</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="adad2faeedb6a01e1ed5193efe382bff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad2faeedb6a01e1ed5193efe382bff8">&#9670;&nbsp;</a></span>altAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 14&gt; X86ISA::altAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00588">588</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a5c7b36f6e1d11ea0b3b3325db9771633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7b36f6e1d11ea0b3b3325db9771633">&#9670;&nbsp;</a></span>altOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11, 10&gt; X86ISA::altOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00586">586</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aaba9b36e8f4dfd3c297f7f3329919a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba9b36e8f4dfd3c297f7f3329919a17">&#9670;&nbsp;</a></span>am</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;18&gt; X86ISA::am</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00599">599</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="adb41927399066b9fc41e70e17f674d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb41927399066b9fc41e70e17f674d8a">&#9670;&nbsp;</a></span>AO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::AO = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8893ed87ac6c8ac1ff538c57fa9a1a1b">AddressSizeOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00053">53</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a438a1d8a6e0d7919ce4559d165e5db80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438a1d8a6e0d7919ce4559d165e5db80">&#9670;&nbsp;</a></span>avl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 5 &gt; X86ISA::avl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00143">143</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a4ad119a982a16b867be5c45d8bbaefbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad119a982a16b867be5c45d8bbaefbf">&#9670;&nbsp;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 5 &gt; X86ISA::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00921">921</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ae5368517346f4963d358ec6028127cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5368517346f4963d358ec6028127cad">&#9670;&nbsp;</a></span>b1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::b1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00649">649</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fplib_8cc_source.html#l00168">ArmISA::mul62x62()</a>, and <a class="el" href="T__2__5_8h_source.html#l00038">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a430024ed39fbee483ec7598e5361e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430024ed39fbee483ec7598e5361e90f">&#9670;&nbsp;</a></span>b2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::b2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00650">650</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="T__2__5_8h_source.html#l00038">SC_MODULE()</a>.</p>

</div>
</div>
<a id="abf1fdbe9cbff3b6fcdaf371e118cd53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1fdbe9cbff3b6fcdaf371e118cd53c">&#9670;&nbsp;</a></span>b3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::b3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00651">651</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ad1709142dc18f73ee16928f565df111c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1709142dc18f73ee16928f565df111c">&#9670;&nbsp;</a></span>badMicroop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> X86ISA::badMicroop</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    <span class="keyword">new</span> X86ISAInst::MicroDebug(dummyMachInst, <span class="stringliteral">&quot;panic&quot;</span>, <span class="stringliteral">&quot;BAD&quot;</span>,</div><div class="line">        StaticInst::IsMicroop | StaticInst::IsLastMicroop,</div><div class="line">        <span class="keyword">new</span> <a class="code" href="classGenericISA_1_1M5PanicFault.html">GenericISA::M5PanicFault</a>(<span class="stringliteral">&quot;Invalid microop!&quot;</span>))</div><div class="ttc" id="classGenericISA_1_1M5PanicFault_html"><div class="ttname"><a href="classGenericISA_1_1M5PanicFault.html">GenericISA::M5PanicFault</a></div><div class="ttdef"><b>Definition:</b> <a href="debugfaults_8hh_source.html#l00120">debugfaults.hh:120</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="badmicroop_8cc_source.html#l00059">59</a> of file <a class="el" href="badmicroop_8cc_source.html">badmicroop.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2microcode__rom_8hh_source.html#l00061">X86ISAInst::MicrocodeRom::fetchMicroop()</a>, and <a class="el" href="macroop_8hh_source.html#l00078">X86ISA::MacroopBase::fetchMicroop()</a>.</p>

</div>
</div>
<a id="aa3826b335948154c40c1b6a32cbd10f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3826b335948154c40c1b6a32cbd10f5">&#9670;&nbsp;</a></span>base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2, 0 &gt; X86ISA::base</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00142">142</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2cpu_8cc_source.html#l00037">Iris::BaseCPU::BaseCPU()</a>, <a class="el" href="hdf5_8cc_source.html#l00103">Stats::Hdf5::beginGroup()</a>, <a class="el" href="elf__object_8hh_source.html#l00106">ElfObject::buildImage()</a>, <a class="el" href="pktfifo_8hh_source.html#l00194">PacketFifo::check()</a>, <a class="el" href="pktfifo_8hh_source.html#l00066">PacketFifoEntry::clear()</a>, <a class="el" href="cortex__a76_8cc_source.html#l00097">FastModel::CortexA76Cluster::CortexA76Cluster()</a>, <a class="el" href="init_8cc_source.html#l00182">EmbeddedPyBind::depsReady()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l01470">SMMUTranslationProcess::doReadPTE()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00066">IdeController::EndBitUnion()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00865">EndBitUnion()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00389">sc_dt::scfx_rep::from_string()</a>, <a class="el" href="sc__fxval_8cc_source.html#l00628">sc_dt::sc_fxval_fast::from_string()</a>, <a class="el" href="mem64_8cc_source.html#l00052">ArmISA::SysDC64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00081">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00102">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00118">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00175">ArmISA::MemoryEx64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2freebsd_2process_8cc_source.html#l01284">ArmFreebsdProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01707">ArmLinuxProcessBits::SyscallTable::getDesc()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00202">ArmISA::RemoteGDB::AArch64GdbRegCache::getRegs()</a>, <a class="el" href="symtab_8hh_source.html#l00076">SymbolTable::getSymbolTable()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00296">ArmISA::ArmFault::getVector()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00725">ArmISA::Reset::getVector()</a>, <a class="el" href="init_8cc_source.html#l00134">EmbeddedPython::initAll()</a>, <a class="el" href="arch_2x86_2system_8cc_source.html#l00106">X86System::initState()</a>, <a class="el" href="packet_8hh_source.html#l01306">Packet::isMaskedWrite()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00701">DictionaryCompressor&lt; T &gt;::DeltaPattern&lt; DeltaSizeBits &gt;::isValidDelta()</a>, <a class="el" href="text_8cc_source.html#l00300">Stats::VectorPrint::operator()()</a>, <a class="el" href="text_8cc_source.html#l00419">Stats::DistPrint::operator()()</a>, <a class="el" href="text_8cc_source.html#l00740">Stats::SparseHistPrint::operator()()</a>, <a class="el" href="base_2time_8hh_source.html#l00185">Time::operator-=()</a>, <a class="el" href="sc__nbutils_8hh_source.html#l00111">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="intel__8254__timer_8hh_source.html#l00238">Intel8254Timer::outputHigh()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l01244">Gicv3Its::pageAddress()</a>, <a class="el" href="object_8cc_source.html#l00265">sc_gem5::Object::pickUniqueName()</a>, <a class="el" href="object_8cc_source.html#l00275">sc_gem5::pickUniqueName()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00164">ArmISA::Memory::printInst()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00180">ItsProcess::readDeviceTable()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00206">ItsProcess::readIrqCollectionTable()</a>, <a class="el" href="semihosting_8cc_source.html#l00270">ArmSemihosting::readString()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00207">sc_dt::scfx_parse_base()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00567">IdeController::serialize()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00225">ArmISA::RemoteGDB::AArch64GdbRegCache::setRegs()</a>, <a class="el" href="etherlink_8hh_source.html#l00119">EtherLink::Link::setRxInt()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00177">ArmISA::ArmStaticInst::shift_rm_rs()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">ArmISA::ArmStaticInst::shiftReg64()</a>, <a class="el" href="mem64_8cc_source.html#l00064">ArmISA::Memory64::startDisassembly()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00050">MipsISA::ProcessInfo::task()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00070">X86ISA::ProcessInfo::task()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00077">AlphaISA::ProcessInfo::task()</a>, <a class="el" href="arm_2stacktrace_8cc_source.html#l00070">ArmISA::ProcessInfo::task()</a>, <a class="el" href="memtest_8cc_source.html#l00218">MemTest::tick()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="ide__ctrl_8cc_source.html#l00610">IdeController::unserialize()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="packet_8hh_source.html#l01187">Packet::writeData()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00146">ItsProcess::writeDeviceTable()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00168">ItsProcess::writeIrqCollectionTable()</a>, <a class="el" href="smbios_8cc_source.html#l00217">X86ISA::SMBios::SMBiosTable::writeOut()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>, and <a class="el" href="etherpkt_8hh_source.html#l00084">EthPacketData::~EthPacketData()</a>.</p>

</div>
</div>
<a id="a69e28f06812aa6c5448f233454ab8370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e28f06812aa6c5448f233454ab8370">&#9670;&nbsp;</a></span>baseHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::baseHigh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00916">916</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a01f546d133ff120ebbe9bcf447aa06d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f546d133ff120ebbe9bcf447aa06d7">&#9670;&nbsp;</a></span>baseLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 39, 16 &gt; X86ISA::baseLow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00917">917</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4e5e42400476ee5eab2c98423c952aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5e42400476ee5eab2c98423c952aa5">&#9670;&nbsp;</a></span>bd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; X86ISA::bd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00652">652</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a271320dd7f110043d826a566060904ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271320dd7f110043d826a566060904ff">&#9670;&nbsp;</a></span>bottom3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2,0&gt; X86ISA::bottom3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00178">178</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aac7fcf2b380f30b58f6af351a12e73cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7fcf2b380f30b58f6af351a12e73cb">&#9670;&nbsp;</a></span>bs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; X86ISA::bs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00653">653</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="af486e4f7c30ebc7e5c303851012a212c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af486e4f7c30ebc7e5c303851012a212c">&#9670;&nbsp;</a></span>bsp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::bsp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01054">1054</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gem5__to__tlm_8cc_source.html#l00126">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::pec()</a>, and <a class="el" href="gem5__to__tlm_8cc_source.html#l00391">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::recvRespRetry()</a>.</p>

</div>
</div>
<a id="af40ac8924419907af3b58bbd3c230b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40ac8924419907af3b58bbd3c230b66">&#9670;&nbsp;</a></span>bt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; X86ISA::bt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00654">654</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a2fc612902f4d8bf06e448e8675838e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc612902f4d8bf06e448e8675838e04">&#9670;&nbsp;</a></span>btf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::btf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00717">717</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a660cfeba34a88c3ab1d83458635da91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660cfeba34a88c3ab1d83458635da91d">&#9670;&nbsp;</a></span>c</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 42 &gt; X86ISA::c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00935">935</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a18af1a2804d5939ac912b1fe06a14bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af1a2804d5939ac912b1fe06a14bba">&#9670;&nbsp;</a></span>ccFlagMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t X86ISA::ccFlagMask = <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a89d2ca06e846e5b2c0ef949bda2abcae">PFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92ad9034eab6edaaff1fa51e060cbd25687">AFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a643e6449b53be8c69dada7b48013f7c9">ZFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a3a6f0ff4d9eccd17546d889faf4ecd9d">SFBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00273">setRFlags()</a>.</p>

</div>
</div>
<a id="a386ebde1d78bbad21aa02cc72ce2f344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386ebde1d78bbad21aa02cc72ce2f344">&#9670;&nbsp;</a></span>cd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;30&gt; X86ISA::cd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00597">597</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a8bf8071c4f8a872ed5b622ab44691793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf8071c4f8a872ed5b622ab44691793">&#9670;&nbsp;</a></span>cf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; X86ISA::cf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00553">553</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aaa07a85085afe7d226b1f2aab8c290fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa07a85085afe7d226b1f2aab8c290fc">&#9670;&nbsp;</a></span>cfofMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t X86ISA::cfofMask = <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92a64be2117dbd1d05d496afa0ebae76677">CFBit</a> | <a class="el" href="namespaceX86ISA.html#a7abe0a482d00b0ac6b2600a0f823fb92adb1b3e7239a7d452ba376470b64b8f0e">OFBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00068">68</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00273">setRFlags()</a>.</p>

</div>
</div>
<a id="a749793fafee6c9c40af6247a89e054ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749793fafee6c9c40af6247a89e054ac">&#9670;&nbsp;</a></span>count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 36, 32 &gt; X86ISA::count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00705">705</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="flash__device_8cc_source.html#l00165">FlashDevice::accessDevice()</a>, <a class="el" href="vcd_8cc_source.html#l00680">sc_gem5::VcdTraceFile::addTraceVal()</a>, <a class="el" href="commit__impl_8hh_source.html#l00978">DefaultCommit&lt; Impl &gt;::commitInsts()</a>, <a class="el" href="RubySlicc__Util_8hh_source.html#l00175">countBoolVec()</a>, <a class="el" href="fastmodel_2GIC_2gic_8cc_source.html#l00040">FastModel::SCGIC::Terminator::countUnbound()</a>, <a class="el" href="dma__device_8hh_source.html#l00236">DmaCallback::drain()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l02081">IGbE::drain()</a>, <a class="el" href="profile_8cc_source.html#l00124">FunctionProfile::dump()</a>, <a class="el" href="ufs__device_8cc_source.html#l01745">UFSHostDevice::finalUTP()</a>, <a class="el" href="dma__device_8hh_source.html#l00278">DmaCallback::getChunkEvent()</a>, <a class="el" href="multi__bit__sel__bloom__filter_8cc_source.html#l00066">BloomFilter::MultiBitSel::getCount()</a>, <a class="el" href="multi__bloom__filter_8cc_source.html#l00095">BloomFilter::Multi::getCount()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00253">Iris::ThreadContext::getCurrentInstCount()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="multi__bloom__filter_8cc_source.html#l00105">BloomFilter::Multi::getTotalCount()</a>, <a class="el" href="base_2filters_2base_8hh_source.html#l00141">BloomFilter::Base::getTotalCount()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="flash__device_8cc_source.html#l00112">FlashDevice::initializeFlash()</a>, <a class="el" href="multi__bloom__filter_8cc_source.html#l00083">BloomFilter::Multi::isSet()</a>, <a class="el" href="elf__object_8cc_source.html#l00289">ElfObject::loadSomeSymbols()</a>, <a class="el" href="ufs__device_8cc_source.html#l02121">UFSHostDevice::manageReadTransfer()</a>, <a class="el" href="ufs__device_8cc_source.html#l01932">UFSHostDevice::manageWriteTransfer()</a>, <a class="el" href="sim_2system_8hh_source.html#l00452">System::markWorkItem()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00146">MipsISA::Interrupts::onCpuTimerInterrupt()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00565">StackDistCalc::printStack()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="queued_8cc_source.html#l00254">QueuedPrefetcher::processMissingTranslations()</a>, <a class="el" href="simple__disk_8cc_source.html#l00064">SimpleDisk::read()</a>, <a class="el" href="intel__8254__timer_8cc_source.html#l00136">Intel8254Timer::Counter::read()</a>, <a class="el" href="ufs__device_8cc_source.html#l00692">UFSHostDevice::UFSSCSIDevice::readFlash()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01664">readvFunc()</a>, <a class="el" href="flash__device_8cc_source.html#l00353">FlashDevice::remap()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00112">Iris::ThreadContext::remove()</a>, <a class="el" href="ufs__device_8cc_source.html#l01231">UFSHostDevice::requestHandler()</a>, <a class="el" href="futex__map_8hh_source.html#l00243">FutexMap::requeue()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01218">rmdirFunc()</a>, <a class="el" href="design__rtl_8h_source.html#l00040">SC_MODULE()</a>, <a class="el" href="ufs__device_8cc_source.html#l00161">UFSHostDevice::UFSSCSIDevice::SCSICMDHandle()</a>, <a class="el" href="ufs__device_8cc_source.html#l01522">UFSHostDevice::SCSIResume()</a>, <a class="el" href="flash__device_8cc_source.html#l00523">FlashDevice::serialize()</a>, <a class="el" href="page__table_8cc_source.html#l00173">EmulationPageTable::serialize()</a>, <a class="el" href="sinic_8cc_source.html#l01251">Sinic::Device::serialize()</a>, <a class="el" href="activity_8hh_source.html#l00086">ActivityRecorder::setActivityCount()</a>, <a class="el" href="2bit__local_8hh_source.html#l00097">LocalBP::squash()</a>, <a class="el" href="ufs__device_8cc_source.html#l00675">UFSHostDevice::UFSSCSIDevice::statusCheck()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2cpu_8cc_source.html#l00073">Iris::BaseCPU::totalInsts()</a>, <a class="el" href="ufs__device_8cc_source.html#l00719">UFSHostDevice::UFSHostDevice()</a>, <a class="el" href="flash__device_8cc_source.html#l00546">FlashDevice::unserialize()</a>, <a class="el" href="page__table_8cc_source.html#l00189">EmulationPageTable::unserialize()</a>, <a class="el" href="activity_8cc_source.html#l00153">ActivityRecorder::validate()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00140">sc_gem5::Process::waitCount()</a>, <a class="el" href="futex__map_8hh_source.html#l00144">FutexMap::wakeup()</a>, <a class="el" href="ufs__device_8cc_source.html#l00706">UFSHostDevice::UFSSCSIDevice::writeFlash()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01704">writevFunc()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="a72bc6cade5394aaa88c6a989736e4821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72bc6cade5394aaa88c6a989736e4821">&#9670;&nbsp;</a></span>counterMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,24&gt; X86ISA::counterMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00811">811</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a25ad8fccd76d45e4897094d7f9e325d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ad8fccd76d45e4897094d7f9e325d1">&#9670;&nbsp;</a></span>cpl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5, 4&gt; X86ISA::cpl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00582">582</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a50aa17654226217d0d6e65ac7c936737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50aa17654226217d0d6e65ac7c936737">&#9670;&nbsp;</a></span>CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::CS = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab82926f56e4689419085b85f68360592">CSOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00045">45</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="chpt12_81_2ram_8h_source.html#l00043">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a3e5430b40e1ce5328010d0fe49d10beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5430b40e1ce5328010d0fe49d10beb">&#9670;&nbsp;</a></span>CurThreadInfoImplemented</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool X86ISA::CurThreadInfoImplemented = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00058">58</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="aa147d4e7284ed71b45494e6d1637ee8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa147d4e7284ed71b45494e6d1637ee8a">&#9670;&nbsp;</a></span>CurThreadInfoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::CurThreadInfoReg = -1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00059">59</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="ae1521b94bdeabcd7c4b298e7725dd185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1521b94bdeabcd7c4b298e7725dd185">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 54 &gt; X86ISA::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00146">146</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a03c73052dc4bb07197075e78a167462e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c73052dc4bb07197075e78a167462e">&#9670;&nbsp;</a></span>de</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::de</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00637">637</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, and <a class="el" href="output_8cc_source.html#l00292">OutputDirectory::remove()</a>.</p>

</div>
</div>
<a id="a127656c314351c06cd7cd77b30d5fd96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127656c314351c06cd7cd77b30d5fd96">&#9670;&nbsp;</a></span>decodeVal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::decodeVal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00076">76</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="aeeb3cc37c1457363675bd7cefb25f2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeb3cc37c1457363675bd7cefb25f2ee">&#9670;&nbsp;</a></span>defAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 12&gt; X86ISA::defAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00587">587</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a618785340dc4b830632074a8556081f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618785340dc4b830632074a8556081f2">&#9670;&nbsp;</a></span>defaultSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::defaultSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00990">990</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac6e760c4fed7deb330d4c35c23bc66a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e760c4fed7deb330d4c35c23bc66a7">&#9670;&nbsp;</a></span>defOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9, 8&gt; X86ISA::defOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00585">585</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a685db8d76e0003c3f39d137989de5b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685db8d76e0003c3f39d137989de5b42">&#9670;&nbsp;</a></span>deliveryMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 10, 8 &gt; X86ISA::deliveryMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00047">47</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>.</p>

</div>
</div>
<a id="a87dc9cc7cb8a2595d095c336837b5d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dc9cc7cb8a2595d095c336837b5d2b">&#9670;&nbsp;</a></span>deliveryStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; X86ISA::deliveryStatus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00096">96</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

</div>
</div>
<a id="aa49a1e243decf460110b2436025d8823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49a1e243decf460110b2436025d8823">&#9670;&nbsp;</a></span>destination</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::destination</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00045">45</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="GarnetSyntheticTraffic_8cc_source.html#l00185">GarnetSyntheticTraffic::generatePkt()</a>, <a class="el" href="ufs__device_8cc_source.html#l02086">UFSHostDevice::readDevice()</a>, and <a class="el" href="ufs__device_8cc_source.html#l01706">UFSHostDevice::transferDone()</a>.</p>

</div>
</div>
<a id="a2bbd9b21bc5cbf8cfc0a474a57925ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bbd9b21bc5cbf8cfc0a474a57925ea9">&#9670;&nbsp;</a></span>destMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 11 &gt; X86ISA::destMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00048">48</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>.</p>

</div>
</div>
<a id="af83fc19f2c615126bf3188f1ff90ff5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83fc19f2c615126bf3188f1ff90ff5c">&#9670;&nbsp;</a></span>destShorthand</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 18&gt; X86ISA::destShorthand</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apic_8hh_source.html#l00099">99</a> of file <a class="el" href="apic_8hh_source.html">apic.hh</a>.</p>

</div>
</div>
<a id="a31bf2cd336077daaae2bdbeef0176332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bf2cd336077daaae2bdbeef0176332">&#9670;&nbsp;</a></span>df</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; X86ISA::df</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00569">569</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a946898e86e5f0b60c3ce62ac0740d117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946898e86e5f0b60c3ce62ac0740d117">&#9670;&nbsp;</a></span>disA20M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::disA20M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00839">839</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a2cce238873219753f7bce5be177ed584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cce238873219753f7bce5be177ed584">&#9670;&nbsp;</a></span>dpl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 46, 45 &gt; X86ISA::dpl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00928">928</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="afbb3db65d6086803364e3307820f4803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb3db65d6086803364e3307820f4803">&#9670;&nbsp;</a></span>DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::DS = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a420b44e1d7f35b17c275c31aac25c9b4">DSOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00046">46</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a0ca5e25122bfd70d3d1e254b5a53df8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca5e25122bfd70d3d1e254b5a53df8f">&#9670;&nbsp;</a></span>E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,0&gt; X86ISA::E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00053">53</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00325">ArmISA::ArmStaticInst::cSwap()</a>.</p>

</div>
</div>
<a id="add94976f9091df7440777936476768c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add94976f9091df7440777936476768c1">&#9670;&nbsp;</a></span>e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 42 &gt; X86ISA::e</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00755">755</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00326">dumpKvm()</a>.</p>

</div>
</div>
<a id="ae3c9000a9459a63251c0f6ce5a31b2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c9000a9459a63251c0f6ce5a31b2ff">&#9670;&nbsp;</a></span>ecf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::ecf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00551">551</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ad3db92722e5fcbaa3625c921fed56e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3db92722e5fcbaa3625c921fed56e3c">&#9670;&nbsp;</a></span>eipv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::eipv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00711">711</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a9c198fbee44f4233f22501e7b55eee5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c198fbee44f4233f22501e7b55eee5d">&#9670;&nbsp;</a></span>em</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::em</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00604">604</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tcp__iface_8hh_source.html#l00120">TCPIface::anyislistening()</a>, <a class="el" href="Consumer_8cc_source.html#l00034">Consumer::scheduleEvent()</a>, <a class="el" href="Consumer_8cc_source.html#l00040">Consumer::scheduleEventAbsolute()</a>, and <a class="el" href="intel__8254__timer_8hh_source.html#l00212">Intel8254Timer::~Intel8254Timer()</a>.</p>

</div>
</div>
<a id="abf668290ea60ece3471a69afe5042b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf668290ea60ece3471a69afe5042b2c">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 22 &gt; X86ISA::en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00768">768</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ad4cfc73c7653c162e9856cb0859b17b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cfc73c7653c162e9856cb0859b17b0">&#9670;&nbsp;</a></span>enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; X86ISA::enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01053">1053</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pmu_8cc_source.html#l00446">ArmISA::PMU::PMUEvent::attachEvent()</a>, <a class="el" href="systemc_2core_2process_8hh_source.html#l00081">sc_gem5::Process::disabled()</a>, <a class="el" href="sc__process__handle_8hh_source.html#l00167">sc_core::sc_process_handle::operator=()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">Gicv3CPUInterface::setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00425">ArmISA::PMU::updateAllCounters()</a>, and <a class="el" href="gic__v3__distributor_8cc_source.html#l00507">Gicv3Distributor::write()</a>.</p>

</div>
</div>
<a id="ab254f637a43f005ffce9fdbb73fa6500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab254f637a43f005ffce9fdbb73fa6500">&#9670;&nbsp;</a></span>enter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::enter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00848">848</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a73acd8fdc23e4e519d5ed964740a5da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73acd8fdc23e4e519d5ed964740a5da5">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::ES = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a6dc4604ead13d5535e5b3faeb83571fd">ESOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00047">47</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="aa26ce8273822ffb8e9f8052a02cda3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26ce8273822ffb8e9f8052a02cda3fc">&#9670;&nbsp;</a></span>esi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::esi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00861">861</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aab41e04413e99ef16a7438eeff1446a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab41e04413e99ef16a7438eeff1446a0">&#9670;&nbsp;</a></span>et</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::et</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00602">602</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="abcc35514577b246c7c9eb6fd7c227c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc35514577b246c7c9eb6fd7c227c62">&#9670;&nbsp;</a></span>eventMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::eventMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00802">802</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1d7b1aefeb0ba5e276e1e6379cfda554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7b1aefeb0ba5e276e1e6379cfda554">&#9670;&nbsp;</a></span>exit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::exit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00850">850</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="SimpleATTarget1_8h_source.html#l00151">SimpleATTarget1::beginResponse()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00239">MultiSocketSimpleSwitchAT::bwPEQcb()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00197">MultiSocketSimpleSwitchAT::initiatorNBTransport()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00221">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::initiatorNBTransport()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00168">MultiSocketSimpleSwitchAT::initiatorNBTransport_core()</a>, <a class="el" href="RoutingUnit_8cc_source.html#l00069">RoutingUnit::lookupRoutingTable()</a>, <a class="el" href="marshal_8cc_source.html#l00048">main()</a>, <a class="el" href="ExplicitATTarget_8h_source.html#l00056">ExplicitATTarget::myNBTransport()</a>, <a class="el" href="SimpleATTarget2_8h_source.html#l00069">SimpleATTarget2::myNBTransport()</a>, <a class="el" href="SimpleATTarget1_8h_source.html#l00073">SimpleATTarget1::myNBTransport()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00228">SimpleLTInitiator_ext::myNBTransport()</a>, <a class="el" href="SimpleATInitiator2_8h_source.html#l00253">SimpleATInitiator2::myNBTransport()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00255">SimpleATInitiator1::myNBTransport()</a>, <a class="el" href="trace__cpu_8hh_source.html#l00460">TraceCPU::FixedRetryGen::name()</a>, <a class="el" href="trace__cpu_8hh_source.html#l00893">TraceCPU::ElasticDataGen::name()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00099">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::RequestThread()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00168">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::ResponseThread()</a>, <a class="el" href="SimpleLTInitiator__ext_8h_source.html#l00133">SimpleLTInitiator_ext::run()</a>, <a class="el" href="SimpleATInitiator2_8h_source.html#l00179">SimpleATInitiator2::run()</a>, <a class="el" href="SimpleATInitiator1_8h_source.html#l00183">SimpleATInitiator1::run()</a>, <a class="el" href="sinic_8cc_source.html#l00695">Sinic::Device::rxKick()</a>, <a class="el" href="ns__gige_8cc_source.html#l01040">NSGigE::rxKick()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00217">ArmISA::ArmStaticInst::shift_carry_imm()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00257">ArmISA::ArmStaticInst::shift_carry_rs()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00057">ArmISA::ArmStaticInst::shift_rm_imm()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00177">ArmISA::ArmStaticInst::shift_rm_rs()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00092">ArmISA::ArmStaticInst::shiftReg64()</a>, <a class="el" href="MultiSocketSimpleSwitchAT_8h_source.html#l00224">MultiSocketSimpleSwitchAT::targetNBTransport()</a>, <a class="el" href="SimpleBusAT_8h_source.html#l00245">SimpleBusAT&lt; NR_OF_INITIATORS, NR_OF_TARGETS &gt;::targetNBTransport()</a>, <a class="el" href="sinic_8cc_source.html#l01011">Sinic::Device::txKick()</a>, <a class="el" href="ns__gige_8cc_source.html#l01467">NSGigE::txKick()</a>, and <a class="el" href="symtest_8cc_source.html#l00041">usage()</a>.</p>

</div>
</div>
<a id="a7105fd49a7e7608076993108cc4213d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7105fd49a7e7608076993108cc4213d4">&#9670;&nbsp;</a></span>expandDown</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; X86ISA::expandDown</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00998">998</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="acd73ce2879d5fb27b0f1924eefffb446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd73ce2879d5fb27b0f1924eefffb446">&#9670;&nbsp;</a></span>ezf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::ezf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00549">549</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aec36fab34631b9ec70f204ffbe7bb626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec36fab34631b9ec70f204ffbe7bb626">&#9670;&nbsp;</a></span>fe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; X86ISA::fe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00754">754</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1694b6c0c22d3596b07e8812bcb7a546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1694b6c0c22d3596b07e8812bcb7a546">&#9670;&nbsp;</a></span>ffxsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; X86ISA::ffxsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00788">788</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a7f50f72dd53d68d3b6b07043958e103d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f50f72dd53d68d3b6b07043958e103d">&#9670;&nbsp;</a></span>fix</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::fix</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00682">682</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa9a4d1399863269d35247363c0707927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a4d1399863269d35247363c0707927">&#9670;&nbsp;</a></span>FlagShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::FlagShift = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ldstflags_8hh_source.html#l00052">52</a> of file <a class="el" href="ldstflags_8hh_source.html">ldstflags.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="Sequencer_8cc_source.html#l00517">Sequencer::makeRequest()</a>, <a class="el" href="GPUCoalescer_8cc_source.html#l00694">GPUCoalescer::makeRequest()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01125">X86ISA::GpuTLB::pagingProtectionChecks()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="aad4603728c1d57172adedd134a1aa1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4603728c1d57172adedd134a1aa1d3">&#9670;&nbsp;</a></span>FramePointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::FramePointerReg = INTREG_RBP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00093">93</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a9d661ae140c356f9383e5d25bc9131c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d661ae140c356f9383e5d25bc9131c0">&#9670;&nbsp;</a></span>FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::FS = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aa3495de38eba74619b5df7092bbb6876">FSOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00048">48</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="adb37a5e5037915847a7703a0351a5a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb37a5e5037915847a7703a0351a5a39">&#9670;&nbsp;</a></span>fsgsbase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; X86ISA::fsgsbase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00627">627</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a947238611fa6ff4b5dc48a0f600f31cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947238611fa6ff4b5dc48a0f600f31cb">&#9670;&nbsp;</a></span>g</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 55 &gt; X86ISA::g</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00144">144</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00902">X86ISA::SegDescriptorLimit::setter()</a>.</p>

</div>
</div>
<a id="a3812143f7840720bb2e56f6b26f3e59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3812143f7840720bb2e56f6b26f3e59f">&#9670;&nbsp;</a></span>g0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::g0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00659">659</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a80f46d997b35d2bb2a4becb272bd2167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f46d997b35d2bb2a4becb272bd2167">&#9670;&nbsp;</a></span>g1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::g1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00661">661</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="acb1020b78606a663cf93ff1c0d1baadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1020b78606a663cf93ff1c0d1baadd">&#9670;&nbsp;</a></span>g2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::g2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00663">663</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a79c2d9d60a784fc04d63861f1c702d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c2d9d60a784fc04d63861f1c702d65">&#9670;&nbsp;</a></span>g3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; X86ISA::g3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00665">665</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="afad1bfbd9b283b8048a29bbe18db5703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad1bfbd9b283b8048a29bbe18db5703">&#9670;&nbsp;</a></span>gd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; X86ISA::gd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00668">668</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aca25a752542884c3ed09598d49f1447c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca25a752542884c3ed09598d49f1447c">&#9670;&nbsp;</a></span>GDTVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::GDTVirtAddr = 0xffff800000001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a5d3c5a2dfa0806d90bcbb0b66d31a690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3c5a2dfa0806d90bcbb0b66d31a690">&#9670;&nbsp;</a></span>ge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; X86ISA::ge</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00667">667</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4037b1891345dbb729af0b7a594c7553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4037b1891345dbb729af0b7a594c7553">&#9670;&nbsp;</a></span>granularity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; X86ISA::granularity</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00993">993</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ae339d33fe28339e359d28c9f8229b444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae339d33fe28339e359d28c9f8229b444">&#9670;&nbsp;</a></span>GS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::GS = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a2189df4b82d65b38e3cd0beafe3d4274">GSOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00049">49</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a1b15c7793b4a28407009e079782acbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b15c7793b4a28407009e079782acbaf">&#9670;&nbsp;</a></span>GuestByteOrder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> X86ISA::GuestByteOrder = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00050">50</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00085">X86ISA::ProcessInfo::pid()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00048">readSymbol()</a>, and <a class="el" href="x86_2stacktrace_8cc_source.html#l00070">X86ISA::ProcessInfo::task()</a>.</p>

</div>
</div>
<a id="a8a60415c8d6f83377a462bb924e51c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a60415c8d6f83377a462bb924e51c3a">&#9670;&nbsp;</a></span>H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,8&gt; X86ISA::H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00057">57</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="ae914a909c6a89a6a604c908ef1bb932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae914a909c6a89a6a604c908ef1bb932a">&#9670;&nbsp;</a></span>HasUnalignedMemAcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool X86ISA::HasUnalignedMemAcc = true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00056">56</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="af4b0aba25b0fa2ecd1b0a4d8560e9e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b0aba25b0fa2ecd1b0a4d8560e9e68">&#9670;&nbsp;</a></span>IDTVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::IDTVirtAddr = 0xffff800000002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00068">68</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="ab9d855bdf981520272fd8c2219dbd039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d855bdf981520272fd8c2219dbd039">&#9670;&nbsp;</a></span>index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,3&gt; X86ISA::index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00095">95</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="apic_8hh_source.html#l00075">APIC_IN_SERVICE()</a>, <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>, <a class="el" href="apic_8hh_source.html#l00081">APIC_TRIGGER_MODE()</a>, <a class="el" href="cpuid_8hh_source.html#l00054">X86ISA::CpuidResult::CpuidResult()</a>, <a class="el" href="float_8hh_source.html#l00125">FLOATREG_FPR()</a>, <a class="el" href="float_8hh_source.html#l00143">FLOATREG_MICROFP()</a>, <a class="el" href="float_8hh_source.html#l00119">FLOATREG_MMX()</a>, <a class="el" href="float_8hh_source.html#l00131">FLOATREG_XMM_LOW()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">handleIprWrite()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>, <a class="el" href="int_8hh_source.html#l00168">INTREG_FOLDED()</a>, <a class="el" href="int_8hh_source.html#l00162">INTREG_IMPLICIT()</a>, <a class="el" href="int_8hh_source.html#l00156">INTREG_MICRO()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00413">MISCREG_CR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00420">MISCREG_DR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00491">MISCREG_IORR_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00499">MISCREG_IORR_MASK()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00459">MISCREG_MC_ADDR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00443">MISCREG_MC_CTL()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00467">MISCREG_MC_MISC()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00451">MISCREG_MC_STATUS()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00427">MISCREG_MTRR_PHYS_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00435">MISCREG_MTRR_PHYS_MASK()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00483">MISCREG_PERF_EVT_CTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00475">MISCREG_PERF_EVT_SEL()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00521">MISCREG_SEG_EFF_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00507">MISCREG_SEG_SEL()</a>, <a class="el" href="i82094aa_8cc_source.html#l00156">X86ISA::I82094AA::readReg()</a>, and <a class="el" href="i82094aa_8cc_source.html#l00131">X86ISA::I82094AA::writeReg()</a>.</p>

</div>
</div>
<a id="ae07ab1d90116fc02676ecd498c60f8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07ab1d90116fc02676ecd498c60f8ff">&#9670;&nbsp;</a></span>IntAddrPrefixCPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::IntAddrPrefixCPUID = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x100000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00068">68</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="acc5288e54e9aea4ad412ccc93203bed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc5288e54e9aea4ad412ccc93203bed7">&#9670;&nbsp;</a></span>IntAddrPrefixIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::IntAddrPrefixIO = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x300000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00070">70</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="a0945f0041ce4d2db0bdd6651ee0a6f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0945f0041ce4d2db0bdd6651ee0a6f71">&#9670;&nbsp;</a></span>IntAddrPrefixMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::IntAddrPrefixMask = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffff00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00067">67</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="a1443ba2a3a09993c948627d33345b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1443ba2a3a09993c948627d33345b893">&#9670;&nbsp;</a></span>IntAddrPrefixMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::IntAddrPrefixMSR = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x200000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00069">69</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="a38cd2c02a0c3095c565b22ef7797c101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cd2c02a0c3095c565b22ef7797c101">&#9670;&nbsp;</a></span>intEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; X86ISA::intEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00808">808</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="acbb766c97721a2da20b95b7a60146a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb766c97721a2da20b95b7a60146a67">&#9670;&nbsp;</a></span>intf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; X86ISA::intf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00570">570</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a44f3f11e08cb52ce3f8d0cf2e1ee026b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f3f11e08cb52ce3f8d0cf2e1ee026b">&#9670;&nbsp;</a></span>IntFoldBit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const IntRegIndex X86ISA::IntFoldBit = (IntRegIndex)(1 &lt;&lt; 6)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00153">153</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2isa_8hh_source.html#l00092">X86ISA::ISA::flattenIntIndex()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00107">X86ISA::X86StaticInst::merge()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00137">X86ISA::X86StaticInst::pick()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00158">X86ISA::X86StaticInst::signedPick()</a>.</p>

</div>
</div>
<a id="abd26f2148c383b9ea45892872fc35c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd26f2148c383b9ea45892872fc35c2e">&#9670;&nbsp;</a></span>inv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23&gt; X86ISA::inv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00810">810</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00127">BasePrefetcher::observeAccess()</a>.</p>

</div>
</div>
<a id="aec245b5a91e1e33a5b7b1c0b4cec41dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec245b5a91e1e33a5b7b1c0b4cec41dd">&#9670;&nbsp;</a></span>iopl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13, 12&gt; X86ISA::iopl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00567">567</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a6f97a9d11890cf41651a546c60c7f2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f97a9d11890cf41651a546c60c7f2de">&#9670;&nbsp;</a></span>IST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;35, 32&gt; X86ISA::IST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01020">1020</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a52a510687bc0408a9413f6d07c8b2f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a510687bc0408a9413f6d07c8b2f9a">&#9670;&nbsp;</a></span>ISTVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::ISTVirtAddr = 0xffff800000004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00071">71</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, and <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">m5PageFault()</a>.</p>

</div>
</div>
<a id="a4d078113113d7bd7320066dbe3537784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d078113113d7bd7320066dbe3537784">&#9670;&nbsp;</a></span>L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7, 0&gt; X86ISA::L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00059">59</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2process_8cc_source.html#l00074">ArmProcess32::ArmProcess32()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00088">ArmProcess64::ArmProcess64()</a>, <a class="el" href="table__walker_8cc_source.html#l01601">ArmISA::TableWalker::doLongDescriptor()</a>, <a class="el" href="cpu_2kvm_2device_8hh_source.html#l00118">KvmDevice::ioctl()</a>, <a class="el" href="vm_8hh_source.html#l00233">Kvm::ioctl()</a>, <a class="el" href="perfevent_8hh_source.html#l00357">PerfKvmCounter::ioctl()</a>, <a class="el" href="vm_8hh_source.html#l00515">KvmVM::ioctl()</a>, <a class="el" href="cpu_2kvm_2base_8hh_source.html#l00570">BaseKvmCPU::ioctl()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00052">MipsProcess::MipsProcess()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00052">PowerProcess::PowerProcess()</a>, <a class="el" href="table__walker_8cc_source.html#l00753">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00084">RiscvProcess32::RiscvProcess32()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00072">RiscvProcess64::RiscvProcess64()</a>, and <a class="el" href="sparc_2pagetable_8cc_source.html#l00056">SparcISA::TlbEntry::unserialize()</a>.</p>

</div>
</div>
<a id="a9eb4552c3edbad6f94fb44b6f5b18aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb4552c3edbad6f94fb44b6f5b18aac">&#9670;&nbsp;</a></span>l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; X86ISA::l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00922">922</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a6c4d7299aa524e432b60f50ae39ccc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4d7299aa524e432b60f50ae39ccc56">&#9670;&nbsp;</a></span>l1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::l1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00660">660</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a0707a299c97092d54129863964d4d817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0707a299c97092d54129863964d4d817">&#9670;&nbsp;</a></span>l2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::l2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00662">662</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a5fd608db78072e76cb2004d8b625df04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd608db78072e76cb2004d8b625df04">&#9670;&nbsp;</a></span>l3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; X86ISA::l3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00664">664</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a96b46c13a5c841b1df34823fb457d746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b46c13a5c841b1df34823fb457d746">&#9670;&nbsp;</a></span>le</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::le</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00666">666</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sensitivity_8cc_source.html#l00223">sc_gem5::DynamicSensitivityEventOrList::notifyWork()</a>.</p>

</div>
</div>
<a id="ae2e1625979f9632bc178e7bb4512efb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e1625979f9632bc178e7bb4512efb0">&#9670;&nbsp;</a></span>legacy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::legacy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00611">611</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a8e69383c01059fb60ff7b1219d8f4915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e69383c01059fb60ff7b1219d8f4915">&#9670;&nbsp;</a></span>len0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19, 18&gt; X86ISA::len0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00670">670</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="endian__conv_8hh_source.html#l00547">tlm::loop_word1()</a>, <a class="el" href="endian__conv_8hh_source.html#l00618">tlm::tlm_from_hostendian_word()</a>, and <a class="el" href="endian__conv_8hh_source.html#l00661">tlm::tlm_to_hostendian_word()</a>.</p>

</div>
</div>
<a id="a2359a2d807e9f1468fe8ff60ff485adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2359a2d807e9f1468fe8ff60ff485adc">&#9670;&nbsp;</a></span>len1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;23, 22&gt; X86ISA::len1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00672">672</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a3bd401a84338237e2b636ac2a06ef2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd401a84338237e2b636ac2a06ef2cf">&#9670;&nbsp;</a></span>len2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;27, 26&gt; X86ISA::len2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00674">674</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="adff2c93606f59c46a7377cd25d200efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff2c93606f59c46a7377cd25d200efc">&#9670;&nbsp;</a></span>len3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 30&gt; X86ISA::len3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00676">676</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="acabdf99084eaf74c35035a9175ec3aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabdf99084eaf74c35035a9175ec3aee">&#9670;&nbsp;</a></span>level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 14 &gt; X86ISA::level</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00049">49</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8hh_source.html#l00172">X86ISA::Interrupts::clockPeriod()</a>, <a class="el" href="trie_8hh_source.html#l00086">Trie&lt; Key, Value &gt;::Node::dump()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00193">SparcISA::Interrupts::getInterrupt()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00213">StackDistCalc::getSum()</a>, <a class="el" href="sparc_2interrupts_8hh_source.html#l00089">SparcISA::Interrupts::InterruptLevel()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00500">SparcISA::SparcFaultBase::invoke()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01014">WalkCache::lookup()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01192">WalkCache::pickEntryIdxToReplace()</a>, <a class="el" href="smmu__v3__caches_8cc_source.html#l01164">WalkCache::pickSetIdx()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00514">StackDistCalc::sanityCheckTree()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01819">setsockoptFunc()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00882">SMMUTranslationProcess::translateStage1And2()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00938">SMMUTranslationProcess::translateStage2()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00099">StackDistCalc::updateSum()</a>, <a class="el" href="stack__dist__calc_8cc_source.html#l00188">StackDistCalc::updateSumsLeavesToRoot()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00650">SMMUTranslationProcess::walkCacheLookup()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00691">SMMUTranslationProcess::walkCacheUpdate()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00732">SMMUTranslationProcess::walkStage1And2()</a>, <a class="el" href="smmu__v3__transl_8cc_source.html#l00816">SMMUTranslationProcess::walkStage2()</a>, and <a class="el" href="smmu__v3__caches_8hh_source.html#l00307">WalkCache::~WalkCache()</a>.</p>

</div>
</div>
<a id="a44cce9583f40230afeb02fabfc00f13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cce9583f40230afeb02fabfc00f13c">&#9670;&nbsp;</a></span>limit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBitfieldType.html">BitfieldType</a>&lt; <a class="el" href="classX86ISA_1_1SegDescriptorLimit.html">SegDescriptorLimit</a> &gt; X86ISA::limit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00926">926</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__uint__base_8cc_source.html#l00377">sc_dt::sc_uint_base::check_value()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00391">sc_dt::sc_int_base::check_value()</a>, <a class="el" href="arch_2x86_2linux_2process_8cc_source.html#l00160">EndBitUnion()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00892">X86ISA::SegDescriptorLimit::getter()</a>, <a class="el" href="mem__footprint_8cc_source.html#l00093">MemFootprintProbe::insertAddr()</a>, <a class="el" href="dictionary__compressor_8hh_source.html#l00701">DictionaryCompressor&lt; T &gt;::DeltaPattern&lt; DeltaSizeBits &gt;::isValidDelta()</a>, <a class="el" href="protoio_8cc_source.html#l00177">ProtoInputStream::read()</a>, <a class="el" href="sc__report__handler_8cc_source.html#l00157">sc_core::sc_report_handler::stop_after()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="ae010c4258a1e0a131c329cd2dcbc5b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae010c4258a1e0a131c329cd2dcbc5b2e">&#9670;&nbsp;</a></span>limitHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 51, 48 &gt; X86ISA::limitHigh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00924">924</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aec416fc338faf06a9b9f009cfb1e8ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec416fc338faf06a9b9f009cfb1e8ec3">&#9670;&nbsp;</a></span>limitLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 0 &gt; X86ISA::limitLow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00925">925</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac0af66dc74adf694d34d13c3aa94f6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0af66dc74adf694d34d13c3aa94f6bf">&#9670;&nbsp;</a></span>lma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; X86ISA::lma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00785">785</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab1fa6213b90a8e024224bbd1c8d08260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fa6213b90a8e024224bbd1c8d08260">&#9670;&nbsp;</a></span>lme</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::lme</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00784">784</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa1991b265b6bfb8ce77629e532f2615a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1991b265b6bfb8ce77629e532f2615a">&#9670;&nbsp;</a></span>LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::LO = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aad927dfa37256c6b2c6807b46ff78418">Lock</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00054">54</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a3602a84263018ec1678e4c621162d76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3602a84263018ec1678e4c621162d76f">&#9670;&nbsp;</a></span>lock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::lock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00079">79</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="dist__iface_8cc_source.html#l00087">DistIface::Sync::abort()</a>, <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00261">sc_gem5::Scheduler::asyncRequestUpdate()</a>, <a class="el" href="simulate_8cc_source.html#l00180">doSimLoop()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00353">BaseKvmCPU::drain()</a>, <a class="el" href="drain_8cc_source.html#l00188">DrainManager::drainableCount()</a>, <a class="el" href="dist__iface_8cc_source.html#l00242">DistIface::SyncNode::progress()</a>, <a class="el" href="dist__iface_8cc_source.html#l00201">DistIface::SyncSwitch::progress()</a>, <a class="el" href="drain_8cc_source.html#l00159">DrainManager::registerDrainable()</a>, <a class="el" href="dist__iface_8cc_source.html#l00270">DistIface::SyncNode::requestCkpt()</a>, <a class="el" href="dist__iface_8cc_source.html#l00281">DistIface::SyncNode::requestExit()</a>, <a class="el" href="dist__iface_8cc_source.html#l00848">DistIface::SyncNode::requestStopSync()</a>, <a class="el" href="dist__iface_8cc_source.html#l00126">DistIface::SyncNode::run()</a>, <a class="el" href="dist__iface_8cc_source.html#l00158">DistIface::SyncSwitch::run()</a>, <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00328">sc_gem5::Scheduler::runUpdate()</a>, <a class="el" href="eventq_8cc_source.html#l00204">EventQueue::serviceOne()</a>, <a class="el" href="drain_8cc_source.html#l00168">DrainManager::unregisterDrainable()</a>, and <a class="el" href="barrier_8hh_source.html#l00065">Barrier::wait()</a>.</p>

</div>
</div>
<a id="a84dec1f8627ab2a3c11ae169223bd23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84dec1f8627ab2a3c11ae169223bd23f">&#9670;&nbsp;</a></span>longl1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::longl1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00124">124</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a73b5bdd01bef1bac6ed8e3db5c9ca687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b5bdd01bef1bac6ed8e3db5c9ca687">&#9670;&nbsp;</a></span>longl2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 21&gt; X86ISA::longl2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00125">125</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a6938b74061ca75ad6edc8e4b8fedbe77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6938b74061ca75ad6edc8e4b8fedbe77">&#9670;&nbsp;</a></span>longl3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;38, 30&gt; X86ISA::longl3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00126">126</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a2bf112ef782c6ed45e6564f579bf322a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf112ef782c6ed45e6564f579bf322a">&#9670;&nbsp;</a></span>longl4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;47, 39&gt; X86ISA::longl4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00127">127</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="af2eff814fce3fcccb6dbb6e13808a964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2eff814fce3fcccb6dbb6e13808a964">&#9670;&nbsp;</a></span>longMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::longMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00991">991</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a2dfa56e6387602785f0a3adf2c0970ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfa56e6387602785f0a3adf2c0970ff">&#9670;&nbsp;</a></span>longPdtb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::longPdtb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00615">615</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac62d7e267bfc73b468aeb279c1fa8d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62d7e267bfc73b468aeb279c1fa8d83">&#9670;&nbsp;</a></span>m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4, 0&gt; X86ISA::m</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00115">115</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a3a801d0a728552f9b9952acd5dab25e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a801d0a728552f9b9952acd5dab25e8">&#9670;&nbsp;</a></span>mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00798">798</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00072">X86ISA::RemoteGDB::acc()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00106">X86ISA::ISA::clear()</a>, <a class="el" href="x86_2decoder_8cc_source.html#l00694">X86ISA::Decoder::decode()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00083">decodeAddr()</a>, <a class="el" href="x86_2decoder_8hh_source.html#l00111">X86ISA::Decoder::getImmediate()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l01094">X86ISA::I386Process::getSyscallArg()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00892">X86ISA::SegDescriptorLimit::getter()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">handleIprWrite()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00192">X86ISA::Interrupts::read()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00155">X86ISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00902">X86ISA::SegDescriptorLimit::setter()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00282">X86ISA::Walker::WalkerState::stepWalk()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>, <a class="el" href="i8259_8cc_source.html#l00097">X86ISA::I8259::write()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00209">X86ISA::Interrupts::write()</a>.</p>

</div>
</div>
<a id="a336953def735d28ebdd6be7e0f4977ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336953def735d28ebdd6be7e0f4977ab">&#9670;&nbsp;</a></span>mcaErrorCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::mcaErrorCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00762">762</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="acee21970b20a443a574040514883193e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee21970b20a443a574040514883193e">&#9670;&nbsp;</a></span>mce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; X86ISA::mce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00634">634</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a2fd2700706801316ce56a34b203d56c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd2700706801316ce56a34b203d56c9">&#9670;&nbsp;</a></span>MCGCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::MCGCP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00706">706</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab320bfba5aa46039e2e2c5e5f4300f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab320bfba5aa46039e2e2c5e5f4300f09">&#9670;&nbsp;</a></span>mcip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::mcip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00712">712</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a900855247f267f4b05e3360071c04981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900855247f267f4b05e3360071c04981">&#9670;&nbsp;</a></span>mfdm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; X86ISA::mfdm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00816">816</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a8953a24c1c33406cc256214d95c15144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8953a24c1c33406cc256214d95c15144">&#9670;&nbsp;</a></span>miscv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;59&gt; X86ISA::miscv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00767">767</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a08b2fda9706e2b338df3e80c8bf4ecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b2fda9706e2b338df3e80c8bf4ecac">&#9670;&nbsp;</a></span>MMIORegionPhysAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::MMIORegionPhysAddr = 0xffff0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00074">74</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a25a1ee3b11803ada7dbd9ed091ef9591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a1ee3b11803ada7dbd9ed091ef9591">&#9670;&nbsp;</a></span>MMIORegionVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::MMIORegionVirtAddr = 0xffffc90000000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00073">73</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a6bb3d720f4e5ec46eb4af0de146eea93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb3d720f4e5ec46eb4af0de146eea93">&#9670;&nbsp;</a></span>mod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::mod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00088">88</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="intelmp_8cc_source.html#l00437">X86ISA::IntelMP::CompatAddrSpaceMod::writeOut()</a>.</p>

</div>
</div>
<a id="a28b3c7b393a2cd6b24d730c390ef6194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b3c7b393a2cd6b24d730c390ef6194">&#9670;&nbsp;</a></span>modelSpecificCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31,16&gt; X86ISA::modelSpecificCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00763">763</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a759bebc26e373529b445df6821cacf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759bebc26e373529b445df6821cacf1b">&#9670;&nbsp;</a></span>mp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::mp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00605">605</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="global__memory__pipeline_8cc_source.html#l00063">GlobalMemPipeline::exec()</a>.</p>

</div>
</div>
<a id="a7bc24b3cbc37b86996d22a27f1522c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc24b3cbc37b86996d22a27f1522c92">&#9670;&nbsp;</a></span>msrMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceX86ISA.html#abf53f7a91fcb19b52871de0333bd8b79">MsrMap</a> X86ISA::msrMap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map between MSR addresses and their corresponding misc registers. </p>
<dl class="section note"><dt>Note</dt><dd>This map is usually only used when enumeration of supported MSRs is needed (e.g., in virtualized CPUs). Code that needs to look-up specific MSRs should use <a class="el" href="namespaceX86ISA.html#a77954bc6dc0c8aa5f896b43194bf0de0" title="Find and return the misc reg corresponding to an MSR address. ">msrAddrToIndex()</a>. </dd></dl>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01542">X86KvmCPU::getMsrIntersection()</a>, <a class="el" href="msr_8cc_source.html#l00149">msrAddrToIndex()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00918">X86KvmCPU::updateKvmStateMSRs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01103">X86KvmCPU::updateThreadContextMSRs()</a>.</p>

</div>
</div>
<a id="a7ed905fbbcbefb2dacf6c3d38f1144f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed905fbbcbefb2dacf6c3d38f1144f1">&#9670;&nbsp;</a></span>msrMapData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const MsrMap::value_type X86ISA::msrMapData[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="msr_8cc_source.html#l00038">38</a> of file <a class="el" href="msr_8cc_source.html">msr.cc</a>.</p>

</div>
</div>
<a id="a10d1caea70b32cf5b93fbca12b22d6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d1caea70b32cf5b93fbca12b22d6e1">&#9670;&nbsp;</a></span>msrMapSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned X86ISA::msrMapSize = sizeof(<a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>) / sizeof(<a class="el" href="namespaceX86ISA.html#a7ed905fbbcbefb2dacf6c3d38f1144f1">msrMapData</a>[0])</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="msr_8cc_source.html#l00144">144</a> of file <a class="el" href="msr_8cc_source.html">msr.cc</a>.</p>

</div>
</div>
<a id="a002e32f98c6698e99bb6730f8182eb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002e32f98c6698e99bb6730f8182eb52">&#9670;&nbsp;</a></span>mvdm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; X86ISA::mvdm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00817">817</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1e150065b555c2473f1adbfe313872e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e150065b555c2473f1adbfe313872e1">&#9670;&nbsp;</a></span>nameString</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char X86ISA::nameString[<a class="el" href="namespaceX86ISA.html#aacbb9e01db697a0c751696f8cf52f13f">nameStringSize</a>] = &quot;Fake M5 x86_64 CPU&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00075">75</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

</div>
</div>
<a id="aacbb9e01db697a0c751696f8cf52f13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbb9e01db697a0c751696f8cf52f13f">&#9670;&nbsp;</a></span>nameStringSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::nameStringSize = 48</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00074">74</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpuid_8cc_source.html#l00089">doCpuid()</a>.</p>

</div>
</div>
<a id="afbf8c1ab4b2bb44eacfb56dd78fc85ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf8c1ab4b2bb44eacfb56dd78fc85ed">&#9670;&nbsp;</a></span>ne</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::ne</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00601">601</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ae8cd0033c14aa8a889aff145c2b34a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cd0033c14aa8a889aff145c2b34a9a">&#9670;&nbsp;</a></span>norml1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 12&gt; X86ISA::norml1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00133">133</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a2044e9643841d049225c8edd35a18792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044e9643841d049225c8edd35a18792">&#9670;&nbsp;</a></span>norml2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 22&gt; X86ISA::norml2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00134">134</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a1cf5b4afb5a2320f33dfaeb4515d7ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf5b4afb5a2320f33dfaeb4515d7ba1">&#9670;&nbsp;</a></span>nt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;14&gt; X86ISA::nt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00566">566</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a7f749eb400ab8f2d4100480aafad20cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f749eb400ab8f2d4100480aafad20cf">&#9670;&nbsp;</a></span>NumCCRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumCCRegs = <a class="el" href="namespaceX86ISA.html#a675e38a69510003f02081e1c844916daaca7be019c217a65904ed2d93b15cf5b3">NUM_CCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00061">61</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">copyRegs()</a>.</p>

</div>
</div>
<a id="a45beb415c66e266853d5919a438b793d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45beb415c66e266853d5919a438b793d">&#9670;&nbsp;</a></span>NumCRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumCRegs = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00061">61</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00413">MISCREG_CR()</a>.</p>

</div>
</div>
<a id="ac408ca4a20974cf0acf3d3bce4b695cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac408ca4a20974cf0acf3d3bce4b695cd">&#9670;&nbsp;</a></span>NumDRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumDRegs = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00062">62</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00420">MISCREG_DR()</a>.</p>

</div>
</div>
<a id="a13086a96202d92252670b697d1cf3b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13086a96202d92252670b697d1cf3b03">&#9670;&nbsp;</a></span>NumFloatRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumFloatRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    <a class="code" href="namespaceX86ISA.html#ae27ab4b4cee8dde7f0284acfcf346808">NumMMXRegs</a> + 2 * <a class="code" href="namespaceX86ISA.html#a6b2152f3f8987d7b703366600c580411">NumXMMRegs</a> + <a class="code" href="namespaceX86ISA.html#a5baf8dba5d0256a386951344f76c5eac">NumMicroFpRegs</a> + 8</div><div class="ttc" id="namespaceX86ISA_html_a5baf8dba5d0256a386951344f76c5eac"><div class="ttname"><a href="namespaceX86ISA.html#a5baf8dba5d0256a386951344f76c5eac">X86ISA::NumMicroFpRegs</a></div><div class="ttdeci">const int NumMicroFpRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00059">x86_traits.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae27ab4b4cee8dde7f0284acfcf346808"><div class="ttname"><a href="namespaceX86ISA.html#ae27ab4b4cee8dde7f0284acfcf346808">X86ISA::NumMMXRegs</a></div><div class="ttdeci">const int NumMMXRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00057">x86_traits.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6b2152f3f8987d7b703366600c580411"><div class="ttname"><a href="namespaceX86ISA.html#a6b2152f3f8987d7b703366600c580411">X86ISA::NumXMMRegs</a></div><div class="ttdeci">const int NumXMMRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00058">x86_traits.hh:58</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00067">67</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">copyRegs()</a>.</p>

</div>
</div>
<a id="a8c26fc9a0030d9a3249977c91387e569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c26fc9a0030d9a3249977c91387e569">&#9670;&nbsp;</a></span>NumImplicitIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumImplicitIntRegs = 6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00049">49</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>.</p>

</div>
</div>
<a id="a5aee408c32d1473df171d805de3b9fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aee408c32d1473df171d805de3b9fc5">&#9670;&nbsp;</a></span>NumIntArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumIntArchRegs = NUM_INTREGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00059">59</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a044cd8816a0fb22fae5132da6ef37800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044cd8816a0fb22fae5132da6ef37800">&#9670;&nbsp;</a></span>NumIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumIntRegs = <a class="el" href="namespaceX86ISA.html#a5aee408c32d1473df171d805de3b9fc5">NumIntArchRegs</a> + <a class="el" href="namespaceX86ISA.html#a023e0e87af3d59f79675ef12a418e816">NumMicroIntRegs</a> + <a class="el" href="namespaceX86ISA.html#a8c26fc9a0030d9a3249977c91387e569">NumImplicitIntRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00060">60</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00235">copyRegs()</a>.</p>

</div>
</div>
<a id="a5baf8dba5d0256a386951344f76c5eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5baf8dba5d0256a386951344f76c5eac">&#9670;&nbsp;</a></span>NumMicroFpRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumMicroFpRegs = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00059">59</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>.</p>

</div>
</div>
<a id="a023e0e87af3d59f79675ef12a418e816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023e0e87af3d59f79675ef12a418e816">&#9670;&nbsp;</a></span>NumMicroIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumMicroIntRegs = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00047">47</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>, and <a class="el" href="int_8hh_source.html#l00162">INTREG_IMPLICIT()</a>.</p>

</div>
</div>
<a id="a644bc02e5e9de3dc735ae2cac4c30c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644bc02e5e9de3dc735ae2cac4c30c09">&#9670;&nbsp;</a></span>NumMiscRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumMiscRegs = <a class="el" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1d140b599f19d58fc0cb7ea417da7e">NUM_MISCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00057">57</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2isa_8cc_source.html#l00106">X86ISA::ISA::clear()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00398">X86ISA::ISA::serialize()</a>, and <a class="el" href="x86_2isa_8cc_source.html#l00404">X86ISA::ISA::unserialize()</a>.</p>

</div>
</div>
<a id="ae27ab4b4cee8dde7f0284acfcf346808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27ab4b4cee8dde7f0284acfcf346808">&#9670;&nbsp;</a></span>NumMMXRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumMMXRegs = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00057">57</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>.</p>

</div>
</div>
<a id="a9867dd2f491f54f4f280007f0b451926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9867dd2f491f54f4f280007f0b451926">&#9670;&nbsp;</a></span>NumSegments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumSegments = 6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00064">64</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

</div>
</div>
<a id="ae8cab7f2f5857a4787bc26c516eadef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cab7f2f5857a4787bc26c516eadef9">&#9670;&nbsp;</a></span>NumSysSegments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumSysSegments = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00065">65</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

</div>
</div>
<a id="ab64026231694825066c055c665924fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64026231694825066c055c665924fec">&#9670;&nbsp;</a></span>NumVecElemPerVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned X86ISA::NumVecElemPerVecReg = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00104">104</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a04bcb766f4fbbd6f67b8419941c7bc27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bcb766f4fbbd6f67b8419941c7bc27">&#9670;&nbsp;</a></span>NumVecPredRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumVecPredRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00083">83</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="aee726621caa50d811e8317f11c35c380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee726621caa50d811e8317f11c35c380">&#9670;&nbsp;</a></span>NumVecRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumVecRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00081">81</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a6b2152f3f8987d7b703366600c580411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2152f3f8987d7b703366600c580411">&#9670;&nbsp;</a></span>NumXMMRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::NumXMMRegs = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00058">58</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>.</p>

</div>
</div>
<a id="a62e15901fe4f2052335cc46726189376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e15901fe4f2052335cc46726189376">&#9670;&nbsp;</a></span>nw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29&gt; X86ISA::nw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00598">598</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1ff6ba7e9cb05d8293ddacbefdd52d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff6ba7e9cb05d8293ddacbefdd52d79">&#9670;&nbsp;</a></span>nxe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; X86ISA::nxe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00786">786</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a2976edb136e7d5061ba37e1b5fa14e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2976edb136e7d5061ba37e1b5fa14e5f">&#9670;&nbsp;</a></span>of</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;11&gt; X86ISA::of</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00568">568</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">MISCREG_SEG_ATTR()</a>, and <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>.</p>

</div>
</div>
<a id="aa7ffdfdf3f16527ea967dc9c763a6335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ffdfdf3f16527ea967dc9c763a6335">&#9670;&nbsp;</a></span>offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01026">1026</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpuid_8cc_source.html#l00089">doCpuid()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00131">X86ISA::Interrupts::findRegArrayMSB()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00058">handleIprRead()</a>, <a class="el" href="x86_2mmapped__ipr_8hh_source.html#l00075">handleIprWrite()</a>, <a class="el" href="i82094aa_8hh_source.html#l00093">X86ISA::I82094AA::params()</a>, <a class="el" href="i8237_8cc_source.html#l00037">X86ISA::I8237::read()</a>, <a class="el" href="i8254_8cc_source.html#l00052">X86ISA::I8254::read()</a>, <a class="el" href="i82094aa_8cc_source.html#l00093">X86ISA::I82094AA::read()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00192">X86ISA::Interrupts::read()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00304">X86ISA::Interrupts::recvMessage()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="i8237_8cc_source.html#l00072">X86ISA::I8237::write()</a>, <a class="el" href="i8254_8cc_source.html#l00068">X86ISA::I8254::write()</a>, <a class="el" href="i82094aa_8cc_source.html#l00112">X86ISA::I82094AA::write()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00209">X86ISA::Interrupts::write()</a>, <a class="el" href="intelmp_8cc_source.html#l00193">X86ISA::IntelMP::ConfigTable::writeOut()</a>, <a class="el" href="smbios_8cc_source.html#l00217">X86ISA::SMBios::SMBiosTable::writeOut()</a>, and <a class="el" href="smbios_8cc_source.html#l00096">X86ISA::SMBios::SMBiosStructure::writeOutStrings()</a>.</p>

</div>
</div>
<a id="a41ab0d27d9625dd9a91f4b9b92ea0514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ab0d27d9625dd9a91f4b9b92ea0514">&#9670;&nbsp;</a></span>offsetHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::offsetHigh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01003">1003</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a526ea6c6a115f5f40def1a3d2beb6454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526ea6c6a115f5f40def1a3d2beb6454">&#9670;&nbsp;</a></span>offsetLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15, 0 &gt; X86ISA::offsetLow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01004">1004</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="af8e86224ce0e6fecc60302dce314a81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e86224ce0e6fecc60302dce314a81d">&#9670;&nbsp;</a></span>OO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::OO = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2aceec6c3c7b9d11353749c440fee34218">OperandSizeOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00052">52</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a4007a753f3efe061571f1c4ce2e5114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4007a753f3efe061571f1c4ce2e5114f">&#9670;&nbsp;</a></span>op</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::op</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00080">80</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="timing__expr_8cc_source.html#l00089">TimingExprUn::eval()</a>, <a class="el" href="timing__expr_8cc_source.html#l00124">TimingExprBin::eval()</a>, <a class="el" href="arch_2hsail_2insts_2pseudo__inst_8cc_source.html#l00080">HsailISA::Call::execPseudoInst()</a>, <a class="el" href="amo_8hh_source.html#l00130">RiscvISA::AtomicGenericOp&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00282">ArmISA::AtomicGeneric2Op&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00302">ArmISA::AtomicGeneric3Op&lt; T &gt;::execute()</a>, <a class="el" href="mem64_8hh_source.html#l00324">ArmISA::AtomicGenericPair3Op&lt; T &gt;::execute()</a>, <a class="el" href="operand_8cc_source.html#l00213">findRegDataType()</a>, <a class="el" href="fplib_8hh_source.html#l00069">ArmISA::FPCRRounding()</a>, <a class="el" href="fplib_8cc_source.html#l04069">ArmISA::fplibRoundInt()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00334">futexFunc()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00285">ArmSystem::haveSemihosting()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="operand_8hh_source.html#l00618">RegAddrOperand&lt; RegOperandType &gt;::init()</a>, <a class="el" href="operand_8cc_source.html#l00444">LabelOperand::init()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00100">osf_getsysinfoFunc()</a>, <a class="el" href="arch_2alpha_2linux_2process_8cc_source.html#l00129">osf_setsysinfoFunc()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="statistics_8hh_source.html#l02312">Stats::UnaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02358">Stats::BinaryNode&lt; Op &gt;::result()</a>, <a class="el" href="statistics_8hh_source.html#l02454">Stats::SumNode&lt; Op &gt;::result()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00098">ArmISA::ArmStaticInst::satInt()</a>, <a class="el" href="cycle__model_8h_source.html#l00136">SC_MODULE()</a>, <a class="el" href="crypto_8hh_source.html#l00115">ArmISA::Crypto::sigma1()</a>, <a class="el" href="arch_2hsail_2insts_2mem_8hh_source.html#l00962">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;::StInst()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00103">sys_getsysinfoFunc()</a>, <a class="el" href="arch_2mips_2linux_2process_8cc_source.html#l00132">sys_setsysinfoFunc()</a>, <a class="el" href="statistics_8hh_source.html#l02390">Stats::BinaryNode&lt; Op &gt;::total()</a>, <a class="el" href="statistics_8hh_source.html#l02470">Stats::SumNode&lt; Op &gt;::total()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00131">ArmISA::ArmStaticInst::uSatInt()</a>, and <a class="el" href="vfp_8hh_source.html#l00265">ArmISA::vfpFpToFixed()</a>.</p>

</div>
</div>
<a id="aea9fbab71662ba06cf536e05edfaaad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9fbab71662ba06cf536e05edfaaad1">&#9670;&nbsp;</a></span>os</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; X86ISA::os</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00805">805</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="bitunion_8hh_source.html#l00425">BitfieldBackend::bitfieldBackendPrinter()</a>, <a class="el" href="mshr_8hh_source.html#l00524">MSHR::delay()</a>, <a class="el" href="sc__fifo_8hh_source.html#l00170">sc_core::sc_fifo&lt; T &gt;::dump()</a>, <a class="el" href="sc__signal_8hh_source.html#l00218">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_logic, WRITER_POLICY &gt;::dump()</a>, <a class="el" href="trie_8hh_source.html#l00356">Trie&lt; Addr, uint32_t &gt;::dump()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="o3_2thread__state_8hh_source.html#l00156">O3ThreadState&lt; Impl &gt;::dumpFuncProfile()</a>, <a class="el" href="simple__thread_8cc_source.html#l00164">SimpleThread::dumpFuncProfile()</a>, <a class="el" href="ide__ctrl_8hh_source.html#l00066">IdeController::EndBitUnion()</a>, <a class="el" href="mem64_8hh_source.html#l00122">ArmISA::Memory64::fetchMicroop()</a>, <a class="el" href="output_8cc_source.html#l00258">OutputDirectory::findOrCreate()</a>, <a class="el" href="module_8hh_source.html#l00062">sc_gem5::UniqueNameGen::gen()</a>, <a class="el" href="cxx__manager_8hh_source.html#l00239">CxxConfigManager::getObject()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00052">PowerISA::PowerStaticInst::insertCRField()</a>, <a class="el" href="pipe__data_8hh_source.html#l00156">Minor::BranchData::isBranch()</a>, <a class="el" href="mshr_8hh_source.html#l00269">MSHR::TargetList::isReset()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00299">ArmISA::MemoryReg::MemoryReg()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l00930">Minor::LSQ::StoreBuffer::minorTrace()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00064">MsrBase::MsrBase()</a>, <a class="el" href="output_8cc_source.html#l00220">OutputDirectory::open()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00063">Minor::operator&lt;&lt;()</a>, <a class="el" href="sc__main_8cc_source.html#l00181">sc_core::operator&lt;&lt;()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00187">GenericISA::operator&lt;&lt;()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00239">operator&lt;&lt;()</a>, <a class="el" href="sc__bit_8hh_source.html#l00366">sc_dt::operator&lt;&lt;()</a>, <a class="el" href="bitunion_8hh_source.html#l00455">operator&lt;&lt;()</a>, <a class="el" href="channel_2aggregate_2rgb_8h_source.html#l00045">rgb_t::operator==()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00121">Minor::InstId::operator==()</a>, <a class="el" href="write__queue__entry_8hh_source.html#l00162">WriteQueueEntry::popTarget()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l00143">sc_dt::sc_bitref_r&lt; X &gt;::print()</a>, <a class="el" href="sc__fifo_8hh_source.html#l00162">sc_core::sc_fifo&lt; T &gt;::print()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00210">sc_dt::sc_uint_bitref_r::print()</a>, <a class="el" href="sc__signal_8hh_source.html#l00216">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_logic, WRITER_POLICY &gt;::print()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00222">sc_dt::sc_int_bitref_r::print()</a>, <a class="el" href="sc__bit_8hh_source.html#l00245">sc_dt::sc_bit::print()</a>, <a class="el" href="sc__logic_8hh_source.html#l00251">sc_dt::sc_logic::print()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00350">sc_dt::sc_uint_subref_r::print()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00369">sc_dt::sc_int_subref_r::print()</a>, <a class="el" href="sc__concatref_8hh_source.html#l00419">sc_dt::sc_concatref::print()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00447">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::print()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l00656">sc_dt::sc_unsigned_bitref_r::print()</a>, <a class="el" href="sc__signed_8hh_source.html#l00748">sc_dt::sc_signed_bitref_r::print()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l00797">sc_dt::sc_unsigned_subref_r::print()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00852">sc_dt::sc_uint_base::print()</a>, <a class="el" href="sc__signed_8hh_source.html#l00888">sc_dt::sc_signed_subref_r::print()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00929">sc_dt::sc_int_base::print()</a>, <a class="el" href="sc__unsigned_8hh_source.html#l01117">sc_dt::sc_unsigned::print()</a>, <a class="el" href="sc__signed_8hh_source.html#l01212">sc_dt::sc_signed::print()</a>, <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00198">ArmISA::Memory::printDest()</a>, <a class="el" href="linux_2events_8cc_source.html#l00102">Linux::DmesgDumpEvent::process()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="linux_2events_8cc_source.html#l00115">Linux::KernelPanicEvent::process()</a>, <a class="el" href="minor_2func__unit_8hh_source.html#l00204">Minor::QueuedInst::QueuedInst()</a>, <a class="el" href="minor_2lsq_8hh_source.html#l00213">Minor::LSQ::LSQRequest::setSkipped()</a>, <a class="el" href="write__queue__entry_8hh_source.html#l00083">WriteQueueEntry::TargetList::TargetList()</a>, <a class="el" href="vcd_8cc_source.html#l00138">sc_gem5::VcdTraceValBase::vcdType()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00533">PseudoInst::writefile()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>, and <a class="el" href="printable_8hh_source.html#l00048">Printable::~Printable()</a>.</p>

</div>
</div>
<a id="ae1afe53a995f6b6bc4924d6ffa6f5186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1afe53a995f6b6bc4924d6ffa6f5186">&#9670;&nbsp;</a></span>osfxsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;9&gt; X86ISA::osfxsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00631">631</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ae56d14df642b43b4c2fb65c391d5aceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56d14df642b43b4c2fb65c391d5aceb">&#9670;&nbsp;</a></span>osxmmexcpt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; X86ISA::osxmmexcpt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00629">629</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a12b89078490e1f6895b01b9d4f9d0578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b89078490e1f6895b01b9d4f9d0578">&#9670;&nbsp;</a></span>otherInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;56,32&gt; X86ISA::otherInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00764">764</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="abd4ccacebcf9583c5010320624a5aca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4ccacebcf9583c5010320624a5aca9">&#9670;&nbsp;</a></span>over</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;62&gt; X86ISA::over</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00770">770</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="scfx__rep_8cc_source.html#l01863">sc_dt::scfx_rep::overflow()</a>, and <a class="el" href="sc__fxnum_8cc_source.html#l00428">sc_dt::overflow()</a>.</p>

</div>
</div>
<a id="a46f7df8299e6ae64913f3c80fd5a6854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f7df8299e6ae64913f3c80fd5a6854">&#9670;&nbsp;</a></span>p</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 1, 0 &gt; X86ISA::p</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00152">152</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gpu__tlb_8cc_source.html#l00063">X86ISA::GpuTLB::GpuTLB()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00598">X86ISA::Interrupts::Interrupts()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01033">X86ISA::GpuTLB::issueTLBLookup()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">m5PageFault()</a>, <a class="el" href="i8259_8hh_source.html#l00088">X86ISA::I8259::params()</a>, <a class="el" href="i82094aa_8hh_source.html#l00093">X86ISA::I82094AA::params()</a>, <a class="el" href="i8042_8hh_source.html#l00124">X86ISA::I8042::params()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01480">X86ISA::GpuTLB::CpuSidePort::recvFunctional()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00252">X86ISA::Interrupts::setRegNoEffect()</a>, <a class="el" href="intelmp_8hh_source.html#l00109">X86ISA::IntelMP::FloatingPointer::setTableAddr()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l01244">X86ISA::GpuTLB::translationReturn()</a>.</p>

</div>
</div>
<a id="af4a848b3d23669c64105f729ddc6b982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a848b3d23669c64105f729ddc6b982">&#9670;&nbsp;</a></span>pae</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::pae</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00635">635</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aca87eb0d02949b5a44a69398b9aac79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca87eb0d02949b5a44a69398b9aac79e">&#9670;&nbsp;</a></span>pael1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20, 12&gt; X86ISA::pael1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00129">129</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a7f387cdd958e3433c1cb6060084c9250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f387cdd958e3433c1cb6060084c9250">&#9670;&nbsp;</a></span>pael2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 21&gt; X86ISA::pael2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00130">130</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a5fe406aa2c107cffdcc8e757aba30781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe406aa2c107cffdcc8e757aba30781">&#9670;&nbsp;</a></span>pael3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 30&gt; X86ISA::pael3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00131">131</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a61d983e59d7802a1b7fc5421ee44330f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d983e59d7802a1b7fc5421ee44330f">&#9670;&nbsp;</a></span>paePdtb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 5&gt; X86ISA::paePdtb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00619">619</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab06693a31585903fad9ce8567a83b21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06693a31585903fad9ce8567a83b21e">&#9670;&nbsp;</a></span>PageBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PageBytes = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceX86ISA.html#a18b29ec0a6594e087634c3f0f8e261e7">PageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00053">53</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00346">X86ISA::Interrupts::getAddrRanges()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00163">X86ISA::I386Process::I386Process()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2pseudo__inst_8cc_source.html#l00065">m5PageFault()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, and <a class="el" href="arch_2x86_2process_8cc_source.html#l00129">X86ISA::X86_64Process::X86_64Process()</a>.</p>

</div>
</div>
<a id="a18b29ec0a6594e087634c3f0f8e261e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b29ec0a6594e087634c3f0f8e261e7">&#9670;&nbsp;</a></span>PageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PageShift = 12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2isa__traits_8hh_source.html#l00052">52</a> of file <a class="el" href="x86_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2pagetable_8hh_source.html#l00159">X86ISA::LongModePTE::paddr()</a>, and <a class="el" href="x86_2pagetable_8hh_source.html#l00194">X86ISA::LongModePTE::tableSize()</a>.</p>

</div>
</div>
<a id="a3c88ae09d665e83e793822366c78fc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c88ae09d665e83e793822366c78fc3f">&#9670;&nbsp;</a></span>paging</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; X86ISA::paging</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00583">583</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ade692919c8a70e885b984ce37193fb4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade692919c8a70e885b984ce37193fb4c">&#9670;&nbsp;</a></span>pb0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::pb0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00718">718</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac8d1f5a18f823b146d0b2ffd6df84479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d1f5a18f823b146d0b2ffd6df84479">&#9670;&nbsp;</a></span>pb1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::pb1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00719">719</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a5e978d1d4b1a072b804b562f83d19fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e978d1d4b1a072b804b562f83d19fbc">&#9670;&nbsp;</a></span>pb2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::pb2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00720">720</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a76c563ae1d6c668c3f630fd22113b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c563ae1d6c668c3f630fd22113b49b">&#9670;&nbsp;</a></span>pb3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5&gt; X86ISA::pb3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00721">721</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="afa683dbe03df6ce01bcbb5e1d4ed1494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa683dbe03df6ce01bcbb5e1d4ed1494">&#9670;&nbsp;</a></span>pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; X86ISA::pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00807">807</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2types_8hh_source.html#l00318">X86ISA::PCState::branching()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="microfpop_8hh_source.html#l00061">X86ISA::FpOp::FpOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00143">ImmOp::ImmOp()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00074">initCPU()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00109">X86ISA::X86Trap::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="microldstop_8hh_source.html#l00100">X86ISA::LdStOp::LdStOp()</a>, <a class="el" href="microldstop_8hh_source.html#l00133">X86ISA::LdStSplitOp::LdStSplitOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00127">McrrOp::McrrOp()</a>, <a class="el" href="micromediaop_8hh_source.html#l00118">X86ISA::MediaOpImm::MediaOpImm()</a>, <a class="el" href="micromediaop_8hh_source.html#l00097">X86ISA::MediaOpReg::MediaOpReg()</a>, <a class="el" href="arch_2power_2insts_2misc_8hh_source.html#l00047">PowerISA::MiscOp::MiscOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00279">MiscRegRegImmOp::MiscRegRegImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00108">MrrcOp::MrrcOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00050">MrsOp::MrsOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00077">MsrImmOp::MsrImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00091">MsrRegOp::MsrRegOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00315">RegImmImmOp::RegImmImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00158">RegImmOp::RegImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00189">RegImmRegOp::RegImmRegOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00353">RegImmRegShiftOp::RegImmRegShiftOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00297">RegMiscRegImmOp::RegMiscRegImmOp()</a>, <a class="el" href="microregop_8hh_source.html#l00085">X86ISA::RegOp::RegOp()</a>, <a class="el" href="microregop_8hh_source.html#l00107">X86ISA::RegOpImm::RegOpImm()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00333">RegRegImmImmOp::RegRegImmImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00261">RegRegImmOp::RegRegImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00173">RegRegOp::RegRegOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00207">RegRegRegImmOp::RegRegRegImmOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00244">RegRegRegOp::RegRegRegOp()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00226">RegRegRegRegOp::RegRegRegRegOp()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00150">X86ISA::I386Process::syscall()</a>, <a class="el" href="arch_2arm_2insts_2misc_8hh_source.html#l00369">UnknownOp::UnknownOp()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>.</p>

</div>
</div>
<a id="a27c2cdf4d7ce2614b746239fd6660bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c2cdf4d7ce2614b746239fd6660bb2">&#9670;&nbsp;</a></span>pcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;57&gt; X86ISA::pcc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00765">765</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a3e93317527662997ed193f40499ceeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e93317527662997ed193f40499ceeef">&#9670;&nbsp;</a></span>pcd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 4 &gt; X86ISA::pcd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00148">148</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a9b1d96701cfbe6d5de2d9a5af33d1748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1d96701cfbe6d5de2d9a5af33d1748">&#9670;&nbsp;</a></span>pce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::pce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00632">632</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a36ab9ee16dae956747f0221030c0e300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ab9ee16dae956747f0221030c0e300">&#9670;&nbsp;</a></span>pdtb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;31, 12&gt; X86ISA::pdtb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00617">617</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4b9d7730703ee08a82844859b8985e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9d7730703ee08a82844859b8985e8b">&#9670;&nbsp;</a></span>pe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; X86ISA::pe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00606">606</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gem5__to__tlm_8cc_source.html#l00432">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::nb_transport_bw()</a>, <a class="el" href="gem5__to__tlm_8cc_source.html#l00126">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::pec()</a>, <a class="el" href="gem5__to__tlm_8cc_source.html#l00284">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::recvTimingReq()</a>, and <a class="el" href="etherlink_8cc_source.html#l00202">EtherLink::Link::serialize()</a>.</p>

</div>
</div>
<a id="ab4cdd89b78dcad041bf86797edf3fc89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4cdd89b78dcad041bf86797edf3fc89">&#9670;&nbsp;</a></span>pf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; X86ISA::pf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00552">552</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="prefetch_2multi_8cc_source.html#l00070">MultiPrefetcher::getPacket()</a>, <a class="el" href="cache_8cc_source.html#l00327">Cache::handleTimingReqMiss()</a>, <a class="el" href="prefetch_2multi_8cc_source.html#l00059">MultiPrefetcher::nextPrefetchReadyTime()</a>, <a class="el" href="compute__unit_8cc_source.html#l01069">ComputeUnit::DTLBPort::recvTimingResp()</a>, and <a class="el" href="prefetch_2multi_8cc_source.html#l00052">MultiPrefetcher::setCache()</a>.</p>

</div>
</div>
<a id="a0d9f42dd36bf2b900e80c1dde939623c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9f42dd36bf2b900e80c1dde939623c">&#9670;&nbsp;</a></span>PFHandlerVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::PFHandlerVirtAddr = 0xffff800000005000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00072">72</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a7b6d14240cb4b445639d7adfac03cdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6d14240cb4b445639d7adfac03cdc8">&#9670;&nbsp;</a></span>pge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; X86ISA::pge</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00633">633</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4924cb7ed87bcb9e076467ea1d4553cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4924cb7ed87bcb9e076467ea1d4553cf">&#9670;&nbsp;</a></span>physAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::physAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00833">833</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="trace__cpu_8cc_source.html#l01435">TraceCPU::ElasticDataGen::GraphNode::writeElementAsTrace()</a>.</p>

</div>
</div>
<a id="a77220f970874bc0f8bb53c5311522404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77220f970874bc0f8bb53c5311522404">&#9670;&nbsp;</a></span>PhysAddrAPICRangeSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PhysAddrAPICRangeSize = 1 &lt;&lt; 12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00078">78</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2interrupts_8cc_source.html#l00356">X86ISA::Interrupts::getIntAddrRange()</a>, and <a class="el" href="x86__traits_8hh_source.html#l00100">x86InterruptAddress()</a>.</p>

</div>
</div>
<a id="ac7c91e5bbc5a9a0d8cc2839c09a3910a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c91e5bbc5a9a0d8cc2839c09a3910a">&#9670;&nbsp;</a></span>PhysAddrPrefixInterrupts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PhysAddrPrefixInterrupts = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xA000000000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00075">75</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

</div>
</div>
<a id="aed845654338270e50f411474fdac11ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed845654338270e50f411474fdac11ff">&#9670;&nbsp;</a></span>PhysAddrPrefixIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PhysAddrPrefixIO = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x8000000000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00072">72</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="a04058a50f473131ef649eb47fd811000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04058a50f473131ef649eb47fd811000">&#9670;&nbsp;</a></span>PhysAddrPrefixLocalAPIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PhysAddrPrefixLocalAPIC = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x2000000000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00074">74</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

</div>
</div>
<a id="ad4b5f057325fa90658d5c6cc929d61e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b5f057325fa90658d5c6cc929d61e5">&#9670;&nbsp;</a></span>PhysAddrPrefixPciConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::PhysAddrPrefixPciConfig = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xC000000000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__traits_8hh_source.html#l00073">73</a> of file <a class="el" href="x86__traits_8hh_source.html">x86_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2tlb_8cc_source.html#l00173">X86ISA::TLB::translateInt()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00277">X86ISA::GpuTLB::translateInt()</a>.</p>

</div>
</div>
<a id="ad959093d232a7c07ec84a7cab814fbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad959093d232a7c07ec84a7cab814fbf8">&#9670;&nbsp;</a></span>physbase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 51, 12 &gt; X86ISA::physbase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00730">730</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4e88fd81e6b2845283bbc3d4a7496a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e88fd81e6b2845283bbc3d4a7496a78">&#9670;&nbsp;</a></span>physmask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 51, 12 &gt; X86ISA::physmask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00735">735</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa31179f7b596bad7d4837c25d364dd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa31179f7b596bad7d4837c25d364dd50">&#9670;&nbsp;</a></span>present</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 0 &gt; X86ISA::present</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00994">994</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pagetable__walker_8hh_source.html#l00136">X86ISA::Walker::WalkerState::name()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00731">X86ISA::Walker::WalkerState::pageFault()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00322">X86ISA::PageFault::PageFault()</a>, <a class="el" href="PersistentTable_8cc_source.html#l00043">PersistentTable::persistentRequestLock()</a>, and <a class="el" href="x86_2pagetable_8hh_source.html#l00180">X86ISA::LongModePTE::reset()</a>.</p>

</div>
</div>
<a id="a2851f4b3706b3da9f52cdfc31d7c5dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2851f4b3706b3da9f52cdfc31d7c5dcf">&#9670;&nbsp;</a></span>prot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; X86ISA::prot</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00584">584</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l02370">socketFunc()</a>, and <a class="el" href="syscall__emul_8hh_source.html#l02390">socketpairFunc()</a>.</p>

</div>
</div>
<a id="ac403814ae7bc4cad41067f6777099ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac403814ae7bc4cad41067f6777099ab2">&#9670;&nbsp;</a></span>ps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; X86ISA::ps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00145">145</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a13340d08f224a75cf5987f1c3fff647f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13340d08f224a75cf5987f1c3fff647f">&#9670;&nbsp;</a></span>pse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::pse</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00636">636</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4c31b7768111b0f29686e4b383b858ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c31b7768111b0f29686e4b383b858ce">&#9670;&nbsp;</a></span>pvi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::pvi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00639">639</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a21abebcbde16235e38d7050976bac408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21abebcbde16235e38d7050976bac408">&#9670;&nbsp;</a></span>pwt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3 &gt; X86ISA::pwt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00149">149</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a4b54748809847ea4039f4569b554d362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b54748809847ea4039f4569b554d362">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00051">51</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim__tests_2srlatch_2testbench_8h_source.html#l00043">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a516a765f9fb98b2f7d4a96aaf866e585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516a765f9fb98b2f7d4a96aaf866e585">&#9670;&nbsp;</a></span>r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2 &gt; X86ISA::r</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00936">936</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00138">X86ISA::RemoteGDB::X86GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00108">X86ISA::RemoteGDB::AMD64GdbRegCache::getRegs()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00196">X86ISA::RemoteGDB::X86GdbRegCache::setRegs()</a>, and <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00160">X86ISA::RemoteGDB::AMD64GdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="a8870a3a3acec2be370108591202b0390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8870a3a3acec2be370108591202b0390">&#9670;&nbsp;</a></span>rd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::rd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00823">823</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4bbe9d70ed01c679311d44b1c9fdc90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbe9d70ed01c679311d44b1c9fdc90e">&#9670;&nbsp;</a></span>RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::RE = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a8d4af0244befea96688381ac246b3530">Rep</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00055">55</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="a2901_8h_source.html#l00046">SC_MODULE()</a>.</p>

</div>
</div>
<a id="a74d973380d2ee14d58b1bc04e4561ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d973380d2ee14d58b1bc04e4561ddb">&#9670;&nbsp;</a></span>readable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;13&gt; X86ISA::readable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00997">997</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a6c9f38e48611db30642897e93a05104c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9f38e48611db30642897e93a05104c">&#9670;&nbsp;</a></span>reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;5,3&gt; X86ISA::reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">89</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__record__v8_8cc_source.html#l00209">Trace::TarmacTracerRecordV8::addRegEntry()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00315">Trace::TarmacTracerRecord::addRegEntry()</a>, <a class="el" href="free__list_8hh_source.html#l00081">SimpleFreeList::addRegs()</a>, <a class="el" href="operand_8hh_source.html#l00689">RegAddrOperand&lt; RegOperandType &gt;::calcLane()</a>, <a class="el" href="operand_8hh_source.html#l00671">RegAddrOperand&lt; RegOperandType &gt;::calcVector()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00218">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="miscregs_8cc_source.html#l01120">ArmISA::canReadAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l00991">ArmISA::canReadCoprocReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01158">ArmISA::canWriteAArch64SysReg()</a>, <a class="el" href="miscregs_8cc_source.html#l01027">ArmISA::canWriteCoprocReg()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00183">Minor::Scoreboard::clearInstDests()</a>, <a class="el" href="hsail_2insts_2branch_8cc_source.html#l00073">HsailISA::decodeBr()</a>, <a class="el" href="hsail_2insts_2branch_8cc_source.html#l00043">HsailISA::decodeBrn()</a>, <a class="el" href="hsail_2insts_2branch_8cc_source.html#l00058">HsailISA::decodeCbr()</a>, <a class="el" href="mips_2stacktrace_8cc_source.html#l00198">MipsISA::StackTrace::decodePrologue()</a>, <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="operand_8hh_source.html#l00698">RegAddrOperand&lt; RegOperandType &gt;::disassemble()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, <a class="el" href="timing__expr_8cc_source.html#l00064">TimingExprReadIntReg::eval()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00154">Minor::Scoreboard::execSeqNumToWaitFor()</a>, <a class="el" href="operand_8cc_source.html#l00213">findRegDataType()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00088">RiscvISA::ISA::flattenCCIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00124">PowerISA::ISA::flattenCCIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00126">X86ISA::ISA::flattenCCIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00132">AlphaISA::ISA::flattenCCIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00175">MipsISA::ISA::flattenCCIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00245">SparcISA::ISA::flattenCCIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00533">ArmISA::ISA::flattenCCIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00084">RiscvISA::ISA::flattenFloatIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00098">X86ISA::ISA::flattenFloatIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00099">PowerISA::ISA::flattenFloatIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00107">AlphaISA::ISA::flattenFloatIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00150">MipsISA::ISA::flattenFloatIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00220">SparcISA::ISA::flattenFloatIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00505">ArmISA::ISA::flattenFloatIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00083">RiscvISA::ISA::flattenIntIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00093">PowerISA::ISA::flattenIntIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00101">AlphaISA::ISA::flattenIntIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00144">MipsISA::ISA::flattenIntIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00211">SparcISA::ISA::flattenIntIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00473">ArmISA::ISA::flattenIntIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00089">RiscvISA::ISA::flattenMiscIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00130">PowerISA::ISA::flattenMiscIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00132">X86ISA::ISA::flattenMiscIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00138">AlphaISA::ISA::flattenMiscIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00181">MipsISA::ISA::flattenMiscIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00251">SparcISA::ISA::flattenMiscIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00540">ArmISA::ISA::flattenMiscIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00086">RiscvISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00111">PowerISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00114">X86ISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00119">AlphaISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00162">MipsISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00232">SparcISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00519">ArmISA::ISA::flattenVecElemIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00085">RiscvISA::ISA::flattenVecIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00105">PowerISA::ISA::flattenVecIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00108">X86ISA::ISA::flattenVecIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00113">AlphaISA::ISA::flattenVecIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">MipsISA::ISA::flattenVecIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00226">SparcISA::ISA::flattenVecIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00512">ArmISA::ISA::flattenVecIndex()</a>, <a class="el" href="riscv_2isa_8hh_source.html#l00087">RiscvISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="power_2isa_8hh_source.html#l00117">PowerISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00120">X86ISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="alpha_2isa_8hh_source.html#l00125">AlphaISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00168">MipsISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00238">SparcISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00526">ArmISA::ISA::flattenVecPredIndex()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00113">KvmKernelGicV2::getGicReg()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00075">Iris::ArmThreadContext::getIsaPtr()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00232">X86ISA::Interrupts::getPort()</a>, <a class="el" href="regfile_8cc_source.html#l00188">PhysRegFile::getRegElemIds()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00359">ArmV8KvmCPU::getSysRegMap()</a>, <a class="el" href="simple__thread_8hh_source.html#l00699">SimpleThread::getWritableVecPredRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00192">Minor::ExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00318">CheckerCPU::getWritableVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00349">SimpleExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00654">SimpleThread::getWritableVecRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00168">Minor::ExecContext::getWritableVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00222">CheckerCPU::getWritableVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00230">SimpleExecContext::getWritableVecRegOperand()</a>, <a class="el" href="operand_8hh_source.html#l00618">RegAddrOperand&lt; RegOperandType &gt;::init()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00052">PowerISA::PowerStaticInst::insertCRField()</a>, <a class="el" href="intregs_8hh_source.html#l00464">ArmISA::intRegInMode()</a>, <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>, <a class="el" href="intregs_8hh_source.html#l00501">ArmISA::makeSP()</a>, <a class="el" href="intregs_8hh_source.html#l00509">ArmISA::makeZero()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00110">Minor::Scoreboard::markupInstDests()</a>, <a class="el" href="table__walker_8cc_source.html#l01251">ArmISA::TableWalker::memAttrsLPAE()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00107">X86ISA::X86StaticInst::merge()</a>, <a class="el" href="tarmac__record_8hh_source.html#l00224">Trace::TarmacTracerRecord::mergeCCEntry()</a>, <a class="el" href="gpu__nomali_8cc_source.html#l00372">CustomNoMaliGpu::onReset()</a>, <a class="el" href="inet_8hh_source.html#l00110">Net::EthAddr::operator uint64_t()</a>, <a class="el" href="miscregs_8cc_source.html#l01098">ArmISA::preUnflattenMiscReg()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="energy__ctrl_8cc_source.html#l00064">EnergyCtrl::read()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00192">X86ISA::Interrupts::read()</a>, <a class="el" href="sinic_8cc_source.html#l00212">Sinic::Device::read()</a>, <a class="el" href="ns__gige_8cc_source.html#l00187">NSGigE::read()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00326">CheckerCPU::readCCRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00368">SimpleExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00416">Minor::ExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00152">Minor::ExecContext::readFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00199">SimpleExecContext::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00200">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00144">Minor::ExecContext::readIntRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00178">SimpleExecContext::readIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00192">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00174">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00374">Minor::ExecContext::readMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00386">SimpleExecContext::readMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00485">CheckerCPU::readMiscRegOperand()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00367">X86ISA::Interrupts::readReg()</a>, <a class="el" href="cmos_8cc_source.html#l00086">X86ISA::Cmos::readRegister()</a>, <a class="el" href="mt_8hh_source.html#l00104">MipsISA::readRegOtherThread()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00242">CheckerCPU::readVec16BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00247">Minor::ExecContext::readVec16BitLaneOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00379">SimpleThread::readVec16BitLaneReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00251">CheckerCPU::readVec32BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00257">Minor::ExecContext::readVec32BitLaneOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00386">SimpleThread::readVec32BitLaneReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00260">CheckerCPU::readVec64BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00267">Minor::ExecContext::readVec64BitLaneOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00393">SimpleThread::readVec64BitLaneReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00233">CheckerCPU::readVec8BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00237">Minor::ExecContext::readVec8BitLaneOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00372">SimpleThread::readVec8BitLaneReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00680">SimpleThread::readVecElemFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00176">Minor::ExecContext::readVecElemOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00303">CheckerCPU::readVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00320">SimpleExecContext::readVecElemOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00667">SimpleThread::readVecLaneFlat()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00254">SimpleExecContext::readVecLaneOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00693">SimpleThread::readVecPredRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00184">Minor::ExecContext::readVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00310">CheckerCPU::readVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00340">SimpleExecContext::readVecPredRegOperand()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">Iris::ArmThreadContext::readVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00648">SimpleThread::readVecRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00160">Minor::ExecContext::readVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00211">CheckerCPU::readVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00220">SimpleExecContext::readVecRegOperand()</a>, <a class="el" href="minor_2scoreboard_8hh_source.html#l00094">Minor::Scoreboard::Scoreboard()</a>, <a class="el" href="sinic_8cc_source.html#l01251">Sinic::Device::serialize()</a>, <a class="el" href="regfile_8hh_source.html#l00366">PhysRegFile::setCCReg()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00377">SimpleExecContext::setCCRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00384">CheckerCPU::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00424">Minor::ExecContext::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00210">SimpleExecContext::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00375">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00127">KvmKernelGicV2::setGicReg()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00188">SimpleExecContext::setIntRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00200">Minor::ExecContext::setIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00366">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00762">ArmISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00185">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00382">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00395">SimpleExecContext::setMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00493">CheckerCPU::setMiscRegOperand()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00252">X86ISA::Interrupts::setRegNoEffect()</a>, <a class="el" href="mt_8hh_source.html#l00111">MipsISA::setRegOtherThread()</a>, <a class="el" href="simple__thread_8hh_source.html#l00686">SimpleThread::setVecElemFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00311">Minor::ExecContext::setVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00330">SimpleExecContext::setVecElemOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00403">CheckerCPU::setVecElemOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00674">SimpleThread::setVecLaneFlat()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00270">CheckerCPU::setVecLaneOperandT()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00278">Minor::ExecContext::setVecLaneOperandT()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00288">SimpleExecContext::setVecLaneOperandT()</a>, <a class="el" href="simple__thread_8hh_source.html#l00705">SimpleThread::setVecPredRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00225">Minor::ExecContext::setVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00358">SimpleExecContext::setVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00412">CheckerCPU::setVecPredRegOperand()</a>, <a class="el" href="simple__thread_8hh_source.html#l00660">SimpleThread::setVecRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00216">Minor::ExecContext::setVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00240">SimpleExecContext::setVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00393">CheckerCPU::setVecRegOperand()</a>, <a class="el" href="miscregs_8cc_source.html#l01070">ArmISA::snsBankedIndex()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00659">ArmISA::ISA::snsBankedIndex64()</a>, <a class="el" href="cpuid_8cc_source.html#l00078">stringToRegister()</a>, <a class="el" href="miscregs_8cc_source.html#l01114">ArmISA::unflattenMiscReg()</a>, <a class="el" href="sinic_8cc_source.html#l01366">Sinic::Device::unserialize()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00216">ArmV8KvmCPU::updateKvmState()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00650">ArmKvmCPU::updateKvmStateCoProc()</a>, <a class="el" href="arm__cpu_8cc_source.html#l00789">ArmKvmCPU::updateTCStateCoProc()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00282">ArmV8KvmCPU::updateThreadContext()</a>, <a class="el" href="energy__ctrl_8cc_source.html#l00150">EnergyCtrl::write()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00209">X86ISA::Interrupts::write()</a>, <a class="el" href="ns__gige_8cc_source.html#l00409">NSGigE::write()</a>, <a class="el" href="cmos_8cc_source.html#l00103">X86ISA::Cmos::writeRegister()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>, <a class="el" href="mc146818_8cc_source.html#l00113">MC146818::~MC146818()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="abc7e7750fa9b484b2cb526c4568b150b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7e7750fa9b484b2cb526c4568b150b">&#9670;&nbsp;</a></span>rep</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;6&gt; X86ISA::rep</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00078">78</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a742986e85d18fea2d7effa532f0c4b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742986e85d18fea2d7effa532f0c4b5a">&#9670;&nbsp;</a></span>repne</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;7&gt; X86ISA::repne</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00077">77</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="afc7eb1af72767902792164230a205c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc7eb1af72767902792164230a205c61">&#9670;&nbsp;</a></span>ReturnAddressReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::ReturnAddressReg = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00091">91</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2stacktrace_8cc_source.html#l00160">X86ISA::StackTrace::decodePrologue()</a>.</p>

</div>
</div>
<a id="a8c69be1fd564a0893357ec312e4175f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c69be1fd564a0893357ec312e4175f2">&#9670;&nbsp;</a></span>ReturnValueReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::ReturnValueReg = INTREG_RAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00092">92</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a87fc6253f0701816386ef43b5116ee62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fc6253f0701816386ef43b5116ee62">&#9670;&nbsp;</a></span>rf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; X86ISA::rf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00565">565</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac1c0e459041890ebd051a83379bb58ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c0e459041890ebd051a83379bb58ff">&#9670;&nbsp;</a></span>rInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; X86ISA::rInit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00838">838</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1302c1cf32082f2def9c5d21f538c371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1302c1cf32082f2def9c5d21f538c371">&#9670;&nbsp;</a></span>rm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2,0&gt; X86ISA::rm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00090">90</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="emulenv_8cc_source.html#l00048">X86ISA::EmulEnv::doModRM()</a>.</p>

</div>
</div>
<a id="a5d8f338534c7da5f944df3646fc81843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8f338534c7da5f944df3646fc81843">&#9670;&nbsp;</a></span>RN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::RN = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5d8b5a6560b9e21094ef771bf08d6a4d">Repne</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00056">56</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a5ca249524620324b2cf03a1204e4b602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca249524620324b2cf03a1204e4b602">&#9670;&nbsp;</a></span>rpl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1, 0&gt; X86ISA::rpl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00864">864</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab2876a714b4d9ea07826ac4c2921d6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2876a714b4d9ea07826ac4c2921d6c5">&#9670;&nbsp;</a></span>rsmCycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; X86ISA::rsmCycle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00851">851</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a46f0f4609dd2aa95c8a5be1bb1c7ff14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f0f4609dd2aa95c8a5be1bb1c7ff14">&#9670;&nbsp;</a></span>rw0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 16&gt; X86ISA::rw0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00669">669</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ae07c972843792db38212ca128977af6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07c972843792db38212ca128977af6a">&#9670;&nbsp;</a></span>rw1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21, 20&gt; X86ISA::rw1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00671">671</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a8046f3e60ad57c4dfdc3fb9db22a87e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8046f3e60ad57c4dfdc3fb9db22a87e9">&#9670;&nbsp;</a></span>rw2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;25, 24&gt; X86ISA::rw2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00673">673</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a3f8611357d3e3a5cb72bf5a5b9f4b723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f8611357d3e3a5cb72bf5a5b9f4b723">&#9670;&nbsp;</a></span>rw3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;29, 28&gt; X86ISA::rw3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00675">675</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a56535f4886afaa5006f2295c73e526b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56535f4886afaa5006f2295c73e526b8">&#9670;&nbsp;</a></span>RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::RX = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a39a5f4cf9301db7130eab54c0a424c63">RexPrefix</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00057">57</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="a62933d5edb6465b45db5702d4a1d522f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62933d5edb6465b45db5702d4a1d522f">&#9670;&nbsp;</a></span>s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;44&gt; X86ISA::s</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00929">929</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gpu-compute_2misc_8hh_source.html#l00096">Float16::Float16()</a>, and <a class="el" href="gpu-compute_2misc_8hh_source.html#l00124">Float16::operator float()</a>.</p>

</div>
</div>
<a id="a379de24432628730b74ffe5a5fa44efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379de24432628730b74ffe5a5fa44efe">&#9670;&nbsp;</a></span>scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00094">94</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__fxval_8cc_source.html#l00628">sc_dt::sc_fxval_fast::from_string()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00351">sc_dt::quantization()</a>, <a class="el" href="scfx__utils_8hh_source.html#l00461">sc_dt::scfx_print_exp()</a>, <a class="el" href="vfp_8cc_source.html#l00722">ArmISA::vfpSFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00683">ArmISA::vfpSFixedToFpS()</a>, <a class="el" href="vfp_8cc_source.html#l00703">ArmISA::vfpUFixedToFpD()</a>, <a class="el" href="vfp_8cc_source.html#l00665">ArmISA::vfpUFixedToFpS()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>.</p>

</div>
</div>
<a id="a31ef01b419c3fe0fc76d2d06e0da3959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ef01b419c3fe0fc76d2d06e0da3959">&#9670;&nbsp;</a></span>SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SignedBitfield&lt;31,0&gt; X86ISA::SE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00054">54</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="a5bc8a695e4619ccf733d545021fe664e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc8a695e4619ccf733d545021fe664e">&#9670;&nbsp;</a></span>seg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2,0&gt; X86ISA::seg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00084">84</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="memory__image_8hh_source.html#l00112">MemoryImage::addSegments()</a>, <a class="el" href="aout__object_8cc_source.html#l00069">AoutObject::buildImage()</a>, <a class="el" href="ecoff__object_8cc_source.html#l00082">EcoffObject::buildImage()</a>, <a class="el" href="memory__image_8hh_source.html#l00149">MemoryImage::contains()</a>, <a class="el" href="elf__object_8cc_source.html#l00096">ElfObject::ElfObject()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>, <a class="el" href="arch_2x86_2process_8cc_source.html#l00637">X86ISA::I386Process::initState()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00186">X86ISA::InitInterrupt::invoke()</a>, <a class="el" href="memory__image_8hh_source.html#l00131">MemoryImage::maxAddr()</a>, <a class="el" href="memory__image_8hh_source.html#l00140">MemoryImage::minAddr()</a>, <a class="el" href="memory__image_8cc_source.html#l00059">MemoryImage::move()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00652">X86ISA::GpuTLB::tlbLookup()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, and <a class="el" href="memory__image_8cc_source.html#l00050">MemoryImage::write()</a>.</p>

</div>
</div>
<a id="aa5d6862414ee0e4ce359c70c0179d649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d6862414ee0e4ce359c70c0179d649">&#9670;&nbsp;</a></span>SegmentFlagMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classRequest.html#a5c7f6916167bf0827be5356095e091ba">Request::FlagsType</a> <a class="el" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> X86ISA::SegmentFlagMask = <a class="el" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ldstflags_8hh_source.html#l00051">51</a> of file <a class="el" href="ldstflags_8hh_source.html">ldstflags.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gpu__tlb_8cc_source.html#l00652">X86ISA::GpuTLB::tlbLookup()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, and <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>.</p>

</div>
</div>
<a id="a371181ac9d54c637830e71894c529774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371181ac9d54c637830e71894c529774">&#9670;&nbsp;</a></span>selector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 31, 16 &gt; X86ISA::selector</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l01005">1005</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ad197283f993e829140d5f98e90509dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad197283f993e829140d5f98e90509dca">&#9670;&nbsp;</a></span>sf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 7 &gt; X86ISA::sf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00547">547</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l01389">ArmISA::DataAbort::annotate()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01362">ArmISA::DataAbort::iss()</a>, and <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>.</p>

</div>
</div>
<a id="a603eb3b39ce3f8ba50db4ba97e8c8b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603eb3b39ce3f8ba50db4ba97e8c8b0b">&#9670;&nbsp;</a></span>SH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SignedBitfield&lt;15,8&gt; X86ISA::SH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00058">58</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="a08d4b05e469a42ed59d8fb10adc8ab2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d4b05e469a42ed59d8fb10adc8ab2f">&#9670;&nbsp;</a></span>si</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15, 3&gt; X86ISA::si</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00862">862</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86_2decoder_8cc_source.html#l00682">X86ISA::Decoder::decode()</a>.</p>

</div>
</div>
<a id="ab375968ceadac792fcaa6a802b9ac8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab375968ceadac792fcaa6a802b9ac8db">&#9670;&nbsp;</a></span>SL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SignedBitfield&lt;7, 0&gt; X86ISA::SL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00060">60</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="af0bef678c719855e1e8005298bcfb830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bef678c719855e1e8005298bcfb830">&#9670;&nbsp;</a></span>smiCycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::smiCycle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00849">849</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac9e5e4893f5b81c2dd09256a473f727a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e5e4893f5b81c2dd09256a473f727a">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SignedBitfield&lt;63,0&gt; X86ISA::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00052">52</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="a3eebb9621eb17322597dbb105da8e936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eebb9621eb17322597dbb105da8e936">&#9670;&nbsp;</a></span>SS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::SS = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a5f445934d1e3f89fa16ea5b0d9915eff">SSOverride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00050">50</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="acc52e5e1dc286ff063e9ff1f0afff617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc52e5e1dc286ff063e9ff1f0afff617">&#9670;&nbsp;</a></span>stack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17, 16&gt; X86ISA::stack</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00589">589</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="mips_2stacktrace_8hh_source.html#l00091">MipsISA::StackTrace::getstack()</a>, <a class="el" href="x86_2stacktrace_8hh_source.html#l00091">X86ISA::StackTrace::getstack()</a>, <a class="el" href="alpha_2stacktrace_8hh_source.html#l00093">AlphaISA::StackTrace::getstack()</a>, <a class="el" href="riscv_2stacktrace_8hh_source.html#l00094">RiscvISA::StackTrace::getstack()</a>, <a class="el" href="power_2stacktrace_8hh_source.html#l00094">PowerISA::StackTrace::getstack()</a>, <a class="el" href="arm_2stacktrace_8hh_source.html#l00094">ArmISA::StackTrace::getstack()</a>, and <a class="el" href="init__signals_8cc_source.html#l00072">setupAltStack()</a>.</p>

</div>
</div>
<a id="ab10fd7300436b0390549d061e8e8f3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10fd7300436b0390549d061e8e8f3aa">&#9670;&nbsp;</a></span>StackPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::StackPointerReg = INTREG_RSP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00089">89</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2linux_2linux_8hh_source.html#l00052">X86Linux::archClone()</a>, and <a class="el" href="arch_2x86_2process_8cc_source.html#l00757">X86ISA::X86Process::argsInit()</a>.</p>

</div>
</div>
<a id="af8189d74d3d6344544b0cef42c7c153f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8189d74d3d6344544b0cef42c7c153f">&#9670;&nbsp;</a></span>submode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 2, 0 &gt; X86ISA::submode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00581">581</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a462406daf79f30bbfa581f8951e3440f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462406daf79f30bbfa581f8951e3440f">&#9670;&nbsp;</a></span>svme</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; X86ISA::svme</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00787">787</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a1e3b1bb4d7b331bb5649f8673b61d2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3b1bb4d7b331bb5649f8673b61d2f7">&#9670;&nbsp;</a></span>SX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SignedBitfield&lt;15,0&gt; X86ISA::SX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00056">56</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

</div>
</div>
<a id="a0b0d9c0eff4967402766d6fe694dd42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b0d9c0eff4967402766d6fe694dd42a">&#9670;&nbsp;</a></span>syscallCodeVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::syscallCodeVirtAddr = 0xffff800000000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00066">66</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="a0c9e47e67f52c153bbd65b01f7373cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9e47e67f52c153bbd65b01f7373cae">&#9670;&nbsp;</a></span>syscallCsAndSs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;47,32&gt; X86ISA::syscallCsAndSs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00793">793</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab6fda31219c2e794be57166876ef5f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fda31219c2e794be57166876ef5f37">&#9670;&nbsp;</a></span>SyscallPseudoReturnReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::SyscallPseudoReturnReg = INTREG_RDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a952babdd5dc02ff4821863ef2ecd2d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952babdd5dc02ff4821863ef2ecd2d58">&#9670;&nbsp;</a></span>sysretCsAndSs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;63,48&gt; X86ISA::sysretCsAndSs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00794">794</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a313686d10ce407058a35bddec45c211f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313686d10ce407058a35bddec45c211f">&#9670;&nbsp;</a></span>system</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15&gt; X86ISA::system</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00999">999</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00101">exitImpl()</a>, <a class="el" href="simple__thread_8hh_source.html#l00238">SimpleThread::getSystemPtr()</a>, <a class="el" href="miscregs_8cc_source.html#l02849">ArmISA::ISA::initializeMiscRegMetadata()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00205">MultiLevelPageTable&lt; EntryTypes &gt;::initState()</a>, <a class="el" href="iob_8cc_source.html#l00056">Iob::Iob()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00216">MultiLevelPageTable&lt; EntryTypes &gt;::map()</a>, <a class="el" href="gem5__to__tlm_8cc_source.html#l00432">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::nb_transport_bw()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00102">Iris::ThreadContext::noThrow()</a>, <a class="el" href="rv__ctrl_8cc_source.html#l00304">RealViewTemperatureSensor::read()</a>, <a class="el" href="gem5__to__tlm_8cc_source.html#l00284">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;::recvTimingReq()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00236">MultiLevelPageTable&lt; EntryTypes &gt;::remap()</a>, and <a class="el" href="multi__level__page__table_8hh_source.html#l00259">MultiLevelPageTable&lt; EntryTypes &gt;::unmap()</a>.</p>

</div>
</div>
<a id="ad13212a0f7ce2e0a5030a7ba5bc1217f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13212a0f7ce2e0a5030a7ba5bc1217f">&#9670;&nbsp;</a></span>targetCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::targetCS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00690">690</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa71c6b3f388f9871915c3b4c16ba3394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71c6b3f388f9871915c3b4c16ba3394">&#9670;&nbsp;</a></span>targetEIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::targetEIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00698">698</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa1eeb0b766aed4e2b1e134ba283b07c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1eeb0b766aed4e2b1e134ba283b07c5">&#9670;&nbsp;</a></span>targetEip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::targetEip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00792">792</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aec1fa345f9753ba81c97205e2d9ad58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1fa345f9753ba81c97205e2d9ad58d">&#9670;&nbsp;</a></span>targetESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::targetESP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00694">694</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a8ee06a85c9571e60dfabfd6edbb6cde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee06a85c9571e60dfabfd6edbb6cde3">&#9670;&nbsp;</a></span>tf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;8&gt; X86ISA::tf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00571">571</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__trace__file_8cc_source.html#l00063">sc_core::sc_close_vcd_trace_file()</a>, <a class="el" href="sc__trace__file_8cc_source.html#l00055">sc_core::sc_create_vcd_trace_file()</a>, <a class="el" href="sc__trace__file_8cc_source.html#l00077">sc_core::sc_trace()</a>, <a class="el" href="sc__trace__file_8cc_source.html#l00459">sc_core::sc_trace_delta_cycles()</a>, <a class="el" href="sc__trace__file_8cc_source.html#l00071">sc_core::sc_write_comment()</a>, and <a class="el" href="systemc_2core_2scheduler_8cc_source.html#l00485">sc_gem5::Scheduler::trace()</a>.</p>

</div>
</div>
<a id="a3f1cb3cbc0acceaa23c882aecdfdf03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1cb3cbc0acceaa23c882aecdfdf03a">&#9670;&nbsp;</a></span>ti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::ti</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00863">863</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ab91f6652171c71d248b87c61968d42fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91f6652171c71d248b87c61968d42fe">&#9670;&nbsp;</a></span>tom2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;21&gt; X86ISA::tom2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00818">818</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a77cb2bd2f37cf006b1160ec9edb4af24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77cb2bd2f37cf006b1160ec9edb4af24">&#9670;&nbsp;</a></span>top5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::top5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00177">177</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a0ab3e75adadf8cdace19459b08411e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab3e75adadf8cdace19459b08411e52">&#9670;&nbsp;</a></span>tpr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::tpr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00644">644</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a73ff02598a43a1dfb8d78e3d0f7c92d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ff02598a43a1dfb8d78e3d0f7c92d1">&#9670;&nbsp;</a></span>trigger</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 15 &gt; X86ISA::trigger</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00050">50</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="pif_8cc_source.html#l00053">PIFPrefetcher::CompactorEntry::CompactorEntry()</a>, <a class="el" href="pif_8cc_source.html#l00062">PIFPrefetcher::CompactorEntry::distanceFromTrigger()</a>, <a class="el" href="pif_8cc_source.html#l00107">PIFPrefetcher::CompactorEntry::getPredictedAddresses()</a>, <a class="el" href="pif_8cc_source.html#l00091">PIFPrefetcher::CompactorEntry::hasAddress()</a>, and <a class="el" href="pif_8cc_source.html#l00073">PIFPrefetcher::CompactorEntry::inSameSpatialRegion()</a>.</p>

</div>
</div>
<a id="a670d21f925b5598546798b6b6e353cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670d21f925b5598546798b6b6e353cc2">&#9670;&nbsp;</a></span>TriggerIntOffset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> X86ISA::TriggerIntOffset = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00078">78</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

</div>
</div>
<a id="af19898d0cb75e783f412ee05a0d1d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19898d0cb75e783f412ee05a0d1d58c">&#9670;&nbsp;</a></span>ts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; X86ISA::ts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00603">603</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a5645d1f5ea9de7534299bffeb1368b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5645d1f5ea9de7534299bffeb1368b26">&#9670;&nbsp;</a></span>tsd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::tsd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00638">638</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a0e40c5694c922f76860385f853010157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e40c5694c922f76860385f853010157">&#9670;&nbsp;</a></span>TSSPhysAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::TSSPhysAddr = 0x63000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00070">70</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

</div>
</div>
<a id="ad04b9a1c83358e3b1ebac1e4879765e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04b9a1c83358e3b1ebac1e4879765e1">&#9670;&nbsp;</a></span>TSSVirtAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t X86ISA::TSSVirtAddr = 0xffff800000003000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2system_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00197">X86ISA::X86_64Process::initState()</a>.</p>

</div>
</div>
<a id="abd6d20afe8f06aa5708282b98f926658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6d20afe8f06aa5708282b98f926658">&#9670;&nbsp;</a></span>type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 43, 40 &gt; X86ISA::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00729">729</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="intelmp_8cc_source.html#l00162">X86ISA::IntelMP::BaseConfigEntry::writeOut()</a>.</p>

</div>
</div>
<a id="a18af0e6d21a89833a3a2f335ac4ea15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af0e6d21a89833a3a2f335ac4ea15e">&#9670;&nbsp;</a></span>u</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00150">150</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="af7f5e77b1828de28039d17869f88ea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f5e77b1828de28039d17869f88ea5d">&#9670;&nbsp;</a></span>uc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;61&gt; X86ISA::uc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00769">769</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ad90b845b6d10151096f5cef99c9d93d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90b845b6d10151096f5cef99c9d93d8">&#9670;&nbsp;</a></span>unitMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,8&gt; X86ISA::unitMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00803">803</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a5016c9d5e27e1436756e88cb468fedab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5016c9d5e27e1436756e88cb468fedab">&#9670;&nbsp;</a></span>unusable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; X86ISA::unusable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00989">989</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa2a350f1e0497715da8c10507cab387d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a350f1e0497715da8c10507cab387d">&#9670;&nbsp;</a></span>usr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; X86ISA::usr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00804">804</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="gpu__nomali_8hh_source.html#l00111">NoMaliGpu::panicOnErr()</a>.</p>

</div>
</div>
<a id="a3e1b9c1a627c0b9a2606e71c9ecde2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1b9c1a627c0b9a2606e71c9ecde2b1">&#9670;&nbsp;</a></span>v</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 6, 3 &gt; X86ISA::v</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00122">122</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a77e1500adcaf2e226487c8eda2ed05c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e1500adcaf2e226487c8eda2ed05c6">&#9670;&nbsp;</a></span>V2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::V2 = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2a1791ebd2fb67ff20a82cc32a948a0d6f">Vex2Prefix</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00058">58</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="ad97eeab7c5211c0cab70d2113c3c4d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97eeab7c5211c0cab70d2113c3c4d3c">&#9670;&nbsp;</a></span>V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t X86ISA::V3 = <a class="el" href="namespaceX86ISA.html#acec24e36fcf847095e99c24107f698e2ab1f9cb4ca55c2a50378d34f8e7ebe87a">Vex3Prefix</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="decoder__tables_8cc_source.html#l00059">59</a> of file <a class="el" href="decoder__tables_8cc_source.html">decoder_tables.cc</a>.</p>

</div>
</div>
<a id="ab4e00e23f8f36386f97d8abcccb17180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e00e23f8f36386f97d8abcccb17180">&#9670;&nbsp;</a></span>val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;63&gt; X86ISA::val</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">771</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="bitfield_8hh_source.html#l00278">alignToPowerOfTwo()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01188">ArmISA::AbortFault&lt; DataAbort &gt;::annotate()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01389">ArmISA::DataAbort::annotate()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00428">ArmISA::ISA::assert64()</a>, <a class="el" href="base_2types_8hh_source.html#l00198">bitsToFloat32()</a>, <a class="el" href="base_2types_8hh_source.html#l00210">bitsToFloat64()</a>, <a class="el" href="vfp_8hh_source.html#l00180">ArmISA::bitsToFp()</a>, <a class="el" href="bitunion_8hh_source.html#l00242">BitfieldBackend::BitUnionOperators&lt; Base &gt;::BitUnionOperators()</a>, <a class="el" href="mips_2utility_8hh_source.html#l00048">MipsISA::buildRetPC()</a>, <a class="el" href="generic__timer_8hh_source.html#l00161">ArchTimer::compareValue()</a>, <a class="el" href="smbios_8cc_source.html#l00067">composeBitVector()</a>, <a class="el" href="multiperspective__perceptron_8cc_source.html#l00303">MultiperspectivePerceptron::computeOutput()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00185">sc_dt::sc_uint_subref_r::concat_get_data()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00200">sc_dt::sc_int_subref_r::concat_get_data()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00608">sc_dt::sc_uint_base::concat_get_data()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00609">sc_dt::sc_int_base::concat_get_data()</a>, <a class="el" href="sc__int__base_8hh_source.html#l00330">sc_dt::sc_int_subref_r::concat_get_uint64()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00296">MuxingKvmGic::copyCpuRegister()</a>, <a class="el" href="kvm_2gic_8cc_source.html#l00287">MuxingKvmGic::copyDistRegister()</a>, <a class="el" href="cortex__a76_8hh_source.html#l00065">FastModel::CortexA76::CortexA76()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00314">ArmISA::ArmStaticInst::cSwap()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00496">ArmISA::DataAbort::DataAbort()</a>, <a class="el" href="statistics_8hh_source.html#l00526">Stats::StatStor::dec()</a>, <a class="el" href="statistics_8hh_source.html#l00605">Stats::AvgStor::dec()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00314">GenericISA::DelaySlotPCState&lt; MachInst &gt;::DelaySlotPCState()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00404">GenericISA::DelaySlotUPCState&lt; MachInst &gt;::DelaySlotUPCState()</a>, <a class="el" href="perfevent_8hh_source.html#l00112">PerfKvmCounterConfig::disabled()</a>, <a class="el" href="armv8__cpu_8cc_source.html#l00149">ArmV8KvmCPU::dump()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00213">ArmISA::EndBitUnion()</a>, <a class="el" href="perfevent_8hh_source.html#l00143">PerfKvmCounterConfig::exclude_host()</a>, <a class="el" href="perfevent_8hh_source.html#l00158">PerfKvmCounterConfig::exclude_hv()</a>, <a class="el" href="mem__impl_8hh_source.html#l00165">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;::execute()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00499">MipsISA::ISA::filterCP0Write()</a>, <a class="el" href="bitfield_8hh_source.html#l00221">findLsbSet()</a>, <a class="el" href="vfp_8cc_source.html#l00221">ArmISA::fixDest()</a>, <a class="el" href="vfp_8cc_source.html#l00292">ArmISA::fixDivDest()</a>, <a class="el" href="vfp_8cc_source.html#l00327">ArmISA::fixFpDFpSDest()</a>, <a class="el" href="vfp_8cc_source.html#l00363">ArmISA::fixFpSFpDDest()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">floatToBits32()</a>, <a class="el" href="base_2types_8hh_source.html#l00183">floatToBits64()</a>, <a class="el" href="vfp_8hh_source.html#l00156">ArmISA::fpToBits()</a>, <a class="el" href="syscall__emul_8hh_source.html#l00334">futexFunc()</a>, <a class="el" href="generic__timer_8hh_source.html#l00286">GenericTimerISA::GenericTimerISA()</a>, <a class="el" href="wavefront_8cc_source.html#l00857">Wavefront::getContext()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00096">getExecutingAsid()</a>, <a class="el" href="tage__base_8cc_source.html#l00704">TAGEBase::getGHR()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00232">X86ISA::Interrupts::getPort()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01706">getsockoptFunc()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00491">ArmProcess32::getSyscallArg()</a>, <a class="el" href="operand_8hh_source.html#l00190">SRegOperand::getTarget()</a>, <a class="el" href="cpu_2o3_2cpu_8hh_source.html#l00335">FullO3CPU&lt; O3CPUImpl &gt;::halt()</a>, <a class="el" href="h3__bloom__filter_8cc_source.html#l00375">BloomFilter::H3::hash()</a>, <a class="el" href="statistics_8hh_source.html#l00521">Stats::StatStor::inc()</a>, <a class="el" href="statistics_8hh_source.html#l00599">Stats::AvgStor::inc()</a>, <a class="el" href="exec__context_8hh_source.html#l00282">ExecContext::initiateMemAMO()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00390">PseudoInst::initParam()</a>, <a class="el" href="trie_8hh_source.html#l00188">Trie&lt; Addr, uint32_t &gt;::insert()</a>, <a class="el" href="floating_8hh_source.html#l00071">PowerISA::FloatOp::isNan()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00182">SparcISA::ISA::isNonPriv()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00079">RiscvISA::isquietnan&lt; double &gt;()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00072">RiscvISA::isquietnan&lt; float &gt;()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01207">ArmISA::AbortFault&lt; DataAbort &gt;::iss()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01362">ArmISA::DataAbort::iss()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00099">RiscvISA::issignalingnan&lt; double &gt;()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00092">RiscvISA::issignalingnan&lt; float &gt;()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00455">ArmISA::AbortFault&lt; DataAbort &gt;::isStage2()</a>, <a class="el" href="sc__report_8cc_source.html#l00114">sc_core::sc_report::make_warnings_errors()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00107">X86ISA::X86StaticInst::merge()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00092">GenericISA::PCStateBase::microPC()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00304">GenericISA::DelaySlotPCState&lt; MachInst &gt;::nnpc()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00152">GenericISA::SimplePCState&lt; MachInst &gt;::npc()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00209">GenericISA::UPCState&lt; MachInst &gt;::nupc()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00387">GenericISA::DelaySlotUPCState&lt; MachInst &gt;::nupc()</a>, <a class="el" href="sc__uint__base_8hh_source.html#l00974">sc_dt::sc_uint_subref_r::operator uint_type()</a>, <a class="el" href="sc__int__base_8hh_source.html#l01061">sc_dt::sc_int_subref_r::operator uint_type()</a>, <a class="el" href="bitunion_8hh_source.html#l00412">std::hash&lt; BitUnionType&lt; T &gt; &gt;::operator()()</a>, <a class="el" href="bitunion_8hh_source.html#l00097">BitfieldTypeImpl&lt; Base &gt;::operator=()</a>, <a class="el" href="bitunion_8hh_source.html#l00255">BitfieldBackend::BitUnionOperators&lt; Base &gt;::operator=()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00250">sc_dt::sc_uint_subref::operator=()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00265">sc_dt::sc_int_subref::operator=()</a>, <a class="el" href="vcd_8cc_source.html#l00575">sc_gem5::VcdTraceValTime::output()</a>, <a class="el" href="vcd_8cc_source.html#l00600">sc_gem5::VcdTraceValInt&lt; T &gt;::output()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00428">sc_dt::overflow()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00149">GenericISA::SimplePCState&lt; MachInst &gt;::pc()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00305">X86ISA::PCState::PCState()</a>, <a class="el" href="commit_8hh_source.html#l00318">DefaultCommit&lt; Impl &gt;::pcState()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00379">O3ThreadContext&lt; Impl &gt;::pcState()</a>, <a class="el" href="simple__thread_8hh_source.html#l00553">SimpleThread::pcState()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00874">BaseDynInst&lt; Impl &gt;::pcState()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00061">GenericISA::PCStateBase::PCStateBase()</a>, <a class="el" href="simple__thread_8hh_source.html#l00556">SimpleThread::pcStateNoRecord()</a>, <a class="el" href="perfevent_8hh_source.html#l00125">PerfKvmCounterConfig::pinned()</a>, <a class="el" href="probe_8hh_source.html#l00203">ProbeListenerArgBase&lt; uint64_t &gt;::ProbeListenerArgBase()</a>, <a class="el" href="alpha_2idle__event_8cc_source.html#l00040">IdleStartEvent::process()</a>, <a class="el" href="circular__queue_8hh_source.html#l00546">CircularQueue&lt; char &gt;::push_back()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00351">sc_dt::quantization()</a>, <a class="el" href="dist__iface_8cc_source.html#l00923">DistIface::rankParam()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00192">X86ISA::Interrupts::read()</a>, <a class="el" href="gic__v3__distributor_8cc_source.html#l00138">Gicv3Distributor::read()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00339">Iris::ThreadContext::readCCReg()</a>, <a class="el" href="pmu_8cc_source.html#l00303">ArmISA::PMU::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00455">ArmISA::ISA::readMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00431">ArmISA::ISA::readMiscRegNoEffect()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00367">X86ISA::Interrupts::readReg()</a>, <a class="el" href="cmos_8cc_source.html#l00086">X86ISA::Cmos::readRegister()</a>, <a class="el" href="regfile_8hh_source.html#l00260">PhysRegFile::readVecElem()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00503">CheckerCPU::recordPCChange()</a>, <a class="el" href="trie_8hh_source.html#l00289">Trie&lt; Addr, uint32_t &gt;::remove()</a>, <a class="el" href="timer__sp804_8cc_source.html#l00176">Sp804::Timer::restartCounter()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00266">CpuLocalTimer::Timer::restartTimerCounter()</a>, <a class="el" href="timer__cpulocal_8cc_source.html#l00284">CpuLocalTimer::Timer::restartWatchdogCounter()</a>, <a class="el" href="mips_2utility_8cc_source.html#l00102">MipsISA::roundFP()</a>, <a class="el" href="vfp_8hh_source.html#l00765">ArmISA::roundNEven()</a>, <a class="el" href="arch_2riscv_2types_8hh_source.html#l00070">RiscvISA::PCState::rv32()</a>, <a class="el" href="statistics_8hh_source.html#l01452">Stats::DistStor::sample()</a>, <a class="el" href="statistics_8hh_source.html#l02939">Stats::SparseHistStor::sample()</a>, <a class="el" href="sc__lv__base_8cc_source.html#l00065">sc_dt::sc_proxy_out_of_bounds()</a>, <a class="el" href="flags_8hh_source.html#l00071">Flags&lt; FlagsType &gt;&lt; FlagsType &gt;::set()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00155">GenericISA::SimplePCState&lt; MachInst &gt;::set()</a>, <a class="el" href="operand_8hh_source.html#l00202">SRegOperand::set()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00218">GenericISA::UPCState&lt; MachInst &gt;::set()</a>, <a class="el" href="operand_8hh_source.html#l00273">DRegOperand::set()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00298">X86ISA::PCState::set()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00307">GenericISA::DelaySlotPCState&lt; MachInst &gt;::set()</a>, <a class="el" href="operand_8hh_source.html#l00334">CRegOperand::set()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00396">GenericISA::DelaySlotUPCState&lt; MachInst &gt;::set()</a>, <a class="el" href="statistics_8hh_source.html#l00516">Stats::StatStor::set()</a>, <a class="el" href="statistics_8hh_source.html#l00588">Stats::AvgStor::set()</a>, <a class="el" href="operand_8hh_source.html#l00778">ListOperand::set()</a>, <a class="el" href="cortex__a76_8hh_source.html#l00088">FastModel::CortexA76Cluster::set_evs_param()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l01624">Gicv3CPUInterface::setBankedMiscReg()</a>, <a class="el" href="mips_2interrupts_8cc_source.html#l00052">MipsISA::setCauseIP()</a>, <a class="el" href="regfile_8hh_source.html#l00366">PhysRegFile::setCCReg()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00377">SimpleExecContext::setCCRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00384">CheckerCPU::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00424">Minor::ExecContext::setCCRegOperand()</a>, <a class="el" href="generic__timer_8cc_source.html#l00142">ArchTimer::setCompareValue()</a>, <a class="el" href="wavefront_8cc_source.html#l00924">Wavefront::setContext()</a>, <a class="el" href="generic__timer_8cc_source.html#l00155">ArchTimer::setControl()</a>, <a class="el" href="pmu_8cc_source.html#l00630">ArmISA::PMU::setCounterTypeRegister()</a>, <a class="el" href="regfile_8hh_source.html#l00317">PhysRegFile::setFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00642">SimpleThread::setFloatRegFlat()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00210">SimpleExecContext::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00375">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="generic__timer_8hh_source.html#l00100">SystemCounter::setHypControl()</a>, <a class="el" href="riscv_2interrupts_8hh_source.html#l00132">RiscvISA::Interrupts::setIE()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00124">Iris::ArmThreadContext::setIntReg()</a>, <a class="el" href="regfile_8hh_source.html#l00305">PhysRegFile::setIntReg()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00304">Iris::ThreadContext::setIntReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00631">SimpleThread::setIntRegFlat()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00188">SimpleExecContext::setIntRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00200">Minor::ExecContext::setIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00366">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="riscv_2interrupts_8hh_source.html#l00131">RiscvISA::Interrupts::setIP()</a>, <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>, <a class="el" href="generic__timer_8hh_source.html#l00097">SystemCounter::setKernelControl()</a>, <a class="el" href="wavefront_8hh_source.html#l00141">CallArgMem::setLaneAddr()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00285">Minor::MinorDynInst::setMemAccPredicate()</a>, <a class="el" href="simple__thread_8hh_source.html#l00606">SimpleThread::setMemAccPredicate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00906">BaseDynInst&lt; Impl &gt;::setMemAccPredicate()</a>, <a class="el" href="x86_2isa_8cc_source.html#l00197">X86ISA::ISA::setMiscReg()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00143">AlphaISA::ISA::setMiscReg()</a>, <a class="el" href="pmu_8cc_source.html#l00194">ArmISA::PMU::setMiscReg()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00149">BaseO3DynInst&lt; Impl &gt;::setMiscReg()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00568">SparcISA::ISA::setMiscReg()</a>, <a class="el" href="gic__v3__cpu__interface_8cc_source.html#l00734">Gicv3CPUInterface::setMiscReg()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00784">ArmISA::ISA::setMiscReg()</a>, <a class="el" href="riscv_2isa_8cc_source.html#l00176">RiscvISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="alpha_2isa_8cc_source.html#l00117">AlphaISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00448">MipsISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="sparc_2isa_8cc_source.html#l00387">SparcISA::ISA::setMiscRegNoEffect()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00289">Iris::ThreadContext::setMiscRegNoEffect()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00185">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00382">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00395">SimpleExecContext::setMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00493">CheckerCPU::setMiscRegOperand()</a>, <a class="el" href="generic__timer_8cc_source.html#l00173">ArchTimer::setOffset()</a>, <a class="el" href="insttracer_8hh_source.html#l00222">Trace::InstRecord::setPredicate()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00281">Minor::MinorDynInst::setPredicate()</a>, <a class="el" href="simple__thread_8hh_source.html#l00565">SimpleThread::setPredicate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00890">BaseDynInst&lt; Impl &gt;::setPredicate()</a>, <a class="el" href="se__translating__port__proxy_8hh_source.html#l00089">SETranslatingPortProxy::setProcess()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00405">X86ISA::Interrupts::setReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00461">MipsISA::ISA::setRegMask()</a>, <a class="el" href="x86_2interrupts_8hh_source.html#l00252">X86ISA::Interrupts::setRegNoEffect()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>, <a class="el" href="isa__device_8hh_source.html#l00067">ArmISA::BaseISADevice::setThreadContext()</a>, <a class="el" href="pmu_8cc_source.html#l00559">ArmISA::PMU::CounterState::setValue()</a>, <a class="el" href="regfile_8hh_source.html#l00342">PhysRegFile::setVecElem()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00359">O3ThreadContext&lt; Impl &gt;::setVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00519">SimpleThread::setVecElem()</a>, <a class="el" href="regfile_8hh_source.html#l00247">PhysRegFile::setVecLane()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00288">O3ThreadContext&lt; Impl &gt;::setVecLane()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00498">O3ThreadContext&lt; Impl &gt;::setVecLaneFlat()</a>, <a class="el" href="simple__thread_8hh_source.html#l00401">SimpleThread::setVecLaneT()</a>, <a class="el" href="regfile_8hh_source.html#l00354">PhysRegFile::setVecPredReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00705">SimpleThread::setVecPredRegFlat()</a>, <a class="el" href="regfile_8hh_source.html#l00330">PhysRegFile::setVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00660">SimpleThread::setVecRegFlat()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00168">GenericISA::SimplePCState&lt; MachInst &gt;::SimplePCState()</a>, <a class="el" href="dist__iface_8cc_source.html#l00936">DistIface::sizeParam()</a>, <a class="el" href="arch_2sparc_2process_8hh_source.html#l00078">Sparc32Process::Sparc32Process()</a>, <a class="el" href="arch_2sparc_2process_8hh_source.html#l00122">Sparc64Process::Sparc64Process()</a>, <a class="el" href="bitfield_8test_8cc_source.html#l00171">TEST()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00206">GenericISA::UPCState&lt; MachInst &gt;::upc()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00384">GenericISA::DelaySlotUPCState&lt; MachInst &gt;::upc()</a>, <a class="el" href="arch_2generic_2types_8hh_source.html#l00226">GenericISA::UPCState&lt; MachInst &gt;::UPCState()</a>, <a class="el" href="text_8cc_source.html#l00243">Stats::ScalarPrint::update()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00090">MipsISA::ISA::updateCP0ReadView()</a>, <a class="el" href="text_8cc_source.html#l00207">Stats::ValueToString()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l00545">sc_dt::vec_from_str()</a>, <a class="el" href="vfp_8hh_source.html#l00265">ArmISA::vfpFpToFixed()</a>, <a class="el" href="speaker_8cc_source.html#l00057">X86ISA::Speaker::write()</a>, <a class="el" href="i8259_8cc_source.html#l00097">X86ISA::I8259::write()</a>, <a class="el" href="backdoor_8cc_source.html#l00201">AlphaBackdoor::write()</a>, <a class="el" href="gic__v3__its_8cc_source.html#l00893">Gicv3Its::write()</a>, <a class="el" href="copy__engine_8cc_source.html#l00292">CopyEngine::write()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00209">X86ISA::Interrupts::write()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00358">IGbE::write()</a>, <a class="el" href="wavefront_8hh_source.html#l00316">Wavefront::writeCallArgMem()</a>, <a class="el" href="cmos_8cc_source.html#l00103">X86ISA::Cmos::writeRegister()</a>, <a class="el" href="sc__uint__base_8cc_source.html#l00556">sc_dt::sc_uint_base::xor_reduce()</a>, <a class="el" href="sc__int__base_8cc_source.html#l00560">sc_dt::sc_int_base::xor_reduce()</a>, <a class="el" href="dyn__inst__impl_8hh_source.html#l00069">BaseO3DynInst&lt; Impl &gt;::~BaseO3DynInst()</a>, <a class="el" href="isa__device_8hh_source.html#l00101">ArmISA::DummyISADevice::~DummyISADevice()</a>, <a class="el" href="dispatcher_8hh_source.html#l00103">GpuDispatcher::~GpuDispatcher()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="a010e37a1212f863ad2b3091ff4c9d27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010e37a1212f863ad2b3091ff4c9d27e">&#9670;&nbsp;</a></span>vcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::vcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00681">681</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a846683c85b1c42ad3ded43b64bf51b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846683c85b1c42ad3ded43b64bf51b6d">&#9670;&nbsp;</a></span>VecPredRegHasPackedRepr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool X86ISA::VecPredRegHasPackedRepr = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00112">112</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a76550120a8c0306713bb6285dbb5cd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76550120a8c0306713bb6285dbb5cd59">&#9670;&nbsp;</a></span>VecPredRegSizeBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t X86ISA::VecPredRegSizeBits = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00111">111</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="ab091952beb3f336ebb803f7a97ad4e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab091952beb3f336ebb803f7a97ad4e35">&#9670;&nbsp;</a></span>VecRegSizeBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t X86ISA::VecRegSizeBytes = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00105">105</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a0b999d62e384790ba33ce5ae7dbe2f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b999d62e384790ba33ce5ae7dbe2f26">&#9670;&nbsp;</a></span>vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">X86ISA::vector</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intmessage_8hh_source.html#l00046">46</a> of file <a class="el" href="intmessage_8hh_source.html">intmessage.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="apic_8hh_source.html#l00087">APIC_INTERRUPT_REQUEST()</a>, <a class="el" href="iob_8cc_source.html#l00264">Iob::receiveDeviceInterrupt()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00226">X86ISA::Interrupts::requestInterrupt()</a>, <a class="el" href="iob_8cc_source.html#l00341">Iob::serialize()</a>, <a class="el" href="str_8hh_source.html#l00074">to_lower()</a>, <a class="el" href="iob_8cc_source.html#l00362">Iob::unserialize()</a>, and <a class="el" href="iob_8cc_source.html#l00186">Iob::writeIob()</a>.</p>

</div>
</div>
<a id="a585762c9f3b6352638f1734b16386432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585762c9f3b6352638f1734b16386432">&#9670;&nbsp;</a></span>vendorString</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char X86ISA::vendorString[<a class="el" href="namespaceX86ISA.html#af9a6766cbdb3aa57bcbf0b4e0f13dcc0">vendorStringSize</a>] = &quot;M5 Simulator&quot;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00073">73</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

</div>
</div>
<a id="af9a6766cbdb3aa57bcbf0b4e0f13dcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a6766cbdb3aa57bcbf0b4e0f13dcc0">&#9670;&nbsp;</a></span>vendorStringSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::vendorStringSize = 13</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpuid_8cc_source.html#l00072">72</a> of file <a class="el" href="cpuid_8cc_source.html">cpuid.cc</a>.</p>

</div>
</div>
<a id="a4d94dfda70edb8f838da33b06ca81c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d94dfda70edb8f838da33b06ca81c55">&#9670;&nbsp;</a></span>vif</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;19&gt; X86ISA::vif</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00562">562</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a62f72404d3e0ab189f7b5d755b20723b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f72404d3e0ab189f7b5d755b20723b">&#9670;&nbsp;</a></span>vip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;20&gt; X86ISA::vip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00561">561</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a4cd9d463b25bfb7be45da089832d2e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd9d463b25bfb7be45da089832d2e45">&#9670;&nbsp;</a></span>vm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;17&gt; X86ISA::vm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00564">564</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a741790fef13ebd20737559dffc849fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741790fef13ebd20737559dffc849fa2">&#9670;&nbsp;</a></span>vme</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;0&gt; X86ISA::vme</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00640">640</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a326a605c6fd918e0003f34f0a313eb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326a605c6fd918e0003f34f0a313eb7e">&#9670;&nbsp;</a></span>w</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 3 &gt; X86ISA::w</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2pagetable_8hh_source.html#l00151">151</a> of file <a class="el" href="x86_2pagetable_8hh_source.html">pagetable.hh</a>.</p>

</div>
</div>
<a id="a76526059c6a42bb50f6798bc0bb1dc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76526059c6a42bb50f6798bc0bb1dc74">&#9670;&nbsp;</a></span>wc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;10&gt; X86ISA::wc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00683">683</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="ac9927e60eb25dc50995625f721be3518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9927e60eb25dc50995625f721be3518">&#9670;&nbsp;</a></span>wp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;16&gt; X86ISA::wp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00600">600</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="a17e427738f1db70f00e1622226008c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e427738f1db70f00e1622226008c64">&#9670;&nbsp;</a></span>writable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;12&gt; X86ISA::writable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00996">996</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
<a id="aa57c1c472510f3e4d608bcb15769b6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57c1c472510f3e4d608bcb15769b6af">&#9670;&nbsp;</a></span>X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;15,0&gt; X86ISA::X</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="int_8hh_source.html#l00055">55</a> of file <a class="el" href="int_8hh_source.html">int.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__bit__proxies_8hh_source.html#l02766">sc_dt::sc_concref_r&lt; X, Y &gt;::get_cword()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02693">sc_dt::sc_concref_r&lt; X, Y &gt;::get_word()</a>, <a class="el" href="tage__base_8cc_source.html#l00439">TAGEBase::handleAllocAndUReset()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00641">sc_dt::lrotate()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00325">sc_dt::operator&amp;=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00692">sc_dt::operator==()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00608">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&gt;&gt;()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00507">sc_dt::operator^=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00416">sc_dt::operator|=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00316">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator~()</a>, <a class="el" href="sc__fxnum_8cc_source.html#l00428">sc_dt::overflow()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="T__2__3__1__1_2T__2__3__1_8h_source.html#l00038">SC_MODULE()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02800">sc_dt::sc_concref_r&lt; X, Y &gt;::set_cword()</a>, <a class="el" href="sc__bit__proxies_8hh_source.html#l02727">sc_dt::sc_concref_r&lt; X, Y &gt;::set_word()</a>, <a class="el" href="crypto_8cc_source.html#l00436">ArmISA::Crypto::sha1H()</a>, <a class="el" href="crypto_8cc_source.html#l00396">ArmISA::Crypto::sha1Op()</a>, <a class="el" href="crypto_8cc_source.html#l00445">ArmISA::Crypto::sha1Su0()</a>, <a class="el" href="crypto_8cc_source.html#l00463">ArmISA::Crypto::sha1Su1()</a>, <a class="el" href="crypto_8cc_source.html#l00322">ArmISA::Crypto::sha256H()</a>, <a class="el" href="crypto_8cc_source.html#l00334">ArmISA::Crypto::sha256H2()</a>, <a class="el" href="crypto_8cc_source.html#l00346">ArmISA::Crypto::sha256Su0()</a>, <a class="el" href="crypto_8cc_source.html#l00369">ArmISA::Crypto::sha256Su1()</a>, and <a class="el" href="crypto_8hh_source.html#l00115">ArmISA::Crypto::sigma1()</a>.</p>

</div>
</div>
<a id="a0aec5ee396ee2840c29facb40fa90530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aec5ee396ee2840c29facb40fa90530">&#9670;&nbsp;</a></span>x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 6 &gt; X86ISA::x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">105</a> of file <a class="el" href="arch_2x86_2types_8hh_source.html">types.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="scfx__rep_8cc_source.html#l01175">sc_dt::add_mants()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00511">sc_dt::and_on_help()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00749">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::assign_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00632">sc_dt::assign_p_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00657">sc_dt::assign_v_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00936">sc_dt::b_and_assign_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00920">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::b_not()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00957">sc_dt::b_or_assign_()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00978">sc_dt::b_xor_assign_()</a>, <a class="el" href="tlbi__op_8hh_source.html#l00071">ArmISA::TLBIOp::broadcast()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00783">ArmISA::TLB::checkPermissions64()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00371">LSQUnit&lt; Impl &gt;::checkSnoop()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02429">sc_dt::scfx_rep::clear()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l00681">LSQUnit&lt; Impl &gt;::commitStores()</a>, <a class="el" href="copy__engine_8cc_source.html#l00063">CopyEngine::CopyEngine()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00204">SparcISA::copyRegs()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00310">SparcISA::TLB::demapAll()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00288">SparcISA::TLB::demapContext()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01495">sc_dt::div_scfx_rep()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00242">SparcISA::TLB::dumpAll()</a>, <a class="el" href="statistics_8cc_source.html#l00304">Stats::Vector2dInfo::enable()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01014">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::fetchComplete()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00329">SparcISA::TLB::flushAll()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00271">ArmISA::TLB::flushAllNs()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00239">ArmISA::TLB::flushAllSecurity()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00313">ArmISA::TLB::flushAsid()</a>, <a class="el" href="fplib_8cc_source.html#l01209">ArmISA::fp16_add()</a>, <a class="el" href="fplib_8cc_source.html#l01762">ArmISA::fp16_div()</a>, <a class="el" href="fplib_8cc_source.html#l01389">ArmISA::fp16_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01500">ArmISA::fp16_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02026">ArmISA::fp16_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01269">ArmISA::fp32_add()</a>, <a class="el" href="fplib_8cc_source.html#l01804">ArmISA::fp32_div()</a>, <a class="el" href="fplib_8cc_source.html#l01426">ArmISA::fp32_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01585">ArmISA::fp32_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02078">ArmISA::fp32_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l01329">ArmISA::fp64_add()</a>, <a class="el" href="fplib_8cc_source.html#l01846">ArmISA::fp64_div()</a>, <a class="el" href="fplib_8cc_source.html#l01463">ArmISA::fp64_mul()</a>, <a class="el" href="fplib_8cc_source.html#l01670">ArmISA::fp64_muladd()</a>, <a class="el" href="fplib_8cc_source.html#l02133">ArmISA::fp64_sqrt()</a>, <a class="el" href="fplib_8cc_source.html#l02238">ArmISA::fplibCompareEQ()</a>, <a class="el" href="fplib_8cc_source.html#l02248">ArmISA::fplibCompareGE()</a>, <a class="el" href="fplib_8cc_source.html#l02258">ArmISA::fplibCompareGT()</a>, <a class="el" href="fplib_8cc_source.html#l02268">ArmISA::fplibCompareUN()</a>, <a class="el" href="fplib_8cc_source.html#l03168">ArmISA::fplibMax()</a>, <a class="el" href="fplib_8cc_source.html#l03261">ArmISA::fplibMin()</a>, <a class="el" href="fplib_8cc_source.html#l04069">ArmISA::fplibRoundInt()</a>, <a class="el" href="fplib_8cc_source.html#l04609">ArmISA::FPToFixed_16()</a>, <a class="el" href="fplib_8cc_source.html#l04595">ArmISA::FPToFixed_32()</a>, <a class="el" href="fplib_8cc_source.html#l04546">ArmISA::FPToFixed_64()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02360">sc_dt::scfx_rep::get_bit()</a>, <a class="el" href="dev_2pci_2device_8cc_source.html#l00277">PciDevice::getAddrRanges()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00541">MultiperspectivePerceptron::ACYCLIC::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00589">MultiperspectivePerceptron::MODHIST::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00633">MultiperspectivePerceptron::RECENCY::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00696">MultiperspectivePerceptron::PATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00742">MultiperspectivePerceptron::LOCAL::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00764">MultiperspectivePerceptron::MODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00791">MultiperspectivePerceptron::GHISTPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00863">MultiperspectivePerceptron::GHISTMODPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00895">MultiperspectivePerceptron::BLURRYPATH::getHash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00982">MultiperspectivePerceptron::SGHISTPATH::getHash()</a>, <a class="el" href="gic__v2_8cc_source.html#l00065">GicV2::GicV2()</a>, <a class="el" href="gic__v2m_8cc_source.html#l00081">Gicv2m::Gicv2m()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00063">X86ISA::GpuTLB::GpuTLB()</a>, <a class="el" href="gp_8hh_source.html#l00140">tlm::tlm_generic_payload::has_mm()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00497">MultiperspectivePerceptron::GHIST::hash()</a>, <a class="el" href="multiperspective__perceptron_8hh_source.html#l00092">MultiperspectivePerceptron::MPPBranchInfo::hashPC()</a>, <a class="el" href="cp__annotate_8hh_source.html#l00121">CPA::hwWe()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00060">IGbE::IGbE()</a>, <a class="el" href="ipr_8cc_source.html#l00129">AlphaISA::initializeIprTable()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00097">SparcISA::TLB::insert()</a>, <a class="el" href="iob_8cc_source.html#l00056">Iob::Iob()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00234">QTIsaac&lt; ALPHA &gt;::isaac()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00152">ArmISA::TLB::lookup()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00617">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::lrotate()</a>, <a class="el" href="fenv_8c_source.html#l00046">m5_fegetround()</a>, <a class="el" href="fplib_8cc_source.html#l02203">ArmISA::modeConv()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00325">sc_dt::operator&amp;=()</a>, <a class="el" href="sc__proxy_8hh_source.html#l00999">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&lt;&lt;=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00692">sc_dt::operator==()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01049">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::operator&gt;&gt;=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00507">sc_dt::operator^=()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00416">sc_dt::operator|=()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00587">sc_dt::or_on_help()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01863">sc_dt::scfx_rep::overflow()</a>, <a class="el" href="framebuffer_8hh_source.html#l00159">FrameBuffer::pixel()</a>, <a class="el" href="intmath_8hh_source.html#l00040">power()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00064">SparcISA::SparcStaticInst::printRegArray()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l00225">ArmISA::TLB::printTlb()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01779">sc_dt::scfx_rep::quantization()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00205">RangeAddrMapper::RangeAddrMapper()</a>, <a class="el" href="gic__v2_8cc_source.html#l00309">GicV2::readCpu()</a>, <a class="el" href="ua2005_8cc_source.html#l00247">SparcISA::ISA::readFSReg()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01109">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::reset()</a>, <a class="el" href="sc__proxy_8hh_source.html#l01107">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::reverse()</a>, <a class="el" href="datatypes_2int_2arith_2arith02_2isaac_8h_source.html#l00210">QTIsaac&lt; ALPHA &gt;::rngstep()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02614">sc_dt::scfx_rep::round()</a>, <a class="el" href="sc__lv__base_8hh_source.html#l00650">sc_dt::sc_proxy&lt; sc_subref_r&lt; X &gt; &gt;::rrotate()</a>, <a class="el" href="T__2__3__1__1_2T__2__3__1_8h_source.html#l00038">SC_MODULE()</a>, <a class="el" href="scfx__rep_8cc_source.html#l00258">sc_dt::scfx_rep::scfx_rep()</a>, <a class="el" href="vncserver_8cc_source.html#l00630">VncServer::sendFrameBufferUpdate()</a>, <a class="el" href="iob_8cc_source.html#l00341">Iob::serialize()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00480">X86ISA::TLB::serialize()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01354">SparcISA::TLB::serialize()</a>, <a class="el" href="copy__engine_8cc_source.html#l00667">CopyEngine::serialize()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01126">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::serialize()</a>, <a class="el" href="pl111_8cc_source.html#l00555">Pl111::serialize()</a>, <a class="el" href="scfx__rep_8cc_source.html#l02390">sc_dt::scfx_rep::set()</a>, <a class="el" href="vncserver_8cc_source.html#l00516">VncServer::setEncodings()</a>, <a class="el" href="gic__v2_8cc_source.html#l00649">GicV2::softInt()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01196">sc_dt::sub_mants()</a>, <a class="el" href="scfx__rep_8cc_source.html#l01294">sc_dt::sub_with_index()</a>, <a class="el" href="byteswap_8hh_source.html#l00113">swap_byte()</a>, <a class="el" href="byteswap_8hh_source.html#l00096">swap_byte16()</a>, <a class="el" href="byteswap_8hh_source.html#l00082">swap_byte32()</a>, <a class="el" href="byteswap_8hh_source.html#l00063">swap_byte64()</a>, <a class="el" href="sim_2system_8cc_source.html#l00091">System::System()</a>, <a class="el" href="bitfield_8test_8cc_source.html#l00120">TEST()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00062">X86ISA::TLB::TLB()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00055">SparcISA::TLB::TLB()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00056">TsunamiCChip::TsunamiCChip()</a>, <a class="el" href="iob_8cc_source.html#l00362">Iob::unserialize()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00495">X86ISA::TLB::unserialize()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l01384">SparcISA::TLB::unserialize()</a>, <a class="el" href="copy__engine_8cc_source.html#l00676">CopyEngine::unserialize()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01161">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::unserialize()</a>, <a class="el" href="pl111_8cc_source.html#l00645">Pl111::unserialize()</a>, <a class="el" href="physical_8cc_source.html#l00397">PhysicalMemory::unserializeStore()</a>, <a class="el" href="gic__v2_8cc_source.html#l00738">GicV2::updateIntState()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01135">sc_dt::vec_div_large()</a>, <a class="el" href="sc__nbutils_8cc_source.html#l01332">sc_dt::vec_rem_large()</a>, <a class="el" href="vgic_8cc_source.html#l00049">VGic::VGic()</a>, <a class="el" href="sparc_2vtophys_8cc_source.html#l00061">SparcISA::vtophys()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l01058">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::wbComplete()</a>, <a class="el" href="pngwriter_8cc_source.html#l00114">PngWriter::write()</a>, <a class="el" href="bmpwriter_8cc_source.html#l00091">BmpWriter::write()</a>, <a class="el" href="tsunami__cchip_8cc_source.html#l00190">TsunamiCChip::write()</a>, <a class="el" href="i8254xGBe_8cc_source.html#l00911">IGbE::DescCache&lt; iGbReg::RxDesc &gt;::writeback1()</a>, <a class="el" href="sc__nbexterns_8cc_source.html#l00665">sc_dt::xor_on_help()</a>, <a class="el" href="copy__engine_8cc_source.html#l00103">CopyEngine::~CopyEngine()</a>, <a class="el" href="gic__v2_8cc_source.html#l00104">GicV2::~GicV2()</a>, <a class="el" href="nb2b__adapter_2mm_8h_source.html#l00015">mm::~mm()</a>, <a class="el" href="datatypes_2int_2arith_2arith03_2isaac_8h_source.html#l00054">QTIsaac&lt; ALPHA &gt;::randctx::~randctx()</a>, and <a class="el" href="vgic_8cc_source.html#l00064">VGic::~VGic()</a>.</p>

</div>
</div>
<a id="a15a24a466a9e5954d1b3f5c6556fbd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a24a466a9e5954d1b3f5c6556fbd3a">&#9670;&nbsp;</a></span>ZeroReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int X86ISA::ZeroReg = NUM_INTREGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86_2registers_8hh_source.html#l00088">88</a> of file <a class="el" href="x86_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00231">X86ISA::X86StaticInst::printMem()</a>.</p>

</div>
</div>
<a id="aba3e1eabdb54abe5de3cf30bc6d62312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3e1eabdb54abe5de3cf30bc6d62312">&#9670;&nbsp;</a></span>zf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt; 6 &gt; X86ISA::zf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00548">548</a> of file <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html">misc.hh</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:31 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
