// Seed: 1821936878
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = id_1;
  id_4(
      id_4, 1
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  xor primCall (id_7, id_3, id_2, id_5, id_9, id_10, id_11);
  module_0 modCall_1 (
      id_2,
      id_3
  );
  id_12(
      .id_0(id_9), .id_1(id_8), .id_2(id_8 + -1), .id_3(id_6), .id_4(-1)
  );
  always id_6 <= id_11;
endmodule
