{
  "name":"loop_attributes"
  , "id":3623
  , "nodes":
  [
    {
      "name":"kernelV5"
      , "id":1
      , "clk":"No"
      , "fmax":"480.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernelV5.B0"
          , "id":2
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV5.B1"
          , "id":3
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"15.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/kernel.cpp"
                , "line":154
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV5.B12"
          , "id":14
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"5.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV5.B3"
          , "id":5
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"n/a"
          , "ll":"1"
          , "lt":"14.000000"
          , "mi":"1"
          , "pl":"No"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/kernel.cpp"
                , "line":201
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernelV5.B5"
              , "id":7
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"n/a"
              , "ll":"2"
              , "lt":"32.000000"
              , "mi":"1"
              , "pl":"No"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: disabled."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/kernel.cpp"
                    , "line":222
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernelV5.B7"
                  , "id":9
                  , "af":"432.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Enabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"13.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: enabled."
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/kernel.cpp"
                        , "line":241
                      }
                    ]
                  ]
                  , "type":"loop"
                }
                , {
                  "name":"kernelV5.B6"
                  , "id":8
                  , "af":"480.00"
                  , "br":"0"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"5.000000"
                  , "mi":"n/a"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "type":"bb"
                }
                , {
                  "name":"kernelV5.B8"
                  , "id":10
                  , "af":"480.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"242"
                  , "ll":"3"
                  , "lt":"274.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: disabled."
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/./../primitives/primitives.hpp"
                        , "line":478
                      }
                    ]
                  ]
                  , "type":"loop"
                }
              ]
            }
            , {
              "name":"kernelV5.B11"
              , "id":13
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"6.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"4"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernelV5.B4"
          , "id":6
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV5.B2"
          , "id":4
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV5.B9"
          , "id":11
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"233"
          , "ll":"1"
          , "lt":"246.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v5/kernel.cpp"
                , "line":367
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV5.B10"
          , "id":12
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
