Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: STATE_CAL4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "STATE_CAL4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "STATE_CAL4"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : STATE_CAL4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ISE/kadai4/Half_adder.vhd" in Library work.
Entity <Half_adder> compiled.
Entity <Half_adder> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/ISE/kadai4/Full_adder.vhd" in Library work.
Entity <Full_adder> compiled.
Entity <Full_adder> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/ISE/kadai4/Adder4.vhd" in Library work.
Architecture behavioral of Entity adder4 is up to date.
Compiling vhdl file "D:/ISE/kadai6/Decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "D:/ISE/kadai9/STATE_CAL4.vhd" in Library work.
Architecture behavioral of Entity state_cal4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <STATE_CAL4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Full_adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Half_adder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <STATE_CAL4> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/ISE/kadai9/STATE_CAL4.vhd" line 80: Unconnected output port 'CO' of component 'Adder4'.
INFO:Xst:2679 - Register <SIGN> in unit <STATE_CAL4> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <STATE_CAL4> analyzed. Unit <STATE_CAL4> generated.

Analyzing Entity <Adder4> in library <work> (Architecture <behavioral>).
Entity <Adder4> analyzed. Unit <Adder4> generated.

Analyzing Entity <Full_adder> in library <work> (Architecture <behavioral>).
Entity <Full_adder> analyzed. Unit <Full_adder> generated.

Analyzing Entity <Half_adder> in library <work> (Architecture <behavioral>).
Entity <Half_adder> analyzed. Unit <Half_adder> generated.

Analyzing Entity <Decoder> in library <work> (Architecture <behavioral>).
Entity <Decoder> analyzed. Unit <Decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decoder>.
    Related source file is "D:/ISE/kadai6/Decoder.vhd".
    Found 16x8-bit ROM for signal <Y>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder> synthesized.


Synthesizing Unit <Half_adder>.
    Related source file is "D:/ISE/kadai4/Half_adder.vhd".
    Found 1-bit xor2 for signal <S>.
Unit <Half_adder> synthesized.


Synthesizing Unit <Full_adder>.
    Related source file is "D:/ISE/kadai4/Full_adder.vhd".
Unit <Full_adder> synthesized.


Synthesizing Unit <Adder4>.
    Related source file is "D:/ISE/kadai4/Adder4.vhd".
Unit <Adder4> synthesized.


Synthesizing Unit <STATE_CAL4>.
    Related source file is "D:/ISE/kadai9/STATE_CAL4.vhd".
    Found finite state machine <FSM_0> for signal <cal_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 4-bit latch for signal <decoder_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit register for signal <acc>.
    Found 4-bit register for signal <alu_in>.
    Found 16-bit up counter for signal <CNT>.
    Found 4-bit adder for signal <decoder_in$add0000> created at line 95.
    Found 3-bit up counter for signal <SEG_SEL_CNT>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <STATE_CAL4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 2
 4-bit register                                        : 2
# Latches                                              : 1
 4-bit latch                                           : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cal_state/FSM> on signal <cal_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 1
 4-bit latch                                           : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <STATE_CAL4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block STATE_CAL4, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : STATE_CAL4.ngr
Top Level Output File Name         : STATE_CAL4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 91
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 15
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 14
#      LUT3_D                      : 2
#      LUT4                        : 16
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 33
#      FD                          : 16
#      FDC                         : 2
#      FDCE                        : 8
#      FDR                         : 3
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 7
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       30  out of   2448     1%  
 Number of Slice Flip Flops:             33  out of   4896     0%  
 Number of 4 input LUTs:                 58  out of   4896     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
acc_3                              | NONE(decoder_in_0)     | 4     |
CNT_15                             | NONE(SEG_SEL_CNT_0)    | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(acc_0)            | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.964ns (Maximum Frequency: 252.293MHz)
   Minimum input arrival time before clock: 4.678ns
   Maximum output required time after clock: 6.452ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.964ns (frequency: 252.293MHz)
  Total number of paths / destination ports: 168 / 30
-------------------------------------------------------------------------
Delay:               3.964ns (Levels of Logic = 3)
  Source:            acc_0 (FF)
  Destination:       acc_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: acc_0 to acc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.599  acc_0 (acc_0)
     LUT3_D:I2->O          1   0.612   0.387  U0/U1/U1/Mxor_S_Result11 (N01)
     LUT3_D:I2->O          1   0.612   0.360  U0/U1/CO1 (U0/U1_C)
     LUT4:I3->O            1   0.612   0.000  U0/U3/U1/Mxor_S_Result1 (alu_out<3>)
     FDCE:D                    0.268          acc_3
    ----------------------------------------
    Total                      3.964ns (2.618ns logic, 1.346ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CNT_15'
  Clock period: 3.389ns (frequency: 295.090MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.389ns (Levels of Logic = 1)
  Source:            SEG_SEL_CNT_2 (FF)
  Destination:       SEG_SEL_CNT_0 (FF)
  Source Clock:      CNT_15 rising
  Destination Clock: CNT_15 rising

  Data Path: SEG_SEL_CNT_2 to SEG_SEL_CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.514   1.016  SEG_SEL_CNT_2 (SEG_SEL_CNT_2)
     LUT3:I0->O            3   0.612   0.451  SEG_SEL_CNT_cmp_eq00001 (SEG_SEL_CNT_cmp_eq0000)
     FDR:R                     0.795          SEG_SEL_CNT_0
    ----------------------------------------
    Total                      3.389ns (1.921ns logic, 1.468ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 4)
  Source:            SEL (PAD)
  Destination:       acc_3 (FF)
  Destination Clock: CLK rising

  Data Path: SEL to acc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  SEL_IBUF (SEL_IBUF)
     LUT3_D:I0->O          1   0.612   0.387  U0/U1/U1/Mxor_S_Result11 (N01)
     LUT3_D:I2->O          1   0.612   0.360  U0/U1/CO1 (U0/U1_C)
     LUT4:I3->O            1   0.612   0.000  U0/U3/U1/Mxor_S_Result1 (alu_out<3>)
     FDCE:D                    0.268          acc_3
    ----------------------------------------
    Total                      4.678ns (3.210ns logic, 1.468ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CNT_15'
  Total number of paths / destination ports: 39 / 13
-------------------------------------------------------------------------
Offset:              5.697ns (Levels of Logic = 2)
  Source:            SEG_SEL_CNT_0 (FF)
  Destination:       SEG_OUT<6> (PAD)
  Source Clock:      CNT_15 rising

  Data Path: SEG_SEL_CNT_0 to SEG_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.514   1.045  SEG_SEL_CNT_0 (SEG_SEL_CNT_0)
     LUT3:I0->O            1   0.612   0.357  SEG_SEL_5_mux00001 (SEG_SEL_5_OBUF)
     OBUF:I->O                 3.169          SEG_SEL_5_OBUF (SEG_SEL<5>)
    ----------------------------------------
    Total                      5.697ns (4.295ns logic, 1.402ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acc_3'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.452ns (Levels of Logic = 3)
  Source:            decoder_in_1 (LATCH)
  Destination:       SEG_OUT<6> (PAD)
  Source Clock:      acc_3 falling

  Data Path: decoder_in_1 to SEG_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.588   0.754  decoder_in_1 (decoder_in_1)
     LUT4:I0->O            1   0.612   0.360  SEG_OUT<2>_SW1 (N22)
     LUT4:I3->O            1   0.612   0.357  SEG_OUT<2> (SEG_OUT_2_OBUF)
     OBUF:I->O                 3.169          SEG_OUT_2_OBUF (SEG_OUT<2>)
    ----------------------------------------
    Total                      6.452ns (4.981ns logic, 1.471ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.87 secs
 
--> 

Total memory usage is 205668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

