rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728630402
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('11111101', 0, '// LD IY,0xff00')
('00100001', 0, 0)
('00000000', 0, 0)
('11111111', 0, 0)
('00111110', 0, '// LD A,0xf0')
('11110000', 0, 0)
('11111101', 0, '// LD (IY+0x0),A')
('01110111', 0, 0)
('00000000', '(1111111100000000)=11110000', 0)
('00000110', 0, '// LD B,0x0f')
('00001111', 0, 0)
('11111101', 0, '// LD (IY+0x1),B')
('01110000', 0, 0)
('00000001', '(1111111100000001)=00001111', 0)
('00001110', 0, '// LD C,0x3')
('00000011', 0, 0)
('11111101', 0, '// LD (IY+0x3),C')
('01110001', 0, 0)
('00000011', '(1111111100000011)=00000011', 0)
('00010110', 0, '// LD D,0x8')
('00001000', 0, 0)
('11111101', 0, '// LD (IY+0x8),D')
('01110010', 0, 0)
('00001000', '(1111111100001000)=00001000', 0)
('00011110', 0, '// LD E,0x12')
('00010010', 0, 0)
('11111101', 0, '// LD (IY+0x12),E')
('01110011', 0, 0)
('00010010', '(1111111100010010)=00010010', 0)
('00100110', 0, '// LD H,0x70')
('01110000', 0, 0)
('11111101', 0, '// LD (IY+0x70),H')
('01110100', 0, 0)
('01110000', '(1111111101110000)=01110000', 0)
('00101110', 0, '// LD L,0xff')
('11111111', 0, 0)
('11111101', 0, '// LD (IY+0x8),L')
('01110101', 0, 0)
('11111111', '(1111111111111111)=11111111', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD IY,0xff00
11111101
00100001
00000000
00000000
11111111
11111111
// LD A,0xf0
00111110
11110000
11110000
// LD (IY+0x0),A
11111101
01110111
00000000
00000000

✅ Test( (1111111100000000)=11110000 ) is passed.
// LD B,0x0f
00000110
00001111
00001111
// LD (IY+0x1),B
11111101
01110000
00000001
00000001

✅ Test( (1111111100000001)=00001111 ) is passed.
// LD C,0x3
00001110
00000011
00000011
// LD (IY+0x3),C
11111101
01110001
00000011
00000011

✅ Test( (1111111100000011)=00000011 ) is passed.
// LD D,0x8
00010110
00001000
00001000
// LD (IY+0x8),D
11111101
01110010
00001000
00001000

✅ Test( (1111111100001000)=00001000 ) is passed.
// LD E,0x12
00011110
00010010
00010010
// LD (IY+0x12),E
11111101
01110011
00010010
00010010

✅ Test( (1111111100010010)=00010010 ) is passed.
// LD H,0x70
00100110
01110000
01110000
// LD (IY+0x70),H
11111101
01110100
01110000
01110000

✅ Test( (1111111101110000)=01110000 ) is passed.
// LD L,0xff
00101110
11111111
11111111
// LD (IY+0x8),L
11111101
01110101
11111111
11111111

✅ Test( (1111111111111111)=11111111 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000100111    DEC:39
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 11110000    DEC:240
regF    :    BIN xxxxxxxx
regB    :    BIN 00001111    DEC:15
regC    :    BIN 00000011    DEC:3
regD    :    BIN 00001000    DEC:8
regE    :    BIN 00010010    DEC:18
regH    :    BIN 01110000    DEC:112
regL    :    BIN 11111111    DEC:255
regPC   :    BIN 0000000000100111    DEC:39
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN 1111111100000000    DEC:65280
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010111    DEC:23
regDt   :    BIN 11111111    DEC:255
regDex  :    BIN 11111111    DEC:255
regDcs  :    BIN 11111111    DEC:255
regOP   :    BIN 11111111    DEC:255
regOPo  :    BIN 01110101    DEC:117
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000011111111    DEC:255

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(1111111100000000) 11110000
(1111111100000001) 00001111
(1111111100000011) 00000011
(1111111100001000) 00001000
(1111111100010010) 00010010
(1111111101110000) 01110000
(1111111111111111) 11111111
----------------------------------------


602000.00ns INFO     cocotb.regression                  tb_instruction passed
602000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      602000.00           0.09    6343590.42  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                602000.00           0.10    6124913.31  **
                                                        *****************************************************************************************
                                                        
