<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><title>A64</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="alphindextitle">A64 -- Base Instructions (alphabetic order)</h1><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adc.html" id="ADC" name="ADC">ADC</a>:
        Add with Carry.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adcs.html" id="ADCS" name="ADCS">ADCS</a>:
        Add with Carry, setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="add_addsub_ext.html" id="ADD_addsub_ext" name="ADD_addsub_ext">ADD (extended register)</a>:
        Add (extended register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="add_addsub_imm.html" id="ADD_addsub_imm" name="ADD_addsub_imm">ADD (immediate)</a>:
        Add (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="add_addsub_shift.html" id="ADD_addsub_shift" name="ADD_addsub_shift">ADD (shifted register)</a>:
        Add (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="addg.html" id="ADDG" name="ADDG">ADDG</a>:
        Add with Tag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adds_addsub_ext.html" id="ADDS_addsub_ext" name="ADDS_addsub_ext">ADDS (extended register)</a>:
        Add (extended register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adds_addsub_imm.html" id="ADDS_addsub_imm" name="ADDS_addsub_imm">ADDS (immediate)</a>:
        Add (immediate), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adds_addsub_shift.html" id="ADDS_addsub_shift" name="ADDS_addsub_shift">ADDS (shifted register)</a>:
        Add (shifted register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adr.html" id="ADR" name="ADR">ADR</a>:
        Form PC-relative address.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="adrp.html" id="ADRP" name="ADRP">ADRP</a>:
        Form PC-relative address to 4KB page.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="and_log_imm.html" id="AND_log_imm" name="AND_log_imm">AND (immediate)</a>:
        Bitwise AND (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="and_log_shift.html" id="AND_log_shift" name="AND_log_shift">AND (shifted register)</a>:
        Bitwise AND (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ands_log_imm.html" id="ANDS_log_imm" name="ANDS_log_imm">ANDS (immediate)</a>:
        Bitwise AND (immediate), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ands_log_shift.html" id="ANDS_log_shift" name="ANDS_log_shift">ANDS (shifted register)</a>:
        Bitwise AND (shifted register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="asr_sbfm.html" id="ASR_SBFM" name="ASR_SBFM">ASR (immediate)</a>:
        Arithmetic Shift Right (immediate): an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="asr_asrv.html" id="ASR_ASRV" name="ASR_ASRV">ASR (register)</a>:
        Arithmetic Shift Right (register): an alias of ASRV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="asrv.html" id="ASRV" name="ASRV">ASRV</a>:
        Arithmetic Shift Right Variable.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="at_sys.html" id="AT_SYS" name="AT_SYS">AT</a>:
        Address Translate: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="autda.html" id="AUTDA" name="AUTDA">AUTDA, AUTDZA</a>:
        Authenticate Data address, using key A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="autdb.html" id="AUTDB" name="AUTDB">AUTDB, AUTDZB</a>:
        Authenticate Data address, using key B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="autia.html" id="AUTIA" name="AUTIA">AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA</a>:
        Authenticate Instruction address, using key A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="autib.html" id="AUTIB" name="AUTIB">AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB</a>:
        Authenticate Instruction address, using key B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="axflag.html" id="AXFLAG" name="AXFLAG">AXFLAG</a>:
        Convert floating-point condition flags from Arm to external format.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="b_uncond.html" id="B_uncond" name="B_uncond">B</a>:
        Branch.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="b_cond.html" id="B_cond" name="B_cond">B.cond</a>:
        Branch conditionally.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bfc_bfm.html" id="BFC_BFM" name="BFC_BFM">BFC</a>:
        Bitfield Clear: an alias of BFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bfi_bfm.html" id="BFI_BFM" name="BFI_BFM">BFI</a>:
        Bitfield Insert: an alias of BFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bfm.html" id="BFM" name="BFM">BFM</a>:
        Bitfield Move.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bfxil_bfm.html" id="BFXIL_BFM" name="BFXIL_BFM">BFXIL</a>:
        Bitfield extract and insert at low end: an alias of BFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bic_log_shift.html" id="BIC_log_shift" name="BIC_log_shift">BIC (shifted register)</a>:
        Bitwise Bit Clear (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bics.html" id="BICS" name="BICS">BICS (shifted register)</a>:
        Bitwise Bit Clear (shifted register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bl.html" id="BL" name="BL">BL</a>:
        Branch with Link.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="blr.html" id="BLR" name="BLR">BLR</a>:
        Branch with Link to Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="blra.html" id="BLRA" name="BLRA">BLRAA, BLRAAZ, BLRAB, BLRABZ</a>:
        Branch with Link to Register, with pointer authentication.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="br.html" id="BR" name="BR">BR</a>:
        Branch to Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bra.html" id="BRA" name="BRA">BRAA, BRAAZ, BRAB, BRABZ</a>:
        Branch to Register, with pointer authentication.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="brk.html" id="BRK" name="BRK">BRK</a>:
        Breakpoint instruction.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="bti.html" id="BTI" name="BTI">BTI</a>:
        Branch Target Identification.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>:
        Compare and Swap word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>:
        Compare and Swap byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>:
        Compare and Swap halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>:
        Compare and Swap Pair of words or doublewords in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cbnz.html" id="CBNZ" name="CBNZ">CBNZ</a>:
        Compare and Branch on Nonzero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cbz.html" id="CBZ" name="CBZ">CBZ</a>:
        Compare and Branch on Zero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ccmn_imm.html" id="CCMN_imm" name="CCMN_imm">CCMN (immediate)</a>:
        Conditional Compare Negative (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ccmn_reg.html" id="CCMN_reg" name="CCMN_reg">CCMN (register)</a>:
        Conditional Compare Negative (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ccmp_imm.html" id="CCMP_imm" name="CCMP_imm">CCMP (immediate)</a>:
        Conditional Compare (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ccmp_reg.html" id="CCMP_reg" name="CCMP_reg">CCMP (register)</a>:
        Conditional Compare (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cfinv.html" id="CFINV" name="CFINV">CFINV</a>:
        Invert Carry Flag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cfp_sys.html" id="CFP_SYS" name="CFP_SYS">CFP</a>:
        Control Flow Prediction Restriction by Context: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cinc_csinc.html" id="CINC_CSINC" name="CINC_CSINC">CINC</a>:
        Conditional Increment: an alias of CSINC.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cinv_csinv.html" id="CINV_CSINV" name="CINV_CSINV">CINV</a>:
        Conditional Invert: an alias of CSINV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="clrex.html" id="CLREX" name="CLREX">CLREX</a>:
        Clear Exclusive.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cls_int.html" id="CLS_int" name="CLS_int">CLS</a>:
        Count Leading Sign bits.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="clz_int.html" id="CLZ_int" name="CLZ_int">CLZ</a>:
        Count Leading Zeros.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmn_adds_addsub_ext.html" id="CMN_ADDS_addsub_ext" name="CMN_ADDS_addsub_ext">CMN (extended register)</a>:
        Compare Negative (extended register): an alias of ADDS (extended register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmn_adds_addsub_imm.html" id="CMN_ADDS_addsub_imm" name="CMN_ADDS_addsub_imm">CMN (immediate)</a>:
        Compare Negative (immediate): an alias of ADDS (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmn_adds_addsub_shift.html" id="CMN_ADDS_addsub_shift" name="CMN_ADDS_addsub_shift">CMN (shifted register)</a>:
        Compare Negative (shifted register): an alias of ADDS (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmp_subs_addsub_ext.html" id="CMP_SUBS_addsub_ext" name="CMP_SUBS_addsub_ext">CMP (extended register)</a>:
        Compare (extended register): an alias of SUBS (extended register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmp_subs_addsub_imm.html" id="CMP_SUBS_addsub_imm" name="CMP_SUBS_addsub_imm">CMP (immediate)</a>:
        Compare (immediate): an alias of SUBS (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmp_subs_addsub_shift.html" id="CMP_SUBS_addsub_shift" name="CMP_SUBS_addsub_shift">CMP (shifted register)</a>:
        Compare (shifted register): an alias of SUBS (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cmpp_subps.html" id="CMPP_SUBPS" name="CMPP_SUBPS">CMPP</a>:
        Compare with Tag: an alias of SUBPS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cneg_csneg.html" id="CNEG_CSNEG" name="CNEG_CSNEG">CNEG</a>:
        Conditional Negate: an alias of CSNEG.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cpp_sys.html" id="CPP_SYS" name="CPP_SYS">CPP</a>:
        Cache Prefetch Prediction Restriction by Context: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>:
        CRC32 checksum.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>:
        CRC32C checksum.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csdb.html" id="CSDB" name="CSDB">CSDB</a>:
        Consumption of Speculative Data Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csel.html" id="CSEL" name="CSEL">CSEL</a>:
        Conditional Select.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="cset_csinc.html" id="CSET_CSINC" name="CSET_CSINC">CSET</a>:
        Conditional Set: an alias of CSINC.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csetm_csinv.html" id="CSETM_CSINV" name="CSETM_CSINV">CSETM</a>:
        Conditional Set Mask: an alias of CSINV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csinc.html" id="CSINC" name="CSINC">CSINC</a>:
        Conditional Select Increment.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csinv.html" id="CSINV" name="CSINV">CSINV</a>:
        Conditional Select Invert.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="csneg.html" id="CSNEG" name="CSNEG">CSNEG</a>:
        Conditional Select Negation.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dc_sys.html" id="DC_SYS" name="DC_SYS">DC</a>:
        Data Cache operation: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dcps1.html" id="DCPS1" name="DCPS1">DCPS1</a>:
        Debug Change PE State to EL1..</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dcps2.html" id="DCPS2" name="DCPS2">DCPS2</a>:
        Debug Change PE State to EL2..</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dcps3.html" id="DCPS3" name="DCPS3">DCPS3</a>:
        Debug Change PE State to EL3.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dgh.html" id="DGH" name="DGH">DGH</a>:
        Data Gathering Hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dmb.html" id="DMB" name="DMB">DMB</a>:
        Data Memory Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="drps.html" id="DRPS" name="DRPS">DRPS</a>:
        Debug restore process state.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dsb.html" id="DSB" name="DSB">DSB</a>:
        Data Synchronization Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="dvp_sys.html" id="DVP_SYS" name="DVP_SYS">DVP</a>:
        Data Value Prediction Restriction by Context: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="eon.html" id="EON" name="EON">EON (shifted register)</a>:
        Bitwise Exclusive OR NOT (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="eor_log_imm.html" id="EOR_log_imm" name="EOR_log_imm">EOR (immediate)</a>:
        Bitwise Exclusive OR (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="eor_log_shift.html" id="EOR_log_shift" name="EOR_log_shift">EOR (shifted register)</a>:
        Bitwise Exclusive OR (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="eret.html" id="ERET" name="ERET">ERET</a>:
        Exception Return.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ereta.html" id="ERETA" name="ERETA">ERETAA, ERETAB</a>:
        Exception Return, with pointer authentication.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="esb.html" id="ESB" name="ESB">ESB</a>:
        Error Synchronization Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="extr.html" id="EXTR" name="EXTR">EXTR</a>:
        Extract register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="gmi.html" id="GMI" name="GMI">GMI</a>:
        Tag Mask Insert.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="hint.html" id="HINT" name="HINT">HINT</a>:
        Hint instruction.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="hlt.html" id="HLT" name="HLT">HLT</a>:
        Halt instruction.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="hvc.html" id="HVC" name="HVC">HVC</a>:
        Hypervisor Call.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ic_sys.html" id="IC_SYS" name="IC_SYS">IC</a>:
        Instruction Cache operation: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="irg.html" id="IRG" name="IRG">IRG</a>:
        Insert Random Tag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="isb.html" id="ISB" name="ISB">ISB</a>:
        Instruction Synchronization Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>:
        Atomic add on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>:
        Atomic add on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>:
        Atomic add on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapr.html" id="LDAPR" name="LDAPR">LDAPR</a>:
        Load-Acquire RCpc Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaprb.html" id="LDAPRB" name="LDAPRB">LDAPRB</a>:
        Load-Acquire RCpc Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaprh.html" id="LDAPRH" name="LDAPRH">LDAPRH</a>:
        Load-Acquire RCpc Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapur_gen.html" id="LDAPUR_gen" name="LDAPUR_gen">LDAPUR</a>:
        Load-Acquire RCpc Register (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapurb.html" id="LDAPURB" name="LDAPURB">LDAPURB</a>:
        Load-Acquire RCpc Register Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapurh.html" id="LDAPURH" name="LDAPURH">LDAPURH</a>:
        Load-Acquire RCpc Register Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapursb.html" id="LDAPURSB" name="LDAPURSB">LDAPURSB</a>:
        Load-Acquire RCpc Register Signed Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapursh.html" id="LDAPURSH" name="LDAPURSH">LDAPURSH</a>:
        Load-Acquire RCpc Register Signed Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldapursw.html" id="LDAPURSW" name="LDAPURSW">LDAPURSW</a>:
        Load-Acquire RCpc Register Signed Word (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldar.html" id="LDAR" name="LDAR">LDAR</a>:
        Load-Acquire Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldarb.html" id="LDARB" name="LDARB">LDARB</a>:
        Load-Acquire Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldarh.html" id="LDARH" name="LDARH">LDARH</a>:
        Load-Acquire Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaxp.html" id="LDAXP" name="LDAXP">LDAXP</a>:
        Load-Acquire Exclusive Pair of Registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaxr.html" id="LDAXR" name="LDAXR">LDAXR</a>:
        Load-Acquire Exclusive Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaxrb.html" id="LDAXRB" name="LDAXRB">LDAXRB</a>:
        Load-Acquire Exclusive Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldaxrh.html" id="LDAXRH" name="LDAXRH">LDAXRH</a>:
        Load-Acquire Exclusive Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>:
        Atomic bit clear on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>:
        Atomic bit clear on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>:
        Atomic bit clear on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>:
        Atomic exclusive OR on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>:
        Atomic exclusive OR on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>:
        Atomic exclusive OR on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldg.html" id="LDG" name="LDG">LDG</a>:
        Load Allocation Tag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldgm.html" id="LDGM" name="LDGM">LDGM</a>:
        Load Tag Multiple.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldlar.html" id="LDLAR" name="LDLAR">LDLAR</a>:
        Load LOAcquire Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldlarb.html" id="LDLARB" name="LDLARB">LDLARB</a>:
        Load LOAcquire Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldlarh.html" id="LDLARH" name="LDLARH">LDLARH</a>:
        Load LOAcquire Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldnp_gen.html" id="LDNP_gen" name="LDNP_gen">LDNP</a>:
        Load Pair of Registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>:
        Load Pair of Registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a>:
        Load Pair of Registers Signed Word.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>:
        Load Register (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_lit_gen.html" id="LDR_lit_gen" name="LDR_lit_gen">LDR (literal)</a>:
        Load Register (literal).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldr_reg_gen.html" id="LDR_reg_gen" name="LDR_reg_gen">LDR (register)</a>:
        Load Register (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldra.html" id="LDRA" name="LDRA">LDRAA, LDRAB</a>:
        Load Register, with pointer authentication.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a>:
        Load Register Byte (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrb_reg.html" id="LDRB_reg" name="LDRB_reg">LDRB (register)</a>:
        Load Register Byte (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a>:
        Load Register Halfword (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrh_reg.html" id="LDRH_reg" name="LDRH_reg">LDRH (register)</a>:
        Load Register Halfword (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>:
        Load Register Signed Byte (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>:
        Load Register Signed Byte (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>:
        Load Register Signed Halfword (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsh_reg.html" id="LDRSH_reg" name="LDRSH_reg">LDRSH (register)</a>:
        Load Register Signed Halfword (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a>:
        Load Register Signed Word (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsw_lit.html" id="LDRSW_lit" name="LDRSW_lit">LDRSW (literal)</a>:
        Load Register Signed Word (literal).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldrsw_reg.html" id="LDRSW_reg" name="LDRSW_reg">LDRSW (register)</a>:
        Load Register Signed Word (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>:
        Atomic bit set on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>:
        Atomic bit set on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>:
        Atomic bit set on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>:
        Atomic signed maximum on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>:
        Atomic signed maximum on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>:
        Atomic signed maximum on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>:
        Atomic signed minimum on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>:
        Atomic signed minimum on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>:
        Atomic signed minimum on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtr.html" id="LDTR" name="LDTR">LDTR</a>:
        Load Register (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtrb.html" id="LDTRB" name="LDTRB">LDTRB</a>:
        Load Register Byte (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtrh.html" id="LDTRH" name="LDTRH">LDTRH</a>:
        Load Register Halfword (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtrsb.html" id="LDTRSB" name="LDTRSB">LDTRSB</a>:
        Load Register Signed Byte (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtrsh.html" id="LDTRSH" name="LDTRSH">LDTRSH</a>:
        Load Register Signed Halfword (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldtrsw.html" id="LDTRSW" name="LDTRSW">LDTRSW</a>:
        Load Register Signed Word (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>:
        Atomic unsigned maximum on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>:
        Atomic unsigned maximum on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>:
        Atomic unsigned maximum on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>:
        Atomic unsigned minimum on word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>:
        Atomic unsigned minimum on byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>:
        Atomic unsigned minimum on halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldur_gen.html" id="LDUR_gen" name="LDUR_gen">LDUR</a>:
        Load Register (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldurb.html" id="LDURB" name="LDURB">LDURB</a>:
        Load Register Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldurh.html" id="LDURH" name="LDURH">LDURH</a>:
        Load Register Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldursb.html" id="LDURSB" name="LDURSB">LDURSB</a>:
        Load Register Signed Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldursh.html" id="LDURSH" name="LDURSH">LDURSH</a>:
        Load Register Signed Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldursw.html" id="LDURSW" name="LDURSW">LDURSW</a>:
        Load Register Signed Word (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldxp.html" id="LDXP" name="LDXP">LDXP</a>:
        Load Exclusive Pair of Registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldxr.html" id="LDXR" name="LDXR">LDXR</a>:
        Load Exclusive Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldxrb.html" id="LDXRB" name="LDXRB">LDXRB</a>:
        Load Exclusive Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ldxrh.html" id="LDXRH" name="LDXRH">LDXRH</a>:
        Load Exclusive Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lsl_ubfm.html" id="LSL_UBFM" name="LSL_UBFM">LSL (immediate)</a>:
        Logical Shift Left (immediate): an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lsl_lslv.html" id="LSL_LSLV" name="LSL_LSLV">LSL (register)</a>:
        Logical Shift Left (register): an alias of LSLV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lslv.html" id="LSLV" name="LSLV">LSLV</a>:
        Logical Shift Left Variable.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lsr_ubfm.html" id="LSR_UBFM" name="LSR_UBFM">LSR (immediate)</a>:
        Logical Shift Right (immediate): an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lsr_lsrv.html" id="LSR_LSRV" name="LSR_LSRV">LSR (register)</a>:
        Logical Shift Right (register): an alias of LSRV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="lsrv.html" id="LSRV" name="LSRV">LSRV</a>:
        Logical Shift Right Variable.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="madd.html" id="MADD" name="MADD">MADD</a>:
        Multiply-Add.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mneg_msub.html" id="MNEG_MSUB" name="MNEG_MSUB">MNEG</a>:
        Multiply-Negate: an alias of MSUB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_orr_log_imm.html" id="MOV_ORR_log_imm" name="MOV_ORR_log_imm">MOV (bitmask immediate)</a>:
        Move (bitmask immediate): an alias of ORR (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_movn.html" id="MOV_MOVN" name="MOV_MOVN">MOV (inverted wide immediate)</a>:
        Move (inverted wide immediate): an alias of MOVN.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_orr_log_shift.html" id="MOV_ORR_log_shift" name="MOV_ORR_log_shift">MOV (register)</a>:
        Move (register): an alias of ORR (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_add_addsub_imm.html" id="MOV_ADD_addsub_imm" name="MOV_ADD_addsub_imm">MOV (to/from SP)</a>:
        Move between register and stack pointer: an alias of ADD (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mov_movz.html" id="MOV_MOVZ" name="MOV_MOVZ">MOV (wide immediate)</a>:
        Move (wide immediate): an alias of MOVZ.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="movk.html" id="MOVK" name="MOVK">MOVK</a>:
        Move wide with keep.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="movn.html" id="MOVN" name="MOVN">MOVN</a>:
        Move wide with NOT.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="movz.html" id="MOVZ" name="MOVZ">MOVZ</a>:
        Move wide with zero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mrs.html" id="MRS" name="MRS">MRS</a>:
        Move System Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="msr_imm.html" id="MSR_imm" name="MSR_imm">MSR (immediate)</a>:
        Move immediate value to Special Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="msr_reg.html" id="MSR_reg" name="MSR_reg">MSR (register)</a>:
        Move general-purpose register to System Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="msub.html" id="MSUB" name="MSUB">MSUB</a>:
        Multiply-Subtract.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mul_madd.html" id="MUL_MADD" name="MUL_MADD">MUL</a>:
        Multiply: an alias of MADD.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="mvn_orn_log_shift.html" id="MVN_ORN_log_shift" name="MVN_ORN_log_shift">MVN</a>:
        Bitwise NOT: an alias of ORN (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="neg_sub_addsub_shift.html" id="NEG_SUB_addsub_shift" name="NEG_SUB_addsub_shift">NEG (shifted register)</a>:
        Negate (shifted register): an alias of SUB (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="negs_subs_addsub_shift.html" id="NEGS_SUBS_addsub_shift" name="NEGS_SUBS_addsub_shift">NEGS</a>:
        Negate, setting flags: an alias of SUBS (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ngc_sbc.html" id="NGC_SBC" name="NGC_SBC">NGC</a>:
        Negate with Carry: an alias of SBC.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ngcs_sbcs.html" id="NGCS_SBCS" name="NGCS_SBCS">NGCS</a>:
        Negate with Carry, setting flags: an alias of SBCS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="nop.html" id="NOP" name="NOP">NOP</a>:
        No Operation.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orn_log_shift.html" id="ORN_log_shift" name="ORN_log_shift">ORN (shifted register)</a>:
        Bitwise OR NOT (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orr_log_imm.html" id="ORR_log_imm" name="ORR_log_imm">ORR (immediate)</a>:
        Bitwise OR (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="orr_log_shift.html" id="ORR_log_shift" name="ORR_log_shift">ORR (shifted register)</a>:
        Bitwise OR (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pacda.html" id="PACDA" name="PACDA">PACDA, PACDZA</a>:
        Pointer Authentication Code for Data address, using key A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pacdb.html" id="PACDB" name="PACDB">PACDB, PACDZB</a>:
        Pointer Authentication Code for Data address, using key B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pacga.html" id="PACGA" name="PACGA">PACGA</a>:
        Pointer Authentication Code, using Generic key.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pacia.html" id="PACIA" name="PACIA">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</a>:
        Pointer Authentication Code for Instruction address, using key A.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pacib.html" id="PACIB" name="PACIB">PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB</a>:
        Pointer Authentication Code for Instruction address, using key B.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="prfm_imm.html" id="PRFM_imm" name="PRFM_imm">PRFM (immediate)</a>:
        Prefetch Memory (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="prfm_lit.html" id="PRFM_lit" name="PRFM_lit">PRFM (literal)</a>:
        Prefetch Memory (literal).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="prfm_reg.html" id="PRFM_reg" name="PRFM_reg">PRFM (register)</a>:
        Prefetch Memory (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="prfum.html" id="PRFUM" name="PRFUM">PRFUM</a>:
        Prefetch Memory (unscaled offset).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="psb.html" id="PSB" name="PSB">PSB CSYNC</a>:
        Profiling Synchronization Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="pssbb.html" id="PSSBB" name="PSSBB">PSSBB</a>:
        Physical Speculative Store Bypass Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rbit_int.html" id="RBIT_int" name="RBIT_int">RBIT</a>:
        Reverse Bits.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ret.html" id="RET" name="RET">RET</a>:
        Return from subroutine.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="reta.html" id="RETA" name="RETA">RETAA, RETAB</a>:
        Return from subroutine, with pointer authentication.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev.html" id="REV" name="REV">REV</a>:
        Reverse Bytes.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev16_int.html" id="REV16_int" name="REV16_int">REV16</a>:
        Reverse bytes in 16-bit halfwords.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev32_int.html" id="REV32_int" name="REV32_int">REV32</a>:
        Reverse bytes in 32-bit words.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rev64_rev.html" id="REV64_REV" name="REV64_REV">REV64</a>:
        Reverse Bytes: an alias of REV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rmif.html" id="RMIF" name="RMIF">RMIF</a>:
        Rotate, Mask Insert Flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ror_extr.html" id="ROR_EXTR" name="ROR_EXTR">ROR (immediate)</a>:
        Rotate right (immediate): an alias of EXTR.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ror_rorv.html" id="ROR_RORV" name="ROR_RORV">ROR (register)</a>:
        Rotate Right (register): an alias of RORV.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="rorv.html" id="RORV" name="RORV">RORV</a>:
        Rotate Right Variable.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sb.html" id="SB" name="SB">SB</a>:
        Speculation Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sbc.html" id="SBC" name="SBC">SBC</a>:
        Subtract with Carry.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sbcs.html" id="SBCS" name="SBCS">SBCS</a>:
        Subtract with Carry, setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sbfiz_sbfm.html" id="SBFIZ_SBFM" name="SBFIZ_SBFM">SBFIZ</a>:
        Signed Bitfield Insert in Zero: an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sbfm.html" id="SBFM" name="SBFM">SBFM</a>:
        Signed Bitfield Move.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sbfx_sbfm.html" id="SBFX_SBFM" name="SBFX_SBFM">SBFX</a>:
        Signed Bitfield Extract: an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a>:
        Signed Divide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="setf.html" id="SETF" name="SETF">SETF8, SETF16</a>:
        Evaluation of 8 or 16 bit flag values.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sev.html" id="SEV" name="SEV">SEV</a>:
        Send Event.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sevl.html" id="SEVL" name="SEVL">SEVL</a>:
        Send Event Local.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smaddl.html" id="SMADDL" name="SMADDL">SMADDL</a>:
        Signed Multiply-Add Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smc.html" id="SMC" name="SMC">SMC</a>:
        Secure Monitor Call.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smnegl_smsubl.html" id="SMNEGL_SMSUBL" name="SMNEGL_SMSUBL">SMNEGL</a>:
        Signed Multiply-Negate Long: an alias of SMSUBL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smsubl.html" id="SMSUBL" name="SMSUBL">SMSUBL</a>:
        Signed Multiply-Subtract Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smulh.html" id="SMULH" name="SMULH">SMULH</a>:
        Signed Multiply High.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="smull_smaddl.html" id="SMULL_SMADDL" name="SMULL_SMADDL">SMULL</a>:
        Signed Multiply Long: an alias of SMADDL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ssbb.html" id="SSBB" name="SSBB">SSBB</a>:
        Speculative Store Bypass Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="st2g.html" id="ST2G" name="ST2G">ST2G</a>:
        Store Allocation Tags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stadd_ldadd.html" id="STADD_LDADD" name="STADD_LDADD">STADD, STADDL</a>:
        Atomic add on word or doubleword in memory, without return: an alias of LDADD, LDADDA, LDADDAL, LDADDL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="staddb_ldaddb.html" id="STADDB_LDADDB" name="STADDB_LDADDB">STADDB, STADDLB</a>:
        Atomic add on byte in memory, without return: an alias of LDADDB, LDADDAB, LDADDALB, LDADDLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="staddh_ldaddh.html" id="STADDH_LDADDH" name="STADDH_LDADDH">STADDH, STADDLH</a>:
        Atomic add on halfword in memory, without return: an alias of LDADDH, LDADDAH, LDADDALH, LDADDLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stclr_ldclr.html" id="STCLR_LDCLR" name="STCLR_LDCLR">STCLR, STCLRL</a>:
        Atomic bit clear on word or doubleword in memory, without return: an alias of LDCLR, LDCLRA, LDCLRAL, LDCLRL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stclrb_ldclrb.html" id="STCLRB_LDCLRB" name="STCLRB_LDCLRB">STCLRB, STCLRLB</a>:
        Atomic bit clear on byte in memory, without return: an alias of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stclrh_ldclrh.html" id="STCLRH_LDCLRH" name="STCLRH_LDCLRH">STCLRH, STCLRLH</a>:
        Atomic bit clear on halfword in memory, without return: an alias of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="steor_ldeor.html" id="STEOR_LDEOR" name="STEOR_LDEOR">STEOR, STEORL</a>:
        Atomic exclusive OR on word or doubleword in memory, without return: an alias of LDEOR, LDEORA, LDEORAL, LDEORL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="steorb_ldeorb.html" id="STEORB_LDEORB" name="STEORB_LDEORB">STEORB, STEORLB</a>:
        Atomic exclusive OR on byte in memory, without return: an alias of LDEORB, LDEORAB, LDEORALB, LDEORLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="steorh_ldeorh.html" id="STEORH_LDEORH" name="STEORH_LDEORH">STEORH, STEORLH</a>:
        Atomic exclusive OR on halfword in memory, without return: an alias of LDEORH, LDEORAH, LDEORALH, LDEORLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stg.html" id="STG" name="STG">STG</a>:
        Store Allocation Tag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stgm.html" id="STGM" name="STGM">STGM</a>:
        Store Tag Multiple.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stgp.html" id="STGP" name="STGP">STGP</a>:
        Store Allocation Tag and Pair of registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stllr.html" id="STLLR" name="STLLR">STLLR</a>:
        Store LORelease Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stllrb.html" id="STLLRB" name="STLLRB">STLLRB</a>:
        Store LORelease Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stllrh.html" id="STLLRH" name="STLLRH">STLLRH</a>:
        Store LORelease Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlr.html" id="STLR" name="STLR">STLR</a>:
        Store-Release Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlrb.html" id="STLRB" name="STLRB">STLRB</a>:
        Store-Release Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlrh.html" id="STLRH" name="STLRH">STLRH</a>:
        Store-Release Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlur_gen.html" id="STLUR_gen" name="STLUR_gen">STLUR</a>:
        Store-Release Register (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlurb.html" id="STLURB" name="STLURB">STLURB</a>:
        Store-Release Register Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlurh.html" id="STLURH" name="STLURH">STLURH</a>:
        Store-Release Register Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlxp.html" id="STLXP" name="STLXP">STLXP</a>:
        Store-Release Exclusive Pair of registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlxr.html" id="STLXR" name="STLXR">STLXR</a>:
        Store-Release Exclusive Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlxrb.html" id="STLXRB" name="STLXRB">STLXRB</a>:
        Store-Release Exclusive Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stlxrh.html" id="STLXRH" name="STLXRH">STLXRH</a>:
        Store-Release Exclusive Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stnp_gen.html" id="STNP_gen" name="STNP_gen">STNP</a>:
        Store Pair of Registers, with non-temporal hint.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>:
        Store Pair of Registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>:
        Store Register (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="str_reg_gen.html" id="STR_reg_gen" name="STR_reg_gen">STR (register)</a>:
        Store Register (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a>:
        Store Register Byte (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="strb_reg.html" id="STRB_reg" name="STRB_reg">STRB (register)</a>:
        Store Register Byte (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a>:
        Store Register Halfword (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="strh_reg.html" id="STRH_reg" name="STRH_reg">STRH (register)</a>:
        Store Register Halfword (register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stset_ldset.html" id="STSET_LDSET" name="STSET_LDSET">STSET, STSETL</a>:
        Atomic bit set on word or doubleword in memory, without return: an alias of LDSET, LDSETA, LDSETAL, LDSETL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsetb_ldsetb.html" id="STSETB_LDSETB" name="STSETB_LDSETB">STSETB, STSETLB</a>:
        Atomic bit set on byte in memory, without return: an alias of LDSETB, LDSETAB, LDSETALB, LDSETLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stseth_ldseth.html" id="STSETH_LDSETH" name="STSETH_LDSETH">STSETH, STSETLH</a>:
        Atomic bit set on halfword in memory, without return: an alias of LDSETH, LDSETAH, LDSETALH, LDSETLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsmax_ldsmax.html" id="STSMAX_LDSMAX" name="STSMAX_LDSMAX">STSMAX, STSMAXL</a>:
        Atomic signed maximum on word or doubleword in memory, without return: an alias of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsmaxb_ldsmaxb.html" id="STSMAXB_LDSMAXB" name="STSMAXB_LDSMAXB">STSMAXB, STSMAXLB</a>:
        Atomic signed maximum on byte in memory, without return: an alias of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsmaxh_ldsmaxh.html" id="STSMAXH_LDSMAXH" name="STSMAXH_LDSMAXH">STSMAXH, STSMAXLH</a>:
        Atomic signed maximum on halfword in memory, without return: an alias of LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsmin_ldsmin.html" id="STSMIN_LDSMIN" name="STSMIN_LDSMIN">STSMIN, STSMINL</a>:
        Atomic signed minimum on word or doubleword in memory, without return: an alias of LDSMIN, LDSMINA, LDSMINAL, LDSMINL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsminb_ldsminb.html" id="STSMINB_LDSMINB" name="STSMINB_LDSMINB">STSMINB, STSMINLB</a>:
        Atomic signed minimum on byte in memory, without return: an alias of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stsminh_ldsminh.html" id="STSMINH_LDSMINH" name="STSMINH_LDSMINH">STSMINH, STSMINLH</a>:
        Atomic signed minimum on halfword in memory, without return: an alias of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sttr.html" id="STTR" name="STTR">STTR</a>:
        Store Register (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sttrb.html" id="STTRB" name="STTRB">STTRB</a>:
        Store Register Byte (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sttrh.html" id="STTRH" name="STTRH">STTRH</a>:
        Store Register Halfword (unprivileged).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stumax_ldumax.html" id="STUMAX_LDUMAX" name="STUMAX_LDUMAX">STUMAX, STUMAXL</a>:
        Atomic unsigned maximum on word or doubleword in memory, without return: an alias of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stumaxb_ldumaxb.html" id="STUMAXB_LDUMAXB" name="STUMAXB_LDUMAXB">STUMAXB, STUMAXLB</a>:
        Atomic unsigned maximum on byte in memory, without return: an alias of LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stumaxh_ldumaxh.html" id="STUMAXH_LDUMAXH" name="STUMAXH_LDUMAXH">STUMAXH, STUMAXLH</a>:
        Atomic unsigned maximum on halfword in memory, without return: an alias of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stumin_ldumin.html" id="STUMIN_LDUMIN" name="STUMIN_LDUMIN">STUMIN, STUMINL</a>:
        Atomic unsigned minimum on word or doubleword in memory, without return: an alias of LDUMIN, LDUMINA, LDUMINAL, LDUMINL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stuminb_lduminb.html" id="STUMINB_LDUMINB" name="STUMINB_LDUMINB">STUMINB, STUMINLB</a>:
        Atomic unsigned minimum on byte in memory, without return: an alias of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stuminh_lduminh.html" id="STUMINH_LDUMINH" name="STUMINH_LDUMINH">STUMINH, STUMINLH</a>:
        Atomic unsigned minimum on halfword in memory, without return: an alias of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stur_gen.html" id="STUR_gen" name="STUR_gen">STUR</a>:
        Store Register (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sturb.html" id="STURB" name="STURB">STURB</a>:
        Store Register Byte (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sturh.html" id="STURH" name="STURH">STURH</a>:
        Store Register Halfword (unscaled).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stxp.html" id="STXP" name="STXP">STXP</a>:
        Store Exclusive Pair of registers.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stxr.html" id="STXR" name="STXR">STXR</a>:
        Store Exclusive Register.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stxrb.html" id="STXRB" name="STXRB">STXRB</a>:
        Store Exclusive Register Byte.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stxrh.html" id="STXRH" name="STXRH">STXRH</a>:
        Store Exclusive Register Halfword.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stz2g.html" id="STZ2G" name="STZ2G">STZ2G</a>:
        Store Allocation Tags, Zeroing.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stzg.html" id="STZG" name="STZG">STZG</a>:
        Store Allocation Tag, Zeroing.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="stzgm.html" id="STZGM" name="STZGM">STZGM</a>:
        Store Tag and Zero Multiple.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sub_addsub_ext.html" id="SUB_addsub_ext" name="SUB_addsub_ext">SUB (extended register)</a>:
        Subtract (extended register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sub_addsub_imm.html" id="SUB_addsub_imm" name="SUB_addsub_imm">SUB (immediate)</a>:
        Subtract (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sub_addsub_shift.html" id="SUB_addsub_shift" name="SUB_addsub_shift">SUB (shifted register)</a>:
        Subtract (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subg.html" id="SUBG" name="SUBG">SUBG</a>:
        Subtract with Tag.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subp.html" id="SUBP" name="SUBP">SUBP</a>:
        Subtract Pointer.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subps.html" id="SUBPS" name="SUBPS">SUBPS</a>:
        Subtract Pointer, setting Flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subs_addsub_ext.html" id="SUBS_addsub_ext" name="SUBS_addsub_ext">SUBS (extended register)</a>:
        Subtract (extended register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subs_addsub_imm.html" id="SUBS_addsub_imm" name="SUBS_addsub_imm">SUBS (immediate)</a>:
        Subtract (immediate), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="subs_addsub_shift.html" id="SUBS_addsub_shift" name="SUBS_addsub_shift">SUBS (shifted register)</a>:
        Subtract (shifted register), setting flags.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="svc.html" id="SVC" name="SVC">SVC</a>:
        Supervisor Call.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>:
        Swap word or doubleword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>:
        Swap byte in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>:
        Swap halfword in memory.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sxtb_sbfm.html" id="SXTB_SBFM" name="SXTB_SBFM">SXTB</a>:
        Signed Extend Byte: an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sxth_sbfm.html" id="SXTH_SBFM" name="SXTH_SBFM">SXTH</a>:
        Sign Extend Halfword: an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sxtw_sbfm.html" id="SXTW_SBFM" name="SXTW_SBFM">SXTW</a>:
        Sign Extend Word: an alias of SBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sys.html" id="SYS" name="SYS">SYS</a>:
        System instruction.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="sysl.html" id="SYSL" name="SYSL">SYSL</a>:
        System instruction with result.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tbnz.html" id="TBNZ" name="TBNZ">TBNZ</a>:
        Test bit and Branch if Nonzero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tbz.html" id="TBZ" name="TBZ">TBZ</a>:
        Test bit and Branch if Zero.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tlbi_sys.html" id="TLBI_SYS" name="TLBI_SYS">TLBI</a>:
        TLB Invalidate operation: an alias of SYS.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tsb.html" id="TSB" name="TSB">TSB CSYNC</a>:
        Trace Synchronization Barrier.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tst_ands_log_imm.html" id="TST_ANDS_log_imm" name="TST_ANDS_log_imm">TST (immediate)</a>:
        Test bits (immediate): an alias of ANDS (immediate).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="tst_ands_log_shift.html" id="TST_ANDS_log_shift" name="TST_ANDS_log_shift">TST (shifted register)</a>:
        Test (shifted register): an alias of ANDS (shifted register).</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ubfiz_ubfm.html" id="UBFIZ_UBFM" name="UBFIZ_UBFM">UBFIZ</a>:
        Unsigned Bitfield Insert in Zero: an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ubfm.html" id="UBFM" name="UBFM">UBFM</a>:
        Unsigned Bitfield Move.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="ubfx_ubfm.html" id="UBFX_UBFM" name="UBFX_UBFM">UBFX</a>:
        Unsigned Bitfield Extract: an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="udf_perm_undef.html" id="UDF_perm_undef" name="UDF_perm_undef">UDF</a>:
        Permanently Undefined.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a>:
        Unsigned Divide.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umaddl.html" id="UMADDL" name="UMADDL">UMADDL</a>:
        Unsigned Multiply-Add Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umnegl_umsubl.html" id="UMNEGL_UMSUBL" name="UMNEGL_UMSUBL">UMNEGL</a>:
        Unsigned Multiply-Negate Long: an alias of UMSUBL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umsubl.html" id="UMSUBL" name="UMSUBL">UMSUBL</a>:
        Unsigned Multiply-Subtract Long.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umulh.html" id="UMULH" name="UMULH">UMULH</a>:
        Unsigned Multiply High.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="umull_umaddl.html" id="UMULL_UMADDL" name="UMULL_UMADDL">UMULL</a>:
        Unsigned Multiply Long: an alias of UMADDL.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uxtb_ubfm.html" id="UXTB_UBFM" name="UXTB_UBFM">UXTB</a>:
        Unsigned Extend Byte: an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="uxth_ubfm.html" id="UXTH_UBFM" name="UXTH_UBFM">UXTH</a>:
        Unsigned Extend Halfword: an alias of UBFM.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="wfe.html" id="WFE" name="WFE">WFE</a>:
        Wait For Event.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="wfi.html" id="WFI" name="WFI">WFI</a>:
        Wait For Interrupt.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="xaflag.html" id="XAFLAG" name="XAFLAG">XAFLAG</a>:
        Convert floating-point condition flags from external format to Arm format.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="xpac.html" id="XPAC" name="XPAC">XPACD, XPACI, XPACLRI</a>:
        Strip Pointer Authentication Code.</span></p></div><div class="iformindex"><p class="iformindex"><span class="insnheading"><a href="yield.html" id="YIELD" name="YIELD">YIELD</a>:
        YIELD.</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v31.05b</ins><del>v31.04</del>, AdvSIMD v29.02, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>      
        ; Build timestamp: <ins>2019-12-13T14</ins><del>2019-09-27T17</del>:<ins>50</ins><del>32</del>
    </p><p class="copyconf">
      Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>