#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 20:20:29 2019
# Process ID: 3476
# Current directory: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11384 C:\Users\JAY\Downloads\THE_ENDGAME_FPGA\FPGA_IMPLEMENTATION_ENDGAME\FPGA_IMPLEMENTATION_ENDGAME.xpr
# Log file: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/vivado.log
# Journal file: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation
source TB_READ.tcl
close_sim
