Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Mar 22 15:29:35 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[57]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[58]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[59]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[60]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[61]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.162        0.000                      0                 2591        0.057        0.000                      0                 2591        3.000        0.000                       0                   775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkwiz/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkwiz/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        0.162        0.000                      0                 2527        0.187        0.000                      0                 2527        6.442        0.000                       0                   738  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            49.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out2_clk_wiz_0        1.217        0.000                      0                   32        0.987        0.000                      0                   32  
clk_out2_clk_wiz_0  sys_clk_pin               1.083        0.000                      0                   64        0.057        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkwiz/inst/clk_in1
  To Clock:  clkwiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.509ns  (logic 3.075ns (40.950%)  route 4.434ns (59.050%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 16.908 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928    16.717    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    16.841 r  U_xgriscv/dp/prD/q[36]_i_1/O
                         net (fo=1, routed)           0.000    16.841    U_xgriscv/dp/prD/p_1_in[36]
    SLICE_X14Y58         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.520    16.908    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y58         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/C
                         clock pessimism              0.097    17.005    
                         clock uncertainty           -0.079    16.926    
    SLICE_X14Y58         FDCE (Setup_fdce_C_D)        0.077    17.003    U_xgriscv/dp/prD/q_reg[36]
  -------------------------------------------------------------------
                         required time                         17.003    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.502ns  (logic 3.075ns (40.988%)  route 4.427ns (59.012%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.921    16.710    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.124    16.834 r  U_xgriscv/dp/prD/q[18]_i_1__6/O
                         net (fo=1, routed)           0.000    16.834    U_xgriscv/dp/prD/p_1_in[18]
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521    16.909    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.079    16.927    
    SLICE_X12Y56         FDCE (Setup_fdce_C_D)        0.081    17.008    U_xgriscv/dp/prD/q_reg[18]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -16.834    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.501ns  (logic 3.067ns (40.887%)  route 4.434ns (59.113%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 16.908 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.928    16.717    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.116    16.833 r  U_xgriscv/dp/prD/q[38]_i_1/O
                         net (fo=1, routed)           0.000    16.833    U_xgriscv/dp/prD/p_1_in[38]
    SLICE_X14Y58         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.520    16.908    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y58         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/C
                         clock pessimism              0.097    17.005    
                         clock uncertainty           -0.079    16.926    
    SLICE_X14Y58         FDCE (Setup_fdce_C_D)        0.118    17.044    U_xgriscv/dp/prD/q_reg[38]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.495ns  (logic 3.068ns (40.933%)  route 4.427ns (59.067%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.921    16.710    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.117    16.827 r  U_xgriscv/dp/prD/q[46]_i_1/O
                         net (fo=1, routed)           0.000    16.827    U_xgriscv/dp/prD/p_1_in[46]
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521    16.909    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[46]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.079    16.927    
    SLICE_X12Y56         FDCE (Setup_fdce_C_D)        0.118    17.045    U_xgriscv/dp/prD/q_reg[46]
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -16.827    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.406ns  (logic 3.075ns (41.518%)  route 4.331ns (58.482%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.825    16.614    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.124    16.738 r  U_xgriscv/dp/prD/q[4]_i_1/O
                         net (fo=1, routed)           0.000    16.738    U_xgriscv/dp/pcreg/D[4]
    SLICE_X13Y56         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521    16.909    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X13Y56         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.079    16.927    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.031    16.958    U_xgriscv/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -16.738    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.448ns  (logic 3.075ns (41.287%)  route 4.373ns (58.713%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 16.905 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.867    16.656    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y62         LUT5 (Prop_lut5_I3_O)        0.124    16.780 r  U_xgriscv/dp/prD/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000    16.780    U_xgriscv/dp/pcreg/D[28]
    SLICE_X14Y62         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.517    16.905    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X14Y62         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.097    17.002    
                         clock uncertainty           -0.079    16.923    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.077    17.000    U_xgriscv/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.405ns  (logic 3.075ns (41.524%)  route 4.330ns (58.476%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.824    16.613    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.124    16.737 r  U_xgriscv/dp/prD/q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    16.737    U_xgriscv/dp/pcreg/D[12]
    SLICE_X13Y56         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521    16.909    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X13Y56         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[12]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.079    16.927    
    SLICE_X13Y56         FDCE (Setup_fdce_C_D)        0.032    16.959    U_xgriscv/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.394ns  (logic 3.075ns (41.590%)  route 4.319ns (58.409%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 16.906 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.812    16.601    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.124    16.725 r  U_xgriscv/dp/prD/q[22]_i_1__6/O
                         net (fo=1, routed)           0.000    16.725    U_xgriscv/dp/prD/p_1_in[22]
    SLICE_X13Y61         FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.518    16.906    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y61         FDCE                                         r  U_xgriscv/dp/prD/q_reg[22]/C
                         clock pessimism              0.097    17.003    
                         clock uncertainty           -0.079    16.924    
    SLICE_X13Y61         FDCE (Setup_fdce_C_D)        0.031    16.955    U_xgriscv/dp/prD/q_reg[22]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.386ns  (logic 3.075ns (41.631%)  route 4.311ns (58.369%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 16.908 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.805    16.594    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y57         LUT4 (Prop_lut4_I2_O)        0.124    16.718 r  U_xgriscv/dp/prD/q[35]_i_1/O
                         net (fo=1, routed)           0.000    16.718    U_xgriscv/dp/prD/p_1_in[35]
    SLICE_X13Y57         FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.520    16.908    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y57         FDCE                                         r  U_xgriscv/dp/prD/q_reg[35]/C
                         clock pessimism              0.097    17.005    
                         clock uncertainty           -0.079    16.926    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)        0.032    16.958    U_xgriscv/dp/prD/q_reg[35]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 fall@7.692ns)
  Data Path Delay:        7.429ns  (logic 3.075ns (41.390%)  route 4.354ns (58.610%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 9.332 - 7.692 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.692     7.692 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.692 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     9.502    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     5.580 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.598    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.694 f  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.637     9.332    U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    10.682 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.636    11.317    U_xgriscv/dp/pr1M/rdata1R[0]
    SLICE_X11Y67         LUT3 (Prop_lut3_I1_O)        0.328    11.645 f  U_xgriscv/dp/pr1M/zero_carry_i_23/O
                         net (fo=2, routed)           0.772    12.417    U_xgriscv/dp/pr1M/rdata1D[0]
    SLICE_X11Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.541 r  U_xgriscv/dp/pr1M/lt1_carry_i_4/O
                         net (fo=2, routed)           0.695    13.236    U_xgriscv/dp/cmp/DI[0]
    SLICE_X12Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.786 r  U_xgriscv/dp/cmp/lt1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.786    U_xgriscv/dp/cmp/lt1_carry_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.903 r  U_xgriscv/dp/cmp/lt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    U_xgriscv/dp/cmp/lt1_carry__0_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.020 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.020    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.137 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.001    15.138    U_xgriscv/dp/prD/q_reg[31]_7[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.262 f  U_xgriscv/dp/prD/q[63]_i_11/O
                         net (fo=1, routed)           0.403    15.665    U_xgriscv/dp/prD/q[63]_i_11_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.789 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.848    16.637    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.124    16.761 r  U_xgriscv/dp/prD/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    16.761    U_xgriscv/dp/prD/p_1_in[3]
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    17.068    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.374 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.297    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521    16.909    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y56         FDCE                                         r  U_xgriscv/dp/prD/q_reg[3]/C
                         clock pessimism              0.097    17.006    
                         clock uncertainty           -0.079    16.927    
    SLICE_X12Y56         FDCE (Setup_fdce_C_D)        0.079    17.006    U_xgriscv/dp/prD/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.569     0.571    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X31Y56         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  U_xgriscv/dp/pr2E/q_reg[9]/Q
                         net (fo=2, routed)           0.121     0.833    U_xgriscv/dp/pr2M/D[9]
    SLICE_X30Y55         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.840     0.842    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X30Y55         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[9]/C
                         clock pessimism             -0.255     0.587    
    SLICE_X30Y55         FDCE (Hold_fdce_C_D)         0.059     0.646    U_xgriscv/dp/pr2M/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.565     0.567    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X30Y63         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.164     0.731 r  U_xgriscv/dp/pr2E/q_reg[4]/Q
                         net (fo=2, routed)           0.127     0.858    U_xgriscv/dp/pr2M/D[4]
    SLICE_X28Y63         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.835     0.837    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X28Y63         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[4]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.066     0.669    U_xgriscv/dp/pr2M/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.563     0.565    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X9Y71          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  U_xgriscv/dp/pr2E/q_reg[30]/Q
                         net (fo=2, routed)           0.128     0.834    U_xgriscv/dp/pr2M/D[30]
    SLICE_X8Y71          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.832     0.834    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X8Y71          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[30]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X8Y71          FDCE (Hold_fdce_C_D)         0.063     0.641    U_xgriscv/dp/pr2M/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.831%)  route 0.136ns (49.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.566     0.568    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X29Y63         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  U_xgriscv/dp/pr2E/q_reg[14]/Q
                         net (fo=2, routed)           0.136     0.845    U_xgriscv/dp/pr2M/D[14]
    SLICE_X28Y63         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.835     0.837    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X28Y63         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
                         clock pessimism             -0.256     0.581    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.070     0.651    U_xgriscv/dp/pr2M/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pcreg/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/prD/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.188ns (55.056%)  route 0.153ns (44.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.571     0.573    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X13Y60         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141     0.714 r  U_xgriscv/dp/pcreg/q_reg[30]/Q
                         net (fo=5, routed)           0.153     0.867    U_xgriscv/dp/prD/q_reg[31]_6[30]
    SLICE_X12Y60         LUT4 (Prop_lut4_I3_O)        0.047     0.914 r  U_xgriscv/dp/prD/q[30]_i_1__6/O
                         net (fo=1, routed)           0.000     0.914    U_xgriscv/dp/prD/p_1_in[30]
    SLICE_X12Y60         FDCE                                         r  U_xgriscv/dp/prD/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.842     0.844    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y60         FDCE                                         r  U_xgriscv/dp/prD/q_reg[30]/C
                         clock pessimism             -0.258     0.586    
    SLICE_X12Y60         FDCE (Hold_fdce_C_D)         0.131     0.717    U_xgriscv/dp/prD/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/regM/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.601     0.603    U_xgriscv/dp/regE/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regE/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  U_xgriscv/dp/regE/q_reg[15]/Q
                         net (fo=1, routed)           0.170     0.914    U_xgriscv/dp/regM/q_reg[17][6]
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.872     0.874    U_xgriscv/dp/regM/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.066     0.669    U_xgriscv/dp/regM/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.272%)  route 0.248ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.563     0.565    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X9Y71          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  U_xgriscv/dp/pr2E/q_reg[24]/Q
                         net (fo=2, routed)           0.248     0.953    U_xgriscv/dp/pr2M/D[24]
    SLICE_X7Y72          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.859     0.861    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y72          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[24]/C
                         clock pessimism             -0.234     0.627    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.075     0.702    U_xgriscv/dp/pr2M/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.590     0.592    U_7SEG/clk_out2
    SLICE_X1Y76          FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.841    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.949 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.949    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X1Y76          FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.860     0.862    U_7SEG/clk_out2
    SLICE_X1Y76          FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.105     0.697    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.592     0.594    U_7SEG/clk_out2
    SLICE_X1Y77          FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.843    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.951 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.951    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X1Y77          FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.862     0.864    U_7SEG/clk_out2
    SLICE_X1Y77          FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.105     0.699    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.592     0.594    U_7SEG/clk_out2
    SLICE_X1Y78          FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.843    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.951 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.951    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X1Y78          FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.863     0.865    U_7SEG/clk_out2
    SLICE_X1Y78          FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.105     0.699    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y76      U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y78      U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y78      U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y79      U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y79      U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y79      U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y76      U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y76      U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y62      U_dmem/RAM_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y62      U_dmem/RAM_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y62      U_dmem/RAM_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y62      U_dmem/RAM_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y63      U_dmem/RAM_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y63      U_dmem/RAM_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y63      U_dmem/RAM_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y63      U_dmem/RAM_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y55      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.692       6.442      SLICE_X8Y55      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X12Y71     U_xgriscv/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.692       6.442      SLICE_X12Y71     U_xgriscv/dp/rf/rf_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.692       6.442      SLICE_X12Y71     U_xgriscv/dp/rf/rf_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y70     U_xgriscv/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y70     U_xgriscv/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y70     U_xgriscv/dp/rf/rf_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y70     U_xgriscv/dp/rf/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X8Y65      U_xgriscv/dp/rf/rf_reg_r3_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X8Y65      U_xgriscv/dp/rf/rf_reg_r3_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X8Y65      U_xgriscv/dp/rf/rf_reg_r3_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X8Y54     U_Multi/disp_data_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X4Y60     U_Multi/disp_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X10Y62    U_Multi/disp_data_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X11Y57    U_Multi/disp_data_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X10Y57    U_Multi/disp_data_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X9Y64     U_Multi/disp_data_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y60     U_Multi/disp_data_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X7Y66     U_Multi/disp_data_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y66     U_Multi/disp_data_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y62     U_Multi/disp_data_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y60     U_Multi/disp_data_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X11Y57    U_Multi/disp_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y57    U_Multi/disp_data_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X9Y64     U_Multi/disp_data_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y60     U_Multi/disp_data_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X5Y72     U_Multi/disp_data_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y68     U_Multi/disp_data_reg[19]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X5Y71     U_Multi/disp_data_reg[20]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X5Y71     U_Multi/disp_data_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y54     U_Multi/disp_data_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y60     U_Multi/disp_data_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X11Y57    U_Multi/disp_data_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y57    U_Multi/disp_data_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y60     U_Multi/disp_data_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X5Y72     U_Multi/disp_data_reg[18]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X12Y55    U_Multi/disp_data_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X4Y72     U_Multi/disp_data_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X11Y57    U_Multi/disp_data_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X9Y59     U_Multi/disp_data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.610ns  (logic 1.148ns (43.978%)  route 1.462ns (56.022%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 109.286 - 107.692 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 105.309 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706   105.309    U_Multi/clk
    SLICE_X6Y73          FDPE                                         r  U_Multi/disp_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDPE (Prop_fdpe_C_Q)         0.518   105.827 r  U_Multi/disp_data_reg[25]/Q
                         net (fo=1, routed)           1.005   106.831    U_xgriscv/dp/pcreg/disp_data_reg[31][25]
    SLICE_X6Y68          LUT6 (Prop_lut6_I5_O)        0.124   106.955 r  U_xgriscv/dp/pcreg/i_data_store[25]_i_3/O
                         net (fo=1, routed)           0.000   106.955    U_xgriscv/dp/pcreg/i_data_store[25]_i_3_n_0
    SLICE_X6Y68          MUXF7 (Prop_muxf7_I0_O)      0.209   107.164 r  U_xgriscv/dp/pcreg/i_data_store_reg[25]_i_2/O
                         net (fo=1, routed)           0.458   107.622    U_xgriscv/dp/rf/q_reg[25]
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.297   107.919 r  U_xgriscv/dp/rf/i_data_store[25]_i_1/O
                         net (fo=1, routed)           0.000   107.919    U_7SEG/D[25]
    SLICE_X5Y68          FDCE                                         r  U_7SEG/i_data_store_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.590   109.286    U_7SEG/clk_out2
    SLICE_X5Y68          FDCE                                         r  U_7SEG/i_data_store_reg[25]/C
                         clock pessimism              0.000   109.286    
                         clock uncertainty           -0.179   109.107    
    SLICE_X5Y68          FDCE (Setup_fdce_C_D)        0.029   109.136    U_7SEG/i_data_store_reg[25]
  -------------------------------------------------------------------
                         required time                        109.136    
                         arrival time                        -107.919    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.654ns  (logic 1.153ns (43.446%)  route 1.501ns (56.554%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 109.291 - 107.692 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 105.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646   105.249    U_Multi/clk
    SLICE_X12Y54         FDPE                                         r  U_Multi/disp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518   105.767 r  U_Multi/disp_data_reg[8]/Q
                         net (fo=1, routed)           0.590   106.357    U_xgriscv/dp/pcreg/disp_data_reg[31][8]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124   106.481 r  U_xgriscv/dp/pcreg/i_data_store[8]_i_3/O
                         net (fo=1, routed)           0.000   106.481    U_xgriscv/dp/pcreg/i_data_store[8]_i_3_n_0
    SLICE_X9Y55          MUXF7 (Prop_muxf7_I0_O)      0.212   106.693 r  U_xgriscv/dp/pcreg/i_data_store_reg[8]_i_2/O
                         net (fo=1, routed)           0.911   107.604    U_xgriscv/dp/rf/q_reg[8]
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.299   107.903 r  U_xgriscv/dp/rf/i_data_store[8]_i_1/O
                         net (fo=1, routed)           0.000   107.903    U_7SEG/D[8]
    SLICE_X7Y64          FDCE                                         r  U_7SEG/i_data_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.595   109.291    U_7SEG/clk_out2
    SLICE_X7Y64          FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
                         clock pessimism              0.000   109.291    
                         clock uncertainty           -0.179   109.112    
    SLICE_X7Y64          FDCE (Setup_fdce_C_D)        0.032   109.144    U_7SEG/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                        109.144    
                         arrival time                        -107.903    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.652ns  (logic 1.091ns (41.142%)  route 1.561ns (58.858%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 109.290 - 107.692 ) 
    Source Clock Delay      (SCD):    5.248ns = ( 105.248 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.645   105.248    U_Multi/clk
    SLICE_X9Y58          FDPE                                         r  U_Multi/disp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDPE (Prop_fdpe_C_Q)         0.456   105.704 r  U_Multi/disp_data_reg[5]/Q
                         net (fo=1, routed)           0.868   106.572    U_xgriscv/dp/pcreg/disp_data_reg[31][5]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.124   106.696 r  U_xgriscv/dp/pcreg/i_data_store[5]_i_3/O
                         net (fo=1, routed)           0.000   106.696    U_xgriscv/dp/pcreg/i_data_store[5]_i_3_n_0
    SLICE_X4Y58          MUXF7 (Prop_muxf7_I0_O)      0.212   106.908 r  U_xgriscv/dp/pcreg/i_data_store_reg[5]_i_2/O
                         net (fo=1, routed)           0.693   107.601    U_xgriscv/dp/rf/q_reg[5]
    SLICE_X4Y65          LUT5 (Prop_lut5_I1_O)        0.299   107.900 r  U_xgriscv/dp/rf/i_data_store[5]_i_1/O
                         net (fo=1, routed)           0.000   107.900    U_7SEG/D[5]
    SLICE_X4Y65          FDCE                                         r  U_7SEG/i_data_store_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.594   109.290    U_7SEG/clk_out2
    SLICE_X4Y65          FDCE                                         r  U_7SEG/i_data_store_reg[5]/C
                         clock pessimism              0.000   109.290    
                         clock uncertainty           -0.179   109.111    
    SLICE_X4Y65          FDCE (Setup_fdce_C_D)        0.031   109.142    U_7SEG/i_data_store_reg[5]
  -------------------------------------------------------------------
                         required time                        109.142    
                         arrival time                        -107.900    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.533ns  (logic 1.091ns (43.076%)  route 1.442ns (56.924%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 109.290 - 107.692 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 105.313 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710   105.313    U_Multi/clk
    SLICE_X4Y71          FDCE                                         r  U_Multi/disp_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.456   105.769 r  U_Multi/disp_data_reg[26]/Q
                         net (fo=1, routed)           0.971   106.740    U_xgriscv/dp/pcreg/disp_data_reg[31][26]
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124   106.864 r  U_xgriscv/dp/pcreg/i_data_store[26]_i_3/O
                         net (fo=1, routed)           0.000   106.864    U_xgriscv/dp/pcreg/i_data_store[26]_i_3_n_0
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I0_O)      0.212   107.076 r  U_xgriscv/dp/pcreg/i_data_store_reg[26]_i_2/O
                         net (fo=1, routed)           0.471   107.546    U_xgriscv/dp/rf/q_reg[26]
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.299   107.845 r  U_xgriscv/dp/rf/i_data_store[26]_i_1/O
                         net (fo=1, routed)           0.000   107.845    U_7SEG/D[26]
    SLICE_X3Y67          FDCE                                         r  U_7SEG/i_data_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.594   109.290    U_7SEG/clk_out2
    SLICE_X3Y67          FDCE                                         r  U_7SEG/i_data_store_reg[26]/C
                         clock pessimism              0.000   109.290    
                         clock uncertainty           -0.179   109.111    
    SLICE_X3Y67          FDCE (Setup_fdce_C_D)        0.031   109.142    U_7SEG/i_data_store_reg[26]
  -------------------------------------------------------------------
                         required time                        109.142    
                         arrival time                        -107.845    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.469ns  (logic 1.091ns (44.185%)  route 1.378ns (55.815%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 109.211 - 107.692 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 105.249 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646   105.249    U_Multi/clk
    SLICE_X11Y57         FDCE                                         r  U_Multi/disp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.456   105.705 r  U_Multi/disp_data_reg[2]/Q
                         net (fo=1, routed)           0.638   106.343    U_xgriscv/dp/pcreg/disp_data_reg[31][2]
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124   106.467 r  U_xgriscv/dp/pcreg/i_data_store[2]_i_3/O
                         net (fo=1, routed)           0.000   106.467    U_xgriscv/dp/pcreg/i_data_store[2]_i_3_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.212   106.679 r  U_xgriscv/dp/pcreg/i_data_store_reg[2]_i_2/O
                         net (fo=1, routed)           0.740   107.419    U_xgriscv/dp/rf/q_reg[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I1_O)        0.299   107.718 r  U_xgriscv/dp/rf/i_data_store[2]_i_1/O
                         net (fo=1, routed)           0.000   107.718    U_7SEG/D[2]
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.515   109.211    U_7SEG/clk_out2
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[2]/C
                         clock pessimism              0.000   109.211    
                         clock uncertainty           -0.179   109.032    
    SLICE_X9Y65          FDCE (Setup_fdce_C_D)        0.031   109.063    U_7SEG/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                        109.063    
                         arrival time                        -107.718    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.472ns  (logic 1.091ns (44.131%)  route 1.381ns (55.869%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 109.290 - 107.692 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 105.319 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.716   105.319    U_Multi/clk
    SLICE_X7Y66          FDCE                                         r  U_Multi/disp_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.456   105.775 r  U_Multi/disp_data_reg[17]/Q
                         net (fo=1, routed)           0.942   106.716    U_xgriscv/dp/pcreg/disp_data_reg[31][17]
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124   106.840 r  U_xgriscv/dp/pcreg/i_data_store[17]_i_3/O
                         net (fo=1, routed)           0.000   106.840    U_xgriscv/dp/pcreg/i_data_store[17]_i_3_n_0
    SLICE_X5Y63          MUXF7 (Prop_muxf7_I0_O)      0.212   107.052 r  U_xgriscv/dp/pcreg/i_data_store_reg[17]_i_2/O
                         net (fo=1, routed)           0.440   107.492    U_xgriscv/dp/rf/q_reg[17]
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.299   107.791 r  U_xgriscv/dp/rf/i_data_store[17]_i_1/O
                         net (fo=1, routed)           0.000   107.791    U_7SEG/D[17]
    SLICE_X5Y65          FDCE                                         r  U_7SEG/i_data_store_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.594   109.290    U_7SEG/clk_out2
    SLICE_X5Y65          FDCE                                         r  U_7SEG/i_data_store_reg[17]/C
                         clock pessimism              0.000   109.290    
                         clock uncertainty           -0.179   109.111    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.032   109.143    U_7SEG/i_data_store_reg[17]
  -------------------------------------------------------------------
                         required time                        109.143    
                         arrival time                        -107.791    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.463ns  (logic 1.091ns (44.294%)  route 1.372ns (55.706%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 109.211 - 107.692 ) 
    Source Clock Delay      (SCD):    5.247ns = ( 105.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644   105.247    U_Multi/clk
    SLICE_X9Y59          FDPE                                         r  U_Multi/disp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDPE (Prop_fdpe_C_Q)         0.456   105.703 r  U_Multi/disp_data_reg[3]/Q
                         net (fo=1, routed)           0.648   106.351    U_xgriscv/dp/pcreg/disp_data_reg[31][3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124   106.475 r  U_xgriscv/dp/pcreg/i_data_store[3]_i_3/O
                         net (fo=1, routed)           0.000   106.475    U_xgriscv/dp/pcreg/i_data_store[3]_i_3_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212   106.687 r  U_xgriscv/dp/pcreg/i_data_store_reg[3]_i_2/O
                         net (fo=1, routed)           0.724   107.411    U_xgriscv/dp/rf/q_reg[3]
    SLICE_X9Y65          LUT5 (Prop_lut5_I1_O)        0.299   107.710 r  U_xgriscv/dp/rf/i_data_store[3]_i_1/O
                         net (fo=1, routed)           0.000   107.710    U_7SEG/D[3]
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.515   109.211    U_7SEG/clk_out2
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[3]/C
                         clock pessimism              0.000   109.211    
                         clock uncertainty           -0.179   109.032    
    SLICE_X9Y65          FDCE (Setup_fdce_C_D)        0.032   109.064    U_7SEG/i_data_store_reg[3]
  -------------------------------------------------------------------
                         required time                        109.064    
                         arrival time                        -107.710    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.468ns  (logic 1.091ns (44.207%)  route 1.377ns (55.793%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 109.285 - 107.692 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 105.309 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706   105.309    U_Multi/clk
    SLICE_X7Y73          FDPE                                         r  U_Multi/disp_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456   105.765 r  U_Multi/disp_data_reg[27]/Q
                         net (fo=1, routed)           0.944   106.708    U_xgriscv/dp/pcreg/disp_data_reg[31][27]
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124   106.832 r  U_xgriscv/dp/pcreg/i_data_store[27]_i_3/O
                         net (fo=1, routed)           0.000   106.832    U_xgriscv/dp/pcreg/i_data_store[27]_i_3_n_0
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I0_O)      0.212   107.044 r  U_xgriscv/dp/pcreg/i_data_store_reg[27]_i_2/O
                         net (fo=1, routed)           0.433   107.478    U_xgriscv/dp/rf/q_reg[27]
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.299   107.777 r  U_xgriscv/dp/rf/i_data_store[27]_i_1/O
                         net (fo=1, routed)           0.000   107.777    U_7SEG/D[27]
    SLICE_X7Y69          FDCE                                         r  U_7SEG/i_data_store_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.589   109.285    U_7SEG/clk_out2
    SLICE_X7Y69          FDCE                                         r  U_7SEG/i_data_store_reg[27]/C
                         clock pessimism              0.000   109.285    
                         clock uncertainty           -0.179   109.106    
    SLICE_X7Y69          FDCE (Setup_fdce_C_D)        0.031   109.137    U_7SEG/i_data_store_reg[27]
  -------------------------------------------------------------------
                         required time                        109.137    
                         arrival time                        -107.777    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.469ns  (logic 1.116ns (45.195%)  route 1.353ns (54.805%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 109.290 - 107.692 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 105.310 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707   105.310    U_Multi/clk
    SLICE_X4Y72          FDPE                                         r  U_Multi/disp_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDPE (Prop_fdpe_C_Q)         0.456   105.766 r  U_Multi/disp_data_reg[22]/Q
                         net (fo=1, routed)           0.905   106.671    U_xgriscv/dp/pcreg/disp_data_reg[31][22]
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.124   106.795 r  U_xgriscv/dp/pcreg/i_data_store[22]_i_3/O
                         net (fo=1, routed)           0.000   106.795    U_xgriscv/dp/pcreg/i_data_store[22]_i_3_n_0
    SLICE_X4Y67          MUXF7 (Prop_muxf7_I0_O)      0.238   107.033 r  U_xgriscv/dp/pcreg/i_data_store_reg[22]_i_2/O
                         net (fo=1, routed)           0.448   107.481    U_xgriscv/dp/rf/q_reg[22]
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.298   107.779 r  U_xgriscv/dp/rf/i_data_store[22]_i_1/O
                         net (fo=1, routed)           0.000   107.779    U_7SEG/D[22]
    SLICE_X3Y67          FDCE                                         r  U_7SEG/i_data_store_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.594   109.290    U_7SEG/clk_out2
    SLICE_X3Y67          FDCE                                         r  U_7SEG/i_data_store_reg[22]/C
                         clock pessimism              0.000   109.290    
                         clock uncertainty           -0.179   109.111    
    SLICE_X3Y67          FDCE (Setup_fdce_C_D)        0.029   109.140    U_7SEG/i_data_store_reg[22]
  -------------------------------------------------------------------
                         required time                        109.140    
                         arrival time                        -107.779    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@107.692ns - sys_clk_pin rise@100.000ns)
  Data Path Delay:        2.429ns  (logic 1.091ns (44.922%)  route 1.338ns (55.078%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 109.291 - 107.692 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 105.325 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.722   105.325    U_Multi/clk
    SLICE_X5Y60          FDCE                                         r  U_Multi/disp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.456   105.781 r  U_Multi/disp_data_reg[6]/Q
                         net (fo=1, routed)           0.828   106.609    U_xgriscv/dp/pcreg/disp_data_reg[31][6]
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124   106.733 r  U_xgriscv/dp/pcreg/i_data_store[6]_i_3/O
                         net (fo=1, routed)           0.000   106.733    U_xgriscv/dp/pcreg/i_data_store[6]_i_3_n_0
    SLICE_X5Y59          MUXF7 (Prop_muxf7_I0_O)      0.212   106.945 r  U_xgriscv/dp/pcreg/i_data_store_reg[6]_i_2/O
                         net (fo=1, routed)           0.509   107.454    U_xgriscv/dp/rf/q_reg[6]
    SLICE_X5Y64          LUT5 (Prop_lut5_I1_O)        0.299   107.753 r  U_xgriscv/dp/rf/i_data_store[6]_i_1/O
                         net (fo=1, routed)           0.000   107.753    U_7SEG/D[6]
    SLICE_X5Y64          FDCE                                         r  U_7SEG/i_data_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    107.692   107.692 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   107.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683   109.375    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   105.681 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   107.604    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   107.695 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.595   109.291    U_7SEG/clk_out2
    SLICE_X5Y64          FDCE                                         r  U_7SEG/i_data_store_reg[6]/C
                         clock pessimism              0.000   109.291    
                         clock uncertainty           -0.179   109.112    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.029   109.141    U_7SEG/i_data_store_reg[6]
  -------------------------------------------------------------------
                         required time                        109.141    
                         arrival time                        -107.753    
  -------------------------------------------------------------------
                         slack                                  1.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.356ns (58.542%)  route 0.252ns (41.458%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    U_Multi/clk
    SLICE_X5Y70          FDPE                                         r  U_Multi/disp_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  U_Multi/disp_data_reg[31]/Q
                         net (fo=1, routed)           0.137     1.791    U_xgriscv/dp/pcreg/disp_data_reg[31][31]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  U_xgriscv/dp/pcreg/i_data_store[31]_i_3/O
                         net (fo=1, routed)           0.000     1.836    U_xgriscv/dp/pcreg/i_data_store[31]_i_3_n_0
    SLICE_X4Y70          MUXF7 (Prop_muxf7_I0_O)      0.062     1.898 r  U_xgriscv/dp/pcreg/i_data_store_reg[31]_i_2/O
                         net (fo=1, routed)           0.115     2.013    U_xgriscv/dp/rf/q_reg[31]
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.108     2.121 r  U_xgriscv/dp/rf/i_data_store[31]_i_1/O
                         net (fo=1, routed)           0.000     2.121    U_7SEG/D[31]
    SLICE_X4Y69          FDCE                                         r  U_7SEG/i_data_store_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.862     0.864    U_7SEG/clk_out2
    SLICE_X4Y69          FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.179     1.042    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.092     1.134    U_7SEG/i_data_store_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.356ns (52.203%)  route 0.326ns (47.797%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    U_Multi/clk
    SLICE_X7Y66          FDPE                                         r  U_Multi/disp_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  U_Multi/disp_data_reg[16]/Q
                         net (fo=1, routed)           0.212     1.871    U_xgriscv/dp/pcreg/disp_data_reg[31][16]
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  U_xgriscv/dp/pcreg/i_data_store[16]_i_3/O
                         net (fo=1, routed)           0.000     1.916    U_xgriscv/dp/pcreg/i_data_store[16]_i_3_n_0
    SLICE_X7Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     1.978 r  U_xgriscv/dp/pcreg/i_data_store_reg[16]_i_2/O
                         net (fo=1, routed)           0.114     2.091    U_xgriscv/dp/rf/q_reg[16]
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.108     2.199 r  U_xgriscv/dp/rf/i_data_store[16]_i_1/O
                         net (fo=1, routed)           0.000     2.199    U_7SEG/D[16]
    SLICE_X6Y66          FDCE                                         r  U_7SEG/i_data_store_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.865     0.867    U_7SEG/clk_out2
    SLICE_X6Y66          FDCE                                         r  U_7SEG/i_data_store_reg[16]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.179     1.045    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.121     1.166    U_7SEG/i_data_store_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.356ns (51.485%)  route 0.335ns (48.515%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    U_Multi/clk
    SLICE_X4Y71          FDCE                                         r  U_Multi/disp_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U_Multi/disp_data_reg[30]/Q
                         net (fo=1, routed)           0.196     1.849    U_xgriscv/dp/pcreg/disp_data_reg[31][30]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  U_xgriscv/dp/pcreg/i_data_store[30]_i_3/O
                         net (fo=1, routed)           0.000     1.894    U_xgriscv/dp/pcreg/i_data_store[30]_i_3_n_0
    SLICE_X3Y70          MUXF7 (Prop_muxf7_I0_O)      0.062     1.956 r  U_xgriscv/dp/pcreg/i_data_store_reg[30]_i_2/O
                         net (fo=1, routed)           0.139     2.096    U_xgriscv/dp/rf/q_reg[30]
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.108     2.204 r  U_xgriscv/dp/rf/i_data_store[30]_i_1/O
                         net (fo=1, routed)           0.000     2.204    U_7SEG/D[30]
    SLICE_X3Y70          FDCE                                         r  U_7SEG/i_data_store_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.864     0.866    U_7SEG/clk_out2
    SLICE_X3Y70          FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.179     1.044    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092     1.136    U_7SEG/i_data_store_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.379ns (54.413%)  route 0.318ns (45.587%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.572     1.491    U_Multi/clk
    SLICE_X10Y62         FDCE                                         r  U_Multi/disp_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  U_Multi/disp_data_reg[11]/Q
                         net (fo=1, routed)           0.142     1.798    U_xgriscv/dp/pcreg/disp_data_reg[31][11]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  U_xgriscv/dp/pcreg/i_data_store[11]_i_3/O
                         net (fo=1, routed)           0.000     1.843    U_xgriscv/dp/pcreg/i_data_store[11]_i_3_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.062     1.905 r  U_xgriscv/dp/pcreg/i_data_store_reg[11]_i_2/O
                         net (fo=1, routed)           0.175     2.080    U_xgriscv/dp/rf/q_reg[11]
    SLICE_X9Y65          LUT5 (Prop_lut5_I4_O)        0.108     2.188 r  U_xgriscv/dp/rf/i_data_store[11]_i_1/O
                         net (fo=1, routed)           0.000     2.188    U_7SEG/D[11]
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.838     0.840    U_7SEG/clk_out2
    SLICE_X9Y65          FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.179     1.018    
    SLICE_X9Y65          FDCE (Hold_fdce_C_D)         0.091     1.109    U_7SEG/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.356ns (47.788%)  route 0.389ns (52.212%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.490    U_Multi/clk
    SLICE_X9Y64          FDPE                                         r  U_Multi/disp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.631 r  U_Multi/disp_data_reg[14]/Q
                         net (fo=1, routed)           0.228     1.860    U_xgriscv/dp/pcreg/disp_data_reg[31][14]
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  U_xgriscv/dp/pcreg/i_data_store[14]_i_3/O
                         net (fo=1, routed)           0.000     1.905    U_xgriscv/dp/pcreg/i_data_store[14]_i_3_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I0_O)      0.062     1.967 r  U_xgriscv/dp/pcreg/i_data_store_reg[14]_i_2/O
                         net (fo=1, routed)           0.161     2.127    U_xgriscv/dp/rf/q_reg[14]
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.108     2.235 r  U_xgriscv/dp/rf/i_data_store[14]_i_1/O
                         net (fo=1, routed)           0.000     2.235    U_7SEG/D[14]
    SLICE_X3Y65          FDCE                                         r  U_7SEG/i_data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.869     0.871    U_7SEG/clk_out2
    SLICE_X3Y65          FDCE                                         r  U_7SEG/i_data_store_reg[14]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.179     1.049    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.091     1.140    U_7SEG/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.356ns (46.025%)  route 0.417ns (53.975%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    U_Multi/clk
    SLICE_X7Y73          FDCE                                         r  U_Multi/disp_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U_Multi/disp_data_reg[24]/Q
                         net (fo=1, routed)           0.300     1.951    U_xgriscv/dp/pcreg/disp_data_reg[31][24]
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.996 r  U_xgriscv/dp/pcreg/i_data_store[24]_i_3/O
                         net (fo=1, routed)           0.000     1.996    U_xgriscv/dp/pcreg/i_data_store[24]_i_3_n_0
    SLICE_X7Y68          MUXF7 (Prop_muxf7_I0_O)      0.062     2.058 r  U_xgriscv/dp/pcreg/i_data_store_reg[24]_i_2/O
                         net (fo=1, routed)           0.118     2.176    U_xgriscv/dp/rf/q_reg[24]
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.108     2.284 r  U_xgriscv/dp/rf/i_data_store[24]_i_1/O
                         net (fo=1, routed)           0.000     2.284    U_7SEG/D[24]
    SLICE_X6Y68          FDCE                                         r  U_7SEG/i_data_store_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.863     0.865    U_7SEG/clk_out2
    SLICE_X6Y68          FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.179     1.043    
    SLICE_X6Y68          FDCE (Hold_fdce_C_D)         0.121     1.164    U_7SEG/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.356ns (47.763%)  route 0.389ns (52.237%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U_Multi/clk
    SLICE_X7Y63          FDCE                                         r  U_Multi/disp_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_Multi/disp_data_reg[21]/Q
                         net (fo=1, routed)           0.215     1.875    U_xgriscv/dp/pcreg/disp_data_reg[31][21]
    SLICE_X7Y63          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  U_xgriscv/dp/pcreg/i_data_store[21]_i_3/O
                         net (fo=1, routed)           0.000     1.920    U_xgriscv/dp/pcreg/i_data_store[21]_i_3_n_0
    SLICE_X7Y63          MUXF7 (Prop_muxf7_I0_O)      0.062     1.982 r  U_xgriscv/dp/pcreg/i_data_store_reg[21]_i_2/O
                         net (fo=1, routed)           0.174     2.156    U_xgriscv/dp/rf/q_reg[21]
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.108     2.264 r  U_xgriscv/dp/rf/i_data_store[21]_i_1/O
                         net (fo=1, routed)           0.000     2.264    U_7SEG/D[21]
    SLICE_X7Y67          FDCE                                         r  U_7SEG/i_data_store_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.864     0.866    U_7SEG/clk_out2
    SLICE_X7Y67          FDCE                                         r  U_7SEG/i_data_store_reg[21]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.179     1.044    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.092     1.136    U_7SEG/i_data_store_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.356ns (47.484%)  route 0.394ns (52.516%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    U_Multi/clk
    SLICE_X5Y60          FDCE                                         r  U_Multi/disp_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U_Multi/disp_data_reg[15]/Q
                         net (fo=1, routed)           0.212     1.874    U_xgriscv/dp/pcreg/disp_data_reg[31][15]
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.919 r  U_xgriscv/dp/pcreg/i_data_store[15]_i_3/O
                         net (fo=1, routed)           0.000     1.919    U_xgriscv/dp/pcreg/i_data_store[15]_i_3_n_0
    SLICE_X5Y61          MUXF7 (Prop_muxf7_I0_O)      0.062     1.981 r  U_xgriscv/dp/pcreg/i_data_store_reg[15]_i_2/O
                         net (fo=1, routed)           0.182     2.162    U_xgriscv/dp/rf/q_reg[15]
    SLICE_X4Y65          LUT5 (Prop_lut5_I4_O)        0.108     2.270 r  U_xgriscv/dp/rf/i_data_store[15]_i_1/O
                         net (fo=1, routed)           0.000     2.270    U_7SEG/D[15]
    SLICE_X4Y65          FDCE                                         r  U_7SEG/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.866     0.868    U_7SEG/clk_out2
    SLICE_X4Y65          FDCE                                         r  U_7SEG/i_data_store_reg[15]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.179     1.046    
    SLICE_X4Y65          FDCE (Hold_fdce_C_D)         0.092     1.138    U_7SEG/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.356ns (46.626%)  route 0.408ns (53.374%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    U_Multi/clk
    SLICE_X4Y60          FDPE                                         r  U_Multi/disp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  U_Multi/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.185     1.846    U_xgriscv/dp/pcreg/disp_data_reg[31][10]
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  U_xgriscv/dp/pcreg/i_data_store[10]_i_3/O
                         net (fo=1, routed)           0.000     1.891    U_xgriscv/dp/pcreg/i_data_store[10]_i_3_n_0
    SLICE_X7Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     1.953 r  U_xgriscv/dp/pcreg/i_data_store_reg[10]_i_2/O
                         net (fo=1, routed)           0.223     2.176    U_xgriscv/dp/rf/q_reg[10]
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.108     2.284 r  U_xgriscv/dp/rf/i_data_store[10]_i_1/O
                         net (fo=1, routed)           0.000     2.284    U_7SEG/D[10]
    SLICE_X7Y64          FDCE                                         r  U_7SEG/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.867     0.869    U_7SEG/clk_out2
    SLICE_X7Y64          FDCE                                         r  U_7SEG/i_data_store_reg[10]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X7Y64          FDCE (Hold_fdce_C_D)         0.092     1.139    U_7SEG/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.356ns (46.639%)  route 0.407ns (53.361%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    U_Multi/clk
    SLICE_X5Y56          FDPE                                         r  U_Multi/disp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  U_Multi/disp_data_reg[7]/Q
                         net (fo=1, routed)           0.212     1.876    U_xgriscv/dp/pcreg/disp_data_reg[31][7]
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  U_xgriscv/dp/pcreg/i_data_store[7]_i_3/O
                         net (fo=1, routed)           0.000     1.921    U_xgriscv/dp/pcreg/i_data_store[7]_i_3_n_0
    SLICE_X5Y57          MUXF7 (Prop_muxf7_I0_O)      0.062     1.983 r  U_xgriscv/dp/pcreg/i_data_store_reg[7]_i_2/O
                         net (fo=1, routed)           0.195     2.178    U_xgriscv/dp/rf/q_reg[7]
    SLICE_X5Y64          LUT5 (Prop_lut5_I1_O)        0.108     2.286 r  U_xgriscv/dp/rf/i_data_store[7]_i_1/O
                         net (fo=1, routed)           0.000     2.286    U_7SEG/D[7]
    SLICE_X5Y64          FDCE                                         r  U_7SEG/i_data_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         0.867     0.869    U_7SEG/clk_out2
    SLICE_X5Y64          FDCE                                         r  U_7SEG/i_data_store_reg[7]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.179     1.047    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092     1.139    U_7SEG/i_data_store_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  1.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        9.763ns  (logic 0.718ns (7.354%)  route 9.045ns (92.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 94.015 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.705    94.015    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y72          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.419    94.434 r  U_xgriscv/dp/pr2M/q_reg[24]/Q
                         net (fo=3, routed)           9.045   103.479    U_xgriscv/dp/pr3W/Q[24]
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.299   103.778 r  U_xgriscv/dp/pr3W/disp_data[24]_i_1/O
                         net (fo=1, routed)           0.000   103.778    U_Multi/D[24]
    SLICE_X7Y73          FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588   105.011    U_Multi/clk
    SLICE_X7Y73          FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.179   104.832    
    SLICE_X7Y73          FDCE (Setup_fdce_C_D)        0.029   104.861    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                        104.861    
                         arrival time                        -103.778    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        9.037ns  (logic 0.642ns (7.104%)  route 8.395ns (92.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 105.012 - 100.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 94.015 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.705    94.015    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X6Y72          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518    94.533 r  U_xgriscv/dp/pr2M/q_reg[18]/Q
                         net (fo=2, routed)           8.395   102.928    U_xgriscv/dp/pr3W/Q[18]
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.124   103.052 r  U_xgriscv/dp/pr3W/disp_data[18]_i_1/O
                         net (fo=1, routed)           0.000   103.052    U_Multi/D[18]
    SLICE_X5Y72          FDPE                                         r  U_Multi/disp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589   105.012    U_Multi/clk
    SLICE_X5Y72          FDPE                                         r  U_Multi/disp_data_reg[18]/C
                         clock pessimism              0.000   105.012    
                         clock uncertainty           -0.179   104.833    
    SLICE_X5Y72          FDPE (Setup_fdpe_C_D)        0.029   104.862    U_Multi/disp_data_reg[18]
  -------------------------------------------------------------------
                         required time                        104.862    
                         arrival time                        -103.052    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.884ns  (logic 1.076ns (12.111%)  route 7.808ns (87.889%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.499   102.821    U_Multi/E[0]
    SLICE_X6Y73          FDPE                                         r  U_Multi/disp_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588   105.011    U_Multi/clk
    SLICE_X6Y73          FDPE                                         r  U_Multi/disp_data_reg[25]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.179   104.832    
    SLICE_X6Y73          FDPE (Setup_fdpe_C_CE)      -0.169   104.663    U_Multi/disp_data_reg[25]
  -------------------------------------------------------------------
                         required time                        104.663    
                         arrival time                        -102.821    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.840ns  (logic 1.076ns (12.171%)  route 7.764ns (87.828%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 105.022 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.455   102.776    U_Multi/E[0]
    SLICE_X5Y62          FDCE                                         r  U_Multi/disp_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599   105.022    U_Multi/clk
    SLICE_X5Y62          FDCE                                         r  U_Multi/disp_data_reg[4]/C
                         clock pessimism              0.000   105.022    
                         clock uncertainty           -0.179   104.843    
    SLICE_X5Y62          FDCE (Setup_fdce_C_CE)      -0.205   104.638    U_Multi/disp_data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.638    
                         arrival time                        -102.776    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.804ns  (logic 1.076ns (12.222%)  route 7.728ns (87.778%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.419   102.740    U_Multi/E[0]
    SLICE_X7Y73          FDCE                                         r  U_Multi/disp_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588   105.011    U_Multi/clk
    SLICE_X7Y73          FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.179   104.832    
    SLICE_X7Y73          FDCE (Setup_fdce_C_CE)      -0.205   104.627    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                        104.627    
                         arrival time                        -102.740    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[27]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.804ns  (logic 1.076ns (12.222%)  route 7.728ns (87.778%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.419   102.740    U_Multi/E[0]
    SLICE_X7Y73          FDPE                                         r  U_Multi/disp_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588   105.011    U_Multi/clk
    SLICE_X7Y73          FDPE                                         r  U_Multi/disp_data_reg[27]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.179   104.832    
    SLICE_X7Y73          FDPE (Setup_fdpe_C_CE)      -0.205   104.627    U_Multi/disp_data_reg[27]
  -------------------------------------------------------------------
                         required time                        104.627    
                         arrival time                        -102.740    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.725ns  (logic 1.076ns (12.333%)  route 7.649ns (87.667%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 104.949 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.340   102.661    U_Multi/E[0]
    SLICE_X11Y57         FDPE                                         r  U_Multi/disp_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526   104.949    U_Multi/clk
    SLICE_X11Y57         FDPE                                         r  U_Multi/disp_data_reg[12]/C
                         clock pessimism              0.000   104.949    
                         clock uncertainty           -0.179   104.770    
    SLICE_X11Y57         FDPE (Setup_fdpe_C_CE)      -0.205   104.565    U_Multi/disp_data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.565    
                         arrival time                        -102.661    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.725ns  (logic 1.076ns (12.333%)  route 7.649ns (87.667%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 104.949 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.340   102.661    U_Multi/E[0]
    SLICE_X11Y57         FDCE                                         r  U_Multi/disp_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526   104.949    U_Multi/clk
    SLICE_X11Y57         FDCE                                         r  U_Multi/disp_data_reg[2]/C
                         clock pessimism              0.000   104.949    
                         clock uncertainty           -0.179   104.770    
    SLICE_X11Y57         FDCE (Setup_fdce_C_CE)      -0.205   104.565    U_Multi/disp_data_reg[2]
  -------------------------------------------------------------------
                         required time                        104.565    
                         arrival time                        -102.661    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.745ns  (logic 1.076ns (12.304%)  route 7.669ns (87.696%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 104.947 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.360   102.681    U_Multi/E[0]
    SLICE_X12Y55         FDPE                                         r  U_Multi/disp_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.524   104.947    U_Multi/clk
    SLICE_X12Y55         FDPE                                         r  U_Multi/disp_data_reg[1]/C
                         clock pessimism              0.000   104.947    
                         clock uncertainty           -0.179   104.768    
    SLICE_X12Y55         FDPE (Setup_fdpe_C_CE)      -0.169   104.599    U_Multi/disp_data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.599    
                         arrival time                        -102.681    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (sys_clk_pin rise@100.000ns - clk_out2_clk_wiz_0 rise@92.308ns)
  Data Path Delay:        8.733ns  (logic 1.076ns (12.322%)  route 7.657ns (87.678%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 104.947 - 100.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 93.936 - 92.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     92.308    92.308 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    92.308 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    94.117    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    90.195 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    92.214    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    92.310 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.626    93.936    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X15Y76         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.456    94.392 r  U_xgriscv/dp/pr1M/q_reg[23]/Q
                         net (fo=13, routed)          1.536    95.929    U_xgriscv/dp/pr1M/Q[23]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.124    96.053 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.407    96.460    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_14_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    96.584 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.677    97.261    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_13_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.124    97.385 f  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10/O
                         net (fo=1, routed)           0.996    98.380    U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_10_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.124    98.504 r  U_xgriscv/dp/pr1M/RAM_reg_0_255_0_0_i_6/O
                         net (fo=110, routed)         1.693   100.197    U_xgriscv/dp/pr1M/q_reg[19]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I1_O)        0.124   100.321 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          2.347   102.669    U_Multi/E[0]
    SLICE_X12Y54         FDPE                                         r  U_Multi/disp_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.524   104.947    U_Multi/clk
    SLICE_X12Y54         FDPE                                         r  U_Multi/disp_data_reg[8]/C
                         clock pessimism              0.000   104.947    
                         clock uncertainty           -0.179   104.768    
    SLICE_X12Y54         FDPE (Setup_fdpe_C_CE)      -0.169   104.599    U_Multi/disp_data_reg[8]
  -------------------------------------------------------------------
                         required time                        104.599    
                         arrival time                        -102.669    
  -------------------------------------------------------------------
                         slack                                  1.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.467ns (11.043%)  route 3.762ns (88.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     1.603    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y56          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.367     1.970 r  U_xgriscv/dp/pr2M/q_reg[7]/Q
                         net (fo=3, routed)           3.762     5.732    U_xgriscv/dp/pr3W/Q[7]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.100     5.832 r  U_xgriscv/dp/pr3W/disp_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.832    U_Multi/D[7]
    SLICE_X5Y56          FDPE                                         r  U_Multi/disp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    U_Multi/clk
    SLICE_X5Y56          FDPE                                         r  U_Multi/disp_data_reg[7]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.179     5.505    
    SLICE_X5Y56          FDPE (Hold_fdpe_C_D)         0.270     5.775    U_Multi/disp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.775    
                         arrival time                           5.832    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regW/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.467ns (10.637%)  route 3.923ns (89.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521     1.524    U_xgriscv/dp/regW/clk_out2
    SLICE_X15Y56         FDCE                                         r  U_xgriscv/dp/regW/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.367     1.891 r  U_xgriscv/dp/regW/q_reg[2]/Q
                         net (fo=182, routed)         3.923     5.815    U_xgriscv/dp/pr3W/q_reg[2]_0[1]
    SLICE_X12Y54         LUT6 (Prop_lut6_I3_O)        0.100     5.915 r  U_xgriscv/dp/pr3W/disp_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.915    U_Multi/D[8]
    SLICE_X12Y54         FDPE                                         r  U_Multi/disp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.249    U_Multi/clk
    SLICE_X12Y54         FDPE                                         r  U_Multi/disp_data_reg[8]/C
                         clock pessimism              0.000     5.249    
                         clock uncertainty            0.179     5.427    
    SLICE_X12Y54         FDPE (Hold_fdpe_C_D)         0.333     5.760    U_Multi/disp_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.760    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.518ns (11.713%)  route 3.904ns (88.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.506     1.509    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X8Y73          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.418     1.927 r  U_xgriscv/dp/pr2M/q_reg[27]/Q
                         net (fo=3, routed)           3.904     5.832    U_xgriscv/dp/pr3W/Q[27]
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.100     5.932 r  U_xgriscv/dp/pr3W/disp_data[27]_i_1/O
                         net (fo=1, routed)           0.000     5.932    U_Multi/D[27]
    SLICE_X7Y73          FDPE                                         r  U_Multi/disp_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.309    U_Multi/clk
    SLICE_X7Y73          FDPE                                         r  U_Multi/disp_data_reg[27]/C
                         clock pessimism              0.000     5.309    
                         clock uncertainty            0.179     5.487    
    SLICE_X7Y73          FDPE (Hold_fdpe_C_D)         0.270     5.757    U_Multi/disp_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.757    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regM/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.467ns (11.808%)  route 3.488ns (88.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     1.603    U_xgriscv/dp/regM/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.367     1.970 r  U_xgriscv/dp/regM/q_reg[6]/Q
                         net (fo=5, routed)           1.787     3.758    U_xgriscv/dp/pr1M/q_reg[6]_0[5]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.100     3.858 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          1.701     5.558    U_Multi/E[0]
    SLICE_X9Y59          FDPE                                         r  U_Multi/disp_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.644     5.247    U_Multi/clk
    SLICE_X9Y59          FDPE                                         r  U_Multi/disp_data_reg[3]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.179     5.425    
    SLICE_X9Y59          FDPE (Hold_fdpe_C_CE)       -0.045     5.380    U_Multi/disp_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr5M/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.567ns (13.101%)  route 3.761ns (86.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.588     1.591    U_xgriscv/dp/pr5M/clk_out2
    SLICE_X7Y71          FDCE                                         r  U_xgriscv/dp/pr5M/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.367     1.958 r  U_xgriscv/dp/pr5M/q_reg[3]/Q
                         net (fo=1, routed)           1.678     3.637    U_xgriscv/dp/pr3W/q_reg[4]_0[3]
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.100     3.737 r  U_xgriscv/dp/pr3W/RAM_reg_0_255_0_0_i_5/O
                         net (fo=88, routed)          2.083     5.819    U_xgriscv/dp/pr3W/forwardM__0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.100     5.919 r  U_xgriscv/dp/pr3W/disp_data[14]_i_1/O
                         net (fo=1, routed)           0.000     5.919    U_Multi/D[14]
    SLICE_X9Y64          FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.244    U_Multi/clk
    SLICE_X9Y64          FDPE                                         r  U_Multi/disp_data_reg[14]/C
                         clock pessimism              0.000     5.244    
                         clock uncertainty            0.179     5.422    
    SLICE_X9Y64          FDPE (Hold_fdpe_C_D)         0.269     5.691    U_Multi/disp_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regM/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.467ns (11.432%)  route 3.618ns (88.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     1.603    U_xgriscv/dp/regM/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.367     1.970 r  U_xgriscv/dp/regM/q_reg[6]/Q
                         net (fo=5, routed)           1.787     3.758    U_xgriscv/dp/pr1M/q_reg[6]_0[5]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.100     3.858 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          1.831     5.689    U_Multi/E[0]
    SLICE_X5Y56          FDPE                                         r  U_Multi/disp_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    U_Multi/clk
    SLICE_X5Y56          FDPE                                         r  U_Multi/disp_data_reg[7]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.179     5.505    
    SLICE_X5Y56          FDPE (Hold_fdpe_C_CE)       -0.045     5.460    U_Multi/disp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.460    
                         arrival time                           5.689    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regW/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.467ns (10.569%)  route 3.952ns (89.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521     1.524    U_xgriscv/dp/regW/clk_out2
    SLICE_X15Y56         FDCE                                         r  U_xgriscv/dp/regW/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.367     1.891 r  U_xgriscv/dp/regW/q_reg[2]/Q
                         net (fo=182, routed)         3.952     5.843    U_xgriscv/dp/pr3W/q_reg[2]_0[1]
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.100     5.943 r  U_xgriscv/dp/pr3W/disp_data[12]_i_1/O
                         net (fo=1, routed)           0.000     5.943    U_Multi/D[12]
    SLICE_X11Y57         FDPE                                         r  U_Multi/disp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.249    U_Multi/clk
    SLICE_X11Y57         FDPE                                         r  U_Multi/disp_data_reg[12]/C
                         clock pessimism              0.000     5.249    
                         clock uncertainty            0.179     5.427    
    SLICE_X11Y57         FDPE (Hold_fdpe_C_D)         0.269     5.696    U_Multi/disp_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.943    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regM/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.467ns (11.451%)  route 3.611ns (88.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     1.603    U_xgriscv/dp/regM/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.367     1.970 r  U_xgriscv/dp/regM/q_reg[6]/Q
                         net (fo=5, routed)           1.787     3.758    U_xgriscv/dp/pr1M/q_reg[6]_0[5]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.100     3.858 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          1.824     5.682    U_Multi/E[0]
    SLICE_X8Y54          FDCE                                         r  U_Multi/disp_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.249    U_Multi/clk
    SLICE_X8Y54          FDCE                                         r  U_Multi/disp_data_reg[0]/C
                         clock pessimism              0.000     5.249    
                         clock uncertainty            0.179     5.427    
    SLICE_X8Y54          FDCE (Hold_fdce_C_CE)        0.001     5.428    U_Multi/disp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.428    
                         arrival time                           5.682    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regW/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.467ns (10.378%)  route 4.033ns (89.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.521     1.524    U_xgriscv/dp/regW/clk_out2
    SLICE_X15Y56         FDCE                                         r  U_xgriscv/dp/regW/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.367     1.891 r  U_xgriscv/dp/regW/q_reg[2]/Q
                         net (fo=182, routed)         4.033     5.924    U_xgriscv/dp/pr3W/q_reg[2]_0[1]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.100     6.024 r  U_xgriscv/dp/pr3W/disp_data[13]_i_1/O
                         net (fo=1, routed)           0.000     6.024    U_Multi/D[13]
    SLICE_X10Y57         FDCE                                         r  U_Multi/disp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.249    U_Multi/clk
    SLICE_X10Y57         FDCE                                         r  U_Multi/disp_data_reg[13]/C
                         clock pessimism              0.000     5.249    
                         clock uncertainty            0.179     5.427    
    SLICE_X10Y57         FDCE (Hold_fdce_C_D)         0.330     5.757    U_Multi/disp_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.757    
                         arrival time                           6.024    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regM/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            U_Multi/disp_data_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.467ns (11.327%)  route 3.656ns (88.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    clkwiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwiz/inst/clkout2_buf/O
                         net (fo=736, routed)         1.600     1.603    U_xgriscv/dp/regM/clk_out2
    SLICE_X5Y54          FDCE                                         r  U_xgriscv/dp/regM/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.367     1.970 r  U_xgriscv/dp/regM/q_reg[6]/Q
                         net (fo=5, routed)           1.787     3.758    U_xgriscv/dp/pr1M/q_reg[6]_0[5]
    SLICE_X5Y54          LUT3 (Prop_lut3_I2_O)        0.100     3.858 r  U_xgriscv/dp/pr1M/disp_data[31]_i_1/O
                         net (fo=32, routed)          1.869     5.726    U_Multi/E[0]
    SLICE_X7Y63          FDCE                                         r  U_Multi/disp_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.719     5.322    U_Multi/clk
    SLICE_X7Y63          FDCE                                         r  U_Multi/disp_data_reg[21]/C
                         clock pessimism              0.000     5.322    
                         clock uncertainty            0.179     5.500    
    SLICE_X7Y63          FDCE (Hold_fdce_C_CE)       -0.045     5.455    U_Multi/disp_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.455    
                         arrival time                           5.726    
  -------------------------------------------------------------------
                         slack                                  0.271    





