// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="window,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.279000,HLS_SYN_LAT=11,HLS_SYN_TPT=4,HLS_SYN_MEM=2850,HLS_SYN_DSP=7830,HLS_SYN_FF=91461,HLS_SYN_LUT=541355,HLS_VERSION=2019_2_1}" *)

module window (
        dense_1_input_V,
        layer5_out_0_V,
        layer5_out_1_V,
        layer5_out_2_V,
        layer5_out_3_V,
        layer5_out_4_V,
        layer5_out_5_V,
        layer5_out_6_V,
        layer5_out_7_V,
        layer5_out_8_V,
        layer5_out_9_V,
        layer5_out_10_V,
        layer5_out_11_V,
        layer5_out_12_V,
        layer5_out_13_V,
        layer5_out_14_V,
        layer5_out_15_V,
        layer5_out_16_V,
        layer5_out_17_V,
        layer5_out_18_V,
        layer5_out_19_V,
        layer5_out_20_V,
        layer5_out_21_V,
        layer5_out_22_V,
        layer5_out_23_V,
        layer5_out_24_V,
        layer5_out_25_V,
        layer5_out_26_V,
        layer5_out_27_V,
        layer5_out_28_V,
        layer5_out_29_V,
        layer5_out_30_V,
        layer5_out_31_V,
        layer5_out_32_V,
        layer5_out_33_V,
        layer5_out_34_V,
        layer5_out_35_V,
        layer5_out_36_V,
        layer5_out_37_V,
        layer5_out_38_V,
        layer5_out_39_V,
        layer5_out_40_V,
        layer5_out_41_V,
        layer5_out_42_V,
        layer5_out_43_V,
        layer5_out_44_V,
        layer5_out_45_V,
        layer5_out_46_V,
        layer5_out_47_V,
        layer5_out_48_V,
        layer5_out_49_V,
        layer5_out_50_V,
        layer5_out_51_V,
        layer5_out_52_V,
        layer5_out_53_V,
        layer5_out_54_V,
        layer5_out_55_V,
        layer5_out_56_V,
        layer5_out_57_V,
        layer5_out_58_V,
        layer5_out_59_V,
        layer5_out_60_V,
        layer5_out_61_V,
        layer5_out_62_V,
        layer5_out_63_V,
        layer5_out_64_V,
        layer5_out_65_V,
        layer5_out_66_V,
        layer5_out_67_V,
        layer5_out_68_V,
        layer5_out_69_V,
        layer5_out_70_V,
        layer5_out_71_V,
        layer5_out_72_V,
        layer5_out_73_V,
        layer5_out_74_V,
        layer5_out_75_V,
        layer5_out_76_V,
        layer5_out_77_V,
        layer5_out_78_V,
        layer5_out_79_V,
        layer5_out_80_V,
        layer5_out_81_V,
        layer5_out_82_V,
        layer5_out_83_V,
        layer5_out_84_V,
        layer5_out_85_V,
        layer5_out_86_V,
        layer5_out_87_V,
        layer5_out_88_V,
        layer5_out_89_V,
        layer5_out_90_V,
        layer5_out_91_V,
        layer5_out_92_V,
        layer5_out_93_V,
        layer5_out_94_V,
        layer5_out_95_V,
        layer5_out_96_V,
        layer5_out_97_V,
        layer5_out_98_V,
        layer5_out_99_V,
        layer5_out_100_V,
        layer5_out_101_V,
        layer5_out_102_V,
        layer5_out_103_V,
        layer5_out_104_V,
        layer5_out_105_V,
        layer5_out_106_V,
        layer5_out_107_V,
        layer5_out_108_V,
        layer5_out_109_V,
        layer5_out_110_V,
        layer5_out_111_V,
        layer5_out_112_V,
        layer5_out_113_V,
        layer5_out_114_V,
        layer5_out_115_V,
        layer5_out_116_V,
        layer5_out_117_V,
        layer5_out_118_V,
        layer5_out_119_V,
        layer5_out_120_V,
        layer5_out_121_V,
        layer5_out_122_V,
        layer5_out_123_V,
        layer5_out_124_V,
        layer5_out_125_V,
        layer5_out_126_V,
        layer5_out_127_V,
        layer5_out_128_V,
        layer5_out_129_V,
        layer5_out_130_V,
        layer5_out_131_V,
        layer5_out_132_V,
        layer5_out_133_V,
        layer5_out_134_V,
        layer5_out_135_V,
        layer5_out_136_V,
        layer5_out_137_V,
        layer5_out_138_V,
        layer5_out_139_V,
        layer5_out_140_V,
        layer5_out_141_V,
        layer5_out_142_V,
        layer5_out_143_V,
        layer5_out_144_V,
        layer5_out_145_V,
        layer5_out_146_V,
        layer5_out_147_V,
        layer5_out_148_V,
        layer5_out_149_V,
        layer5_out_150_V,
        layer5_out_151_V,
        layer5_out_152_V,
        layer5_out_153_V,
        layer5_out_154_V,
        layer5_out_155_V,
        layer5_out_156_V,
        layer5_out_157_V,
        layer5_out_158_V,
        layer5_out_159_V,
        layer5_out_160_V,
        layer5_out_161_V,
        layer5_out_162_V,
        layer5_out_163_V,
        layer5_out_164_V,
        layer5_out_165_V,
        layer5_out_166_V,
        layer5_out_167_V,
        layer5_out_168_V,
        layer5_out_169_V,
        layer5_out_170_V,
        layer5_out_171_V,
        layer5_out_172_V,
        layer5_out_173_V,
        layer5_out_174_V,
        layer5_out_175_V,
        layer5_out_176_V,
        layer5_out_177_V,
        layer5_out_178_V,
        layer5_out_179_V,
        const_size_in_1,
        const_size_out_1,
        ap_clk,
        ap_rst,
        dense_1_input_V_ap_vld,
        ap_start,
        const_size_in_1_ap_vld,
        const_size_out_1_ap_vld,
        ap_done,
        layer5_out_0_V_ap_vld,
        layer5_out_1_V_ap_vld,
        layer5_out_2_V_ap_vld,
        layer5_out_3_V_ap_vld,
        layer5_out_4_V_ap_vld,
        layer5_out_5_V_ap_vld,
        layer5_out_6_V_ap_vld,
        layer5_out_7_V_ap_vld,
        layer5_out_8_V_ap_vld,
        layer5_out_9_V_ap_vld,
        layer5_out_10_V_ap_vld,
        layer5_out_11_V_ap_vld,
        layer5_out_12_V_ap_vld,
        layer5_out_13_V_ap_vld,
        layer5_out_14_V_ap_vld,
        layer5_out_15_V_ap_vld,
        layer5_out_16_V_ap_vld,
        layer5_out_17_V_ap_vld,
        layer5_out_18_V_ap_vld,
        layer5_out_19_V_ap_vld,
        layer5_out_20_V_ap_vld,
        layer5_out_21_V_ap_vld,
        layer5_out_22_V_ap_vld,
        layer5_out_23_V_ap_vld,
        layer5_out_24_V_ap_vld,
        layer5_out_25_V_ap_vld,
        layer5_out_26_V_ap_vld,
        layer5_out_27_V_ap_vld,
        layer5_out_28_V_ap_vld,
        layer5_out_29_V_ap_vld,
        layer5_out_30_V_ap_vld,
        layer5_out_31_V_ap_vld,
        layer5_out_32_V_ap_vld,
        layer5_out_33_V_ap_vld,
        layer5_out_34_V_ap_vld,
        layer5_out_35_V_ap_vld,
        layer5_out_36_V_ap_vld,
        layer5_out_37_V_ap_vld,
        layer5_out_38_V_ap_vld,
        layer5_out_39_V_ap_vld,
        layer5_out_40_V_ap_vld,
        layer5_out_41_V_ap_vld,
        layer5_out_42_V_ap_vld,
        layer5_out_43_V_ap_vld,
        layer5_out_44_V_ap_vld,
        layer5_out_45_V_ap_vld,
        layer5_out_46_V_ap_vld,
        layer5_out_47_V_ap_vld,
        layer5_out_48_V_ap_vld,
        layer5_out_49_V_ap_vld,
        layer5_out_50_V_ap_vld,
        layer5_out_51_V_ap_vld,
        layer5_out_52_V_ap_vld,
        layer5_out_53_V_ap_vld,
        layer5_out_54_V_ap_vld,
        layer5_out_55_V_ap_vld,
        layer5_out_56_V_ap_vld,
        layer5_out_57_V_ap_vld,
        layer5_out_58_V_ap_vld,
        layer5_out_59_V_ap_vld,
        layer5_out_60_V_ap_vld,
        layer5_out_61_V_ap_vld,
        layer5_out_62_V_ap_vld,
        layer5_out_63_V_ap_vld,
        layer5_out_64_V_ap_vld,
        layer5_out_65_V_ap_vld,
        layer5_out_66_V_ap_vld,
        layer5_out_67_V_ap_vld,
        layer5_out_68_V_ap_vld,
        layer5_out_69_V_ap_vld,
        layer5_out_70_V_ap_vld,
        layer5_out_71_V_ap_vld,
        layer5_out_72_V_ap_vld,
        layer5_out_73_V_ap_vld,
        layer5_out_74_V_ap_vld,
        layer5_out_75_V_ap_vld,
        layer5_out_76_V_ap_vld,
        layer5_out_77_V_ap_vld,
        layer5_out_78_V_ap_vld,
        layer5_out_79_V_ap_vld,
        layer5_out_80_V_ap_vld,
        layer5_out_81_V_ap_vld,
        layer5_out_82_V_ap_vld,
        layer5_out_83_V_ap_vld,
        layer5_out_84_V_ap_vld,
        layer5_out_85_V_ap_vld,
        layer5_out_86_V_ap_vld,
        layer5_out_87_V_ap_vld,
        layer5_out_88_V_ap_vld,
        layer5_out_89_V_ap_vld,
        layer5_out_90_V_ap_vld,
        layer5_out_91_V_ap_vld,
        layer5_out_92_V_ap_vld,
        layer5_out_93_V_ap_vld,
        layer5_out_94_V_ap_vld,
        layer5_out_95_V_ap_vld,
        layer5_out_96_V_ap_vld,
        layer5_out_97_V_ap_vld,
        layer5_out_98_V_ap_vld,
        layer5_out_99_V_ap_vld,
        layer5_out_100_V_ap_vld,
        layer5_out_101_V_ap_vld,
        layer5_out_102_V_ap_vld,
        layer5_out_103_V_ap_vld,
        layer5_out_104_V_ap_vld,
        layer5_out_105_V_ap_vld,
        layer5_out_106_V_ap_vld,
        layer5_out_107_V_ap_vld,
        layer5_out_108_V_ap_vld,
        layer5_out_109_V_ap_vld,
        layer5_out_110_V_ap_vld,
        layer5_out_111_V_ap_vld,
        layer5_out_112_V_ap_vld,
        layer5_out_113_V_ap_vld,
        layer5_out_114_V_ap_vld,
        layer5_out_115_V_ap_vld,
        layer5_out_116_V_ap_vld,
        layer5_out_117_V_ap_vld,
        layer5_out_118_V_ap_vld,
        layer5_out_119_V_ap_vld,
        layer5_out_120_V_ap_vld,
        layer5_out_121_V_ap_vld,
        layer5_out_122_V_ap_vld,
        layer5_out_123_V_ap_vld,
        layer5_out_124_V_ap_vld,
        layer5_out_125_V_ap_vld,
        layer5_out_126_V_ap_vld,
        layer5_out_127_V_ap_vld,
        layer5_out_128_V_ap_vld,
        layer5_out_129_V_ap_vld,
        layer5_out_130_V_ap_vld,
        layer5_out_131_V_ap_vld,
        layer5_out_132_V_ap_vld,
        layer5_out_133_V_ap_vld,
        layer5_out_134_V_ap_vld,
        layer5_out_135_V_ap_vld,
        layer5_out_136_V_ap_vld,
        layer5_out_137_V_ap_vld,
        layer5_out_138_V_ap_vld,
        layer5_out_139_V_ap_vld,
        layer5_out_140_V_ap_vld,
        layer5_out_141_V_ap_vld,
        layer5_out_142_V_ap_vld,
        layer5_out_143_V_ap_vld,
        layer5_out_144_V_ap_vld,
        layer5_out_145_V_ap_vld,
        layer5_out_146_V_ap_vld,
        layer5_out_147_V_ap_vld,
        layer5_out_148_V_ap_vld,
        layer5_out_149_V_ap_vld,
        layer5_out_150_V_ap_vld,
        layer5_out_151_V_ap_vld,
        layer5_out_152_V_ap_vld,
        layer5_out_153_V_ap_vld,
        layer5_out_154_V_ap_vld,
        layer5_out_155_V_ap_vld,
        layer5_out_156_V_ap_vld,
        layer5_out_157_V_ap_vld,
        layer5_out_158_V_ap_vld,
        layer5_out_159_V_ap_vld,
        layer5_out_160_V_ap_vld,
        layer5_out_161_V_ap_vld,
        layer5_out_162_V_ap_vld,
        layer5_out_163_V_ap_vld,
        layer5_out_164_V_ap_vld,
        layer5_out_165_V_ap_vld,
        layer5_out_166_V_ap_vld,
        layer5_out_167_V_ap_vld,
        layer5_out_168_V_ap_vld,
        layer5_out_169_V_ap_vld,
        layer5_out_170_V_ap_vld,
        layer5_out_171_V_ap_vld,
        layer5_out_172_V_ap_vld,
        layer5_out_173_V_ap_vld,
        layer5_out_174_V_ap_vld,
        layer5_out_175_V_ap_vld,
        layer5_out_176_V_ap_vld,
        layer5_out_177_V_ap_vld,
        layer5_out_178_V_ap_vld,
        layer5_out_179_V_ap_vld,
        ap_ready,
        ap_idle
);


input  [2159:0] dense_1_input_V;
output  [11:0] layer5_out_0_V;
output  [11:0] layer5_out_1_V;
output  [11:0] layer5_out_2_V;
output  [11:0] layer5_out_3_V;
output  [11:0] layer5_out_4_V;
output  [11:0] layer5_out_5_V;
output  [11:0] layer5_out_6_V;
output  [11:0] layer5_out_7_V;
output  [11:0] layer5_out_8_V;
output  [11:0] layer5_out_9_V;
output  [11:0] layer5_out_10_V;
output  [11:0] layer5_out_11_V;
output  [11:0] layer5_out_12_V;
output  [11:0] layer5_out_13_V;
output  [11:0] layer5_out_14_V;
output  [11:0] layer5_out_15_V;
output  [11:0] layer5_out_16_V;
output  [11:0] layer5_out_17_V;
output  [11:0] layer5_out_18_V;
output  [11:0] layer5_out_19_V;
output  [11:0] layer5_out_20_V;
output  [11:0] layer5_out_21_V;
output  [11:0] layer5_out_22_V;
output  [11:0] layer5_out_23_V;
output  [11:0] layer5_out_24_V;
output  [11:0] layer5_out_25_V;
output  [11:0] layer5_out_26_V;
output  [11:0] layer5_out_27_V;
output  [11:0] layer5_out_28_V;
output  [11:0] layer5_out_29_V;
output  [11:0] layer5_out_30_V;
output  [11:0] layer5_out_31_V;
output  [11:0] layer5_out_32_V;
output  [11:0] layer5_out_33_V;
output  [11:0] layer5_out_34_V;
output  [11:0] layer5_out_35_V;
output  [11:0] layer5_out_36_V;
output  [11:0] layer5_out_37_V;
output  [11:0] layer5_out_38_V;
output  [11:0] layer5_out_39_V;
output  [11:0] layer5_out_40_V;
output  [11:0] layer5_out_41_V;
output  [11:0] layer5_out_42_V;
output  [11:0] layer5_out_43_V;
output  [11:0] layer5_out_44_V;
output  [11:0] layer5_out_45_V;
output  [11:0] layer5_out_46_V;
output  [11:0] layer5_out_47_V;
output  [11:0] layer5_out_48_V;
output  [11:0] layer5_out_49_V;
output  [11:0] layer5_out_50_V;
output  [11:0] layer5_out_51_V;
output  [11:0] layer5_out_52_V;
output  [11:0] layer5_out_53_V;
output  [11:0] layer5_out_54_V;
output  [11:0] layer5_out_55_V;
output  [11:0] layer5_out_56_V;
output  [11:0] layer5_out_57_V;
output  [11:0] layer5_out_58_V;
output  [11:0] layer5_out_59_V;
output  [11:0] layer5_out_60_V;
output  [11:0] layer5_out_61_V;
output  [11:0] layer5_out_62_V;
output  [11:0] layer5_out_63_V;
output  [11:0] layer5_out_64_V;
output  [11:0] layer5_out_65_V;
output  [11:0] layer5_out_66_V;
output  [11:0] layer5_out_67_V;
output  [11:0] layer5_out_68_V;
output  [11:0] layer5_out_69_V;
output  [11:0] layer5_out_70_V;
output  [11:0] layer5_out_71_V;
output  [11:0] layer5_out_72_V;
output  [11:0] layer5_out_73_V;
output  [11:0] layer5_out_74_V;
output  [11:0] layer5_out_75_V;
output  [11:0] layer5_out_76_V;
output  [11:0] layer5_out_77_V;
output  [11:0] layer5_out_78_V;
output  [11:0] layer5_out_79_V;
output  [11:0] layer5_out_80_V;
output  [11:0] layer5_out_81_V;
output  [11:0] layer5_out_82_V;
output  [11:0] layer5_out_83_V;
output  [11:0] layer5_out_84_V;
output  [11:0] layer5_out_85_V;
output  [11:0] layer5_out_86_V;
output  [11:0] layer5_out_87_V;
output  [11:0] layer5_out_88_V;
output  [11:0] layer5_out_89_V;
output  [11:0] layer5_out_90_V;
output  [11:0] layer5_out_91_V;
output  [11:0] layer5_out_92_V;
output  [11:0] layer5_out_93_V;
output  [11:0] layer5_out_94_V;
output  [11:0] layer5_out_95_V;
output  [11:0] layer5_out_96_V;
output  [11:0] layer5_out_97_V;
output  [11:0] layer5_out_98_V;
output  [11:0] layer5_out_99_V;
output  [11:0] layer5_out_100_V;
output  [11:0] layer5_out_101_V;
output  [11:0] layer5_out_102_V;
output  [11:0] layer5_out_103_V;
output  [11:0] layer5_out_104_V;
output  [11:0] layer5_out_105_V;
output  [11:0] layer5_out_106_V;
output  [11:0] layer5_out_107_V;
output  [11:0] layer5_out_108_V;
output  [11:0] layer5_out_109_V;
output  [11:0] layer5_out_110_V;
output  [11:0] layer5_out_111_V;
output  [11:0] layer5_out_112_V;
output  [11:0] layer5_out_113_V;
output  [11:0] layer5_out_114_V;
output  [11:0] layer5_out_115_V;
output  [11:0] layer5_out_116_V;
output  [11:0] layer5_out_117_V;
output  [11:0] layer5_out_118_V;
output  [11:0] layer5_out_119_V;
output  [11:0] layer5_out_120_V;
output  [11:0] layer5_out_121_V;
output  [11:0] layer5_out_122_V;
output  [11:0] layer5_out_123_V;
output  [11:0] layer5_out_124_V;
output  [11:0] layer5_out_125_V;
output  [11:0] layer5_out_126_V;
output  [11:0] layer5_out_127_V;
output  [11:0] layer5_out_128_V;
output  [11:0] layer5_out_129_V;
output  [11:0] layer5_out_130_V;
output  [11:0] layer5_out_131_V;
output  [11:0] layer5_out_132_V;
output  [11:0] layer5_out_133_V;
output  [11:0] layer5_out_134_V;
output  [11:0] layer5_out_135_V;
output  [11:0] layer5_out_136_V;
output  [11:0] layer5_out_137_V;
output  [11:0] layer5_out_138_V;
output  [11:0] layer5_out_139_V;
output  [11:0] layer5_out_140_V;
output  [11:0] layer5_out_141_V;
output  [11:0] layer5_out_142_V;
output  [11:0] layer5_out_143_V;
output  [11:0] layer5_out_144_V;
output  [11:0] layer5_out_145_V;
output  [11:0] layer5_out_146_V;
output  [11:0] layer5_out_147_V;
output  [11:0] layer5_out_148_V;
output  [11:0] layer5_out_149_V;
output  [11:0] layer5_out_150_V;
output  [11:0] layer5_out_151_V;
output  [11:0] layer5_out_152_V;
output  [11:0] layer5_out_153_V;
output  [11:0] layer5_out_154_V;
output  [11:0] layer5_out_155_V;
output  [11:0] layer5_out_156_V;
output  [11:0] layer5_out_157_V;
output  [11:0] layer5_out_158_V;
output  [11:0] layer5_out_159_V;
output  [11:0] layer5_out_160_V;
output  [11:0] layer5_out_161_V;
output  [11:0] layer5_out_162_V;
output  [11:0] layer5_out_163_V;
output  [11:0] layer5_out_164_V;
output  [11:0] layer5_out_165_V;
output  [11:0] layer5_out_166_V;
output  [11:0] layer5_out_167_V;
output  [11:0] layer5_out_168_V;
output  [11:0] layer5_out_169_V;
output  [11:0] layer5_out_170_V;
output  [11:0] layer5_out_171_V;
output  [11:0] layer5_out_172_V;
output  [11:0] layer5_out_173_V;
output  [11:0] layer5_out_174_V;
output  [11:0] layer5_out_175_V;
output  [11:0] layer5_out_176_V;
output  [11:0] layer5_out_177_V;
output  [11:0] layer5_out_178_V;
output  [11:0] layer5_out_179_V;
output  [15:0] const_size_in_1;
output  [15:0] const_size_out_1;
input   ap_clk;
input   ap_rst;
input   dense_1_input_V_ap_vld;
input   ap_start;
output   const_size_in_1_ap_vld;
output   const_size_out_1_ap_vld;
output   ap_done;
output   layer5_out_0_V_ap_vld;
output   layer5_out_1_V_ap_vld;
output   layer5_out_2_V_ap_vld;
output   layer5_out_3_V_ap_vld;
output   layer5_out_4_V_ap_vld;
output   layer5_out_5_V_ap_vld;
output   layer5_out_6_V_ap_vld;
output   layer5_out_7_V_ap_vld;
output   layer5_out_8_V_ap_vld;
output   layer5_out_9_V_ap_vld;
output   layer5_out_10_V_ap_vld;
output   layer5_out_11_V_ap_vld;
output   layer5_out_12_V_ap_vld;
output   layer5_out_13_V_ap_vld;
output   layer5_out_14_V_ap_vld;
output   layer5_out_15_V_ap_vld;
output   layer5_out_16_V_ap_vld;
output   layer5_out_17_V_ap_vld;
output   layer5_out_18_V_ap_vld;
output   layer5_out_19_V_ap_vld;
output   layer5_out_20_V_ap_vld;
output   layer5_out_21_V_ap_vld;
output   layer5_out_22_V_ap_vld;
output   layer5_out_23_V_ap_vld;
output   layer5_out_24_V_ap_vld;
output   layer5_out_25_V_ap_vld;
output   layer5_out_26_V_ap_vld;
output   layer5_out_27_V_ap_vld;
output   layer5_out_28_V_ap_vld;
output   layer5_out_29_V_ap_vld;
output   layer5_out_30_V_ap_vld;
output   layer5_out_31_V_ap_vld;
output   layer5_out_32_V_ap_vld;
output   layer5_out_33_V_ap_vld;
output   layer5_out_34_V_ap_vld;
output   layer5_out_35_V_ap_vld;
output   layer5_out_36_V_ap_vld;
output   layer5_out_37_V_ap_vld;
output   layer5_out_38_V_ap_vld;
output   layer5_out_39_V_ap_vld;
output   layer5_out_40_V_ap_vld;
output   layer5_out_41_V_ap_vld;
output   layer5_out_42_V_ap_vld;
output   layer5_out_43_V_ap_vld;
output   layer5_out_44_V_ap_vld;
output   layer5_out_45_V_ap_vld;
output   layer5_out_46_V_ap_vld;
output   layer5_out_47_V_ap_vld;
output   layer5_out_48_V_ap_vld;
output   layer5_out_49_V_ap_vld;
output   layer5_out_50_V_ap_vld;
output   layer5_out_51_V_ap_vld;
output   layer5_out_52_V_ap_vld;
output   layer5_out_53_V_ap_vld;
output   layer5_out_54_V_ap_vld;
output   layer5_out_55_V_ap_vld;
output   layer5_out_56_V_ap_vld;
output   layer5_out_57_V_ap_vld;
output   layer5_out_58_V_ap_vld;
output   layer5_out_59_V_ap_vld;
output   layer5_out_60_V_ap_vld;
output   layer5_out_61_V_ap_vld;
output   layer5_out_62_V_ap_vld;
output   layer5_out_63_V_ap_vld;
output   layer5_out_64_V_ap_vld;
output   layer5_out_65_V_ap_vld;
output   layer5_out_66_V_ap_vld;
output   layer5_out_67_V_ap_vld;
output   layer5_out_68_V_ap_vld;
output   layer5_out_69_V_ap_vld;
output   layer5_out_70_V_ap_vld;
output   layer5_out_71_V_ap_vld;
output   layer5_out_72_V_ap_vld;
output   layer5_out_73_V_ap_vld;
output   layer5_out_74_V_ap_vld;
output   layer5_out_75_V_ap_vld;
output   layer5_out_76_V_ap_vld;
output   layer5_out_77_V_ap_vld;
output   layer5_out_78_V_ap_vld;
output   layer5_out_79_V_ap_vld;
output   layer5_out_80_V_ap_vld;
output   layer5_out_81_V_ap_vld;
output   layer5_out_82_V_ap_vld;
output   layer5_out_83_V_ap_vld;
output   layer5_out_84_V_ap_vld;
output   layer5_out_85_V_ap_vld;
output   layer5_out_86_V_ap_vld;
output   layer5_out_87_V_ap_vld;
output   layer5_out_88_V_ap_vld;
output   layer5_out_89_V_ap_vld;
output   layer5_out_90_V_ap_vld;
output   layer5_out_91_V_ap_vld;
output   layer5_out_92_V_ap_vld;
output   layer5_out_93_V_ap_vld;
output   layer5_out_94_V_ap_vld;
output   layer5_out_95_V_ap_vld;
output   layer5_out_96_V_ap_vld;
output   layer5_out_97_V_ap_vld;
output   layer5_out_98_V_ap_vld;
output   layer5_out_99_V_ap_vld;
output   layer5_out_100_V_ap_vld;
output   layer5_out_101_V_ap_vld;
output   layer5_out_102_V_ap_vld;
output   layer5_out_103_V_ap_vld;
output   layer5_out_104_V_ap_vld;
output   layer5_out_105_V_ap_vld;
output   layer5_out_106_V_ap_vld;
output   layer5_out_107_V_ap_vld;
output   layer5_out_108_V_ap_vld;
output   layer5_out_109_V_ap_vld;
output   layer5_out_110_V_ap_vld;
output   layer5_out_111_V_ap_vld;
output   layer5_out_112_V_ap_vld;
output   layer5_out_113_V_ap_vld;
output   layer5_out_114_V_ap_vld;
output   layer5_out_115_V_ap_vld;
output   layer5_out_116_V_ap_vld;
output   layer5_out_117_V_ap_vld;
output   layer5_out_118_V_ap_vld;
output   layer5_out_119_V_ap_vld;
output   layer5_out_120_V_ap_vld;
output   layer5_out_121_V_ap_vld;
output   layer5_out_122_V_ap_vld;
output   layer5_out_123_V_ap_vld;
output   layer5_out_124_V_ap_vld;
output   layer5_out_125_V_ap_vld;
output   layer5_out_126_V_ap_vld;
output   layer5_out_127_V_ap_vld;
output   layer5_out_128_V_ap_vld;
output   layer5_out_129_V_ap_vld;
output   layer5_out_130_V_ap_vld;
output   layer5_out_131_V_ap_vld;
output   layer5_out_132_V_ap_vld;
output   layer5_out_133_V_ap_vld;
output   layer5_out_134_V_ap_vld;
output   layer5_out_135_V_ap_vld;
output   layer5_out_136_V_ap_vld;
output   layer5_out_137_V_ap_vld;
output   layer5_out_138_V_ap_vld;
output   layer5_out_139_V_ap_vld;
output   layer5_out_140_V_ap_vld;
output   layer5_out_141_V_ap_vld;
output   layer5_out_142_V_ap_vld;
output   layer5_out_143_V_ap_vld;
output   layer5_out_144_V_ap_vld;
output   layer5_out_145_V_ap_vld;
output   layer5_out_146_V_ap_vld;
output   layer5_out_147_V_ap_vld;
output   layer5_out_148_V_ap_vld;
output   layer5_out_149_V_ap_vld;
output   layer5_out_150_V_ap_vld;
output   layer5_out_151_V_ap_vld;
output   layer5_out_152_V_ap_vld;
output   layer5_out_153_V_ap_vld;
output   layer5_out_154_V_ap_vld;
output   layer5_out_155_V_ap_vld;
output   layer5_out_156_V_ap_vld;
output   layer5_out_157_V_ap_vld;
output   layer5_out_158_V_ap_vld;
output   layer5_out_159_V_ap_vld;
output   layer5_out_160_V_ap_vld;
output   layer5_out_161_V_ap_vld;
output   layer5_out_162_V_ap_vld;
output   layer5_out_163_V_ap_vld;
output   layer5_out_164_V_ap_vld;
output   layer5_out_165_V_ap_vld;
output   layer5_out_166_V_ap_vld;
output   layer5_out_167_V_ap_vld;
output   layer5_out_168_V_ap_vld;
output   layer5_out_169_V_ap_vld;
output   layer5_out_170_V_ap_vld;
output   layer5_out_171_V_ap_vld;
output   layer5_out_172_V_ap_vld;
output   layer5_out_173_V_ap_vld;
output   layer5_out_174_V_ap_vld;
output   layer5_out_175_V_ap_vld;
output   layer5_out_176_V_ap_vld;
output   layer5_out_177_V_ap_vld;
output   layer5_out_178_V_ap_vld;
output   layer5_out_179_V_ap_vld;
output   ap_ready;
output   ap_idle;

wire    window_entry3_U0_ap_start;
wire    window_entry3_U0_ap_done;
wire    window_entry3_U0_ap_continue;
wire    window_entry3_U0_ap_idle;
wire    window_entry3_U0_ap_ready;
wire    window_entry3_U0_start_out;
wire    window_entry3_U0_start_write;
wire   [2159:0] window_entry3_U0_dense_1_input_V_out_din;
wire    window_entry3_U0_dense_1_input_V_out_write;
wire    window_entry222_U0_ap_start;
wire    window_entry222_U0_ap_done;
wire    window_entry222_U0_ap_continue;
wire    window_entry222_U0_ap_idle;
wire    window_entry222_U0_ap_ready;
wire    window_entry222_U0_start_out;
wire    window_entry222_U0_start_write;
wire    window_entry222_U0_dense_1_input_V_read;
wire   [2159:0] window_entry222_U0_dense_1_input_V_out_din;
wire    window_entry222_U0_dense_1_input_V_out_write;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [15:0] Block_proc_U0_const_size_in_1;
wire    Block_proc_U0_const_size_in_1_ap_vld;
wire   [15:0] Block_proc_U0_const_size_out_1;
wire    Block_proc_U0_const_size_out_1_ap_vld;
wire    ap_sync_continue;
wire    dense_large_1_U0_ap_start;
wire    dense_large_1_U0_ap_done;
wire    dense_large_1_U0_ap_continue;
wire    dense_large_1_U0_ap_idle;
wire    dense_large_1_U0_ap_ready;
wire    dense_large_1_U0_data_V_read;
wire   [11:0] dense_large_1_U0_ap_return_0;
wire   [11:0] dense_large_1_U0_ap_return_1;
wire   [11:0] dense_large_1_U0_ap_return_2;
wire   [11:0] dense_large_1_U0_ap_return_3;
wire   [11:0] dense_large_1_U0_ap_return_4;
wire   [11:0] dense_large_1_U0_ap_return_5;
wire   [11:0] dense_large_1_U0_ap_return_6;
wire   [11:0] dense_large_1_U0_ap_return_7;
wire   [11:0] dense_large_1_U0_ap_return_8;
wire   [11:0] dense_large_1_U0_ap_return_9;
wire   [11:0] dense_large_1_U0_ap_return_10;
wire   [11:0] dense_large_1_U0_ap_return_11;
wire   [11:0] dense_large_1_U0_ap_return_12;
wire   [11:0] dense_large_1_U0_ap_return_13;
wire   [11:0] dense_large_1_U0_ap_return_14;
wire   [11:0] dense_large_1_U0_ap_return_15;
wire   [11:0] dense_large_1_U0_ap_return_16;
wire   [11:0] dense_large_1_U0_ap_return_17;
wire   [11:0] dense_large_1_U0_ap_return_18;
wire   [11:0] dense_large_1_U0_ap_return_19;
wire   [11:0] dense_large_1_U0_ap_return_20;
wire   [11:0] dense_large_1_U0_ap_return_21;
wire   [11:0] dense_large_1_U0_ap_return_22;
wire   [11:0] dense_large_1_U0_ap_return_23;
wire   [11:0] dense_large_1_U0_ap_return_24;
wire   [11:0] dense_large_1_U0_ap_return_25;
wire   [11:0] dense_large_1_U0_ap_return_26;
wire   [11:0] dense_large_1_U0_ap_return_27;
wire   [11:0] dense_large_1_U0_ap_return_28;
wire   [11:0] dense_large_1_U0_ap_return_29;
wire   [11:0] dense_large_1_U0_ap_return_30;
wire   [11:0] dense_large_1_U0_ap_return_31;
wire   [11:0] dense_large_1_U0_ap_return_32;
wire   [11:0] dense_large_1_U0_ap_return_33;
wire   [11:0] dense_large_1_U0_ap_return_34;
wire   [11:0] dense_large_1_U0_ap_return_35;
wire   [11:0] dense_large_1_U0_ap_return_36;
wire   [11:0] dense_large_1_U0_ap_return_37;
wire   [11:0] dense_large_1_U0_ap_return_38;
wire   [11:0] dense_large_1_U0_ap_return_39;
wire   [11:0] dense_large_1_U0_ap_return_40;
wire   [11:0] dense_large_1_U0_ap_return_41;
wire   [11:0] dense_large_1_U0_ap_return_42;
wire   [11:0] dense_large_1_U0_ap_return_43;
wire   [11:0] dense_large_1_U0_ap_return_44;
wire   [11:0] dense_large_1_U0_ap_return_45;
wire   [11:0] dense_large_1_U0_ap_return_46;
wire   [11:0] dense_large_1_U0_ap_return_47;
wire   [11:0] dense_large_1_U0_ap_return_48;
wire   [11:0] dense_large_1_U0_ap_return_49;
wire   [11:0] dense_large_1_U0_ap_return_50;
wire   [11:0] dense_large_1_U0_ap_return_51;
wire   [11:0] dense_large_1_U0_ap_return_52;
wire   [11:0] dense_large_1_U0_ap_return_53;
wire   [11:0] dense_large_1_U0_ap_return_54;
wire   [11:0] dense_large_1_U0_ap_return_55;
wire   [11:0] dense_large_1_U0_ap_return_56;
wire   [11:0] dense_large_1_U0_ap_return_57;
wire    ap_channel_done_layer2_out_57_V;
wire    layer2_out_57_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_57_V;
wire    ap_sync_channel_write_layer2_out_57_V;
wire    ap_channel_done_layer2_out_56_V;
wire    layer2_out_56_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_56_V;
wire    ap_sync_channel_write_layer2_out_56_V;
wire    ap_channel_done_layer2_out_55_V;
wire    layer2_out_55_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_55_V;
wire    ap_sync_channel_write_layer2_out_55_V;
wire    ap_channel_done_layer2_out_54_V;
wire    layer2_out_54_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_54_V;
wire    ap_sync_channel_write_layer2_out_54_V;
wire    ap_channel_done_layer2_out_53_V;
wire    layer2_out_53_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_53_V;
wire    ap_sync_channel_write_layer2_out_53_V;
wire    ap_channel_done_layer2_out_52_V;
wire    layer2_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_52_V;
wire    ap_sync_channel_write_layer2_out_52_V;
wire    ap_channel_done_layer2_out_51_V;
wire    layer2_out_51_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_51_V;
wire    ap_sync_channel_write_layer2_out_51_V;
wire    ap_channel_done_layer2_out_50_V;
wire    layer2_out_50_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_50_V;
wire    ap_sync_channel_write_layer2_out_50_V;
wire    ap_channel_done_layer2_out_49_V;
wire    layer2_out_49_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_49_V;
wire    ap_sync_channel_write_layer2_out_49_V;
wire    ap_channel_done_layer2_out_48_V;
wire    layer2_out_48_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_48_V;
wire    ap_sync_channel_write_layer2_out_48_V;
wire    ap_channel_done_layer2_out_47_V;
wire    layer2_out_47_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_47_V;
wire    ap_sync_channel_write_layer2_out_47_V;
wire    ap_channel_done_layer2_out_46_V;
wire    layer2_out_46_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_46_V;
wire    ap_sync_channel_write_layer2_out_46_V;
wire    ap_channel_done_layer2_out_45_V;
wire    layer2_out_45_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_45_V;
wire    ap_sync_channel_write_layer2_out_45_V;
wire    ap_channel_done_layer2_out_44_V;
wire    layer2_out_44_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_44_V;
wire    ap_sync_channel_write_layer2_out_44_V;
wire    ap_channel_done_layer2_out_43_V;
wire    layer2_out_43_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_43_V;
wire    ap_sync_channel_write_layer2_out_43_V;
wire    ap_channel_done_layer2_out_42_V;
wire    layer2_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_42_V;
wire    ap_sync_channel_write_layer2_out_42_V;
wire    ap_channel_done_layer2_out_41_V;
wire    layer2_out_41_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_41_V;
wire    ap_sync_channel_write_layer2_out_41_V;
wire    ap_channel_done_layer2_out_40_V;
wire    layer2_out_40_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_40_V;
wire    ap_sync_channel_write_layer2_out_40_V;
wire    ap_channel_done_layer2_out_39_V;
wire    layer2_out_39_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_39_V;
wire    ap_sync_channel_write_layer2_out_39_V;
wire    ap_channel_done_layer2_out_38_V;
wire    layer2_out_38_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_38_V;
wire    ap_sync_channel_write_layer2_out_38_V;
wire    ap_channel_done_layer2_out_37_V;
wire    layer2_out_37_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_37_V;
wire    ap_sync_channel_write_layer2_out_37_V;
wire    ap_channel_done_layer2_out_36_V;
wire    layer2_out_36_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_36_V;
wire    ap_sync_channel_write_layer2_out_36_V;
wire    ap_channel_done_layer2_out_35_V;
wire    layer2_out_35_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_35_V;
wire    ap_sync_channel_write_layer2_out_35_V;
wire    ap_channel_done_layer2_out_34_V;
wire    layer2_out_34_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_34_V;
wire    ap_sync_channel_write_layer2_out_34_V;
wire    ap_channel_done_layer2_out_33_V;
wire    layer2_out_33_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_33_V;
wire    ap_sync_channel_write_layer2_out_33_V;
wire    ap_channel_done_layer2_out_32_V;
wire    layer2_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_32_V;
wire    ap_sync_channel_write_layer2_out_32_V;
wire    ap_channel_done_layer2_out_31_V;
wire    layer2_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31_V;
wire    ap_sync_channel_write_layer2_out_31_V;
wire    ap_channel_done_layer2_out_30_V;
wire    layer2_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30_V;
wire    ap_sync_channel_write_layer2_out_30_V;
wire    ap_channel_done_layer2_out_29_V;
wire    layer2_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29_V;
wire    ap_sync_channel_write_layer2_out_29_V;
wire    ap_channel_done_layer2_out_28_V;
wire    layer2_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28_V;
wire    ap_sync_channel_write_layer2_out_28_V;
wire    ap_channel_done_layer2_out_27_V;
wire    layer2_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27_V;
wire    ap_sync_channel_write_layer2_out_27_V;
wire    ap_channel_done_layer2_out_26_V;
wire    layer2_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26_V;
wire    ap_sync_channel_write_layer2_out_26_V;
wire    ap_channel_done_layer2_out_25_V;
wire    layer2_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25_V;
wire    ap_sync_channel_write_layer2_out_25_V;
wire    ap_channel_done_layer2_out_24_V;
wire    layer2_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24_V;
wire    ap_sync_channel_write_layer2_out_24_V;
wire    ap_channel_done_layer2_out_23_V;
wire    layer2_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23_V;
wire    ap_sync_channel_write_layer2_out_23_V;
wire    ap_channel_done_layer2_out_22_V;
wire    layer2_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22_V;
wire    ap_sync_channel_write_layer2_out_22_V;
wire    ap_channel_done_layer2_out_21_V;
wire    layer2_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21_V;
wire    ap_sync_channel_write_layer2_out_21_V;
wire    ap_channel_done_layer2_out_20_V;
wire    layer2_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20_V;
wire    ap_sync_channel_write_layer2_out_20_V;
wire    ap_channel_done_layer2_out_19_V;
wire    layer2_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19_V;
wire    ap_sync_channel_write_layer2_out_19_V;
wire    ap_channel_done_layer2_out_18_V;
wire    layer2_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18_V;
wire    ap_sync_channel_write_layer2_out_18_V;
wire    ap_channel_done_layer2_out_17_V;
wire    layer2_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17_V;
wire    ap_sync_channel_write_layer2_out_17_V;
wire    ap_channel_done_layer2_out_16_V;
wire    layer2_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16_V;
wire    ap_sync_channel_write_layer2_out_16_V;
wire    ap_channel_done_layer2_out_15_V;
wire    layer2_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15_V;
wire    ap_sync_channel_write_layer2_out_15_V;
wire    ap_channel_done_layer2_out_14_V;
wire    layer2_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14_V;
wire    ap_sync_channel_write_layer2_out_14_V;
wire    ap_channel_done_layer2_out_13_V;
wire    layer2_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13_V;
wire    ap_sync_channel_write_layer2_out_13_V;
wire    ap_channel_done_layer2_out_12_V;
wire    layer2_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12_V;
wire    ap_sync_channel_write_layer2_out_12_V;
wire    ap_channel_done_layer2_out_11_V;
wire    layer2_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11_V;
wire    ap_sync_channel_write_layer2_out_11_V;
wire    ap_channel_done_layer2_out_10_V;
wire    layer2_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10_V;
wire    ap_sync_channel_write_layer2_out_10_V;
wire    ap_channel_done_layer2_out_9_V;
wire    layer2_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9_V;
wire    ap_sync_channel_write_layer2_out_9_V;
wire    ap_channel_done_layer2_out_8_V;
wire    layer2_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8_V;
wire    ap_sync_channel_write_layer2_out_8_V;
wire    ap_channel_done_layer2_out_7_V;
wire    layer2_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7_V;
wire    ap_sync_channel_write_layer2_out_7_V;
wire    ap_channel_done_layer2_out_6_V;
wire    layer2_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6_V;
wire    ap_sync_channel_write_layer2_out_6_V;
wire    ap_channel_done_layer2_out_5_V;
wire    layer2_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5_V;
wire    ap_sync_channel_write_layer2_out_5_V;
wire    ap_channel_done_layer2_out_4_V;
wire    layer2_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4_V;
wire    ap_sync_channel_write_layer2_out_4_V;
wire    ap_channel_done_layer2_out_3_V;
wire    layer2_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3_V;
wire    ap_sync_channel_write_layer2_out_3_V;
wire    ap_channel_done_layer2_out_2_V;
wire    layer2_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2_V;
wire    ap_sync_channel_write_layer2_out_2_V;
wire    ap_channel_done_layer2_out_1_V;
wire    layer2_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1_V;
wire    ap_sync_channel_write_layer2_out_1_V;
wire    ap_channel_done_layer2_out_0_V;
wire    layer2_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_0_V;
wire    ap_sync_channel_write_layer2_out_0_V;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire   [10:0] relu_U0_ap_return_0;
wire   [10:0] relu_U0_ap_return_1;
wire   [10:0] relu_U0_ap_return_2;
wire   [10:0] relu_U0_ap_return_3;
wire   [10:0] relu_U0_ap_return_4;
wire   [10:0] relu_U0_ap_return_5;
wire   [10:0] relu_U0_ap_return_6;
wire   [10:0] relu_U0_ap_return_7;
wire   [10:0] relu_U0_ap_return_8;
wire   [10:0] relu_U0_ap_return_9;
wire   [10:0] relu_U0_ap_return_10;
wire   [10:0] relu_U0_ap_return_11;
wire   [10:0] relu_U0_ap_return_12;
wire   [10:0] relu_U0_ap_return_13;
wire   [10:0] relu_U0_ap_return_14;
wire   [10:0] relu_U0_ap_return_15;
wire   [10:0] relu_U0_ap_return_16;
wire   [10:0] relu_U0_ap_return_17;
wire   [10:0] relu_U0_ap_return_18;
wire   [10:0] relu_U0_ap_return_19;
wire   [10:0] relu_U0_ap_return_20;
wire   [10:0] relu_U0_ap_return_21;
wire   [10:0] relu_U0_ap_return_22;
wire   [10:0] relu_U0_ap_return_23;
wire   [10:0] relu_U0_ap_return_24;
wire   [10:0] relu_U0_ap_return_25;
wire   [10:0] relu_U0_ap_return_26;
wire   [10:0] relu_U0_ap_return_27;
wire   [10:0] relu_U0_ap_return_28;
wire   [10:0] relu_U0_ap_return_29;
wire   [10:0] relu_U0_ap_return_30;
wire   [10:0] relu_U0_ap_return_31;
wire   [10:0] relu_U0_ap_return_32;
wire   [10:0] relu_U0_ap_return_33;
wire   [10:0] relu_U0_ap_return_34;
wire   [10:0] relu_U0_ap_return_35;
wire   [10:0] relu_U0_ap_return_36;
wire   [10:0] relu_U0_ap_return_37;
wire   [10:0] relu_U0_ap_return_38;
wire   [10:0] relu_U0_ap_return_39;
wire   [10:0] relu_U0_ap_return_40;
wire   [10:0] relu_U0_ap_return_41;
wire   [10:0] relu_U0_ap_return_42;
wire   [10:0] relu_U0_ap_return_43;
wire   [10:0] relu_U0_ap_return_44;
wire   [10:0] relu_U0_ap_return_45;
wire   [10:0] relu_U0_ap_return_46;
wire   [10:0] relu_U0_ap_return_47;
wire   [10:0] relu_U0_ap_return_48;
wire   [10:0] relu_U0_ap_return_49;
wire   [10:0] relu_U0_ap_return_50;
wire   [10:0] relu_U0_ap_return_51;
wire   [10:0] relu_U0_ap_return_52;
wire   [10:0] relu_U0_ap_return_53;
wire   [10:0] relu_U0_ap_return_54;
wire   [10:0] relu_U0_ap_return_55;
wire   [10:0] relu_U0_ap_return_56;
wire   [10:0] relu_U0_ap_return_57;
wire    ap_channel_done_layer4_out_57_V;
wire    layer4_out_57_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_57_V;
wire    ap_sync_channel_write_layer4_out_57_V;
wire    ap_channel_done_layer4_out_56_V;
wire    layer4_out_56_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_56_V;
wire    ap_sync_channel_write_layer4_out_56_V;
wire    ap_channel_done_layer4_out_55_V;
wire    layer4_out_55_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_55_V;
wire    ap_sync_channel_write_layer4_out_55_V;
wire    ap_channel_done_layer4_out_54_V;
wire    layer4_out_54_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_54_V;
wire    ap_sync_channel_write_layer4_out_54_V;
wire    ap_channel_done_layer4_out_53_V;
wire    layer4_out_53_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_53_V;
wire    ap_sync_channel_write_layer4_out_53_V;
wire    ap_channel_done_layer4_out_52_V;
wire    layer4_out_52_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_52_V;
wire    ap_sync_channel_write_layer4_out_52_V;
wire    ap_channel_done_layer4_out_51_V;
wire    layer4_out_51_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_51_V;
wire    ap_sync_channel_write_layer4_out_51_V;
wire    ap_channel_done_layer4_out_50_V;
wire    layer4_out_50_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_50_V;
wire    ap_sync_channel_write_layer4_out_50_V;
wire    ap_channel_done_layer4_out_49_V;
wire    layer4_out_49_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_49_V;
wire    ap_sync_channel_write_layer4_out_49_V;
wire    ap_channel_done_layer4_out_48_V;
wire    layer4_out_48_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_48_V;
wire    ap_sync_channel_write_layer4_out_48_V;
wire    ap_channel_done_layer4_out_47_V;
wire    layer4_out_47_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_47_V;
wire    ap_sync_channel_write_layer4_out_47_V;
wire    ap_channel_done_layer4_out_46_V;
wire    layer4_out_46_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_46_V;
wire    ap_sync_channel_write_layer4_out_46_V;
wire    ap_channel_done_layer4_out_45_V;
wire    layer4_out_45_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_45_V;
wire    ap_sync_channel_write_layer4_out_45_V;
wire    ap_channel_done_layer4_out_44_V;
wire    layer4_out_44_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_44_V;
wire    ap_sync_channel_write_layer4_out_44_V;
wire    ap_channel_done_layer4_out_43_V;
wire    layer4_out_43_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_43_V;
wire    ap_sync_channel_write_layer4_out_43_V;
wire    ap_channel_done_layer4_out_42_V;
wire    layer4_out_42_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_42_V;
wire    ap_sync_channel_write_layer4_out_42_V;
wire    ap_channel_done_layer4_out_41_V;
wire    layer4_out_41_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_41_V;
wire    ap_sync_channel_write_layer4_out_41_V;
wire    ap_channel_done_layer4_out_40_V;
wire    layer4_out_40_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_40_V;
wire    ap_sync_channel_write_layer4_out_40_V;
wire    ap_channel_done_layer4_out_39_V;
wire    layer4_out_39_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_39_V;
wire    ap_sync_channel_write_layer4_out_39_V;
wire    ap_channel_done_layer4_out_38_V;
wire    layer4_out_38_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_38_V;
wire    ap_sync_channel_write_layer4_out_38_V;
wire    ap_channel_done_layer4_out_37_V;
wire    layer4_out_37_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_37_V;
wire    ap_sync_channel_write_layer4_out_37_V;
wire    ap_channel_done_layer4_out_36_V;
wire    layer4_out_36_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_36_V;
wire    ap_sync_channel_write_layer4_out_36_V;
wire    ap_channel_done_layer4_out_35_V;
wire    layer4_out_35_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_35_V;
wire    ap_sync_channel_write_layer4_out_35_V;
wire    ap_channel_done_layer4_out_34_V;
wire    layer4_out_34_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_34_V;
wire    ap_sync_channel_write_layer4_out_34_V;
wire    ap_channel_done_layer4_out_33_V;
wire    layer4_out_33_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_33_V;
wire    ap_sync_channel_write_layer4_out_33_V;
wire    ap_channel_done_layer4_out_32_V;
wire    layer4_out_32_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_32_V;
wire    ap_sync_channel_write_layer4_out_32_V;
wire    ap_channel_done_layer4_out_31_V;
wire    layer4_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_31_V;
wire    ap_sync_channel_write_layer4_out_31_V;
wire    ap_channel_done_layer4_out_30_V;
wire    layer4_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_30_V;
wire    ap_sync_channel_write_layer4_out_30_V;
wire    ap_channel_done_layer4_out_29_V;
wire    layer4_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_29_V;
wire    ap_sync_channel_write_layer4_out_29_V;
wire    ap_channel_done_layer4_out_28_V;
wire    layer4_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_28_V;
wire    ap_sync_channel_write_layer4_out_28_V;
wire    ap_channel_done_layer4_out_27_V;
wire    layer4_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_27_V;
wire    ap_sync_channel_write_layer4_out_27_V;
wire    ap_channel_done_layer4_out_26_V;
wire    layer4_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_26_V;
wire    ap_sync_channel_write_layer4_out_26_V;
wire    ap_channel_done_layer4_out_25_V;
wire    layer4_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_25_V;
wire    ap_sync_channel_write_layer4_out_25_V;
wire    ap_channel_done_layer4_out_24_V;
wire    layer4_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_24_V;
wire    ap_sync_channel_write_layer4_out_24_V;
wire    ap_channel_done_layer4_out_23_V;
wire    layer4_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_23_V;
wire    ap_sync_channel_write_layer4_out_23_V;
wire    ap_channel_done_layer4_out_22_V;
wire    layer4_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_22_V;
wire    ap_sync_channel_write_layer4_out_22_V;
wire    ap_channel_done_layer4_out_21_V;
wire    layer4_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_21_V;
wire    ap_sync_channel_write_layer4_out_21_V;
wire    ap_channel_done_layer4_out_20_V;
wire    layer4_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_20_V;
wire    ap_sync_channel_write_layer4_out_20_V;
wire    ap_channel_done_layer4_out_19_V;
wire    layer4_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_19_V;
wire    ap_sync_channel_write_layer4_out_19_V;
wire    ap_channel_done_layer4_out_18_V;
wire    layer4_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_18_V;
wire    ap_sync_channel_write_layer4_out_18_V;
wire    ap_channel_done_layer4_out_17_V;
wire    layer4_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_17_V;
wire    ap_sync_channel_write_layer4_out_17_V;
wire    ap_channel_done_layer4_out_16_V;
wire    layer4_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_16_V;
wire    ap_sync_channel_write_layer4_out_16_V;
wire    ap_channel_done_layer4_out_15_V;
wire    layer4_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_15_V;
wire    ap_sync_channel_write_layer4_out_15_V;
wire    ap_channel_done_layer4_out_14_V;
wire    layer4_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_14_V;
wire    ap_sync_channel_write_layer4_out_14_V;
wire    ap_channel_done_layer4_out_13_V;
wire    layer4_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_13_V;
wire    ap_sync_channel_write_layer4_out_13_V;
wire    ap_channel_done_layer4_out_12_V;
wire    layer4_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_12_V;
wire    ap_sync_channel_write_layer4_out_12_V;
wire    ap_channel_done_layer4_out_11_V;
wire    layer4_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_11_V;
wire    ap_sync_channel_write_layer4_out_11_V;
wire    ap_channel_done_layer4_out_10_V;
wire    layer4_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_10_V;
wire    ap_sync_channel_write_layer4_out_10_V;
wire    ap_channel_done_layer4_out_9_V;
wire    layer4_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_9_V;
wire    ap_sync_channel_write_layer4_out_9_V;
wire    ap_channel_done_layer4_out_8_V;
wire    layer4_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_8_V;
wire    ap_sync_channel_write_layer4_out_8_V;
wire    ap_channel_done_layer4_out_7_V;
wire    layer4_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7_V;
wire    ap_sync_channel_write_layer4_out_7_V;
wire    ap_channel_done_layer4_out_6_V;
wire    layer4_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6_V;
wire    ap_sync_channel_write_layer4_out_6_V;
wire    ap_channel_done_layer4_out_5_V;
wire    layer4_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_5_V;
wire    ap_sync_channel_write_layer4_out_5_V;
wire    ap_channel_done_layer4_out_4_V;
wire    layer4_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_4_V;
wire    ap_sync_channel_write_layer4_out_4_V;
wire    ap_channel_done_layer4_out_3_V;
wire    layer4_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_3_V;
wire    ap_sync_channel_write_layer4_out_3_V;
wire    ap_channel_done_layer4_out_2_V;
wire    layer4_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2_V;
wire    ap_sync_channel_write_layer4_out_2_V;
wire    ap_channel_done_layer4_out_1_V;
wire    layer4_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1_V;
wire    ap_sync_channel_write_layer4_out_1_V;
wire    ap_channel_done_layer4_out_0_V;
wire    layer4_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_0_V;
wire    ap_sync_channel_write_layer4_out_0_V;
wire    dense_large_U0_ap_start;
wire    dense_large_U0_ap_done;
wire    dense_large_U0_ap_continue;
wire    dense_large_U0_ap_idle;
wire    dense_large_U0_ap_ready;
wire   [11:0] dense_large_U0_res_0_V;
wire    dense_large_U0_res_0_V_ap_vld;
wire   [11:0] dense_large_U0_res_1_V;
wire    dense_large_U0_res_1_V_ap_vld;
wire   [11:0] dense_large_U0_res_2_V;
wire    dense_large_U0_res_2_V_ap_vld;
wire   [11:0] dense_large_U0_res_3_V;
wire    dense_large_U0_res_3_V_ap_vld;
wire   [11:0] dense_large_U0_res_4_V;
wire    dense_large_U0_res_4_V_ap_vld;
wire   [11:0] dense_large_U0_res_5_V;
wire    dense_large_U0_res_5_V_ap_vld;
wire   [11:0] dense_large_U0_res_6_V;
wire    dense_large_U0_res_6_V_ap_vld;
wire   [11:0] dense_large_U0_res_7_V;
wire    dense_large_U0_res_7_V_ap_vld;
wire   [11:0] dense_large_U0_res_8_V;
wire    dense_large_U0_res_8_V_ap_vld;
wire   [11:0] dense_large_U0_res_9_V;
wire    dense_large_U0_res_9_V_ap_vld;
wire   [11:0] dense_large_U0_res_10_V;
wire    dense_large_U0_res_10_V_ap_vld;
wire   [11:0] dense_large_U0_res_11_V;
wire    dense_large_U0_res_11_V_ap_vld;
wire   [11:0] dense_large_U0_res_12_V;
wire    dense_large_U0_res_12_V_ap_vld;
wire   [11:0] dense_large_U0_res_13_V;
wire    dense_large_U0_res_13_V_ap_vld;
wire   [11:0] dense_large_U0_res_14_V;
wire    dense_large_U0_res_14_V_ap_vld;
wire   [11:0] dense_large_U0_res_15_V;
wire    dense_large_U0_res_15_V_ap_vld;
wire   [11:0] dense_large_U0_res_16_V;
wire    dense_large_U0_res_16_V_ap_vld;
wire   [11:0] dense_large_U0_res_17_V;
wire    dense_large_U0_res_17_V_ap_vld;
wire   [11:0] dense_large_U0_res_18_V;
wire    dense_large_U0_res_18_V_ap_vld;
wire   [11:0] dense_large_U0_res_19_V;
wire    dense_large_U0_res_19_V_ap_vld;
wire   [11:0] dense_large_U0_res_20_V;
wire    dense_large_U0_res_20_V_ap_vld;
wire   [11:0] dense_large_U0_res_21_V;
wire    dense_large_U0_res_21_V_ap_vld;
wire   [11:0] dense_large_U0_res_22_V;
wire    dense_large_U0_res_22_V_ap_vld;
wire   [11:0] dense_large_U0_res_23_V;
wire    dense_large_U0_res_23_V_ap_vld;
wire   [11:0] dense_large_U0_res_24_V;
wire    dense_large_U0_res_24_V_ap_vld;
wire   [11:0] dense_large_U0_res_25_V;
wire    dense_large_U0_res_25_V_ap_vld;
wire   [11:0] dense_large_U0_res_26_V;
wire    dense_large_U0_res_26_V_ap_vld;
wire   [11:0] dense_large_U0_res_27_V;
wire    dense_large_U0_res_27_V_ap_vld;
wire   [11:0] dense_large_U0_res_28_V;
wire    dense_large_U0_res_28_V_ap_vld;
wire   [11:0] dense_large_U0_res_29_V;
wire    dense_large_U0_res_29_V_ap_vld;
wire   [11:0] dense_large_U0_res_30_V;
wire    dense_large_U0_res_30_V_ap_vld;
wire   [11:0] dense_large_U0_res_31_V;
wire    dense_large_U0_res_31_V_ap_vld;
wire   [11:0] dense_large_U0_res_32_V;
wire    dense_large_U0_res_32_V_ap_vld;
wire   [11:0] dense_large_U0_res_33_V;
wire    dense_large_U0_res_33_V_ap_vld;
wire   [11:0] dense_large_U0_res_34_V;
wire    dense_large_U0_res_34_V_ap_vld;
wire   [11:0] dense_large_U0_res_35_V;
wire    dense_large_U0_res_35_V_ap_vld;
wire   [11:0] dense_large_U0_res_36_V;
wire    dense_large_U0_res_36_V_ap_vld;
wire   [11:0] dense_large_U0_res_37_V;
wire    dense_large_U0_res_37_V_ap_vld;
wire   [11:0] dense_large_U0_res_38_V;
wire    dense_large_U0_res_38_V_ap_vld;
wire   [11:0] dense_large_U0_res_39_V;
wire    dense_large_U0_res_39_V_ap_vld;
wire   [11:0] dense_large_U0_res_40_V;
wire    dense_large_U0_res_40_V_ap_vld;
wire   [11:0] dense_large_U0_res_41_V;
wire    dense_large_U0_res_41_V_ap_vld;
wire   [11:0] dense_large_U0_res_42_V;
wire    dense_large_U0_res_42_V_ap_vld;
wire   [11:0] dense_large_U0_res_43_V;
wire    dense_large_U0_res_43_V_ap_vld;
wire   [11:0] dense_large_U0_res_44_V;
wire    dense_large_U0_res_44_V_ap_vld;
wire   [11:0] dense_large_U0_res_45_V;
wire    dense_large_U0_res_45_V_ap_vld;
wire   [11:0] dense_large_U0_res_46_V;
wire    dense_large_U0_res_46_V_ap_vld;
wire   [11:0] dense_large_U0_res_47_V;
wire    dense_large_U0_res_47_V_ap_vld;
wire   [11:0] dense_large_U0_res_48_V;
wire    dense_large_U0_res_48_V_ap_vld;
wire   [11:0] dense_large_U0_res_49_V;
wire    dense_large_U0_res_49_V_ap_vld;
wire   [11:0] dense_large_U0_res_50_V;
wire    dense_large_U0_res_50_V_ap_vld;
wire   [11:0] dense_large_U0_res_51_V;
wire    dense_large_U0_res_51_V_ap_vld;
wire   [11:0] dense_large_U0_res_52_V;
wire    dense_large_U0_res_52_V_ap_vld;
wire   [11:0] dense_large_U0_res_53_V;
wire    dense_large_U0_res_53_V_ap_vld;
wire   [11:0] dense_large_U0_res_54_V;
wire    dense_large_U0_res_54_V_ap_vld;
wire   [11:0] dense_large_U0_res_55_V;
wire    dense_large_U0_res_55_V_ap_vld;
wire   [11:0] dense_large_U0_res_56_V;
wire    dense_large_U0_res_56_V_ap_vld;
wire   [11:0] dense_large_U0_res_57_V;
wire    dense_large_U0_res_57_V_ap_vld;
wire   [11:0] dense_large_U0_res_58_V;
wire    dense_large_U0_res_58_V_ap_vld;
wire   [11:0] dense_large_U0_res_59_V;
wire    dense_large_U0_res_59_V_ap_vld;
wire   [11:0] dense_large_U0_res_60_V;
wire    dense_large_U0_res_60_V_ap_vld;
wire   [11:0] dense_large_U0_res_61_V;
wire    dense_large_U0_res_61_V_ap_vld;
wire   [11:0] dense_large_U0_res_62_V;
wire    dense_large_U0_res_62_V_ap_vld;
wire   [11:0] dense_large_U0_res_63_V;
wire    dense_large_U0_res_63_V_ap_vld;
wire   [11:0] dense_large_U0_res_64_V;
wire    dense_large_U0_res_64_V_ap_vld;
wire   [11:0] dense_large_U0_res_65_V;
wire    dense_large_U0_res_65_V_ap_vld;
wire   [11:0] dense_large_U0_res_66_V;
wire    dense_large_U0_res_66_V_ap_vld;
wire   [11:0] dense_large_U0_res_67_V;
wire    dense_large_U0_res_67_V_ap_vld;
wire   [11:0] dense_large_U0_res_68_V;
wire    dense_large_U0_res_68_V_ap_vld;
wire   [11:0] dense_large_U0_res_69_V;
wire    dense_large_U0_res_69_V_ap_vld;
wire   [11:0] dense_large_U0_res_70_V;
wire    dense_large_U0_res_70_V_ap_vld;
wire   [11:0] dense_large_U0_res_71_V;
wire    dense_large_U0_res_71_V_ap_vld;
wire   [11:0] dense_large_U0_res_72_V;
wire    dense_large_U0_res_72_V_ap_vld;
wire   [11:0] dense_large_U0_res_73_V;
wire    dense_large_U0_res_73_V_ap_vld;
wire   [11:0] dense_large_U0_res_74_V;
wire    dense_large_U0_res_74_V_ap_vld;
wire   [11:0] dense_large_U0_res_75_V;
wire    dense_large_U0_res_75_V_ap_vld;
wire   [11:0] dense_large_U0_res_76_V;
wire    dense_large_U0_res_76_V_ap_vld;
wire   [11:0] dense_large_U0_res_77_V;
wire    dense_large_U0_res_77_V_ap_vld;
wire   [11:0] dense_large_U0_res_78_V;
wire    dense_large_U0_res_78_V_ap_vld;
wire   [11:0] dense_large_U0_res_79_V;
wire    dense_large_U0_res_79_V_ap_vld;
wire   [11:0] dense_large_U0_res_80_V;
wire    dense_large_U0_res_80_V_ap_vld;
wire   [11:0] dense_large_U0_res_81_V;
wire    dense_large_U0_res_81_V_ap_vld;
wire   [11:0] dense_large_U0_res_82_V;
wire    dense_large_U0_res_82_V_ap_vld;
wire   [11:0] dense_large_U0_res_83_V;
wire    dense_large_U0_res_83_V_ap_vld;
wire   [11:0] dense_large_U0_res_84_V;
wire    dense_large_U0_res_84_V_ap_vld;
wire   [11:0] dense_large_U0_res_85_V;
wire    dense_large_U0_res_85_V_ap_vld;
wire   [11:0] dense_large_U0_res_86_V;
wire    dense_large_U0_res_86_V_ap_vld;
wire   [11:0] dense_large_U0_res_87_V;
wire    dense_large_U0_res_87_V_ap_vld;
wire   [11:0] dense_large_U0_res_88_V;
wire    dense_large_U0_res_88_V_ap_vld;
wire   [11:0] dense_large_U0_res_89_V;
wire    dense_large_U0_res_89_V_ap_vld;
wire   [11:0] dense_large_U0_res_90_V;
wire    dense_large_U0_res_90_V_ap_vld;
wire   [11:0] dense_large_U0_res_91_V;
wire    dense_large_U0_res_91_V_ap_vld;
wire   [11:0] dense_large_U0_res_92_V;
wire    dense_large_U0_res_92_V_ap_vld;
wire   [11:0] dense_large_U0_res_93_V;
wire    dense_large_U0_res_93_V_ap_vld;
wire   [11:0] dense_large_U0_res_94_V;
wire    dense_large_U0_res_94_V_ap_vld;
wire   [11:0] dense_large_U0_res_95_V;
wire    dense_large_U0_res_95_V_ap_vld;
wire   [11:0] dense_large_U0_res_96_V;
wire    dense_large_U0_res_96_V_ap_vld;
wire   [11:0] dense_large_U0_res_97_V;
wire    dense_large_U0_res_97_V_ap_vld;
wire   [11:0] dense_large_U0_res_98_V;
wire    dense_large_U0_res_98_V_ap_vld;
wire   [11:0] dense_large_U0_res_99_V;
wire    dense_large_U0_res_99_V_ap_vld;
wire   [11:0] dense_large_U0_res_100_V;
wire    dense_large_U0_res_100_V_ap_vld;
wire   [11:0] dense_large_U0_res_101_V;
wire    dense_large_U0_res_101_V_ap_vld;
wire   [11:0] dense_large_U0_res_102_V;
wire    dense_large_U0_res_102_V_ap_vld;
wire   [11:0] dense_large_U0_res_103_V;
wire    dense_large_U0_res_103_V_ap_vld;
wire   [11:0] dense_large_U0_res_104_V;
wire    dense_large_U0_res_104_V_ap_vld;
wire   [11:0] dense_large_U0_res_105_V;
wire    dense_large_U0_res_105_V_ap_vld;
wire   [11:0] dense_large_U0_res_106_V;
wire    dense_large_U0_res_106_V_ap_vld;
wire   [11:0] dense_large_U0_res_107_V;
wire    dense_large_U0_res_107_V_ap_vld;
wire   [11:0] dense_large_U0_res_108_V;
wire    dense_large_U0_res_108_V_ap_vld;
wire   [11:0] dense_large_U0_res_109_V;
wire    dense_large_U0_res_109_V_ap_vld;
wire   [11:0] dense_large_U0_res_110_V;
wire    dense_large_U0_res_110_V_ap_vld;
wire   [11:0] dense_large_U0_res_111_V;
wire    dense_large_U0_res_111_V_ap_vld;
wire   [11:0] dense_large_U0_res_112_V;
wire    dense_large_U0_res_112_V_ap_vld;
wire   [11:0] dense_large_U0_res_113_V;
wire    dense_large_U0_res_113_V_ap_vld;
wire   [11:0] dense_large_U0_res_114_V;
wire    dense_large_U0_res_114_V_ap_vld;
wire   [11:0] dense_large_U0_res_115_V;
wire    dense_large_U0_res_115_V_ap_vld;
wire   [11:0] dense_large_U0_res_116_V;
wire    dense_large_U0_res_116_V_ap_vld;
wire   [11:0] dense_large_U0_res_117_V;
wire    dense_large_U0_res_117_V_ap_vld;
wire   [11:0] dense_large_U0_res_118_V;
wire    dense_large_U0_res_118_V_ap_vld;
wire   [11:0] dense_large_U0_res_119_V;
wire    dense_large_U0_res_119_V_ap_vld;
wire   [11:0] dense_large_U0_res_120_V;
wire    dense_large_U0_res_120_V_ap_vld;
wire   [11:0] dense_large_U0_res_121_V;
wire    dense_large_U0_res_121_V_ap_vld;
wire   [11:0] dense_large_U0_res_122_V;
wire    dense_large_U0_res_122_V_ap_vld;
wire   [11:0] dense_large_U0_res_123_V;
wire    dense_large_U0_res_123_V_ap_vld;
wire   [11:0] dense_large_U0_res_124_V;
wire    dense_large_U0_res_124_V_ap_vld;
wire   [11:0] dense_large_U0_res_125_V;
wire    dense_large_U0_res_125_V_ap_vld;
wire   [11:0] dense_large_U0_res_126_V;
wire    dense_large_U0_res_126_V_ap_vld;
wire   [11:0] dense_large_U0_res_127_V;
wire    dense_large_U0_res_127_V_ap_vld;
wire   [11:0] dense_large_U0_res_128_V;
wire    dense_large_U0_res_128_V_ap_vld;
wire   [11:0] dense_large_U0_res_129_V;
wire    dense_large_U0_res_129_V_ap_vld;
wire   [11:0] dense_large_U0_res_130_V;
wire    dense_large_U0_res_130_V_ap_vld;
wire   [11:0] dense_large_U0_res_131_V;
wire    dense_large_U0_res_131_V_ap_vld;
wire   [11:0] dense_large_U0_res_132_V;
wire    dense_large_U0_res_132_V_ap_vld;
wire   [11:0] dense_large_U0_res_133_V;
wire    dense_large_U0_res_133_V_ap_vld;
wire   [11:0] dense_large_U0_res_134_V;
wire    dense_large_U0_res_134_V_ap_vld;
wire   [11:0] dense_large_U0_res_135_V;
wire    dense_large_U0_res_135_V_ap_vld;
wire   [11:0] dense_large_U0_res_136_V;
wire    dense_large_U0_res_136_V_ap_vld;
wire   [11:0] dense_large_U0_res_137_V;
wire    dense_large_U0_res_137_V_ap_vld;
wire   [11:0] dense_large_U0_res_138_V;
wire    dense_large_U0_res_138_V_ap_vld;
wire   [11:0] dense_large_U0_res_139_V;
wire    dense_large_U0_res_139_V_ap_vld;
wire   [11:0] dense_large_U0_res_140_V;
wire    dense_large_U0_res_140_V_ap_vld;
wire   [11:0] dense_large_U0_res_141_V;
wire    dense_large_U0_res_141_V_ap_vld;
wire   [11:0] dense_large_U0_res_142_V;
wire    dense_large_U0_res_142_V_ap_vld;
wire   [11:0] dense_large_U0_res_143_V;
wire    dense_large_U0_res_143_V_ap_vld;
wire   [11:0] dense_large_U0_res_144_V;
wire    dense_large_U0_res_144_V_ap_vld;
wire   [11:0] dense_large_U0_res_145_V;
wire    dense_large_U0_res_145_V_ap_vld;
wire   [11:0] dense_large_U0_res_146_V;
wire    dense_large_U0_res_146_V_ap_vld;
wire   [11:0] dense_large_U0_res_147_V;
wire    dense_large_U0_res_147_V_ap_vld;
wire   [11:0] dense_large_U0_res_148_V;
wire    dense_large_U0_res_148_V_ap_vld;
wire   [11:0] dense_large_U0_res_149_V;
wire    dense_large_U0_res_149_V_ap_vld;
wire   [11:0] dense_large_U0_res_150_V;
wire    dense_large_U0_res_150_V_ap_vld;
wire   [11:0] dense_large_U0_res_151_V;
wire    dense_large_U0_res_151_V_ap_vld;
wire   [11:0] dense_large_U0_res_152_V;
wire    dense_large_U0_res_152_V_ap_vld;
wire   [11:0] dense_large_U0_res_153_V;
wire    dense_large_U0_res_153_V_ap_vld;
wire   [11:0] dense_large_U0_res_154_V;
wire    dense_large_U0_res_154_V_ap_vld;
wire   [11:0] dense_large_U0_res_155_V;
wire    dense_large_U0_res_155_V_ap_vld;
wire   [11:0] dense_large_U0_res_156_V;
wire    dense_large_U0_res_156_V_ap_vld;
wire   [11:0] dense_large_U0_res_157_V;
wire    dense_large_U0_res_157_V_ap_vld;
wire   [11:0] dense_large_U0_res_158_V;
wire    dense_large_U0_res_158_V_ap_vld;
wire   [11:0] dense_large_U0_res_159_V;
wire    dense_large_U0_res_159_V_ap_vld;
wire   [11:0] dense_large_U0_res_160_V;
wire    dense_large_U0_res_160_V_ap_vld;
wire   [11:0] dense_large_U0_res_161_V;
wire    dense_large_U0_res_161_V_ap_vld;
wire   [11:0] dense_large_U0_res_162_V;
wire    dense_large_U0_res_162_V_ap_vld;
wire   [11:0] dense_large_U0_res_163_V;
wire    dense_large_U0_res_163_V_ap_vld;
wire   [11:0] dense_large_U0_res_164_V;
wire    dense_large_U0_res_164_V_ap_vld;
wire   [11:0] dense_large_U0_res_165_V;
wire    dense_large_U0_res_165_V_ap_vld;
wire   [11:0] dense_large_U0_res_166_V;
wire    dense_large_U0_res_166_V_ap_vld;
wire   [11:0] dense_large_U0_res_167_V;
wire    dense_large_U0_res_167_V_ap_vld;
wire   [11:0] dense_large_U0_res_168_V;
wire    dense_large_U0_res_168_V_ap_vld;
wire   [11:0] dense_large_U0_res_169_V;
wire    dense_large_U0_res_169_V_ap_vld;
wire   [11:0] dense_large_U0_res_170_V;
wire    dense_large_U0_res_170_V_ap_vld;
wire   [11:0] dense_large_U0_res_171_V;
wire    dense_large_U0_res_171_V_ap_vld;
wire   [11:0] dense_large_U0_res_172_V;
wire    dense_large_U0_res_172_V_ap_vld;
wire   [11:0] dense_large_U0_res_173_V;
wire    dense_large_U0_res_173_V_ap_vld;
wire   [11:0] dense_large_U0_res_174_V;
wire    dense_large_U0_res_174_V_ap_vld;
wire   [11:0] dense_large_U0_res_175_V;
wire    dense_large_U0_res_175_V_ap_vld;
wire   [11:0] dense_large_U0_res_176_V;
wire    dense_large_U0_res_176_V_ap_vld;
wire   [11:0] dense_large_U0_res_177_V;
wire    dense_large_U0_res_177_V_ap_vld;
wire   [11:0] dense_large_U0_res_178_V;
wire    dense_large_U0_res_178_V_ap_vld;
wire   [11:0] dense_large_U0_res_179_V;
wire    dense_large_U0_res_179_V_ap_vld;
wire    dense_1_input_V_c1_full_n;
wire   [2159:0] dense_1_input_V_c1_dout;
wire    dense_1_input_V_c1_empty_n;
wire    dense_1_input_V_c_full_n;
wire   [2159:0] dense_1_input_V_c_dout;
wire    dense_1_input_V_c_empty_n;
wire   [11:0] layer2_out_0_V_dout;
wire    layer2_out_0_V_empty_n;
wire   [11:0] layer2_out_1_V_dout;
wire    layer2_out_1_V_empty_n;
wire   [11:0] layer2_out_2_V_dout;
wire    layer2_out_2_V_empty_n;
wire   [11:0] layer2_out_3_V_dout;
wire    layer2_out_3_V_empty_n;
wire   [11:0] layer2_out_4_V_dout;
wire    layer2_out_4_V_empty_n;
wire   [11:0] layer2_out_5_V_dout;
wire    layer2_out_5_V_empty_n;
wire   [11:0] layer2_out_6_V_dout;
wire    layer2_out_6_V_empty_n;
wire   [11:0] layer2_out_7_V_dout;
wire    layer2_out_7_V_empty_n;
wire   [11:0] layer2_out_8_V_dout;
wire    layer2_out_8_V_empty_n;
wire   [11:0] layer2_out_9_V_dout;
wire    layer2_out_9_V_empty_n;
wire   [11:0] layer2_out_10_V_dout;
wire    layer2_out_10_V_empty_n;
wire   [11:0] layer2_out_11_V_dout;
wire    layer2_out_11_V_empty_n;
wire   [11:0] layer2_out_12_V_dout;
wire    layer2_out_12_V_empty_n;
wire   [11:0] layer2_out_13_V_dout;
wire    layer2_out_13_V_empty_n;
wire   [11:0] layer2_out_14_V_dout;
wire    layer2_out_14_V_empty_n;
wire   [11:0] layer2_out_15_V_dout;
wire    layer2_out_15_V_empty_n;
wire   [11:0] layer2_out_16_V_dout;
wire    layer2_out_16_V_empty_n;
wire   [11:0] layer2_out_17_V_dout;
wire    layer2_out_17_V_empty_n;
wire   [11:0] layer2_out_18_V_dout;
wire    layer2_out_18_V_empty_n;
wire   [11:0] layer2_out_19_V_dout;
wire    layer2_out_19_V_empty_n;
wire   [11:0] layer2_out_20_V_dout;
wire    layer2_out_20_V_empty_n;
wire   [11:0] layer2_out_21_V_dout;
wire    layer2_out_21_V_empty_n;
wire   [11:0] layer2_out_22_V_dout;
wire    layer2_out_22_V_empty_n;
wire   [11:0] layer2_out_23_V_dout;
wire    layer2_out_23_V_empty_n;
wire   [11:0] layer2_out_24_V_dout;
wire    layer2_out_24_V_empty_n;
wire   [11:0] layer2_out_25_V_dout;
wire    layer2_out_25_V_empty_n;
wire   [11:0] layer2_out_26_V_dout;
wire    layer2_out_26_V_empty_n;
wire   [11:0] layer2_out_27_V_dout;
wire    layer2_out_27_V_empty_n;
wire   [11:0] layer2_out_28_V_dout;
wire    layer2_out_28_V_empty_n;
wire   [11:0] layer2_out_29_V_dout;
wire    layer2_out_29_V_empty_n;
wire   [11:0] layer2_out_30_V_dout;
wire    layer2_out_30_V_empty_n;
wire   [11:0] layer2_out_31_V_dout;
wire    layer2_out_31_V_empty_n;
wire   [11:0] layer2_out_32_V_dout;
wire    layer2_out_32_V_empty_n;
wire   [11:0] layer2_out_33_V_dout;
wire    layer2_out_33_V_empty_n;
wire   [11:0] layer2_out_34_V_dout;
wire    layer2_out_34_V_empty_n;
wire   [11:0] layer2_out_35_V_dout;
wire    layer2_out_35_V_empty_n;
wire   [11:0] layer2_out_36_V_dout;
wire    layer2_out_36_V_empty_n;
wire   [11:0] layer2_out_37_V_dout;
wire    layer2_out_37_V_empty_n;
wire   [11:0] layer2_out_38_V_dout;
wire    layer2_out_38_V_empty_n;
wire   [11:0] layer2_out_39_V_dout;
wire    layer2_out_39_V_empty_n;
wire   [11:0] layer2_out_40_V_dout;
wire    layer2_out_40_V_empty_n;
wire   [11:0] layer2_out_41_V_dout;
wire    layer2_out_41_V_empty_n;
wire   [11:0] layer2_out_42_V_dout;
wire    layer2_out_42_V_empty_n;
wire   [11:0] layer2_out_43_V_dout;
wire    layer2_out_43_V_empty_n;
wire   [11:0] layer2_out_44_V_dout;
wire    layer2_out_44_V_empty_n;
wire   [11:0] layer2_out_45_V_dout;
wire    layer2_out_45_V_empty_n;
wire   [11:0] layer2_out_46_V_dout;
wire    layer2_out_46_V_empty_n;
wire   [11:0] layer2_out_47_V_dout;
wire    layer2_out_47_V_empty_n;
wire   [11:0] layer2_out_48_V_dout;
wire    layer2_out_48_V_empty_n;
wire   [11:0] layer2_out_49_V_dout;
wire    layer2_out_49_V_empty_n;
wire   [11:0] layer2_out_50_V_dout;
wire    layer2_out_50_V_empty_n;
wire   [11:0] layer2_out_51_V_dout;
wire    layer2_out_51_V_empty_n;
wire   [11:0] layer2_out_52_V_dout;
wire    layer2_out_52_V_empty_n;
wire   [11:0] layer2_out_53_V_dout;
wire    layer2_out_53_V_empty_n;
wire   [11:0] layer2_out_54_V_dout;
wire    layer2_out_54_V_empty_n;
wire   [11:0] layer2_out_55_V_dout;
wire    layer2_out_55_V_empty_n;
wire   [11:0] layer2_out_56_V_dout;
wire    layer2_out_56_V_empty_n;
wire   [11:0] layer2_out_57_V_dout;
wire    layer2_out_57_V_empty_n;
wire   [10:0] layer4_out_0_V_dout;
wire    layer4_out_0_V_empty_n;
wire   [10:0] layer4_out_1_V_dout;
wire    layer4_out_1_V_empty_n;
wire   [10:0] layer4_out_2_V_dout;
wire    layer4_out_2_V_empty_n;
wire   [10:0] layer4_out_3_V_dout;
wire    layer4_out_3_V_empty_n;
wire   [10:0] layer4_out_4_V_dout;
wire    layer4_out_4_V_empty_n;
wire   [10:0] layer4_out_5_V_dout;
wire    layer4_out_5_V_empty_n;
wire   [10:0] layer4_out_6_V_dout;
wire    layer4_out_6_V_empty_n;
wire   [10:0] layer4_out_7_V_dout;
wire    layer4_out_7_V_empty_n;
wire   [10:0] layer4_out_8_V_dout;
wire    layer4_out_8_V_empty_n;
wire   [10:0] layer4_out_9_V_dout;
wire    layer4_out_9_V_empty_n;
wire   [10:0] layer4_out_10_V_dout;
wire    layer4_out_10_V_empty_n;
wire   [10:0] layer4_out_11_V_dout;
wire    layer4_out_11_V_empty_n;
wire   [10:0] layer4_out_12_V_dout;
wire    layer4_out_12_V_empty_n;
wire   [10:0] layer4_out_13_V_dout;
wire    layer4_out_13_V_empty_n;
wire   [10:0] layer4_out_14_V_dout;
wire    layer4_out_14_V_empty_n;
wire   [10:0] layer4_out_15_V_dout;
wire    layer4_out_15_V_empty_n;
wire   [10:0] layer4_out_16_V_dout;
wire    layer4_out_16_V_empty_n;
wire   [10:0] layer4_out_17_V_dout;
wire    layer4_out_17_V_empty_n;
wire   [10:0] layer4_out_18_V_dout;
wire    layer4_out_18_V_empty_n;
wire   [10:0] layer4_out_19_V_dout;
wire    layer4_out_19_V_empty_n;
wire   [10:0] layer4_out_20_V_dout;
wire    layer4_out_20_V_empty_n;
wire   [10:0] layer4_out_21_V_dout;
wire    layer4_out_21_V_empty_n;
wire   [10:0] layer4_out_22_V_dout;
wire    layer4_out_22_V_empty_n;
wire   [10:0] layer4_out_23_V_dout;
wire    layer4_out_23_V_empty_n;
wire   [10:0] layer4_out_24_V_dout;
wire    layer4_out_24_V_empty_n;
wire   [10:0] layer4_out_25_V_dout;
wire    layer4_out_25_V_empty_n;
wire   [10:0] layer4_out_26_V_dout;
wire    layer4_out_26_V_empty_n;
wire   [10:0] layer4_out_27_V_dout;
wire    layer4_out_27_V_empty_n;
wire   [10:0] layer4_out_28_V_dout;
wire    layer4_out_28_V_empty_n;
wire   [10:0] layer4_out_29_V_dout;
wire    layer4_out_29_V_empty_n;
wire   [10:0] layer4_out_30_V_dout;
wire    layer4_out_30_V_empty_n;
wire   [10:0] layer4_out_31_V_dout;
wire    layer4_out_31_V_empty_n;
wire   [10:0] layer4_out_32_V_dout;
wire    layer4_out_32_V_empty_n;
wire   [10:0] layer4_out_33_V_dout;
wire    layer4_out_33_V_empty_n;
wire   [10:0] layer4_out_34_V_dout;
wire    layer4_out_34_V_empty_n;
wire   [10:0] layer4_out_35_V_dout;
wire    layer4_out_35_V_empty_n;
wire   [10:0] layer4_out_36_V_dout;
wire    layer4_out_36_V_empty_n;
wire   [10:0] layer4_out_37_V_dout;
wire    layer4_out_37_V_empty_n;
wire   [10:0] layer4_out_38_V_dout;
wire    layer4_out_38_V_empty_n;
wire   [10:0] layer4_out_39_V_dout;
wire    layer4_out_39_V_empty_n;
wire   [10:0] layer4_out_40_V_dout;
wire    layer4_out_40_V_empty_n;
wire   [10:0] layer4_out_41_V_dout;
wire    layer4_out_41_V_empty_n;
wire   [10:0] layer4_out_42_V_dout;
wire    layer4_out_42_V_empty_n;
wire   [10:0] layer4_out_43_V_dout;
wire    layer4_out_43_V_empty_n;
wire   [10:0] layer4_out_44_V_dout;
wire    layer4_out_44_V_empty_n;
wire   [10:0] layer4_out_45_V_dout;
wire    layer4_out_45_V_empty_n;
wire   [10:0] layer4_out_46_V_dout;
wire    layer4_out_46_V_empty_n;
wire   [10:0] layer4_out_47_V_dout;
wire    layer4_out_47_V_empty_n;
wire   [10:0] layer4_out_48_V_dout;
wire    layer4_out_48_V_empty_n;
wire   [10:0] layer4_out_49_V_dout;
wire    layer4_out_49_V_empty_n;
wire   [10:0] layer4_out_50_V_dout;
wire    layer4_out_50_V_empty_n;
wire   [10:0] layer4_out_51_V_dout;
wire    layer4_out_51_V_empty_n;
wire   [10:0] layer4_out_52_V_dout;
wire    layer4_out_52_V_empty_n;
wire   [10:0] layer4_out_53_V_dout;
wire    layer4_out_53_V_empty_n;
wire   [10:0] layer4_out_54_V_dout;
wire    layer4_out_54_V_empty_n;
wire   [10:0] layer4_out_55_V_dout;
wire    layer4_out_55_V_empty_n;
wire   [10:0] layer4_out_56_V_dout;
wire    layer4_out_56_V_empty_n;
wire   [10:0] layer4_out_57_V_dout;
wire    layer4_out_57_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_window_entry3_U0_ap_ready;
wire    ap_sync_window_entry3_U0_ap_ready;
reg   [1:0] window_entry3_U0_ap_ready_count;
reg    ap_sync_reg_Block_proc_U0_ap_ready;
wire    ap_sync_Block_proc_U0_ap_ready;
reg   [1:0] Block_proc_U0_ap_ready_count;
wire   [0:0] start_for_window_entry222_U0_din;
wire    start_for_window_entry222_U0_full_n;
wire   [0:0] start_for_window_entry222_U0_dout;
wire    start_for_window_entry222_U0_empty_n;
wire   [0:0] start_for_dense_large_1_U0_din;
wire    start_for_dense_large_1_U0_full_n;
wire   [0:0] start_for_dense_large_1_U0_dout;
wire    start_for_dense_large_1_U0_empty_n;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;
wire    dense_large_1_U0_start_full_n;
wire    dense_large_1_U0_start_write;
wire    relu_U0_start_full_n;
wire    relu_U0_start_write;
wire    dense_large_U0_start_full_n;
wire    dense_large_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_57_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_56_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_55_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_54_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_53_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_51_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_50_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_49_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_48_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_47_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_46_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_45_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_44_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_43_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_41_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_40_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_39_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_38_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_37_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_36_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_35_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_34_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_33_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_57_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_56_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_55_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_54_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_53_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_52_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_51_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_50_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_49_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_48_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_47_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_46_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_45_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_44_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_43_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_42_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_41_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_40_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_39_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_38_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_37_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_36_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_35_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_34_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_33_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_32_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_0_V = 1'b0;
#0 ap_sync_reg_window_entry3_U0_ap_ready = 1'b0;
#0 window_entry3_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_proc_U0_ap_ready = 1'b0;
#0 Block_proc_U0_ap_ready_count = 2'd0;
end

window_entry3 window_entry3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(window_entry3_U0_ap_start),
    .start_full_n(start_for_window_entry222_U0_full_n),
    .ap_done(window_entry3_U0_ap_done),
    .ap_continue(window_entry3_U0_ap_continue),
    .ap_idle(window_entry3_U0_ap_idle),
    .ap_ready(window_entry3_U0_ap_ready),
    .start_out(window_entry3_U0_start_out),
    .start_write(window_entry3_U0_start_write),
    .dense_1_input_V(dense_1_input_V),
    .dense_1_input_V_ap_vld(dense_1_input_V_ap_vld),
    .dense_1_input_V_out_din(window_entry3_U0_dense_1_input_V_out_din),
    .dense_1_input_V_out_full_n(dense_1_input_V_c1_full_n),
    .dense_1_input_V_out_write(window_entry3_U0_dense_1_input_V_out_write)
);

window_entry222 window_entry222_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(window_entry222_U0_ap_start),
    .start_full_n(start_for_dense_large_1_U0_full_n),
    .ap_done(window_entry222_U0_ap_done),
    .ap_continue(window_entry222_U0_ap_continue),
    .ap_idle(window_entry222_U0_ap_idle),
    .ap_ready(window_entry222_U0_ap_ready),
    .start_out(window_entry222_U0_start_out),
    .start_write(window_entry222_U0_start_write),
    .dense_1_input_V_dout(dense_1_input_V_c1_dout),
    .dense_1_input_V_empty_n(dense_1_input_V_c1_empty_n),
    .dense_1_input_V_read(window_entry222_U0_dense_1_input_V_read),
    .dense_1_input_V_out_din(window_entry222_U0_dense_1_input_V_out_din),
    .dense_1_input_V_out_full_n(dense_1_input_V_c_full_n),
    .dense_1_input_V_out_write(window_entry222_U0_dense_1_input_V_out_write)
);

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .const_size_in_1(Block_proc_U0_const_size_in_1),
    .const_size_in_1_ap_vld(Block_proc_U0_const_size_in_1_ap_vld),
    .const_size_out_1(Block_proc_U0_const_size_out_1),
    .const_size_out_1_ap_vld(Block_proc_U0_const_size_out_1_ap_vld)
);

dense_large_1 dense_large_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_1_U0_ap_start),
    .ap_done(dense_large_1_U0_ap_done),
    .ap_continue(dense_large_1_U0_ap_continue),
    .ap_idle(dense_large_1_U0_ap_idle),
    .ap_ready(dense_large_1_U0_ap_ready),
    .data_V_dout(dense_1_input_V_c_dout),
    .data_V_empty_n(dense_1_input_V_c_empty_n),
    .data_V_read(dense_large_1_U0_data_V_read),
    .ap_return_0(dense_large_1_U0_ap_return_0),
    .ap_return_1(dense_large_1_U0_ap_return_1),
    .ap_return_2(dense_large_1_U0_ap_return_2),
    .ap_return_3(dense_large_1_U0_ap_return_3),
    .ap_return_4(dense_large_1_U0_ap_return_4),
    .ap_return_5(dense_large_1_U0_ap_return_5),
    .ap_return_6(dense_large_1_U0_ap_return_6),
    .ap_return_7(dense_large_1_U0_ap_return_7),
    .ap_return_8(dense_large_1_U0_ap_return_8),
    .ap_return_9(dense_large_1_U0_ap_return_9),
    .ap_return_10(dense_large_1_U0_ap_return_10),
    .ap_return_11(dense_large_1_U0_ap_return_11),
    .ap_return_12(dense_large_1_U0_ap_return_12),
    .ap_return_13(dense_large_1_U0_ap_return_13),
    .ap_return_14(dense_large_1_U0_ap_return_14),
    .ap_return_15(dense_large_1_U0_ap_return_15),
    .ap_return_16(dense_large_1_U0_ap_return_16),
    .ap_return_17(dense_large_1_U0_ap_return_17),
    .ap_return_18(dense_large_1_U0_ap_return_18),
    .ap_return_19(dense_large_1_U0_ap_return_19),
    .ap_return_20(dense_large_1_U0_ap_return_20),
    .ap_return_21(dense_large_1_U0_ap_return_21),
    .ap_return_22(dense_large_1_U0_ap_return_22),
    .ap_return_23(dense_large_1_U0_ap_return_23),
    .ap_return_24(dense_large_1_U0_ap_return_24),
    .ap_return_25(dense_large_1_U0_ap_return_25),
    .ap_return_26(dense_large_1_U0_ap_return_26),
    .ap_return_27(dense_large_1_U0_ap_return_27),
    .ap_return_28(dense_large_1_U0_ap_return_28),
    .ap_return_29(dense_large_1_U0_ap_return_29),
    .ap_return_30(dense_large_1_U0_ap_return_30),
    .ap_return_31(dense_large_1_U0_ap_return_31),
    .ap_return_32(dense_large_1_U0_ap_return_32),
    .ap_return_33(dense_large_1_U0_ap_return_33),
    .ap_return_34(dense_large_1_U0_ap_return_34),
    .ap_return_35(dense_large_1_U0_ap_return_35),
    .ap_return_36(dense_large_1_U0_ap_return_36),
    .ap_return_37(dense_large_1_U0_ap_return_37),
    .ap_return_38(dense_large_1_U0_ap_return_38),
    .ap_return_39(dense_large_1_U0_ap_return_39),
    .ap_return_40(dense_large_1_U0_ap_return_40),
    .ap_return_41(dense_large_1_U0_ap_return_41),
    .ap_return_42(dense_large_1_U0_ap_return_42),
    .ap_return_43(dense_large_1_U0_ap_return_43),
    .ap_return_44(dense_large_1_U0_ap_return_44),
    .ap_return_45(dense_large_1_U0_ap_return_45),
    .ap_return_46(dense_large_1_U0_ap_return_46),
    .ap_return_47(dense_large_1_U0_ap_return_47),
    .ap_return_48(dense_large_1_U0_ap_return_48),
    .ap_return_49(dense_large_1_U0_ap_return_49),
    .ap_return_50(dense_large_1_U0_ap_return_50),
    .ap_return_51(dense_large_1_U0_ap_return_51),
    .ap_return_52(dense_large_1_U0_ap_return_52),
    .ap_return_53(dense_large_1_U0_ap_return_53),
    .ap_return_54(dense_large_1_U0_ap_return_54),
    .ap_return_55(dense_large_1_U0_ap_return_55),
    .ap_return_56(dense_large_1_U0_ap_return_56),
    .ap_return_57(dense_large_1_U0_ap_return_57)
);

relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .data_0_V_read(layer2_out_0_V_dout),
    .data_1_V_read(layer2_out_1_V_dout),
    .data_2_V_read(layer2_out_2_V_dout),
    .data_3_V_read(layer2_out_3_V_dout),
    .data_4_V_read(layer2_out_4_V_dout),
    .data_5_V_read(layer2_out_5_V_dout),
    .data_6_V_read(layer2_out_6_V_dout),
    .data_7_V_read(layer2_out_7_V_dout),
    .data_8_V_read(layer2_out_8_V_dout),
    .data_9_V_read(layer2_out_9_V_dout),
    .data_10_V_read(layer2_out_10_V_dout),
    .data_11_V_read(layer2_out_11_V_dout),
    .data_12_V_read(layer2_out_12_V_dout),
    .data_13_V_read(layer2_out_13_V_dout),
    .data_14_V_read(layer2_out_14_V_dout),
    .data_15_V_read(layer2_out_15_V_dout),
    .data_16_V_read(layer2_out_16_V_dout),
    .data_17_V_read(layer2_out_17_V_dout),
    .data_18_V_read(layer2_out_18_V_dout),
    .data_19_V_read(layer2_out_19_V_dout),
    .data_20_V_read(layer2_out_20_V_dout),
    .data_21_V_read(layer2_out_21_V_dout),
    .data_22_V_read(layer2_out_22_V_dout),
    .data_23_V_read(layer2_out_23_V_dout),
    .data_24_V_read(layer2_out_24_V_dout),
    .data_25_V_read(layer2_out_25_V_dout),
    .data_26_V_read(layer2_out_26_V_dout),
    .data_27_V_read(layer2_out_27_V_dout),
    .data_28_V_read(layer2_out_28_V_dout),
    .data_29_V_read(layer2_out_29_V_dout),
    .data_30_V_read(layer2_out_30_V_dout),
    .data_31_V_read(layer2_out_31_V_dout),
    .data_32_V_read(layer2_out_32_V_dout),
    .data_33_V_read(layer2_out_33_V_dout),
    .data_34_V_read(layer2_out_34_V_dout),
    .data_35_V_read(layer2_out_35_V_dout),
    .data_36_V_read(layer2_out_36_V_dout),
    .data_37_V_read(layer2_out_37_V_dout),
    .data_38_V_read(layer2_out_38_V_dout),
    .data_39_V_read(layer2_out_39_V_dout),
    .data_40_V_read(layer2_out_40_V_dout),
    .data_41_V_read(layer2_out_41_V_dout),
    .data_42_V_read(layer2_out_42_V_dout),
    .data_43_V_read(layer2_out_43_V_dout),
    .data_44_V_read(layer2_out_44_V_dout),
    .data_45_V_read(layer2_out_45_V_dout),
    .data_46_V_read(layer2_out_46_V_dout),
    .data_47_V_read(layer2_out_47_V_dout),
    .data_48_V_read(layer2_out_48_V_dout),
    .data_49_V_read(layer2_out_49_V_dout),
    .data_50_V_read(layer2_out_50_V_dout),
    .data_51_V_read(layer2_out_51_V_dout),
    .data_52_V_read(layer2_out_52_V_dout),
    .data_53_V_read(layer2_out_53_V_dout),
    .data_54_V_read(layer2_out_54_V_dout),
    .data_55_V_read(layer2_out_55_V_dout),
    .data_56_V_read(layer2_out_56_V_dout),
    .data_57_V_read(layer2_out_57_V_dout),
    .ap_return_0(relu_U0_ap_return_0),
    .ap_return_1(relu_U0_ap_return_1),
    .ap_return_2(relu_U0_ap_return_2),
    .ap_return_3(relu_U0_ap_return_3),
    .ap_return_4(relu_U0_ap_return_4),
    .ap_return_5(relu_U0_ap_return_5),
    .ap_return_6(relu_U0_ap_return_6),
    .ap_return_7(relu_U0_ap_return_7),
    .ap_return_8(relu_U0_ap_return_8),
    .ap_return_9(relu_U0_ap_return_9),
    .ap_return_10(relu_U0_ap_return_10),
    .ap_return_11(relu_U0_ap_return_11),
    .ap_return_12(relu_U0_ap_return_12),
    .ap_return_13(relu_U0_ap_return_13),
    .ap_return_14(relu_U0_ap_return_14),
    .ap_return_15(relu_U0_ap_return_15),
    .ap_return_16(relu_U0_ap_return_16),
    .ap_return_17(relu_U0_ap_return_17),
    .ap_return_18(relu_U0_ap_return_18),
    .ap_return_19(relu_U0_ap_return_19),
    .ap_return_20(relu_U0_ap_return_20),
    .ap_return_21(relu_U0_ap_return_21),
    .ap_return_22(relu_U0_ap_return_22),
    .ap_return_23(relu_U0_ap_return_23),
    .ap_return_24(relu_U0_ap_return_24),
    .ap_return_25(relu_U0_ap_return_25),
    .ap_return_26(relu_U0_ap_return_26),
    .ap_return_27(relu_U0_ap_return_27),
    .ap_return_28(relu_U0_ap_return_28),
    .ap_return_29(relu_U0_ap_return_29),
    .ap_return_30(relu_U0_ap_return_30),
    .ap_return_31(relu_U0_ap_return_31),
    .ap_return_32(relu_U0_ap_return_32),
    .ap_return_33(relu_U0_ap_return_33),
    .ap_return_34(relu_U0_ap_return_34),
    .ap_return_35(relu_U0_ap_return_35),
    .ap_return_36(relu_U0_ap_return_36),
    .ap_return_37(relu_U0_ap_return_37),
    .ap_return_38(relu_U0_ap_return_38),
    .ap_return_39(relu_U0_ap_return_39),
    .ap_return_40(relu_U0_ap_return_40),
    .ap_return_41(relu_U0_ap_return_41),
    .ap_return_42(relu_U0_ap_return_42),
    .ap_return_43(relu_U0_ap_return_43),
    .ap_return_44(relu_U0_ap_return_44),
    .ap_return_45(relu_U0_ap_return_45),
    .ap_return_46(relu_U0_ap_return_46),
    .ap_return_47(relu_U0_ap_return_47),
    .ap_return_48(relu_U0_ap_return_48),
    .ap_return_49(relu_U0_ap_return_49),
    .ap_return_50(relu_U0_ap_return_50),
    .ap_return_51(relu_U0_ap_return_51),
    .ap_return_52(relu_U0_ap_return_52),
    .ap_return_53(relu_U0_ap_return_53),
    .ap_return_54(relu_U0_ap_return_54),
    .ap_return_55(relu_U0_ap_return_55),
    .ap_return_56(relu_U0_ap_return_56),
    .ap_return_57(relu_U0_ap_return_57)
);

dense_large dense_large_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_U0_ap_start),
    .ap_done(dense_large_U0_ap_done),
    .ap_continue(dense_large_U0_ap_continue),
    .ap_idle(dense_large_U0_ap_idle),
    .ap_ready(dense_large_U0_ap_ready),
    .data_0_V_read(layer4_out_0_V_dout),
    .data_1_V_read(layer4_out_1_V_dout),
    .data_2_V_read(layer4_out_2_V_dout),
    .data_3_V_read(layer4_out_3_V_dout),
    .data_4_V_read(layer4_out_4_V_dout),
    .data_5_V_read(layer4_out_5_V_dout),
    .data_6_V_read(layer4_out_6_V_dout),
    .data_7_V_read(layer4_out_7_V_dout),
    .data_8_V_read(layer4_out_8_V_dout),
    .data_9_V_read(layer4_out_9_V_dout),
    .data_10_V_read(layer4_out_10_V_dout),
    .data_11_V_read(layer4_out_11_V_dout),
    .data_12_V_read(layer4_out_12_V_dout),
    .data_13_V_read(layer4_out_13_V_dout),
    .data_14_V_read(layer4_out_14_V_dout),
    .data_15_V_read(layer4_out_15_V_dout),
    .data_16_V_read(layer4_out_16_V_dout),
    .data_17_V_read(layer4_out_17_V_dout),
    .data_18_V_read(layer4_out_18_V_dout),
    .data_19_V_read(layer4_out_19_V_dout),
    .data_20_V_read(layer4_out_20_V_dout),
    .data_21_V_read(layer4_out_21_V_dout),
    .data_22_V_read(layer4_out_22_V_dout),
    .data_23_V_read(layer4_out_23_V_dout),
    .data_24_V_read(layer4_out_24_V_dout),
    .data_25_V_read(layer4_out_25_V_dout),
    .data_26_V_read(layer4_out_26_V_dout),
    .data_27_V_read(layer4_out_27_V_dout),
    .data_28_V_read(layer4_out_28_V_dout),
    .data_29_V_read(layer4_out_29_V_dout),
    .data_30_V_read(layer4_out_30_V_dout),
    .data_31_V_read(layer4_out_31_V_dout),
    .data_32_V_read(layer4_out_32_V_dout),
    .data_33_V_read(layer4_out_33_V_dout),
    .data_34_V_read(layer4_out_34_V_dout),
    .data_35_V_read(layer4_out_35_V_dout),
    .data_36_V_read(layer4_out_36_V_dout),
    .data_37_V_read(layer4_out_37_V_dout),
    .data_38_V_read(layer4_out_38_V_dout),
    .data_39_V_read(layer4_out_39_V_dout),
    .data_40_V_read(layer4_out_40_V_dout),
    .data_41_V_read(layer4_out_41_V_dout),
    .data_42_V_read(layer4_out_42_V_dout),
    .data_43_V_read(layer4_out_43_V_dout),
    .data_44_V_read(layer4_out_44_V_dout),
    .data_45_V_read(layer4_out_45_V_dout),
    .data_46_V_read(layer4_out_46_V_dout),
    .data_47_V_read(layer4_out_47_V_dout),
    .data_48_V_read(layer4_out_48_V_dout),
    .data_49_V_read(layer4_out_49_V_dout),
    .data_50_V_read(layer4_out_50_V_dout),
    .data_51_V_read(layer4_out_51_V_dout),
    .data_52_V_read(layer4_out_52_V_dout),
    .data_53_V_read(layer4_out_53_V_dout),
    .data_54_V_read(layer4_out_54_V_dout),
    .data_55_V_read(layer4_out_55_V_dout),
    .data_56_V_read(layer4_out_56_V_dout),
    .data_57_V_read(layer4_out_57_V_dout),
    .res_0_V(dense_large_U0_res_0_V),
    .res_0_V_ap_vld(dense_large_U0_res_0_V_ap_vld),
    .res_1_V(dense_large_U0_res_1_V),
    .res_1_V_ap_vld(dense_large_U0_res_1_V_ap_vld),
    .res_2_V(dense_large_U0_res_2_V),
    .res_2_V_ap_vld(dense_large_U0_res_2_V_ap_vld),
    .res_3_V(dense_large_U0_res_3_V),
    .res_3_V_ap_vld(dense_large_U0_res_3_V_ap_vld),
    .res_4_V(dense_large_U0_res_4_V),
    .res_4_V_ap_vld(dense_large_U0_res_4_V_ap_vld),
    .res_5_V(dense_large_U0_res_5_V),
    .res_5_V_ap_vld(dense_large_U0_res_5_V_ap_vld),
    .res_6_V(dense_large_U0_res_6_V),
    .res_6_V_ap_vld(dense_large_U0_res_6_V_ap_vld),
    .res_7_V(dense_large_U0_res_7_V),
    .res_7_V_ap_vld(dense_large_U0_res_7_V_ap_vld),
    .res_8_V(dense_large_U0_res_8_V),
    .res_8_V_ap_vld(dense_large_U0_res_8_V_ap_vld),
    .res_9_V(dense_large_U0_res_9_V),
    .res_9_V_ap_vld(dense_large_U0_res_9_V_ap_vld),
    .res_10_V(dense_large_U0_res_10_V),
    .res_10_V_ap_vld(dense_large_U0_res_10_V_ap_vld),
    .res_11_V(dense_large_U0_res_11_V),
    .res_11_V_ap_vld(dense_large_U0_res_11_V_ap_vld),
    .res_12_V(dense_large_U0_res_12_V),
    .res_12_V_ap_vld(dense_large_U0_res_12_V_ap_vld),
    .res_13_V(dense_large_U0_res_13_V),
    .res_13_V_ap_vld(dense_large_U0_res_13_V_ap_vld),
    .res_14_V(dense_large_U0_res_14_V),
    .res_14_V_ap_vld(dense_large_U0_res_14_V_ap_vld),
    .res_15_V(dense_large_U0_res_15_V),
    .res_15_V_ap_vld(dense_large_U0_res_15_V_ap_vld),
    .res_16_V(dense_large_U0_res_16_V),
    .res_16_V_ap_vld(dense_large_U0_res_16_V_ap_vld),
    .res_17_V(dense_large_U0_res_17_V),
    .res_17_V_ap_vld(dense_large_U0_res_17_V_ap_vld),
    .res_18_V(dense_large_U0_res_18_V),
    .res_18_V_ap_vld(dense_large_U0_res_18_V_ap_vld),
    .res_19_V(dense_large_U0_res_19_V),
    .res_19_V_ap_vld(dense_large_U0_res_19_V_ap_vld),
    .res_20_V(dense_large_U0_res_20_V),
    .res_20_V_ap_vld(dense_large_U0_res_20_V_ap_vld),
    .res_21_V(dense_large_U0_res_21_V),
    .res_21_V_ap_vld(dense_large_U0_res_21_V_ap_vld),
    .res_22_V(dense_large_U0_res_22_V),
    .res_22_V_ap_vld(dense_large_U0_res_22_V_ap_vld),
    .res_23_V(dense_large_U0_res_23_V),
    .res_23_V_ap_vld(dense_large_U0_res_23_V_ap_vld),
    .res_24_V(dense_large_U0_res_24_V),
    .res_24_V_ap_vld(dense_large_U0_res_24_V_ap_vld),
    .res_25_V(dense_large_U0_res_25_V),
    .res_25_V_ap_vld(dense_large_U0_res_25_V_ap_vld),
    .res_26_V(dense_large_U0_res_26_V),
    .res_26_V_ap_vld(dense_large_U0_res_26_V_ap_vld),
    .res_27_V(dense_large_U0_res_27_V),
    .res_27_V_ap_vld(dense_large_U0_res_27_V_ap_vld),
    .res_28_V(dense_large_U0_res_28_V),
    .res_28_V_ap_vld(dense_large_U0_res_28_V_ap_vld),
    .res_29_V(dense_large_U0_res_29_V),
    .res_29_V_ap_vld(dense_large_U0_res_29_V_ap_vld),
    .res_30_V(dense_large_U0_res_30_V),
    .res_30_V_ap_vld(dense_large_U0_res_30_V_ap_vld),
    .res_31_V(dense_large_U0_res_31_V),
    .res_31_V_ap_vld(dense_large_U0_res_31_V_ap_vld),
    .res_32_V(dense_large_U0_res_32_V),
    .res_32_V_ap_vld(dense_large_U0_res_32_V_ap_vld),
    .res_33_V(dense_large_U0_res_33_V),
    .res_33_V_ap_vld(dense_large_U0_res_33_V_ap_vld),
    .res_34_V(dense_large_U0_res_34_V),
    .res_34_V_ap_vld(dense_large_U0_res_34_V_ap_vld),
    .res_35_V(dense_large_U0_res_35_V),
    .res_35_V_ap_vld(dense_large_U0_res_35_V_ap_vld),
    .res_36_V(dense_large_U0_res_36_V),
    .res_36_V_ap_vld(dense_large_U0_res_36_V_ap_vld),
    .res_37_V(dense_large_U0_res_37_V),
    .res_37_V_ap_vld(dense_large_U0_res_37_V_ap_vld),
    .res_38_V(dense_large_U0_res_38_V),
    .res_38_V_ap_vld(dense_large_U0_res_38_V_ap_vld),
    .res_39_V(dense_large_U0_res_39_V),
    .res_39_V_ap_vld(dense_large_U0_res_39_V_ap_vld),
    .res_40_V(dense_large_U0_res_40_V),
    .res_40_V_ap_vld(dense_large_U0_res_40_V_ap_vld),
    .res_41_V(dense_large_U0_res_41_V),
    .res_41_V_ap_vld(dense_large_U0_res_41_V_ap_vld),
    .res_42_V(dense_large_U0_res_42_V),
    .res_42_V_ap_vld(dense_large_U0_res_42_V_ap_vld),
    .res_43_V(dense_large_U0_res_43_V),
    .res_43_V_ap_vld(dense_large_U0_res_43_V_ap_vld),
    .res_44_V(dense_large_U0_res_44_V),
    .res_44_V_ap_vld(dense_large_U0_res_44_V_ap_vld),
    .res_45_V(dense_large_U0_res_45_V),
    .res_45_V_ap_vld(dense_large_U0_res_45_V_ap_vld),
    .res_46_V(dense_large_U0_res_46_V),
    .res_46_V_ap_vld(dense_large_U0_res_46_V_ap_vld),
    .res_47_V(dense_large_U0_res_47_V),
    .res_47_V_ap_vld(dense_large_U0_res_47_V_ap_vld),
    .res_48_V(dense_large_U0_res_48_V),
    .res_48_V_ap_vld(dense_large_U0_res_48_V_ap_vld),
    .res_49_V(dense_large_U0_res_49_V),
    .res_49_V_ap_vld(dense_large_U0_res_49_V_ap_vld),
    .res_50_V(dense_large_U0_res_50_V),
    .res_50_V_ap_vld(dense_large_U0_res_50_V_ap_vld),
    .res_51_V(dense_large_U0_res_51_V),
    .res_51_V_ap_vld(dense_large_U0_res_51_V_ap_vld),
    .res_52_V(dense_large_U0_res_52_V),
    .res_52_V_ap_vld(dense_large_U0_res_52_V_ap_vld),
    .res_53_V(dense_large_U0_res_53_V),
    .res_53_V_ap_vld(dense_large_U0_res_53_V_ap_vld),
    .res_54_V(dense_large_U0_res_54_V),
    .res_54_V_ap_vld(dense_large_U0_res_54_V_ap_vld),
    .res_55_V(dense_large_U0_res_55_V),
    .res_55_V_ap_vld(dense_large_U0_res_55_V_ap_vld),
    .res_56_V(dense_large_U0_res_56_V),
    .res_56_V_ap_vld(dense_large_U0_res_56_V_ap_vld),
    .res_57_V(dense_large_U0_res_57_V),
    .res_57_V_ap_vld(dense_large_U0_res_57_V_ap_vld),
    .res_58_V(dense_large_U0_res_58_V),
    .res_58_V_ap_vld(dense_large_U0_res_58_V_ap_vld),
    .res_59_V(dense_large_U0_res_59_V),
    .res_59_V_ap_vld(dense_large_U0_res_59_V_ap_vld),
    .res_60_V(dense_large_U0_res_60_V),
    .res_60_V_ap_vld(dense_large_U0_res_60_V_ap_vld),
    .res_61_V(dense_large_U0_res_61_V),
    .res_61_V_ap_vld(dense_large_U0_res_61_V_ap_vld),
    .res_62_V(dense_large_U0_res_62_V),
    .res_62_V_ap_vld(dense_large_U0_res_62_V_ap_vld),
    .res_63_V(dense_large_U0_res_63_V),
    .res_63_V_ap_vld(dense_large_U0_res_63_V_ap_vld),
    .res_64_V(dense_large_U0_res_64_V),
    .res_64_V_ap_vld(dense_large_U0_res_64_V_ap_vld),
    .res_65_V(dense_large_U0_res_65_V),
    .res_65_V_ap_vld(dense_large_U0_res_65_V_ap_vld),
    .res_66_V(dense_large_U0_res_66_V),
    .res_66_V_ap_vld(dense_large_U0_res_66_V_ap_vld),
    .res_67_V(dense_large_U0_res_67_V),
    .res_67_V_ap_vld(dense_large_U0_res_67_V_ap_vld),
    .res_68_V(dense_large_U0_res_68_V),
    .res_68_V_ap_vld(dense_large_U0_res_68_V_ap_vld),
    .res_69_V(dense_large_U0_res_69_V),
    .res_69_V_ap_vld(dense_large_U0_res_69_V_ap_vld),
    .res_70_V(dense_large_U0_res_70_V),
    .res_70_V_ap_vld(dense_large_U0_res_70_V_ap_vld),
    .res_71_V(dense_large_U0_res_71_V),
    .res_71_V_ap_vld(dense_large_U0_res_71_V_ap_vld),
    .res_72_V(dense_large_U0_res_72_V),
    .res_72_V_ap_vld(dense_large_U0_res_72_V_ap_vld),
    .res_73_V(dense_large_U0_res_73_V),
    .res_73_V_ap_vld(dense_large_U0_res_73_V_ap_vld),
    .res_74_V(dense_large_U0_res_74_V),
    .res_74_V_ap_vld(dense_large_U0_res_74_V_ap_vld),
    .res_75_V(dense_large_U0_res_75_V),
    .res_75_V_ap_vld(dense_large_U0_res_75_V_ap_vld),
    .res_76_V(dense_large_U0_res_76_V),
    .res_76_V_ap_vld(dense_large_U0_res_76_V_ap_vld),
    .res_77_V(dense_large_U0_res_77_V),
    .res_77_V_ap_vld(dense_large_U0_res_77_V_ap_vld),
    .res_78_V(dense_large_U0_res_78_V),
    .res_78_V_ap_vld(dense_large_U0_res_78_V_ap_vld),
    .res_79_V(dense_large_U0_res_79_V),
    .res_79_V_ap_vld(dense_large_U0_res_79_V_ap_vld),
    .res_80_V(dense_large_U0_res_80_V),
    .res_80_V_ap_vld(dense_large_U0_res_80_V_ap_vld),
    .res_81_V(dense_large_U0_res_81_V),
    .res_81_V_ap_vld(dense_large_U0_res_81_V_ap_vld),
    .res_82_V(dense_large_U0_res_82_V),
    .res_82_V_ap_vld(dense_large_U0_res_82_V_ap_vld),
    .res_83_V(dense_large_U0_res_83_V),
    .res_83_V_ap_vld(dense_large_U0_res_83_V_ap_vld),
    .res_84_V(dense_large_U0_res_84_V),
    .res_84_V_ap_vld(dense_large_U0_res_84_V_ap_vld),
    .res_85_V(dense_large_U0_res_85_V),
    .res_85_V_ap_vld(dense_large_U0_res_85_V_ap_vld),
    .res_86_V(dense_large_U0_res_86_V),
    .res_86_V_ap_vld(dense_large_U0_res_86_V_ap_vld),
    .res_87_V(dense_large_U0_res_87_V),
    .res_87_V_ap_vld(dense_large_U0_res_87_V_ap_vld),
    .res_88_V(dense_large_U0_res_88_V),
    .res_88_V_ap_vld(dense_large_U0_res_88_V_ap_vld),
    .res_89_V(dense_large_U0_res_89_V),
    .res_89_V_ap_vld(dense_large_U0_res_89_V_ap_vld),
    .res_90_V(dense_large_U0_res_90_V),
    .res_90_V_ap_vld(dense_large_U0_res_90_V_ap_vld),
    .res_91_V(dense_large_U0_res_91_V),
    .res_91_V_ap_vld(dense_large_U0_res_91_V_ap_vld),
    .res_92_V(dense_large_U0_res_92_V),
    .res_92_V_ap_vld(dense_large_U0_res_92_V_ap_vld),
    .res_93_V(dense_large_U0_res_93_V),
    .res_93_V_ap_vld(dense_large_U0_res_93_V_ap_vld),
    .res_94_V(dense_large_U0_res_94_V),
    .res_94_V_ap_vld(dense_large_U0_res_94_V_ap_vld),
    .res_95_V(dense_large_U0_res_95_V),
    .res_95_V_ap_vld(dense_large_U0_res_95_V_ap_vld),
    .res_96_V(dense_large_U0_res_96_V),
    .res_96_V_ap_vld(dense_large_U0_res_96_V_ap_vld),
    .res_97_V(dense_large_U0_res_97_V),
    .res_97_V_ap_vld(dense_large_U0_res_97_V_ap_vld),
    .res_98_V(dense_large_U0_res_98_V),
    .res_98_V_ap_vld(dense_large_U0_res_98_V_ap_vld),
    .res_99_V(dense_large_U0_res_99_V),
    .res_99_V_ap_vld(dense_large_U0_res_99_V_ap_vld),
    .res_100_V(dense_large_U0_res_100_V),
    .res_100_V_ap_vld(dense_large_U0_res_100_V_ap_vld),
    .res_101_V(dense_large_U0_res_101_V),
    .res_101_V_ap_vld(dense_large_U0_res_101_V_ap_vld),
    .res_102_V(dense_large_U0_res_102_V),
    .res_102_V_ap_vld(dense_large_U0_res_102_V_ap_vld),
    .res_103_V(dense_large_U0_res_103_V),
    .res_103_V_ap_vld(dense_large_U0_res_103_V_ap_vld),
    .res_104_V(dense_large_U0_res_104_V),
    .res_104_V_ap_vld(dense_large_U0_res_104_V_ap_vld),
    .res_105_V(dense_large_U0_res_105_V),
    .res_105_V_ap_vld(dense_large_U0_res_105_V_ap_vld),
    .res_106_V(dense_large_U0_res_106_V),
    .res_106_V_ap_vld(dense_large_U0_res_106_V_ap_vld),
    .res_107_V(dense_large_U0_res_107_V),
    .res_107_V_ap_vld(dense_large_U0_res_107_V_ap_vld),
    .res_108_V(dense_large_U0_res_108_V),
    .res_108_V_ap_vld(dense_large_U0_res_108_V_ap_vld),
    .res_109_V(dense_large_U0_res_109_V),
    .res_109_V_ap_vld(dense_large_U0_res_109_V_ap_vld),
    .res_110_V(dense_large_U0_res_110_V),
    .res_110_V_ap_vld(dense_large_U0_res_110_V_ap_vld),
    .res_111_V(dense_large_U0_res_111_V),
    .res_111_V_ap_vld(dense_large_U0_res_111_V_ap_vld),
    .res_112_V(dense_large_U0_res_112_V),
    .res_112_V_ap_vld(dense_large_U0_res_112_V_ap_vld),
    .res_113_V(dense_large_U0_res_113_V),
    .res_113_V_ap_vld(dense_large_U0_res_113_V_ap_vld),
    .res_114_V(dense_large_U0_res_114_V),
    .res_114_V_ap_vld(dense_large_U0_res_114_V_ap_vld),
    .res_115_V(dense_large_U0_res_115_V),
    .res_115_V_ap_vld(dense_large_U0_res_115_V_ap_vld),
    .res_116_V(dense_large_U0_res_116_V),
    .res_116_V_ap_vld(dense_large_U0_res_116_V_ap_vld),
    .res_117_V(dense_large_U0_res_117_V),
    .res_117_V_ap_vld(dense_large_U0_res_117_V_ap_vld),
    .res_118_V(dense_large_U0_res_118_V),
    .res_118_V_ap_vld(dense_large_U0_res_118_V_ap_vld),
    .res_119_V(dense_large_U0_res_119_V),
    .res_119_V_ap_vld(dense_large_U0_res_119_V_ap_vld),
    .res_120_V(dense_large_U0_res_120_V),
    .res_120_V_ap_vld(dense_large_U0_res_120_V_ap_vld),
    .res_121_V(dense_large_U0_res_121_V),
    .res_121_V_ap_vld(dense_large_U0_res_121_V_ap_vld),
    .res_122_V(dense_large_U0_res_122_V),
    .res_122_V_ap_vld(dense_large_U0_res_122_V_ap_vld),
    .res_123_V(dense_large_U0_res_123_V),
    .res_123_V_ap_vld(dense_large_U0_res_123_V_ap_vld),
    .res_124_V(dense_large_U0_res_124_V),
    .res_124_V_ap_vld(dense_large_U0_res_124_V_ap_vld),
    .res_125_V(dense_large_U0_res_125_V),
    .res_125_V_ap_vld(dense_large_U0_res_125_V_ap_vld),
    .res_126_V(dense_large_U0_res_126_V),
    .res_126_V_ap_vld(dense_large_U0_res_126_V_ap_vld),
    .res_127_V(dense_large_U0_res_127_V),
    .res_127_V_ap_vld(dense_large_U0_res_127_V_ap_vld),
    .res_128_V(dense_large_U0_res_128_V),
    .res_128_V_ap_vld(dense_large_U0_res_128_V_ap_vld),
    .res_129_V(dense_large_U0_res_129_V),
    .res_129_V_ap_vld(dense_large_U0_res_129_V_ap_vld),
    .res_130_V(dense_large_U0_res_130_V),
    .res_130_V_ap_vld(dense_large_U0_res_130_V_ap_vld),
    .res_131_V(dense_large_U0_res_131_V),
    .res_131_V_ap_vld(dense_large_U0_res_131_V_ap_vld),
    .res_132_V(dense_large_U0_res_132_V),
    .res_132_V_ap_vld(dense_large_U0_res_132_V_ap_vld),
    .res_133_V(dense_large_U0_res_133_V),
    .res_133_V_ap_vld(dense_large_U0_res_133_V_ap_vld),
    .res_134_V(dense_large_U0_res_134_V),
    .res_134_V_ap_vld(dense_large_U0_res_134_V_ap_vld),
    .res_135_V(dense_large_U0_res_135_V),
    .res_135_V_ap_vld(dense_large_U0_res_135_V_ap_vld),
    .res_136_V(dense_large_U0_res_136_V),
    .res_136_V_ap_vld(dense_large_U0_res_136_V_ap_vld),
    .res_137_V(dense_large_U0_res_137_V),
    .res_137_V_ap_vld(dense_large_U0_res_137_V_ap_vld),
    .res_138_V(dense_large_U0_res_138_V),
    .res_138_V_ap_vld(dense_large_U0_res_138_V_ap_vld),
    .res_139_V(dense_large_U0_res_139_V),
    .res_139_V_ap_vld(dense_large_U0_res_139_V_ap_vld),
    .res_140_V(dense_large_U0_res_140_V),
    .res_140_V_ap_vld(dense_large_U0_res_140_V_ap_vld),
    .res_141_V(dense_large_U0_res_141_V),
    .res_141_V_ap_vld(dense_large_U0_res_141_V_ap_vld),
    .res_142_V(dense_large_U0_res_142_V),
    .res_142_V_ap_vld(dense_large_U0_res_142_V_ap_vld),
    .res_143_V(dense_large_U0_res_143_V),
    .res_143_V_ap_vld(dense_large_U0_res_143_V_ap_vld),
    .res_144_V(dense_large_U0_res_144_V),
    .res_144_V_ap_vld(dense_large_U0_res_144_V_ap_vld),
    .res_145_V(dense_large_U0_res_145_V),
    .res_145_V_ap_vld(dense_large_U0_res_145_V_ap_vld),
    .res_146_V(dense_large_U0_res_146_V),
    .res_146_V_ap_vld(dense_large_U0_res_146_V_ap_vld),
    .res_147_V(dense_large_U0_res_147_V),
    .res_147_V_ap_vld(dense_large_U0_res_147_V_ap_vld),
    .res_148_V(dense_large_U0_res_148_V),
    .res_148_V_ap_vld(dense_large_U0_res_148_V_ap_vld),
    .res_149_V(dense_large_U0_res_149_V),
    .res_149_V_ap_vld(dense_large_U0_res_149_V_ap_vld),
    .res_150_V(dense_large_U0_res_150_V),
    .res_150_V_ap_vld(dense_large_U0_res_150_V_ap_vld),
    .res_151_V(dense_large_U0_res_151_V),
    .res_151_V_ap_vld(dense_large_U0_res_151_V_ap_vld),
    .res_152_V(dense_large_U0_res_152_V),
    .res_152_V_ap_vld(dense_large_U0_res_152_V_ap_vld),
    .res_153_V(dense_large_U0_res_153_V),
    .res_153_V_ap_vld(dense_large_U0_res_153_V_ap_vld),
    .res_154_V(dense_large_U0_res_154_V),
    .res_154_V_ap_vld(dense_large_U0_res_154_V_ap_vld),
    .res_155_V(dense_large_U0_res_155_V),
    .res_155_V_ap_vld(dense_large_U0_res_155_V_ap_vld),
    .res_156_V(dense_large_U0_res_156_V),
    .res_156_V_ap_vld(dense_large_U0_res_156_V_ap_vld),
    .res_157_V(dense_large_U0_res_157_V),
    .res_157_V_ap_vld(dense_large_U0_res_157_V_ap_vld),
    .res_158_V(dense_large_U0_res_158_V),
    .res_158_V_ap_vld(dense_large_U0_res_158_V_ap_vld),
    .res_159_V(dense_large_U0_res_159_V),
    .res_159_V_ap_vld(dense_large_U0_res_159_V_ap_vld),
    .res_160_V(dense_large_U0_res_160_V),
    .res_160_V_ap_vld(dense_large_U0_res_160_V_ap_vld),
    .res_161_V(dense_large_U0_res_161_V),
    .res_161_V_ap_vld(dense_large_U0_res_161_V_ap_vld),
    .res_162_V(dense_large_U0_res_162_V),
    .res_162_V_ap_vld(dense_large_U0_res_162_V_ap_vld),
    .res_163_V(dense_large_U0_res_163_V),
    .res_163_V_ap_vld(dense_large_U0_res_163_V_ap_vld),
    .res_164_V(dense_large_U0_res_164_V),
    .res_164_V_ap_vld(dense_large_U0_res_164_V_ap_vld),
    .res_165_V(dense_large_U0_res_165_V),
    .res_165_V_ap_vld(dense_large_U0_res_165_V_ap_vld),
    .res_166_V(dense_large_U0_res_166_V),
    .res_166_V_ap_vld(dense_large_U0_res_166_V_ap_vld),
    .res_167_V(dense_large_U0_res_167_V),
    .res_167_V_ap_vld(dense_large_U0_res_167_V_ap_vld),
    .res_168_V(dense_large_U0_res_168_V),
    .res_168_V_ap_vld(dense_large_U0_res_168_V_ap_vld),
    .res_169_V(dense_large_U0_res_169_V),
    .res_169_V_ap_vld(dense_large_U0_res_169_V_ap_vld),
    .res_170_V(dense_large_U0_res_170_V),
    .res_170_V_ap_vld(dense_large_U0_res_170_V_ap_vld),
    .res_171_V(dense_large_U0_res_171_V),
    .res_171_V_ap_vld(dense_large_U0_res_171_V_ap_vld),
    .res_172_V(dense_large_U0_res_172_V),
    .res_172_V_ap_vld(dense_large_U0_res_172_V_ap_vld),
    .res_173_V(dense_large_U0_res_173_V),
    .res_173_V_ap_vld(dense_large_U0_res_173_V_ap_vld),
    .res_174_V(dense_large_U0_res_174_V),
    .res_174_V_ap_vld(dense_large_U0_res_174_V_ap_vld),
    .res_175_V(dense_large_U0_res_175_V),
    .res_175_V_ap_vld(dense_large_U0_res_175_V_ap_vld),
    .res_176_V(dense_large_U0_res_176_V),
    .res_176_V_ap_vld(dense_large_U0_res_176_V_ap_vld),
    .res_177_V(dense_large_U0_res_177_V),
    .res_177_V_ap_vld(dense_large_U0_res_177_V_ap_vld),
    .res_178_V(dense_large_U0_res_178_V),
    .res_178_V_ap_vld(dense_large_U0_res_178_V_ap_vld),
    .res_179_V(dense_large_U0_res_179_V),
    .res_179_V_ap_vld(dense_large_U0_res_179_V_ap_vld)
);

fifo_w2160_d2_A dense_1_input_V_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(window_entry3_U0_dense_1_input_V_out_din),
    .if_full_n(dense_1_input_V_c1_full_n),
    .if_write(window_entry3_U0_dense_1_input_V_out_write),
    .if_dout(dense_1_input_V_c1_dout),
    .if_empty_n(dense_1_input_V_c1_empty_n),
    .if_read(window_entry222_U0_dense_1_input_V_read)
);

fifo_w2160_d2_A dense_1_input_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(window_entry222_U0_dense_1_input_V_out_din),
    .if_full_n(dense_1_input_V_c_full_n),
    .if_write(window_entry222_U0_dense_1_input_V_out_write),
    .if_dout(dense_1_input_V_c_dout),
    .if_empty_n(dense_1_input_V_c_empty_n),
    .if_read(dense_large_1_U0_data_V_read)
);

fifo_w12_d2_A layer2_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_0),
    .if_full_n(layer2_out_0_V_full_n),
    .if_write(ap_channel_done_layer2_out_0_V),
    .if_dout(layer2_out_0_V_dout),
    .if_empty_n(layer2_out_0_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_1),
    .if_full_n(layer2_out_1_V_full_n),
    .if_write(ap_channel_done_layer2_out_1_V),
    .if_dout(layer2_out_1_V_dout),
    .if_empty_n(layer2_out_1_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_2),
    .if_full_n(layer2_out_2_V_full_n),
    .if_write(ap_channel_done_layer2_out_2_V),
    .if_dout(layer2_out_2_V_dout),
    .if_empty_n(layer2_out_2_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_3),
    .if_full_n(layer2_out_3_V_full_n),
    .if_write(ap_channel_done_layer2_out_3_V),
    .if_dout(layer2_out_3_V_dout),
    .if_empty_n(layer2_out_3_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_4),
    .if_full_n(layer2_out_4_V_full_n),
    .if_write(ap_channel_done_layer2_out_4_V),
    .if_dout(layer2_out_4_V_dout),
    .if_empty_n(layer2_out_4_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_5),
    .if_full_n(layer2_out_5_V_full_n),
    .if_write(ap_channel_done_layer2_out_5_V),
    .if_dout(layer2_out_5_V_dout),
    .if_empty_n(layer2_out_5_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_6),
    .if_full_n(layer2_out_6_V_full_n),
    .if_write(ap_channel_done_layer2_out_6_V),
    .if_dout(layer2_out_6_V_dout),
    .if_empty_n(layer2_out_6_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_7),
    .if_full_n(layer2_out_7_V_full_n),
    .if_write(ap_channel_done_layer2_out_7_V),
    .if_dout(layer2_out_7_V_dout),
    .if_empty_n(layer2_out_7_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_8),
    .if_full_n(layer2_out_8_V_full_n),
    .if_write(ap_channel_done_layer2_out_8_V),
    .if_dout(layer2_out_8_V_dout),
    .if_empty_n(layer2_out_8_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_9),
    .if_full_n(layer2_out_9_V_full_n),
    .if_write(ap_channel_done_layer2_out_9_V),
    .if_dout(layer2_out_9_V_dout),
    .if_empty_n(layer2_out_9_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_10),
    .if_full_n(layer2_out_10_V_full_n),
    .if_write(ap_channel_done_layer2_out_10_V),
    .if_dout(layer2_out_10_V_dout),
    .if_empty_n(layer2_out_10_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_11),
    .if_full_n(layer2_out_11_V_full_n),
    .if_write(ap_channel_done_layer2_out_11_V),
    .if_dout(layer2_out_11_V_dout),
    .if_empty_n(layer2_out_11_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_12),
    .if_full_n(layer2_out_12_V_full_n),
    .if_write(ap_channel_done_layer2_out_12_V),
    .if_dout(layer2_out_12_V_dout),
    .if_empty_n(layer2_out_12_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_13),
    .if_full_n(layer2_out_13_V_full_n),
    .if_write(ap_channel_done_layer2_out_13_V),
    .if_dout(layer2_out_13_V_dout),
    .if_empty_n(layer2_out_13_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_14),
    .if_full_n(layer2_out_14_V_full_n),
    .if_write(ap_channel_done_layer2_out_14_V),
    .if_dout(layer2_out_14_V_dout),
    .if_empty_n(layer2_out_14_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_15),
    .if_full_n(layer2_out_15_V_full_n),
    .if_write(ap_channel_done_layer2_out_15_V),
    .if_dout(layer2_out_15_V_dout),
    .if_empty_n(layer2_out_15_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_16),
    .if_full_n(layer2_out_16_V_full_n),
    .if_write(ap_channel_done_layer2_out_16_V),
    .if_dout(layer2_out_16_V_dout),
    .if_empty_n(layer2_out_16_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_17),
    .if_full_n(layer2_out_17_V_full_n),
    .if_write(ap_channel_done_layer2_out_17_V),
    .if_dout(layer2_out_17_V_dout),
    .if_empty_n(layer2_out_17_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_18),
    .if_full_n(layer2_out_18_V_full_n),
    .if_write(ap_channel_done_layer2_out_18_V),
    .if_dout(layer2_out_18_V_dout),
    .if_empty_n(layer2_out_18_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_19),
    .if_full_n(layer2_out_19_V_full_n),
    .if_write(ap_channel_done_layer2_out_19_V),
    .if_dout(layer2_out_19_V_dout),
    .if_empty_n(layer2_out_19_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_20),
    .if_full_n(layer2_out_20_V_full_n),
    .if_write(ap_channel_done_layer2_out_20_V),
    .if_dout(layer2_out_20_V_dout),
    .if_empty_n(layer2_out_20_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_21),
    .if_full_n(layer2_out_21_V_full_n),
    .if_write(ap_channel_done_layer2_out_21_V),
    .if_dout(layer2_out_21_V_dout),
    .if_empty_n(layer2_out_21_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_22),
    .if_full_n(layer2_out_22_V_full_n),
    .if_write(ap_channel_done_layer2_out_22_V),
    .if_dout(layer2_out_22_V_dout),
    .if_empty_n(layer2_out_22_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_23),
    .if_full_n(layer2_out_23_V_full_n),
    .if_write(ap_channel_done_layer2_out_23_V),
    .if_dout(layer2_out_23_V_dout),
    .if_empty_n(layer2_out_23_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_24),
    .if_full_n(layer2_out_24_V_full_n),
    .if_write(ap_channel_done_layer2_out_24_V),
    .if_dout(layer2_out_24_V_dout),
    .if_empty_n(layer2_out_24_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_25),
    .if_full_n(layer2_out_25_V_full_n),
    .if_write(ap_channel_done_layer2_out_25_V),
    .if_dout(layer2_out_25_V_dout),
    .if_empty_n(layer2_out_25_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_26),
    .if_full_n(layer2_out_26_V_full_n),
    .if_write(ap_channel_done_layer2_out_26_V),
    .if_dout(layer2_out_26_V_dout),
    .if_empty_n(layer2_out_26_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_27),
    .if_full_n(layer2_out_27_V_full_n),
    .if_write(ap_channel_done_layer2_out_27_V),
    .if_dout(layer2_out_27_V_dout),
    .if_empty_n(layer2_out_27_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_28),
    .if_full_n(layer2_out_28_V_full_n),
    .if_write(ap_channel_done_layer2_out_28_V),
    .if_dout(layer2_out_28_V_dout),
    .if_empty_n(layer2_out_28_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_29),
    .if_full_n(layer2_out_29_V_full_n),
    .if_write(ap_channel_done_layer2_out_29_V),
    .if_dout(layer2_out_29_V_dout),
    .if_empty_n(layer2_out_29_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_30),
    .if_full_n(layer2_out_30_V_full_n),
    .if_write(ap_channel_done_layer2_out_30_V),
    .if_dout(layer2_out_30_V_dout),
    .if_empty_n(layer2_out_30_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_31),
    .if_full_n(layer2_out_31_V_full_n),
    .if_write(ap_channel_done_layer2_out_31_V),
    .if_dout(layer2_out_31_V_dout),
    .if_empty_n(layer2_out_31_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_32),
    .if_full_n(layer2_out_32_V_full_n),
    .if_write(ap_channel_done_layer2_out_32_V),
    .if_dout(layer2_out_32_V_dout),
    .if_empty_n(layer2_out_32_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_33),
    .if_full_n(layer2_out_33_V_full_n),
    .if_write(ap_channel_done_layer2_out_33_V),
    .if_dout(layer2_out_33_V_dout),
    .if_empty_n(layer2_out_33_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_34),
    .if_full_n(layer2_out_34_V_full_n),
    .if_write(ap_channel_done_layer2_out_34_V),
    .if_dout(layer2_out_34_V_dout),
    .if_empty_n(layer2_out_34_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_35),
    .if_full_n(layer2_out_35_V_full_n),
    .if_write(ap_channel_done_layer2_out_35_V),
    .if_dout(layer2_out_35_V_dout),
    .if_empty_n(layer2_out_35_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_36),
    .if_full_n(layer2_out_36_V_full_n),
    .if_write(ap_channel_done_layer2_out_36_V),
    .if_dout(layer2_out_36_V_dout),
    .if_empty_n(layer2_out_36_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_37),
    .if_full_n(layer2_out_37_V_full_n),
    .if_write(ap_channel_done_layer2_out_37_V),
    .if_dout(layer2_out_37_V_dout),
    .if_empty_n(layer2_out_37_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_38),
    .if_full_n(layer2_out_38_V_full_n),
    .if_write(ap_channel_done_layer2_out_38_V),
    .if_dout(layer2_out_38_V_dout),
    .if_empty_n(layer2_out_38_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_39),
    .if_full_n(layer2_out_39_V_full_n),
    .if_write(ap_channel_done_layer2_out_39_V),
    .if_dout(layer2_out_39_V_dout),
    .if_empty_n(layer2_out_39_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_40),
    .if_full_n(layer2_out_40_V_full_n),
    .if_write(ap_channel_done_layer2_out_40_V),
    .if_dout(layer2_out_40_V_dout),
    .if_empty_n(layer2_out_40_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_41),
    .if_full_n(layer2_out_41_V_full_n),
    .if_write(ap_channel_done_layer2_out_41_V),
    .if_dout(layer2_out_41_V_dout),
    .if_empty_n(layer2_out_41_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_42),
    .if_full_n(layer2_out_42_V_full_n),
    .if_write(ap_channel_done_layer2_out_42_V),
    .if_dout(layer2_out_42_V_dout),
    .if_empty_n(layer2_out_42_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_43),
    .if_full_n(layer2_out_43_V_full_n),
    .if_write(ap_channel_done_layer2_out_43_V),
    .if_dout(layer2_out_43_V_dout),
    .if_empty_n(layer2_out_43_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_44),
    .if_full_n(layer2_out_44_V_full_n),
    .if_write(ap_channel_done_layer2_out_44_V),
    .if_dout(layer2_out_44_V_dout),
    .if_empty_n(layer2_out_44_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_45),
    .if_full_n(layer2_out_45_V_full_n),
    .if_write(ap_channel_done_layer2_out_45_V),
    .if_dout(layer2_out_45_V_dout),
    .if_empty_n(layer2_out_45_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_46),
    .if_full_n(layer2_out_46_V_full_n),
    .if_write(ap_channel_done_layer2_out_46_V),
    .if_dout(layer2_out_46_V_dout),
    .if_empty_n(layer2_out_46_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_47),
    .if_full_n(layer2_out_47_V_full_n),
    .if_write(ap_channel_done_layer2_out_47_V),
    .if_dout(layer2_out_47_V_dout),
    .if_empty_n(layer2_out_47_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_48),
    .if_full_n(layer2_out_48_V_full_n),
    .if_write(ap_channel_done_layer2_out_48_V),
    .if_dout(layer2_out_48_V_dout),
    .if_empty_n(layer2_out_48_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_49),
    .if_full_n(layer2_out_49_V_full_n),
    .if_write(ap_channel_done_layer2_out_49_V),
    .if_dout(layer2_out_49_V_dout),
    .if_empty_n(layer2_out_49_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_50),
    .if_full_n(layer2_out_50_V_full_n),
    .if_write(ap_channel_done_layer2_out_50_V),
    .if_dout(layer2_out_50_V_dout),
    .if_empty_n(layer2_out_50_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_51),
    .if_full_n(layer2_out_51_V_full_n),
    .if_write(ap_channel_done_layer2_out_51_V),
    .if_dout(layer2_out_51_V_dout),
    .if_empty_n(layer2_out_51_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_52),
    .if_full_n(layer2_out_52_V_full_n),
    .if_write(ap_channel_done_layer2_out_52_V),
    .if_dout(layer2_out_52_V_dout),
    .if_empty_n(layer2_out_52_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_53),
    .if_full_n(layer2_out_53_V_full_n),
    .if_write(ap_channel_done_layer2_out_53_V),
    .if_dout(layer2_out_53_V_dout),
    .if_empty_n(layer2_out_53_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_54),
    .if_full_n(layer2_out_54_V_full_n),
    .if_write(ap_channel_done_layer2_out_54_V),
    .if_dout(layer2_out_54_V_dout),
    .if_empty_n(layer2_out_54_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_55),
    .if_full_n(layer2_out_55_V_full_n),
    .if_write(ap_channel_done_layer2_out_55_V),
    .if_dout(layer2_out_55_V_dout),
    .if_empty_n(layer2_out_55_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_56),
    .if_full_n(layer2_out_56_V_full_n),
    .if_write(ap_channel_done_layer2_out_56_V),
    .if_dout(layer2_out_56_V_dout),
    .if_empty_n(layer2_out_56_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w12_d2_A layer2_out_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_1_U0_ap_return_57),
    .if_full_n(layer2_out_57_V_full_n),
    .if_write(ap_channel_done_layer2_out_57_V),
    .if_dout(layer2_out_57_V_dout),
    .if_empty_n(layer2_out_57_V_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_0),
    .if_full_n(layer4_out_0_V_full_n),
    .if_write(ap_channel_done_layer4_out_0_V),
    .if_dout(layer4_out_0_V_dout),
    .if_empty_n(layer4_out_0_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_1),
    .if_full_n(layer4_out_1_V_full_n),
    .if_write(ap_channel_done_layer4_out_1_V),
    .if_dout(layer4_out_1_V_dout),
    .if_empty_n(layer4_out_1_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_2),
    .if_full_n(layer4_out_2_V_full_n),
    .if_write(ap_channel_done_layer4_out_2_V),
    .if_dout(layer4_out_2_V_dout),
    .if_empty_n(layer4_out_2_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_3),
    .if_full_n(layer4_out_3_V_full_n),
    .if_write(ap_channel_done_layer4_out_3_V),
    .if_dout(layer4_out_3_V_dout),
    .if_empty_n(layer4_out_3_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_4),
    .if_full_n(layer4_out_4_V_full_n),
    .if_write(ap_channel_done_layer4_out_4_V),
    .if_dout(layer4_out_4_V_dout),
    .if_empty_n(layer4_out_4_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_5),
    .if_full_n(layer4_out_5_V_full_n),
    .if_write(ap_channel_done_layer4_out_5_V),
    .if_dout(layer4_out_5_V_dout),
    .if_empty_n(layer4_out_5_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_6),
    .if_full_n(layer4_out_6_V_full_n),
    .if_write(ap_channel_done_layer4_out_6_V),
    .if_dout(layer4_out_6_V_dout),
    .if_empty_n(layer4_out_6_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_7),
    .if_full_n(layer4_out_7_V_full_n),
    .if_write(ap_channel_done_layer4_out_7_V),
    .if_dout(layer4_out_7_V_dout),
    .if_empty_n(layer4_out_7_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_8),
    .if_full_n(layer4_out_8_V_full_n),
    .if_write(ap_channel_done_layer4_out_8_V),
    .if_dout(layer4_out_8_V_dout),
    .if_empty_n(layer4_out_8_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_9),
    .if_full_n(layer4_out_9_V_full_n),
    .if_write(ap_channel_done_layer4_out_9_V),
    .if_dout(layer4_out_9_V_dout),
    .if_empty_n(layer4_out_9_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_10),
    .if_full_n(layer4_out_10_V_full_n),
    .if_write(ap_channel_done_layer4_out_10_V),
    .if_dout(layer4_out_10_V_dout),
    .if_empty_n(layer4_out_10_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_11),
    .if_full_n(layer4_out_11_V_full_n),
    .if_write(ap_channel_done_layer4_out_11_V),
    .if_dout(layer4_out_11_V_dout),
    .if_empty_n(layer4_out_11_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_12),
    .if_full_n(layer4_out_12_V_full_n),
    .if_write(ap_channel_done_layer4_out_12_V),
    .if_dout(layer4_out_12_V_dout),
    .if_empty_n(layer4_out_12_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_13),
    .if_full_n(layer4_out_13_V_full_n),
    .if_write(ap_channel_done_layer4_out_13_V),
    .if_dout(layer4_out_13_V_dout),
    .if_empty_n(layer4_out_13_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_14),
    .if_full_n(layer4_out_14_V_full_n),
    .if_write(ap_channel_done_layer4_out_14_V),
    .if_dout(layer4_out_14_V_dout),
    .if_empty_n(layer4_out_14_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_15),
    .if_full_n(layer4_out_15_V_full_n),
    .if_write(ap_channel_done_layer4_out_15_V),
    .if_dout(layer4_out_15_V_dout),
    .if_empty_n(layer4_out_15_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_16),
    .if_full_n(layer4_out_16_V_full_n),
    .if_write(ap_channel_done_layer4_out_16_V),
    .if_dout(layer4_out_16_V_dout),
    .if_empty_n(layer4_out_16_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_17),
    .if_full_n(layer4_out_17_V_full_n),
    .if_write(ap_channel_done_layer4_out_17_V),
    .if_dout(layer4_out_17_V_dout),
    .if_empty_n(layer4_out_17_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_18),
    .if_full_n(layer4_out_18_V_full_n),
    .if_write(ap_channel_done_layer4_out_18_V),
    .if_dout(layer4_out_18_V_dout),
    .if_empty_n(layer4_out_18_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_19),
    .if_full_n(layer4_out_19_V_full_n),
    .if_write(ap_channel_done_layer4_out_19_V),
    .if_dout(layer4_out_19_V_dout),
    .if_empty_n(layer4_out_19_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_20),
    .if_full_n(layer4_out_20_V_full_n),
    .if_write(ap_channel_done_layer4_out_20_V),
    .if_dout(layer4_out_20_V_dout),
    .if_empty_n(layer4_out_20_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_21),
    .if_full_n(layer4_out_21_V_full_n),
    .if_write(ap_channel_done_layer4_out_21_V),
    .if_dout(layer4_out_21_V_dout),
    .if_empty_n(layer4_out_21_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_22),
    .if_full_n(layer4_out_22_V_full_n),
    .if_write(ap_channel_done_layer4_out_22_V),
    .if_dout(layer4_out_22_V_dout),
    .if_empty_n(layer4_out_22_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_23),
    .if_full_n(layer4_out_23_V_full_n),
    .if_write(ap_channel_done_layer4_out_23_V),
    .if_dout(layer4_out_23_V_dout),
    .if_empty_n(layer4_out_23_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_24),
    .if_full_n(layer4_out_24_V_full_n),
    .if_write(ap_channel_done_layer4_out_24_V),
    .if_dout(layer4_out_24_V_dout),
    .if_empty_n(layer4_out_24_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_25),
    .if_full_n(layer4_out_25_V_full_n),
    .if_write(ap_channel_done_layer4_out_25_V),
    .if_dout(layer4_out_25_V_dout),
    .if_empty_n(layer4_out_25_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_26),
    .if_full_n(layer4_out_26_V_full_n),
    .if_write(ap_channel_done_layer4_out_26_V),
    .if_dout(layer4_out_26_V_dout),
    .if_empty_n(layer4_out_26_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_27),
    .if_full_n(layer4_out_27_V_full_n),
    .if_write(ap_channel_done_layer4_out_27_V),
    .if_dout(layer4_out_27_V_dout),
    .if_empty_n(layer4_out_27_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_28),
    .if_full_n(layer4_out_28_V_full_n),
    .if_write(ap_channel_done_layer4_out_28_V),
    .if_dout(layer4_out_28_V_dout),
    .if_empty_n(layer4_out_28_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_29),
    .if_full_n(layer4_out_29_V_full_n),
    .if_write(ap_channel_done_layer4_out_29_V),
    .if_dout(layer4_out_29_V_dout),
    .if_empty_n(layer4_out_29_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_30),
    .if_full_n(layer4_out_30_V_full_n),
    .if_write(ap_channel_done_layer4_out_30_V),
    .if_dout(layer4_out_30_V_dout),
    .if_empty_n(layer4_out_30_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_31),
    .if_full_n(layer4_out_31_V_full_n),
    .if_write(ap_channel_done_layer4_out_31_V),
    .if_dout(layer4_out_31_V_dout),
    .if_empty_n(layer4_out_31_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_32),
    .if_full_n(layer4_out_32_V_full_n),
    .if_write(ap_channel_done_layer4_out_32_V),
    .if_dout(layer4_out_32_V_dout),
    .if_empty_n(layer4_out_32_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_33),
    .if_full_n(layer4_out_33_V_full_n),
    .if_write(ap_channel_done_layer4_out_33_V),
    .if_dout(layer4_out_33_V_dout),
    .if_empty_n(layer4_out_33_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_34),
    .if_full_n(layer4_out_34_V_full_n),
    .if_write(ap_channel_done_layer4_out_34_V),
    .if_dout(layer4_out_34_V_dout),
    .if_empty_n(layer4_out_34_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_35),
    .if_full_n(layer4_out_35_V_full_n),
    .if_write(ap_channel_done_layer4_out_35_V),
    .if_dout(layer4_out_35_V_dout),
    .if_empty_n(layer4_out_35_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_36),
    .if_full_n(layer4_out_36_V_full_n),
    .if_write(ap_channel_done_layer4_out_36_V),
    .if_dout(layer4_out_36_V_dout),
    .if_empty_n(layer4_out_36_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_37),
    .if_full_n(layer4_out_37_V_full_n),
    .if_write(ap_channel_done_layer4_out_37_V),
    .if_dout(layer4_out_37_V_dout),
    .if_empty_n(layer4_out_37_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_38),
    .if_full_n(layer4_out_38_V_full_n),
    .if_write(ap_channel_done_layer4_out_38_V),
    .if_dout(layer4_out_38_V_dout),
    .if_empty_n(layer4_out_38_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_39),
    .if_full_n(layer4_out_39_V_full_n),
    .if_write(ap_channel_done_layer4_out_39_V),
    .if_dout(layer4_out_39_V_dout),
    .if_empty_n(layer4_out_39_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_40),
    .if_full_n(layer4_out_40_V_full_n),
    .if_write(ap_channel_done_layer4_out_40_V),
    .if_dout(layer4_out_40_V_dout),
    .if_empty_n(layer4_out_40_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_41),
    .if_full_n(layer4_out_41_V_full_n),
    .if_write(ap_channel_done_layer4_out_41_V),
    .if_dout(layer4_out_41_V_dout),
    .if_empty_n(layer4_out_41_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_42),
    .if_full_n(layer4_out_42_V_full_n),
    .if_write(ap_channel_done_layer4_out_42_V),
    .if_dout(layer4_out_42_V_dout),
    .if_empty_n(layer4_out_42_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_43),
    .if_full_n(layer4_out_43_V_full_n),
    .if_write(ap_channel_done_layer4_out_43_V),
    .if_dout(layer4_out_43_V_dout),
    .if_empty_n(layer4_out_43_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_44),
    .if_full_n(layer4_out_44_V_full_n),
    .if_write(ap_channel_done_layer4_out_44_V),
    .if_dout(layer4_out_44_V_dout),
    .if_empty_n(layer4_out_44_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_45),
    .if_full_n(layer4_out_45_V_full_n),
    .if_write(ap_channel_done_layer4_out_45_V),
    .if_dout(layer4_out_45_V_dout),
    .if_empty_n(layer4_out_45_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_46),
    .if_full_n(layer4_out_46_V_full_n),
    .if_write(ap_channel_done_layer4_out_46_V),
    .if_dout(layer4_out_46_V_dout),
    .if_empty_n(layer4_out_46_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_47),
    .if_full_n(layer4_out_47_V_full_n),
    .if_write(ap_channel_done_layer4_out_47_V),
    .if_dout(layer4_out_47_V_dout),
    .if_empty_n(layer4_out_47_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_48),
    .if_full_n(layer4_out_48_V_full_n),
    .if_write(ap_channel_done_layer4_out_48_V),
    .if_dout(layer4_out_48_V_dout),
    .if_empty_n(layer4_out_48_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_49),
    .if_full_n(layer4_out_49_V_full_n),
    .if_write(ap_channel_done_layer4_out_49_V),
    .if_dout(layer4_out_49_V_dout),
    .if_empty_n(layer4_out_49_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_50),
    .if_full_n(layer4_out_50_V_full_n),
    .if_write(ap_channel_done_layer4_out_50_V),
    .if_dout(layer4_out_50_V_dout),
    .if_empty_n(layer4_out_50_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_51),
    .if_full_n(layer4_out_51_V_full_n),
    .if_write(ap_channel_done_layer4_out_51_V),
    .if_dout(layer4_out_51_V_dout),
    .if_empty_n(layer4_out_51_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_52),
    .if_full_n(layer4_out_52_V_full_n),
    .if_write(ap_channel_done_layer4_out_52_V),
    .if_dout(layer4_out_52_V_dout),
    .if_empty_n(layer4_out_52_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_53),
    .if_full_n(layer4_out_53_V_full_n),
    .if_write(ap_channel_done_layer4_out_53_V),
    .if_dout(layer4_out_53_V_dout),
    .if_empty_n(layer4_out_53_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_54),
    .if_full_n(layer4_out_54_V_full_n),
    .if_write(ap_channel_done_layer4_out_54_V),
    .if_dout(layer4_out_54_V_dout),
    .if_empty_n(layer4_out_54_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_55),
    .if_full_n(layer4_out_55_V_full_n),
    .if_write(ap_channel_done_layer4_out_55_V),
    .if_dout(layer4_out_55_V_dout),
    .if_empty_n(layer4_out_55_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_56),
    .if_full_n(layer4_out_56_V_full_n),
    .if_write(ap_channel_done_layer4_out_56_V),
    .if_dout(layer4_out_56_V_dout),
    .if_empty_n(layer4_out_56_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

fifo_w11_d2_A layer4_out_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_ap_return_57),
    .if_full_n(layer4_out_57_V_full_n),
    .if_write(ap_channel_done_layer4_out_57_V),
    .if_dout(layer4_out_57_V_dout),
    .if_empty_n(layer4_out_57_V_empty_n),
    .if_read(dense_large_U0_ap_ready)
);

start_for_window_cud start_for_window_cud_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_window_entry222_U0_din),
    .if_full_n(start_for_window_entry222_U0_full_n),
    .if_write(window_entry3_U0_start_write),
    .if_dout(start_for_window_entry222_U0_dout),
    .if_empty_n(start_for_window_entry222_U0_empty_n),
    .if_read(window_entry222_U0_ap_ready)
);

start_for_dense_ldEe start_for_dense_ldEe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_large_1_U0_din),
    .if_full_n(start_for_dense_large_1_U0_full_n),
    .if_write(window_entry222_U0_start_write),
    .if_dout(start_for_dense_large_1_U0_dout),
    .if_empty_n(start_for_dense_large_1_U0_empty_n),
    .if_read(dense_large_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_proc_U0_ap_ready <= ap_sync_Block_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15_V <= ap_sync_channel_write_layer2_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16_V <= ap_sync_channel_write_layer2_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17_V <= ap_sync_channel_write_layer2_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18_V <= ap_sync_channel_write_layer2_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19_V <= ap_sync_channel_write_layer2_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20_V <= ap_sync_channel_write_layer2_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21_V <= ap_sync_channel_write_layer2_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22_V <= ap_sync_channel_write_layer2_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23_V <= ap_sync_channel_write_layer2_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24_V <= ap_sync_channel_write_layer2_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25_V <= ap_sync_channel_write_layer2_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26_V <= ap_sync_channel_write_layer2_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27_V <= ap_sync_channel_write_layer2_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28_V <= ap_sync_channel_write_layer2_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29_V <= ap_sync_channel_write_layer2_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30_V <= ap_sync_channel_write_layer2_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31_V <= ap_sync_channel_write_layer2_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_32_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_32_V <= ap_sync_channel_write_layer2_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_33_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_33_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_33_V <= ap_sync_channel_write_layer2_out_33_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_34_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_34_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_34_V <= ap_sync_channel_write_layer2_out_34_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_35_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_35_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_35_V <= ap_sync_channel_write_layer2_out_35_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_36_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_36_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_36_V <= ap_sync_channel_write_layer2_out_36_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_37_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_37_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_37_V <= ap_sync_channel_write_layer2_out_37_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_38_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_38_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_38_V <= ap_sync_channel_write_layer2_out_38_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_39_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_39_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_39_V <= ap_sync_channel_write_layer2_out_39_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_40_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_40_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_40_V <= ap_sync_channel_write_layer2_out_40_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_41_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_41_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_41_V <= ap_sync_channel_write_layer2_out_41_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_42_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_42_V <= ap_sync_channel_write_layer2_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_43_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_43_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_43_V <= ap_sync_channel_write_layer2_out_43_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_44_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_44_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_44_V <= ap_sync_channel_write_layer2_out_44_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_45_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_45_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_45_V <= ap_sync_channel_write_layer2_out_45_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_46_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_46_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_46_V <= ap_sync_channel_write_layer2_out_46_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_47_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_47_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_47_V <= ap_sync_channel_write_layer2_out_47_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_48_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_48_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_48_V <= ap_sync_channel_write_layer2_out_48_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_49_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_49_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_49_V <= ap_sync_channel_write_layer2_out_49_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_50_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_50_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_50_V <= ap_sync_channel_write_layer2_out_50_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_51_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_51_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_51_V <= ap_sync_channel_write_layer2_out_51_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_52_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_52_V <= ap_sync_channel_write_layer2_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_53_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_53_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_53_V <= ap_sync_channel_write_layer2_out_53_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_54_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_54_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_54_V <= ap_sync_channel_write_layer2_out_54_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_55_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_55_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_55_V <= ap_sync_channel_write_layer2_out_55_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_56_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_56_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_56_V <= ap_sync_channel_write_layer2_out_56_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_57_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_57_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_57_V <= ap_sync_channel_write_layer2_out_57_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
    end else begin
        if (((dense_large_1_U0_ap_done & dense_large_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_10_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_10_V <= ap_sync_channel_write_layer4_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_11_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_11_V <= ap_sync_channel_write_layer4_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_13_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_13_V <= ap_sync_channel_write_layer4_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_14_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_14_V <= ap_sync_channel_write_layer4_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_15_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_15_V <= ap_sync_channel_write_layer4_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_16_V <= ap_sync_channel_write_layer4_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_17_V <= ap_sync_channel_write_layer4_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_18_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_18_V <= ap_sync_channel_write_layer4_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_19_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_19_V <= ap_sync_channel_write_layer4_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_20_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_20_V <= ap_sync_channel_write_layer4_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_21_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_21_V <= ap_sync_channel_write_layer4_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_22_V <= ap_sync_channel_write_layer4_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_23_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_23_V <= ap_sync_channel_write_layer4_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_24_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_24_V <= ap_sync_channel_write_layer4_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_25_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_25_V <= ap_sync_channel_write_layer4_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_26_V <= ap_sync_channel_write_layer4_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_27_V <= ap_sync_channel_write_layer4_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_28_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_28_V <= ap_sync_channel_write_layer4_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_29_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_29_V <= ap_sync_channel_write_layer4_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_30_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_30_V <= ap_sync_channel_write_layer4_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_31_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_31_V <= ap_sync_channel_write_layer4_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_32_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_32_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_32_V <= ap_sync_channel_write_layer4_out_32_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_33_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_33_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_33_V <= ap_sync_channel_write_layer4_out_33_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_34_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_34_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_34_V <= ap_sync_channel_write_layer4_out_34_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_35_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_35_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_35_V <= ap_sync_channel_write_layer4_out_35_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_36_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_36_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_36_V <= ap_sync_channel_write_layer4_out_36_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_37_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_37_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_37_V <= ap_sync_channel_write_layer4_out_37_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_38_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_38_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_38_V <= ap_sync_channel_write_layer4_out_38_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_39_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_39_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_39_V <= ap_sync_channel_write_layer4_out_39_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_40_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_40_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_40_V <= ap_sync_channel_write_layer4_out_40_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_41_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_41_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_41_V <= ap_sync_channel_write_layer4_out_41_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_42_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_42_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_42_V <= ap_sync_channel_write_layer4_out_42_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_43_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_43_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_43_V <= ap_sync_channel_write_layer4_out_43_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_44_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_44_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_44_V <= ap_sync_channel_write_layer4_out_44_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_45_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_45_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_45_V <= ap_sync_channel_write_layer4_out_45_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_46_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_46_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_46_V <= ap_sync_channel_write_layer4_out_46_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_47_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_47_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_47_V <= ap_sync_channel_write_layer4_out_47_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_48_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_48_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_48_V <= ap_sync_channel_write_layer4_out_48_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_49_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_49_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_49_V <= ap_sync_channel_write_layer4_out_49_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_50_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_50_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_50_V <= ap_sync_channel_write_layer4_out_50_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_51_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_51_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_51_V <= ap_sync_channel_write_layer4_out_51_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_52_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_52_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_52_V <= ap_sync_channel_write_layer4_out_52_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_53_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_53_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_53_V <= ap_sync_channel_write_layer4_out_53_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_54_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_54_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_54_V <= ap_sync_channel_write_layer4_out_54_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_55_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_55_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_55_V <= ap_sync_channel_write_layer4_out_55_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_56_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_56_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_56_V <= ap_sync_channel_write_layer4_out_56_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_57_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_57_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_57_V <= ap_sync_channel_write_layer4_out_57_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_8_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_8_V <= ap_sync_channel_write_layer4_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_9_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_9_V <= ap_sync_channel_write_layer4_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_window_entry3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_window_entry3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_window_entry3_U0_ap_ready <= ap_sync_window_entry3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_proc_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Block_proc_U0_ap_ready))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (window_entry3_U0_ap_ready == 1'b0))) begin
        window_entry3_U0_ap_ready_count <= (window_entry3_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (window_entry3_U0_ap_ready == 1'b1))) begin
        window_entry3_U0_ap_ready_count <= (window_entry3_U0_ap_ready_count + 2'd1);
    end
end

assign Block_proc_U0_ap_continue = ap_sync_done;

assign Block_proc_U0_ap_start = ((ap_sync_reg_Block_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign ap_channel_done_layer2_out_0_V = ((ap_sync_reg_channel_write_layer2_out_0_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_10_V = ((ap_sync_reg_channel_write_layer2_out_10_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_11_V = ((ap_sync_reg_channel_write_layer2_out_11_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_12_V = ((ap_sync_reg_channel_write_layer2_out_12_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_13_V = ((ap_sync_reg_channel_write_layer2_out_13_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_14_V = ((ap_sync_reg_channel_write_layer2_out_14_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_15_V = ((ap_sync_reg_channel_write_layer2_out_15_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_16_V = ((ap_sync_reg_channel_write_layer2_out_16_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_17_V = ((ap_sync_reg_channel_write_layer2_out_17_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_18_V = ((ap_sync_reg_channel_write_layer2_out_18_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_19_V = ((ap_sync_reg_channel_write_layer2_out_19_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_1_V = ((ap_sync_reg_channel_write_layer2_out_1_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_20_V = ((ap_sync_reg_channel_write_layer2_out_20_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_21_V = ((ap_sync_reg_channel_write_layer2_out_21_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_22_V = ((ap_sync_reg_channel_write_layer2_out_22_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_23_V = ((ap_sync_reg_channel_write_layer2_out_23_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_24_V = ((ap_sync_reg_channel_write_layer2_out_24_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_25_V = ((ap_sync_reg_channel_write_layer2_out_25_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_26_V = ((ap_sync_reg_channel_write_layer2_out_26_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_27_V = ((ap_sync_reg_channel_write_layer2_out_27_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_28_V = ((ap_sync_reg_channel_write_layer2_out_28_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_29_V = ((ap_sync_reg_channel_write_layer2_out_29_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_2_V = ((ap_sync_reg_channel_write_layer2_out_2_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_30_V = ((ap_sync_reg_channel_write_layer2_out_30_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_31_V = ((ap_sync_reg_channel_write_layer2_out_31_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_32_V = ((ap_sync_reg_channel_write_layer2_out_32_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_33_V = ((ap_sync_reg_channel_write_layer2_out_33_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_34_V = ((ap_sync_reg_channel_write_layer2_out_34_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_35_V = ((ap_sync_reg_channel_write_layer2_out_35_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_36_V = ((ap_sync_reg_channel_write_layer2_out_36_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_37_V = ((ap_sync_reg_channel_write_layer2_out_37_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_38_V = ((ap_sync_reg_channel_write_layer2_out_38_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_39_V = ((ap_sync_reg_channel_write_layer2_out_39_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_3_V = ((ap_sync_reg_channel_write_layer2_out_3_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_40_V = ((ap_sync_reg_channel_write_layer2_out_40_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_41_V = ((ap_sync_reg_channel_write_layer2_out_41_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_42_V = ((ap_sync_reg_channel_write_layer2_out_42_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_43_V = ((ap_sync_reg_channel_write_layer2_out_43_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_44_V = ((ap_sync_reg_channel_write_layer2_out_44_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_45_V = ((ap_sync_reg_channel_write_layer2_out_45_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_46_V = ((ap_sync_reg_channel_write_layer2_out_46_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_47_V = ((ap_sync_reg_channel_write_layer2_out_47_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_48_V = ((ap_sync_reg_channel_write_layer2_out_48_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_49_V = ((ap_sync_reg_channel_write_layer2_out_49_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_4_V = ((ap_sync_reg_channel_write_layer2_out_4_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_50_V = ((ap_sync_reg_channel_write_layer2_out_50_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_51_V = ((ap_sync_reg_channel_write_layer2_out_51_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_52_V = ((ap_sync_reg_channel_write_layer2_out_52_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_53_V = ((ap_sync_reg_channel_write_layer2_out_53_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_54_V = ((ap_sync_reg_channel_write_layer2_out_54_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_55_V = ((ap_sync_reg_channel_write_layer2_out_55_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_56_V = ((ap_sync_reg_channel_write_layer2_out_56_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_57_V = ((ap_sync_reg_channel_write_layer2_out_57_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_5_V = ((ap_sync_reg_channel_write_layer2_out_5_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_6_V = ((ap_sync_reg_channel_write_layer2_out_6_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_7_V = ((ap_sync_reg_channel_write_layer2_out_7_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_8_V = ((ap_sync_reg_channel_write_layer2_out_8_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer2_out_9_V = ((ap_sync_reg_channel_write_layer2_out_9_V ^ 1'b1) & dense_large_1_U0_ap_done);

assign ap_channel_done_layer4_out_0_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_0_V ^ 1'b1));

assign ap_channel_done_layer4_out_10_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_10_V ^ 1'b1));

assign ap_channel_done_layer4_out_11_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_11_V ^ 1'b1));

assign ap_channel_done_layer4_out_12_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_12_V ^ 1'b1));

assign ap_channel_done_layer4_out_13_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_13_V ^ 1'b1));

assign ap_channel_done_layer4_out_14_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_14_V ^ 1'b1));

assign ap_channel_done_layer4_out_15_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_15_V ^ 1'b1));

assign ap_channel_done_layer4_out_16_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_16_V ^ 1'b1));

assign ap_channel_done_layer4_out_17_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_17_V ^ 1'b1));

assign ap_channel_done_layer4_out_18_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_18_V ^ 1'b1));

assign ap_channel_done_layer4_out_19_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_19_V ^ 1'b1));

assign ap_channel_done_layer4_out_1_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_1_V ^ 1'b1));

assign ap_channel_done_layer4_out_20_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_20_V ^ 1'b1));

assign ap_channel_done_layer4_out_21_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_21_V ^ 1'b1));

assign ap_channel_done_layer4_out_22_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_22_V ^ 1'b1));

assign ap_channel_done_layer4_out_23_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_23_V ^ 1'b1));

assign ap_channel_done_layer4_out_24_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_24_V ^ 1'b1));

assign ap_channel_done_layer4_out_25_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_25_V ^ 1'b1));

assign ap_channel_done_layer4_out_26_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_26_V ^ 1'b1));

assign ap_channel_done_layer4_out_27_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_27_V ^ 1'b1));

assign ap_channel_done_layer4_out_28_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_28_V ^ 1'b1));

assign ap_channel_done_layer4_out_29_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_29_V ^ 1'b1));

assign ap_channel_done_layer4_out_2_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2_V ^ 1'b1));

assign ap_channel_done_layer4_out_30_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_30_V ^ 1'b1));

assign ap_channel_done_layer4_out_31_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_31_V ^ 1'b1));

assign ap_channel_done_layer4_out_32_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_32_V ^ 1'b1));

assign ap_channel_done_layer4_out_33_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_33_V ^ 1'b1));

assign ap_channel_done_layer4_out_34_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_34_V ^ 1'b1));

assign ap_channel_done_layer4_out_35_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_35_V ^ 1'b1));

assign ap_channel_done_layer4_out_36_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_36_V ^ 1'b1));

assign ap_channel_done_layer4_out_37_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_37_V ^ 1'b1));

assign ap_channel_done_layer4_out_38_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_38_V ^ 1'b1));

assign ap_channel_done_layer4_out_39_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_39_V ^ 1'b1));

assign ap_channel_done_layer4_out_3_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_3_V ^ 1'b1));

assign ap_channel_done_layer4_out_40_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_40_V ^ 1'b1));

assign ap_channel_done_layer4_out_41_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_41_V ^ 1'b1));

assign ap_channel_done_layer4_out_42_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_42_V ^ 1'b1));

assign ap_channel_done_layer4_out_43_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_43_V ^ 1'b1));

assign ap_channel_done_layer4_out_44_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_44_V ^ 1'b1));

assign ap_channel_done_layer4_out_45_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_45_V ^ 1'b1));

assign ap_channel_done_layer4_out_46_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_46_V ^ 1'b1));

assign ap_channel_done_layer4_out_47_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_47_V ^ 1'b1));

assign ap_channel_done_layer4_out_48_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_48_V ^ 1'b1));

assign ap_channel_done_layer4_out_49_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_49_V ^ 1'b1));

assign ap_channel_done_layer4_out_4_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_4_V ^ 1'b1));

assign ap_channel_done_layer4_out_50_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_50_V ^ 1'b1));

assign ap_channel_done_layer4_out_51_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_51_V ^ 1'b1));

assign ap_channel_done_layer4_out_52_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_52_V ^ 1'b1));

assign ap_channel_done_layer4_out_53_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_53_V ^ 1'b1));

assign ap_channel_done_layer4_out_54_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_54_V ^ 1'b1));

assign ap_channel_done_layer4_out_55_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_55_V ^ 1'b1));

assign ap_channel_done_layer4_out_56_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_56_V ^ 1'b1));

assign ap_channel_done_layer4_out_57_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_57_V ^ 1'b1));

assign ap_channel_done_layer4_out_5_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_5_V ^ 1'b1));

assign ap_channel_done_layer4_out_6_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6_V ^ 1'b1));

assign ap_channel_done_layer4_out_7_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7_V ^ 1'b1));

assign ap_channel_done_layer4_out_8_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_8_V ^ 1'b1));

assign ap_channel_done_layer4_out_9_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_9_V ^ 1'b1));

assign ap_done = ap_sync_done;

assign ap_idle = (window_entry3_U0_ap_idle & window_entry222_U0_ap_idle & relu_U0_ap_idle & (layer4_out_57_V_empty_n ^ 1'b1) & (layer4_out_56_V_empty_n ^ 1'b1) & (layer4_out_55_V_empty_n ^ 1'b1) & (layer4_out_54_V_empty_n ^ 1'b1) & (layer4_out_53_V_empty_n ^ 1'b1) & (layer4_out_52_V_empty_n ^ 1'b1) & (layer4_out_51_V_empty_n ^ 1'b1) & (layer4_out_50_V_empty_n ^ 1'b1) & (layer4_out_49_V_empty_n ^ 1'b1) & (layer4_out_48_V_empty_n ^ 1'b1) & (layer4_out_47_V_empty_n ^ 1'b1) & (layer4_out_46_V_empty_n ^ 1'b1) & (layer4_out_45_V_empty_n ^ 1'b1) & (layer4_out_44_V_empty_n ^ 1'b1) & (layer4_out_43_V_empty_n ^ 1'b1) & (layer4_out_42_V_empty_n ^ 1'b1) & (layer4_out_41_V_empty_n ^ 1'b1) & (layer4_out_40_V_empty_n ^ 1'b1) & (layer4_out_39_V_empty_n ^ 1'b1) & (layer4_out_38_V_empty_n ^ 1'b1) & (layer4_out_37_V_empty_n ^ 1'b1) & (layer4_out_36_V_empty_n ^ 1'b1) & (layer4_out_35_V_empty_n ^ 1'b1) & (layer4_out_34_V_empty_n ^ 1'b1) & (layer4_out_33_V_empty_n ^ 1'b1) & (layer4_out_32_V_empty_n ^ 1'b1) & (layer4_out_31_V_empty_n ^ 1'b1) & (layer4_out_30_V_empty_n ^ 1'b1) & (layer4_out_29_V_empty_n ^ 1'b1) & (layer4_out_28_V_empty_n ^ 1'b1) & (layer4_out_27_V_empty_n ^ 1'b1) & (layer4_out_26_V_empty_n ^ 1'b1) & (layer4_out_25_V_empty_n ^ 1'b1) & (layer4_out_24_V_empty_n ^ 1'b1) & (layer4_out_23_V_empty_n ^ 1'b1) & (layer4_out_22_V_empty_n ^ 1'b1) & (layer4_out_21_V_empty_n ^ 1'b1) & (layer4_out_20_V_empty_n ^ 1'b1) & (layer4_out_19_V_empty_n ^ 1'b1) & (layer4_out_18_V_empty_n ^ 1'b1) & (layer4_out_17_V_empty_n ^ 1'b1) & (layer4_out_16_V_empty_n ^ 1'b1) & (layer4_out_15_V_empty_n ^ 1'b1) & (layer4_out_14_V_empty_n ^ 1'b1) & (layer4_out_13_V_empty_n ^ 1'b1) & (layer4_out_12_V_empty_n ^ 1'b1) & (layer4_out_11_V_empty_n ^ 1'b1) & (layer4_out_10_V_empty_n ^ 1'b1) & (layer4_out_9_V_empty_n ^ 1'b1) & (layer4_out_8_V_empty_n ^ 1'b1) & (layer4_out_7_V_empty_n ^ 1'b1) & (layer4_out_6_V_empty_n ^ 1'b1) & (layer4_out_5_V_empty_n ^ 1'b1) & (layer4_out_4_V_empty_n ^ 1'b1) & (layer4_out_3_V_empty_n ^ 1'b1) & (layer4_out_2_V_empty_n ^ 1'b1) & (layer4_out_1_V_empty_n ^ 1'b1) & (layer4_out_0_V_empty_n ^ 1'b1) & (layer2_out_57_V_empty_n ^ 1'b1) & (layer2_out_56_V_empty_n ^ 1'b1) & (layer2_out_55_V_empty_n ^ 1'b1) & (layer2_out_54_V_empty_n ^ 1'b1) & (layer2_out_53_V_empty_n ^ 1'b1) & (layer2_out_52_V_empty_n ^ 1'b1) & (layer2_out_51_V_empty_n ^ 1'b1) & (layer2_out_50_V_empty_n ^ 1'b1) & (layer2_out_49_V_empty_n ^ 1'b1) & (layer2_out_48_V_empty_n ^ 1'b1) & (layer2_out_47_V_empty_n ^ 1'b1) & (layer2_out_46_V_empty_n ^ 1'b1) & (layer2_out_45_V_empty_n ^ 1'b1) & (layer2_out_44_V_empty_n ^ 1'b1) & (layer2_out_43_V_empty_n ^ 1'b1) & (layer2_out_42_V_empty_n ^ 1'b1) & (layer2_out_41_V_empty_n ^ 1'b1) & (layer2_out_40_V_empty_n ^ 1'b1) & (layer2_out_39_V_empty_n ^ 1'b1) & (layer2_out_38_V_empty_n ^ 1'b1) & (layer2_out_37_V_empty_n ^ 1'b1) & (layer2_out_36_V_empty_n ^ 1'b1) & (layer2_out_35_V_empty_n ^ 1'b1) & (layer2_out_34_V_empty_n ^ 1'b1) & (layer2_out_33_V_empty_n ^ 1'b1) & (layer2_out_32_V_empty_n ^ 1'b1) & (layer2_out_31_V_empty_n ^ 1'b1) & (layer2_out_30_V_empty_n ^ 1'b1) & (layer2_out_29_V_empty_n ^ 1'b1) & (layer2_out_28_V_empty_n ^ 1'b1) & (layer2_out_27_V_empty_n ^ 1'b1) & (layer2_out_26_V_empty_n ^ 1'b1) & (layer2_out_25_V_empty_n ^ 1'b1) & (layer2_out_24_V_empty_n ^ 1'b1) & (layer2_out_23_V_empty_n ^ 1'b1) & (layer2_out_22_V_empty_n ^ 1'b1) & (layer2_out_21_V_empty_n ^ 1'b1) & (layer2_out_20_V_empty_n ^ 1'b1) & (layer2_out_19_V_empty_n ^ 1'b1) & (layer2_out_18_V_empty_n ^ 1'b1) & (layer2_out_17_V_empty_n ^ 1'b1) & (layer2_out_16_V_empty_n ^ 1'b1) & (layer2_out_15_V_empty_n ^ 1'b1) & (layer2_out_14_V_empty_n ^ 1'b1) & (layer2_out_13_V_empty_n ^ 1'b1) & (layer2_out_12_V_empty_n ^ 1'b1) & (layer2_out_11_V_empty_n ^ 1'b1) & (layer2_out_10_V_empty_n ^ 1'b1) & (layer2_out_9_V_empty_n ^ 1'b1) & (layer2_out_8_V_empty_n ^ 1'b1) & (layer2_out_7_V_empty_n ^ 1'b1) & (layer2_out_6_V_empty_n ^ 1'b1) & (layer2_out_5_V_empty_n ^ 1'b1) & (layer2_out_4_V_empty_n ^ 1'b1) & (layer2_out_3_V_empty_n ^ 1'b1) & (layer2_out_2_V_empty_n ^ 1'b1) & (layer2_out_1_V_empty_n ^ 1'b1) & (layer2_out_0_V_empty_n ^ 1'b1) & dense_large_U0_ap_idle & dense_large_1_U0_ap_idle & Block_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_proc_U0_ap_ready = (ap_sync_reg_Block_proc_U0_ap_ready | Block_proc_U0_ap_ready);

assign ap_sync_channel_write_layer2_out_0_V = ((layer2_out_0_V_full_n & ap_channel_done_layer2_out_0_V) | ap_sync_reg_channel_write_layer2_out_0_V);

assign ap_sync_channel_write_layer2_out_10_V = ((layer2_out_10_V_full_n & ap_channel_done_layer2_out_10_V) | ap_sync_reg_channel_write_layer2_out_10_V);

assign ap_sync_channel_write_layer2_out_11_V = ((layer2_out_11_V_full_n & ap_channel_done_layer2_out_11_V) | ap_sync_reg_channel_write_layer2_out_11_V);

assign ap_sync_channel_write_layer2_out_12_V = ((layer2_out_12_V_full_n & ap_channel_done_layer2_out_12_V) | ap_sync_reg_channel_write_layer2_out_12_V);

assign ap_sync_channel_write_layer2_out_13_V = ((layer2_out_13_V_full_n & ap_channel_done_layer2_out_13_V) | ap_sync_reg_channel_write_layer2_out_13_V);

assign ap_sync_channel_write_layer2_out_14_V = ((layer2_out_14_V_full_n & ap_channel_done_layer2_out_14_V) | ap_sync_reg_channel_write_layer2_out_14_V);

assign ap_sync_channel_write_layer2_out_15_V = ((layer2_out_15_V_full_n & ap_channel_done_layer2_out_15_V) | ap_sync_reg_channel_write_layer2_out_15_V);

assign ap_sync_channel_write_layer2_out_16_V = ((layer2_out_16_V_full_n & ap_channel_done_layer2_out_16_V) | ap_sync_reg_channel_write_layer2_out_16_V);

assign ap_sync_channel_write_layer2_out_17_V = ((layer2_out_17_V_full_n & ap_channel_done_layer2_out_17_V) | ap_sync_reg_channel_write_layer2_out_17_V);

assign ap_sync_channel_write_layer2_out_18_V = ((layer2_out_18_V_full_n & ap_channel_done_layer2_out_18_V) | ap_sync_reg_channel_write_layer2_out_18_V);

assign ap_sync_channel_write_layer2_out_19_V = ((layer2_out_19_V_full_n & ap_channel_done_layer2_out_19_V) | ap_sync_reg_channel_write_layer2_out_19_V);

assign ap_sync_channel_write_layer2_out_1_V = ((layer2_out_1_V_full_n & ap_channel_done_layer2_out_1_V) | ap_sync_reg_channel_write_layer2_out_1_V);

assign ap_sync_channel_write_layer2_out_20_V = ((layer2_out_20_V_full_n & ap_channel_done_layer2_out_20_V) | ap_sync_reg_channel_write_layer2_out_20_V);

assign ap_sync_channel_write_layer2_out_21_V = ((layer2_out_21_V_full_n & ap_channel_done_layer2_out_21_V) | ap_sync_reg_channel_write_layer2_out_21_V);

assign ap_sync_channel_write_layer2_out_22_V = ((layer2_out_22_V_full_n & ap_channel_done_layer2_out_22_V) | ap_sync_reg_channel_write_layer2_out_22_V);

assign ap_sync_channel_write_layer2_out_23_V = ((layer2_out_23_V_full_n & ap_channel_done_layer2_out_23_V) | ap_sync_reg_channel_write_layer2_out_23_V);

assign ap_sync_channel_write_layer2_out_24_V = ((layer2_out_24_V_full_n & ap_channel_done_layer2_out_24_V) | ap_sync_reg_channel_write_layer2_out_24_V);

assign ap_sync_channel_write_layer2_out_25_V = ((layer2_out_25_V_full_n & ap_channel_done_layer2_out_25_V) | ap_sync_reg_channel_write_layer2_out_25_V);

assign ap_sync_channel_write_layer2_out_26_V = ((layer2_out_26_V_full_n & ap_channel_done_layer2_out_26_V) | ap_sync_reg_channel_write_layer2_out_26_V);

assign ap_sync_channel_write_layer2_out_27_V = ((layer2_out_27_V_full_n & ap_channel_done_layer2_out_27_V) | ap_sync_reg_channel_write_layer2_out_27_V);

assign ap_sync_channel_write_layer2_out_28_V = ((layer2_out_28_V_full_n & ap_channel_done_layer2_out_28_V) | ap_sync_reg_channel_write_layer2_out_28_V);

assign ap_sync_channel_write_layer2_out_29_V = ((layer2_out_29_V_full_n & ap_channel_done_layer2_out_29_V) | ap_sync_reg_channel_write_layer2_out_29_V);

assign ap_sync_channel_write_layer2_out_2_V = ((layer2_out_2_V_full_n & ap_channel_done_layer2_out_2_V) | ap_sync_reg_channel_write_layer2_out_2_V);

assign ap_sync_channel_write_layer2_out_30_V = ((layer2_out_30_V_full_n & ap_channel_done_layer2_out_30_V) | ap_sync_reg_channel_write_layer2_out_30_V);

assign ap_sync_channel_write_layer2_out_31_V = ((layer2_out_31_V_full_n & ap_channel_done_layer2_out_31_V) | ap_sync_reg_channel_write_layer2_out_31_V);

assign ap_sync_channel_write_layer2_out_32_V = ((layer2_out_32_V_full_n & ap_channel_done_layer2_out_32_V) | ap_sync_reg_channel_write_layer2_out_32_V);

assign ap_sync_channel_write_layer2_out_33_V = ((layer2_out_33_V_full_n & ap_channel_done_layer2_out_33_V) | ap_sync_reg_channel_write_layer2_out_33_V);

assign ap_sync_channel_write_layer2_out_34_V = ((layer2_out_34_V_full_n & ap_channel_done_layer2_out_34_V) | ap_sync_reg_channel_write_layer2_out_34_V);

assign ap_sync_channel_write_layer2_out_35_V = ((layer2_out_35_V_full_n & ap_channel_done_layer2_out_35_V) | ap_sync_reg_channel_write_layer2_out_35_V);

assign ap_sync_channel_write_layer2_out_36_V = ((layer2_out_36_V_full_n & ap_channel_done_layer2_out_36_V) | ap_sync_reg_channel_write_layer2_out_36_V);

assign ap_sync_channel_write_layer2_out_37_V = ((layer2_out_37_V_full_n & ap_channel_done_layer2_out_37_V) | ap_sync_reg_channel_write_layer2_out_37_V);

assign ap_sync_channel_write_layer2_out_38_V = ((layer2_out_38_V_full_n & ap_channel_done_layer2_out_38_V) | ap_sync_reg_channel_write_layer2_out_38_V);

assign ap_sync_channel_write_layer2_out_39_V = ((layer2_out_39_V_full_n & ap_channel_done_layer2_out_39_V) | ap_sync_reg_channel_write_layer2_out_39_V);

assign ap_sync_channel_write_layer2_out_3_V = ((layer2_out_3_V_full_n & ap_channel_done_layer2_out_3_V) | ap_sync_reg_channel_write_layer2_out_3_V);

assign ap_sync_channel_write_layer2_out_40_V = ((layer2_out_40_V_full_n & ap_channel_done_layer2_out_40_V) | ap_sync_reg_channel_write_layer2_out_40_V);

assign ap_sync_channel_write_layer2_out_41_V = ((layer2_out_41_V_full_n & ap_channel_done_layer2_out_41_V) | ap_sync_reg_channel_write_layer2_out_41_V);

assign ap_sync_channel_write_layer2_out_42_V = ((layer2_out_42_V_full_n & ap_channel_done_layer2_out_42_V) | ap_sync_reg_channel_write_layer2_out_42_V);

assign ap_sync_channel_write_layer2_out_43_V = ((layer2_out_43_V_full_n & ap_channel_done_layer2_out_43_V) | ap_sync_reg_channel_write_layer2_out_43_V);

assign ap_sync_channel_write_layer2_out_44_V = ((layer2_out_44_V_full_n & ap_channel_done_layer2_out_44_V) | ap_sync_reg_channel_write_layer2_out_44_V);

assign ap_sync_channel_write_layer2_out_45_V = ((layer2_out_45_V_full_n & ap_channel_done_layer2_out_45_V) | ap_sync_reg_channel_write_layer2_out_45_V);

assign ap_sync_channel_write_layer2_out_46_V = ((layer2_out_46_V_full_n & ap_channel_done_layer2_out_46_V) | ap_sync_reg_channel_write_layer2_out_46_V);

assign ap_sync_channel_write_layer2_out_47_V = ((layer2_out_47_V_full_n & ap_channel_done_layer2_out_47_V) | ap_sync_reg_channel_write_layer2_out_47_V);

assign ap_sync_channel_write_layer2_out_48_V = ((layer2_out_48_V_full_n & ap_channel_done_layer2_out_48_V) | ap_sync_reg_channel_write_layer2_out_48_V);

assign ap_sync_channel_write_layer2_out_49_V = ((layer2_out_49_V_full_n & ap_channel_done_layer2_out_49_V) | ap_sync_reg_channel_write_layer2_out_49_V);

assign ap_sync_channel_write_layer2_out_4_V = ((layer2_out_4_V_full_n & ap_channel_done_layer2_out_4_V) | ap_sync_reg_channel_write_layer2_out_4_V);

assign ap_sync_channel_write_layer2_out_50_V = ((layer2_out_50_V_full_n & ap_channel_done_layer2_out_50_V) | ap_sync_reg_channel_write_layer2_out_50_V);

assign ap_sync_channel_write_layer2_out_51_V = ((layer2_out_51_V_full_n & ap_channel_done_layer2_out_51_V) | ap_sync_reg_channel_write_layer2_out_51_V);

assign ap_sync_channel_write_layer2_out_52_V = ((layer2_out_52_V_full_n & ap_channel_done_layer2_out_52_V) | ap_sync_reg_channel_write_layer2_out_52_V);

assign ap_sync_channel_write_layer2_out_53_V = ((layer2_out_53_V_full_n & ap_channel_done_layer2_out_53_V) | ap_sync_reg_channel_write_layer2_out_53_V);

assign ap_sync_channel_write_layer2_out_54_V = ((layer2_out_54_V_full_n & ap_channel_done_layer2_out_54_V) | ap_sync_reg_channel_write_layer2_out_54_V);

assign ap_sync_channel_write_layer2_out_55_V = ((layer2_out_55_V_full_n & ap_channel_done_layer2_out_55_V) | ap_sync_reg_channel_write_layer2_out_55_V);

assign ap_sync_channel_write_layer2_out_56_V = ((layer2_out_56_V_full_n & ap_channel_done_layer2_out_56_V) | ap_sync_reg_channel_write_layer2_out_56_V);

assign ap_sync_channel_write_layer2_out_57_V = ((layer2_out_57_V_full_n & ap_channel_done_layer2_out_57_V) | ap_sync_reg_channel_write_layer2_out_57_V);

assign ap_sync_channel_write_layer2_out_5_V = ((layer2_out_5_V_full_n & ap_channel_done_layer2_out_5_V) | ap_sync_reg_channel_write_layer2_out_5_V);

assign ap_sync_channel_write_layer2_out_6_V = ((layer2_out_6_V_full_n & ap_channel_done_layer2_out_6_V) | ap_sync_reg_channel_write_layer2_out_6_V);

assign ap_sync_channel_write_layer2_out_7_V = ((layer2_out_7_V_full_n & ap_channel_done_layer2_out_7_V) | ap_sync_reg_channel_write_layer2_out_7_V);

assign ap_sync_channel_write_layer2_out_8_V = ((layer2_out_8_V_full_n & ap_channel_done_layer2_out_8_V) | ap_sync_reg_channel_write_layer2_out_8_V);

assign ap_sync_channel_write_layer2_out_9_V = ((layer2_out_9_V_full_n & ap_channel_done_layer2_out_9_V) | ap_sync_reg_channel_write_layer2_out_9_V);

assign ap_sync_channel_write_layer4_out_0_V = ((layer4_out_0_V_full_n & ap_channel_done_layer4_out_0_V) | ap_sync_reg_channel_write_layer4_out_0_V);

assign ap_sync_channel_write_layer4_out_10_V = ((layer4_out_10_V_full_n & ap_channel_done_layer4_out_10_V) | ap_sync_reg_channel_write_layer4_out_10_V);

assign ap_sync_channel_write_layer4_out_11_V = ((layer4_out_11_V_full_n & ap_channel_done_layer4_out_11_V) | ap_sync_reg_channel_write_layer4_out_11_V);

assign ap_sync_channel_write_layer4_out_12_V = ((layer4_out_12_V_full_n & ap_channel_done_layer4_out_12_V) | ap_sync_reg_channel_write_layer4_out_12_V);

assign ap_sync_channel_write_layer4_out_13_V = ((layer4_out_13_V_full_n & ap_channel_done_layer4_out_13_V) | ap_sync_reg_channel_write_layer4_out_13_V);

assign ap_sync_channel_write_layer4_out_14_V = ((layer4_out_14_V_full_n & ap_channel_done_layer4_out_14_V) | ap_sync_reg_channel_write_layer4_out_14_V);

assign ap_sync_channel_write_layer4_out_15_V = ((layer4_out_15_V_full_n & ap_channel_done_layer4_out_15_V) | ap_sync_reg_channel_write_layer4_out_15_V);

assign ap_sync_channel_write_layer4_out_16_V = ((layer4_out_16_V_full_n & ap_channel_done_layer4_out_16_V) | ap_sync_reg_channel_write_layer4_out_16_V);

assign ap_sync_channel_write_layer4_out_17_V = ((layer4_out_17_V_full_n & ap_channel_done_layer4_out_17_V) | ap_sync_reg_channel_write_layer4_out_17_V);

assign ap_sync_channel_write_layer4_out_18_V = ((layer4_out_18_V_full_n & ap_channel_done_layer4_out_18_V) | ap_sync_reg_channel_write_layer4_out_18_V);

assign ap_sync_channel_write_layer4_out_19_V = ((layer4_out_19_V_full_n & ap_channel_done_layer4_out_19_V) | ap_sync_reg_channel_write_layer4_out_19_V);

assign ap_sync_channel_write_layer4_out_1_V = ((layer4_out_1_V_full_n & ap_channel_done_layer4_out_1_V) | ap_sync_reg_channel_write_layer4_out_1_V);

assign ap_sync_channel_write_layer4_out_20_V = ((layer4_out_20_V_full_n & ap_channel_done_layer4_out_20_V) | ap_sync_reg_channel_write_layer4_out_20_V);

assign ap_sync_channel_write_layer4_out_21_V = ((layer4_out_21_V_full_n & ap_channel_done_layer4_out_21_V) | ap_sync_reg_channel_write_layer4_out_21_V);

assign ap_sync_channel_write_layer4_out_22_V = ((layer4_out_22_V_full_n & ap_channel_done_layer4_out_22_V) | ap_sync_reg_channel_write_layer4_out_22_V);

assign ap_sync_channel_write_layer4_out_23_V = ((layer4_out_23_V_full_n & ap_channel_done_layer4_out_23_V) | ap_sync_reg_channel_write_layer4_out_23_V);

assign ap_sync_channel_write_layer4_out_24_V = ((layer4_out_24_V_full_n & ap_channel_done_layer4_out_24_V) | ap_sync_reg_channel_write_layer4_out_24_V);

assign ap_sync_channel_write_layer4_out_25_V = ((layer4_out_25_V_full_n & ap_channel_done_layer4_out_25_V) | ap_sync_reg_channel_write_layer4_out_25_V);

assign ap_sync_channel_write_layer4_out_26_V = ((layer4_out_26_V_full_n & ap_channel_done_layer4_out_26_V) | ap_sync_reg_channel_write_layer4_out_26_V);

assign ap_sync_channel_write_layer4_out_27_V = ((layer4_out_27_V_full_n & ap_channel_done_layer4_out_27_V) | ap_sync_reg_channel_write_layer4_out_27_V);

assign ap_sync_channel_write_layer4_out_28_V = ((layer4_out_28_V_full_n & ap_channel_done_layer4_out_28_V) | ap_sync_reg_channel_write_layer4_out_28_V);

assign ap_sync_channel_write_layer4_out_29_V = ((layer4_out_29_V_full_n & ap_channel_done_layer4_out_29_V) | ap_sync_reg_channel_write_layer4_out_29_V);

assign ap_sync_channel_write_layer4_out_2_V = ((layer4_out_2_V_full_n & ap_channel_done_layer4_out_2_V) | ap_sync_reg_channel_write_layer4_out_2_V);

assign ap_sync_channel_write_layer4_out_30_V = ((layer4_out_30_V_full_n & ap_channel_done_layer4_out_30_V) | ap_sync_reg_channel_write_layer4_out_30_V);

assign ap_sync_channel_write_layer4_out_31_V = ((layer4_out_31_V_full_n & ap_channel_done_layer4_out_31_V) | ap_sync_reg_channel_write_layer4_out_31_V);

assign ap_sync_channel_write_layer4_out_32_V = ((layer4_out_32_V_full_n & ap_channel_done_layer4_out_32_V) | ap_sync_reg_channel_write_layer4_out_32_V);

assign ap_sync_channel_write_layer4_out_33_V = ((layer4_out_33_V_full_n & ap_channel_done_layer4_out_33_V) | ap_sync_reg_channel_write_layer4_out_33_V);

assign ap_sync_channel_write_layer4_out_34_V = ((layer4_out_34_V_full_n & ap_channel_done_layer4_out_34_V) | ap_sync_reg_channel_write_layer4_out_34_V);

assign ap_sync_channel_write_layer4_out_35_V = ((layer4_out_35_V_full_n & ap_channel_done_layer4_out_35_V) | ap_sync_reg_channel_write_layer4_out_35_V);

assign ap_sync_channel_write_layer4_out_36_V = ((layer4_out_36_V_full_n & ap_channel_done_layer4_out_36_V) | ap_sync_reg_channel_write_layer4_out_36_V);

assign ap_sync_channel_write_layer4_out_37_V = ((layer4_out_37_V_full_n & ap_channel_done_layer4_out_37_V) | ap_sync_reg_channel_write_layer4_out_37_V);

assign ap_sync_channel_write_layer4_out_38_V = ((layer4_out_38_V_full_n & ap_channel_done_layer4_out_38_V) | ap_sync_reg_channel_write_layer4_out_38_V);

assign ap_sync_channel_write_layer4_out_39_V = ((layer4_out_39_V_full_n & ap_channel_done_layer4_out_39_V) | ap_sync_reg_channel_write_layer4_out_39_V);

assign ap_sync_channel_write_layer4_out_3_V = ((layer4_out_3_V_full_n & ap_channel_done_layer4_out_3_V) | ap_sync_reg_channel_write_layer4_out_3_V);

assign ap_sync_channel_write_layer4_out_40_V = ((layer4_out_40_V_full_n & ap_channel_done_layer4_out_40_V) | ap_sync_reg_channel_write_layer4_out_40_V);

assign ap_sync_channel_write_layer4_out_41_V = ((layer4_out_41_V_full_n & ap_channel_done_layer4_out_41_V) | ap_sync_reg_channel_write_layer4_out_41_V);

assign ap_sync_channel_write_layer4_out_42_V = ((layer4_out_42_V_full_n & ap_channel_done_layer4_out_42_V) | ap_sync_reg_channel_write_layer4_out_42_V);

assign ap_sync_channel_write_layer4_out_43_V = ((layer4_out_43_V_full_n & ap_channel_done_layer4_out_43_V) | ap_sync_reg_channel_write_layer4_out_43_V);

assign ap_sync_channel_write_layer4_out_44_V = ((layer4_out_44_V_full_n & ap_channel_done_layer4_out_44_V) | ap_sync_reg_channel_write_layer4_out_44_V);

assign ap_sync_channel_write_layer4_out_45_V = ((layer4_out_45_V_full_n & ap_channel_done_layer4_out_45_V) | ap_sync_reg_channel_write_layer4_out_45_V);

assign ap_sync_channel_write_layer4_out_46_V = ((layer4_out_46_V_full_n & ap_channel_done_layer4_out_46_V) | ap_sync_reg_channel_write_layer4_out_46_V);

assign ap_sync_channel_write_layer4_out_47_V = ((layer4_out_47_V_full_n & ap_channel_done_layer4_out_47_V) | ap_sync_reg_channel_write_layer4_out_47_V);

assign ap_sync_channel_write_layer4_out_48_V = ((layer4_out_48_V_full_n & ap_channel_done_layer4_out_48_V) | ap_sync_reg_channel_write_layer4_out_48_V);

assign ap_sync_channel_write_layer4_out_49_V = ((layer4_out_49_V_full_n & ap_channel_done_layer4_out_49_V) | ap_sync_reg_channel_write_layer4_out_49_V);

assign ap_sync_channel_write_layer4_out_4_V = ((layer4_out_4_V_full_n & ap_channel_done_layer4_out_4_V) | ap_sync_reg_channel_write_layer4_out_4_V);

assign ap_sync_channel_write_layer4_out_50_V = ((layer4_out_50_V_full_n & ap_channel_done_layer4_out_50_V) | ap_sync_reg_channel_write_layer4_out_50_V);

assign ap_sync_channel_write_layer4_out_51_V = ((layer4_out_51_V_full_n & ap_channel_done_layer4_out_51_V) | ap_sync_reg_channel_write_layer4_out_51_V);

assign ap_sync_channel_write_layer4_out_52_V = ((layer4_out_52_V_full_n & ap_channel_done_layer4_out_52_V) | ap_sync_reg_channel_write_layer4_out_52_V);

assign ap_sync_channel_write_layer4_out_53_V = ((layer4_out_53_V_full_n & ap_channel_done_layer4_out_53_V) | ap_sync_reg_channel_write_layer4_out_53_V);

assign ap_sync_channel_write_layer4_out_54_V = ((layer4_out_54_V_full_n & ap_channel_done_layer4_out_54_V) | ap_sync_reg_channel_write_layer4_out_54_V);

assign ap_sync_channel_write_layer4_out_55_V = ((layer4_out_55_V_full_n & ap_channel_done_layer4_out_55_V) | ap_sync_reg_channel_write_layer4_out_55_V);

assign ap_sync_channel_write_layer4_out_56_V = ((layer4_out_56_V_full_n & ap_channel_done_layer4_out_56_V) | ap_sync_reg_channel_write_layer4_out_56_V);

assign ap_sync_channel_write_layer4_out_57_V = ((layer4_out_57_V_full_n & ap_channel_done_layer4_out_57_V) | ap_sync_reg_channel_write_layer4_out_57_V);

assign ap_sync_channel_write_layer4_out_5_V = ((layer4_out_5_V_full_n & ap_channel_done_layer4_out_5_V) | ap_sync_reg_channel_write_layer4_out_5_V);

assign ap_sync_channel_write_layer4_out_6_V = ((layer4_out_6_V_full_n & ap_channel_done_layer4_out_6_V) | ap_sync_reg_channel_write_layer4_out_6_V);

assign ap_sync_channel_write_layer4_out_7_V = ((layer4_out_7_V_full_n & ap_channel_done_layer4_out_7_V) | ap_sync_reg_channel_write_layer4_out_7_V);

assign ap_sync_channel_write_layer4_out_8_V = ((layer4_out_8_V_full_n & ap_channel_done_layer4_out_8_V) | ap_sync_reg_channel_write_layer4_out_8_V);

assign ap_sync_channel_write_layer4_out_9_V = ((layer4_out_9_V_full_n & ap_channel_done_layer4_out_9_V) | ap_sync_reg_channel_write_layer4_out_9_V);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (dense_large_U0_ap_done & Block_proc_U0_ap_done);

assign ap_sync_ready = (ap_sync_window_entry3_U0_ap_ready & ap_sync_Block_proc_U0_ap_ready);

assign ap_sync_window_entry3_U0_ap_ready = (window_entry3_U0_ap_ready | ap_sync_reg_window_entry3_U0_ap_ready);

assign const_size_in_1 = Block_proc_U0_const_size_in_1;

assign const_size_in_1_ap_vld = Block_proc_U0_const_size_in_1_ap_vld;

assign const_size_out_1 = Block_proc_U0_const_size_out_1;

assign const_size_out_1_ap_vld = Block_proc_U0_const_size_out_1_ap_vld;

assign dense_large_1_U0_ap_continue = (ap_sync_channel_write_layer2_out_9_V & ap_sync_channel_write_layer2_out_8_V & ap_sync_channel_write_layer2_out_7_V & ap_sync_channel_write_layer2_out_6_V & ap_sync_channel_write_layer2_out_5_V & ap_sync_channel_write_layer2_out_57_V & ap_sync_channel_write_layer2_out_56_V & ap_sync_channel_write_layer2_out_55_V & ap_sync_channel_write_layer2_out_54_V & ap_sync_channel_write_layer2_out_53_V & ap_sync_channel_write_layer2_out_52_V & ap_sync_channel_write_layer2_out_51_V & ap_sync_channel_write_layer2_out_50_V & ap_sync_channel_write_layer2_out_4_V & ap_sync_channel_write_layer2_out_49_V & ap_sync_channel_write_layer2_out_48_V & ap_sync_channel_write_layer2_out_47_V & ap_sync_channel_write_layer2_out_46_V & ap_sync_channel_write_layer2_out_45_V & ap_sync_channel_write_layer2_out_44_V & ap_sync_channel_write_layer2_out_43_V & ap_sync_channel_write_layer2_out_42_V & ap_sync_channel_write_layer2_out_41_V & ap_sync_channel_write_layer2_out_40_V & ap_sync_channel_write_layer2_out_3_V & ap_sync_channel_write_layer2_out_39_V & ap_sync_channel_write_layer2_out_38_V & ap_sync_channel_write_layer2_out_37_V & ap_sync_channel_write_layer2_out_36_V & ap_sync_channel_write_layer2_out_35_V & ap_sync_channel_write_layer2_out_34_V & ap_sync_channel_write_layer2_out_33_V & ap_sync_channel_write_layer2_out_32_V & ap_sync_channel_write_layer2_out_31_V & ap_sync_channel_write_layer2_out_30_V & ap_sync_channel_write_layer2_out_2_V & ap_sync_channel_write_layer2_out_29_V & ap_sync_channel_write_layer2_out_28_V & ap_sync_channel_write_layer2_out_27_V & ap_sync_channel_write_layer2_out_26_V & ap_sync_channel_write_layer2_out_25_V & ap_sync_channel_write_layer2_out_24_V & ap_sync_channel_write_layer2_out_23_V & ap_sync_channel_write_layer2_out_22_V & ap_sync_channel_write_layer2_out_21_V & ap_sync_channel_write_layer2_out_20_V & ap_sync_channel_write_layer2_out_1_V & ap_sync_channel_write_layer2_out_19_V & ap_sync_channel_write_layer2_out_18_V & ap_sync_channel_write_layer2_out_17_V & ap_sync_channel_write_layer2_out_16_V & ap_sync_channel_write_layer2_out_15_V & ap_sync_channel_write_layer2_out_14_V & ap_sync_channel_write_layer2_out_13_V & ap_sync_channel_write_layer2_out_12_V & ap_sync_channel_write_layer2_out_11_V & ap_sync_channel_write_layer2_out_10_V & ap_sync_channel_write_layer2_out_0_V);

assign dense_large_1_U0_ap_start = start_for_dense_large_1_U0_empty_n;

assign dense_large_1_U0_start_full_n = 1'b1;

assign dense_large_1_U0_start_write = 1'b0;

assign dense_large_U0_ap_continue = ap_sync_done;

assign dense_large_U0_ap_start = (layer4_out_9_V_empty_n & layer4_out_8_V_empty_n & layer4_out_7_V_empty_n & layer4_out_6_V_empty_n & layer4_out_5_V_empty_n & layer4_out_57_V_empty_n & layer4_out_56_V_empty_n & layer4_out_55_V_empty_n & layer4_out_54_V_empty_n & layer4_out_53_V_empty_n & layer4_out_52_V_empty_n & layer4_out_51_V_empty_n & layer4_out_50_V_empty_n & layer4_out_4_V_empty_n & layer4_out_49_V_empty_n & layer4_out_48_V_empty_n & layer4_out_47_V_empty_n & layer4_out_46_V_empty_n & layer4_out_45_V_empty_n & layer4_out_44_V_empty_n & layer4_out_43_V_empty_n & layer4_out_42_V_empty_n & layer4_out_41_V_empty_n & layer4_out_40_V_empty_n & layer4_out_3_V_empty_n & layer4_out_39_V_empty_n & layer4_out_38_V_empty_n & layer4_out_37_V_empty_n & layer4_out_36_V_empty_n & layer4_out_35_V_empty_n & layer4_out_34_V_empty_n & layer4_out_33_V_empty_n & layer4_out_32_V_empty_n & layer4_out_31_V_empty_n & layer4_out_30_V_empty_n & layer4_out_2_V_empty_n & layer4_out_29_V_empty_n & layer4_out_28_V_empty_n & layer4_out_27_V_empty_n & layer4_out_26_V_empty_n & layer4_out_25_V_empty_n & layer4_out_24_V_empty_n & layer4_out_23_V_empty_n & layer4_out_22_V_empty_n & layer4_out_21_V_empty_n & layer4_out_20_V_empty_n & layer4_out_1_V_empty_n & layer4_out_19_V_empty_n & layer4_out_18_V_empty_n & layer4_out_17_V_empty_n & layer4_out_16_V_empty_n & layer4_out_15_V_empty_n & layer4_out_14_V_empty_n & layer4_out_13_V_empty_n & layer4_out_12_V_empty_n & layer4_out_11_V_empty_n & layer4_out_10_V_empty_n & layer4_out_0_V_empty_n);

assign dense_large_U0_start_full_n = 1'b1;

assign dense_large_U0_start_write = 1'b0;

assign layer5_out_0_V = dense_large_U0_res_0_V;

assign layer5_out_0_V_ap_vld = dense_large_U0_res_0_V_ap_vld;

assign layer5_out_100_V = dense_large_U0_res_100_V;

assign layer5_out_100_V_ap_vld = dense_large_U0_res_100_V_ap_vld;

assign layer5_out_101_V = dense_large_U0_res_101_V;

assign layer5_out_101_V_ap_vld = dense_large_U0_res_101_V_ap_vld;

assign layer5_out_102_V = dense_large_U0_res_102_V;

assign layer5_out_102_V_ap_vld = dense_large_U0_res_102_V_ap_vld;

assign layer5_out_103_V = dense_large_U0_res_103_V;

assign layer5_out_103_V_ap_vld = dense_large_U0_res_103_V_ap_vld;

assign layer5_out_104_V = dense_large_U0_res_104_V;

assign layer5_out_104_V_ap_vld = dense_large_U0_res_104_V_ap_vld;

assign layer5_out_105_V = dense_large_U0_res_105_V;

assign layer5_out_105_V_ap_vld = dense_large_U0_res_105_V_ap_vld;

assign layer5_out_106_V = dense_large_U0_res_106_V;

assign layer5_out_106_V_ap_vld = dense_large_U0_res_106_V_ap_vld;

assign layer5_out_107_V = dense_large_U0_res_107_V;

assign layer5_out_107_V_ap_vld = dense_large_U0_res_107_V_ap_vld;

assign layer5_out_108_V = dense_large_U0_res_108_V;

assign layer5_out_108_V_ap_vld = dense_large_U0_res_108_V_ap_vld;

assign layer5_out_109_V = dense_large_U0_res_109_V;

assign layer5_out_109_V_ap_vld = dense_large_U0_res_109_V_ap_vld;

assign layer5_out_10_V = dense_large_U0_res_10_V;

assign layer5_out_10_V_ap_vld = dense_large_U0_res_10_V_ap_vld;

assign layer5_out_110_V = dense_large_U0_res_110_V;

assign layer5_out_110_V_ap_vld = dense_large_U0_res_110_V_ap_vld;

assign layer5_out_111_V = dense_large_U0_res_111_V;

assign layer5_out_111_V_ap_vld = dense_large_U0_res_111_V_ap_vld;

assign layer5_out_112_V = dense_large_U0_res_112_V;

assign layer5_out_112_V_ap_vld = dense_large_U0_res_112_V_ap_vld;

assign layer5_out_113_V = dense_large_U0_res_113_V;

assign layer5_out_113_V_ap_vld = dense_large_U0_res_113_V_ap_vld;

assign layer5_out_114_V = dense_large_U0_res_114_V;

assign layer5_out_114_V_ap_vld = dense_large_U0_res_114_V_ap_vld;

assign layer5_out_115_V = dense_large_U0_res_115_V;

assign layer5_out_115_V_ap_vld = dense_large_U0_res_115_V_ap_vld;

assign layer5_out_116_V = dense_large_U0_res_116_V;

assign layer5_out_116_V_ap_vld = dense_large_U0_res_116_V_ap_vld;

assign layer5_out_117_V = dense_large_U0_res_117_V;

assign layer5_out_117_V_ap_vld = dense_large_U0_res_117_V_ap_vld;

assign layer5_out_118_V = dense_large_U0_res_118_V;

assign layer5_out_118_V_ap_vld = dense_large_U0_res_118_V_ap_vld;

assign layer5_out_119_V = dense_large_U0_res_119_V;

assign layer5_out_119_V_ap_vld = dense_large_U0_res_119_V_ap_vld;

assign layer5_out_11_V = dense_large_U0_res_11_V;

assign layer5_out_11_V_ap_vld = dense_large_U0_res_11_V_ap_vld;

assign layer5_out_120_V = dense_large_U0_res_120_V;

assign layer5_out_120_V_ap_vld = dense_large_U0_res_120_V_ap_vld;

assign layer5_out_121_V = dense_large_U0_res_121_V;

assign layer5_out_121_V_ap_vld = dense_large_U0_res_121_V_ap_vld;

assign layer5_out_122_V = dense_large_U0_res_122_V;

assign layer5_out_122_V_ap_vld = dense_large_U0_res_122_V_ap_vld;

assign layer5_out_123_V = dense_large_U0_res_123_V;

assign layer5_out_123_V_ap_vld = dense_large_U0_res_123_V_ap_vld;

assign layer5_out_124_V = dense_large_U0_res_124_V;

assign layer5_out_124_V_ap_vld = dense_large_U0_res_124_V_ap_vld;

assign layer5_out_125_V = dense_large_U0_res_125_V;

assign layer5_out_125_V_ap_vld = dense_large_U0_res_125_V_ap_vld;

assign layer5_out_126_V = dense_large_U0_res_126_V;

assign layer5_out_126_V_ap_vld = dense_large_U0_res_126_V_ap_vld;

assign layer5_out_127_V = dense_large_U0_res_127_V;

assign layer5_out_127_V_ap_vld = dense_large_U0_res_127_V_ap_vld;

assign layer5_out_128_V = dense_large_U0_res_128_V;

assign layer5_out_128_V_ap_vld = dense_large_U0_res_128_V_ap_vld;

assign layer5_out_129_V = dense_large_U0_res_129_V;

assign layer5_out_129_V_ap_vld = dense_large_U0_res_129_V_ap_vld;

assign layer5_out_12_V = dense_large_U0_res_12_V;

assign layer5_out_12_V_ap_vld = dense_large_U0_res_12_V_ap_vld;

assign layer5_out_130_V = dense_large_U0_res_130_V;

assign layer5_out_130_V_ap_vld = dense_large_U0_res_130_V_ap_vld;

assign layer5_out_131_V = dense_large_U0_res_131_V;

assign layer5_out_131_V_ap_vld = dense_large_U0_res_131_V_ap_vld;

assign layer5_out_132_V = dense_large_U0_res_132_V;

assign layer5_out_132_V_ap_vld = dense_large_U0_res_132_V_ap_vld;

assign layer5_out_133_V = dense_large_U0_res_133_V;

assign layer5_out_133_V_ap_vld = dense_large_U0_res_133_V_ap_vld;

assign layer5_out_134_V = dense_large_U0_res_134_V;

assign layer5_out_134_V_ap_vld = dense_large_U0_res_134_V_ap_vld;

assign layer5_out_135_V = dense_large_U0_res_135_V;

assign layer5_out_135_V_ap_vld = dense_large_U0_res_135_V_ap_vld;

assign layer5_out_136_V = dense_large_U0_res_136_V;

assign layer5_out_136_V_ap_vld = dense_large_U0_res_136_V_ap_vld;

assign layer5_out_137_V = dense_large_U0_res_137_V;

assign layer5_out_137_V_ap_vld = dense_large_U0_res_137_V_ap_vld;

assign layer5_out_138_V = dense_large_U0_res_138_V;

assign layer5_out_138_V_ap_vld = dense_large_U0_res_138_V_ap_vld;

assign layer5_out_139_V = dense_large_U0_res_139_V;

assign layer5_out_139_V_ap_vld = dense_large_U0_res_139_V_ap_vld;

assign layer5_out_13_V = dense_large_U0_res_13_V;

assign layer5_out_13_V_ap_vld = dense_large_U0_res_13_V_ap_vld;

assign layer5_out_140_V = dense_large_U0_res_140_V;

assign layer5_out_140_V_ap_vld = dense_large_U0_res_140_V_ap_vld;

assign layer5_out_141_V = dense_large_U0_res_141_V;

assign layer5_out_141_V_ap_vld = dense_large_U0_res_141_V_ap_vld;

assign layer5_out_142_V = dense_large_U0_res_142_V;

assign layer5_out_142_V_ap_vld = dense_large_U0_res_142_V_ap_vld;

assign layer5_out_143_V = dense_large_U0_res_143_V;

assign layer5_out_143_V_ap_vld = dense_large_U0_res_143_V_ap_vld;

assign layer5_out_144_V = dense_large_U0_res_144_V;

assign layer5_out_144_V_ap_vld = dense_large_U0_res_144_V_ap_vld;

assign layer5_out_145_V = dense_large_U0_res_145_V;

assign layer5_out_145_V_ap_vld = dense_large_U0_res_145_V_ap_vld;

assign layer5_out_146_V = dense_large_U0_res_146_V;

assign layer5_out_146_V_ap_vld = dense_large_U0_res_146_V_ap_vld;

assign layer5_out_147_V = dense_large_U0_res_147_V;

assign layer5_out_147_V_ap_vld = dense_large_U0_res_147_V_ap_vld;

assign layer5_out_148_V = dense_large_U0_res_148_V;

assign layer5_out_148_V_ap_vld = dense_large_U0_res_148_V_ap_vld;

assign layer5_out_149_V = dense_large_U0_res_149_V;

assign layer5_out_149_V_ap_vld = dense_large_U0_res_149_V_ap_vld;

assign layer5_out_14_V = dense_large_U0_res_14_V;

assign layer5_out_14_V_ap_vld = dense_large_U0_res_14_V_ap_vld;

assign layer5_out_150_V = dense_large_U0_res_150_V;

assign layer5_out_150_V_ap_vld = dense_large_U0_res_150_V_ap_vld;

assign layer5_out_151_V = dense_large_U0_res_151_V;

assign layer5_out_151_V_ap_vld = dense_large_U0_res_151_V_ap_vld;

assign layer5_out_152_V = dense_large_U0_res_152_V;

assign layer5_out_152_V_ap_vld = dense_large_U0_res_152_V_ap_vld;

assign layer5_out_153_V = dense_large_U0_res_153_V;

assign layer5_out_153_V_ap_vld = dense_large_U0_res_153_V_ap_vld;

assign layer5_out_154_V = dense_large_U0_res_154_V;

assign layer5_out_154_V_ap_vld = dense_large_U0_res_154_V_ap_vld;

assign layer5_out_155_V = dense_large_U0_res_155_V;

assign layer5_out_155_V_ap_vld = dense_large_U0_res_155_V_ap_vld;

assign layer5_out_156_V = dense_large_U0_res_156_V;

assign layer5_out_156_V_ap_vld = dense_large_U0_res_156_V_ap_vld;

assign layer5_out_157_V = dense_large_U0_res_157_V;

assign layer5_out_157_V_ap_vld = dense_large_U0_res_157_V_ap_vld;

assign layer5_out_158_V = dense_large_U0_res_158_V;

assign layer5_out_158_V_ap_vld = dense_large_U0_res_158_V_ap_vld;

assign layer5_out_159_V = dense_large_U0_res_159_V;

assign layer5_out_159_V_ap_vld = dense_large_U0_res_159_V_ap_vld;

assign layer5_out_15_V = dense_large_U0_res_15_V;

assign layer5_out_15_V_ap_vld = dense_large_U0_res_15_V_ap_vld;

assign layer5_out_160_V = dense_large_U0_res_160_V;

assign layer5_out_160_V_ap_vld = dense_large_U0_res_160_V_ap_vld;

assign layer5_out_161_V = dense_large_U0_res_161_V;

assign layer5_out_161_V_ap_vld = dense_large_U0_res_161_V_ap_vld;

assign layer5_out_162_V = dense_large_U0_res_162_V;

assign layer5_out_162_V_ap_vld = dense_large_U0_res_162_V_ap_vld;

assign layer5_out_163_V = dense_large_U0_res_163_V;

assign layer5_out_163_V_ap_vld = dense_large_U0_res_163_V_ap_vld;

assign layer5_out_164_V = dense_large_U0_res_164_V;

assign layer5_out_164_V_ap_vld = dense_large_U0_res_164_V_ap_vld;

assign layer5_out_165_V = dense_large_U0_res_165_V;

assign layer5_out_165_V_ap_vld = dense_large_U0_res_165_V_ap_vld;

assign layer5_out_166_V = dense_large_U0_res_166_V;

assign layer5_out_166_V_ap_vld = dense_large_U0_res_166_V_ap_vld;

assign layer5_out_167_V = dense_large_U0_res_167_V;

assign layer5_out_167_V_ap_vld = dense_large_U0_res_167_V_ap_vld;

assign layer5_out_168_V = dense_large_U0_res_168_V;

assign layer5_out_168_V_ap_vld = dense_large_U0_res_168_V_ap_vld;

assign layer5_out_169_V = dense_large_U0_res_169_V;

assign layer5_out_169_V_ap_vld = dense_large_U0_res_169_V_ap_vld;

assign layer5_out_16_V = dense_large_U0_res_16_V;

assign layer5_out_16_V_ap_vld = dense_large_U0_res_16_V_ap_vld;

assign layer5_out_170_V = dense_large_U0_res_170_V;

assign layer5_out_170_V_ap_vld = dense_large_U0_res_170_V_ap_vld;

assign layer5_out_171_V = dense_large_U0_res_171_V;

assign layer5_out_171_V_ap_vld = dense_large_U0_res_171_V_ap_vld;

assign layer5_out_172_V = dense_large_U0_res_172_V;

assign layer5_out_172_V_ap_vld = dense_large_U0_res_172_V_ap_vld;

assign layer5_out_173_V = dense_large_U0_res_173_V;

assign layer5_out_173_V_ap_vld = dense_large_U0_res_173_V_ap_vld;

assign layer5_out_174_V = dense_large_U0_res_174_V;

assign layer5_out_174_V_ap_vld = dense_large_U0_res_174_V_ap_vld;

assign layer5_out_175_V = dense_large_U0_res_175_V;

assign layer5_out_175_V_ap_vld = dense_large_U0_res_175_V_ap_vld;

assign layer5_out_176_V = dense_large_U0_res_176_V;

assign layer5_out_176_V_ap_vld = dense_large_U0_res_176_V_ap_vld;

assign layer5_out_177_V = dense_large_U0_res_177_V;

assign layer5_out_177_V_ap_vld = dense_large_U0_res_177_V_ap_vld;

assign layer5_out_178_V = dense_large_U0_res_178_V;

assign layer5_out_178_V_ap_vld = dense_large_U0_res_178_V_ap_vld;

assign layer5_out_179_V = dense_large_U0_res_179_V;

assign layer5_out_179_V_ap_vld = dense_large_U0_res_179_V_ap_vld;

assign layer5_out_17_V = dense_large_U0_res_17_V;

assign layer5_out_17_V_ap_vld = dense_large_U0_res_17_V_ap_vld;

assign layer5_out_18_V = dense_large_U0_res_18_V;

assign layer5_out_18_V_ap_vld = dense_large_U0_res_18_V_ap_vld;

assign layer5_out_19_V = dense_large_U0_res_19_V;

assign layer5_out_19_V_ap_vld = dense_large_U0_res_19_V_ap_vld;

assign layer5_out_1_V = dense_large_U0_res_1_V;

assign layer5_out_1_V_ap_vld = dense_large_U0_res_1_V_ap_vld;

assign layer5_out_20_V = dense_large_U0_res_20_V;

assign layer5_out_20_V_ap_vld = dense_large_U0_res_20_V_ap_vld;

assign layer5_out_21_V = dense_large_U0_res_21_V;

assign layer5_out_21_V_ap_vld = dense_large_U0_res_21_V_ap_vld;

assign layer5_out_22_V = dense_large_U0_res_22_V;

assign layer5_out_22_V_ap_vld = dense_large_U0_res_22_V_ap_vld;

assign layer5_out_23_V = dense_large_U0_res_23_V;

assign layer5_out_23_V_ap_vld = dense_large_U0_res_23_V_ap_vld;

assign layer5_out_24_V = dense_large_U0_res_24_V;

assign layer5_out_24_V_ap_vld = dense_large_U0_res_24_V_ap_vld;

assign layer5_out_25_V = dense_large_U0_res_25_V;

assign layer5_out_25_V_ap_vld = dense_large_U0_res_25_V_ap_vld;

assign layer5_out_26_V = dense_large_U0_res_26_V;

assign layer5_out_26_V_ap_vld = dense_large_U0_res_26_V_ap_vld;

assign layer5_out_27_V = dense_large_U0_res_27_V;

assign layer5_out_27_V_ap_vld = dense_large_U0_res_27_V_ap_vld;

assign layer5_out_28_V = dense_large_U0_res_28_V;

assign layer5_out_28_V_ap_vld = dense_large_U0_res_28_V_ap_vld;

assign layer5_out_29_V = dense_large_U0_res_29_V;

assign layer5_out_29_V_ap_vld = dense_large_U0_res_29_V_ap_vld;

assign layer5_out_2_V = dense_large_U0_res_2_V;

assign layer5_out_2_V_ap_vld = dense_large_U0_res_2_V_ap_vld;

assign layer5_out_30_V = dense_large_U0_res_30_V;

assign layer5_out_30_V_ap_vld = dense_large_U0_res_30_V_ap_vld;

assign layer5_out_31_V = dense_large_U0_res_31_V;

assign layer5_out_31_V_ap_vld = dense_large_U0_res_31_V_ap_vld;

assign layer5_out_32_V = dense_large_U0_res_32_V;

assign layer5_out_32_V_ap_vld = dense_large_U0_res_32_V_ap_vld;

assign layer5_out_33_V = dense_large_U0_res_33_V;

assign layer5_out_33_V_ap_vld = dense_large_U0_res_33_V_ap_vld;

assign layer5_out_34_V = dense_large_U0_res_34_V;

assign layer5_out_34_V_ap_vld = dense_large_U0_res_34_V_ap_vld;

assign layer5_out_35_V = dense_large_U0_res_35_V;

assign layer5_out_35_V_ap_vld = dense_large_U0_res_35_V_ap_vld;

assign layer5_out_36_V = dense_large_U0_res_36_V;

assign layer5_out_36_V_ap_vld = dense_large_U0_res_36_V_ap_vld;

assign layer5_out_37_V = dense_large_U0_res_37_V;

assign layer5_out_37_V_ap_vld = dense_large_U0_res_37_V_ap_vld;

assign layer5_out_38_V = dense_large_U0_res_38_V;

assign layer5_out_38_V_ap_vld = dense_large_U0_res_38_V_ap_vld;

assign layer5_out_39_V = dense_large_U0_res_39_V;

assign layer5_out_39_V_ap_vld = dense_large_U0_res_39_V_ap_vld;

assign layer5_out_3_V = dense_large_U0_res_3_V;

assign layer5_out_3_V_ap_vld = dense_large_U0_res_3_V_ap_vld;

assign layer5_out_40_V = dense_large_U0_res_40_V;

assign layer5_out_40_V_ap_vld = dense_large_U0_res_40_V_ap_vld;

assign layer5_out_41_V = dense_large_U0_res_41_V;

assign layer5_out_41_V_ap_vld = dense_large_U0_res_41_V_ap_vld;

assign layer5_out_42_V = dense_large_U0_res_42_V;

assign layer5_out_42_V_ap_vld = dense_large_U0_res_42_V_ap_vld;

assign layer5_out_43_V = dense_large_U0_res_43_V;

assign layer5_out_43_V_ap_vld = dense_large_U0_res_43_V_ap_vld;

assign layer5_out_44_V = dense_large_U0_res_44_V;

assign layer5_out_44_V_ap_vld = dense_large_U0_res_44_V_ap_vld;

assign layer5_out_45_V = dense_large_U0_res_45_V;

assign layer5_out_45_V_ap_vld = dense_large_U0_res_45_V_ap_vld;

assign layer5_out_46_V = dense_large_U0_res_46_V;

assign layer5_out_46_V_ap_vld = dense_large_U0_res_46_V_ap_vld;

assign layer5_out_47_V = dense_large_U0_res_47_V;

assign layer5_out_47_V_ap_vld = dense_large_U0_res_47_V_ap_vld;

assign layer5_out_48_V = dense_large_U0_res_48_V;

assign layer5_out_48_V_ap_vld = dense_large_U0_res_48_V_ap_vld;

assign layer5_out_49_V = dense_large_U0_res_49_V;

assign layer5_out_49_V_ap_vld = dense_large_U0_res_49_V_ap_vld;

assign layer5_out_4_V = dense_large_U0_res_4_V;

assign layer5_out_4_V_ap_vld = dense_large_U0_res_4_V_ap_vld;

assign layer5_out_50_V = dense_large_U0_res_50_V;

assign layer5_out_50_V_ap_vld = dense_large_U0_res_50_V_ap_vld;

assign layer5_out_51_V = dense_large_U0_res_51_V;

assign layer5_out_51_V_ap_vld = dense_large_U0_res_51_V_ap_vld;

assign layer5_out_52_V = dense_large_U0_res_52_V;

assign layer5_out_52_V_ap_vld = dense_large_U0_res_52_V_ap_vld;

assign layer5_out_53_V = dense_large_U0_res_53_V;

assign layer5_out_53_V_ap_vld = dense_large_U0_res_53_V_ap_vld;

assign layer5_out_54_V = dense_large_U0_res_54_V;

assign layer5_out_54_V_ap_vld = dense_large_U0_res_54_V_ap_vld;

assign layer5_out_55_V = dense_large_U0_res_55_V;

assign layer5_out_55_V_ap_vld = dense_large_U0_res_55_V_ap_vld;

assign layer5_out_56_V = dense_large_U0_res_56_V;

assign layer5_out_56_V_ap_vld = dense_large_U0_res_56_V_ap_vld;

assign layer5_out_57_V = dense_large_U0_res_57_V;

assign layer5_out_57_V_ap_vld = dense_large_U0_res_57_V_ap_vld;

assign layer5_out_58_V = dense_large_U0_res_58_V;

assign layer5_out_58_V_ap_vld = dense_large_U0_res_58_V_ap_vld;

assign layer5_out_59_V = dense_large_U0_res_59_V;

assign layer5_out_59_V_ap_vld = dense_large_U0_res_59_V_ap_vld;

assign layer5_out_5_V = dense_large_U0_res_5_V;

assign layer5_out_5_V_ap_vld = dense_large_U0_res_5_V_ap_vld;

assign layer5_out_60_V = dense_large_U0_res_60_V;

assign layer5_out_60_V_ap_vld = dense_large_U0_res_60_V_ap_vld;

assign layer5_out_61_V = dense_large_U0_res_61_V;

assign layer5_out_61_V_ap_vld = dense_large_U0_res_61_V_ap_vld;

assign layer5_out_62_V = dense_large_U0_res_62_V;

assign layer5_out_62_V_ap_vld = dense_large_U0_res_62_V_ap_vld;

assign layer5_out_63_V = dense_large_U0_res_63_V;

assign layer5_out_63_V_ap_vld = dense_large_U0_res_63_V_ap_vld;

assign layer5_out_64_V = dense_large_U0_res_64_V;

assign layer5_out_64_V_ap_vld = dense_large_U0_res_64_V_ap_vld;

assign layer5_out_65_V = dense_large_U0_res_65_V;

assign layer5_out_65_V_ap_vld = dense_large_U0_res_65_V_ap_vld;

assign layer5_out_66_V = dense_large_U0_res_66_V;

assign layer5_out_66_V_ap_vld = dense_large_U0_res_66_V_ap_vld;

assign layer5_out_67_V = dense_large_U0_res_67_V;

assign layer5_out_67_V_ap_vld = dense_large_U0_res_67_V_ap_vld;

assign layer5_out_68_V = dense_large_U0_res_68_V;

assign layer5_out_68_V_ap_vld = dense_large_U0_res_68_V_ap_vld;

assign layer5_out_69_V = dense_large_U0_res_69_V;

assign layer5_out_69_V_ap_vld = dense_large_U0_res_69_V_ap_vld;

assign layer5_out_6_V = dense_large_U0_res_6_V;

assign layer5_out_6_V_ap_vld = dense_large_U0_res_6_V_ap_vld;

assign layer5_out_70_V = dense_large_U0_res_70_V;

assign layer5_out_70_V_ap_vld = dense_large_U0_res_70_V_ap_vld;

assign layer5_out_71_V = dense_large_U0_res_71_V;

assign layer5_out_71_V_ap_vld = dense_large_U0_res_71_V_ap_vld;

assign layer5_out_72_V = dense_large_U0_res_72_V;

assign layer5_out_72_V_ap_vld = dense_large_U0_res_72_V_ap_vld;

assign layer5_out_73_V = dense_large_U0_res_73_V;

assign layer5_out_73_V_ap_vld = dense_large_U0_res_73_V_ap_vld;

assign layer5_out_74_V = dense_large_U0_res_74_V;

assign layer5_out_74_V_ap_vld = dense_large_U0_res_74_V_ap_vld;

assign layer5_out_75_V = dense_large_U0_res_75_V;

assign layer5_out_75_V_ap_vld = dense_large_U0_res_75_V_ap_vld;

assign layer5_out_76_V = dense_large_U0_res_76_V;

assign layer5_out_76_V_ap_vld = dense_large_U0_res_76_V_ap_vld;

assign layer5_out_77_V = dense_large_U0_res_77_V;

assign layer5_out_77_V_ap_vld = dense_large_U0_res_77_V_ap_vld;

assign layer5_out_78_V = dense_large_U0_res_78_V;

assign layer5_out_78_V_ap_vld = dense_large_U0_res_78_V_ap_vld;

assign layer5_out_79_V = dense_large_U0_res_79_V;

assign layer5_out_79_V_ap_vld = dense_large_U0_res_79_V_ap_vld;

assign layer5_out_7_V = dense_large_U0_res_7_V;

assign layer5_out_7_V_ap_vld = dense_large_U0_res_7_V_ap_vld;

assign layer5_out_80_V = dense_large_U0_res_80_V;

assign layer5_out_80_V_ap_vld = dense_large_U0_res_80_V_ap_vld;

assign layer5_out_81_V = dense_large_U0_res_81_V;

assign layer5_out_81_V_ap_vld = dense_large_U0_res_81_V_ap_vld;

assign layer5_out_82_V = dense_large_U0_res_82_V;

assign layer5_out_82_V_ap_vld = dense_large_U0_res_82_V_ap_vld;

assign layer5_out_83_V = dense_large_U0_res_83_V;

assign layer5_out_83_V_ap_vld = dense_large_U0_res_83_V_ap_vld;

assign layer5_out_84_V = dense_large_U0_res_84_V;

assign layer5_out_84_V_ap_vld = dense_large_U0_res_84_V_ap_vld;

assign layer5_out_85_V = dense_large_U0_res_85_V;

assign layer5_out_85_V_ap_vld = dense_large_U0_res_85_V_ap_vld;

assign layer5_out_86_V = dense_large_U0_res_86_V;

assign layer5_out_86_V_ap_vld = dense_large_U0_res_86_V_ap_vld;

assign layer5_out_87_V = dense_large_U0_res_87_V;

assign layer5_out_87_V_ap_vld = dense_large_U0_res_87_V_ap_vld;

assign layer5_out_88_V = dense_large_U0_res_88_V;

assign layer5_out_88_V_ap_vld = dense_large_U0_res_88_V_ap_vld;

assign layer5_out_89_V = dense_large_U0_res_89_V;

assign layer5_out_89_V_ap_vld = dense_large_U0_res_89_V_ap_vld;

assign layer5_out_8_V = dense_large_U0_res_8_V;

assign layer5_out_8_V_ap_vld = dense_large_U0_res_8_V_ap_vld;

assign layer5_out_90_V = dense_large_U0_res_90_V;

assign layer5_out_90_V_ap_vld = dense_large_U0_res_90_V_ap_vld;

assign layer5_out_91_V = dense_large_U0_res_91_V;

assign layer5_out_91_V_ap_vld = dense_large_U0_res_91_V_ap_vld;

assign layer5_out_92_V = dense_large_U0_res_92_V;

assign layer5_out_92_V_ap_vld = dense_large_U0_res_92_V_ap_vld;

assign layer5_out_93_V = dense_large_U0_res_93_V;

assign layer5_out_93_V_ap_vld = dense_large_U0_res_93_V_ap_vld;

assign layer5_out_94_V = dense_large_U0_res_94_V;

assign layer5_out_94_V_ap_vld = dense_large_U0_res_94_V_ap_vld;

assign layer5_out_95_V = dense_large_U0_res_95_V;

assign layer5_out_95_V_ap_vld = dense_large_U0_res_95_V_ap_vld;

assign layer5_out_96_V = dense_large_U0_res_96_V;

assign layer5_out_96_V_ap_vld = dense_large_U0_res_96_V_ap_vld;

assign layer5_out_97_V = dense_large_U0_res_97_V;

assign layer5_out_97_V_ap_vld = dense_large_U0_res_97_V_ap_vld;

assign layer5_out_98_V = dense_large_U0_res_98_V;

assign layer5_out_98_V_ap_vld = dense_large_U0_res_98_V_ap_vld;

assign layer5_out_99_V = dense_large_U0_res_99_V;

assign layer5_out_99_V_ap_vld = dense_large_U0_res_99_V_ap_vld;

assign layer5_out_9_V = dense_large_U0_res_9_V;

assign layer5_out_9_V_ap_vld = dense_large_U0_res_9_V_ap_vld;

assign relu_U0_ap_continue = (ap_sync_channel_write_layer4_out_9_V & ap_sync_channel_write_layer4_out_8_V & ap_sync_channel_write_layer4_out_7_V & ap_sync_channel_write_layer4_out_6_V & ap_sync_channel_write_layer4_out_5_V & ap_sync_channel_write_layer4_out_57_V & ap_sync_channel_write_layer4_out_56_V & ap_sync_channel_write_layer4_out_55_V & ap_sync_channel_write_layer4_out_54_V & ap_sync_channel_write_layer4_out_53_V & ap_sync_channel_write_layer4_out_52_V & ap_sync_channel_write_layer4_out_51_V & ap_sync_channel_write_layer4_out_50_V & ap_sync_channel_write_layer4_out_4_V & ap_sync_channel_write_layer4_out_49_V & ap_sync_channel_write_layer4_out_48_V & ap_sync_channel_write_layer4_out_47_V & ap_sync_channel_write_layer4_out_46_V & ap_sync_channel_write_layer4_out_45_V & ap_sync_channel_write_layer4_out_44_V & ap_sync_channel_write_layer4_out_43_V & ap_sync_channel_write_layer4_out_42_V & ap_sync_channel_write_layer4_out_41_V & ap_sync_channel_write_layer4_out_40_V & ap_sync_channel_write_layer4_out_3_V & ap_sync_channel_write_layer4_out_39_V & ap_sync_channel_write_layer4_out_38_V & ap_sync_channel_write_layer4_out_37_V & ap_sync_channel_write_layer4_out_36_V & ap_sync_channel_write_layer4_out_35_V & ap_sync_channel_write_layer4_out_34_V & ap_sync_channel_write_layer4_out_33_V & ap_sync_channel_write_layer4_out_32_V & ap_sync_channel_write_layer4_out_31_V & ap_sync_channel_write_layer4_out_30_V & ap_sync_channel_write_layer4_out_2_V & ap_sync_channel_write_layer4_out_29_V & ap_sync_channel_write_layer4_out_28_V & ap_sync_channel_write_layer4_out_27_V & ap_sync_channel_write_layer4_out_26_V & ap_sync_channel_write_layer4_out_25_V & ap_sync_channel_write_layer4_out_24_V & ap_sync_channel_write_layer4_out_23_V & ap_sync_channel_write_layer4_out_22_V & ap_sync_channel_write_layer4_out_21_V & ap_sync_channel_write_layer4_out_20_V & ap_sync_channel_write_layer4_out_1_V & ap_sync_channel_write_layer4_out_19_V & ap_sync_channel_write_layer4_out_18_V & ap_sync_channel_write_layer4_out_17_V & ap_sync_channel_write_layer4_out_16_V & ap_sync_channel_write_layer4_out_15_V & ap_sync_channel_write_layer4_out_14_V & ap_sync_channel_write_layer4_out_13_V & ap_sync_channel_write_layer4_out_12_V & ap_sync_channel_write_layer4_out_11_V & ap_sync_channel_write_layer4_out_10_V & ap_sync_channel_write_layer4_out_0_V);

assign relu_U0_ap_start = (layer2_out_9_V_empty_n & layer2_out_8_V_empty_n & layer2_out_7_V_empty_n & layer2_out_6_V_empty_n & layer2_out_5_V_empty_n & layer2_out_57_V_empty_n & layer2_out_56_V_empty_n & layer2_out_55_V_empty_n & layer2_out_54_V_empty_n & layer2_out_53_V_empty_n & layer2_out_52_V_empty_n & layer2_out_51_V_empty_n & layer2_out_50_V_empty_n & layer2_out_4_V_empty_n & layer2_out_49_V_empty_n & layer2_out_48_V_empty_n & layer2_out_47_V_empty_n & layer2_out_46_V_empty_n & layer2_out_45_V_empty_n & layer2_out_44_V_empty_n & layer2_out_43_V_empty_n & layer2_out_42_V_empty_n & layer2_out_41_V_empty_n & layer2_out_40_V_empty_n & layer2_out_3_V_empty_n & layer2_out_39_V_empty_n & layer2_out_38_V_empty_n & layer2_out_37_V_empty_n & layer2_out_36_V_empty_n & layer2_out_35_V_empty_n & layer2_out_34_V_empty_n & layer2_out_33_V_empty_n & layer2_out_32_V_empty_n & layer2_out_31_V_empty_n & layer2_out_30_V_empty_n & layer2_out_2_V_empty_n & layer2_out_29_V_empty_n & layer2_out_28_V_empty_n & layer2_out_27_V_empty_n & layer2_out_26_V_empty_n & layer2_out_25_V_empty_n & layer2_out_24_V_empty_n & layer2_out_23_V_empty_n & layer2_out_22_V_empty_n & layer2_out_21_V_empty_n & layer2_out_20_V_empty_n & layer2_out_1_V_empty_n & layer2_out_19_V_empty_n & layer2_out_18_V_empty_n & layer2_out_17_V_empty_n & layer2_out_16_V_empty_n & layer2_out_15_V_empty_n & layer2_out_14_V_empty_n & layer2_out_13_V_empty_n & layer2_out_12_V_empty_n & layer2_out_11_V_empty_n & layer2_out_10_V_empty_n & layer2_out_0_V_empty_n);

assign relu_U0_start_full_n = 1'b1;

assign relu_U0_start_write = 1'b0;

assign start_for_dense_large_1_U0_din = 1'b1;

assign start_for_window_entry222_U0_din = 1'b1;

assign window_entry222_U0_ap_continue = 1'b1;

assign window_entry222_U0_ap_start = start_for_window_entry222_U0_empty_n;

assign window_entry3_U0_ap_continue = 1'b1;

assign window_entry3_U0_ap_start = ((ap_sync_reg_window_entry3_U0_ap_ready ^ 1'b1) & ap_start);

endmodule //window
