
Lab4_STM32F103C6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000310c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003218  08003218  00013218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800323c  0800323c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  0800323c  0800323c  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800323c  0800323c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800323c  0800323c  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003240  08003240  00013240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08003244  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  2000008c  080032d0  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  080032d0  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a334  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f97  00000000  00000000  0002a3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  0002c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a50  00000000  00000000  0002cef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001796d  00000000  00000000  0002d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb2c  00000000  00000000  000452ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827db  00000000  00000000  00053dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d65b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b84  00000000  00000000  000d6608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003200 	.word	0x08003200

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08003200 	.word	0x08003200

0800014c <isButtonPressed>:

GPIO_TypeDef* buttonPort[NUM_OF_BUTTONS] = {Button1_GPIO_Port, Button2_GPIO_Port, Button3_GPIO_Port, Button4_GPIO_Port};
uint16_t buttonPin[NUM_OF_BUTTONS] = {Button1_Pin, Button2_Pin, Button3_Pin, Button4_Pin};

int isButtonPressed(int index)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (buttonFlag[index] == 1)
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
	{
		buttonFlag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000a8 	.word	0x200000a8

08000180 <readButton>:
//        }
//    }
//}

void readButton(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_OF_BUTTONS; i++)
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e05b      	b.n	8000244 <readButton+0xc4>
    {
        uint8_t current = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 800018c:	4a31      	ldr	r2, [pc, #196]	; (8000254 <readButton+0xd4>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4930      	ldr	r1, [pc, #192]	; (8000258 <readButton+0xd8>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800019c:	4619      	mov	r1, r3
 800019e:	4610      	mov	r0, r2
 80001a0:	f002 f802 	bl	80021a8 <HAL_GPIO_ReadPin>
 80001a4:	4603      	mov	r3, r0
 80001a6:	70fb      	strb	r3, [r7, #3]

        // Nếu khác lần trước → reset đếm
        if (current != KeyReg2[i])
 80001a8:	78fa      	ldrb	r2, [r7, #3]
 80001aa:	492c      	ldr	r1, [pc, #176]	; (800025c <readButton+0xdc>)
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001b2:	429a      	cmp	r2, r3
 80001b4:	d01a      	beq.n	80001ec <readButton+0x6c>
        {
            KeyReg0[i] = KeyReg1[i] = KeyReg2[i] = current;
 80001b6:	78fa      	ldrb	r2, [r7, #3]
 80001b8:	4928      	ldr	r1, [pc, #160]	; (800025c <readButton+0xdc>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80001c0:	4a26      	ldr	r2, [pc, #152]	; (800025c <readButton+0xdc>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c8:	4925      	ldr	r1, [pc, #148]	; (8000260 <readButton+0xe0>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80001d0:	4a23      	ldr	r2, [pc, #140]	; (8000260 <readButton+0xe0>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	4922      	ldr	r1, [pc, #136]	; (8000264 <readButton+0xe4>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            Timer_For_Key_Press[i] = 5;     // chờ ổn định ~5*10ms = 50ms
 80001e0:	4a21      	ldr	r2, [pc, #132]	; (8000268 <readButton+0xe8>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	2105      	movs	r1, #5
 80001e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            continue;
 80001ea:	e028      	b.n	800023e <readButton+0xbe>
        }

        // Debounce: giảm đếm khi ổn định
        if (Timer_For_Key_Press[i] > 0)
 80001ec:	4a1e      	ldr	r2, [pc, #120]	; (8000268 <readButton+0xe8>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	dd08      	ble.n	800020a <readButton+0x8a>
            Timer_For_Key_Press[i]--;
 80001f8:	4a1b      	ldr	r2, [pc, #108]	; (8000268 <readButton+0xe8>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000200:	1e5a      	subs	r2, r3, #1
 8000202:	4919      	ldr	r1, [pc, #100]	; (8000268 <readButton+0xe8>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Khi ổn định đủ lâu
        if (Timer_For_Key_Press[i] == 0)
 800020a:	4a17      	ldr	r2, [pc, #92]	; (8000268 <readButton+0xe8>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000212:	2b00      	cmp	r3, #0
 8000214:	d113      	bne.n	800023e <readButton+0xbe>
        {
            if (KeyReg3[i] != current)
 8000216:	4a15      	ldr	r2, [pc, #84]	; (800026c <readButton+0xec>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021e:	78fb      	ldrb	r3, [r7, #3]
 8000220:	429a      	cmp	r2, r3
 8000222:	d00c      	beq.n	800023e <readButton+0xbe>
            {
                KeyReg3[i] = current;
 8000224:	78fa      	ldrb	r2, [r7, #3]
 8000226:	4911      	ldr	r1, [pc, #68]	; (800026c <readButton+0xec>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (current == PRESSED_STATE)
 800022e:	78fb      	ldrb	r3, [r7, #3]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d104      	bne.n	800023e <readButton+0xbe>
                    buttonFlag[i] = 1;  // nhận 1 lần khi nhấn
 8000234:	4a0e      	ldr	r2, [pc, #56]	; (8000270 <readButton+0xf0>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2101      	movs	r1, #1
 800023a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NUM_OF_BUTTONS; i++)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	3301      	adds	r3, #1
 8000242:	607b      	str	r3, [r7, #4]
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2b03      	cmp	r3, #3
 8000248:	dda0      	ble.n	800018c <readButton+0xc>
            }
        }
    }
}
 800024a:	bf00      	nop
 800024c:	bf00      	nop
 800024e:	3708      	adds	r7, #8
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000050 	.word	0x20000050
 8000258:	20000060 	.word	0x20000060
 800025c:	20000030 	.word	0x20000030
 8000260:	20000020 	.word	0x20000020
 8000264:	20000010 	.word	0x20000010
 8000268:	20000000 	.word	0x20000000
 800026c:	20000040 	.word	0x20000040
 8000270:	200000a8 	.word	0x200000a8

08000274 <display7SEG1>:
#include "display7seg.h"

int enable7SEG = EN0;

void display7SEG1(int num)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b09      	cmp	r3, #9
 8000280:	f200 8180 	bhi.w	8000584 <display7SEG1+0x310>
 8000284:	a201      	add	r2, pc, #4	; (adr r2, 800028c <display7SEG1+0x18>)
 8000286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800028a:	bf00      	nop
 800028c:	080002b5 	.word	0x080002b5
 8000290:	080002fd 	.word	0x080002fd
 8000294:	08000345 	.word	0x08000345
 8000298:	0800038d 	.word	0x0800038d
 800029c:	080003d5 	.word	0x080003d5
 80002a0:	0800041d 	.word	0x0800041d
 80002a4:	08000465 	.word	0x08000465
 80002a8:	080004ad 	.word	0x080004ad
 80002ac:	080004f5 	.word	0x080004f5
 80002b0:	0800053d 	.word	0x0800053d
    switch (num)
    {
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80002b4:	2200      	movs	r2, #0
 80002b6:	2101      	movs	r1, #1
 80002b8:	48b5      	ldr	r0, [pc, #724]	; (8000590 <display7SEG1+0x31c>)
 80002ba:	f001 ff8c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80002be:	2200      	movs	r2, #0
 80002c0:	2102      	movs	r1, #2
 80002c2:	48b3      	ldr	r0, [pc, #716]	; (8000590 <display7SEG1+0x31c>)
 80002c4:	f001 ff87 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80002c8:	2200      	movs	r2, #0
 80002ca:	2104      	movs	r1, #4
 80002cc:	48b0      	ldr	r0, [pc, #704]	; (8000590 <display7SEG1+0x31c>)
 80002ce:	f001 ff82 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 80002d2:	2200      	movs	r2, #0
 80002d4:	2108      	movs	r1, #8
 80002d6:	48ae      	ldr	r0, [pc, #696]	; (8000590 <display7SEG1+0x31c>)
 80002d8:	f001 ff7d 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 80002dc:	2200      	movs	r2, #0
 80002de:	2110      	movs	r1, #16
 80002e0:	48ab      	ldr	r0, [pc, #684]	; (8000590 <display7SEG1+0x31c>)
 80002e2:	f001 ff78 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 80002e6:	2200      	movs	r2, #0
 80002e8:	2120      	movs	r1, #32
 80002ea:	48a9      	ldr	r0, [pc, #676]	; (8000590 <display7SEG1+0x31c>)
 80002ec:	f001 ff73 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 80002f0:	2201      	movs	r2, #1
 80002f2:	2140      	movs	r1, #64	; 0x40
 80002f4:	48a6      	ldr	r0, [pc, #664]	; (8000590 <display7SEG1+0x31c>)
 80002f6:	f001 ff6e 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80002fa:	e144      	b.n	8000586 <display7SEG1+0x312>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // a off
 80002fc:	2201      	movs	r2, #1
 80002fe:	2101      	movs	r1, #1
 8000300:	48a3      	ldr	r0, [pc, #652]	; (8000590 <display7SEG1+0x31c>)
 8000302:	f001 ff68 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 8000306:	2200      	movs	r2, #0
 8000308:	2102      	movs	r1, #2
 800030a:	48a1      	ldr	r0, [pc, #644]	; (8000590 <display7SEG1+0x31c>)
 800030c:	f001 ff63 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000310:	2200      	movs	r2, #0
 8000312:	2104      	movs	r1, #4
 8000314:	489e      	ldr	r0, [pc, #632]	; (8000590 <display7SEG1+0x31c>)
 8000316:	f001 ff5e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 800031a:	2201      	movs	r2, #1
 800031c:	2108      	movs	r1, #8
 800031e:	489c      	ldr	r0, [pc, #624]	; (8000590 <display7SEG1+0x31c>)
 8000320:	f001 ff59 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000324:	2201      	movs	r2, #1
 8000326:	2110      	movs	r1, #16
 8000328:	4899      	ldr	r0, [pc, #612]	; (8000590 <display7SEG1+0x31c>)
 800032a:	f001 ff54 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 800032e:	2201      	movs	r2, #1
 8000330:	2120      	movs	r1, #32
 8000332:	4897      	ldr	r0, [pc, #604]	; (8000590 <display7SEG1+0x31c>)
 8000334:	f001 ff4f 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 8000338:	2201      	movs	r2, #1
 800033a:	2140      	movs	r1, #64	; 0x40
 800033c:	4894      	ldr	r0, [pc, #592]	; (8000590 <display7SEG1+0x31c>)
 800033e:	f001 ff4a 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000342:	e120      	b.n	8000586 <display7SEG1+0x312>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 8000344:	2200      	movs	r2, #0
 8000346:	2101      	movs	r1, #1
 8000348:	4891      	ldr	r0, [pc, #580]	; (8000590 <display7SEG1+0x31c>)
 800034a:	f001 ff44 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 800034e:	2200      	movs	r2, #0
 8000350:	2102      	movs	r1, #2
 8000352:	488f      	ldr	r0, [pc, #572]	; (8000590 <display7SEG1+0x31c>)
 8000354:	f001 ff3f 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);   // c off
 8000358:	2201      	movs	r2, #1
 800035a:	2104      	movs	r1, #4
 800035c:	488c      	ldr	r0, [pc, #560]	; (8000590 <display7SEG1+0x31c>)
 800035e:	f001 ff3a 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 8000362:	2200      	movs	r2, #0
 8000364:	2108      	movs	r1, #8
 8000366:	488a      	ldr	r0, [pc, #552]	; (8000590 <display7SEG1+0x31c>)
 8000368:	f001 ff35 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 800036c:	2200      	movs	r2, #0
 800036e:	2110      	movs	r1, #16
 8000370:	4887      	ldr	r0, [pc, #540]	; (8000590 <display7SEG1+0x31c>)
 8000372:	f001 ff30 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 8000376:	2201      	movs	r2, #1
 8000378:	2120      	movs	r1, #32
 800037a:	4885      	ldr	r0, [pc, #532]	; (8000590 <display7SEG1+0x31c>)
 800037c:	f001 ff2b 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000380:	2200      	movs	r2, #0
 8000382:	2140      	movs	r1, #64	; 0x40
 8000384:	4882      	ldr	r0, [pc, #520]	; (8000590 <display7SEG1+0x31c>)
 8000386:	f001 ff26 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800038a:	e0fc      	b.n	8000586 <display7SEG1+0x312>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 800038c:	2200      	movs	r2, #0
 800038e:	2101      	movs	r1, #1
 8000390:	487f      	ldr	r0, [pc, #508]	; (8000590 <display7SEG1+0x31c>)
 8000392:	f001 ff20 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 8000396:	2200      	movs	r2, #0
 8000398:	2102      	movs	r1, #2
 800039a:	487d      	ldr	r0, [pc, #500]	; (8000590 <display7SEG1+0x31c>)
 800039c:	f001 ff1b 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80003a0:	2200      	movs	r2, #0
 80003a2:	2104      	movs	r1, #4
 80003a4:	487a      	ldr	r0, [pc, #488]	; (8000590 <display7SEG1+0x31c>)
 80003a6:	f001 ff16 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 80003aa:	2200      	movs	r2, #0
 80003ac:	2108      	movs	r1, #8
 80003ae:	4878      	ldr	r0, [pc, #480]	; (8000590 <display7SEG1+0x31c>)
 80003b0:	f001 ff11 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 80003b4:	2201      	movs	r2, #1
 80003b6:	2110      	movs	r1, #16
 80003b8:	4875      	ldr	r0, [pc, #468]	; (8000590 <display7SEG1+0x31c>)
 80003ba:	f001 ff0c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 80003be:	2201      	movs	r2, #1
 80003c0:	2120      	movs	r1, #32
 80003c2:	4873      	ldr	r0, [pc, #460]	; (8000590 <display7SEG1+0x31c>)
 80003c4:	f001 ff07 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 80003c8:	2200      	movs	r2, #0
 80003ca:	2140      	movs	r1, #64	; 0x40
 80003cc:	4870      	ldr	r0, [pc, #448]	; (8000590 <display7SEG1+0x31c>)
 80003ce:	f001 ff02 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80003d2:	e0d8      	b.n	8000586 <display7SEG1+0x312>
        case 4:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // a off
 80003d4:	2201      	movs	r2, #1
 80003d6:	2101      	movs	r1, #1
 80003d8:	486d      	ldr	r0, [pc, #436]	; (8000590 <display7SEG1+0x31c>)
 80003da:	f001 fefc 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80003de:	2200      	movs	r2, #0
 80003e0:	2102      	movs	r1, #2
 80003e2:	486b      	ldr	r0, [pc, #428]	; (8000590 <display7SEG1+0x31c>)
 80003e4:	f001 fef7 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80003e8:	2200      	movs	r2, #0
 80003ea:	2104      	movs	r1, #4
 80003ec:	4868      	ldr	r0, [pc, #416]	; (8000590 <display7SEG1+0x31c>)
 80003ee:	f001 fef2 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 80003f2:	2201      	movs	r2, #1
 80003f4:	2108      	movs	r1, #8
 80003f6:	4866      	ldr	r0, [pc, #408]	; (8000590 <display7SEG1+0x31c>)
 80003f8:	f001 feed 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 80003fc:	2201      	movs	r2, #1
 80003fe:	2110      	movs	r1, #16
 8000400:	4863      	ldr	r0, [pc, #396]	; (8000590 <display7SEG1+0x31c>)
 8000402:	f001 fee8 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000406:	2200      	movs	r2, #0
 8000408:	2120      	movs	r1, #32
 800040a:	4861      	ldr	r0, [pc, #388]	; (8000590 <display7SEG1+0x31c>)
 800040c:	f001 fee3 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000410:	2200      	movs	r2, #0
 8000412:	2140      	movs	r1, #64	; 0x40
 8000414:	485e      	ldr	r0, [pc, #376]	; (8000590 <display7SEG1+0x31c>)
 8000416:	f001 fede 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800041a:	e0b4      	b.n	8000586 <display7SEG1+0x312>
        case 5:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 800041c:	2200      	movs	r2, #0
 800041e:	2101      	movs	r1, #1
 8000420:	485b      	ldr	r0, [pc, #364]	; (8000590 <display7SEG1+0x31c>)
 8000422:	f001 fed8 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // b off
 8000426:	2201      	movs	r2, #1
 8000428:	2102      	movs	r1, #2
 800042a:	4859      	ldr	r0, [pc, #356]	; (8000590 <display7SEG1+0x31c>)
 800042c:	f001 fed3 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000430:	2200      	movs	r2, #0
 8000432:	2104      	movs	r1, #4
 8000434:	4856      	ldr	r0, [pc, #344]	; (8000590 <display7SEG1+0x31c>)
 8000436:	f001 fece 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 800043a:	2200      	movs	r2, #0
 800043c:	2108      	movs	r1, #8
 800043e:	4854      	ldr	r0, [pc, #336]	; (8000590 <display7SEG1+0x31c>)
 8000440:	f001 fec9 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000444:	2201      	movs	r2, #1
 8000446:	2110      	movs	r1, #16
 8000448:	4851      	ldr	r0, [pc, #324]	; (8000590 <display7SEG1+0x31c>)
 800044a:	f001 fec4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 800044e:	2200      	movs	r2, #0
 8000450:	2120      	movs	r1, #32
 8000452:	484f      	ldr	r0, [pc, #316]	; (8000590 <display7SEG1+0x31c>)
 8000454:	f001 febf 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000458:	2200      	movs	r2, #0
 800045a:	2140      	movs	r1, #64	; 0x40
 800045c:	484c      	ldr	r0, [pc, #304]	; (8000590 <display7SEG1+0x31c>)
 800045e:	f001 feba 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000462:	e090      	b.n	8000586 <display7SEG1+0x312>
        case 6:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 8000464:	2200      	movs	r2, #0
 8000466:	2101      	movs	r1, #1
 8000468:	4849      	ldr	r0, [pc, #292]	; (8000590 <display7SEG1+0x31c>)
 800046a:	f001 feb4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // b off
 800046e:	2201      	movs	r2, #1
 8000470:	2102      	movs	r1, #2
 8000472:	4847      	ldr	r0, [pc, #284]	; (8000590 <display7SEG1+0x31c>)
 8000474:	f001 feaf 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000478:	2200      	movs	r2, #0
 800047a:	2104      	movs	r1, #4
 800047c:	4844      	ldr	r0, [pc, #272]	; (8000590 <display7SEG1+0x31c>)
 800047e:	f001 feaa 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 8000482:	2200      	movs	r2, #0
 8000484:	2108      	movs	r1, #8
 8000486:	4842      	ldr	r0, [pc, #264]	; (8000590 <display7SEG1+0x31c>)
 8000488:	f001 fea5 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 800048c:	2200      	movs	r2, #0
 800048e:	2110      	movs	r1, #16
 8000490:	483f      	ldr	r0, [pc, #252]	; (8000590 <display7SEG1+0x31c>)
 8000492:	f001 fea0 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000496:	2200      	movs	r2, #0
 8000498:	2120      	movs	r1, #32
 800049a:	483d      	ldr	r0, [pc, #244]	; (8000590 <display7SEG1+0x31c>)
 800049c:	f001 fe9b 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 80004a0:	2200      	movs	r2, #0
 80004a2:	2140      	movs	r1, #64	; 0x40
 80004a4:	483a      	ldr	r0, [pc, #232]	; (8000590 <display7SEG1+0x31c>)
 80004a6:	f001 fe96 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80004aa:	e06c      	b.n	8000586 <display7SEG1+0x312>
        case 7:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80004ac:	2200      	movs	r2, #0
 80004ae:	2101      	movs	r1, #1
 80004b0:	4837      	ldr	r0, [pc, #220]	; (8000590 <display7SEG1+0x31c>)
 80004b2:	f001 fe90 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80004b6:	2200      	movs	r2, #0
 80004b8:	2102      	movs	r1, #2
 80004ba:	4835      	ldr	r0, [pc, #212]	; (8000590 <display7SEG1+0x31c>)
 80004bc:	f001 fe8b 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80004c0:	2200      	movs	r2, #0
 80004c2:	2104      	movs	r1, #4
 80004c4:	4832      	ldr	r0, [pc, #200]	; (8000590 <display7SEG1+0x31c>)
 80004c6:	f001 fe86 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 80004ca:	2201      	movs	r2, #1
 80004cc:	2108      	movs	r1, #8
 80004ce:	4830      	ldr	r0, [pc, #192]	; (8000590 <display7SEG1+0x31c>)
 80004d0:	f001 fe81 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 80004d4:	2201      	movs	r2, #1
 80004d6:	2110      	movs	r1, #16
 80004d8:	482d      	ldr	r0, [pc, #180]	; (8000590 <display7SEG1+0x31c>)
 80004da:	f001 fe7c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 80004de:	2201      	movs	r2, #1
 80004e0:	2120      	movs	r1, #32
 80004e2:	482b      	ldr	r0, [pc, #172]	; (8000590 <display7SEG1+0x31c>)
 80004e4:	f001 fe77 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 80004e8:	2201      	movs	r2, #1
 80004ea:	2140      	movs	r1, #64	; 0x40
 80004ec:	4828      	ldr	r0, [pc, #160]	; (8000590 <display7SEG1+0x31c>)
 80004ee:	f001 fe72 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80004f2:	e048      	b.n	8000586 <display7SEG1+0x312>
        case 8:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80004f4:	2200      	movs	r2, #0
 80004f6:	2101      	movs	r1, #1
 80004f8:	4825      	ldr	r0, [pc, #148]	; (8000590 <display7SEG1+0x31c>)
 80004fa:	f001 fe6c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80004fe:	2200      	movs	r2, #0
 8000500:	2102      	movs	r1, #2
 8000502:	4823      	ldr	r0, [pc, #140]	; (8000590 <display7SEG1+0x31c>)
 8000504:	f001 fe67 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000508:	2200      	movs	r2, #0
 800050a:	2104      	movs	r1, #4
 800050c:	4820      	ldr	r0, [pc, #128]	; (8000590 <display7SEG1+0x31c>)
 800050e:	f001 fe62 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 8000512:	2200      	movs	r2, #0
 8000514:	2108      	movs	r1, #8
 8000516:	481e      	ldr	r0, [pc, #120]	; (8000590 <display7SEG1+0x31c>)
 8000518:	f001 fe5d 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 800051c:	2200      	movs	r2, #0
 800051e:	2110      	movs	r1, #16
 8000520:	481b      	ldr	r0, [pc, #108]	; (8000590 <display7SEG1+0x31c>)
 8000522:	f001 fe58 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000526:	2200      	movs	r2, #0
 8000528:	2120      	movs	r1, #32
 800052a:	4819      	ldr	r0, [pc, #100]	; (8000590 <display7SEG1+0x31c>)
 800052c:	f001 fe53 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000530:	2200      	movs	r2, #0
 8000532:	2140      	movs	r1, #64	; 0x40
 8000534:	4816      	ldr	r0, [pc, #88]	; (8000590 <display7SEG1+0x31c>)
 8000536:	f001 fe4e 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800053a:	e024      	b.n	8000586 <display7SEG1+0x312>
        case 9:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 800053c:	2200      	movs	r2, #0
 800053e:	2101      	movs	r1, #1
 8000540:	4813      	ldr	r0, [pc, #76]	; (8000590 <display7SEG1+0x31c>)
 8000542:	f001 fe48 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 8000546:	2200      	movs	r2, #0
 8000548:	2102      	movs	r1, #2
 800054a:	4811      	ldr	r0, [pc, #68]	; (8000590 <display7SEG1+0x31c>)
 800054c:	f001 fe43 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000550:	2200      	movs	r2, #0
 8000552:	2104      	movs	r1, #4
 8000554:	480e      	ldr	r0, [pc, #56]	; (8000590 <display7SEG1+0x31c>)
 8000556:	f001 fe3e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 800055a:	2200      	movs	r2, #0
 800055c:	2108      	movs	r1, #8
 800055e:	480c      	ldr	r0, [pc, #48]	; (8000590 <display7SEG1+0x31c>)
 8000560:	f001 fe39 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000564:	2201      	movs	r2, #1
 8000566:	2110      	movs	r1, #16
 8000568:	4809      	ldr	r0, [pc, #36]	; (8000590 <display7SEG1+0x31c>)
 800056a:	f001 fe34 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 800056e:	2200      	movs	r2, #0
 8000570:	2120      	movs	r1, #32
 8000572:	4807      	ldr	r0, [pc, #28]	; (8000590 <display7SEG1+0x31c>)
 8000574:	f001 fe2f 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000578:	2200      	movs	r2, #0
 800057a:	2140      	movs	r1, #64	; 0x40
 800057c:	4804      	ldr	r0, [pc, #16]	; (8000590 <display7SEG1+0x31c>)
 800057e:	f001 fe2a 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000582:	e000      	b.n	8000586 <display7SEG1+0x312>
        default:
            // Do nothing or invalid paramters
            break;
 8000584:	bf00      	nop
    }
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40010c00 	.word	0x40010c00

08000594 <display7SEG2>:

void display7SEG2(int num)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2b09      	cmp	r3, #9
 80005a0:	f200 81bc 	bhi.w	800091c <display7SEG2+0x388>
 80005a4:	a201      	add	r2, pc, #4	; (adr r2, 80005ac <display7SEG2+0x18>)
 80005a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005aa:	bf00      	nop
 80005ac:	080005d5 	.word	0x080005d5
 80005b0:	08000629 	.word	0x08000629
 80005b4:	0800067d 	.word	0x0800067d
 80005b8:	080006d1 	.word	0x080006d1
 80005bc:	08000725 	.word	0x08000725
 80005c0:	08000779 	.word	0x08000779
 80005c4:	080007cd 	.word	0x080007cd
 80005c8:	08000821 	.word	0x08000821
 80005cc:	08000875 	.word	0x08000875
 80005d0:	080008c9 	.word	0x080008c9
    switch (num)
    {
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80005d4:	2200      	movs	r2, #0
 80005d6:	2180      	movs	r1, #128	; 0x80
 80005d8:	48d3      	ldr	r0, [pc, #844]	; (8000928 <display7SEG2+0x394>)
 80005da:	f001 fdfc 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 80005de:	2200      	movs	r2, #0
 80005e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e4:	48d0      	ldr	r0, [pc, #832]	; (8000928 <display7SEG2+0x394>)
 80005e6:	f001 fdf6 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80005ea:	2200      	movs	r2, #0
 80005ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f0:	48cd      	ldr	r0, [pc, #820]	; (8000928 <display7SEG2+0x394>)
 80005f2:	f001 fdf0 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80005f6:	2200      	movs	r2, #0
 80005f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005fc:	48ca      	ldr	r0, [pc, #808]	; (8000928 <display7SEG2+0x394>)
 80005fe:	f001 fdea 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000608:	48c7      	ldr	r0, [pc, #796]	; (8000928 <display7SEG2+0x394>)
 800060a:	f001 fde4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000614:	48c4      	ldr	r0, [pc, #784]	; (8000928 <display7SEG2+0x394>)
 8000616:	f001 fdde 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000620:	48c1      	ldr	r0, [pc, #772]	; (8000928 <display7SEG2+0x394>)
 8000622:	f001 fdd8 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000626:	e17a      	b.n	800091e <display7SEG2+0x38a>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);   // a off
 8000628:	2201      	movs	r2, #1
 800062a:	2180      	movs	r1, #128	; 0x80
 800062c:	48be      	ldr	r0, [pc, #760]	; (8000928 <display7SEG2+0x394>)
 800062e:	f001 fdd2 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000638:	48bb      	ldr	r0, [pc, #748]	; (8000928 <display7SEG2+0x394>)
 800063a:	f001 fdcc 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800063e:	2200      	movs	r2, #0
 8000640:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000644:	48b8      	ldr	r0, [pc, #736]	; (8000928 <display7SEG2+0x394>)
 8000646:	f001 fdc6 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 800064a:	2201      	movs	r2, #1
 800064c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000650:	48b5      	ldr	r0, [pc, #724]	; (8000928 <display7SEG2+0x394>)
 8000652:	f001 fdc0 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 8000656:	2201      	movs	r2, #1
 8000658:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800065c:	48b2      	ldr	r0, [pc, #712]	; (8000928 <display7SEG2+0x394>)
 800065e:	f001 fdba 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000668:	48af      	ldr	r0, [pc, #700]	; (8000928 <display7SEG2+0x394>)
 800066a:	f001 fdb4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 800066e:	2201      	movs	r2, #1
 8000670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000674:	48ac      	ldr	r0, [pc, #688]	; (8000928 <display7SEG2+0x394>)
 8000676:	f001 fdae 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800067a:	e150      	b.n	800091e <display7SEG2+0x38a>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 800067c:	2200      	movs	r2, #0
 800067e:	2180      	movs	r1, #128	; 0x80
 8000680:	48a9      	ldr	r0, [pc, #676]	; (8000928 <display7SEG2+0x394>)
 8000682:	f001 fda8 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800068c:	48a6      	ldr	r0, [pc, #664]	; (8000928 <display7SEG2+0x394>)
 800068e:	f001 fda2 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);   // c off
 8000692:	2201      	movs	r2, #1
 8000694:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000698:	48a3      	ldr	r0, [pc, #652]	; (8000928 <display7SEG2+0x394>)
 800069a:	f001 fd9c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006a4:	48a0      	ldr	r0, [pc, #640]	; (8000928 <display7SEG2+0x394>)
 80006a6:	f001 fd96 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006b0:	489d      	ldr	r0, [pc, #628]	; (8000928 <display7SEG2+0x394>)
 80006b2:	f001 fd90 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006bc:	489a      	ldr	r0, [pc, #616]	; (8000928 <display7SEG2+0x394>)
 80006be:	f001 fd8a 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80006c2:	2200      	movs	r2, #0
 80006c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006c8:	4897      	ldr	r0, [pc, #604]	; (8000928 <display7SEG2+0x394>)
 80006ca:	f001 fd84 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80006ce:	e126      	b.n	800091e <display7SEG2+0x38a>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80006d0:	2200      	movs	r2, #0
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	4894      	ldr	r0, [pc, #592]	; (8000928 <display7SEG2+0x394>)
 80006d6:	f001 fd7e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 80006da:	2200      	movs	r2, #0
 80006dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006e0:	4891      	ldr	r0, [pc, #580]	; (8000928 <display7SEG2+0x394>)
 80006e2:	f001 fd78 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006ec:	488e      	ldr	r0, [pc, #568]	; (8000928 <display7SEG2+0x394>)
 80006ee:	f001 fd72 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f8:	488b      	ldr	r0, [pc, #556]	; (8000928 <display7SEG2+0x394>)
 80006fa:	f001 fd6c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 80006fe:	2201      	movs	r2, #1
 8000700:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000704:	4888      	ldr	r0, [pc, #544]	; (8000928 <display7SEG2+0x394>)
 8000706:	f001 fd66 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 800070a:	2201      	movs	r2, #1
 800070c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000710:	4885      	ldr	r0, [pc, #532]	; (8000928 <display7SEG2+0x394>)
 8000712:	f001 fd60 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800071c:	4882      	ldr	r0, [pc, #520]	; (8000928 <display7SEG2+0x394>)
 800071e:	f001 fd5a 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000722:	e0fc      	b.n	800091e <display7SEG2+0x38a>
        case 4:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);   // a off
 8000724:	2201      	movs	r2, #1
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	487f      	ldr	r0, [pc, #508]	; (8000928 <display7SEG2+0x394>)
 800072a:	f001 fd54 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000734:	487c      	ldr	r0, [pc, #496]	; (8000928 <display7SEG2+0x394>)
 8000736:	f001 fd4e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800073a:	2200      	movs	r2, #0
 800073c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000740:	4879      	ldr	r0, [pc, #484]	; (8000928 <display7SEG2+0x394>)
 8000742:	f001 fd48 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 8000746:	2201      	movs	r2, #1
 8000748:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800074c:	4876      	ldr	r0, [pc, #472]	; (8000928 <display7SEG2+0x394>)
 800074e:	f001 fd42 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 8000752:	2201      	movs	r2, #1
 8000754:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000758:	4873      	ldr	r0, [pc, #460]	; (8000928 <display7SEG2+0x394>)
 800075a:	f001 fd3c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000764:	4870      	ldr	r0, [pc, #448]	; (8000928 <display7SEG2+0x394>)
 8000766:	f001 fd36 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000770:	486d      	ldr	r0, [pc, #436]	; (8000928 <display7SEG2+0x394>)
 8000772:	f001 fd30 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000776:	e0d2      	b.n	800091e <display7SEG2+0x38a>
        case 5:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000778:	2200      	movs	r2, #0
 800077a:	2180      	movs	r1, #128	; 0x80
 800077c:	486a      	ldr	r0, [pc, #424]	; (8000928 <display7SEG2+0x394>)
 800077e:	f001 fd2a 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);   // b off
 8000782:	2201      	movs	r2, #1
 8000784:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000788:	4867      	ldr	r0, [pc, #412]	; (8000928 <display7SEG2+0x394>)
 800078a:	f001 fd24 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000794:	4864      	ldr	r0, [pc, #400]	; (8000928 <display7SEG2+0x394>)
 8000796:	f001 fd1e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007a0:	4861      	ldr	r0, [pc, #388]	; (8000928 <display7SEG2+0x394>)
 80007a2:	f001 fd18 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 80007a6:	2201      	movs	r2, #1
 80007a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ac:	485e      	ldr	r0, [pc, #376]	; (8000928 <display7SEG2+0x394>)
 80007ae:	f001 fd12 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b8:	485b      	ldr	r0, [pc, #364]	; (8000928 <display7SEG2+0x394>)
 80007ba:	f001 fd0c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80007be:	2200      	movs	r2, #0
 80007c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c4:	4858      	ldr	r0, [pc, #352]	; (8000928 <display7SEG2+0x394>)
 80007c6:	f001 fd06 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80007ca:	e0a8      	b.n	800091e <display7SEG2+0x38a>
        case 6:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80007cc:	2200      	movs	r2, #0
 80007ce:	2180      	movs	r1, #128	; 0x80
 80007d0:	4855      	ldr	r0, [pc, #340]	; (8000928 <display7SEG2+0x394>)
 80007d2:	f001 fd00 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);   // b off
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007dc:	4852      	ldr	r0, [pc, #328]	; (8000928 <display7SEG2+0x394>)
 80007de:	f001 fcfa 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e8:	484f      	ldr	r0, [pc, #316]	; (8000928 <display7SEG2+0x394>)
 80007ea:	f001 fcf4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f4:	484c      	ldr	r0, [pc, #304]	; (8000928 <display7SEG2+0x394>)
 80007f6:	f001 fcee 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000800:	4849      	ldr	r0, [pc, #292]	; (8000928 <display7SEG2+0x394>)
 8000802:	f001 fce8 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800080c:	4846      	ldr	r0, [pc, #280]	; (8000928 <display7SEG2+0x394>)
 800080e:	f001 fce2 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000818:	4843      	ldr	r0, [pc, #268]	; (8000928 <display7SEG2+0x394>)
 800081a:	f001 fcdc 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800081e:	e07e      	b.n	800091e <display7SEG2+0x38a>
        case 7:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000820:	2200      	movs	r2, #0
 8000822:	2180      	movs	r1, #128	; 0x80
 8000824:	4840      	ldr	r0, [pc, #256]	; (8000928 <display7SEG2+0x394>)
 8000826:	f001 fcd6 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000830:	483d      	ldr	r0, [pc, #244]	; (8000928 <display7SEG2+0x394>)
 8000832:	f001 fcd0 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 7100 	mov.w	r1, #512	; 0x200
 800083c:	483a      	ldr	r0, [pc, #232]	; (8000928 <display7SEG2+0x394>)
 800083e:	f001 fcca 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 8000842:	2201      	movs	r2, #1
 8000844:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000848:	4837      	ldr	r0, [pc, #220]	; (8000928 <display7SEG2+0x394>)
 800084a:	f001 fcc4 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 800084e:	2201      	movs	r2, #1
 8000850:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000854:	4834      	ldr	r0, [pc, #208]	; (8000928 <display7SEG2+0x394>)
 8000856:	f001 fcbe 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 800085a:	2201      	movs	r2, #1
 800085c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000860:	4831      	ldr	r0, [pc, #196]	; (8000928 <display7SEG2+0x394>)
 8000862:	f001 fcb8 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 8000866:	2201      	movs	r2, #1
 8000868:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800086c:	482e      	ldr	r0, [pc, #184]	; (8000928 <display7SEG2+0x394>)
 800086e:	f001 fcb2 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 8000872:	e054      	b.n	800091e <display7SEG2+0x38a>
        case 8:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000874:	2200      	movs	r2, #0
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	482b      	ldr	r0, [pc, #172]	; (8000928 <display7SEG2+0x394>)
 800087a:	f001 fcac 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000884:	4828      	ldr	r0, [pc, #160]	; (8000928 <display7SEG2+0x394>)
 8000886:	f001 fca6 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000890:	4825      	ldr	r0, [pc, #148]	; (8000928 <display7SEG2+0x394>)
 8000892:	f001 fca0 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089c:	4822      	ldr	r0, [pc, #136]	; (8000928 <display7SEG2+0x394>)
 800089e:	f001 fc9a 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a8:	481f      	ldr	r0, [pc, #124]	; (8000928 <display7SEG2+0x394>)
 80008aa:	f001 fc94 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b4:	481c      	ldr	r0, [pc, #112]	; (8000928 <display7SEG2+0x394>)
 80008b6:	f001 fc8e 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008c0:	4819      	ldr	r0, [pc, #100]	; (8000928 <display7SEG2+0x394>)
 80008c2:	f001 fc88 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 80008c6:	e02a      	b.n	800091e <display7SEG2+0x38a>
        case 9:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80008c8:	2200      	movs	r2, #0
 80008ca:	2180      	movs	r1, #128	; 0x80
 80008cc:	4816      	ldr	r0, [pc, #88]	; (8000928 <display7SEG2+0x394>)
 80008ce:	f001 fc82 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d8:	4813      	ldr	r0, [pc, #76]	; (8000928 <display7SEG2+0x394>)
 80008da:	f001 fc7c 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e4:	4810      	ldr	r0, [pc, #64]	; (8000928 <display7SEG2+0x394>)
 80008e6:	f001 fc76 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f0:	480d      	ldr	r0, [pc, #52]	; (8000928 <display7SEG2+0x394>)
 80008f2:	f001 fc70 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 80008f6:	2201      	movs	r2, #1
 80008f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008fc:	480a      	ldr	r0, [pc, #40]	; (8000928 <display7SEG2+0x394>)
 80008fe:	f001 fc6a 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 8000902:	2200      	movs	r2, #0
 8000904:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000908:	4807      	ldr	r0, [pc, #28]	; (8000928 <display7SEG2+0x394>)
 800090a:	f001 fc64 	bl	80021d6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000914:	4804      	ldr	r0, [pc, #16]	; (8000928 <display7SEG2+0x394>)
 8000916:	f001 fc5e 	bl	80021d6 <HAL_GPIO_WritePin>
            break;
 800091a:	e000      	b.n	800091e <display7SEG2+0x38a>
        default:
            // Do nothing or invalid paramters
            break;
 800091c:	bf00      	nop
    }
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40010c00 	.word	0x40010c00

0800092c <display_7SEG_automatic>:

void display_7SEG_automatic()
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	switch(enable7SEG)
 8000930:	4b3a      	ldr	r3, [pc, #232]	; (8000a1c <display_7SEG_automatic+0xf0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d002      	beq.n	800093e <display_7SEG_automatic+0x12>
 8000938:	2b01      	cmp	r3, #1
 800093a:	d035      	beq.n	80009a8 <display_7SEG_automatic+0x7c>
				setTimer(3, 50);
				enable7SEG = EN0;
			}
			break;
		default:
			break;
 800093c:	e06c      	b.n	8000a18 <display_7SEG_automatic+0xec>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000944:	4836      	ldr	r0, [pc, #216]	; (8000a20 <display_7SEG_automatic+0xf4>)
 8000946:	f001 fc46 	bl	80021d6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000950:	4833      	ldr	r0, [pc, #204]	; (8000a20 <display_7SEG_automatic+0xf4>)
 8000952:	f001 fc40 	bl	80021d6 <HAL_GPIO_WritePin>
			display7SEG1(countdown1 / 10);
 8000956:	4b33      	ldr	r3, [pc, #204]	; (8000a24 <display_7SEG_automatic+0xf8>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a33      	ldr	r2, [pc, #204]	; (8000a28 <display_7SEG_automatic+0xfc>)
 800095c:	fb82 1203 	smull	r1, r2, r2, r3
 8000960:	1092      	asrs	r2, r2, #2
 8000962:	17db      	asrs	r3, r3, #31
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fc84 	bl	8000274 <display7SEG1>
			display7SEG2(countdown1 % 10);
 800096c:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <display_7SEG_automatic+0xf8>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b2d      	ldr	r3, [pc, #180]	; (8000a28 <display_7SEG_automatic+0xfc>)
 8000972:	fb83 1302 	smull	r1, r3, r3, r2
 8000976:	1099      	asrs	r1, r3, #2
 8000978:	17d3      	asrs	r3, r2, #31
 800097a:	1ac9      	subs	r1, r1, r3
 800097c:	460b      	mov	r3, r1
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	440b      	add	r3, r1
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	1ad1      	subs	r1, r2, r3
 8000986:	4608      	mov	r0, r1
 8000988:	f7ff fe04 	bl	8000594 <display7SEG2>
			if(isTimeExpired(3) == 1)
 800098c:	2003      	movs	r0, #3
 800098e:	f000 ff47 	bl	8001820 <isTimeExpired>
 8000992:	4603      	mov	r3, r0
 8000994:	2b01      	cmp	r3, #1
 8000996:	d13c      	bne.n	8000a12 <display_7SEG_automatic+0xe6>
				setTimer(3, 50);
 8000998:	2132      	movs	r1, #50	; 0x32
 800099a:	2003      	movs	r0, #3
 800099c:	f000 ff28 	bl	80017f0 <setTimer>
				enable7SEG = EN1;
 80009a0:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <display_7SEG_automatic+0xf0>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
			break;
 80009a6:	e034      	b.n	8000a12 <display_7SEG_automatic+0xe6>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ae:	481c      	ldr	r0, [pc, #112]	; (8000a20 <display_7SEG_automatic+0xf4>)
 80009b0:	f001 fc11 	bl	80021d6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ba:	4819      	ldr	r0, [pc, #100]	; (8000a20 <display_7SEG_automatic+0xf4>)
 80009bc:	f001 fc0b 	bl	80021d6 <HAL_GPIO_WritePin>
			display7SEG1(countdown2 / 10);
 80009c0:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <display_7SEG_automatic+0x100>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a18      	ldr	r2, [pc, #96]	; (8000a28 <display_7SEG_automatic+0xfc>)
 80009c6:	fb82 1203 	smull	r1, r2, r2, r3
 80009ca:	1092      	asrs	r2, r2, #2
 80009cc:	17db      	asrs	r3, r3, #31
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff fc4f 	bl	8000274 <display7SEG1>
			display7SEG2(countdown2 % 10);
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <display_7SEG_automatic+0x100>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <display_7SEG_automatic+0xfc>)
 80009dc:	fb83 1302 	smull	r1, r3, r3, r2
 80009e0:	1099      	asrs	r1, r3, #2
 80009e2:	17d3      	asrs	r3, r2, #31
 80009e4:	1ac9      	subs	r1, r1, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	440b      	add	r3, r1
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	1ad1      	subs	r1, r2, r3
 80009f0:	4608      	mov	r0, r1
 80009f2:	f7ff fdcf 	bl	8000594 <display7SEG2>
			if(isTimeExpired(3) == 1)
 80009f6:	2003      	movs	r0, #3
 80009f8:	f000 ff12 	bl	8001820 <isTimeExpired>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d109      	bne.n	8000a16 <display_7SEG_automatic+0xea>
				setTimer(3, 50);
 8000a02:	2132      	movs	r1, #50	; 0x32
 8000a04:	2003      	movs	r0, #3
 8000a06:	f000 fef3 	bl	80017f0 <setTimer>
				enable7SEG = EN0;
 8000a0a:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <display_7SEG_automatic+0xf0>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
			break;
 8000a10:	e001      	b.n	8000a16 <display_7SEG_automatic+0xea>
			break;
 8000a12:	bf00      	nop
 8000a14:	e000      	b.n	8000a18 <display_7SEG_automatic+0xec>
			break;
 8000a16:	bf00      	nop
	}
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200000b8 	.word	0x200000b8
 8000a20:	40010800 	.word	0x40010800
 8000a24:	200000c0 	.word	0x200000c0
 8000a28:	66666667 	.word	0x66666667
 8000a2c:	200000c4 	.word	0x200000c4

08000a30 <display_7SEG_manual>:

void display_7SEG_manual()
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
	if (mode == 5)
 8000a34:	4b3c      	ldr	r3, [pc, #240]	; (8000b28 <display_7SEG_manual+0xf8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b05      	cmp	r3, #5
 8000a3a:	d112      	bne.n	8000a62 <display_7SEG_manual+0x32>
	{
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a42:	483a      	ldr	r0, [pc, #232]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000a44:	f001 fbc7 	bl	80021d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a4e:	4837      	ldr	r0, [pc, #220]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000a50:	f001 fbc1 	bl	80021d6 <HAL_GPIO_WritePin>
		display7SEG1(0);
 8000a54:	2000      	movs	r0, #0
 8000a56:	f7ff fc0d 	bl	8000274 <display7SEG1>
		display7SEG2(5);
 8000a5a:	2005      	movs	r0, #5
 8000a5c:	f7ff fd9a 	bl	8000594 <display7SEG2>
		return;
 8000a60:	e060      	b.n	8000b24 <display_7SEG_manual+0xf4>
	}
	switch(enable7SEG)
 8000a62:	4b33      	ldr	r3, [pc, #204]	; (8000b30 <display_7SEG_manual+0x100>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d002      	beq.n	8000a70 <display_7SEG_manual+0x40>
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d022      	beq.n	8000ab4 <display_7SEG_manual+0x84>
				setTimer(3, 50);
				enable7SEG = EN0;
			}
			break;
		default:
			break;
 8000a6e:	e059      	b.n	8000b24 <display_7SEG_manual+0xf4>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a76:	482d      	ldr	r0, [pc, #180]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000a78:	f001 fbad 	bl	80021d6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a82:	482a      	ldr	r0, [pc, #168]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000a84:	f001 fba7 	bl	80021d6 <HAL_GPIO_WritePin>
			display7SEG1(0);
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f7ff fbf3 	bl	8000274 <display7SEG1>
			display7SEG2(mode);
 8000a8e:	4b26      	ldr	r3, [pc, #152]	; (8000b28 <display_7SEG_manual+0xf8>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fd7e 	bl	8000594 <display7SEG2>
			if(isTimeExpired(3) == 1)
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 fec1 	bl	8001820 <isTimeExpired>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d13c      	bne.n	8000b1e <display_7SEG_manual+0xee>
				setTimer(3, 50);
 8000aa4:	2132      	movs	r1, #50	; 0x32
 8000aa6:	2003      	movs	r0, #3
 8000aa8:	f000 fea2 	bl	80017f0 <setTimer>
				enable7SEG = EN1;
 8000aac:	4b20      	ldr	r3, [pc, #128]	; (8000b30 <display_7SEG_manual+0x100>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	601a      	str	r2, [r3, #0]
			break;
 8000ab2:	e034      	b.n	8000b1e <display_7SEG_manual+0xee>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aba:	481c      	ldr	r0, [pc, #112]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000abc:	f001 fb8b 	bl	80021d6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	4819      	ldr	r0, [pc, #100]	; (8000b2c <display_7SEG_manual+0xfc>)
 8000ac8:	f001 fb85 	bl	80021d6 <HAL_GPIO_WritePin>
			display7SEG1(count / 10);
 8000acc:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <display_7SEG_manual+0x104>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a19      	ldr	r2, [pc, #100]	; (8000b38 <display_7SEG_manual+0x108>)
 8000ad2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ad6:	1092      	asrs	r2, r2, #2
 8000ad8:	17db      	asrs	r3, r3, #31
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fbc9 	bl	8000274 <display7SEG1>
			display7SEG2(count % 10);
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <display_7SEG_manual+0x104>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <display_7SEG_manual+0x108>)
 8000ae8:	fb83 1302 	smull	r1, r3, r3, r2
 8000aec:	1099      	asrs	r1, r3, #2
 8000aee:	17d3      	asrs	r3, r2, #31
 8000af0:	1ac9      	subs	r1, r1, r3
 8000af2:	460b      	mov	r3, r1
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	440b      	add	r3, r1
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	1ad1      	subs	r1, r2, r3
 8000afc:	4608      	mov	r0, r1
 8000afe:	f7ff fd49 	bl	8000594 <display7SEG2>
			if(isTimeExpired(3) == 1)
 8000b02:	2003      	movs	r0, #3
 8000b04:	f000 fe8c 	bl	8001820 <isTimeExpired>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d109      	bne.n	8000b22 <display_7SEG_manual+0xf2>
				setTimer(3, 50);
 8000b0e:	2132      	movs	r1, #50	; 0x32
 8000b10:	2003      	movs	r0, #3
 8000b12:	f000 fe6d 	bl	80017f0 <setTimer>
				enable7SEG = EN0;
 8000b16:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <display_7SEG_manual+0x100>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
			break;
 8000b1c:	e001      	b.n	8000b22 <display_7SEG_manual+0xf2>
			break;
 8000b1e:	bf00      	nop
 8000b20:	e000      	b.n	8000b24 <display_7SEG_manual+0xf4>
			break;
 8000b22:	bf00      	nop
	}
}
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000070 	.word	0x20000070
 8000b2c:	40010800 	.word	0x40010800
 8000b30:	200000b8 	.word	0x200000b8
 8000b34:	200000bc 	.word	0x200000bc
 8000b38:	66666667 	.word	0x66666667

08000b3c <fsm_automatic_run>:
 */

#include "fsm_automatic.h"

void fsm_automatic_run()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
	if (mode != 1) return;
 8000b40:	4ba9      	ldr	r3, [pc, #676]	; (8000de8 <fsm_automatic_run+0x2ac>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	f040 8144 	bne.w	8000dd2 <fsm_automatic_run+0x296>
	switch (status1)
 8000b4a:	4ba8      	ldr	r3, [pc, #672]	; (8000dec <fsm_automatic_run+0x2b0>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	2b03      	cmp	r3, #3
 8000b52:	f200 8098 	bhi.w	8000c86 <fsm_automatic_run+0x14a>
 8000b56:	a201      	add	r2, pc, #4	; (adr r2, 8000b5c <fsm_automatic_run+0x20>)
 8000b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b5c:	08000b6d 	.word	0x08000b6d
 8000b60:	08000b9d 	.word	0x08000b9d
 8000b64:	08000beb 	.word	0x08000beb
 8000b68:	08000c39 	.word	0x08000c39
	{
		case INIT:
			turnOffRed1();
 8000b6c:	f000 ff36 	bl	80019dc <turnOffRed1>
			turnOffGreen1();
 8000b70:	f000 ff78 	bl	8001a64 <turnOffGreen1>
			turnOffYellow1();
 8000b74:	f000 ff54 	bl	8001a20 <turnOffYellow1>
			status1 = AUTO_RED;
 8000b78:	4b9c      	ldr	r3, [pc, #624]	; (8000dec <fsm_automatic_run+0x2b0>)
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	601a      	str	r2, [r3, #0]
			countdown1 = timer_red/1000;
 8000b7e:	4b9c      	ldr	r3, [pc, #624]	; (8000df0 <fsm_automatic_run+0x2b4>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a9c      	ldr	r2, [pc, #624]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000b84:	fb82 1203 	smull	r1, r2, r2, r3
 8000b88:	1192      	asrs	r2, r2, #6
 8000b8a:	17db      	asrs	r3, r3, #31
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	4a9a      	ldr	r2, [pc, #616]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000b90:	6013      	str	r3, [r2, #0]
			setTimer(1, 100);
 8000b92:	2164      	movs	r1, #100	; 0x64
 8000b94:	2001      	movs	r0, #1
 8000b96:	f000 fe2b 	bl	80017f0 <setTimer>
			break;
 8000b9a:	e07b      	b.n	8000c94 <fsm_automatic_run+0x158>
		case AUTO_RED:
			turnOnRed1();
 8000b9c:	f000 ff12 	bl	80019c4 <turnOnRed1>
			turnOffGreen1();
 8000ba0:	f000 ff60 	bl	8001a64 <turnOffGreen1>
			turnOffYellow1();
 8000ba4:	f000 ff3c 	bl	8001a20 <turnOffYellow1>
			if (isTimeExpired(1) == 1)
 8000ba8:	2001      	movs	r0, #1
 8000baa:	f000 fe39 	bl	8001820 <isTimeExpired>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d16a      	bne.n	8000c8a <fsm_automatic_run+0x14e>
			{
				countdown1--;
 8000bb4:	4b90      	ldr	r3, [pc, #576]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	4a8f      	ldr	r2, [pc, #572]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000bbc:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000bbe:	2164      	movs	r1, #100	; 0x64
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f000 fe15 	bl	80017f0 <setTimer>
				if (countdown1 <= 0)
 8000bc6:	4b8c      	ldr	r3, [pc, #560]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	dc5d      	bgt.n	8000c8a <fsm_automatic_run+0x14e>
				{
					status1 = AUTO_GREEN;
 8000bce:	4b87      	ldr	r3, [pc, #540]	; (8000dec <fsm_automatic_run+0x2b0>)
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	601a      	str	r2, [r3, #0]
					countdown1 = timer_green/1000;
 8000bd4:	4b89      	ldr	r3, [pc, #548]	; (8000dfc <fsm_automatic_run+0x2c0>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a86      	ldr	r2, [pc, #536]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000bda:	fb82 1203 	smull	r1, r2, r2, r3
 8000bde:	1192      	asrs	r2, r2, #6
 8000be0:	17db      	asrs	r3, r3, #31
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	4a84      	ldr	r2, [pc, #528]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000be6:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000be8:	e04f      	b.n	8000c8a <fsm_automatic_run+0x14e>
		case AUTO_GREEN:
			turnOffRed1();
 8000bea:	f000 fef7 	bl	80019dc <turnOffRed1>
			turnOnGreen1();
 8000bee:	f000 ff2d 	bl	8001a4c <turnOnGreen1>
			turnOffYellow1();
 8000bf2:	f000 ff15 	bl	8001a20 <turnOffYellow1>
			if (isTimeExpired(1) == 1)
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	f000 fe12 	bl	8001820 <isTimeExpired>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d145      	bne.n	8000c8e <fsm_automatic_run+0x152>
			{
				countdown1--;
 8000c02:	4b7d      	ldr	r3, [pc, #500]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	4a7b      	ldr	r2, [pc, #492]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c0a:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000c0c:	2164      	movs	r1, #100	; 0x64
 8000c0e:	2001      	movs	r0, #1
 8000c10:	f000 fdee 	bl	80017f0 <setTimer>
				if (countdown1 <= 0)
 8000c14:	4b78      	ldr	r3, [pc, #480]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	dc38      	bgt.n	8000c8e <fsm_automatic_run+0x152>
				{
					status1 = AUTO_YELLOW;
 8000c1c:	4b73      	ldr	r3, [pc, #460]	; (8000dec <fsm_automatic_run+0x2b0>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	601a      	str	r2, [r3, #0]
					countdown1 = timer_yellow/1000;
 8000c22:	4b77      	ldr	r3, [pc, #476]	; (8000e00 <fsm_automatic_run+0x2c4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a73      	ldr	r2, [pc, #460]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000c28:	fb82 1203 	smull	r1, r2, r2, r3
 8000c2c:	1192      	asrs	r2, r2, #6
 8000c2e:	17db      	asrs	r3, r3, #31
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	4a71      	ldr	r2, [pc, #452]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c34:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000c36:	e02a      	b.n	8000c8e <fsm_automatic_run+0x152>
		case AUTO_YELLOW:
			turnOffRed1();
 8000c38:	f000 fed0 	bl	80019dc <turnOffRed1>
			turnOffGreen1();
 8000c3c:	f000 ff12 	bl	8001a64 <turnOffGreen1>
			turnOnYellow1();
 8000c40:	f000 fee2 	bl	8001a08 <turnOnYellow1>
			if (isTimeExpired(1) == 1)
 8000c44:	2001      	movs	r0, #1
 8000c46:	f000 fdeb 	bl	8001820 <isTimeExpired>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d120      	bne.n	8000c92 <fsm_automatic_run+0x156>
			{
				countdown1--;
 8000c50:	4b69      	ldr	r3, [pc, #420]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	3b01      	subs	r3, #1
 8000c56:	4a68      	ldr	r2, [pc, #416]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c58:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000c5a:	2164      	movs	r1, #100	; 0x64
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f000 fdc7 	bl	80017f0 <setTimer>
				if (countdown1 <= 0)
 8000c62:	4b65      	ldr	r3, [pc, #404]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	dc13      	bgt.n	8000c92 <fsm_automatic_run+0x156>
				{
					status1 = AUTO_RED;
 8000c6a:	4b60      	ldr	r3, [pc, #384]	; (8000dec <fsm_automatic_run+0x2b0>)
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	601a      	str	r2, [r3, #0]
					countdown1 = timer_red/1000;
 8000c70:	4b5f      	ldr	r3, [pc, #380]	; (8000df0 <fsm_automatic_run+0x2b4>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a5f      	ldr	r2, [pc, #380]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000c76:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7a:	1192      	asrs	r2, r2, #6
 8000c7c:	17db      	asrs	r3, r3, #31
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	4a5d      	ldr	r2, [pc, #372]	; (8000df8 <fsm_automatic_run+0x2bc>)
 8000c82:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000c84:	e005      	b.n	8000c92 <fsm_automatic_run+0x156>
		default:
			break;
 8000c86:	bf00      	nop
 8000c88:	e004      	b.n	8000c94 <fsm_automatic_run+0x158>
			break;
 8000c8a:	bf00      	nop
 8000c8c:	e002      	b.n	8000c94 <fsm_automatic_run+0x158>
			break;
 8000c8e:	bf00      	nop
 8000c90:	e000      	b.n	8000c94 <fsm_automatic_run+0x158>
			break;
 8000c92:	bf00      	nop
	}

	switch (status2)
 8000c94:	4b5b      	ldr	r3, [pc, #364]	; (8000e04 <fsm_automatic_run+0x2c8>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	3b01      	subs	r3, #1
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	f200 809b 	bhi.w	8000dd6 <fsm_automatic_run+0x29a>
 8000ca0:	a201      	add	r2, pc, #4	; (adr r2, 8000ca8 <fsm_automatic_run+0x16c>)
 8000ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ca6:	bf00      	nop
 8000ca8:	08000cb9 	.word	0x08000cb9
 8000cac:	08000ce9 	.word	0x08000ce9
 8000cb0:	08000d37 	.word	0x08000d37
 8000cb4:	08000d85 	.word	0x08000d85
		{
			case INIT:
				turnOffRed2();
 8000cb8:	f000 fef6 	bl	8001aa8 <turnOffRed2>
				turnOffGreen2();
 8000cbc:	f000 ff3c 	bl	8001b38 <turnOffGreen2>
				turnOffYellow2();
 8000cc0:	f000 ff16 	bl	8001af0 <turnOffYellow2>
				status2 = AUTO_GREEN;
 8000cc4:	4b4f      	ldr	r3, [pc, #316]	; (8000e04 <fsm_automatic_run+0x2c8>)
 8000cc6:	2203      	movs	r2, #3
 8000cc8:	601a      	str	r2, [r3, #0]
				countdown2 = timer_green/1000;
 8000cca:	4b4c      	ldr	r3, [pc, #304]	; (8000dfc <fsm_automatic_run+0x2c0>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a49      	ldr	r2, [pc, #292]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd4:	1192      	asrs	r2, r2, #6
 8000cd6:	17db      	asrs	r3, r3, #31
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	4a4b      	ldr	r2, [pc, #300]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000cdc:	6013      	str	r3, [r2, #0]
				setTimer(2, 100);
 8000cde:	2164      	movs	r1, #100	; 0x64
 8000ce0:	2002      	movs	r0, #2
 8000ce2:	f000 fd85 	bl	80017f0 <setTimer>
				break;
 8000ce6:	e07d      	b.n	8000de4 <fsm_automatic_run+0x2a8>
			case AUTO_RED:
				turnOnRed2();
 8000ce8:	f000 fed2 	bl	8001a90 <turnOnRed2>
				turnOffGreen2();
 8000cec:	f000 ff24 	bl	8001b38 <turnOffGreen2>
				turnOffYellow2();
 8000cf0:	f000 fefe 	bl	8001af0 <turnOffYellow2>
				if (isTimeExpired(2) == 1)
 8000cf4:	2002      	movs	r0, #2
 8000cf6:	f000 fd93 	bl	8001820 <isTimeExpired>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d16c      	bne.n	8000dda <fsm_automatic_run+0x29e>
				{
					countdown2--;
 8000d00:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	3b01      	subs	r3, #1
 8000d06:	4a40      	ldr	r2, [pc, #256]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d08:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000d0a:	2164      	movs	r1, #100	; 0x64
 8000d0c:	2002      	movs	r0, #2
 8000d0e:	f000 fd6f 	bl	80017f0 <setTimer>
					if (countdown2 == 0)
 8000d12:	4b3d      	ldr	r3, [pc, #244]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d15f      	bne.n	8000dda <fsm_automatic_run+0x29e>
					{
						status2 = AUTO_GREEN;
 8000d1a:	4b3a      	ldr	r3, [pc, #232]	; (8000e04 <fsm_automatic_run+0x2c8>)
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	601a      	str	r2, [r3, #0]
						countdown2 = timer_green/1000;
 8000d20:	4b36      	ldr	r3, [pc, #216]	; (8000dfc <fsm_automatic_run+0x2c0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a33      	ldr	r2, [pc, #204]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000d26:	fb82 1203 	smull	r1, r2, r2, r3
 8000d2a:	1192      	asrs	r2, r2, #6
 8000d2c:	17db      	asrs	r3, r3, #31
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	4a35      	ldr	r2, [pc, #212]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d32:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000d34:	e051      	b.n	8000dda <fsm_automatic_run+0x29e>
			case AUTO_GREEN:
				turnOffRed2();
 8000d36:	f000 feb7 	bl	8001aa8 <turnOffRed2>
				turnOnGreen2();
 8000d3a:	f000 fef1 	bl	8001b20 <turnOnGreen2>
				turnOffYellow2();
 8000d3e:	f000 fed7 	bl	8001af0 <turnOffYellow2>
				if (isTimeExpired(2) == 1)
 8000d42:	2002      	movs	r0, #2
 8000d44:	f000 fd6c 	bl	8001820 <isTimeExpired>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d147      	bne.n	8000dde <fsm_automatic_run+0x2a2>
				{
					countdown2--;
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	4a2c      	ldr	r2, [pc, #176]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d56:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000d58:	2164      	movs	r1, #100	; 0x64
 8000d5a:	2002      	movs	r0, #2
 8000d5c:	f000 fd48 	bl	80017f0 <setTimer>
					if (countdown2 == 0)
 8000d60:	4b29      	ldr	r3, [pc, #164]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d13a      	bne.n	8000dde <fsm_automatic_run+0x2a2>
					{
						status2 = AUTO_YELLOW;
 8000d68:	4b26      	ldr	r3, [pc, #152]	; (8000e04 <fsm_automatic_run+0x2c8>)
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	601a      	str	r2, [r3, #0]
						countdown2 = timer_yellow/1000;
 8000d6e:	4b24      	ldr	r3, [pc, #144]	; (8000e00 <fsm_automatic_run+0x2c4>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a20      	ldr	r2, [pc, #128]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000d74:	fb82 1203 	smull	r1, r2, r2, r3
 8000d78:	1192      	asrs	r2, r2, #6
 8000d7a:	17db      	asrs	r3, r3, #31
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	4a22      	ldr	r2, [pc, #136]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d80:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000d82:	e02c      	b.n	8000dde <fsm_automatic_run+0x2a2>
			case AUTO_YELLOW:
				turnOffRed2();
 8000d84:	f000 fe90 	bl	8001aa8 <turnOffRed2>
				turnOffGreen2();
 8000d88:	f000 fed6 	bl	8001b38 <turnOffGreen2>
				turnOnYellow2();
 8000d8c:	f000 fea4 	bl	8001ad8 <turnOnYellow2>
				if (isTimeExpired(2) == 1)
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 fd45 	bl	8001820 <isTimeExpired>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d122      	bne.n	8000de2 <fsm_automatic_run+0x2a6>
				{
					countdown2--;
 8000d9c:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	3b01      	subs	r3, #1
 8000da2:	4a19      	ldr	r2, [pc, #100]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000da4:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000da6:	2164      	movs	r1, #100	; 0x64
 8000da8:	2002      	movs	r0, #2
 8000daa:	f000 fd21 	bl	80017f0 <setTimer>
					if (countdown2 == 0)
 8000dae:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d115      	bne.n	8000de2 <fsm_automatic_run+0x2a6>
					{
						status2 = AUTO_RED;
 8000db6:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <fsm_automatic_run+0x2c8>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	601a      	str	r2, [r3, #0]
						countdown2 = timer_red/1000;
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <fsm_automatic_run+0x2b4>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0c      	ldr	r2, [pc, #48]	; (8000df4 <fsm_automatic_run+0x2b8>)
 8000dc2:	fb82 1203 	smull	r1, r2, r2, r3
 8000dc6:	1192      	asrs	r2, r2, #6
 8000dc8:	17db      	asrs	r3, r3, #31
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	4a0e      	ldr	r2, [pc, #56]	; (8000e08 <fsm_automatic_run+0x2cc>)
 8000dce:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000dd0:	e007      	b.n	8000de2 <fsm_automatic_run+0x2a6>
	if (mode != 1) return;
 8000dd2:	bf00      	nop
 8000dd4:	e006      	b.n	8000de4 <fsm_automatic_run+0x2a8>
			default:
				break;
 8000dd6:	bf00      	nop
 8000dd8:	e004      	b.n	8000de4 <fsm_automatic_run+0x2a8>
				break;
 8000dda:	bf00      	nop
 8000ddc:	e002      	b.n	8000de4 <fsm_automatic_run+0x2a8>
				break;
 8000dde:	bf00      	nop
 8000de0:	e000      	b.n	8000de4 <fsm_automatic_run+0x2a8>
				break;
 8000de2:	bf00      	nop
		}
}
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000070 	.word	0x20000070
 8000dec:	20000068 	.word	0x20000068
 8000df0:	20000074 	.word	0x20000074
 8000df4:	10624dd3 	.word	0x10624dd3
 8000df8:	200000c0 	.word	0x200000c0
 8000dfc:	2000007c 	.word	0x2000007c
 8000e00:	20000078 	.word	0x20000078
 8000e04:	2000006c 	.word	0x2000006c
 8000e08:	200000c4 	.word	0x200000c4

08000e0c <fsm_config>:
 */

#include "fsm_config.h"

void fsm_config()
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	switch(mode)
 8000e10:	4bb2      	ldr	r3, [pc, #712]	; (80010dc <fsm_config+0x2d0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	3b01      	subs	r3, #1
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	f200 8150 	bhi.w	80010bc <fsm_config+0x2b0>
 8000e1c:	a201      	add	r2, pc, #4	; (adr r2, 8000e24 <fsm_config+0x18>)
 8000e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e22:	bf00      	nop
 8000e24:	08000e39 	.word	0x08000e39
 8000e28:	08000e89 	.word	0x08000e89
 8000e2c:	08000f37 	.word	0x08000f37
 8000e30:	08000fe3 	.word	0x08000fe3
 8000e34:	08001093 	.word	0x08001093
	{
	  case 1:  // Autorun
		  display_7SEG_automatic();
 8000e38:	f7ff fd78 	bl	800092c <display_7SEG_automatic>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f7ff f985 	bl	800014c <isButtonPressed>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d10f      	bne.n	8000e68 <fsm_config+0x5c>
		  {
			setTimer(4, 50);
 8000e48:	2132      	movs	r1, #50	; 0x32
 8000e4a:	2004      	movs	r0, #4
 8000e4c:	f000 fcd0 	bl	80017f0 <setTimer>
			mode = 2;
 8000e50:	4ba2      	ldr	r3, [pc, #648]	; (80010dc <fsm_config+0x2d0>)
 8000e52:	2202      	movs	r2, #2
 8000e54:	601a      	str	r2, [r3, #0]
			count = 1;
 8000e56:	4ba2      	ldr	r3, [pc, #648]	; (80010e0 <fsm_config+0x2d4>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	601a      	str	r2, [r3, #0]
			turnOffAll();
 8000e5c:	f000 fe84 	bl	8001b68 <turnOffAll>
			setTimer(3, 50);
 8000e60:	2132      	movs	r1, #50	; 0x32
 8000e62:	2003      	movs	r0, #3
 8000e64:	f000 fcc4 	bl	80017f0 <setTimer>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 8000e68:	2003      	movs	r0, #3
 8000e6a:	f7ff f96f 	bl	800014c <isButtonPressed>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	f040 8127 	bne.w	80010c4 <fsm_config+0x2b8>
		  {
		      mode = 5;
 8000e76:	4b99      	ldr	r3, [pc, #612]	; (80010dc <fsm_config+0x2d0>)
 8000e78:	2205      	movs	r2, #5
 8000e7a:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 8000e7c:	4b99      	ldr	r3, [pc, #612]	; (80010e4 <fsm_config+0x2d8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 8000e82:	f000 fe71 	bl	8001b68 <turnOffAll>
		  }
		  break;
 8000e86:	e11d      	b.n	80010c4 <fsm_config+0x2b8>
	  case 2:  // Red light
		  if(isTimeExpired(4) == 1)
 8000e88:	2004      	movs	r0, #4
 8000e8a:	f000 fcc9 	bl	8001820 <isTimeExpired>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d107      	bne.n	8000ea4 <fsm_config+0x98>
		  {
			  setTimer(4, 50);
 8000e94:	2132      	movs	r1, #50	; 0x32
 8000e96:	2004      	movs	r0, #4
 8000e98:	f000 fcaa 	bl	80017f0 <setTimer>
			  toggleRed1();
 8000e9c:	f000 fdaa 	bl	80019f4 <toggleRed1>
			  toggleRed2();
 8000ea0:	f000 fe0e 	bl	8001ac0 <toggleRed2>
		  }
		  if(isButtonPressed(1) == 1) // Button 2 pressed
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f7ff f951 	bl	800014c <isButtonPressed>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d10b      	bne.n	8000ec8 <fsm_config+0xbc>
		  {
			  count++;
 8000eb0:	4b8b      	ldr	r3, [pc, #556]	; (80010e0 <fsm_config+0x2d4>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a8a      	ldr	r2, [pc, #552]	; (80010e0 <fsm_config+0x2d4>)
 8000eb8:	6013      	str	r3, [r2, #0]
			  if (count > 99) count = 0;
 8000eba:	4b89      	ldr	r3, [pc, #548]	; (80010e0 <fsm_config+0x2d4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b63      	cmp	r3, #99	; 0x63
 8000ec0:	dd02      	ble.n	8000ec8 <fsm_config+0xbc>
 8000ec2:	4b87      	ldr	r3, [pc, #540]	; (80010e0 <fsm_config+0x2d4>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
		  }
		  if(isButtonPressed(2) == 1) // Button 3 pressed
 8000ec8:	2002      	movs	r0, #2
 8000eca:	f7ff f93f 	bl	800014c <isButtonPressed>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d10a      	bne.n	8000eea <fsm_config+0xde>
		  {
			  timer_red = count * 1000;
 8000ed4:	4b82      	ldr	r3, [pc, #520]	; (80010e0 <fsm_config+0x2d4>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000edc:	fb02 f303 	mul.w	r3, r2, r3
 8000ee0:	4a81      	ldr	r2, [pc, #516]	; (80010e8 <fsm_config+0x2dc>)
 8000ee2:	6013      	str	r3, [r2, #0]
			  count = 1;
 8000ee4:	4b7e      	ldr	r3, [pc, #504]	; (80010e0 <fsm_config+0x2d4>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
		  }
		  display_7SEG_manual();
 8000eea:	f7ff fda1 	bl	8000a30 <display_7SEG_manual>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff f92c 	bl	800014c <isButtonPressed>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d10d      	bne.n	8000f16 <fsm_config+0x10a>
		  {
			  setTimer(4, 50);
 8000efa:	2132      	movs	r1, #50	; 0x32
 8000efc:	2004      	movs	r0, #4
 8000efe:	f000 fc77 	bl	80017f0 <setTimer>
			  mode = 3;
 8000f02:	4b76      	ldr	r3, [pc, #472]	; (80010dc <fsm_config+0x2d0>)
 8000f04:	2203      	movs	r2, #3
 8000f06:	601a      	str	r2, [r3, #0]
			  count = 1;
 8000f08:	4b75      	ldr	r3, [pc, #468]	; (80010e0 <fsm_config+0x2d4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
			  turnOffRed1();
 8000f0e:	f000 fd65 	bl	80019dc <turnOffRed1>
			  turnOffRed2();
 8000f12:	f000 fdc9 	bl	8001aa8 <turnOffRed2>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 8000f16:	2003      	movs	r0, #3
 8000f18:	f7ff f918 	bl	800014c <isButtonPressed>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	f040 80d2 	bne.w	80010c8 <fsm_config+0x2bc>
		  {
		      mode = 5;
 8000f24:	4b6d      	ldr	r3, [pc, #436]	; (80010dc <fsm_config+0x2d0>)
 8000f26:	2205      	movs	r2, #5
 8000f28:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 8000f2a:	4b6e      	ldr	r3, [pc, #440]	; (80010e4 <fsm_config+0x2d8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 8000f30:	f000 fe1a 	bl	8001b68 <turnOffAll>
		  }
		  break;
 8000f34:	e0c8      	b.n	80010c8 <fsm_config+0x2bc>
	  case 3:  // Yellow light
		 if(isTimeExpired(4) == 1)
 8000f36:	2004      	movs	r0, #4
 8000f38:	f000 fc72 	bl	8001820 <isTimeExpired>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d107      	bne.n	8000f52 <fsm_config+0x146>
		 {
			 setTimer(4, 50);
 8000f42:	2132      	movs	r1, #50	; 0x32
 8000f44:	2004      	movs	r0, #4
 8000f46:	f000 fc53 	bl	80017f0 <setTimer>
			 toggleYellow1();
 8000f4a:	f000 fd75 	bl	8001a38 <toggleYellow1>
			 toggleYellow2();
 8000f4e:	f000 fddb 	bl	8001b08 <toggleYellow2>
		 }
		 if(isButtonPressed(1) == 1) // Button 2 pressed
 8000f52:	2001      	movs	r0, #1
 8000f54:	f7ff f8fa 	bl	800014c <isButtonPressed>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d10b      	bne.n	8000f76 <fsm_config+0x16a>
		 {
			 count++;
 8000f5e:	4b60      	ldr	r3, [pc, #384]	; (80010e0 <fsm_config+0x2d4>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	3301      	adds	r3, #1
 8000f64:	4a5e      	ldr	r2, [pc, #376]	; (80010e0 <fsm_config+0x2d4>)
 8000f66:	6013      	str	r3, [r2, #0]
			 if (count > 99) { count = 0; }
 8000f68:	4b5d      	ldr	r3, [pc, #372]	; (80010e0 <fsm_config+0x2d4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b63      	cmp	r3, #99	; 0x63
 8000f6e:	dd02      	ble.n	8000f76 <fsm_config+0x16a>
 8000f70:	4b5b      	ldr	r3, [pc, #364]	; (80010e0 <fsm_config+0x2d4>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
		 }
		 if(isButtonPressed(2) == 1) // Button 3 pressed
 8000f76:	2002      	movs	r0, #2
 8000f78:	f7ff f8e8 	bl	800014c <isButtonPressed>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d10a      	bne.n	8000f98 <fsm_config+0x18c>
		 {
			 timer_yellow = count*1000;
 8000f82:	4b57      	ldr	r3, [pc, #348]	; (80010e0 <fsm_config+0x2d4>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f8a:	fb02 f303 	mul.w	r3, r2, r3
 8000f8e:	4a57      	ldr	r2, [pc, #348]	; (80010ec <fsm_config+0x2e0>)
 8000f90:	6013      	str	r3, [r2, #0]
			 count = 1;
 8000f92:	4b53      	ldr	r3, [pc, #332]	; (80010e0 <fsm_config+0x2d4>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	601a      	str	r2, [r3, #0]
		 }
		 display_7SEG_manual();
 8000f98:	f7ff fd4a 	bl	8000a30 <display_7SEG_manual>
		 if(isButtonPressed(0) == 1) // Button 1 pressed
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	f7ff f8d5 	bl	800014c <isButtonPressed>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d10d      	bne.n	8000fc4 <fsm_config+0x1b8>
		 {
			 setTimer(4, 50);
 8000fa8:	2132      	movs	r1, #50	; 0x32
 8000faa:	2004      	movs	r0, #4
 8000fac:	f000 fc20 	bl	80017f0 <setTimer>
			 mode = 4;
 8000fb0:	4b4a      	ldr	r3, [pc, #296]	; (80010dc <fsm_config+0x2d0>)
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	601a      	str	r2, [r3, #0]
			 count = 1;
 8000fb6:	4b4a      	ldr	r3, [pc, #296]	; (80010e0 <fsm_config+0x2d4>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
			 turnOffYellow1();
 8000fbc:	f000 fd30 	bl	8001a20 <turnOffYellow1>
			 turnOffYellow2();
 8000fc0:	f000 fd96 	bl	8001af0 <turnOffYellow2>
		 }
		 if (isButtonPressed(3) == 1) // Button4 -> manual
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f7ff f8c1 	bl	800014c <isButtonPressed>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d17d      	bne.n	80010cc <fsm_config+0x2c0>
		 {
		     mode = 5;
 8000fd0:	4b42      	ldr	r3, [pc, #264]	; (80010dc <fsm_config+0x2d0>)
 8000fd2:	2205      	movs	r2, #5
 8000fd4:	601a      	str	r2, [r3, #0]
		     manual_status = MANUAL_IDLE;
 8000fd6:	4b43      	ldr	r3, [pc, #268]	; (80010e4 <fsm_config+0x2d8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
		     turnOffAll();
 8000fdc:	f000 fdc4 	bl	8001b68 <turnOffAll>
		 }
		 break;
 8000fe0:	e074      	b.n	80010cc <fsm_config+0x2c0>
	  case 4:  // Green light
		  if(isTimeExpired(4) == 1)
 8000fe2:	2004      	movs	r0, #4
 8000fe4:	f000 fc1c 	bl	8001820 <isTimeExpired>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d107      	bne.n	8000ffe <fsm_config+0x1f2>
		  {
			  setTimer(4, 50);
 8000fee:	2132      	movs	r1, #50	; 0x32
 8000ff0:	2004      	movs	r0, #4
 8000ff2:	f000 fbfd 	bl	80017f0 <setTimer>
			  toggleGreen1();
 8000ff6:	f000 fd41 	bl	8001a7c <toggleGreen1>
			  toggleGreen2();
 8000ffa:	f000 fda9 	bl	8001b50 <toggleGreen2>
		  }
		  if(isButtonPressed(1) == 1) // Button 2 pressed
 8000ffe:	2001      	movs	r0, #1
 8001000:	f7ff f8a4 	bl	800014c <isButtonPressed>
 8001004:	4603      	mov	r3, r0
 8001006:	2b01      	cmp	r3, #1
 8001008:	d10b      	bne.n	8001022 <fsm_config+0x216>
		  {
			  count++;
 800100a:	4b35      	ldr	r3, [pc, #212]	; (80010e0 <fsm_config+0x2d4>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	4a33      	ldr	r2, [pc, #204]	; (80010e0 <fsm_config+0x2d4>)
 8001012:	6013      	str	r3, [r2, #0]
			  if (count > 99) { count = 0; }
 8001014:	4b32      	ldr	r3, [pc, #200]	; (80010e0 <fsm_config+0x2d4>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b63      	cmp	r3, #99	; 0x63
 800101a:	dd02      	ble.n	8001022 <fsm_config+0x216>
 800101c:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <fsm_config+0x2d4>)
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
		  }
		  if(isButtonPressed(2) == 1) // Button 3 pressed
 8001022:	2002      	movs	r0, #2
 8001024:	f7ff f892 	bl	800014c <isButtonPressed>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d10a      	bne.n	8001044 <fsm_config+0x238>
		  {
			  timer_green = count*1000;
 800102e:	4b2c      	ldr	r3, [pc, #176]	; (80010e0 <fsm_config+0x2d4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001036:	fb02 f303 	mul.w	r3, r2, r3
 800103a:	4a2d      	ldr	r2, [pc, #180]	; (80010f0 <fsm_config+0x2e4>)
 800103c:	6013      	str	r3, [r2, #0]
			  count = 1;
 800103e:	4b28      	ldr	r3, [pc, #160]	; (80010e0 <fsm_config+0x2d4>)
 8001040:	2201      	movs	r2, #1
 8001042:	601a      	str	r2, [r3, #0]
		  }
		  display_7SEG_manual();
 8001044:	f7ff fcf4 	bl	8000a30 <display_7SEG_manual>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff f87f 	bl	800014c <isButtonPressed>
 800104e:	4603      	mov	r3, r0
 8001050:	2b01      	cmp	r3, #1
 8001052:	d10f      	bne.n	8001074 <fsm_config+0x268>
		  {
			  mode = 1;
 8001054:	4b21      	ldr	r3, [pc, #132]	; (80010dc <fsm_config+0x2d0>)
 8001056:	2201      	movs	r2, #1
 8001058:	601a      	str	r2, [r3, #0]
			  count = 1;
 800105a:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <fsm_config+0x2d4>)
 800105c:	2201      	movs	r2, #1
 800105e:	601a      	str	r2, [r3, #0]
			  status1 = INIT;
 8001060:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <fsm_config+0x2e8>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]
			  status2 = INIT;
 8001066:	4b24      	ldr	r3, [pc, #144]	; (80010f8 <fsm_config+0x2ec>)
 8001068:	2201      	movs	r2, #1
 800106a:	601a      	str	r2, [r3, #0]
			  turnOffGreen1();
 800106c:	f000 fcfa 	bl	8001a64 <turnOffGreen1>
			  turnOffGreen2();
 8001070:	f000 fd62 	bl	8001b38 <turnOffGreen2>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 8001074:	2003      	movs	r0, #3
 8001076:	f7ff f869 	bl	800014c <isButtonPressed>
 800107a:	4603      	mov	r3, r0
 800107c:	2b01      	cmp	r3, #1
 800107e:	d127      	bne.n	80010d0 <fsm_config+0x2c4>
		  {
		      mode = 5;
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <fsm_config+0x2d0>)
 8001082:	2205      	movs	r2, #5
 8001084:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 8001086:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <fsm_config+0x2d8>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 800108c:	f000 fd6c 	bl	8001b68 <turnOffAll>
		  }
		  break;
 8001090:	e01e      	b.n	80010d0 <fsm_config+0x2c4>
	  case 5:
		  //fsm_manual_run();
		  if (isButtonPressed(3) == 1)
 8001092:	2003      	movs	r0, #3
 8001094:	f7ff f85a 	bl	800014c <isButtonPressed>
 8001098:	4603      	mov	r3, r0
 800109a:	2b01      	cmp	r3, #1
 800109c:	d11a      	bne.n	80010d4 <fsm_config+0x2c8>
		  {
			  mode = 1;
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <fsm_config+0x2d0>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	601a      	str	r2, [r3, #0]
			  manual_status = MANUAL_IDLE;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <fsm_config+0x2d8>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
			  status1 = INIT;
 80010aa:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <fsm_config+0x2e8>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	601a      	str	r2, [r3, #0]
			  status2 = INIT;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <fsm_config+0x2ec>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]
			  turnOffAll();
 80010b6:	f000 fd57 	bl	8001b68 <turnOffAll>
		  }
		  break;
 80010ba:	e00b      	b.n	80010d4 <fsm_config+0x2c8>
	  default:
		  mode = 1;
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <fsm_config+0x2d0>)
 80010be:	2201      	movs	r2, #1
 80010c0:	601a      	str	r2, [r3, #0]
		  break;
 80010c2:	e008      	b.n	80010d6 <fsm_config+0x2ca>
		  break;
 80010c4:	bf00      	nop
 80010c6:	e006      	b.n	80010d6 <fsm_config+0x2ca>
		  break;
 80010c8:	bf00      	nop
 80010ca:	e004      	b.n	80010d6 <fsm_config+0x2ca>
		 break;
 80010cc:	bf00      	nop
 80010ce:	e002      	b.n	80010d6 <fsm_config+0x2ca>
		  break;
 80010d0:	bf00      	nop
 80010d2:	e000      	b.n	80010d6 <fsm_config+0x2ca>
		  break;
 80010d4:	bf00      	nop
	}
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000070 	.word	0x20000070
 80010e0:	200000bc 	.word	0x200000bc
 80010e4:	200000c8 	.word	0x200000c8
 80010e8:	20000074 	.word	0x20000074
 80010ec:	20000078 	.word	0x20000078
 80010f0:	2000007c 	.word	0x2000007c
 80010f4:	20000068 	.word	0x20000068
 80010f8:	2000006c 	.word	0x2000006c

080010fc <fsm_manual_run>:
 */

#include "fsm_manual.h"

void fsm_manual_run()
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	if (mode != 5) return;
 8001100:	4b3c      	ldr	r3, [pc, #240]	; (80011f4 <fsm_manual_run+0xf8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b05      	cmp	r3, #5
 8001106:	d16d      	bne.n	80011e4 <fsm_manual_run+0xe8>
    switch (manual_status)
 8001108:	4b3b      	ldr	r3, [pc, #236]	; (80011f8 <fsm_manual_run+0xfc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b02      	cmp	r3, #2
 800110e:	d04d      	beq.n	80011ac <fsm_manual_run+0xb0>
 8001110:	2b02      	cmp	r3, #2
 8001112:	dc63      	bgt.n	80011dc <fsm_manual_run+0xe0>
 8001114:	2b00      	cmp	r3, #0
 8001116:	d002      	beq.n	800111e <fsm_manual_run+0x22>
 8001118:	2b01      	cmp	r3, #1
 800111a:	d02f      	beq.n	800117c <fsm_manual_run+0x80>
 800111c:	e05e      	b.n	80011dc <fsm_manual_run+0xe0>
    {
        case MANUAL_IDLE:
            // When enter manual, turn off all
            turnOffAll();
 800111e:	f000 fd23 	bl	8001b68 <turnOffAll>
            display_7SEG_manual();
 8001122:	f7ff fc85 	bl	8000a30 <display_7SEG_manual>

            // Button 2: Red 1 on
            if (isButtonPressed(1) == 1)
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff f810 	bl	800014c <isButtonPressed>
 800112c:	4603      	mov	r3, r0
 800112e:	2b01      	cmp	r3, #1
 8001130:	d10e      	bne.n	8001150 <fsm_manual_run+0x54>
            {
                manual_status = MANUAL_RED;
 8001132:	4b31      	ldr	r3, [pc, #196]	; (80011f8 <fsm_manual_run+0xfc>)
 8001134:	2201      	movs	r2, #1
 8001136:	601a      	str	r2, [r3, #0]
                turnOnRed1();
 8001138:	f000 fc44 	bl	80019c4 <turnOnRed1>
                turnOffGreen1();
 800113c:	f000 fc92 	bl	8001a64 <turnOffGreen1>
                turnOffYellow1();
 8001140:	f000 fc6e 	bl	8001a20 <turnOffYellow1>

                turnOffRed2();
 8001144:	f000 fcb0 	bl	8001aa8 <turnOffRed2>
                turnOnGreen2();
 8001148:	f000 fcea 	bl	8001b20 <turnOnGreen2>
                turnOffYellow2();
 800114c:	f000 fcd0 	bl	8001af0 <turnOffYellow2>
            }

            // Button 3: Green 1 on
            if (isButtonPressed(2) == 1)
 8001150:	2002      	movs	r0, #2
 8001152:	f7fe fffb 	bl	800014c <isButtonPressed>
 8001156:	4603      	mov	r3, r0
 8001158:	2b01      	cmp	r3, #1
 800115a:	d145      	bne.n	80011e8 <fsm_manual_run+0xec>
            {
                manual_status = MANUAL_GREEN;
 800115c:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <fsm_manual_run+0xfc>)
 800115e:	2202      	movs	r2, #2
 8001160:	601a      	str	r2, [r3, #0]
                turnOffRed1();
 8001162:	f000 fc3b 	bl	80019dc <turnOffRed1>
                turnOnGreen1();
 8001166:	f000 fc71 	bl	8001a4c <turnOnGreen1>
                turnOffYellow1();
 800116a:	f000 fc59 	bl	8001a20 <turnOffYellow1>

                turnOnRed2();
 800116e:	f000 fc8f 	bl	8001a90 <turnOnRed2>
                turnOffGreen2();
 8001172:	f000 fce1 	bl	8001b38 <turnOffGreen2>
                turnOffYellow2();
 8001176:	f000 fcbb 	bl	8001af0 <turnOffYellow2>
            }

            break;
 800117a:	e035      	b.n	80011e8 <fsm_manual_run+0xec>

        case MANUAL_RED:
            display_7SEG_manual();
 800117c:	f7ff fc58 	bl	8000a30 <display_7SEG_manual>

            if (isButtonPressed(2) == 1)
 8001180:	2002      	movs	r0, #2
 8001182:	f7fe ffe3 	bl	800014c <isButtonPressed>
 8001186:	4603      	mov	r3, r0
 8001188:	2b01      	cmp	r3, #1
 800118a:	d12f      	bne.n	80011ec <fsm_manual_run+0xf0>
            {
                manual_status = MANUAL_GREEN;
 800118c:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <fsm_manual_run+0xfc>)
 800118e:	2202      	movs	r2, #2
 8001190:	601a      	str	r2, [r3, #0]

                turnOffRed1();
 8001192:	f000 fc23 	bl	80019dc <turnOffRed1>
                turnOnGreen1();
 8001196:	f000 fc59 	bl	8001a4c <turnOnGreen1>
                turnOffYellow1();
 800119a:	f000 fc41 	bl	8001a20 <turnOffYellow1>

                turnOnRed2();
 800119e:	f000 fc77 	bl	8001a90 <turnOnRed2>
                turnOffGreen2();
 80011a2:	f000 fcc9 	bl	8001b38 <turnOffGreen2>
                turnOffYellow2();
 80011a6:	f000 fca3 	bl	8001af0 <turnOffYellow2>
            }
            break;
 80011aa:	e01f      	b.n	80011ec <fsm_manual_run+0xf0>

        case MANUAL_GREEN:
            display_7SEG_manual();
 80011ac:	f7ff fc40 	bl	8000a30 <display_7SEG_manual>

            if (isButtonPressed(1) == 1)
 80011b0:	2001      	movs	r0, #1
 80011b2:	f7fe ffcb 	bl	800014c <isButtonPressed>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d119      	bne.n	80011f0 <fsm_manual_run+0xf4>
            {
                manual_status = MANUAL_RED;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <fsm_manual_run+0xfc>)
 80011be:	2201      	movs	r2, #1
 80011c0:	601a      	str	r2, [r3, #0]

                turnOnRed1();
 80011c2:	f000 fbff 	bl	80019c4 <turnOnRed1>
                turnOffGreen1();
 80011c6:	f000 fc4d 	bl	8001a64 <turnOffGreen1>
                turnOffYellow1();
 80011ca:	f000 fc29 	bl	8001a20 <turnOffYellow1>

                turnOffRed2();
 80011ce:	f000 fc6b 	bl	8001aa8 <turnOffRed2>
                turnOnGreen2();
 80011d2:	f000 fca5 	bl	8001b20 <turnOnGreen2>
                turnOffYellow2();
 80011d6:	f000 fc8b 	bl	8001af0 <turnOffYellow2>
            }
            break;
 80011da:	e009      	b.n	80011f0 <fsm_manual_run+0xf4>

        default:
            manual_status = MANUAL_IDLE;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <fsm_manual_run+0xfc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
            break;
 80011e2:	e006      	b.n	80011f2 <fsm_manual_run+0xf6>
	if (mode != 5) return;
 80011e4:	bf00      	nop
 80011e6:	e004      	b.n	80011f2 <fsm_manual_run+0xf6>
            break;
 80011e8:	bf00      	nop
 80011ea:	e002      	b.n	80011f2 <fsm_manual_run+0xf6>
            break;
 80011ec:	bf00      	nop
 80011ee:	e000      	b.n	80011f2 <fsm_manual_run+0xf6>
            break;
 80011f0:	bf00      	nop
    }
}
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000070 	.word	0x20000070
 80011f8:	200000c8 	.word	0x200000c8

080011fc <ledBlinky>:
 */

#include "led_blinky.h"

void ledBlinky()
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001200:	2120      	movs	r1, #32
 8001202:	4802      	ldr	r0, [pc, #8]	; (800120c <ledBlinky+0x10>)
 8001204:	f000 ffff 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40010800 	.word	0x40010800

08001210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001214:	f000 fcde 	bl	8001bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001218:	f000 f856 	bl	80012c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800121c:	f000 f8dc 	bl	80013d8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001220:	f000 f88e 	bl	8001340 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001224:	481e      	ldr	r0, [pc, #120]	; (80012a0 <main+0x90>)
 8001226:	f001 fc33 	bl	8002a90 <HAL_TIM_Base_Start_IT>

  SCH_Init();   // Initialize scheduler
 800122a:	f000 fa15 	bl	8001658 <SCH_Init>

  // Led Blinky
  SCH_Add_Task(ledBlinky, 0, 1000);
 800122e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001232:	2100      	movs	r1, #0
 8001234:	481b      	ldr	r0, [pc, #108]	; (80012a4 <main+0x94>)
 8001236:	f000 fa1f 	bl	8001678 <SCH_Add_Task>

  // Device Driver
  setTimer(3, 50); // Blink 7SEG and single LEDs when moding
 800123a:	2132      	movs	r1, #50	; 0x32
 800123c:	2003      	movs	r0, #3
 800123e:	f000 fad7 	bl	80017f0 <setTimer>
  SCH_Add_Task(timerRun, 0, 10);      // Update timer per 10ms
 8001242:	220a      	movs	r2, #10
 8001244:	2100      	movs	r1, #0
 8001246:	4818      	ldr	r0, [pc, #96]	; (80012a8 <main+0x98>)
 8001248:	f000 fa16 	bl	8001678 <SCH_Add_Task>
  SCH_Add_Task(readButton, 0, 10);    // Read button per 10ms
 800124c:	220a      	movs	r2, #10
 800124e:	2100      	movs	r1, #0
 8001250:	4816      	ldr	r0, [pc, #88]	; (80012ac <main+0x9c>)
 8001252:	f000 fa11 	bl	8001678 <SCH_Add_Task>

  // FSM
  status1 = INIT;
 8001256:	4b16      	ldr	r3, [pc, #88]	; (80012b0 <main+0xa0>)
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
  status2 = INIT;
 800125c:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <main+0xa4>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001268:	4813      	ldr	r0, [pc, #76]	; (80012b8 <main+0xa8>)
 800126a:	f000 ffb4 	bl	80021d6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001274:	4810      	ldr	r0, [pc, #64]	; (80012b8 <main+0xa8>)
 8001276:	f000 ffae 	bl	80021d6 <HAL_GPIO_WritePin>
  SCH_Add_Task(fsm_automatic_run, 0, 100);
 800127a:	2264      	movs	r2, #100	; 0x64
 800127c:	2100      	movs	r1, #0
 800127e:	480f      	ldr	r0, [pc, #60]	; (80012bc <main+0xac>)
 8001280:	f000 f9fa 	bl	8001678 <SCH_Add_Task>
  SCH_Add_Task(fsm_config, 0, 100);
 8001284:	2264      	movs	r2, #100	; 0x64
 8001286:	2100      	movs	r1, #0
 8001288:	480d      	ldr	r0, [pc, #52]	; (80012c0 <main+0xb0>)
 800128a:	f000 f9f5 	bl	8001678 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 100);
 800128e:	2264      	movs	r2, #100	; 0x64
 8001290:	2100      	movs	r1, #0
 8001292:	480c      	ldr	r0, [pc, #48]	; (80012c4 <main+0xb4>)
 8001294:	f000 f9f0 	bl	8001678 <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Tasks();
 8001298:	f000 fa90 	bl	80017bc <SCH_Dispatch_Tasks>
 800129c:	e7fc      	b.n	8001298 <main+0x88>
 800129e:	bf00      	nop
 80012a0:	200002b4 	.word	0x200002b4
 80012a4:	080011fd 	.word	0x080011fd
 80012a8:	08001849 	.word	0x08001849
 80012ac:	08000181 	.word	0x08000181
 80012b0:	20000068 	.word	0x20000068
 80012b4:	2000006c 	.word	0x2000006c
 80012b8:	40010800 	.word	0x40010800
 80012bc:	08000b3d 	.word	0x08000b3d
 80012c0:	08000e0d 	.word	0x08000e0d
 80012c4:	080010fd 	.word	0x080010fd

080012c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b090      	sub	sp, #64	; 0x40
 80012cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ce:	f107 0318 	add.w	r3, r7, #24
 80012d2:	2228      	movs	r2, #40	; 0x28
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f001 ff8a 	bl	80031f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ea:	2302      	movs	r3, #2
 80012ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ee:	2301      	movs	r3, #1
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f2:	2310      	movs	r3, #16
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012f6:	2300      	movs	r3, #0
 80012f8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012fa:	f107 0318 	add.w	r3, r7, #24
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 ff9a 	bl	8002238 <HAL_RCC_OscConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800130a:	f000 f8d3 	bl	80014b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130e:	230f      	movs	r3, #15
 8001310:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001312:	2300      	movs	r3, #0
 8001314:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f001 fa06 	bl	8002738 <HAL_RCC_ClockConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001332:	f000 f8bf 	bl	80014b4 <Error_Handler>
  }
}
 8001336:	bf00      	nop
 8001338:	3740      	adds	r7, #64	; 0x40
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001346:	f107 0308 	add.w	r3, r7, #8
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001354:	463b      	mov	r3, r7
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <MX_TIM2_Init+0x94>)
 800135e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001362:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <MX_TIM2_Init+0x94>)
 8001366:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800136a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136c:	4b19      	ldr	r3, [pc, #100]	; (80013d4 <MX_TIM2_Init+0x94>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001372:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <MX_TIM2_Init+0x94>)
 8001374:	2209      	movs	r2, #9
 8001376:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <MX_TIM2_Init+0x94>)
 800137a:	2200      	movs	r2, #0
 800137c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137e:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <MX_TIM2_Init+0x94>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001384:	4813      	ldr	r0, [pc, #76]	; (80013d4 <MX_TIM2_Init+0x94>)
 8001386:	f001 fb33 	bl	80029f0 <HAL_TIM_Base_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001390:	f000 f890 	bl	80014b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001398:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800139a:	f107 0308 	add.w	r3, r7, #8
 800139e:	4619      	mov	r1, r3
 80013a0:	480c      	ldr	r0, [pc, #48]	; (80013d4 <MX_TIM2_Init+0x94>)
 80013a2:	f001 fcb1 	bl	8002d08 <HAL_TIM_ConfigClockSource>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013ac:	f000 f882 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b8:	463b      	mov	r3, r7
 80013ba:	4619      	mov	r1, r3
 80013bc:	4805      	ldr	r0, [pc, #20]	; (80013d4 <MX_TIM2_Init+0x94>)
 80013be:	f001 fe89 	bl	80030d4 <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013c8:	f000 f874 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013cc:	bf00      	nop
 80013ce:	3718      	adds	r7, #24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200002b4 	.word	0x200002b4

080013d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ec:	4b29      	ldr	r3, [pc, #164]	; (8001494 <MX_GPIO_Init+0xbc>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a28      	ldr	r2, [pc, #160]	; (8001494 <MX_GPIO_Init+0xbc>)
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b26      	ldr	r3, [pc, #152]	; (8001494 <MX_GPIO_Init+0xbc>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001404:	4b23      	ldr	r3, [pc, #140]	; (8001494 <MX_GPIO_Init+0xbc>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a22      	ldr	r2, [pc, #136]	; (8001494 <MX_GPIO_Init+0xbc>)
 800140a:	f043 0308 	orr.w	r3, r3, #8
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b20      	ldr	r3, [pc, #128]	; (8001494 <MX_GPIO_Init+0xbc>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED_Pin
 800141c:	2200      	movs	r2, #0
 800141e:	f643 613c 	movw	r1, #15932	; 0x3e3c
 8001422:	481d      	ldr	r0, [pc, #116]	; (8001498 <MX_GPIO_Init+0xc0>)
 8001424:	f000 fed7 	bl	80021d6 <HAL_GPIO_WritePin>
                          |LED_RED2_Pin|LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin
                          |EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_1_Pin|b_1_Pin|c_1_Pin|d_2_Pin
 8001428:	2200      	movs	r2, #0
 800142a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800142e:	481b      	ldr	r0, [pc, #108]	; (800149c <MX_GPIO_Init+0xc4>)
 8001430:	f000 fed1 	bl	80021d6 <HAL_GPIO_WritePin>
                          |b_2_Pin|c_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED_Pin
                           LED_RED2_Pin LED_YELLOW2_Pin LED_GREEN2_Pin EN0_Pin
                           EN1_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED_Pin
 8001434:	f643 633c 	movw	r3, #15932	; 0x3e3c
 8001438:	60bb      	str	r3, [r7, #8]
                          |LED_RED2_Pin|LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin
                          |EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143a:	2301      	movs	r3, #1
 800143c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2302      	movs	r3, #2
 8001444:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	4619      	mov	r1, r3
 800144c:	4812      	ldr	r0, [pc, #72]	; (8001498 <MX_GPIO_Init+0xc0>)
 800144e:	f000 fd31 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin Button4_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin|Button4_Pin;
 8001452:	f244 13c0 	movw	r3, #16832	; 0x41c0
 8001456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800145c:	2301      	movs	r3, #1
 800145e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	4619      	mov	r1, r3
 8001466:	480c      	ldr	r0, [pc, #48]	; (8001498 <MX_GPIO_Init+0xc0>)
 8001468:	f000 fd24 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_1_Pin b_1_Pin c_1_Pin d_2_Pin
                           e_2_Pin f_2_Pin g_2_Pin d_1_Pin
                           e_1_Pin f_1_Pin g_1_Pin a_2_Pin
                           b_2_Pin c_2_Pin */
  GPIO_InitStruct.Pin = a_1_Pin|b_1_Pin|c_1_Pin|d_2_Pin
 800146c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001470:	60bb      	str	r3, [r7, #8]
                          |e_2_Pin|f_2_Pin|g_2_Pin|d_1_Pin
                          |e_1_Pin|f_1_Pin|g_1_Pin|a_2_Pin
                          |b_2_Pin|c_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2302      	movs	r3, #2
 800147c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_GPIO_Init+0xc4>)
 8001486:	f000 fd15 	bl	8001eb4 <HAL_GPIO_Init>

}
 800148a:	bf00      	nop
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40021000 	.word	0x40021000
 8001498:	40010800 	.word	0x40010800
 800149c:	40010c00 	.word	0x40010c00

080014a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80014a8:	f000 f958 	bl	800175c <SCH_Update>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	e7fe      	b.n	80014bc <Error_Handler+0x8>

080014be <swap>:
static uint32_t heap_size = 0;
static uint32_t current_tick = 0;

// Hoán đổi hai phần tử heap
static void swap(sTasks *a, sTasks *b)
{
 80014be:	b4b0      	push	{r4, r5, r7}
 80014c0:	b089      	sub	sp, #36	; 0x24
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
    sTasks temp = *a;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f107 0408 	add.w	r4, r7, #8
 80014ce:	461d      	mov	r5, r3
 80014d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014d8:	e884 0003 	stmia.w	r4, {r0, r1}
    *a = *b;
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	4614      	mov	r4, r2
 80014e2:	461d      	mov	r5, r3
 80014e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014ec:	e884 0003 	stmia.w	r4, {r0, r1}
    *b = temp;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	461d      	mov	r5, r3
 80014f4:	f107 0408 	add.w	r4, r7, #8
 80014f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001500:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001504:	bf00      	nop
 8001506:	3724      	adds	r7, #36	; 0x24
 8001508:	46bd      	mov	sp, r7
 800150a:	bcb0      	pop	{r4, r5, r7}
 800150c:	4770      	bx	lr
	...

08001510 <heapify_up>:

// Duy trì heap sau khi thêm
static void heapify_up(int index)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
    while (index > 0)
 8001518:	e02c      	b.n	8001574 <heapify_up+0x64>
    {
        int parent = (index - 1) / 2;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3b01      	subs	r3, #1
 800151e:	0fda      	lsrs	r2, r3, #31
 8001520:	4413      	add	r3, r2
 8001522:	105b      	asrs	r3, r3, #1
 8001524:	60fb      	str	r3, [r7, #12]
        if (heap[parent].next_run_time <= heap[index].next_run_time) break;
 8001526:	4918      	ldr	r1, [pc, #96]	; (8001588 <heapify_up+0x78>)
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	4613      	mov	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4413      	add	r3, r2
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	440b      	add	r3, r1
 8001534:	3314      	adds	r3, #20
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	4813      	ldr	r0, [pc, #76]	; (8001588 <heapify_up+0x78>)
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4413      	add	r3, r2
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	4403      	add	r3, r0
 8001546:	3314      	adds	r3, #20
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4299      	cmp	r1, r3
 800154c:	d916      	bls.n	800157c <heapify_up+0x6c>
        swap(&heap[parent], &heap[index]);
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	4613      	mov	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4413      	add	r3, r2
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	4a0b      	ldr	r2, [pc, #44]	; (8001588 <heapify_up+0x78>)
 800155a:	1898      	adds	r0, r3, r2
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	4613      	mov	r3, r2
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	4413      	add	r3, r2
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	4a08      	ldr	r2, [pc, #32]	; (8001588 <heapify_up+0x78>)
 8001568:	4413      	add	r3, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f7ff ffa7 	bl	80014be <swap>
        index = parent;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	607b      	str	r3, [r7, #4]
    while (index > 0)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	dccf      	bgt.n	800151a <heapify_up+0xa>
    }
}
 800157a:	e000      	b.n	800157e <heapify_up+0x6e>
        if (heap[parent].next_run_time <= heap[index].next_run_time) break;
 800157c:	bf00      	nop
}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200000cc 	.word	0x200000cc

0800158c <heapify_down>:

// Duy trì heap sau khi xóa
static void heapify_down(int index)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
    int smallest = index;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	617b      	str	r3, [r7, #20]
    while (1)
    {
        int left = 2 * index + 1;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	3301      	adds	r3, #1
 800159e:	613b      	str	r3, [r7, #16]
        int right = 2 * index + 2;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3301      	adds	r3, #1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
        if (left < heap_size && heap[left].next_run_time < heap[smallest].next_run_time)
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4b29      	ldr	r3, [pc, #164]	; (8001650 <heapify_down+0xc4>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d215      	bcs.n	80015de <heapify_down+0x52>
 80015b2:	4928      	ldr	r1, [pc, #160]	; (8001654 <heapify_down+0xc8>)
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	440b      	add	r3, r1
 80015c0:	3314      	adds	r3, #20
 80015c2:	6819      	ldr	r1, [r3, #0]
 80015c4:	4823      	ldr	r0, [pc, #140]	; (8001654 <heapify_down+0xc8>)
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4613      	mov	r3, r2
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4403      	add	r3, r0
 80015d2:	3314      	adds	r3, #20
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4299      	cmp	r1, r3
 80015d8:	d201      	bcs.n	80015de <heapify_down+0x52>
            smallest = left;
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	617b      	str	r3, [r7, #20]
        if (right < heap_size && heap[right].next_run_time < heap[smallest].next_run_time)
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4b1b      	ldr	r3, [pc, #108]	; (8001650 <heapify_down+0xc4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d215      	bcs.n	8001614 <heapify_down+0x88>
 80015e8:	491a      	ldr	r1, [pc, #104]	; (8001654 <heapify_down+0xc8>)
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	4613      	mov	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	00db      	lsls	r3, r3, #3
 80015f4:	440b      	add	r3, r1
 80015f6:	3314      	adds	r3, #20
 80015f8:	6819      	ldr	r1, [r3, #0]
 80015fa:	4816      	ldr	r0, [pc, #88]	; (8001654 <heapify_down+0xc8>)
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4403      	add	r3, r0
 8001608:	3314      	adds	r3, #20
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4299      	cmp	r1, r3
 800160e:	d201      	bcs.n	8001614 <heapify_down+0x88>
            smallest = right;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	617b      	str	r3, [r7, #20]
        if (smallest == index) break;
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	d013      	beq.n	8001644 <heapify_down+0xb8>
        swap(&heap[index], &heap[smallest]);
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <heapify_down+0xc8>)
 8001628:	1898      	adds	r0, r3, r2
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	4a07      	ldr	r2, [pc, #28]	; (8001654 <heapify_down+0xc8>)
 8001636:	4413      	add	r3, r2
 8001638:	4619      	mov	r1, r3
 800163a:	f7ff ff40 	bl	80014be <swap>
        index = smallest;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	607b      	str	r3, [r7, #4]
    {
 8001642:	e7a9      	b.n	8001598 <heapify_down+0xc>
        if (smallest == index) break;
 8001644:	bf00      	nop
    }
}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200002ac 	.word	0x200002ac
 8001654:	200000cc 	.word	0x200000cc

08001658 <SCH_Init>:

void SCH_Init(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
    heap_size = 0;
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <SCH_Init+0x18>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
    current_tick = 0;
 8001662:	4b04      	ldr	r3, [pc, #16]	; (8001674 <SCH_Init+0x1c>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	200002ac 	.word	0x200002ac
 8001674:	200002b0 	.word	0x200002b0

08001678 <SCH_Add_Task>:

void SCH_Add_Task(void(*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8001678:	b5b0      	push	{r4, r5, r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
    if (heap_size >= SCH_MAX_TASKS) return;
 8001684:	4b1d      	ldr	r3, [pc, #116]	; (80016fc <SCH_Add_Task+0x84>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b13      	cmp	r3, #19
 800168a:	d833      	bhi.n	80016f4 <SCH_Add_Task+0x7c>
    sTasks newTask;
    newTask.pTask = pFunction;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	613b      	str	r3, [r7, #16]
    newTask.Delay = DELAY / TICK;
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	4a1b      	ldr	r2, [pc, #108]	; (8001700 <SCH_Add_Task+0x88>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	08db      	lsrs	r3, r3, #3
 800169a:	617b      	str	r3, [r7, #20]
    newTask.Period = PERIOD / TICK;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a18      	ldr	r2, [pc, #96]	; (8001700 <SCH_Add_Task+0x88>)
 80016a0:	fba2 2303 	umull	r2, r3, r2, r3
 80016a4:	08db      	lsrs	r3, r3, #3
 80016a6:	61bb      	str	r3, [r7, #24]
    newTask.RunMe = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
    newTask.TaskID = heap_size;
 80016ac:	4b13      	ldr	r3, [pc, #76]	; (80016fc <SCH_Add_Task+0x84>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	623b      	str	r3, [r7, #32]
    newTask.next_run_time = current_tick + newTask.Delay;
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	4b13      	ldr	r3, [pc, #76]	; (8001704 <SCH_Add_Task+0x8c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24

    heap[heap_size] = newTask;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <SCH_Add_Task+0x84>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4911      	ldr	r1, [pc, #68]	; (8001708 <SCH_Add_Task+0x90>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	461d      	mov	r5, r3
 80016ce:	f107 0410 	add.w	r4, r7, #16
 80016d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80016da:	e885 0003 	stmia.w	r5, {r0, r1}
    heapify_up(heap_size);
 80016de:	4b07      	ldr	r3, [pc, #28]	; (80016fc <SCH_Add_Task+0x84>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff ff14 	bl	8001510 <heapify_up>
    heap_size++;
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <SCH_Add_Task+0x84>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a03      	ldr	r2, [pc, #12]	; (80016fc <SCH_Add_Task+0x84>)
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e000      	b.n	80016f6 <SCH_Add_Task+0x7e>
    if (heap_size >= SCH_MAX_TASKS) return;
 80016f4:	bf00      	nop
}
 80016f6:	3728      	adds	r7, #40	; 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bdb0      	pop	{r4, r5, r7, pc}
 80016fc:	200002ac 	.word	0x200002ac
 8001700:	cccccccd 	.word	0xcccccccd
 8001704:	200002b0 	.word	0x200002b0
 8001708:	200000cc 	.word	0x200000cc

0800170c <SCH_Remove_Head>:

static void SCH_Remove_Head(void)
{
 800170c:	b5b0      	push	{r4, r5, r7, lr}
 800170e:	af00      	add	r7, sp, #0
    if (heap_size == 0) return;
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <SCH_Remove_Head+0x48>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d01a      	beq.n	800174e <SCH_Remove_Head+0x42>
    heap[0] = heap[heap_size - 1];
 8001718:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <SCH_Remove_Head+0x48>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	1e5a      	subs	r2, r3, #1
 800171e:	480e      	ldr	r0, [pc, #56]	; (8001758 <SCH_Remove_Head+0x4c>)
 8001720:	490d      	ldr	r1, [pc, #52]	; (8001758 <SCH_Remove_Head+0x4c>)
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	440b      	add	r3, r1
 800172c:	4604      	mov	r4, r0
 800172e:	461d      	mov	r5, r3
 8001730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001734:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001738:	e884 0003 	stmia.w	r4, {r0, r1}
    heap_size--;
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <SCH_Remove_Head+0x48>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3b01      	subs	r3, #1
 8001742:	4a04      	ldr	r2, [pc, #16]	; (8001754 <SCH_Remove_Head+0x48>)
 8001744:	6013      	str	r3, [r2, #0]
    heapify_down(0);
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff ff20 	bl	800158c <heapify_down>
 800174c:	e000      	b.n	8001750 <SCH_Remove_Head+0x44>
    if (heap_size == 0) return;
 800174e:	bf00      	nop
}
 8001750:	bdb0      	pop	{r4, r5, r7, pc}
 8001752:	bf00      	nop
 8001754:	200002ac 	.word	0x200002ac
 8001758:	200000cc 	.word	0x200000cc

0800175c <SCH_Update>:

void SCH_Update(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
    current_tick++; // Mỗi tick tăng 1
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <SCH_Update+0x54>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <SCH_Update+0x54>)
 8001768:	6013      	str	r3, [r2, #0]

    if (heap_size == 0) return;
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <SCH_Update+0x58>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d01c      	beq.n	80017ac <SCH_Update+0x50>

    // Nếu đến lúc chạy task đầu tiên
    if (heap[0].next_run_time <= current_tick)
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <SCH_Update+0x5c>)
 8001774:	695a      	ldr	r2, [r3, #20]
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <SCH_Update+0x54>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d817      	bhi.n	80017ae <SCH_Update+0x52>
    {
        heap[0].RunMe++;
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <SCH_Update+0x5c>)
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	3301      	adds	r3, #1
 8001784:	4a0c      	ldr	r2, [pc, #48]	; (80017b8 <SCH_Update+0x5c>)
 8001786:	60d3      	str	r3, [r2, #12]

        // Nếu task có period -> cập nhật next_run_time
        if (heap[0].Period > 0)
 8001788:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <SCH_Update+0x5c>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00a      	beq.n	80017a6 <SCH_Update+0x4a>
        {
            heap[0].next_run_time = current_tick + heap[0].Period;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <SCH_Update+0x5c>)
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <SCH_Update+0x54>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4413      	add	r3, r2
 800179a:	4a07      	ldr	r2, [pc, #28]	; (80017b8 <SCH_Update+0x5c>)
 800179c:	6153      	str	r3, [r2, #20]
            // Sau khi thay đổi next_run_time, cần duy trì heap
            // Đưa phần tử này xuống đúng vị trí
            heapify_down(0);
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff fef4 	bl	800158c <heapify_down>
 80017a4:	e003      	b.n	80017ae <SCH_Update+0x52>
        }
        else
        {
            // Task 1 lần -> xóa khỏi heap
            SCH_Remove_Head();
 80017a6:	f7ff ffb1 	bl	800170c <SCH_Remove_Head>
 80017aa:	e000      	b.n	80017ae <SCH_Update+0x52>
    if (heap_size == 0) return;
 80017ac:	bf00      	nop
        }
    }
}
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200002b0 	.word	0x200002b0
 80017b4:	200002ac 	.word	0x200002ac
 80017b8:	200000cc 	.word	0x200000cc

080017bc <SCH_Dispatch_Tasks>:


void SCH_Dispatch_Tasks(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    if (heap_size == 0) return;
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <SCH_Dispatch_Tasks+0x2c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00c      	beq.n	80017e2 <SCH_Dispatch_Tasks+0x26>
    if (heap[0].RunMe > 0)
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <SCH_Dispatch_Tasks+0x30>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d009      	beq.n	80017e4 <SCH_Dispatch_Tasks+0x28>
    {
        (*heap[0].pTask)();
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <SCH_Dispatch_Tasks+0x30>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4798      	blx	r3
        heap[0].RunMe--;
 80017d6:	4b05      	ldr	r3, [pc, #20]	; (80017ec <SCH_Dispatch_Tasks+0x30>)
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	3b01      	subs	r3, #1
 80017dc:	4a03      	ldr	r2, [pc, #12]	; (80017ec <SCH_Dispatch_Tasks+0x30>)
 80017de:	60d3      	str	r3, [r2, #12]
 80017e0:	e000      	b.n	80017e4 <SCH_Dispatch_Tasks+0x28>
    if (heap_size == 0) return;
 80017e2:	bf00      	nop
    }
}
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200002ac 	.word	0x200002ac
 80017ec:	200000cc 	.word	0x200000cc

080017f0 <setTimer>:

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 80017fa:	4907      	ldr	r1, [pc, #28]	; (8001818 <setTimer+0x28>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001804:	4a05      	ldr	r2, [pc, #20]	; (800181c <setTimer+0x2c>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2100      	movs	r1, #0
 800180a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr
 8001818:	200002fc 	.word	0x200002fc
 800181c:	2000034c 	.word	0x2000034c

08001820 <isTimeExpired>:

int isTimeExpired(int index)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1) return 1;
 8001828:	4a06      	ldr	r2, [pc, #24]	; (8001844 <isTimeExpired+0x24>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d101      	bne.n	8001838 <isTimeExpired+0x18>
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <isTimeExpired+0x1a>
	return 0;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	2000034c 	.word	0x2000034c

08001848 <timerRun>:

void timerRun()
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++)
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	e01c      	b.n	800188e <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8001854:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <timerRun+0x58>)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800185c:	2b00      	cmp	r3, #0
 800185e:	dd13      	ble.n	8001888 <timerRun+0x40>
		{
			timer_counter[i]--;
 8001860:	4a0f      	ldr	r2, [pc, #60]	; (80018a0 <timerRun+0x58>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	1e5a      	subs	r2, r3, #1
 800186a:	490d      	ldr	r1, [pc, #52]	; (80018a0 <timerRun+0x58>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) timer_flag[i] = 1;
 8001872:	4a0b      	ldr	r2, [pc, #44]	; (80018a0 <timerRun+0x58>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187a:	2b00      	cmp	r3, #0
 800187c:	dc04      	bgt.n	8001888 <timerRun+0x40>
 800187e:	4a09      	ldr	r2, [pc, #36]	; (80018a4 <timerRun+0x5c>)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2101      	movs	r1, #1
 8001884:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3301      	adds	r3, #1
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b13      	cmp	r3, #19
 8001892:	dddf      	ble.n	8001854 <timerRun+0xc>
		}
	}
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	200002fc 	.word	0x200002fc
 80018a4:	2000034c 	.word	0x2000034c

080018a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <HAL_MspInit+0x5c>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	4a14      	ldr	r2, [pc, #80]	; (8001904 <HAL_MspInit+0x5c>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	6193      	str	r3, [r2, #24]
 80018ba:	4b12      	ldr	r3, [pc, #72]	; (8001904 <HAL_MspInit+0x5c>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c6:	4b0f      	ldr	r3, [pc, #60]	; (8001904 <HAL_MspInit+0x5c>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	4a0e      	ldr	r2, [pc, #56]	; (8001904 <HAL_MspInit+0x5c>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	61d3      	str	r3, [r2, #28]
 80018d2:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <HAL_MspInit+0x5c>)
 80018d4:	69db      	ldr	r3, [r3, #28]
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <HAL_MspInit+0x60>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	4a04      	ldr	r2, [pc, #16]	; (8001908 <HAL_MspInit+0x60>)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fa:	bf00      	nop
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	40021000 	.word	0x40021000
 8001908:	40010000 	.word	0x40010000

0800190c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800191c:	d113      	bne.n	8001946 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800191e:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <HAL_TIM_Base_MspInit+0x44>)
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	4a0b      	ldr	r2, [pc, #44]	; (8001950 <HAL_TIM_Base_MspInit+0x44>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	61d3      	str	r3, [r2, #28]
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_TIM_Base_MspInit+0x44>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	201c      	movs	r0, #28
 800193c:	f000 fa83 	bl	8001e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001940:	201c      	movs	r0, #28
 8001942:	f000 fa9c 	bl	8001e7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000

08001954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <NMI_Handler+0x4>

0800195a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195e:	e7fe      	b.n	800195e <HardFault_Handler+0x4>

08001960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001964:	e7fe      	b.n	8001964 <MemManage_Handler+0x4>

08001966 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196a:	e7fe      	b.n	800196a <BusFault_Handler+0x4>

0800196c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001970:	e7fe      	b.n	8001970 <UsageFault_Handler+0x4>

08001972 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr

0800197e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr

0800198a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr

08001996 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800199a:	f000 f961 	bl	8001c60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019a8:	4802      	ldr	r0, [pc, #8]	; (80019b4 <TIM2_IRQHandler+0x10>)
 80019aa:	f001 f8bd 	bl	8002b28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200002b4 	.word	0x200002b4

080019b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <turnOnRed1>:
 */

#include "traffic.h"

// ======= LED SET 1 =======
void turnOnRed1(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 80019c8:	2200      	movs	r2, #0
 80019ca:	2104      	movs	r1, #4
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <turnOnRed1+0x14>)
 80019ce:	f000 fc02 	bl	80021d6 <HAL_GPIO_WritePin>
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40010800 	.word	0x40010800

080019dc <turnOffRed1>:
void turnOffRed1(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 80019e0:	2201      	movs	r2, #1
 80019e2:	2104      	movs	r1, #4
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <turnOffRed1+0x14>)
 80019e6:	f000 fbf6 	bl	80021d6 <HAL_GPIO_WritePin>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40010800 	.word	0x40010800

080019f4 <toggleRed1>:
void toggleRed1(void) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 80019f8:	2104      	movs	r1, #4
 80019fa:	4802      	ldr	r0, [pc, #8]	; (8001a04 <toggleRed1+0x10>)
 80019fc:	f000 fc03 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40010800 	.word	0x40010800

08001a08 <turnOnYellow1>:

void turnOnYellow1(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2108      	movs	r1, #8
 8001a10:	4802      	ldr	r0, [pc, #8]	; (8001a1c <turnOnYellow1+0x14>)
 8001a12:	f000 fbe0 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40010800 	.word	0x40010800

08001a20 <turnOffYellow1>:
void turnOffYellow1(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	2108      	movs	r1, #8
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <turnOffYellow1+0x14>)
 8001a2a:	f000 fbd4 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40010800 	.word	0x40010800

08001a38 <toggleYellow1>:
void toggleYellow1(void) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8001a3c:	2108      	movs	r1, #8
 8001a3e:	4802      	ldr	r0, [pc, #8]	; (8001a48 <toggleYellow1+0x10>)
 8001a40:	f000 fbe1 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40010800 	.word	0x40010800

08001a4c <turnOnGreen1>:

void turnOnGreen1(void) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2110      	movs	r1, #16
 8001a54:	4802      	ldr	r0, [pc, #8]	; (8001a60 <turnOnGreen1+0x14>)
 8001a56:	f000 fbbe 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40010800 	.word	0x40010800

08001a64 <turnOffGreen1>:
void turnOffGreen1(void) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	4802      	ldr	r0, [pc, #8]	; (8001a78 <turnOffGreen1+0x14>)
 8001a6e:	f000 fbb2 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40010800 	.word	0x40010800

08001a7c <toggleGreen1>:
void toggleGreen1(void) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001a80:	2110      	movs	r1, #16
 8001a82:	4802      	ldr	r0, [pc, #8]	; (8001a8c <toggleGreen1+0x10>)
 8001a84:	f000 fbbf 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40010800 	.word	0x40010800

08001a90 <turnOnRed2>:


// ======= LED SET 2 =======
void turnOnRed2(void) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a9a:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <turnOnRed2+0x14>)
 8001a9c:	f000 fb9b 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40010800 	.word	0x40010800

08001aa8 <turnOffRed2>:
void turnOffRed2(void) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8001aac:	2201      	movs	r2, #1
 8001aae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ab2:	4802      	ldr	r0, [pc, #8]	; (8001abc <turnOffRed2+0x14>)
 8001ab4:	f000 fb8f 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40010800 	.word	0x40010800

08001ac0 <toggleRed2>:
void toggleRed2(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8001ac4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <toggleRed2+0x14>)
 8001aca:	f000 fb9c 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40010800 	.word	0x40010800

08001ad8 <turnOnYellow2>:

void turnOnYellow2(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8001adc:	2200      	movs	r2, #0
 8001ade:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ae2:	4802      	ldr	r0, [pc, #8]	; (8001aec <turnOnYellow2+0x14>)
 8001ae4:	f000 fb77 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40010800 	.word	0x40010800

08001af0 <turnOffYellow2>:
void turnOffYellow2(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8001af4:	2201      	movs	r2, #1
 8001af6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001afa:	4802      	ldr	r0, [pc, #8]	; (8001b04 <turnOffYellow2+0x14>)
 8001afc:	f000 fb6b 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40010800 	.word	0x40010800

08001b08 <toggleYellow2>:
void toggleYellow2(void) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8001b0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b10:	4802      	ldr	r0, [pc, #8]	; (8001b1c <toggleYellow2+0x14>)
 8001b12:	f000 fb78 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40010800 	.word	0x40010800

08001b20 <turnOnGreen2>:

void turnOnGreen2(void) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8001b24:	2200      	movs	r2, #0
 8001b26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b2a:	4802      	ldr	r0, [pc, #8]	; (8001b34 <turnOnGreen2+0x14>)
 8001b2c:	f000 fb53 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40010800 	.word	0x40010800

08001b38 <turnOffGreen2>:
void turnOffGreen2(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b42:	4802      	ldr	r0, [pc, #8]	; (8001b4c <turnOffGreen2+0x14>)
 8001b44:	f000 fb47 	bl	80021d6 <HAL_GPIO_WritePin>
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40010800 	.word	0x40010800

08001b50 <toggleGreen2>:
void toggleGreen2(void) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8001b54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <toggleGreen2+0x14>)
 8001b5a:	f000 fb54 	bl	8002206 <HAL_GPIO_TogglePin>
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40010800 	.word	0x40010800

08001b68 <turnOffAll>:

void turnOffAll(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	turnOffGreen1();
 8001b6c:	f7ff ff7a 	bl	8001a64 <turnOffGreen1>
	turnOffRed1();
 8001b70:	f7ff ff34 	bl	80019dc <turnOffRed1>
	turnOffYellow1();
 8001b74:	f7ff ff54 	bl	8001a20 <turnOffYellow1>

	turnOffGreen2();
 8001b78:	f7ff ffde 	bl	8001b38 <turnOffGreen2>
	turnOffRed2();
 8001b7c:	f7ff ff94 	bl	8001aa8 <turnOffRed2>
	turnOffYellow2();
 8001b80:	f7ff ffb6 	bl	8001af0 <turnOffYellow2>
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b88:	f7ff ff16 	bl	80019b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b8c:	480b      	ldr	r0, [pc, #44]	; (8001bbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b8e:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b90:	4a0c      	ldr	r2, [pc, #48]	; (8001bc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b94:	e002      	b.n	8001b9c <LoopCopyDataInit>

08001b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b9a:	3304      	adds	r3, #4

08001b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba0:	d3f9      	bcc.n	8001b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ba4:	4c09      	ldr	r4, [pc, #36]	; (8001bcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ba8:	e001      	b.n	8001bae <LoopFillZerobss>

08001baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bac:	3204      	adds	r2, #4

08001bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb0:	d3fb      	bcc.n	8001baa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bb2:	f001 faf9 	bl	80031a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bb6:	f7ff fb2b 	bl	8001210 <main>
  bx lr
 8001bba:	4770      	bx	lr
  ldr r0, =_sdata
 8001bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc0:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001bc4:	08003244 	.word	0x08003244
  ldr r2, =_sbss
 8001bc8:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001bcc:	200003a0 	.word	0x200003a0

08001bd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC1_2_IRQHandler>
	...

08001bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_Init+0x28>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <HAL_Init+0x28>)
 8001bde:	f043 0310 	orr.w	r3, r3, #16
 8001be2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be4:	2003      	movs	r0, #3
 8001be6:	f000 f923 	bl	8001e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bea:	200f      	movs	r0, #15
 8001bec:	f000 f808 	bl	8001c00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf0:	f7ff fe5a 	bl	80018a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40022000 	.word	0x40022000

08001c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_InitTick+0x54>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_InitTick+0x58>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 f93b 	bl	8001e9a <HAL_SYSTICK_Config>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00e      	b.n	8001c4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b0f      	cmp	r3, #15
 8001c32:	d80a      	bhi.n	8001c4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c34:	2200      	movs	r2, #0
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f000 f903 	bl	8001e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c40:	4a06      	ldr	r2, [pc, #24]	; (8001c5c <HAL_InitTick+0x5c>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	e000      	b.n	8001c4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000080 	.word	0x20000080
 8001c58:	20000088 	.word	0x20000088
 8001c5c:	20000084 	.word	0x20000084

08001c60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c64:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <HAL_IncTick+0x1c>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <HAL_IncTick+0x20>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a03      	ldr	r2, [pc, #12]	; (8001c80 <HAL_IncTick+0x20>)
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	20000088 	.word	0x20000088
 8001c80:	2000039c 	.word	0x2000039c

08001c84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return uwTick;
 8001c88:	4b02      	ldr	r3, [pc, #8]	; (8001c94 <HAL_GetTick+0x10>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	2000039c 	.word	0x2000039c

08001c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cca:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	60d3      	str	r3, [r2, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce4:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	f003 0307 	and.w	r3, r3, #7
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4906      	ldr	r1, [pc, #24]	; (8001d30 <__NVIC_EnableIRQ+0x34>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	e000e100 	.word	0xe000e100

08001d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	db0a      	blt.n	8001d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	490c      	ldr	r1, [pc, #48]	; (8001d80 <__NVIC_SetPriority+0x4c>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	0112      	lsls	r2, r2, #4
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	440b      	add	r3, r1
 8001d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d5c:	e00a      	b.n	8001d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4908      	ldr	r1, [pc, #32]	; (8001d84 <__NVIC_SetPriority+0x50>)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	3b04      	subs	r3, #4
 8001d6c:	0112      	lsls	r2, r2, #4
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	440b      	add	r3, r1
 8001d72:	761a      	strb	r2, [r3, #24]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b089      	sub	sp, #36	; 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f1c3 0307 	rsb	r3, r3, #7
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf28      	it	cs
 8001da6:	2304      	movcs	r3, #4
 8001da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3304      	adds	r3, #4
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d902      	bls.n	8001db8 <NVIC_EncodePriority+0x30>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3b03      	subs	r3, #3
 8001db6:	e000      	b.n	8001dba <NVIC_EncodePriority+0x32>
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	401a      	ands	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de0:	4313      	orrs	r3, r2
         );
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3724      	adds	r7, #36	; 0x24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3b01      	subs	r3, #1
 8001df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dfc:	d301      	bcc.n	8001e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e00f      	b.n	8001e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e02:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <SysTick_Config+0x40>)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e0a:	210f      	movs	r1, #15
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e10:	f7ff ff90 	bl	8001d34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <SysTick_Config+0x40>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SysTick_Config+0x40>)
 8001e1c:	2207      	movs	r2, #7
 8001e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	e000e010 	.word	0xe000e010

08001e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7ff ff2d 	bl	8001c98 <__NVIC_SetPriorityGrouping>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b086      	sub	sp, #24
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
 8001e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e58:	f7ff ff42 	bl	8001ce0 <__NVIC_GetPriorityGrouping>
 8001e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	68b9      	ldr	r1, [r7, #8]
 8001e62:	6978      	ldr	r0, [r7, #20]
 8001e64:	f7ff ff90 	bl	8001d88 <NVIC_EncodePriority>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff5f 	bl	8001d34 <__NVIC_SetPriority>
}
 8001e76:	bf00      	nop
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	4603      	mov	r3, r0
 8001e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff35 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff ffa2 	bl	8001dec <SysTick_Config>
 8001ea8:	4603      	mov	r3, r0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b08b      	sub	sp, #44	; 0x2c
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ec6:	e148      	b.n	800215a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	69fa      	ldr	r2, [r7, #28]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	f040 8137 	bne.w	8002154 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	4aa3      	ldr	r2, [pc, #652]	; (8002178 <HAL_GPIO_Init+0x2c4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d05e      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
 8001ef0:	4aa1      	ldr	r2, [pc, #644]	; (8002178 <HAL_GPIO_Init+0x2c4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d875      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001ef6:	4aa1      	ldr	r2, [pc, #644]	; (800217c <HAL_GPIO_Init+0x2c8>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d058      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
 8001efc:	4a9f      	ldr	r2, [pc, #636]	; (800217c <HAL_GPIO_Init+0x2c8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d86f      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001f02:	4a9f      	ldr	r2, [pc, #636]	; (8002180 <HAL_GPIO_Init+0x2cc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d052      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
 8001f08:	4a9d      	ldr	r2, [pc, #628]	; (8002180 <HAL_GPIO_Init+0x2cc>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d869      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001f0e:	4a9d      	ldr	r2, [pc, #628]	; (8002184 <HAL_GPIO_Init+0x2d0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d04c      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
 8001f14:	4a9b      	ldr	r2, [pc, #620]	; (8002184 <HAL_GPIO_Init+0x2d0>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d863      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001f1a:	4a9b      	ldr	r2, [pc, #620]	; (8002188 <HAL_GPIO_Init+0x2d4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d046      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
 8001f20:	4a99      	ldr	r2, [pc, #612]	; (8002188 <HAL_GPIO_Init+0x2d4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d85d      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001f26:	2b12      	cmp	r3, #18
 8001f28:	d82a      	bhi.n	8001f80 <HAL_GPIO_Init+0xcc>
 8001f2a:	2b12      	cmp	r3, #18
 8001f2c:	d859      	bhi.n	8001fe2 <HAL_GPIO_Init+0x12e>
 8001f2e:	a201      	add	r2, pc, #4	; (adr r2, 8001f34 <HAL_GPIO_Init+0x80>)
 8001f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f34:	08001faf 	.word	0x08001faf
 8001f38:	08001f89 	.word	0x08001f89
 8001f3c:	08001f9b 	.word	0x08001f9b
 8001f40:	08001fdd 	.word	0x08001fdd
 8001f44:	08001fe3 	.word	0x08001fe3
 8001f48:	08001fe3 	.word	0x08001fe3
 8001f4c:	08001fe3 	.word	0x08001fe3
 8001f50:	08001fe3 	.word	0x08001fe3
 8001f54:	08001fe3 	.word	0x08001fe3
 8001f58:	08001fe3 	.word	0x08001fe3
 8001f5c:	08001fe3 	.word	0x08001fe3
 8001f60:	08001fe3 	.word	0x08001fe3
 8001f64:	08001fe3 	.word	0x08001fe3
 8001f68:	08001fe3 	.word	0x08001fe3
 8001f6c:	08001fe3 	.word	0x08001fe3
 8001f70:	08001fe3 	.word	0x08001fe3
 8001f74:	08001fe3 	.word	0x08001fe3
 8001f78:	08001f91 	.word	0x08001f91
 8001f7c:	08001fa5 	.word	0x08001fa5
 8001f80:	4a82      	ldr	r2, [pc, #520]	; (800218c <HAL_GPIO_Init+0x2d8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d013      	beq.n	8001fae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f86:	e02c      	b.n	8001fe2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	623b      	str	r3, [r7, #32]
          break;
 8001f8e:	e029      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	3304      	adds	r3, #4
 8001f96:	623b      	str	r3, [r7, #32]
          break;
 8001f98:	e024      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	3308      	adds	r3, #8
 8001fa0:	623b      	str	r3, [r7, #32]
          break;
 8001fa2:	e01f      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	330c      	adds	r3, #12
 8001faa:	623b      	str	r3, [r7, #32]
          break;
 8001fac:	e01a      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d102      	bne.n	8001fbc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fb6:	2304      	movs	r3, #4
 8001fb8:	623b      	str	r3, [r7, #32]
          break;
 8001fba:	e013      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d105      	bne.n	8001fd0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fc4:	2308      	movs	r3, #8
 8001fc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69fa      	ldr	r2, [r7, #28]
 8001fcc:	611a      	str	r2, [r3, #16]
          break;
 8001fce:	e009      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fd0:	2308      	movs	r3, #8
 8001fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69fa      	ldr	r2, [r7, #28]
 8001fd8:	615a      	str	r2, [r3, #20]
          break;
 8001fda:	e003      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	623b      	str	r3, [r7, #32]
          break;
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x130>
          break;
 8001fe2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	2bff      	cmp	r3, #255	; 0xff
 8001fe8:	d801      	bhi.n	8001fee <HAL_GPIO_Init+0x13a>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	e001      	b.n	8001ff2 <HAL_GPIO_Init+0x13e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	2bff      	cmp	r3, #255	; 0xff
 8001ff8:	d802      	bhi.n	8002000 <HAL_GPIO_Init+0x14c>
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	e002      	b.n	8002006 <HAL_GPIO_Init+0x152>
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	3b08      	subs	r3, #8
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	210f      	movs	r1, #15
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	401a      	ands	r2, r3
 8002018:	6a39      	ldr	r1, [r7, #32]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	431a      	orrs	r2, r3
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8090 	beq.w	8002154 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002034:	4b56      	ldr	r3, [pc, #344]	; (8002190 <HAL_GPIO_Init+0x2dc>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a55      	ldr	r2, [pc, #340]	; (8002190 <HAL_GPIO_Init+0x2dc>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b53      	ldr	r3, [pc, #332]	; (8002190 <HAL_GPIO_Init+0x2dc>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800204c:	4a51      	ldr	r2, [pc, #324]	; (8002194 <HAL_GPIO_Init+0x2e0>)
 800204e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002050:	089b      	lsrs	r3, r3, #2
 8002052:	3302      	adds	r3, #2
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4013      	ands	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a49      	ldr	r2, [pc, #292]	; (8002198 <HAL_GPIO_Init+0x2e4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d00d      	beq.n	8002094 <HAL_GPIO_Init+0x1e0>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a48      	ldr	r2, [pc, #288]	; (800219c <HAL_GPIO_Init+0x2e8>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d007      	beq.n	8002090 <HAL_GPIO_Init+0x1dc>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <HAL_GPIO_Init+0x2ec>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d101      	bne.n	800208c <HAL_GPIO_Init+0x1d8>
 8002088:	2302      	movs	r3, #2
 800208a:	e004      	b.n	8002096 <HAL_GPIO_Init+0x1e2>
 800208c:	2303      	movs	r3, #3
 800208e:	e002      	b.n	8002096 <HAL_GPIO_Init+0x1e2>
 8002090:	2301      	movs	r3, #1
 8002092:	e000      	b.n	8002096 <HAL_GPIO_Init+0x1e2>
 8002094:	2300      	movs	r3, #0
 8002096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002098:	f002 0203 	and.w	r2, r2, #3
 800209c:	0092      	lsls	r2, r2, #2
 800209e:	4093      	lsls	r3, r2
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020a6:	493b      	ldr	r1, [pc, #236]	; (8002194 <HAL_GPIO_Init+0x2e0>)
 80020a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020aa:	089b      	lsrs	r3, r3, #2
 80020ac:	3302      	adds	r3, #2
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d006      	beq.n	80020ce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020c0:	4b38      	ldr	r3, [pc, #224]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	4937      	ldr	r1, [pc, #220]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	608b      	str	r3, [r1, #8]
 80020cc:	e006      	b.n	80020dc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ce:	4b35      	ldr	r3, [pc, #212]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	4933      	ldr	r1, [pc, #204]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020d8:	4013      	ands	r3, r2
 80020da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d006      	beq.n	80020f6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020e8:	4b2e      	ldr	r3, [pc, #184]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	492d      	ldr	r1, [pc, #180]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60cb      	str	r3, [r1, #12]
 80020f4:	e006      	b.n	8002104 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020f6:	4b2b      	ldr	r3, [pc, #172]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	43db      	mvns	r3, r3
 80020fe:	4929      	ldr	r1, [pc, #164]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002100:	4013      	ands	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d006      	beq.n	800211e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002110:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002112:	685a      	ldr	r2, [r3, #4]
 8002114:	4923      	ldr	r1, [pc, #140]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
 800211c:	e006      	b.n	800212c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800211e:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	43db      	mvns	r3, r3
 8002126:	491f      	ldr	r1, [pc, #124]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002128:	4013      	ands	r3, r2
 800212a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002138:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4919      	ldr	r1, [pc, #100]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
 8002144:	e006      	b.n	8002154 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002146:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	43db      	mvns	r3, r3
 800214e:	4915      	ldr	r1, [pc, #84]	; (80021a4 <HAL_GPIO_Init+0x2f0>)
 8002150:	4013      	ands	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	3301      	adds	r3, #1
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	fa22 f303 	lsr.w	r3, r2, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	f47f aeaf 	bne.w	8001ec8 <HAL_GPIO_Init+0x14>
  }
}
 800216a:	bf00      	nop
 800216c:	bf00      	nop
 800216e:	372c      	adds	r7, #44	; 0x2c
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	10320000 	.word	0x10320000
 800217c:	10310000 	.word	0x10310000
 8002180:	10220000 	.word	0x10220000
 8002184:	10210000 	.word	0x10210000
 8002188:	10120000 	.word	0x10120000
 800218c:	10110000 	.word	0x10110000
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000
 8002198:	40010800 	.word	0x40010800
 800219c:	40010c00 	.word	0x40010c00
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40010400 	.word	0x40010400

080021a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	887b      	ldrh	r3, [r7, #2]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d002      	beq.n	80021c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021c0:	2301      	movs	r3, #1
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e001      	b.n	80021ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	460b      	mov	r3, r1
 80021e0:	807b      	strh	r3, [r7, #2]
 80021e2:	4613      	mov	r3, r2
 80021e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021e6:	787b      	ldrb	r3, [r7, #1]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ec:	887a      	ldrh	r2, [r7, #2]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021f2:	e003      	b.n	80021fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021f4:	887b      	ldrh	r3, [r7, #2]
 80021f6:	041a      	lsls	r2, r3, #16
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	611a      	str	r2, [r3, #16]
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr

08002206 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002206:	b480      	push	{r7}
 8002208:	b085      	sub	sp, #20
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002218:	887a      	ldrh	r2, [r7, #2]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4013      	ands	r3, r2
 800221e:	041a      	lsls	r2, r3, #16
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	43d9      	mvns	r1, r3
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	400b      	ands	r3, r1
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	611a      	str	r2, [r3, #16]
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e26c      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 8087 	beq.w	8002366 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002258:	4b92      	ldr	r3, [pc, #584]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b04      	cmp	r3, #4
 8002262:	d00c      	beq.n	800227e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002264:	4b8f      	ldr	r3, [pc, #572]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 030c 	and.w	r3, r3, #12
 800226c:	2b08      	cmp	r3, #8
 800226e:	d112      	bne.n	8002296 <HAL_RCC_OscConfig+0x5e>
 8002270:	4b8c      	ldr	r3, [pc, #560]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800227c:	d10b      	bne.n	8002296 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800227e:	4b89      	ldr	r3, [pc, #548]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d06c      	beq.n	8002364 <HAL_RCC_OscConfig+0x12c>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d168      	bne.n	8002364 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e246      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800229e:	d106      	bne.n	80022ae <HAL_RCC_OscConfig+0x76>
 80022a0:	4b80      	ldr	r3, [pc, #512]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a7f      	ldr	r2, [pc, #508]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022aa:	6013      	str	r3, [r2, #0]
 80022ac:	e02e      	b.n	800230c <HAL_RCC_OscConfig+0xd4>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10c      	bne.n	80022d0 <HAL_RCC_OscConfig+0x98>
 80022b6:	4b7b      	ldr	r3, [pc, #492]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a7a      	ldr	r2, [pc, #488]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	4b78      	ldr	r3, [pc, #480]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a77      	ldr	r2, [pc, #476]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e01d      	b.n	800230c <HAL_RCC_OscConfig+0xd4>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0xbc>
 80022da:	4b72      	ldr	r3, [pc, #456]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a71      	ldr	r2, [pc, #452]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	4b6f      	ldr	r3, [pc, #444]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a6e      	ldr	r2, [pc, #440]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	e00b      	b.n	800230c <HAL_RCC_OscConfig+0xd4>
 80022f4:	4b6b      	ldr	r3, [pc, #428]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a6a      	ldr	r2, [pc, #424]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80022fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	4b68      	ldr	r3, [pc, #416]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a67      	ldr	r2, [pc, #412]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800230a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d013      	beq.n	800233c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7ff fcb6 	bl	8001c84 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800231c:	f7ff fcb2 	bl	8001c84 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	; 0x64
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e1fa      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232e:	4b5d      	ldr	r3, [pc, #372]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0xe4>
 800233a:	e014      	b.n	8002366 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7ff fca2 	bl	8001c84 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002344:	f7ff fc9e 	bl	8001c84 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b64      	cmp	r3, #100	; 0x64
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e1e6      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002356:	4b53      	ldr	r3, [pc, #332]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x10c>
 8002362:	e000      	b.n	8002366 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d063      	beq.n	800243a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002372:	4b4c      	ldr	r3, [pc, #304]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00b      	beq.n	8002396 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800237e:	4b49      	ldr	r3, [pc, #292]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b08      	cmp	r3, #8
 8002388:	d11c      	bne.n	80023c4 <HAL_RCC_OscConfig+0x18c>
 800238a:	4b46      	ldr	r3, [pc, #280]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d116      	bne.n	80023c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002396:	4b43      	ldr	r3, [pc, #268]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <HAL_RCC_OscConfig+0x176>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d001      	beq.n	80023ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e1ba      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ae:	4b3d      	ldr	r3, [pc, #244]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4939      	ldr	r1, [pc, #228]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c2:	e03a      	b.n	800243a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d020      	beq.n	800240e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023cc:	4b36      	ldr	r3, [pc, #216]	; (80024a8 <HAL_RCC_OscConfig+0x270>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d2:	f7ff fc57 	bl	8001c84 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023da:	f7ff fc53 	bl	8001c84 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e19b      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ec:	4b2d      	ldr	r3, [pc, #180]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f8:	4b2a      	ldr	r3, [pc, #168]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4927      	ldr	r1, [pc, #156]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	e015      	b.n	800243a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800240e:	4b26      	ldr	r3, [pc, #152]	; (80024a8 <HAL_RCC_OscConfig+0x270>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002414:	f7ff fc36 	bl	8001c84 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241c:	f7ff fc32 	bl	8001c84 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e17a      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242e:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f0      	bne.n	800241c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d03a      	beq.n	80024bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d019      	beq.n	8002482 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800244e:	4b17      	ldr	r3, [pc, #92]	; (80024ac <HAL_RCC_OscConfig+0x274>)
 8002450:	2201      	movs	r2, #1
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002454:	f7ff fc16 	bl	8001c84 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245c:	f7ff fc12 	bl	8001c84 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e15a      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246e:	4b0d      	ldr	r3, [pc, #52]	; (80024a4 <HAL_RCC_OscConfig+0x26c>)
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800247a:	2001      	movs	r0, #1
 800247c:	f000 fa9a 	bl	80029b4 <RCC_Delay>
 8002480:	e01c      	b.n	80024bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <HAL_RCC_OscConfig+0x274>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002488:	f7ff fbfc 	bl	8001c84 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800248e:	e00f      	b.n	80024b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002490:	f7ff fbf8 	bl	8001c84 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d908      	bls.n	80024b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e140      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	42420000 	.word	0x42420000
 80024ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b0:	4b9e      	ldr	r3, [pc, #632]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80024b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1e9      	bne.n	8002490 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80a6 	beq.w	8002616 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ca:	2300      	movs	r3, #0
 80024cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ce:	4b97      	ldr	r3, [pc, #604]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10d      	bne.n	80024f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	4b94      	ldr	r3, [pc, #592]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	4a93      	ldr	r2, [pc, #588]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80024e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e4:	61d3      	str	r3, [r2, #28]
 80024e6:	4b91      	ldr	r3, [pc, #580]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024f2:	2301      	movs	r3, #1
 80024f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f6:	4b8e      	ldr	r3, [pc, #568]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d118      	bne.n	8002534 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002502:	4b8b      	ldr	r3, [pc, #556]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a8a      	ldr	r2, [pc, #552]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 8002508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800250e:	f7ff fbb9 	bl	8001c84 <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002516:	f7ff fbb5 	bl	8001c84 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b64      	cmp	r3, #100	; 0x64
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e0fd      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002528:	4b81      	ldr	r3, [pc, #516]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0f0      	beq.n	8002516 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d106      	bne.n	800254a <HAL_RCC_OscConfig+0x312>
 800253c:	4b7b      	ldr	r3, [pc, #492]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	4a7a      	ldr	r2, [pc, #488]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6213      	str	r3, [r2, #32]
 8002548:	e02d      	b.n	80025a6 <HAL_RCC_OscConfig+0x36e>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d10c      	bne.n	800256c <HAL_RCC_OscConfig+0x334>
 8002552:	4b76      	ldr	r3, [pc, #472]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4a75      	ldr	r2, [pc, #468]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	6213      	str	r3, [r2, #32]
 800255e:	4b73      	ldr	r3, [pc, #460]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	4a72      	ldr	r2, [pc, #456]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002564:	f023 0304 	bic.w	r3, r3, #4
 8002568:	6213      	str	r3, [r2, #32]
 800256a:	e01c      	b.n	80025a6 <HAL_RCC_OscConfig+0x36e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b05      	cmp	r3, #5
 8002572:	d10c      	bne.n	800258e <HAL_RCC_OscConfig+0x356>
 8002574:	4b6d      	ldr	r3, [pc, #436]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	4a6c      	ldr	r2, [pc, #432]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800257a:	f043 0304 	orr.w	r3, r3, #4
 800257e:	6213      	str	r3, [r2, #32]
 8002580:	4b6a      	ldr	r3, [pc, #424]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	4a69      	ldr	r2, [pc, #420]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002586:	f043 0301 	orr.w	r3, r3, #1
 800258a:	6213      	str	r3, [r2, #32]
 800258c:	e00b      	b.n	80025a6 <HAL_RCC_OscConfig+0x36e>
 800258e:	4b67      	ldr	r3, [pc, #412]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4a66      	ldr	r2, [pc, #408]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002594:	f023 0301 	bic.w	r3, r3, #1
 8002598:	6213      	str	r3, [r2, #32]
 800259a:	4b64      	ldr	r3, [pc, #400]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4a63      	ldr	r2, [pc, #396]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80025a0:	f023 0304 	bic.w	r3, r3, #4
 80025a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d015      	beq.n	80025da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7ff fb69 	bl	8001c84 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b4:	e00a      	b.n	80025cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b6:	f7ff fb65 	bl	8001c84 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e0ab      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025cc:	4b57      	ldr	r3, [pc, #348]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0ee      	beq.n	80025b6 <HAL_RCC_OscConfig+0x37e>
 80025d8:	e014      	b.n	8002604 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025da:	f7ff fb53 	bl	8001c84 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e0:	e00a      	b.n	80025f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e2:	f7ff fb4f 	bl	8001c84 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e095      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f8:	4b4c      	ldr	r3, [pc, #304]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1ee      	bne.n	80025e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002604:	7dfb      	ldrb	r3, [r7, #23]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d105      	bne.n	8002616 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800260a:	4b48      	ldr	r3, [pc, #288]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	4a47      	ldr	r2, [pc, #284]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002614:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 8081 	beq.w	8002722 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002620:	4b42      	ldr	r3, [pc, #264]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	2b08      	cmp	r3, #8
 800262a:	d061      	beq.n	80026f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d146      	bne.n	80026c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002634:	4b3f      	ldr	r3, [pc, #252]	; (8002734 <HAL_RCC_OscConfig+0x4fc>)
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263a:	f7ff fb23 	bl	8001c84 <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002640:	e008      	b.n	8002654 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002642:	f7ff fb1f 	bl	8001c84 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e067      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002654:	4b35      	ldr	r3, [pc, #212]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1f0      	bne.n	8002642 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002668:	d108      	bne.n	800267c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800266a:	4b30      	ldr	r3, [pc, #192]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	492d      	ldr	r1, [pc, #180]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002678:	4313      	orrs	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800267c:	4b2b      	ldr	r3, [pc, #172]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a19      	ldr	r1, [r3, #32]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	430b      	orrs	r3, r1
 800268e:	4927      	ldr	r1, [pc, #156]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002694:	4b27      	ldr	r3, [pc, #156]	; (8002734 <HAL_RCC_OscConfig+0x4fc>)
 8002696:	2201      	movs	r2, #1
 8002698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269a:	f7ff faf3 	bl	8001c84 <HAL_GetTick>
 800269e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a2:	f7ff faef 	bl	8001c84 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e037      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b4:	4b1d      	ldr	r3, [pc, #116]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0f0      	beq.n	80026a2 <HAL_RCC_OscConfig+0x46a>
 80026c0:	e02f      	b.n	8002722 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c2:	4b1c      	ldr	r3, [pc, #112]	; (8002734 <HAL_RCC_OscConfig+0x4fc>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7ff fadc 	bl	8001c84 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d0:	f7ff fad8 	bl	8001c84 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e020      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e2:	4b12      	ldr	r3, [pc, #72]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0x498>
 80026ee:	e018      	b.n	8002722 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d101      	bne.n	80026fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e013      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	429a      	cmp	r2, r3
 800270e:	d106      	bne.n	800271e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271a:	429a      	cmp	r2, r3
 800271c:	d001      	beq.n	8002722 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40021000 	.word	0x40021000
 8002730:	40007000 	.word	0x40007000
 8002734:	42420060 	.word	0x42420060

08002738 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0d0      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800274c:	4b6a      	ldr	r3, [pc, #424]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0307 	and.w	r3, r3, #7
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d910      	bls.n	800277c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275a:	4b67      	ldr	r3, [pc, #412]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 0207 	bic.w	r2, r3, #7
 8002762:	4965      	ldr	r1, [pc, #404]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	4313      	orrs	r3, r2
 8002768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800276a:	4b63      	ldr	r3, [pc, #396]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0b8      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d020      	beq.n	80027ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002794:	4b59      	ldr	r3, [pc, #356]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a58      	ldr	r2, [pc, #352]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 800279a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800279e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0308 	and.w	r3, r3, #8
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027ac:	4b53      	ldr	r3, [pc, #332]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a52      	ldr	r2, [pc, #328]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b8:	4b50      	ldr	r3, [pc, #320]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	494d      	ldr	r1, [pc, #308]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d040      	beq.n	8002858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d107      	bne.n	80027ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b47      	ldr	r3, [pc, #284]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d115      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e07f      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d107      	bne.n	8002806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027f6:	4b41      	ldr	r3, [pc, #260]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d109      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e073      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002806:	4b3d      	ldr	r3, [pc, #244]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e06b      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002816:	4b39      	ldr	r3, [pc, #228]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f023 0203 	bic.w	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4936      	ldr	r1, [pc, #216]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002824:	4313      	orrs	r3, r2
 8002826:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002828:	f7ff fa2c 	bl	8001c84 <HAL_GetTick>
 800282c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282e:	e00a      	b.n	8002846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002830:	f7ff fa28 	bl	8001c84 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	f241 3288 	movw	r2, #5000	; 0x1388
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e053      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002846:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 020c 	and.w	r2, r3, #12
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	429a      	cmp	r2, r3
 8002856:	d1eb      	bne.n	8002830 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002858:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d210      	bcs.n	8002888 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002866:	4b24      	ldr	r3, [pc, #144]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f023 0207 	bic.w	r2, r3, #7
 800286e:	4922      	ldr	r1, [pc, #136]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	4313      	orrs	r3, r2
 8002874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002876:	4b20      	ldr	r3, [pc, #128]	; (80028f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d001      	beq.n	8002888 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e032      	b.n	80028ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002894:	4b19      	ldr	r3, [pc, #100]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	4916      	ldr	r1, [pc, #88]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d009      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028b2:	4b12      	ldr	r3, [pc, #72]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	490e      	ldr	r1, [pc, #56]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028c6:	f000 f821 	bl	800290c <HAL_RCC_GetSysClockFreq>
 80028ca:	4602      	mov	r2, r0
 80028cc:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <HAL_RCC_ClockConfig+0x1c4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	091b      	lsrs	r3, r3, #4
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	490a      	ldr	r1, [pc, #40]	; (8002900 <HAL_RCC_ClockConfig+0x1c8>)
 80028d8:	5ccb      	ldrb	r3, [r1, r3]
 80028da:	fa22 f303 	lsr.w	r3, r2, r3
 80028de:	4a09      	ldr	r2, [pc, #36]	; (8002904 <HAL_RCC_ClockConfig+0x1cc>)
 80028e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <HAL_RCC_ClockConfig+0x1d0>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff f98a 	bl	8001c00 <HAL_InitTick>

  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40022000 	.word	0x40022000
 80028fc:	40021000 	.word	0x40021000
 8002900:	08003218 	.word	0x08003218
 8002904:	20000080 	.word	0x20000080
 8002908:	20000084 	.word	0x20000084

0800290c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	2300      	movs	r3, #0
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
 800291e:	2300      	movs	r3, #0
 8002920:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002926:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b04      	cmp	r3, #4
 8002934:	d002      	beq.n	800293c <HAL_RCC_GetSysClockFreq+0x30>
 8002936:	2b08      	cmp	r3, #8
 8002938:	d003      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x36>
 800293a:	e027      	b.n	800298c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800293c:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800293e:	613b      	str	r3, [r7, #16]
      break;
 8002940:	e027      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	0c9b      	lsrs	r3, r3, #18
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	4a17      	ldr	r2, [pc, #92]	; (80029a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800294c:	5cd3      	ldrb	r3, [r2, r3]
 800294e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d010      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800295a:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	0c5b      	lsrs	r3, r3, #17
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	4a11      	ldr	r2, [pc, #68]	; (80029ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002966:	5cd3      	ldrb	r3, [r2, r3]
 8002968:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a0d      	ldr	r2, [pc, #52]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800296e:	fb02 f203 	mul.w	r2, r2, r3
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	e004      	b.n	8002986 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002980:	fb02 f303 	mul.w	r3, r2, r3
 8002984:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	613b      	str	r3, [r7, #16]
      break;
 800298a:	e002      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800298c:	4b05      	ldr	r3, [pc, #20]	; (80029a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800298e:	613b      	str	r3, [r7, #16]
      break;
 8002990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002992:	693b      	ldr	r3, [r7, #16]
}
 8002994:	4618      	mov	r0, r3
 8002996:	371c      	adds	r7, #28
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	40021000 	.word	0x40021000
 80029a4:	007a1200 	.word	0x007a1200
 80029a8:	08003228 	.word	0x08003228
 80029ac:	08003238 	.word	0x08003238
 80029b0:	003d0900 	.word	0x003d0900

080029b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029bc:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <RCC_Delay+0x34>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <RCC_Delay+0x38>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	0a5b      	lsrs	r3, r3, #9
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029d0:	bf00      	nop
  }
  while (Delay --);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	1e5a      	subs	r2, r3, #1
 80029d6:	60fa      	str	r2, [r7, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f9      	bne.n	80029d0 <RCC_Delay+0x1c>
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr
 80029e8:	20000080 	.word	0x20000080
 80029ec:	10624dd3 	.word	0x10624dd3

080029f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e041      	b.n	8002a86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fe ff78 	bl	800190c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4610      	mov	r0, r2
 8002a30:	f000 fa56 	bl	8002ee0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d001      	beq.n	8002aa8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e035      	b.n	8002b14 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a16      	ldr	r2, [pc, #88]	; (8002b20 <HAL_TIM_Base_Start_IT+0x90>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d009      	beq.n	8002ade <HAL_TIM_Base_Start_IT+0x4e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad2:	d004      	beq.n	8002ade <HAL_TIM_Base_Start_IT+0x4e>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <HAL_TIM_Base_Start_IT+0x94>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d111      	bne.n	8002b02 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b06      	cmp	r3, #6
 8002aee:	d010      	beq.n	8002b12 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b00:	e007      	b.n	8002b12 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f042 0201 	orr.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	40000400 	.word	0x40000400

08002b28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d020      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d01b      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0202 	mvn.w	r2, #2
 8002b5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f998 	bl	8002ea8 <HAL_TIM_IC_CaptureCallback>
 8002b78:	e005      	b.n	8002b86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f98b 	bl	8002e96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f99a 	bl	8002eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d020      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d01b      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f06f 0204 	mvn.w	r2, #4
 8002ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2202      	movs	r2, #2
 8002bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 f972 	bl	8002ea8 <HAL_TIM_IC_CaptureCallback>
 8002bc4:	e005      	b.n	8002bd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f965 	bl	8002e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 f974 	bl	8002eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d020      	beq.n	8002c24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f003 0308 	and.w	r3, r3, #8
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d01b      	beq.n	8002c24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f06f 0208 	mvn.w	r2, #8
 8002bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	f003 0303 	and.w	r3, r3, #3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f94c 	bl	8002ea8 <HAL_TIM_IC_CaptureCallback>
 8002c10:	e005      	b.n	8002c1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 f93f 	bl	8002e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f94e 	bl	8002eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d020      	beq.n	8002c70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f003 0310 	and.w	r3, r3, #16
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d01b      	beq.n	8002c70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f06f 0210 	mvn.w	r2, #16
 8002c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2208      	movs	r2, #8
 8002c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 f926 	bl	8002ea8 <HAL_TIM_IC_CaptureCallback>
 8002c5c:	e005      	b.n	8002c6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 f919 	bl	8002e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f928 	bl	8002eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00c      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f06f 0201 	mvn.w	r2, #1
 8002c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7fe fc06 	bl	80014a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 fa6f 	bl	8003196 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00c      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d007      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f8f8 	bl	8002ecc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f003 0320 	and.w	r3, r3, #32
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00c      	beq.n	8002d00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f003 0320 	and.w	r3, r3, #32
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d007      	beq.n	8002d00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0220 	mvn.w	r2, #32
 8002cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fa42 	bl	8003184 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d00:	bf00      	nop
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_TIM_ConfigClockSource+0x1c>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e0b4      	b.n	8002e8e <HAL_TIM_ConfigClockSource+0x186>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d5c:	d03e      	beq.n	8002ddc <HAL_TIM_ConfigClockSource+0xd4>
 8002d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d62:	f200 8087 	bhi.w	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d6a:	f000 8086 	beq.w	8002e7a <HAL_TIM_ConfigClockSource+0x172>
 8002d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d72:	d87f      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d74:	2b70      	cmp	r3, #112	; 0x70
 8002d76:	d01a      	beq.n	8002dae <HAL_TIM_ConfigClockSource+0xa6>
 8002d78:	2b70      	cmp	r3, #112	; 0x70
 8002d7a:	d87b      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d7c:	2b60      	cmp	r3, #96	; 0x60
 8002d7e:	d050      	beq.n	8002e22 <HAL_TIM_ConfigClockSource+0x11a>
 8002d80:	2b60      	cmp	r3, #96	; 0x60
 8002d82:	d877      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d84:	2b50      	cmp	r3, #80	; 0x50
 8002d86:	d03c      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0xfa>
 8002d88:	2b50      	cmp	r3, #80	; 0x50
 8002d8a:	d873      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d8c:	2b40      	cmp	r3, #64	; 0x40
 8002d8e:	d058      	beq.n	8002e42 <HAL_TIM_ConfigClockSource+0x13a>
 8002d90:	2b40      	cmp	r3, #64	; 0x40
 8002d92:	d86f      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d94:	2b30      	cmp	r3, #48	; 0x30
 8002d96:	d064      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x15a>
 8002d98:	2b30      	cmp	r3, #48	; 0x30
 8002d9a:	d86b      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d060      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x15a>
 8002da0:	2b20      	cmp	r3, #32
 8002da2:	d867      	bhi.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d05c      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x15a>
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d05a      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0x15a>
 8002dac:	e062      	b.n	8002e74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6818      	ldr	r0, [r3, #0]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	6899      	ldr	r1, [r3, #8]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f000 f96a 	bl	8003096 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002dd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	609a      	str	r2, [r3, #8]
      break;
 8002dda:	e04f      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	6899      	ldr	r1, [r3, #8]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	f000 f953 	bl	8003096 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dfe:	609a      	str	r2, [r3, #8]
      break;
 8002e00:	e03c      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	6859      	ldr	r1, [r3, #4]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	f000 f8ca 	bl	8002fa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2150      	movs	r1, #80	; 0x50
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 f921 	bl	8003062 <TIM_ITRx_SetConfig>
      break;
 8002e20:	e02c      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	6859      	ldr	r1, [r3, #4]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	f000 f8e8 	bl	8003004 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2160      	movs	r1, #96	; 0x60
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f911 	bl	8003062 <TIM_ITRx_SetConfig>
      break;
 8002e40:	e01c      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6818      	ldr	r0, [r3, #0]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6859      	ldr	r1, [r3, #4]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	f000 f8aa 	bl	8002fa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2140      	movs	r1, #64	; 0x40
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f901 	bl	8003062 <TIM_ITRx_SetConfig>
      break;
 8002e60:	e00c      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	f000 f8f8 	bl	8003062 <TIM_ITRx_SetConfig>
      break;
 8002e72:	e003      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
      break;
 8002e78:	e000      	b.n	8002e7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr

08002eba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
	...

08002ee0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a2b      	ldr	r2, [pc, #172]	; (8002fa0 <TIM_Base_SetConfig+0xc0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d007      	beq.n	8002f08 <TIM_Base_SetConfig+0x28>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002efe:	d003      	beq.n	8002f08 <TIM_Base_SetConfig+0x28>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a28      	ldr	r2, [pc, #160]	; (8002fa4 <TIM_Base_SetConfig+0xc4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d108      	bne.n	8002f1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a20      	ldr	r2, [pc, #128]	; (8002fa0 <TIM_Base_SetConfig+0xc0>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d007      	beq.n	8002f32 <TIM_Base_SetConfig+0x52>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f28:	d003      	beq.n	8002f32 <TIM_Base_SetConfig+0x52>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a1d      	ldr	r2, [pc, #116]	; (8002fa4 <TIM_Base_SetConfig+0xc4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d108      	bne.n	8002f44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a0d      	ldr	r2, [pc, #52]	; (8002fa0 <TIM_Base_SetConfig+0xc0>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d103      	bne.n	8002f78 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d005      	beq.n	8002f96 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	f023 0201 	bic.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	611a      	str	r2, [r3, #16]
  }
}
 8002f96:	bf00      	nop
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	40012c00 	.word	0x40012c00
 8002fa4:	40000400 	.word	0x40000400

08002fa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	f023 0201 	bic.w	r2, r3, #1
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f023 030a 	bic.w	r3, r3, #10
 8002fe4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	621a      	str	r2, [r3, #32]
}
 8002ffa:	bf00      	nop
 8002ffc:	371c      	adds	r7, #28
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr

08003004 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003004:	b480      	push	{r7}
 8003006:	b087      	sub	sp, #28
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	f023 0210 	bic.w	r2, r3, #16
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800302e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	031b      	lsls	r3, r3, #12
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4313      	orrs	r3, r2
 8003038:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003040:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	4313      	orrs	r3, r2
 800304a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	621a      	str	r2, [r3, #32]
}
 8003058:	bf00      	nop
 800305a:	371c      	adds	r7, #28
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr

08003062 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003078:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	f043 0307 	orr.w	r3, r3, #7
 8003084:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	609a      	str	r2, [r3, #8]
}
 800308c:	bf00      	nop
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr

08003096 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003096:	b480      	push	{r7}
 8003098:	b087      	sub	sp, #28
 800309a:	af00      	add	r7, sp, #0
 800309c:	60f8      	str	r0, [r7, #12]
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	021a      	lsls	r2, r3, #8
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	431a      	orrs	r2, r3
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	4313      	orrs	r3, r2
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	609a      	str	r2, [r3, #8]
}
 80030ca:	bf00      	nop
 80030cc:	371c      	adds	r7, #28
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bc80      	pop	{r7}
 80030d2:	4770      	bx	lr

080030d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d101      	bne.n	80030ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030e8:	2302      	movs	r3, #2
 80030ea:	e041      	b.n	8003170 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003112:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	4313      	orrs	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a14      	ldr	r2, [pc, #80]	; (800317c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d009      	beq.n	8003144 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003138:	d004      	beq.n	8003144 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a10      	ldr	r2, [pc, #64]	; (8003180 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d10c      	bne.n	800315e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800314a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	4313      	orrs	r3, r2
 8003154:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	40012c00 	.word	0x40012c00
 8003180:	40000400 	.word	0x40000400

08003184 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr

08003196 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <__libc_init_array>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	2600      	movs	r6, #0
 80031ac:	4d0c      	ldr	r5, [pc, #48]	; (80031e0 <__libc_init_array+0x38>)
 80031ae:	4c0d      	ldr	r4, [pc, #52]	; (80031e4 <__libc_init_array+0x3c>)
 80031b0:	1b64      	subs	r4, r4, r5
 80031b2:	10a4      	asrs	r4, r4, #2
 80031b4:	42a6      	cmp	r6, r4
 80031b6:	d109      	bne.n	80031cc <__libc_init_array+0x24>
 80031b8:	f000 f822 	bl	8003200 <_init>
 80031bc:	2600      	movs	r6, #0
 80031be:	4d0a      	ldr	r5, [pc, #40]	; (80031e8 <__libc_init_array+0x40>)
 80031c0:	4c0a      	ldr	r4, [pc, #40]	; (80031ec <__libc_init_array+0x44>)
 80031c2:	1b64      	subs	r4, r4, r5
 80031c4:	10a4      	asrs	r4, r4, #2
 80031c6:	42a6      	cmp	r6, r4
 80031c8:	d105      	bne.n	80031d6 <__libc_init_array+0x2e>
 80031ca:	bd70      	pop	{r4, r5, r6, pc}
 80031cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80031d0:	4798      	blx	r3
 80031d2:	3601      	adds	r6, #1
 80031d4:	e7ee      	b.n	80031b4 <__libc_init_array+0xc>
 80031d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031da:	4798      	blx	r3
 80031dc:	3601      	adds	r6, #1
 80031de:	e7f2      	b.n	80031c6 <__libc_init_array+0x1e>
 80031e0:	0800323c 	.word	0x0800323c
 80031e4:	0800323c 	.word	0x0800323c
 80031e8:	0800323c 	.word	0x0800323c
 80031ec:	08003240 	.word	0x08003240

080031f0 <memset>:
 80031f0:	4603      	mov	r3, r0
 80031f2:	4402      	add	r2, r0
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d100      	bne.n	80031fa <memset+0xa>
 80031f8:	4770      	bx	lr
 80031fa:	f803 1b01 	strb.w	r1, [r3], #1
 80031fe:	e7f9      	b.n	80031f4 <memset+0x4>

08003200 <_init>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	bf00      	nop
 8003204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003206:	bc08      	pop	{r3}
 8003208:	469e      	mov	lr, r3
 800320a:	4770      	bx	lr

0800320c <_fini>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	bf00      	nop
 8003210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003212:	bc08      	pop	{r3}
 8003214:	469e      	mov	lr, r3
 8003216:	4770      	bx	lr
