Generating HDL for page 14.71.04.1 ADDR REGISTERS SET THOUSANDS POS at 9/4/2020 12:50:21 PM
Removed 6 outputs from Gate at 1C to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of PS_I_RING_2_OR_7_TIME,PS_I_CYCLE,PS_LOGIC_GATE_A_OR_R
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_4
	and inputs of PS_2ND_CLOCK_PULSE_4
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of PS_A_RING_5_TIME,PS_LOGIC_GATE_H,PS_X_CYCLE
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_4B_NoPin,OUT_4C_NoPin,OUT_4D_D
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_3
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_DOT_2C,OUT_1D_Y
	and logic function of Special
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of PS_I_RING_5_OR_10_TIME,PS_I_CYCLE,PS_LOGIC_GATE_J
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_NoPin
	and inputs of PS_CONS_MX_Y2_POS,PS_CONS_CLOCK_2_POS,PS_CONSOLE_STROBE_GTD
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_Y
	and inputs of OUT_2D_NoPin
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_E
	and inputs of PS_A_RING_4_TIME,PS_X_CYCLE,PS_LOGIC_GATE_J
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4E_E,MS_LOGIC_GATE_E_1,MS_LOGIC_GATE_V
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_3C_C,OUT_3E_D
	and logic function of OR
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_2B_4,OUT_2C_3
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_AR_TH_POS
	from gate output OUT_1C_A
