<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Personal Profile or CV Page">
    <title>Mike's CV</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>

    <header>
        <div class="profile-picture">
            <img src="profile_pic.png" alt="Profile Picture">
        </div>
        <h1>Endalk's Personal Profile</h1>
        <p> Engineering Research Assistnace | Analog IC Design | EDA | ML | Neuromorophic computing Enthusiast </p>
    </header>

    <section id="about">
        <h2>About Me</h2>
        <p>I am an engineering scientist specializing in IC design and algorithm optimization. My focus is on the development of advanced geometric models for circuit design, optimizing layouts and using innovative techniques like genetic algorithms and simulated annealing. I have extensive experience in using tools like Cadence Virtuoso, Python, and HSPICE for research and industry projects.</p>
    </section>

    <section id="skills">
        <h2>Skills</h2>
        <ul>
            <li>IC Design and Layout Optimization</li>
            <li>Geometric and Heuristic Algorithms</li>
            <li>Python, HSPICE, Cadence Virtuoso</li>
            <li>Operational Transconductance Amplifiers (OTA) Design</li>
            <li>Machine Learning Integration</li>
        </ul>
    </section>

    <section id="experience">
        <h2>Experience</h2>
        <div class="experience-item">
            <h3>IC Design Engineer</h3>
            <p><em>XYZ Tech, 2021 - Present</em></p>
            <p>Working on layout and routing optimization, simulation of large ICs using Destiny parasitic extractor, and the implementation of cutting-edge algorithms for circuit efficiency improvements.</p>
        </div>

        <div class="experience-item">
            <h3>Research Assistant</h3>
            <p><em>University of Engineering, 2019 - 2021</em></p>
            <p>Developed advanced automation tools for circuit design, focusing on reducing manual work and improving performance with heuristic methods.</p>
        </div>
    </section>

    <section id="education">
        <h2>Education</h2>
        <ul>
            <li>PhD in Electrical Engineering, Mid-Tier University, 2024</li>
            <li>MSc in Electrical Engineering, University of Technology, 2018</li>
            <li>BSc in Electronics, University of Science, 2016</li>
        </ul>
    </section>

    <footer>
        <p>Contact: mike@example.com</p>
    </footer>

</body>
</html>
