Generated by Fabric Compiler ( version 2019.1-patch10 <build 44073> ) at Sun Nov 24 22:28:08 2019

In fast mode(fast, normal, performance)

Placement started.
Clock region global placement takes 0.77 sec.
Pre global placement takes 1.64 sec.
Global placement takes 0.83 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.02 sec.
Post global placement takes 1.97 sec.
Legalization takes 0.25 sec.
Placement done.
Total placement takes 5.78 sec.

Routing started.
Building routing graph takes 2.63 sec.
Processing design graph takes 4.53 sec.
Total nets for routing : 4526.
Global routing takes 1.09 sec.
Detailed routing takes 6.94 sec.
Finish routing takes 2.02 sec.
Hold violation fix takes 2.94 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 20.98 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cmos_db[0]             | input         | D18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[1]             | input         | D17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[2]             | input         | E17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[3]             | input         | E18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[4]             | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[5]             | input         | H13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[6]             | input         | G14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[7]             | input         | G13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_href              | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_pclk              | input         | F13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_scl               | inout         | J14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_sda               | inout         | J15     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_vsync             | input         | J17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_xclk              | output        | F14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| col[0]                 | output        | C18     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| col[1]                 | output        | F17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| col[2]                 | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| col[3]                 | output        | F18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[0]              | output        | L16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[1]              | output        | M17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[2]              | output        | M18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[3]              | output        | M14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[4]              | output        | J16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[5]              | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[6]              | output        | E2      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_out[7]              | output        | D10     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_wx[0]               | output        | U17     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_wx[1]               | output        | V18     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_wx[2]               | output        | U18     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| d1_wx[3]               | output        | P12     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_led[0]            | output        | D2      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_led[1]            | output        | D1      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_led[2]            | output        | E1      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_led[3]            | output        | G4      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dirc_x                 | output        | A1      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dirc_y                 | output        | F4      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| en_x                   | output        | E11     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| en_y                   | output        | E12     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | NA                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | NA                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| row[0]                 | input         | G17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| row[1]                 | input         | K15     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| row[2]                 | input         | F16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| row[3]                 | input         | G16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| rst_n                  | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tmds_clk_n             | output        | A16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_clk_p             | output        | B16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[0]         | output        | A14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[1]         | output        | A11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[2]         | output        | A10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[0]         | output        | B14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[1]         | output        | B11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[2]         | output        | B10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| x_pulse_in_1           | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| x_pulse_out            | output        | B1      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| y_pulse_in_1           | input         | G2      | BANKL1     | 1.5       | LVCMOS15       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| y_pulse_out            | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of APMMUX            | 0        | 30            | 0                   
| Use of BKCL              | 6        | 6             | 100                 
| Use of CKEB              | 0        | 100           | 0                   
| Use of CKEBMUX           | 0        | 6             | 0                   
| Use of CLMA              | 816      | 3274          | 25                  
|   FF                     | 1140     | 19644         | 6                   
|   LUT                    | 2437     | 13096         | 19                  
|   LUT-FF pairs           | 741      | 13096         | 6                   
| Use of CLMS              | 237      | 1110          | 21                  
|   FF                     | 265      | 6660          | 4                   
|   LUT                    | 636      | 4440          | 14                  
|   LUT-FF pairs           | 146      | 4440          | 3                   
|   Distributed RAM        | 0        | 1110          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLLMUX            | 0        | 6             | 0                   
| Use of DQSLMUX           | 0        | 18            | 0                   
| Use of DRM               | 5        | 48            | 10                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of G2RCKMUX          | 0        | 12            | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of HMEMCMUX_DLL      | 0        | 2             | 0                   
| Use of HMEMCMUX_DQS      | 0        | 10            | 0                   
| Use of HMEMCMUX_IOL      | 0        | 60            | 0                   
| Use of HMEMCMUX_SRB      | 0        | 60            | 0                   
| Use of IO                | 110      | 240           | 46                  
|   IOBD                   | 56       | 120           | 47                  
|   IOBR                   | 2        | 6             | 33                  
|   IOBS                   | 52       | 114           | 46                  
|   DLL                    | 2        | 6             | 33                  
|   DQSL                   | 5        | 18            | 28                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKDLYMUX        | 0        | 24            | 0                   
| Use of IOCKGATE          | 3        | 12            | 25                  
| Use of IOCKGMUX          | 0        | 12            | 0                   
| Use of IOCKGMUX_OUT      | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 110      | 240           | 46                  
| Use of IOLMUX            | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PLLMUX            | 0        | 6             | 0                   
| Use of PREGMUX           | 0        | 6             | 0                   
| Use of PREGMUX_OUT       | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 1        | 24            | 4                   
| Use of RCKBMUX           | 0        | 12            | 0                   
| Use of RCKBMUX_OUT       | 0        | 12            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of SRB               | 0        | 2745          | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 7        | 20            | 35                  
| Use of USCMMUX           | 0        | 20            | 0                   
| Use of USCMMUX_OUT       | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX           | 0        | 12            | 0                   
| Use of VCKBMUX_OUT       | 0        | 12            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                    | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                                        | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_4044/gopclkbufg     | USCM_74_107        | ntclkbufg_0         | 49         | video_pll_m0/u_pll_e1/goppll                      | PLL_82_319           
| clkbufg_4045/gopclkbufg     | USCM_74_106        | ntclkbufg_1         | 109        | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_4046/gopclkbufg     | USCM_74_105        | ntclkbufg_2         | 199        | video_pll_m0/u_pll_e1/goppll                      | PLL_82_319           
| clkbufg_4047/gopclkbufg     | USCM_74_104        | ntclkbufg_3         | 358        | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_4048/gopclkbufg     | USCM_74_109        | ntclkbufg_4         | 68         | cmos_pclk_ibuf/opit_1                             | IOL_151_241          
| clkbufg_4049/gopclkbufg     | USCM_74_108        | M1/en_y/n1          | 426        | sys_clk_ibuf/opit_1                               | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+---------------------------------------------------------------------------------------------------------------+
| GClkInst     | SiteOfRClkInst     | RClk_Fanout_Net     | Fanout     | DriverInst     | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------+
+---------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                                           | DriverInst                                        | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------------------------------------+
| CLKFB      | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/ntCLKFB     | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| CLKIN1     | sys_clk_c[0]                                       | sys_clk_ibuf/opit_1                               | IOL_7_298            
| CLKIN2     | n294                                               | GND_63                                            | CLMA_78_80           
+---------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                          | DriverInst                       | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------+
| CLKFB      | video_pll_m0/u_pll_e1/ntCLKFB     | video_pll_m0/u_pll_e1/goppll     | PLL_82_319           
| CLKIN1     | sys_clk_c[0]                      | sys_clk_ibuf/opit_1              | IOL_7_298            
| CLKIN2     | n305                              | GND_62                           | CLMA_78_304          
+-----------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/device_map/top_map.adf      
|            | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/ov5640.pcf                  
| Output     | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/place_route/top_pnr.adf     
|            | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/place_route/top.prr         
|            | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/place_route/top_prr.prt     
|            | C:/Users/Dande/Desktop/13_ddr3_ov5640_hdmi/place_route/top_plc.adf     
+--------------------------------------------------------------------------------------+


Flow Command: pnr -plc_decongestion 2 -mode "fast" -fix_hold_violation 
Peak memory: 578,150,400 bytes
Total CPU  time to pnr completion : 32.344 sec
Total real time to pnr completion : 34.000 sec
