$date
	Sun Oct 23 03:59:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#811603
b10001 !
1"
#811606
b10001 &
b10001 %
1$
#811607
0"
#811610
b110100 &
b110100 %
#811614
b11010 &
b11010 %
#811618
b1101 &
b1101 %
#811622
b101000 &
b101000 %
#811626
b10100 &
b10100 %
#811630
b1010 &
b1010 %
#811634
b101 &
b101 %
#811638
b10000 &
b10000 %
#811642
b1000 &
b1000 %
#811646
b100 &
b100 %
#811650
b10 &
b10 %
#811654
b1 &
1#
b1 %
#811658
b0 &
b0 %
0#
0$
#1807282
b11000 &
b11000 %
1$
b11000 !
1"
#1807283
0"
#1807286
b1100 &
b1100 %
#1807290
b110 &
b110 %
#1807294
b11 &
b11 %
#1807298
b1010 &
b1010 %
#1807302
b101 &
b101 %
#1807306
b10000 &
b10000 %
#1807310
b1000 &
b1000 %
#1807314
b100 &
b100 %
#1807318
b10 &
b10 %
#1807322
b1 &
b1 %
1#
#1807326
b0 &
0#
b0 %
0$
#2834813
b110 !
1"
#2834814
b110 &
b110 %
1$
#2834815
0"
#2834818
b11 &
b11 %
#2834822
b1010 &
b1010 %
#2834826
b101 &
b101 %
#2834830
b10000 &
b10000 %
#2834834
b1000 &
b1000 %
#2834838
b100 &
b100 %
#2834842
b10 &
b10 %
#2834846
b1 &
1#
b1 %
#2834850
b0 &
b0 %
0#
0$
#4500012
