# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/new/simple.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_parity.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_tx.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_rx.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/uart_wrapper2.vhd" \
"../../../../lab4.srcs/sources_1/imports/new/rc5_top.vhd" \

# Do not sort compile order
nosort
