# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying S:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {S:/EE214_Labs/Lab7/Music.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:36 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab7/Music.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Music
# -- Compiling architecture musicc of Music
# End time: 16:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab7/MusicSynthesizer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:36 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab7/MusicSynthesizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MusicSynthesizer
# -- Compiling architecture fsm of MusicSynthesizer
# End time: 16:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {S:/EE214_Labs/Lab7/song_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:36 on Apr 01,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab7/song_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity song_tb
# -- Compiling architecture testbench of song_tb
# End time: 16:47:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  song_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" song_tb 
# Start time: 16:47:36 on Apr 01,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.song_tb(testbench)
# Loading work.musicsynthesizer(fsm)
# Loading work.music(musicc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__12 at S:/EE214_Labs/Lab7/Music.vhd line 12
# End time: 16:48:03 on Apr 01,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
