// Seed: 2743798149
module module_0 (
    input supply0 id_0
    , id_10,
    input wand id_1,
    output supply0 id_2,
    output wor id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    output supply1 id_8
);
  wor id_11 = 1'b0;
  assign module_0 = {id_10 + id_5, 1} + id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wire id_14,
    output supply1 id_15
);
  assign id_6 = 1;
  xnor (id_15, id_2, id_1, id_7, id_4);
  module_0(
      id_9, id_10, id_15, id_15, id_15, id_3, id_15, id_4, id_15
  );
endmodule
