#RUN: llc %s -mcpu=a64fx -ffj-swp -start-before=aarch64-swpipeliner -swpl-debug-dump-mir=8  -o /dev/null 2>&1 | FileCheck %s


#CHECK:** SwplTransformedMIRInfo begin **
#CHECK:originalDoVReg:%5
#CHECK:originalDoInitVar:%0
#CHECK:doVReg:%34
#CHECK:iterationInterval:23
#CHECK:minimumIterationInterval:4
#CHECK:coefficient: 1
#CHECK:minConstant: 0
#CHECK:expansion: 2
#CHECK:nVersions: 1
#CHECK:nCopies: 2
#CHECK:requiredKernelIteration: 2
#CHECK:prologEndIndx: 184
#CHECK:kernelEndIndx: 368
#CHECK:epilogEndIndx: 552
#CHECK:isIterationCountConstant: 0
#CHECK:doVRegInitialValue: 0
#CHECK:originalKernelIteration: 0
#CHECK:transformedKernelIteration: 0
#CHECK:transformedModIteration: 0
#CHECK:updateDoVRegMI:%22:gpr64 = SUBSXri %5:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:branchDoVRegMI:Bcc 1, %bb.12, implicit $nzcv
#CHECK:branchDoVRegMIKernel:Bcc 10, %bb.4, implicit $nzcv
#CHECK:OrgPreHeader: %bb.2
#CHECK:Check1: %bb.7
#CHECK:Prolog: %bb.8
#CHECK:OrgBody: %bb.4
#CHECK:Epilog: %bb.9
#CHECK:NewPreHeader: %bb.11
#CHECK:Check2: %bb.10
#CHECK:NewBody: %bb.12
#CHECK:NewExit: %bb.13
#CHECK:OrgExit: %bb.3
#CHECK:mis:
#CHECK:** SwplTransformedMIRInfo end   **
#CHECK:target loop:Loop at depth 1 containing: %bb.4<header><latch><exiting>
#CHECK:LAST:
#CHECK:bb.0 (%ir-block.1):
#CHECK:  successors: %bb.1(0x30000000), %bb.2(0x50000000); %bb.1(37.50%), %bb.2(62.50%)
#CHECK:  liveins: $x0
#CHECK:  %10:gpr64common = COPY $x0
#CHECK:  TBZX %10:gpr64common, 63, %bb.2
#CHECK:bb.1:
#CHECK:; predecessors: %bb.0
#CHECK:  successors: %bb.3(0x80000000); %bb.3(100.00%)
#CHECK:  %11:fpr32 = FMOVS0
#CHECK:  B %bb.3
#CHECK:bb.2 (%ir-block.3):
#CHECK:; predecessors: %bb.0
#CHECK:  successors: %bb.7(0x80000000); %bb.7(100.00%)
#CHECK:  %15:gpr64sp = ADDXri %10:gpr64common, 1, 0
#CHECK:  %0:gpr64all = COPY %15:gpr64sp
#CHECK:  %14:fpr32 = FMOVS0
#CHECK:  %16:gpr64common = MOVaddr target-flags(aarch64-page) @A, target-flags(aarch64-pageoff, aarch64-nc) @A
#CHECK:  %13:gpr64all = COPY %16:gpr64common
#CHECK:  %17:gpr64common = MOVaddr target-flags(aarch64-page) @B, target-flags(aarch64-pageoff, aarch64-nc) @B
#CHECK:  %12:gpr64all = COPY %17:gpr64common
#CHECK:  B %bb.7
#CHECK:bb.3 (%ir-block.5):
#CHECK:; predecessors: %bb.1, %bb.13
#CHECK:  %1:fpr32 = PHI %11:fpr32, %bb.1, %42:fpr32, %bb.13
#CHECK:  $s0 = COPY %1:fpr32
#CHECK:  RET_ReallyLR implicit $s0
#CHECK:bb.7 (%ir-block.7):
#CHECK:; predecessors: %bb.2
#CHECK:  successors: %bb.8(0x40000000), %bb.11(0x40000000); %bb.8(50.00%), %bb.11(50.00%)
#CHECK:  %36:gpr64sp = COPY %0:gpr64all
#CHECK:  $xzr = SUBSXri %36:gpr64sp, 2, 0, implicit-def $nzcv
#CHECK:  Bcc 11, %bb.11, implicit $nzcv
#CHECK:bb.8 (%ir-block.7):
#CHECK:; predecessors: %bb.7
#CHECK:  successors: %bb.4(0x80000000); %bb.4(100.00%)
#CHECK:  %23:gpr64sp = COPY %12:gpr64all
#CHECK:  %24:gpr64sp = COPY %13:gpr64all
#CHECK:  %25:fpr32 = COPY %14:fpr32
#CHECK:  %26:gpr64sp = COPY %0:gpr64all
#CHECK:  %28:fpr32 = LDURSi %23:gpr64sp, 0
#CHECK:bb.4 (%ir-block.7):
#CHECK:; predecessors: %bb.4, %bb.8
#CHECK:  successors: %bb.4(0x7c000000), %bb.9(0x04000000); %bb.4(96.88%), %bb.9(3.12%)
#CHECK:  %60:gpr64sp = PHI %23:gpr64sp, %bb.8, %59:gpr64sp, %bb.4
#CHECK:  %62:fpr32 = PHI %28:fpr32, %bb.8, %61:fpr32, %bb.4
#CHECK:  %68:gpr64sp = PHI %24:gpr64sp, %bb.8, %67:gpr64sp, %bb.4
#CHECK:  %70:gpr64sp = PHI %26:gpr64sp, %bb.8, %69:gpr64sp, %bb.4
#CHECK:  %72:fpr32 = PHI %25:fpr32, %bb.8, %71:fpr32, %bb.4
#CHECK:  %55:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %62:fpr32, %62:fpr32
#CHECK:  STURSi %55:fpr32, %68:gpr64sp, 0 :: (store (s32) into %ir.13, !tbaa !2)
#CHECK:  %56:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %55:fpr32, %72:fpr32
#CHECK:  %57:gpr64sp = ADDXri %60:gpr64sp, 4, 0
#CHECK:  %58:gpr64all = COPY %57:gpr64sp
#CHECK:  %59:gpr64sp = COPY %58:gpr64all
#CHECK:  %61:fpr32 = LDURSi %59:gpr64sp, 0
#CHECK:  %63:gpr64 = SUBSXri %70:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  %64:gpr64sp = ADDXri %68:gpr64sp, 4, 0
#CHECK:  %65:gpr64all = COPY %64:gpr64sp
#CHECK:  %66:gpr64all = COPY %63:gpr64
#CHECK:  %67:gpr64sp = COPY %65:gpr64all
#CHECK:  %69:gpr64sp = COPY %66:gpr64all
#CHECK:  %71:fpr32 = COPY %56:fpr32
#CHECK:  %73:gpr64sp = COPY %63:gpr64
#CHECK:  $xzr = SUBSXri %73:gpr64sp, 2, 0, implicit-def $nzcv
#CHECK:  Bcc 10, %bb.4, implicit $nzcv
#CHECK:bb.9 (%ir-block.7):
#CHECK:; predecessors: %bb.4
#CHECK:  successors: %bb.10(0x80000000); %bb.10(100.00%)
#CHECK:  %43:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %61:fpr32, %61:fpr32
#CHECK:  STURSi %43:fpr32, %67:gpr64sp, 0 :: (store (s32) into %ir.13, !tbaa !2)
#CHECK:  %44:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %43:fpr32, %71:fpr32
#CHECK:  %45:gpr64sp = ADDXri %59:gpr64sp, 4, 0
#CHECK:  %46:gpr64all = COPY %45:gpr64sp
#CHECK:  %47:gpr64sp = COPY %46:gpr64all
#CHECK:  %48:gpr64 = SUBSXri %69:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  %49:gpr64sp = ADDXri %67:gpr64sp, 4, 0
#CHECK:  %50:gpr64all = COPY %49:gpr64sp
#CHECK:  %51:gpr64all = COPY %48:gpr64
#CHECK:  %52:gpr64sp = COPY %50:gpr64all
#CHECK:  %53:gpr64sp = COPY %51:gpr64all
#CHECK:  %54:fpr32 = COPY %44:fpr32
#CHECK:bb.10 (%ir-block.7):
#CHECK:; predecessors: %bb.9
#CHECK:  successors: %bb.11(0x40000000), %bb.13(0x40000000); %bb.11(50.00%), %bb.13(50.00%)
#CHECK:  $xzr = SUBSXri %53:gpr64sp, 0, 0, implicit-def $nzcv
#CHECK:  Bcc 0, %bb.13, implicit $nzcv
#CHECK:bb.11 (%ir-block.7):
#CHECK:; predecessors: %bb.10, %bb.7
#CHECK:  successors: %bb.12(0x80000000); %bb.12(100.00%)
#CHECK:  %38:gpr64sp = PHI %12:gpr64all, %bb.7, %47:gpr64sp, %bb.10
#CHECK:  %39:gpr64sp = PHI %13:gpr64all, %bb.7, %52:gpr64sp, %bb.10
#CHECK:  %40:fpr32 = PHI %14:fpr32, %bb.7, %54:fpr32, %bb.10
#CHECK:  %41:gpr64sp = PHI %0:gpr64all, %bb.7, %53:gpr64sp, %bb.10
#CHECK:bb.12 (%ir-block.7):
#CHECK:; predecessors: %bb.12, %bb.11
#CHECK:  successors: %bb.12(0x40000000), %bb.13(0x40000000); %bb.12(50.00%), %bb.13(50.00%)
#CHECK:  %2:gpr64sp = PHI %38:gpr64sp, %bb.11, %8:gpr64all, %bb.12
#CHECK:  %3:gpr64sp = PHI %39:gpr64sp, %bb.11, %7:gpr64all, %bb.12
#CHECK:  %4:fpr32 = PHI %40:fpr32, %bb.11, %6:fpr32, %bb.12
#CHECK:  %5:gpr64sp = PHI %41:gpr64sp, %bb.11, %9:gpr64all, %bb.12
#CHECK:  early-clobber %18:gpr64sp, %19:fpr32 = LDRSpost %2:gpr64sp(tied-def 0), 4
#CHECK:  %20:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %19:fpr32, %19:fpr32
#CHECK:  early-clobber %21:gpr64sp = STRSpost %20:fpr32, %3:gpr64sp(tied-def 0), 4 :: (store (s32) into %ir.13, !tbaa !2)
#CHECK:  %6:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %20:fpr32, %4:fpr32
#CHECK:  %7:gpr64all = COPY %21:gpr64sp
#CHECK:  %8:gpr64all = COPY %18:gpr64sp
#CHECK:  %22:gpr64 = SUBSXri %5:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  %9:gpr64all = COPY %22:gpr64
#CHECK:  Bcc 1, %bb.12, implicit $nzcv
#CHECK:  B %bb.13
#CHECK:bb.13 (%ir-block.7):
#CHECK:; predecessors: %bb.12, %bb.10
#CHECK:  successors: %bb.3(0x80000000); %bb.3(100.00%)
#CHECK:  %42:fpr32 = PHI %6:fpr32, %bb.12, %44:fpr32, %bb.10
#CHECK:  B %bb.3


--- |
  ; ModuleID = 'test3044-05.c'
  source_filename = "test3044-05.c"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  @B = external dso_local local_unnamed_addr global [100 x float], align 4
  @A = external dso_local local_unnamed_addr global [100 x float], align 4
  
  ; Function Attrs: nofree norecurse nounwind
  define dso_local float @test3044(i64 %0) local_unnamed_addr #0 {
    %2 = icmp slt i64 %0, 0
    br i1 %2, label %5, label %3
  
  3:                                                ; preds = %1
    %4 = add i64 %0, 1
    call void @llvm.set.loop.iterations.i64(i64 %4)
    br label %7
  
  5:                                                ; preds = %7, %1
    %6 = phi float [ 0.000000e+00, %1 ], [ %16, %7 ]
    ret float %6
  
  7:                                                ; preds = %7, %3
    %8 = phi [100 x float]* [ @B, %3 ], [ %20, %7 ]
    %9 = phi [100 x float]* [ @A, %3 ], [ %18, %7 ]
    %10 = phi float [ %16, %7 ], [ 0.000000e+00, %3 ]
    %11 = phi i64 [ %4, %3 ], [ %21, %7 ]
    %12 = bitcast [100 x float]* %8 to float*
    %13 = bitcast [100 x float]* %9 to float*
    %14 = load float, float* %12, align 4, !tbaa !2
    %15 = fmul fast float %14, 2.000000e+00
    store float %15, float* %13, align 4, !tbaa !2
    %16 = fadd fast float %15, %10
    %17 = getelementptr [100 x float], [100 x float]* %9, i64 0, i64 1
    %18 = bitcast float* %17 to [100 x float]*
    %19 = getelementptr [100 x float], [100 x float]* %8, i64 0, i64 1
    %20 = bitcast float* %19 to [100 x float]*
    %21 = call i64 @llvm.loop.decrement.reg.i64(i64 %11, i64 1)
    %22 = icmp ne i64 %21, 0
    br i1 %22, label %7, label %5, !llvm.loop !6
  }
  
  ; Function Attrs: noduplicate nounwind
  declare void @llvm.set.loop.iterations.i64(i64) #1
  
  ; Function Attrs: noduplicate nounwind
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #1
  
  ; Function Attrs: nounwind
  declare void @llvm.stackprotector(i8*, i8**) #2
  
  attributes #0 = { nofree norecurse nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="non-leaf" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="true" "no-jump-tables"="false" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+ras,+rdm,+sha2,+sve,+v8.2a" "unsafe-fp-math"="true" "use-soft-float"="false" }
  attributes #1 = { noduplicate nounwind }
  attributes #2 = { nounwind }
  
  !llvm.module.flags = !{!0}
  !llvm.ident = !{!1}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{!"clang version 11.0.0 "}
  !2 = !{!3, !3, i64 0}
  !3 = !{!"float", !4, i64 0}
  !4 = !{!"omnipotent char", !5, i64 0}
  !5 = !{!"Simple C/C++ TBAA"}
  !6 = distinct !{!6, !7}
  !7 = !{!"llvm.loop.unroll.disable"}

...
---
name:            test3044
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
registers:
  - { id: 0, class: gpr64all, preferred-register: '' }
  - { id: 1, class: fpr32, preferred-register: '' }
  - { id: 2, class: gpr64sp, preferred-register: '' }
  - { id: 3, class: gpr64sp, preferred-register: '' }
  - { id: 4, class: fpr32, preferred-register: '' }
  - { id: 5, class: gpr64sp, preferred-register: '' }
  - { id: 6, class: fpr32, preferred-register: '' }
  - { id: 7, class: gpr64all, preferred-register: '' }
  - { id: 8, class: gpr64all, preferred-register: '' }
  - { id: 9, class: gpr64all, preferred-register: '' }
  - { id: 10, class: gpr64common, preferred-register: '' }
  - { id: 11, class: fpr32, preferred-register: '' }
  - { id: 12, class: gpr64all, preferred-register: '' }
  - { id: 13, class: gpr64all, preferred-register: '' }
  - { id: 14, class: fpr32, preferred-register: '' }
  - { id: 15, class: gpr64sp, preferred-register: '' }
  - { id: 16, class: gpr64common, preferred-register: '' }
  - { id: 17, class: gpr64common, preferred-register: '' }
  - { id: 18, class: gpr64sp, preferred-register: '' }
  - { id: 19, class: fpr32, preferred-register: '' }
  - { id: 20, class: fpr32, preferred-register: '' }
  - { id: 21, class: gpr64sp, preferred-register: '' }
  - { id: 22, class: gpr64, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%10' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
callSites:       []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0 (%ir-block.1):
    successors: %bb.4(0x30000000), %bb.1(0x50000000)
    liveins: $x0
  
    %10:gpr64common = COPY $x0
    TBZX %10, 63, %bb.1
  
  bb.4:
    successors: %bb.2(0x80000000)
  
    %11:fpr32 = FMOVS0
    B %bb.2
  
  bb.1 (%ir-block.3):
    successors: %bb.3(0x80000000)
  
    %15:gpr64sp = ADDXri %10, 1, 0
    %0:gpr64all = COPY %15
    %14:fpr32 = FMOVS0
    %16:gpr64common = MOVaddr target-flags(aarch64-page) @A, target-flags(aarch64-pageoff, aarch64-nc) @A
    %13:gpr64all = COPY %16
    %17:gpr64common = MOVaddr target-flags(aarch64-page) @B, target-flags(aarch64-pageoff, aarch64-nc) @B
    %12:gpr64all = COPY %17
    B %bb.3
  
  bb.2 (%ir-block.5):
    %1:fpr32 = PHI %11, %bb.4, %6, %bb.3
    $s0 = COPY %1
    RET_ReallyLR implicit $s0
  
  bb.3 (%ir-block.7):
    successors: %bb.3(0x7c000000), %bb.2(0x04000000)
  
    %2:gpr64sp = PHI %12, %bb.1, %8, %bb.3
    %3:gpr64sp = PHI %13, %bb.1, %7, %bb.3
    %4:fpr32 = PHI %14, %bb.1, %6, %bb.3
    %5:gpr64sp = PHI %0, %bb.1, %9, %bb.3
    early-clobber %18:gpr64sp, %19:fpr32 = LDRSpost %2, 4
    %20:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %19, %19
    early-clobber %21:gpr64sp = STRSpost %20, %3, 4 :: (store 4 into %ir.13, !tbaa !2)
    %6:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %20, %4
    %7:gpr64all = COPY %21
    %8:gpr64all = COPY %18
    %22:gpr64 = SUBSXri %5, 1, 0, implicit-def $nzcv
    %9:gpr64all = COPY %22
    Bcc 1, %bb.3, implicit $nzcv
    B %bb.2

...
