// Seed: 202364999
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
endprogram
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7
);
  always $unsigned(39);
  ;
  wire id_9;
  wire id_10;
  assign id_5 = -1;
  assign id_9 = id_9;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd53,
    parameter id_3 = 32'd62,
    parameter id_7 = 32'd3
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output logic [7:0] id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  inout logic [7:0] id_9;
  inout logic [7:0] id_8;
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_10[id_7^id_1] = ~-1;
  assign id_8 = !id_9[id_1 : 1];
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        @(id_8[id_1 : id_3] or posedge (id_9)) $clog2(25);
        ;
      end
      SystemTFIdentifier(1'b0 * -1, id_4, id_9, id_3 == 1, id_8);
    end
  end
endmodule
