

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 11 14:17:30 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231  |RNI_Pipeline_WEIGHTS_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    588|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    2|    1536|   1484|    -|
|Memory           |        0|    -|      36|      9|    0|
|Multiplexer      |        -|    -|       -|    354|    -|
|Register         |        -|    -|     729|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    2|    2301|   2435|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231  |RNI_Pipeline_WEIGHTS_LOOP  |        0|   2|  530|  454|    0|
    |control_s_axi_U                       |control_s_axi              |        0|   0|  176|  296|    0|
    |gmem_m_axi_U                          |gmem_m_axi                 |        4|   0|  830|  734|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |        4|   2| 1536| 1484|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NEURONS_MEM_U    |NEURONS_MEM_RAM_AUTO_1R1W    |        0|  32|   7|    0|    14|   32|     1|          448|
    |NEURONS_U        |NEURONS_ROM_AUTO_1R          |        0|   3|   1|    0|    14|    3|     1|           42|
    |NEURONS_STATE_U  |NEURONS_STATE_RAM_AUTO_1R1W  |        0|   1|   1|    0|    14|    1|     1|           14|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  36|   9|    0|    42|   36|     3|          504|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add10_fu_467_p2                      |         +|   0|  0|  39|          32|          32|
    |add_fu_332_p2                        |         +|   0|  0|  39|          32|          32|
    |add_ln24_fu_306_p2                   |         +|   0|  0|  10|           2|           1|
    |add_ln26_1_fu_378_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_518_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln26_fu_368_p2                   |         +|   0|  0|  42|          35|           6|
    |add_ln50_fu_441_p2                   |         +|   0|  0|  39|          32|          32|
    |ap_block_state19_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24                     |       and|   0|  0|   2|           1|           1|
    |cmp14_fu_338_p2                      |      icmp|   0|  0|  10|           2|           1|
    |cmp57_fu_344_p2                      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln24_fu_300_p2                  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln26_1_fu_450_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln26_fu_350_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_473_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln50_fu_459_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln64_fu_512_p2                  |      icmp|   0|  0|  32|          25|           1|
    |LAYERS_load_phi_cast_cast_fu_324_p3  |    select|   0|  0|   4|           1|           4|
    |LAYERS_load_phi_fu_316_p3            |    select|   0|  0|   4|           1|           4|
    |empty_26_fu_485_p3                   |    select|   0|  0|   3|           1|           3|
    |select_ln26_fu_403_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln30_fu_479_p3                |    select|   0|  0|   3|           1|           3|
    |select_ln50_fu_434_p3                |    select|   0|  0|   4|           1|           4|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 588|         460|         358|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |NEURONS_MEM_address0    |   20|          4|    4|         16|
    |NEURONS_MEM_ce0         |   14|          3|    1|          3|
    |NEURONS_MEM_d0          |   14|          3|   32|         96|
    |NEURONS_MEM_we0         |   14|          3|    1|          3|
    |NEURONS_STATE_address0  |   14|          3|    4|         12|
    |NEURONS_STATE_ce0       |   14|          3|    1|          3|
    |NEURONS_STATE_d0        |   14|          3|    1|          3|
    |NEURONS_STATE_we0       |   14|          3|    1|          3|
    |ap_NS_fsm               |  113|         25|    1|         25|
    |gmem_ARADDR             |   14|          3|   64|        192|
    |gmem_ARLEN              |   14|          3|   32|         96|
    |gmem_ARVALID            |   14|          3|    1|          3|
    |gmem_RREADY             |    9|          2|    1|          2|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |gmem_blk_n_W            |    9|          2|    1|          2|
    |i_fu_130                |    9|          2|    2|          4|
    |j_1_reg_208             |    9|          2|   64|        128|
    |j_fu_126                |    9|          2|   32|         64|
    |k_reg_221               |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  354|         77|  278|        725|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEM_addr_reg_682                           |   4|   0|    4|          0|
    |NEURONS_load_reg_659                               |   3|   0|    3|          0|
    |add10_reg_665                                      |  32|   0|   32|          0|
    |add_ln24_reg_570                                   |   2|   0|    2|          0|
    |add_ln50_reg_636                                   |  32|   0|   32|          0|
    |add_reg_587                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                          |  24|   0|   24|          0|
    |cmp14_reg_593                                      |   1|   0|    1|          0|
    |cmp57_reg_599                                      |   1|   0|    1|          0|
    |empty_26_reg_672                                   |   3|   0|    3|          0|
    |empty_reg_582                                      |   1|   0|    1|          0|
    |gmem_addr_1_reg_607                                |  64|   0|   64|          0|
    |gmem_addr_reg_562                                  |  64|   0|   64|          0|
    |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_130                                           |   2|   0|    2|          0|
    |icmp_ln26_reg_603                                  |   1|   0|    1|          0|
    |icmp_ln50_reg_654                                  |   1|   0|    1|          0|
    |j_1_reg_208                                        |  64|   0|   64|          0|
    |j_fu_126                                           |  32|   0|   32|          0|
    |j_load_1_reg_575                                   |  32|   0|   32|          0|
    |k_reg_221                                          |  32|   0|   32|          0|
    |n_i                                                |  32|   0|   32|          0|
    |output_r_read_reg_552                              |  64|   0|   64|          0|
    |reg_257                                            |  32|   0|   32|          0|
    |select_ln26_reg_613                                |   3|   0|    4|          1|
    |sext_ln26_1_reg_631                                |  64|   0|   64|          0|
    |trunc_ln26_1_reg_641                               |   4|   0|    4|          0|
    |trunc_ln26_reg_626                                 |   4|   0|    4|          0|
    |trunc_ln30_reg_687                                 |   4|   0|    4|          0|
    |trunc_ln_reg_557                                   |  62|   0|   62|          0|
    |w_i                                                |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 729|   0|  730|          1|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           RNI|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           RNI|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

