ncverilog: 06.20-s004: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.20-s004: Started on Jun 11, 2016 at 00:48:31 JST
ncverilog
	-s
	+gui
	+access+r
	/home/koyo/verilog/alu_control.v
	/home/koyo/verilog/alu.v
	/home/koyo/verilog/branch.v
	/home/koyo/verilog/control.v
	/home/koyo/verilog/DW_ram_2r_w_s_dff.v
	/home/koyo/verilog/Exception.v
	/home/koyo/verilog/ex_mem_reg.v
	/home/koyo/verilog/ex_stage.v
	/home/koyo/verilog/forward.v
	/home/koyo/verilog/hazard.v
	/home/koyo/verilog/IAR.v
	/home/koyo/verilog/id_ex_reg.v
	/home/koyo/verilog/id_stage.v
	/home/koyo/verilog/if_id_reg.v
	/home/koyo/verilog/if_stage.v
	/home/koyo/verilog/Iv_ex.v
	/home/koyo/verilog/Iv_id.v
	/home/koyo/verilog/Iv_if.v
	/home/koyo/verilog/Iv_mem.v
	/home/koyo/verilog/mem_stage.v
	/home/koyo/verilog/mem_wb_reg.v
	/home/koyo/verilog/mux_4.v
	/home/koyo/verilog/pc.v
	/home/koyo/verilog/rf32x32.v
	/home/koyo/verilog/SR.v
	/home/koyo/verilog/top.v
	/home/koyo/verilog/wb_stage.v
	/home/koyo/verilog/top_test.v
Recompiling... reason: file './IAR.v' is newer than expected.
	expected: Fri Jun 10 18:51:59 2016
	actual:   Fri Jun 10 20:09:38 2016
file: /home/koyo/verilog/alu_control.v
file: /home/koyo/verilog/alu.v
file: /home/koyo/verilog/branch.v
file: /home/koyo/verilog/control.v
file: /home/koyo/verilog/DW_ram_2r_w_s_dff.v
file: /home/koyo/verilog/Exception.v
file: /home/koyo/verilog/ex_mem_reg.v
file: /home/koyo/verilog/ex_stage.v
file: /home/koyo/verilog/forward.v
file: /home/koyo/verilog/hazard.v
file: /home/koyo/verilog/IAR.v
file: /home/koyo/verilog/id_ex_reg.v
file: /home/koyo/verilog/id_stage.v
file: /home/koyo/verilog/if_id_reg.v
file: /home/koyo/verilog/if_stage.v
file: /home/koyo/verilog/Iv_ex.v
file: /home/koyo/verilog/Iv_id.v
	module worklib.Iv_id:v
		errors: 0, warnings: 0
file: /home/koyo/verilog/Iv_if.v
file: /home/koyo/verilog/Iv_mem.v
file: /home/koyo/verilog/mem_stage.v
file: /home/koyo/verilog/mem_wb_reg.v
file: /home/koyo/verilog/mux_4.v
file: /home/koyo/verilog/pc.v
file: /home/koyo/verilog/rf32x32.v
file: /home/koyo/verilog/SR.v
file: /home/koyo/verilog/top.v
file: /home/koyo/verilog/wb_stage.v
file: /home/koyo/verilog/top_test.v
   //*** description for wave form 
     |
ncvlog: *W,NOCMIC (/home/koyo/verilog/top_test.v,117|5): error-prone block comment nested within block comment [2.3(IEEE)].
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Iv_id:v <0x421c5b05>
			streams:   1, words:   576
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                28      28
		Registers:             102     102
		Scalar wires:           47       -
		Expanded wires:         32       1
		Vectored wires:         95       -
		Always blocks:          11      11
		Initial blocks:          3       3
		Cont. assignments:      71     100
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top_test:v
ncsim: *E,STRPIN: Could not initialize SimVision connection: SimVision process terminated before a connection was established..
TOOL:	ncverilog	06.20-s004: Exiting on Jun 11, 2016 at 00:48:39 JST  (total: 00:00:08)
ncverilog: *E,SIMERR: Error during Simulation (status 2), exiting.
TOOL:	ncverilog	06.20-s004: Exiting on Jun 11, 2016 at 00:48:39 JST  (total: 00:00:08)
