<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NXP NFC Reader Library: Register Definitions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NXP NFC Reader Library
   &#160;<span id="projectnumber">v4.040.05.011646</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d0/da5/group__phhalHw__Rc523__Reg.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Register Definitions<div class="ingroups"><a class="el" href="../../d6/d78/group__phhalHw.html">Hardware Abstraction Layer</a> &raquo; <a class="el" href="../../d8/d9f/group__phhalHw__Rc523.html">component : Rc523</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Register definitions.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Register Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="../../d0/da5/group__phhalHw__Rc523__Reg.png" border="0" alt="" usemap="#d0_2da5_2group____phhalHw____Rc523____Reg"/>
<map name="d0_2da5_2group____phhalHw____Rc523____Reg" id="d0_2da5_2group____phhalHw____Rc523____Reg">
<area shape="rect" id="node2" href="../../d8/d9f/group__phhalHw__Rc523.html" title="RC523 Reader HAL. " alt="" coords="5,5,140,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga67693787f806c0ad995ad0402b0268f5"><td class="memItemLeft" align="right" valign="top">phStatus_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga67693787f806c0ad995ad0402b0268f5">phhalHw_Rc523_WriteRegister</a> (<a class="el" href="../../d3/d60/structphhalHw__Rc523__DataParams__t.html">phhalHw_Rc523_DataParams_t</a> *pDataParams, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bAddress, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bValue)</td></tr>
<tr class="memdesc:ga67693787f806c0ad995ad0402b0268f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to 8bit address of CL front-end register.  <a href="#ga67693787f806c0ad995ad0402b0268f5">More...</a><br /></td></tr>
<tr class="separator:ga67693787f806c0ad995ad0402b0268f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5f5ee7d9aa629eeb35ff2069cd9c5b"><td class="memItemLeft" align="right" valign="top">phStatus_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafa5f5ee7d9aa629eeb35ff2069cd9c5b">phhalHw_Rc523_ReadRegister</a> (<a class="el" href="../../d3/d60/structphhalHw__Rc523__DataParams__t.html">phhalHw_Rc523_DataParams_t</a> *pDataParams, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bAddress, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *pValue)</td></tr>
<tr class="memdesc:gafa5f5ee7d9aa629eeb35ff2069cd9c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 8bit register address from CL front-ends.  <a href="#gafa5f5ee7d9aa629eeb35ff2069cd9c5b">More...</a><br /></td></tr>
<tr class="separator:gafa5f5ee7d9aa629eeb35ff2069cd9c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register definitions of Page 0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6d829c236d0666fdf6b2facf2b0d22f1"></a>Following all register definitions of Page 0. </p>
</td></tr>
<tr class="memitem:ga0f1744868746ce7f7caa5adef5f32575"><td class="memItemLeft" align="right" valign="top"><a id="ga0f1744868746ce7f7caa5adef5f32575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0f1744868746ce7f7caa5adef5f32575">PHHAL_HW_RC523_REG_PAGE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga0f1744868746ce7f7caa5adef5f32575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page register. <br /></td></tr>
<tr class="separator:ga0f1744868746ce7f7caa5adef5f32575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ebc975c7748b290024b6b52c1ee6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga77ebc975c7748b290024b6b52c1ee6d4">PHHAL_HW_RC523_REG_COMMAND</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga77ebc975c7748b290024b6b52c1ee6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command register.  <a href="#ga77ebc975c7748b290024b6b52c1ee6d4">More...</a><br /></td></tr>
<tr class="separator:ga77ebc975c7748b290024b6b52c1ee6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb829a62fb78ff7f8762894efd5f603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaeb829a62fb78ff7f8762894efd5f603d">PHHAL_HW_RC523_REG_COMMIEN</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gaeb829a62fb78ff7f8762894efd5f603d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CommIEn register.  <a href="#gaeb829a62fb78ff7f8762894efd5f603d">More...</a><br /></td></tr>
<tr class="separator:gaeb829a62fb78ff7f8762894efd5f603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22d8ecc5e3bfaf0a91a1cab04a4af89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac22d8ecc5e3bfaf0a91a1cab04a4af89">PHHAL_HW_RC523_REG_DIVIEN</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:gac22d8ecc5e3bfaf0a91a1cab04a4af89"><td class="mdescLeft">&#160;</td><td class="mdescRight">DivIEn register.  <a href="#gac22d8ecc5e3bfaf0a91a1cab04a4af89">More...</a><br /></td></tr>
<tr class="separator:gac22d8ecc5e3bfaf0a91a1cab04a4af89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10ae18592c81b01cbc094f66ee56ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac10ae18592c81b01cbc094f66ee56ec7">PHHAL_HW_RC523_REG_COMMIRQ</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gac10ae18592c81b01cbc094f66ee56ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CommIrq register.  <a href="#gac10ae18592c81b01cbc094f66ee56ec7">More...</a><br /></td></tr>
<tr class="separator:gac10ae18592c81b01cbc094f66ee56ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcacb6ce7ab343f029916a88aaddbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3bcacb6ce7ab343f029916a88aaddbfb">PHHAL_HW_RC523_REG_DIVIRQ</a>&#160;&#160;&#160;0x05U</td></tr>
<tr class="memdesc:ga3bcacb6ce7ab343f029916a88aaddbfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DivIrq register.  <a href="#ga3bcacb6ce7ab343f029916a88aaddbfb">More...</a><br /></td></tr>
<tr class="separator:ga3bcacb6ce7ab343f029916a88aaddbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad371d042372826705bc3196571248633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad371d042372826705bc3196571248633">PHHAL_HW_RC523_REG_ERROR</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="memdesc:gad371d042372826705bc3196571248633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error register.  <a href="#gad371d042372826705bc3196571248633">More...</a><br /></td></tr>
<tr class="separator:gad371d042372826705bc3196571248633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79e60c371428e2697beee20e73bda75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac79e60c371428e2697beee20e73bda75">PHHAL_HW_RC523_REG_STATUS1</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:gac79e60c371428e2697beee20e73bda75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status1 register.  <a href="#gac79e60c371428e2697beee20e73bda75">More...</a><br /></td></tr>
<tr class="separator:gac79e60c371428e2697beee20e73bda75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a97235971d99544ac76a9ae23936020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6a97235971d99544ac76a9ae23936020">PHHAL_HW_RC523_REG_STATUS2</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga6a97235971d99544ac76a9ae23936020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status2 register.  <a href="#ga6a97235971d99544ac76a9ae23936020">More...</a><br /></td></tr>
<tr class="separator:ga6a97235971d99544ac76a9ae23936020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6260705ce09a878ef7fdc9d930a0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga9f6260705ce09a878ef7fdc9d930a0e7">PHHAL_HW_RC523_REG_FIFODATA</a>&#160;&#160;&#160;0x09U</td></tr>
<tr class="memdesc:ga9f6260705ce09a878ef7fdc9d930a0e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo register.  <a href="#ga9f6260705ce09a878ef7fdc9d930a0e7">More...</a><br /></td></tr>
<tr class="separator:ga9f6260705ce09a878ef7fdc9d930a0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac496fa638374cd3656ef120633dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6ac496fa638374cd3656ef120633dddf">PHHAL_HW_RC523_REG_FIFOLEVEL</a>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="memdesc:ga6ac496fa638374cd3656ef120633dddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">FifoLevel register.  <a href="#ga6ac496fa638374cd3656ef120633dddf">More...</a><br /></td></tr>
<tr class="separator:ga6ac496fa638374cd3656ef120633dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d866ce544119cdc581fc657c4b763f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8d866ce544119cdc581fc657c4b763f1">PHHAL_HW_RC523_REG_WATERLEVEL</a>&#160;&#160;&#160;0x0BU</td></tr>
<tr class="memdesc:ga8d866ce544119cdc581fc657c4b763f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">WaterLevel register.  <a href="#ga8d866ce544119cdc581fc657c4b763f1">More...</a><br /></td></tr>
<tr class="separator:ga8d866ce544119cdc581fc657c4b763f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3473a7ea2f92b50e51826c282c64bcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3473a7ea2f92b50e51826c282c64bcd4">PHHAL_HW_RC523_REG_CONTROL</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:ga3473a7ea2f92b50e51826c282c64bcd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register.  <a href="#ga3473a7ea2f92b50e51826c282c64bcd4">More...</a><br /></td></tr>
<tr class="separator:ga3473a7ea2f92b50e51826c282c64bcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f8f7308b9a0c95fbc5f0259b5b3f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac7f8f7308b9a0c95fbc5f0259b5b3f1d">PHHAL_HW_RC523_REG_BITFRAMING</a>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="memdesc:gac7f8f7308b9a0c95fbc5f0259b5b3f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit framing register.  <a href="#gac7f8f7308b9a0c95fbc5f0259b5b3f1d">More...</a><br /></td></tr>
<tr class="separator:gac7f8f7308b9a0c95fbc5f0259b5b3f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7740faa1f6172332930d1ca74970576e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7740faa1f6172332930d1ca74970576e">PHHAL_HW_RC523_REG_COLL</a>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="memdesc:ga7740faa1f6172332930d1ca74970576e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Collision register.  <a href="#ga7740faa1f6172332930d1ca74970576e">More...</a><br /></td></tr>
<tr class="separator:ga7740faa1f6172332930d1ca74970576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register definitions of Page 1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4a513c51ee3e4419635a2a280c63ee5e"></a>Following all register definitions of Page 1. </p>
</td></tr>
<tr class="memitem:gabe38d5bb186de4efeb57fcd3ca51c91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gabe38d5bb186de4efeb57fcd3ca51c91a">PHHAL_HW_RC523_REG_MODE</a>&#160;&#160;&#160;0x11U</td></tr>
<tr class="memdesc:gabe38d5bb186de4efeb57fcd3ca51c91a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register.  <a href="#gabe38d5bb186de4efeb57fcd3ca51c91a">More...</a><br /></td></tr>
<tr class="separator:gabe38d5bb186de4efeb57fcd3ca51c91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d57f83139c271e74cb4658af08b919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab1d57f83139c271e74cb4658af08b919">PHHAL_HW_RC523_REG_TXMODE</a>&#160;&#160;&#160;0x12U</td></tr>
<tr class="memdesc:gab1d57f83139c271e74cb4658af08b919"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxMode register.  <a href="#gab1d57f83139c271e74cb4658af08b919">More...</a><br /></td></tr>
<tr class="separator:gab1d57f83139c271e74cb4658af08b919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d6560e0e6534e99b9950f76d728827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga93d6560e0e6534e99b9950f76d728827">PHHAL_HW_RC523_REG_RXMODE</a>&#160;&#160;&#160;0x13U</td></tr>
<tr class="memdesc:ga93d6560e0e6534e99b9950f76d728827"><td class="mdescLeft">&#160;</td><td class="mdescRight">RxMode register.  <a href="#ga93d6560e0e6534e99b9950f76d728827">More...</a><br /></td></tr>
<tr class="separator:ga93d6560e0e6534e99b9950f76d728827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76472ca53209ca6a60acb7d32e233d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga76472ca53209ca6a60acb7d32e233d4c">PHHAL_HW_RC523_REG_TXCONTROL</a>&#160;&#160;&#160;0x14U</td></tr>
<tr class="memdesc:ga76472ca53209ca6a60acb7d32e233d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxControl register.  <a href="#ga76472ca53209ca6a60acb7d32e233d4c">More...</a><br /></td></tr>
<tr class="separator:ga76472ca53209ca6a60acb7d32e233d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3744d335ed2d339fda79ebdf0b777621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3744d335ed2d339fda79ebdf0b777621">PHHAL_HW_RC523_REG_TXASK</a>&#160;&#160;&#160;0x15U</td></tr>
<tr class="memdesc:ga3744d335ed2d339fda79ebdf0b777621"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxAsk register.  <a href="#ga3744d335ed2d339fda79ebdf0b777621">More...</a><br /></td></tr>
<tr class="separator:ga3744d335ed2d339fda79ebdf0b777621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77e802658ab6d5907c9a254949f09f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac77e802658ab6d5907c9a254949f09f7">PHHAL_HW_RC523_REG_TXSEL</a>&#160;&#160;&#160;0x16U</td></tr>
<tr class="memdesc:gac77e802658ab6d5907c9a254949f09f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxSel register.  <a href="#gac77e802658ab6d5907c9a254949f09f7">More...</a><br /></td></tr>
<tr class="separator:gac77e802658ab6d5907c9a254949f09f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d34a0fd40ba76131db558f9db6e052e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga9d34a0fd40ba76131db558f9db6e052e">PHHAL_HW_RC523_REG_RXSEL</a>&#160;&#160;&#160;0x17U</td></tr>
<tr class="memdesc:ga9d34a0fd40ba76131db558f9db6e052e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RxSel register.  <a href="#ga9d34a0fd40ba76131db558f9db6e052e">More...</a><br /></td></tr>
<tr class="separator:ga9d34a0fd40ba76131db558f9db6e052e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00fccfe3e6c81e2edf2ba33005379c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga4d00fccfe3e6c81e2edf2ba33005379c">PHHAL_HW_RC523_REG_RXTHRESHOLD</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="memdesc:ga4d00fccfe3e6c81e2edf2ba33005379c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RxThreshold register.  <a href="#ga4d00fccfe3e6c81e2edf2ba33005379c">More...</a><br /></td></tr>
<tr class="separator:ga4d00fccfe3e6c81e2edf2ba33005379c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5e4662b83c1c7b15b3d2080186bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3f5e4662b83c1c7b15b3d2080186bfab">PHHAL_HW_RC523_REG_DEMOD</a>&#160;&#160;&#160;0x19U</td></tr>
<tr class="memdesc:ga3f5e4662b83c1c7b15b3d2080186bfab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Demod register.  <a href="#ga3f5e4662b83c1c7b15b3d2080186bfab">More...</a><br /></td></tr>
<tr class="separator:ga3f5e4662b83c1c7b15b3d2080186bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ca4f0ee60b4b324c61a89217b641c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga26ca4f0ee60b4b324c61a89217b641c7">PHHAL_HW_RC523_REG_FELNFC2</a>&#160;&#160;&#160;0x1BU</td></tr>
<tr class="memdesc:ga26ca4f0ee60b4b324c61a89217b641c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FelNFC2Reg register.  <a href="#ga26ca4f0ee60b4b324c61a89217b641c7">More...</a><br /></td></tr>
<tr class="separator:ga26ca4f0ee60b4b324c61a89217b641c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace25a554f2206f4a838debd1ad53f6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gace25a554f2206f4a838debd1ad53f6ce">PHHAL_HW_RC523_REG_MFTX</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:gace25a554f2206f4a838debd1ad53f6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">MfTx register.  <a href="#gace25a554f2206f4a838debd1ad53f6ce">More...</a><br /></td></tr>
<tr class="separator:gace25a554f2206f4a838debd1ad53f6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2795df9e71d4cdb5157ae1797195f8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga2795df9e71d4cdb5157ae1797195f8a7">PHHAL_HW_RC523_REG_MFRX</a>&#160;&#160;&#160;0x1DU</td></tr>
<tr class="memdesc:ga2795df9e71d4cdb5157ae1797195f8a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MfRx register.  <a href="#ga2795df9e71d4cdb5157ae1797195f8a7">More...</a><br /></td></tr>
<tr class="separator:ga2795df9e71d4cdb5157ae1797195f8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7da40ce56ad286b25d39a0970da9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafa7da40ce56ad286b25d39a0970da9d5">PHHAL_HW_RC523_REG_TYPEB</a>&#160;&#160;&#160;0x1EU</td></tr>
<tr class="memdesc:gafa7da40ce56ad286b25d39a0970da9d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TypeB register.  <a href="#gafa7da40ce56ad286b25d39a0970da9d5">More...</a><br /></td></tr>
<tr class="separator:gafa7da40ce56ad286b25d39a0970da9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc8b556c5958a01dd7e9d5fe53771b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafbc8b556c5958a01dd7e9d5fe53771b8">PHHAL_HW_RC523_REG_SERIALSPEED</a>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="memdesc:gafbc8b556c5958a01dd7e9d5fe53771b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SerialSpeed register.  <a href="#gafbc8b556c5958a01dd7e9d5fe53771b8">More...</a><br /></td></tr>
<tr class="separator:gafbc8b556c5958a01dd7e9d5fe53771b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register definitions of Page 2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpefec656b444ae3ef54594624d580cab9"></a>Following all register definitions of Page 2. </p>
</td></tr>
<tr class="memitem:gaec06505249b6b8327b395b1576122062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaec06505249b6b8327b395b1576122062">PHHAL_HW_RC523_REG_CRCRESULT1</a>&#160;&#160;&#160;0x21U</td></tr>
<tr class="memdesc:gaec06505249b6b8327b395b1576122062"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRCResult1 register.  <a href="#gaec06505249b6b8327b395b1576122062">More...</a><br /></td></tr>
<tr class="separator:gaec06505249b6b8327b395b1576122062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ea2f638def6458f19ffd3dbcc6c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga646ea2f638def6458f19ffd3dbcc6c13">PHHAL_HW_RC523_REG_CRCRESULT2</a>&#160;&#160;&#160;0x22U</td></tr>
<tr class="memdesc:ga646ea2f638def6458f19ffd3dbcc6c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRCResult2 register.  <a href="#ga646ea2f638def6458f19ffd3dbcc6c13">More...</a><br /></td></tr>
<tr class="separator:ga646ea2f638def6458f19ffd3dbcc6c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5a1b50827471e7edaaaef3e332e899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3d5a1b50827471e7edaaaef3e332e899">PHHAL_HW_RC523_REG_GSNOFF</a>&#160;&#160;&#160;0x23U</td></tr>
<tr class="memdesc:ga3d5a1b50827471e7edaaaef3e332e899"><td class="mdescLeft">&#160;</td><td class="mdescRight">GSNOff register.  <a href="#ga3d5a1b50827471e7edaaaef3e332e899">More...</a><br /></td></tr>
<tr class="separator:ga3d5a1b50827471e7edaaaef3e332e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ed1ee6b51752bd72c30fff53508544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac9ed1ee6b51752bd72c30fff53508544">PHHAL_HW_RC523_REG_MODWIDTH</a>&#160;&#160;&#160;0x24U</td></tr>
<tr class="memdesc:gac9ed1ee6b51752bd72c30fff53508544"><td class="mdescLeft">&#160;</td><td class="mdescRight">ModWidth register.  <a href="#gac9ed1ee6b51752bd72c30fff53508544">More...</a><br /></td></tr>
<tr class="separator:gac9ed1ee6b51752bd72c30fff53508544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7a33eb4eb52587ecf548b0379b7e8e"><td class="memItemLeft" align="right" valign="top"><a id="gaea7a33eb4eb52587ecf548b0379b7e8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC523_REG_TXBITPHASE</b>&#160;&#160;&#160;0x25U</td></tr>
<tr class="separator:gaea7a33eb4eb52587ecf548b0379b7e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6627944eef58450421b5a88ec78ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad7f6627944eef58450421b5a88ec78ee">PHHAL_HW_RC523_REG_RFCFG</a>&#160;&#160;&#160;0x26U</td></tr>
<tr class="memdesc:gad7f6627944eef58450421b5a88ec78ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RfCfg register.  <a href="#gad7f6627944eef58450421b5a88ec78ee">More...</a><br /></td></tr>
<tr class="separator:gad7f6627944eef58450421b5a88ec78ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb206c310d989f0dadf4f085970b574e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafb206c310d989f0dadf4f085970b574e">PHHAL_HW_RC523_REG_GSN</a>&#160;&#160;&#160;0x27U</td></tr>
<tr class="memdesc:gafb206c310d989f0dadf4f085970b574e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GSN register.  <a href="#gafb206c310d989f0dadf4f085970b574e">More...</a><br /></td></tr>
<tr class="separator:gafb206c310d989f0dadf4f085970b574e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915eb37a2d53f4fe1713c60d621ed24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga915eb37a2d53f4fe1713c60d621ed24f">PHHAL_HW_RC523_REG_CWGSP</a>&#160;&#160;&#160;0x28U</td></tr>
<tr class="memdesc:ga915eb37a2d53f4fe1713c60d621ed24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CWGSP register.  <a href="#ga915eb37a2d53f4fe1713c60d621ed24f">More...</a><br /></td></tr>
<tr class="separator:ga915eb37a2d53f4fe1713c60d621ed24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccf70b1fd6d5a836fca366632306182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0ccf70b1fd6d5a836fca366632306182">PHHAL_HW_RC523_REG_MODGSP</a>&#160;&#160;&#160;0x29U</td></tr>
<tr class="memdesc:ga0ccf70b1fd6d5a836fca366632306182"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODGSP register.  <a href="#ga0ccf70b1fd6d5a836fca366632306182">More...</a><br /></td></tr>
<tr class="separator:ga0ccf70b1fd6d5a836fca366632306182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23977ad4729db7b473cde78862b35026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga23977ad4729db7b473cde78862b35026">PHHAL_HW_RC523_REG_TMODE</a>&#160;&#160;&#160;0x2AU</td></tr>
<tr class="memdesc:ga23977ad4729db7b473cde78862b35026"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMode register.  <a href="#ga23977ad4729db7b473cde78862b35026">More...</a><br /></td></tr>
<tr class="separator:ga23977ad4729db7b473cde78862b35026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f030922b71a5a7cb2d683c42b3fdffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0f030922b71a5a7cb2d683c42b3fdffc">PHHAL_HW_RC523_REG_TPRESCALER</a>&#160;&#160;&#160;0x2BU</td></tr>
<tr class="memdesc:ga0f030922b71a5a7cb2d683c42b3fdffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPrescaler register.  <a href="#ga0f030922b71a5a7cb2d683c42b3fdffc">More...</a><br /></td></tr>
<tr class="separator:ga0f030922b71a5a7cb2d683c42b3fdffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4983156f20491900a31242459a7196c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga4983156f20491900a31242459a7196c8">PHHAL_HW_RC523_REG_TRELOADHI</a>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="memdesc:ga4983156f20491900a31242459a7196c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TReloadHi register.  <a href="#ga4983156f20491900a31242459a7196c8">More...</a><br /></td></tr>
<tr class="separator:ga4983156f20491900a31242459a7196c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe98be6baceb4c0084947af5ece9e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gabbe98be6baceb4c0084947af5ece9e06">PHHAL_HW_RC523_REG_TRELOADLO</a>&#160;&#160;&#160;0x2DU</td></tr>
<tr class="memdesc:gabbe98be6baceb4c0084947af5ece9e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TReloadLo register.  <a href="#gabbe98be6baceb4c0084947af5ece9e06">More...</a><br /></td></tr>
<tr class="separator:gabbe98be6baceb4c0084947af5ece9e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc013ed73d5ab64c8ea814ae5ac7f2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gacc013ed73d5ab64c8ea814ae5ac7f2eb">PHHAL_HW_RC523_REG_TCOUNTERVALHI</a>&#160;&#160;&#160;0x2EU</td></tr>
<tr class="memdesc:gacc013ed73d5ab64c8ea814ae5ac7f2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCounterValHi register.  <a href="#gacc013ed73d5ab64c8ea814ae5ac7f2eb">More...</a><br /></td></tr>
<tr class="separator:gacc013ed73d5ab64c8ea814ae5ac7f2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd61f618b202b19497394bff425f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gadfd61f618b202b19497394bff425f449">PHHAL_HW_RC523_REG_TCOUNTERVALLO</a>&#160;&#160;&#160;0x2FU</td></tr>
<tr class="memdesc:gadfd61f618b202b19497394bff425f449"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCounterValLo register.  <a href="#gadfd61f618b202b19497394bff425f449">More...</a><br /></td></tr>
<tr class="separator:gadfd61f618b202b19497394bff425f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register definitions of Page 3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1a97feb03701c81007358b74113d7d18"></a>Following all register definitions of Page 3. </p>
</td></tr>
<tr class="memitem:ga8580f354f07be9d9b9903568ca9304be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8580f354f07be9d9b9903568ca9304be">PHHAL_HW_RC523_REG_TESTSEL1</a>&#160;&#160;&#160;0x31U</td></tr>
<tr class="memdesc:ga8580f354f07be9d9b9903568ca9304be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga8580f354f07be9d9b9903568ca9304be">More...</a><br /></td></tr>
<tr class="separator:ga8580f354f07be9d9b9903568ca9304be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150a0457e4d0d715fb57e11dd348c0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga150a0457e4d0d715fb57e11dd348c0c2">PHHAL_HW_RC523_REG_TESTSEL2</a>&#160;&#160;&#160;0x32U</td></tr>
<tr class="memdesc:ga150a0457e4d0d715fb57e11dd348c0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga150a0457e4d0d715fb57e11dd348c0c2">More...</a><br /></td></tr>
<tr class="separator:ga150a0457e4d0d715fb57e11dd348c0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef401a7f1a202898a57ce534ae00c273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaef401a7f1a202898a57ce534ae00c273">PHHAL_HW_RC523_REG_TESTPINEN</a>&#160;&#160;&#160;0x33U</td></tr>
<tr class="memdesc:gaef401a7f1a202898a57ce534ae00c273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#gaef401a7f1a202898a57ce534ae00c273">More...</a><br /></td></tr>
<tr class="separator:gaef401a7f1a202898a57ce534ae00c273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379d7fc8e2c4484fafb74ce9c92c2893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga379d7fc8e2c4484fafb74ce9c92c2893">PHHAL_HW_RC523_REG_TESTPINVALUE</a>&#160;&#160;&#160;0x34U</td></tr>
<tr class="memdesc:ga379d7fc8e2c4484fafb74ce9c92c2893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga379d7fc8e2c4484fafb74ce9c92c2893">More...</a><br /></td></tr>
<tr class="separator:ga379d7fc8e2c4484fafb74ce9c92c2893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb220929bf5c8a56371c797c753f4696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaeb220929bf5c8a56371c797c753f4696">PHHAL_HW_RC523_REG_TESTBUS</a>&#160;&#160;&#160;0x35U</td></tr>
<tr class="memdesc:gaeb220929bf5c8a56371c797c753f4696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#gaeb220929bf5c8a56371c797c753f4696">More...</a><br /></td></tr>
<tr class="separator:gaeb220929bf5c8a56371c797c753f4696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e02b9c306ba4a059b975b14fac2dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad6e02b9c306ba4a059b975b14fac2dff">PHHAL_HW_RC523_REG_AUTOTEST</a>&#160;&#160;&#160;0x36U</td></tr>
<tr class="memdesc:gad6e02b9c306ba4a059b975b14fac2dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#gad6e02b9c306ba4a059b975b14fac2dff">More...</a><br /></td></tr>
<tr class="separator:gad6e02b9c306ba4a059b975b14fac2dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ada839ff21cb7b11d262a6e51224170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3ada839ff21cb7b11d262a6e51224170">PHHAL_HW_RC523_REG_VERSION</a>&#160;&#160;&#160;0x37U</td></tr>
<tr class="memdesc:ga3ada839ff21cb7b11d262a6e51224170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the product number and the version.  <a href="#ga3ada839ff21cb7b11d262a6e51224170">More...</a><br /></td></tr>
<tr class="separator:ga3ada839ff21cb7b11d262a6e51224170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8caad82f2dcf72712e2d7d75188d5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8caad82f2dcf72712e2d7d75188d5189">PHHAL_HW_RC523_REG_ANALOGTEST</a>&#160;&#160;&#160;0x38U</td></tr>
<tr class="memdesc:ga8caad82f2dcf72712e2d7d75188d5189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga8caad82f2dcf72712e2d7d75188d5189">More...</a><br /></td></tr>
<tr class="separator:ga8caad82f2dcf72712e2d7d75188d5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb39fa4799a37443f6cce88104d184ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gadb39fa4799a37443f6cce88104d184ce">PHHAL_HW_RC523_REG_TESTDAC1</a>&#160;&#160;&#160;0x39U</td></tr>
<tr class="memdesc:gadb39fa4799a37443f6cce88104d184ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#gadb39fa4799a37443f6cce88104d184ce">More...</a><br /></td></tr>
<tr class="separator:gadb39fa4799a37443f6cce88104d184ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d29685ae232c6a83f2e13e20a302930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7d29685ae232c6a83f2e13e20a302930">PHHAL_HW_RC523_REG_TESTDAC2</a>&#160;&#160;&#160;0x3AU</td></tr>
<tr class="memdesc:ga7d29685ae232c6a83f2e13e20a302930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga7d29685ae232c6a83f2e13e20a302930">More...</a><br /></td></tr>
<tr class="separator:ga7d29685ae232c6a83f2e13e20a302930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f46047e3bbc2475bc9e1f4d428c0962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga4f46047e3bbc2475bc9e1f4d428c0962">PHHAL_HW_RC523_REG_TESTADC</a>&#160;&#160;&#160;0x3BU</td></tr>
<tr class="memdesc:ga4f46047e3bbc2475bc9e1f4d428c0962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test register.  <a href="#ga4f46047e3bbc2475bc9e1f4d428c0962">More...</a><br /></td></tr>
<tr class="separator:ga4f46047e3bbc2475bc9e1f4d428c0962"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Command Register Contents (0x01)</h2></td></tr>
<tr class="memitem:ga203194ffb5b165344b71e761b7109db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga203194ffb5b165344b71e761b7109db9">PHHAL_HW_RC523_BIT_RCVOFF</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga203194ffb5b165344b71e761b7109db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches the receiver on/off.  <a href="#ga203194ffb5b165344b71e761b7109db9">More...</a><br /></td></tr>
<tr class="separator:ga203194ffb5b165344b71e761b7109db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b9ef3ef7d5b46f216960d32ea8977d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga76b9ef3ef7d5b46f216960d32ea8977d">PHHAL_HW_RC523_BIT_POWERDOWN</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga76b9ef3ef7d5b46f216960d32ea8977d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches Ic to Power Down mode.  <a href="#ga76b9ef3ef7d5b46f216960d32ea8977d">More...</a><br /></td></tr>
<tr class="separator:ga76b9ef3ef7d5b46f216960d32ea8977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b68369b7d1144c97e963e1be0d0c717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7b68369b7d1144c97e963e1be0d0c717">PHHAL_HW_RC523_CMD_IDLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga7b68369b7d1144c97e963e1be0d0c717"><td class="mdescLeft">&#160;</td><td class="mdescRight">No action; cancels current command execution.  <a href="#ga7b68369b7d1144c97e963e1be0d0c717">More...</a><br /></td></tr>
<tr class="separator:ga7b68369b7d1144c97e963e1be0d0c717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9273b41326b2b016916cb6f308341824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga9273b41326b2b016916cb6f308341824">PHHAL_HW_RC523_CMD_MEM</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga9273b41326b2b016916cb6f308341824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy configuration data from Fifo to internal Buffer or if Fifo empty vice versa.  <a href="#ga9273b41326b2b016916cb6f308341824">More...</a><br /></td></tr>
<tr class="separator:ga9273b41326b2b016916cb6f308341824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1deb48869ca6baed35059b750ed882c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga1deb48869ca6baed35059b750ed882c0">PHHAL_HW_RC523_CMD_RANDOMIDS</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga1deb48869ca6baed35059b750ed882c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replaces stored IDs with random ones.  <a href="#ga1deb48869ca6baed35059b750ed882c0">More...</a><br /></td></tr>
<tr class="separator:ga1deb48869ca6baed35059b750ed882c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8763ef5adedf6f86d49f6763561598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8f8763ef5adedf6f86d49f6763561598">PHHAL_HW_RC523_CMD_CALCCRC</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga8f8763ef5adedf6f86d49f6763561598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate the CRC-Coprocessor.  <a href="#ga8f8763ef5adedf6f86d49f6763561598">More...</a><br /></td></tr>
<tr class="separator:ga8f8763ef5adedf6f86d49f6763561598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153682ef3f21712d55a5ce0aa151089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga153682ef3f21712d55a5ce0aa151089d">PHHAL_HW_RC523_CMD_TRANSMIT</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga153682ef3f21712d55a5ce0aa151089d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmits data from the FIFO buffer to Card.  <a href="#ga153682ef3f21712d55a5ce0aa151089d">More...</a><br /></td></tr>
<tr class="separator:ga153682ef3f21712d55a5ce0aa151089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c319dfff8dcabdf64c2e9f58c5138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga443c319dfff8dcabdf64c2e9f58c5138">PHHAL_HW_RC523_CMD_NOCMDCHANGE</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:ga443c319dfff8dcabdf64c2e9f58c5138"><td class="mdescLeft">&#160;</td><td class="mdescRight">No change; Use together with e.g.  <a href="#ga443c319dfff8dcabdf64c2e9f58c5138">More...</a><br /></td></tr>
<tr class="separator:ga443c319dfff8dcabdf64c2e9f58c5138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c651cac88aea09300ce53f84436b844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga1c651cac88aea09300ce53f84436b844">PHHAL_HW_RC523_CMD_RECEIVE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga1c651cac88aea09300ce53f84436b844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates the receiver circuitry.  <a href="#ga1c651cac88aea09300ce53f84436b844">More...</a><br /></td></tr>
<tr class="separator:ga1c651cac88aea09300ce53f84436b844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65544753a6a87f976ee3ad249f12d477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga65544753a6a87f976ee3ad249f12d477">PHHAL_HW_RC523_CMD_TRANSCEIVE</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:ga65544753a6a87f976ee3ad249f12d477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Like <a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga153682ef3f21712d55a5ce0aa151089d" title="Transmits data from the FIFO buffer to Card. ">PHHAL_HW_RC523_CMD_TRANSMIT</a> but automatically activates the receiver after transmission is finished.  <a href="#ga65544753a6a87f976ee3ad249f12d477">More...</a><br /></td></tr>
<tr class="separator:ga65544753a6a87f976ee3ad249f12d477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76a4113a728313dda9290adc381758c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab76a4113a728313dda9290adc381758c">PHHAL_HW_RC523_CMD_AUTOCOLL</a>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="memdesc:gab76a4113a728313dda9290adc381758c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles Felica polling or MIFARE anti-collision in Target mode.  <a href="#gab76a4113a728313dda9290adc381758c">More...</a><br /></td></tr>
<tr class="separator:gab76a4113a728313dda9290adc381758c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad470a894e0ba1430cb6500bbd7ec2681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad470a894e0ba1430cb6500bbd7ec2681">PHHAL_HW_RC523_CMD_AUTHENT</a>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="memdesc:gad470a894e0ba1430cb6500bbd7ec2681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs the Mifare Classic authentication (in Mifare Reader/Writer mode only).  <a href="#gad470a894e0ba1430cb6500bbd7ec2681">More...</a><br /></td></tr>
<tr class="separator:gad470a894e0ba1430cb6500bbd7ec2681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec0987910e5e31f0af321981ad26a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7ec0987910e5e31f0af321981ad26a07">PHHAL_HW_RC523_CMD_SOFTRESET</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:ga7ec0987910e5e31f0af321981ad26a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the IC.  <a href="#ga7ec0987910e5e31f0af321981ad26a07">More...</a><br /></td></tr>
<tr class="separator:ga7ec0987910e5e31f0af321981ad26a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc3ebf79adc6d52b83c04e28ef6ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab0cc3ebf79adc6d52b83c04e28ef6ce0">PHHAL_HW_RC523_MASK_COMMAND</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:gab0cc3ebf79adc6d52b83c04e28ef6ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Command-bits.  <a href="#gab0cc3ebf79adc6d52b83c04e28ef6ce0">More...</a><br /></td></tr>
<tr class="separator:gab0cc3ebf79adc6d52b83c04e28ef6ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CommIEn/CommIrq Register Contents (0x02/0x04)</h2></td></tr>
<tr class="memitem:ga3a41b6945caeb51b0d7b7717e908b4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3a41b6945caeb51b0d7b7717e908b4d6">PHHAL_HW_RC523_BIT_SET</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga3a41b6945caeb51b0d7b7717e908b4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position to set/clear dedicated IRQ bits.  <a href="#ga3a41b6945caeb51b0d7b7717e908b4d6">More...</a><br /></td></tr>
<tr class="separator:ga3a41b6945caeb51b0d7b7717e908b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050a9f076bbb17ca3ade42d64b17bce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga050a9f076bbb17ca3ade42d64b17bce0">PHHAL_HW_RC523_BIT_IRQINV</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga050a9f076bbb17ca3ade42d64b17bce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts the output of IRQ Pin.  <a href="#ga050a9f076bbb17ca3ade42d64b17bce0">More...</a><br /></td></tr>
<tr class="separator:ga050a9f076bbb17ca3ade42d64b17bce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d3a11b54058200c076fa335b0449d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga02d3a11b54058200c076fa335b0449d5">PHHAL_HW_RC523_BIT_TXI</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga02d3a11b54058200c076fa335b0449d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Transmit Interrupt Enable/Request.  <a href="#ga02d3a11b54058200c076fa335b0449d5">More...</a><br /></td></tr>
<tr class="separator:ga02d3a11b54058200c076fa335b0449d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df4c7a4e7a96280a403fc624540289e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3df4c7a4e7a96280a403fc624540289e">PHHAL_HW_RC523_BIT_RXI</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga3df4c7a4e7a96280a403fc624540289e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Receive Interrupt Enable/Request.  <a href="#ga3df4c7a4e7a96280a403fc624540289e">More...</a><br /></td></tr>
<tr class="separator:ga3df4c7a4e7a96280a403fc624540289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55138be8e37bfa653823bec03c669a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga55138be8e37bfa653823bec03c669a72">PHHAL_HW_RC523_BIT_IDLEI</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga55138be8e37bfa653823bec03c669a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Idle Interrupt Enable/Request.  <a href="#ga55138be8e37bfa653823bec03c669a72">More...</a><br /></td></tr>
<tr class="separator:ga55138be8e37bfa653823bec03c669a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744c51a04cb61577b67e0022ec6db39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga744c51a04cb61577b67e0022ec6db39b">PHHAL_HW_RC523_BIT_HIALERTI</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga744c51a04cb61577b67e0022ec6db39b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for HiAlert Interrupt Enable/Request.  <a href="#ga744c51a04cb61577b67e0022ec6db39b">More...</a><br /></td></tr>
<tr class="separator:ga744c51a04cb61577b67e0022ec6db39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7148184f415e1241dca0f8ccf2d0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gac7148184f415e1241dca0f8ccf2d0c3e">PHHAL_HW_RC523_BIT_LOALERTI</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gac7148184f415e1241dca0f8ccf2d0c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for LoAlert Interrupt Enable/Request.  <a href="#gac7148184f415e1241dca0f8ccf2d0c3e">More...</a><br /></td></tr>
<tr class="separator:gac7148184f415e1241dca0f8ccf2d0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8be791bbbcb53cf07b15dfd76b192d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga2a8be791bbbcb53cf07b15dfd76b192d">PHHAL_HW_RC523_BIT_ERRI</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga2a8be791bbbcb53cf07b15dfd76b192d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Error Interrupt Enable/Request.  <a href="#ga2a8be791bbbcb53cf07b15dfd76b192d">More...</a><br /></td></tr>
<tr class="separator:ga2a8be791bbbcb53cf07b15dfd76b192d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f10865d3904fd5e385a46457918f80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga9f10865d3904fd5e385a46457918f80f">PHHAL_HW_RC523_BIT_TIMERI</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga9f10865d3904fd5e385a46457918f80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Timer Interrupt Enable/Request.  <a href="#ga9f10865d3904fd5e385a46457918f80f">More...</a><br /></td></tr>
<tr class="separator:ga9f10865d3904fd5e385a46457918f80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DivIEn/DivIrq Register Contents (0x03/0x05)</h2></td></tr>
<tr class="memitem:ga78a7f053a0cdc4d9840a3426fae1d522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga78a7f053a0cdc4d9840a3426fae1d522">PHHAL_HW_RC523_BIT_IRQPUSHPULL</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga78a7f053a0cdc4d9840a3426fae1d522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the IRQ pin to Push Pull mode.  <a href="#ga78a7f053a0cdc4d9840a3426fae1d522">More...</a><br /></td></tr>
<tr class="separator:ga78a7f053a0cdc4d9840a3426fae1d522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33164d14bd335daf9aa6d923acf04a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga33164d14bd335daf9aa6d923acf04a70">PHHAL_HW_RC523_BIT_MFINACT</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga33164d14bd335daf9aa6d923acf04a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for MfInAct Interrupt Enable/Request.  <a href="#ga33164d14bd335daf9aa6d923acf04a70">More...</a><br /></td></tr>
<tr class="separator:ga33164d14bd335daf9aa6d923acf04a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2662e2c55c8390cd9a3d68f04be4612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaf2662e2c55c8390cd9a3d68f04be4612">PHHAL_HW_RC523_BIT_CRCI</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaf2662e2c55c8390cd9a3d68f04be4612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for CRC Interrupt Enable/Request.  <a href="#gaf2662e2c55c8390cd9a3d68f04be4612">More...</a><br /></td></tr>
<tr class="separator:gaf2662e2c55c8390cd9a3d68f04be4612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f434460db469f199ae3dc1f3d873b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga46f434460db469f199ae3dc1f3d873b3">PHHAL_HW_RC523_BIT_EXT_RF_ON</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga46f434460db469f199ae3dc1f3d873b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for External RF ON.  <a href="#ga46f434460db469f199ae3dc1f3d873b3">More...</a><br /></td></tr>
<tr class="separator:ga46f434460db469f199ae3dc1f3d873b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5bdbf4cbf4e75f41f520f515600aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6b5bdbf4cbf4e75f41f520f515600aa2">PHHAL_HW_RC523_BIT_EXT_RF_OFF</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga6b5bdbf4cbf4e75f41f520f515600aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for External RF OFF.  <a href="#ga6b5bdbf4cbf4e75f41f520f515600aa2">More...</a><br /></td></tr>
<tr class="separator:ga6b5bdbf4cbf4e75f41f520f515600aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Error Register Contents (0x06)</h2></td></tr>
<tr class="memitem:gaa157c73ddc8d894c383efcdbfaf2daca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaa157c73ddc8d894c383efcdbfaf2daca">PHHAL_HW_RC523_BIT_WRERR</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gaa157c73ddc8d894c383efcdbfaf2daca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Write Access Error.  <a href="#gaa157c73ddc8d894c383efcdbfaf2daca">More...</a><br /></td></tr>
<tr class="separator:gaa157c73ddc8d894c383efcdbfaf2daca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f95f1bc04d6d5f860e085457954fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga30f95f1bc04d6d5f860e085457954fb6">PHHAL_HW_RC523_BIT_TEMPERR</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga30f95f1bc04d6d5f860e085457954fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Temperature Error.  <a href="#ga30f95f1bc04d6d5f860e085457954fb6">More...</a><br /></td></tr>
<tr class="separator:ga30f95f1bc04d6d5f860e085457954fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258e0ec18a840ce813485621cdd715eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga258e0ec18a840ce813485621cdd715eb">PHHAL_HW_RC523_BIT_RFERR</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga258e0ec18a840ce813485621cdd715eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for RF Error.  <a href="#ga258e0ec18a840ce813485621cdd715eb">More...</a><br /></td></tr>
<tr class="separator:ga258e0ec18a840ce813485621cdd715eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eee0e7b027a19c1e582d9b96e7a7717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6eee0e7b027a19c1e582d9b96e7a7717">PHHAL_HW_RC523_BIT_BUFFEROVFL</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga6eee0e7b027a19c1e582d9b96e7a7717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Buffer Overflow Error.  <a href="#ga6eee0e7b027a19c1e582d9b96e7a7717">More...</a><br /></td></tr>
<tr class="separator:ga6eee0e7b027a19c1e582d9b96e7a7717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48e6d0db718dcca08473290110db37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae48e6d0db718dcca08473290110db37d">PHHAL_HW_RC523_BIT_COLLERR</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gae48e6d0db718dcca08473290110db37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Collision Error.  <a href="#gae48e6d0db718dcca08473290110db37d">More...</a><br /></td></tr>
<tr class="separator:gae48e6d0db718dcca08473290110db37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3543cae6ac23a2099d470650ab4409af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3543cae6ac23a2099d470650ab4409af">PHHAL_HW_RC523_BIT_CRCERR</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga3543cae6ac23a2099d470650ab4409af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for CRC Error.  <a href="#ga3543cae6ac23a2099d470650ab4409af">More...</a><br /></td></tr>
<tr class="separator:ga3543cae6ac23a2099d470650ab4409af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075e85ebc227305d70ede50c16c19890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga075e85ebc227305d70ede50c16c19890">PHHAL_HW_RC523_BIT_PARITYERR</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga075e85ebc227305d70ede50c16c19890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Parity Error.  <a href="#ga075e85ebc227305d70ede50c16c19890">More...</a><br /></td></tr>
<tr class="separator:ga075e85ebc227305d70ede50c16c19890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47174524ced960031f14aa157a803000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga47174524ced960031f14aa157a803000">PHHAL_HW_RC523_BIT_PROTERR</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga47174524ced960031f14aa157a803000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for Protocol Error.  <a href="#ga47174524ced960031f14aa157a803000">More...</a><br /></td></tr>
<tr class="separator:ga47174524ced960031f14aa157a803000"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status1 Register Contents (0x07)</h2></td></tr>
<tr class="memitem:gae19b0551d8e433ac0c721cb6e60a7d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae19b0551d8e433ac0c721cb6e60a7d8a">PHHAL_HW_RC523_BIT_CRCOK</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gae19b0551d8e433ac0c721cb6e60a7d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status CRC OK.  <a href="#gae19b0551d8e433ac0c721cb6e60a7d8a">More...</a><br /></td></tr>
<tr class="separator:gae19b0551d8e433ac0c721cb6e60a7d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec584fecec8dcad013c52ba2e85dc460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaec584fecec8dcad013c52ba2e85dc460">PHHAL_HW_RC523_BIT_CRCREADY</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gaec584fecec8dcad013c52ba2e85dc460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status CRC Ready.  <a href="#gaec584fecec8dcad013c52ba2e85dc460">More...</a><br /></td></tr>
<tr class="separator:gaec584fecec8dcad013c52ba2e85dc460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bb924d88bc2219a6d40399c20c0114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga28bb924d88bc2219a6d40399c20c0114">PHHAL_HW_RC523_BIT_IRQ</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga28bb924d88bc2219a6d40399c20c0114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status IRQ is active.  <a href="#ga28bb924d88bc2219a6d40399c20c0114">More...</a><br /></td></tr>
<tr class="separator:ga28bb924d88bc2219a6d40399c20c0114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cb46e604e8925dfc1401ee0e2f18d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae6cb46e604e8925dfc1401ee0e2f18d5">PHHAL_HW_RC523_BIT_TRUNNUNG</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gae6cb46e604e8925dfc1401ee0e2f18d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status Timer is running.  <a href="#gae6cb46e604e8925dfc1401ee0e2f18d5">More...</a><br /></td></tr>
<tr class="separator:gae6cb46e604e8925dfc1401ee0e2f18d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7d5705ea52bf3e630780a0a9bb1aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0c7d5705ea52bf3e630780a0a9bb1aa8">PHHAL_HW_RC523_BIT_RFON</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga0c7d5705ea52bf3e630780a0a9bb1aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status External RF.  <a href="#ga0c7d5705ea52bf3e630780a0a9bb1aa8">More...</a><br /></td></tr>
<tr class="separator:ga0c7d5705ea52bf3e630780a0a9bb1aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a44c49603307ae0ac4b23e253498628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga4a44c49603307ae0ac4b23e253498628">PHHAL_HW_RC523_BIT_HIALERT</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga4a44c49603307ae0ac4b23e253498628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status HiAlert.  <a href="#ga4a44c49603307ae0ac4b23e253498628">More...</a><br /></td></tr>
<tr class="separator:ga4a44c49603307ae0ac4b23e253498628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f8672b086742b539e7b9a60b822c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga73f8672b086742b539e7b9a60b822c9a">PHHAL_HW_RC523_BIT_LOALERT</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga73f8672b086742b539e7b9a60b822c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for status LoAlert.  <a href="#ga73f8672b086742b539e7b9a60b822c9a">More...</a><br /></td></tr>
<tr class="separator:ga73f8672b086742b539e7b9a60b822c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status2 Register Contents (0x08)</h2></td></tr>
<tr class="memitem:ga271b0ee84a94cbf3b893a01db88cfe7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga271b0ee84a94cbf3b893a01db88cfe7b">PHHAL_HW_RC523_BIT_TEMPSENSOFF</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga271b0ee84a94cbf3b893a01db88cfe7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position to switch Temperature sensors on/off.  <a href="#ga271b0ee84a94cbf3b893a01db88cfe7b">More...</a><br /></td></tr>
<tr class="separator:ga271b0ee84a94cbf3b893a01db88cfe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e3297ab22206bdd26bc3865e77e934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga75e3297ab22206bdd26bc3865e77e934">PHHAL_HW_RC523_BIT_I2CFORCEHS</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga75e3297ab22206bdd26bc3865e77e934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position to forece High speed mode for I2C Interface.  <a href="#ga75e3297ab22206bdd26bc3865e77e934">More...</a><br /></td></tr>
<tr class="separator:ga75e3297ab22206bdd26bc3865e77e934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45bc503677520d129d76d8212f6bbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaf45bc503677520d129d76d8212f6bbcd">PHHAL_HW_RC523_BIT_TARGET_ACTIVATED</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gaf45bc503677520d129d76d8212f6bbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for reader status Target Activated.  <a href="#gaf45bc503677520d129d76d8212f6bbcd">More...</a><br /></td></tr>
<tr class="separator:gaf45bc503677520d129d76d8212f6bbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91b2d9e284b7dfe6cfaef83172b3a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaa91b2d9e284b7dfe6cfaef83172b3a8f">PHHAL_HW_RC523_BIT_CRYPTO1ON</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gaa91b2d9e284b7dfe6cfaef83172b3a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit position for reader status Crypto is on.  <a href="#gaa91b2d9e284b7dfe6cfaef83172b3a8f">More...</a><br /></td></tr>
<tr class="separator:gaa91b2d9e284b7dfe6cfaef83172b3a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4640e9807b1982c2cd1977772d0dbdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga4640e9807b1982c2cd1977772d0dbdf8">PHHAL_HW_RC523_MASK_MODEMBITS</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:ga4640e9807b1982c2cd1977772d0dbdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for MODEM Status bits.  <a href="#ga4640e9807b1982c2cd1977772d0dbdf8">More...</a><br /></td></tr>
<tr class="separator:ga4640e9807b1982c2cd1977772d0dbdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa07ae09c71344f5dd81d68fe2425c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3fa07ae09c71344f5dd81d68fe2425c6">PHHAL_HW_RC523_BIT_IDLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga3fa07ae09c71344f5dd81d68fe2425c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits represent MODEM Status as IDLE.  <a href="#ga3fa07ae09c71344f5dd81d68fe2425c6">More...</a><br /></td></tr>
<tr class="separator:ga3fa07ae09c71344f5dd81d68fe2425c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecef4454362e6def9cce95ee6cec23db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaecef4454362e6def9cce95ee6cec23db">PHHAL_HW_RC523_BIT_WAIT_FOR_STARTSEND</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:gaecef4454362e6def9cce95ee6cec23db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits represent MODEM Status as Wait for StartSend.  <a href="#gaecef4454362e6def9cce95ee6cec23db">More...</a><br /></td></tr>
<tr class="separator:gaecef4454362e6def9cce95ee6cec23db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdbb00694bff7739f008a7fb10761a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7fdbb00694bff7739f008a7fb10761a9">PHHAL_HW_RC523_BIT_WAIT_FOR_DATA</a>&#160;&#160;&#160;0x05U</td></tr>
<tr class="memdesc:ga7fdbb00694bff7739f008a7fb10761a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits represent MODEM Status as Wait for data.  <a href="#ga7fdbb00694bff7739f008a7fb10761a9">More...</a><br /></td></tr>
<tr class="separator:ga7fdbb00694bff7739f008a7fb10761a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FifoLevel Register Contents (0x0A)</h2></td></tr>
<tr class="memitem:gad0e8ba25fa535be40d30e40cebefaacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad0e8ba25fa535be40d30e40cebefaacd">PHHAL_HW_RC523_BIT_FLUSHBUFFER</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gad0e8ba25fa535be40d30e40cebefaacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears Fifo buffer if set to 1.  <a href="#gad0e8ba25fa535be40d30e40cebefaacd">More...</a><br /></td></tr>
<tr class="separator:gad0e8ba25fa535be40d30e40cebefaacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
WaterLevel Register Contents (0x0B)</h2></td></tr>
<tr class="memitem:ga6f03961b1d05230a9bfe95f46cabedca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6f03961b1d05230a9bfe95f46cabedca">PHHAL_HW_RC523_MASK_WATERLEVEL</a>&#160;&#160;&#160;0x3FU</td></tr>
<tr class="memdesc:ga6f03961b1d05230a9bfe95f46cabedca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Waterlevel bits.  <a href="#ga6f03961b1d05230a9bfe95f46cabedca">More...</a><br /></td></tr>
<tr class="separator:ga6f03961b1d05230a9bfe95f46cabedca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Control Register Contents (0x0C)</h2></td></tr>
<tr class="memitem:gafb6d63c1cb52851888c255e5d2feb4df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafb6d63c1cb52851888c255e5d2feb4df">PHHAL_HW_RC523_BIT_TSTOPNOW</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gafb6d63c1cb52851888c255e5d2feb4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops timer if set to 1.  <a href="#gafb6d63c1cb52851888c255e5d2feb4df">More...</a><br /></td></tr>
<tr class="separator:gafb6d63c1cb52851888c255e5d2feb4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dac141544fa01cc632ce75aed709b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8dac141544fa01cc632ce75aed709b77">PHHAL_HW_RC523_BIT_TSTARTNOW</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga8dac141544fa01cc632ce75aed709b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts timer if set to 1.  <a href="#ga8dac141544fa01cc632ce75aed709b77">More...</a><br /></td></tr>
<tr class="separator:ga8dac141544fa01cc632ce75aed709b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0a530572dfbd7b646aca8a074a338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga5dd0a530572dfbd7b646aca8a074a338">PHHAL_HW_RC523_BIT_INITIATOR</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga5dd0a530572dfbd7b646aca8a074a338"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set to 1, the IC acts as initiator, otherwise as target.  <a href="#ga5dd0a530572dfbd7b646aca8a074a338">More...</a><br /></td></tr>
<tr class="separator:ga5dd0a530572dfbd7b646aca8a074a338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a722356fdf779e4bd875b317df8efc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0a722356fdf779e4bd875b317df8efc5">PHHAL_HW_RC523_MASK_RXBITS</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:ga0a722356fdf779e4bd875b317df8efc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for RxLast bits.  <a href="#ga0a722356fdf779e4bd875b317df8efc5">More...</a><br /></td></tr>
<tr class="separator:ga0a722356fdf779e4bd875b317df8efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
BitFraming Register Contents (0x0D)</h2></td></tr>
<tr class="memitem:ga0e1a8e3737291e4912b21537a3a111a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0e1a8e3737291e4912b21537a3a111a2">PHHAL_HW_RC523_BIT_STARTSEND</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga0e1a8e3737291e4912b21537a3a111a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts transmission in transceive command if set to 1.  <a href="#ga0e1a8e3737291e4912b21537a3a111a2">More...</a><br /></td></tr>
<tr class="separator:ga0e1a8e3737291e4912b21537a3a111a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49253f69a503c4643cfb5ca32ed677a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga49253f69a503c4643cfb5ca32ed677a4">PHHAL_HW_RC523_MASK_TXBITS</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:ga49253f69a503c4643cfb5ca32ed677a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TxLast bits.  <a href="#ga49253f69a503c4643cfb5ca32ed677a4">More...</a><br /></td></tr>
<tr class="separator:ga49253f69a503c4643cfb5ca32ed677a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa99167cb8ec2ff49eff51882df9caa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gafa99167cb8ec2ff49eff51882df9caa2">PHHAL_HW_RC523_MASK_RXALIGN</a>&#160;&#160;&#160;0x70U</td></tr>
<tr class="memdesc:gafa99167cb8ec2ff49eff51882df9caa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for RxAlign bits.  <a href="#gafa99167cb8ec2ff49eff51882df9caa2">More...</a><br /></td></tr>
<tr class="separator:gafa99167cb8ec2ff49eff51882df9caa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Collision Register Contents (0x0E)</h2></td></tr>
<tr class="memitem:ga5562da4626e569e7d1638f25875dbde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga5562da4626e569e7d1638f25875dbde5">PHHAL_HW_RC523_BIT_VALUESAFTERCOLL</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga5562da4626e569e7d1638f25875dbde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates mode to keep data after collision.  <a href="#ga5562da4626e569e7d1638f25875dbde5">More...</a><br /></td></tr>
<tr class="separator:ga5562da4626e569e7d1638f25875dbde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbdceeb9847d59c1e08149074d9db4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3cbdceeb9847d59c1e08149074d9db4e">PHHAL_HW_RC523_BIT_COLLPOSNOTVALID</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga3cbdceeb9847d59c1e08149074d9db4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether collision position is valid or not.  <a href="#ga3cbdceeb9847d59c1e08149074d9db4e">More...</a><br /></td></tr>
<tr class="separator:ga3cbdceeb9847d59c1e08149074d9db4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b7bde8699be8b829602e627301bd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gad7b7bde8699be8b829602e627301bd9a">PHHAL_HW_RC523_MASK_COLLPOS</a>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="memdesc:gad7b7bde8699be8b829602e627301bd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CollPos bits.  <a href="#gad7b7bde8699be8b829602e627301bd9a">More...</a><br /></td></tr>
<tr class="separator:gad7b7bde8699be8b829602e627301bd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mode Register Contents (0x11)</h2></td></tr>
<tr class="memitem:ga3195bc1a4f3223ef7de393b13ef1501b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3195bc1a4f3223ef7de393b13ef1501b">PHHAL_HW_RC523_BIT_MSBFIRST</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga3195bc1a4f3223ef7de393b13ef1501b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CRC coprocessor with MSB first.  <a href="#ga3195bc1a4f3223ef7de393b13ef1501b">More...</a><br /></td></tr>
<tr class="separator:ga3195bc1a4f3223ef7de393b13ef1501b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db958599cd20c417ac7591c51ac6f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga1db958599cd20c417ac7591c51ac6f02">PHHAL_HW_RC523_BIT_TXWAITRF</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga1db958599cd20c417ac7591c51ac6f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits until RF is enabled until transmission is started, else starts immediately.  <a href="#ga1db958599cd20c417ac7591c51ac6f02">More...</a><br /></td></tr>
<tr class="separator:ga1db958599cd20c417ac7591c51ac6f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d70a06a9a77bb664926a83b06d5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga955d70a06a9a77bb664926a83b06d5fe">PHHAL_HW_RC523_BIT_POLMFIN</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga955d70a06a9a77bb664926a83b06d5fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts polarity of MfinActIrq.  <a href="#ga955d70a06a9a77bb664926a83b06d5fe">More...</a><br /></td></tr>
<tr class="separator:ga955d70a06a9a77bb664926a83b06d5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322aa3fac54fbe744e63036882b78a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga322aa3fac54fbe744e63036882b78a78">PHHAL_HW_RC523_BIT_MODEDETOFF</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga322aa3fac54fbe744e63036882b78a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to logic 1, the internal mode detector is switched off during <a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab76a4113a728313dda9290adc381758c" title="Handles Felica polling or MIFARE anti-collision in Target mode. ">PHHAL_HW_RC523_CMD_AUTOCOLL</a>.  <a href="#ga322aa3fac54fbe744e63036882b78a78">More...</a><br /></td></tr>
<tr class="separator:ga322aa3fac54fbe744e63036882b78a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6e90f40af694d46606b05bd929dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga80a6e90f40af694d46606b05bd929dc2">PHHAL_HW_RC523_MASK_CRCPRESET</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga80a6e90f40af694d46606b05bd929dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CRCPreset bits.  <a href="#ga80a6e90f40af694d46606b05bd929dc2">More...</a><br /></td></tr>
<tr class="separator:ga80a6e90f40af694d46606b05bd929dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TxMode / RxMode Register Contents (0x12/0x13)</h2></td></tr>
<tr class="memitem:ga508c1bb69b8bd58c3d38e6cc0409d257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga508c1bb69b8bd58c3d38e6cc0409d257">PHHAL_HW_RC523_BIT_CRCEN</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga508c1bb69b8bd58c3d38e6cc0409d257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates transmit or receive CRC.  <a href="#ga508c1bb69b8bd58c3d38e6cc0409d257">More...</a><br /></td></tr>
<tr class="separator:ga508c1bb69b8bd58c3d38e6cc0409d257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f4ef7f01e3976f2a3a3f2b26bfce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8c0f4ef7f01e3976f2a3a3f2b26bfce8">PHHAL_HW_RC523_BIT_848KBPS</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga8c0f4ef7f01e3976f2a3a3f2b26bfce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates speed of 848kbps.  <a href="#ga8c0f4ef7f01e3976f2a3a3f2b26bfce8">More...</a><br /></td></tr>
<tr class="separator:ga8c0f4ef7f01e3976f2a3a3f2b26bfce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f0fc9730802ac2070a54e2e83124ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaf2f0fc9730802ac2070a54e2e83124ad">PHHAL_HW_RC523_BIT_424KBPS</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gaf2f0fc9730802ac2070a54e2e83124ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates speed of 424kbps.  <a href="#gaf2f0fc9730802ac2070a54e2e83124ad">More...</a><br /></td></tr>
<tr class="separator:gaf2f0fc9730802ac2070a54e2e83124ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b41f1c0a178594936e1c114e30f2443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8b41f1c0a178594936e1c114e30f2443">PHHAL_HW_RC523_BIT_212KBPS</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga8b41f1c0a178594936e1c114e30f2443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates speed of 212kbps.  <a href="#ga8b41f1c0a178594936e1c114e30f2443">More...</a><br /></td></tr>
<tr class="separator:ga8b41f1c0a178594936e1c114e30f2443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d65e925b23a129127e6892b46433c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga25d65e925b23a129127e6892b46433c6">PHHAL_HW_RC523_BIT_106KBPS</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga25d65e925b23a129127e6892b46433c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates speed of 106kbps.  <a href="#ga25d65e925b23a129127e6892b46433c6">More...</a><br /></td></tr>
<tr class="separator:ga25d65e925b23a129127e6892b46433c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9e8bdb73a36f32c6f2aa1d9720673c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8f9e8bdb73a36f32c6f2aa1d9720673c">PHHAL_HW_RC523_BIT_INVMOD</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga8f9e8bdb73a36f32c6f2aa1d9720673c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates inverted transmission mode.  <a href="#ga8f9e8bdb73a36f32c6f2aa1d9720673c">More...</a><br /></td></tr>
<tr class="separator:ga8f9e8bdb73a36f32c6f2aa1d9720673c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3780386a8a5c533f432214805be9cf35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3780386a8a5c533f432214805be9cf35">PHHAL_HW_RC523_BIT_RXNOERR</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga3780386a8a5c533f432214805be9cf35"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, receiver ignores less than 4 bits.  <a href="#ga3780386a8a5c533f432214805be9cf35">More...</a><br /></td></tr>
<tr class="separator:ga3780386a8a5c533f432214805be9cf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea719b0dd92d5b8b86a67600966b995b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaea719b0dd92d5b8b86a67600966b995b">PHHAL_HW_RC523_BIT_RXMULTIPLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaea719b0dd92d5b8b86a67600966b995b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates reception mode for multiple responses.  <a href="#gaea719b0dd92d5b8b86a67600966b995b">More...</a><br /></td></tr>
<tr class="separator:gaea719b0dd92d5b8b86a67600966b995b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f2142d1ec21371138f2a0669aa51cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae1f2142d1ec21371138f2a0669aa51cb">PHHAL_HW_RC523_BIT_TYPEB</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:gae1f2142d1ec21371138f2a0669aa51cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates Type B communication mode.  <a href="#gae1f2142d1ec21371138f2a0669aa51cb">More...</a><br /></td></tr>
<tr class="separator:gae1f2142d1ec21371138f2a0669aa51cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490b34f09fa708c6579a7b093e6e3a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga490b34f09fa708c6579a7b093e6e3a40">PHHAL_HW_RC523_BIT_FELICA</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga490b34f09fa708c6579a7b093e6e3a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates Felica communication mode.  <a href="#ga490b34f09fa708c6579a7b093e6e3a40">More...</a><br /></td></tr>
<tr class="separator:ga490b34f09fa708c6579a7b093e6e3a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8543f0d8c69e8f264bbef84f05818a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga2f8543f0d8c69e8f264bbef84f05818a">PHHAL_HW_RC523_BIT_ACTIVE</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga2f8543f0d8c69e8f264bbef84f05818a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates Active communication mode.  <a href="#ga2f8543f0d8c69e8f264bbef84f05818a">More...</a><br /></td></tr>
<tr class="separator:ga2f8543f0d8c69e8f264bbef84f05818a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9949e90dc77cb353f1efa40eed169187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga9949e90dc77cb353f1efa40eed169187">PHHAL_HW_RC523_BIT_MIFARE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga9949e90dc77cb353f1efa40eed169187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates Mifare communication mode.  <a href="#ga9949e90dc77cb353f1efa40eed169187">More...</a><br /></td></tr>
<tr class="separator:ga9949e90dc77cb353f1efa40eed169187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc384e41661d0919743cdeca0cc6ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7fc384e41661d0919743cdeca0cc6ea5">PHHAL_HW_RC523_BIT_MIFARE_CE</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga7fc384e41661d0919743cdeca0cc6ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates Mifare communication mode.  <a href="#ga7fc384e41661d0919743cdeca0cc6ea5">More...</a><br /></td></tr>
<tr class="separator:ga7fc384e41661d0919743cdeca0cc6ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbe60206ecac0a85c05cef446bee808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0bbe60206ecac0a85c05cef446bee808">PHHAL_HW_RC523_MASK_SPEED</a>&#160;&#160;&#160;0x70U</td></tr>
<tr class="memdesc:ga0bbe60206ecac0a85c05cef446bee808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Tx/RxSpeed bits.  <a href="#ga0bbe60206ecac0a85c05cef446bee808">More...</a><br /></td></tr>
<tr class="separator:ga0bbe60206ecac0a85c05cef446bee808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf285c5755fd0628296df50fe48edacc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaf285c5755fd0628296df50fe48edacc2">PHHAL_HW_RC523_SHIFT_SPEED</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaf285c5755fd0628296df50fe48edacc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bits to be shifted.  <a href="#gaf285c5755fd0628296df50fe48edacc2">More...</a><br /></td></tr>
<tr class="separator:gaf285c5755fd0628296df50fe48edacc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e470e78d2ae35eeb6436405e983eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga35e470e78d2ae35eeb6436405e983eda">PHHAL_HW_RC523_MASK_FRAMING</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga35e470e78d2ae35eeb6436405e983eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Tx/RxFraming bits.  <a href="#ga35e470e78d2ae35eeb6436405e983eda">More...</a><br /></td></tr>
<tr class="separator:ga35e470e78d2ae35eeb6436405e983eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30154b8a444b52e3bcce17825ebd27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaa30154b8a444b52e3bcce17825ebd27b">PHHAL_HW_RC523_BIT_AUTORF_OFF</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gaa30154b8a444b52e3bcce17825ebd27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Auto RF Off.  <a href="#gaa30154b8a444b52e3bcce17825ebd27b">More...</a><br /></td></tr>
<tr class="separator:gaa30154b8a444b52e3bcce17825ebd27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917cb1e2f6caa7dbe38a6a2313cbccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga917cb1e2f6caa7dbe38a6a2313cbccef">PHHAL_HW_RC523_BIT_CA_ON</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga917cb1e2f6caa7dbe38a6a2313cbccef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CA.  <a href="#ga917cb1e2f6caa7dbe38a6a2313cbccef">More...</a><br /></td></tr>
<tr class="separator:ga917cb1e2f6caa7dbe38a6a2313cbccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067ffcaed63423ba994099a72db824ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga067ffcaed63423ba994099a72db824ec">PHHAL_HW_RC523_BIT_DETECT_SYNC</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga067ffcaed63423ba994099a72db824ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Detect Sync.  <a href="#ga067ffcaed63423ba994099a72db824ec">More...</a><br /></td></tr>
<tr class="separator:ga067ffcaed63423ba994099a72db824ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e08b0678495fd8d36fc0e7ceeb3b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaa3e08b0678495fd8d36fc0e7ceeb3b63">PHHAL_HW_RC523_BIT_INITIAL_RF_ON</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaa3e08b0678495fd8d36fc0e7ceeb3b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Initial RF on.  <a href="#gaa3e08b0678495fd8d36fc0e7ceeb3b63">More...</a><br /></td></tr>
<tr class="separator:gaa3e08b0678495fd8d36fc0e7ceeb3b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af9b725e43c6629a03ab7e2abdaafa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga7af9b725e43c6629a03ab7e2abdaafa2">PHHAL_HW_RC523_BIT_TX2RFAutoEN</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga7af9b725e43c6629a03ab7e2abdaafa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Auto RF ON.  <a href="#ga7af9b725e43c6629a03ab7e2abdaafa2">More...</a><br /></td></tr>
<tr class="separator:ga7af9b725e43c6629a03ab7e2abdaafa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7035edfdc6afacf99a2e7ddc4d12e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab7035edfdc6afacf99a2e7ddc4d12e59">PHHAL_HW_RC523_BIT_TX1RFAutoEN</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:gab7035edfdc6afacf99a2e7ddc4d12e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Auto RF ON.  <a href="#gab7035edfdc6afacf99a2e7ddc4d12e59">More...</a><br /></td></tr>
<tr class="separator:gab7035edfdc6afacf99a2e7ddc4d12e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TxControl Register Contents (0x14)</h2></td></tr>
<tr class="memitem:ga60c4a3c7ebbdd00ce05f313912814118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga60c4a3c7ebbdd00ce05f313912814118">PHHAL_HW_RC523_BIT_INVTX2ON</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga60c4a3c7ebbdd00ce05f313912814118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts the Tx2 output if drivers are switched on.  <a href="#ga60c4a3c7ebbdd00ce05f313912814118">More...</a><br /></td></tr>
<tr class="separator:ga60c4a3c7ebbdd00ce05f313912814118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789b65c0661ceec05959dbe3639ecd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga789b65c0661ceec05959dbe3639ecd97">PHHAL_HW_RC523_BIT_INVTX1ON</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga789b65c0661ceec05959dbe3639ecd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts the Tx1 output if drivers are switched on.  <a href="#ga789b65c0661ceec05959dbe3639ecd97">More...</a><br /></td></tr>
<tr class="separator:ga789b65c0661ceec05959dbe3639ecd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1b7bbb88e19db6a7021bc089807800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gabe1b7bbb88e19db6a7021bc089807800">PHHAL_HW_RC523_BIT_INVTX2OFF</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gabe1b7bbb88e19db6a7021bc089807800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts the Tx2 output if drivers are switched off.  <a href="#gabe1b7bbb88e19db6a7021bc089807800">More...</a><br /></td></tr>
<tr class="separator:gabe1b7bbb88e19db6a7021bc089807800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cc99dce739b1acb5f06a98e6081dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga01cc99dce739b1acb5f06a98e6081dc5">PHHAL_HW_RC523_BIT_INVTX1OFF</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga01cc99dce739b1acb5f06a98e6081dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverts the Tx1 output if drivers are switched off.  <a href="#ga01cc99dce739b1acb5f06a98e6081dc5">More...</a><br /></td></tr>
<tr class="separator:ga01cc99dce739b1acb5f06a98e6081dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b230e37c3766e8efa851dc323aae2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga2b230e37c3766e8efa851dc323aae2b3">PHHAL_HW_RC523_BIT_TX2CW</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga2b230e37c3766e8efa851dc323aae2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does not modulate the Tx2 output, only constant wave.  <a href="#ga2b230e37c3766e8efa851dc323aae2b3">More...</a><br /></td></tr>
<tr class="separator:ga2b230e37c3766e8efa851dc323aae2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fb30f0e10b4848eba99ef50e7023d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga30fb30f0e10b4848eba99ef50e7023d8">PHHAL_HW_RC523_BIT_CHECKRF</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga30fb30f0e10b4848eba99ef50e7023d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to logic 1, RF field cannot be activated if external RF field is detected.  <a href="#ga30fb30f0e10b4848eba99ef50e7023d8">More...</a><br /></td></tr>
<tr class="separator:ga30fb30f0e10b4848eba99ef50e7023d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1037e9236d525cdfb6fe2fbd500412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gabc1037e9236d525cdfb6fe2fbd500412">PHHAL_HW_RC523_BIT_TX2RFEN</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gabc1037e9236d525cdfb6fe2fbd500412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches the driver for Tx2 pin on.  <a href="#gabc1037e9236d525cdfb6fe2fbd500412">More...</a><br /></td></tr>
<tr class="separator:gabc1037e9236d525cdfb6fe2fbd500412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45aab8563d20f3f83d57015050922cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga45aab8563d20f3f83d57015050922cd2">PHHAL_HW_RC523_BIT_TX1RFEN</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga45aab8563d20f3f83d57015050922cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches the driver for Tx1 pin on.  <a href="#ga45aab8563d20f3f83d57015050922cd2">More...</a><br /></td></tr>
<tr class="separator:ga45aab8563d20f3f83d57015050922cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TxASK Register Contents (0x15)</h2></td></tr>
<tr class="memitem:ga8d465f86731d6d7ccbebb026137a9078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8d465f86731d6d7ccbebb026137a9078">PHHAL_HW_RC523_BIT_FORCE100ASK</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga8d465f86731d6d7ccbebb026137a9078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates 100ASK mode independent of driver settings.  <a href="#ga8d465f86731d6d7ccbebb026137a9078">More...</a><br /></td></tr>
<tr class="separator:ga8d465f86731d6d7ccbebb026137a9078"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TxSel Register Contents (0x16)</h2></td></tr>
<tr class="memitem:ga38506c7c7818ae7434b809b95174b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga38506c7c7818ae7434b809b95174b227">PHHAL_HW_RC523_MASK_DRIVERSEL</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga38506c7c7818ae7434b809b95174b227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for DriverSel bits.  <a href="#ga38506c7c7818ae7434b809b95174b227">More...</a><br /></td></tr>
<tr class="separator:ga38506c7c7818ae7434b809b95174b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf126fa4f0fc3183d640d45046477c4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaf126fa4f0fc3183d640d45046477c4b8">PHHAL_HW_RC523_MASK_MFOUTSEL</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:gaf126fa4f0fc3183d640d45046477c4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for MfOutSel bits.  <a href="#gaf126fa4f0fc3183d640d45046477c4b8">More...</a><br /></td></tr>
<tr class="separator:gaf126fa4f0fc3183d640d45046477c4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RxSel Register Contents (0x17)</h2></td></tr>
<tr class="memitem:gaebf38ad318a04777b22a652117828b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaebf38ad318a04777b22a652117828b55">PHHAL_HW_RC523_MASK_UARTSEL</a>&#160;&#160;&#160;0xC0U</td></tr>
<tr class="memdesc:gaebf38ad318a04777b22a652117828b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for UartSel bits.  <a href="#gaebf38ad318a04777b22a652117828b55">More...</a><br /></td></tr>
<tr class="separator:gaebf38ad318a04777b22a652117828b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953f73a54b54fca16c2fbb9f050246ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga953f73a54b54fca16c2fbb9f050246ac">PHHAL_HW_RC523_MASK_RXWAIT</a>&#160;&#160;&#160;0x3FU</td></tr>
<tr class="memdesc:ga953f73a54b54fca16c2fbb9f050246ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for RxWait bits.  <a href="#ga953f73a54b54fca16c2fbb9f050246ac">More...</a><br /></td></tr>
<tr class="separator:ga953f73a54b54fca16c2fbb9f050246ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RxThreshold Register Contents (0x18)</h2></td></tr>
<tr class="memitem:ga1cc6e5af3d367f5cd676cb7f93ec254d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga1cc6e5af3d367f5cd676cb7f93ec254d">PHHAL_HW_RC523_MASK_MINLEVEL</a>&#160;&#160;&#160;0xF0U</td></tr>
<tr class="memdesc:ga1cc6e5af3d367f5cd676cb7f93ec254d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for MinLevel bits.  <a href="#ga1cc6e5af3d367f5cd676cb7f93ec254d">More...</a><br /></td></tr>
<tr class="separator:ga1cc6e5af3d367f5cd676cb7f93ec254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365772cba43010000b2ef7e67c46decb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga365772cba43010000b2ef7e67c46decb">PHHAL_HW_RC523_MASK_COLLEVEL</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:ga365772cba43010000b2ef7e67c46decb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CollLevel bits.  <a href="#ga365772cba43010000b2ef7e67c46decb">More...</a><br /></td></tr>
<tr class="separator:ga365772cba43010000b2ef7e67c46decb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Demod Register Contents (0x19)</h2></td></tr>
<tr class="memitem:ga3672af246991e4d934ef2b4b2f73c870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3672af246991e4d934ef2b4b2f73c870">PHHAL_HW_RC523_BIT_FIXIQ</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga3672af246991e4d934ef2b4b2f73c870"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set and the lower bit of AddIQ is cleared, the receiving is fixed to I channel.  <a href="#ga3672af246991e4d934ef2b4b2f73c870">More...</a><br /></td></tr>
<tr class="separator:ga3672af246991e4d934ef2b4b2f73c870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb09ac1c469228d138ce645b173049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8bb09ac1c469228d138ce645b173049e">PHHAL_HW_RC523_MASK_ADDIQ</a>&#160;&#160;&#160;0xC0U</td></tr>
<tr class="memdesc:ga8bb09ac1c469228d138ce645b173049e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for ADDIQ bits.  <a href="#ga8bb09ac1c469228d138ce645b173049e">More...</a><br /></td></tr>
<tr class="separator:ga8bb09ac1c469228d138ce645b173049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4531e065b69c27cbe01799a0480a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gacc4531e065b69c27cbe01799a0480a90">PHHAL_HW_RC523_MASK_TAURCV</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:gacc4531e065b69c27cbe01799a0480a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TauRcv bits.  <a href="#gacc4531e065b69c27cbe01799a0480a90">More...</a><br /></td></tr>
<tr class="separator:gacc4531e065b69c27cbe01799a0480a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b3afe0fe323dd547802afbfbf0680a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga10b3afe0fe323dd547802afbfbf0680a">PHHAL_HW_RC523_MASK_TAUSYNC</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga10b3afe0fe323dd547802afbfbf0680a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TauSync bits.  <a href="#ga10b3afe0fe323dd547802afbfbf0680a">More...</a><br /></td></tr>
<tr class="separator:ga10b3afe0fe323dd547802afbfbf0680a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FelNFC2Reg Register Contents (0x1B)</h2></td></tr>
<tr class="memitem:gabe830be0048809945ee4ab1b7f2bb387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gabe830be0048809945ee4ab1b7f2bb387">PHHAL_HW_RC523_WAIT_FOR_SELECTED</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gabe830be0048809945ee4ab1b7f2bb387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for WaitForSelected bit.  <a href="#gabe830be0048809945ee4ab1b7f2bb387">More...</a><br /></td></tr>
<tr class="separator:gabe830be0048809945ee4ab1b7f2bb387"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MfTx Register Contents (0x1C)</h2></td></tr>
<tr class="memitem:ga30d8c885e7c8bd10cde5b3c52ae24dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga30d8c885e7c8bd10cde5b3c52ae24dcf">PHHAL_HW_RC523_MASK_TXWAIT</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga30d8c885e7c8bd10cde5b3c52ae24dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TxWait bits.  <a href="#ga30d8c885e7c8bd10cde5b3c52ae24dcf">More...</a><br /></td></tr>
<tr class="separator:ga30d8c885e7c8bd10cde5b3c52ae24dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295ab0135eda2c68fee7b9961d0e653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaa295ab0135eda2c68fee7b9961d0e653">PHHAL_HW_RC523_BIT_MFHALTED</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaa295ab0135eda2c68fee7b9961d0e653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to logic 1, Responds only for ALL_REQ ("52").  <a href="#gaa295ab0135eda2c68fee7b9961d0e653">More...</a><br /></td></tr>
<tr class="separator:gaa295ab0135eda2c68fee7b9961d0e653"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
MfRx Register Contents (0x1D)</h2></td></tr>
<tr class="memitem:ga27a6488c6189226493bf7b070def2026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga27a6488c6189226493bf7b070def2026">PHHAL_HW_RC523_BIT_PARITYDISABLE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga27a6488c6189226493bf7b070def2026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the parity generation and sending independent from the mode.  <a href="#ga27a6488c6189226493bf7b070def2026">More...</a><br /></td></tr>
<tr class="separator:ga27a6488c6189226493bf7b070def2026"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ISO/IEC 14443 Type B configuration Register Contents (0x1E)</h2></td></tr>
<tr class="memitem:gae505abbf91a029d7dc0aa4ea84bfeabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae505abbf91a029d7dc0aa4ea84bfeabb">PHHAL_HW_RC523_MASK_RXEOFREQ</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gae505abbf91a029d7dc0aa4ea84bfeabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for RX EOF required for Type B.  <a href="#gae505abbf91a029d7dc0aa4ea84bfeabb">More...</a><br /></td></tr>
<tr class="separator:gae505abbf91a029d7dc0aa4ea84bfeabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RFCfg Register Contents (0x26)</h2></td></tr>
<tr class="memitem:ga3f54070f5c1291071a4cad3723367aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga3f54070f5c1291071a4cad3723367aac">PHHAL_HW_RC523_MASK_RXGAIN</a>&#160;&#160;&#160;0x70U</td></tr>
<tr class="memdesc:ga3f54070f5c1291071a4cad3723367aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for RxGain bits.  <a href="#ga3f54070f5c1291071a4cad3723367aac">More...</a><br /></td></tr>
<tr class="separator:ga3f54070f5c1291071a4cad3723367aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
GsN Register Contents (0x27)</h2></td></tr>
<tr class="memitem:ga8c422844a3a9ffd3007b707124ec2fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga8c422844a3a9ffd3007b707124ec2fe1">PHHAL_HW_RC523_MASK_CWGSN</a>&#160;&#160;&#160;0xF0U</td></tr>
<tr class="memdesc:ga8c422844a3a9ffd3007b707124ec2fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CWGsN bits.  <a href="#ga8c422844a3a9ffd3007b707124ec2fe1">More...</a><br /></td></tr>
<tr class="separator:ga8c422844a3a9ffd3007b707124ec2fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac1ee50eb71ba038615e21ffbcf9f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga0ac1ee50eb71ba038615e21ffbcf9f93">PHHAL_HW_RC523_MASK_MODGSN</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:ga0ac1ee50eb71ba038615e21ffbcf9f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for ModGsN bits.  <a href="#ga0ac1ee50eb71ba038615e21ffbcf9f93">More...</a><br /></td></tr>
<tr class="separator:ga0ac1ee50eb71ba038615e21ffbcf9f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CWGsP Register Contents (0x28)</h2></td></tr>
<tr class="memitem:ga6f7e7112b705d64f32e37958871d1578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga6f7e7112b705d64f32e37958871d1578">PHHAL_HW_RC523_MASK_CWGSP</a>&#160;&#160;&#160;0x3FU</td></tr>
<tr class="memdesc:ga6f7e7112b705d64f32e37958871d1578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for CWGsP bits.  <a href="#ga6f7e7112b705d64f32e37958871d1578">More...</a><br /></td></tr>
<tr class="separator:ga6f7e7112b705d64f32e37958871d1578"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ModGsP Register Contents (0x29)</h2></td></tr>
<tr class="memitem:ga61e9a509533c8af1f9735161996d73cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga61e9a509533c8af1f9735161996d73cb">PHHAL_HW_RC523_MASK_MODGSP</a>&#160;&#160;&#160;0x3FU</td></tr>
<tr class="memdesc:ga61e9a509533c8af1f9735161996d73cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for ModGsP bits.  <a href="#ga61e9a509533c8af1f9735161996d73cb">More...</a><br /></td></tr>
<tr class="separator:ga61e9a509533c8af1f9735161996d73cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TMode Register Contents (0x2A)</h2></td></tr>
<tr class="memitem:ga60c5d4935d75b5178b1a1d95664c5fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga60c5d4935d75b5178b1a1d95664c5fa7">PHHAL_HW_RC523_BIT_TAUTO</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga60c5d4935d75b5178b1a1d95664c5fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Timer start/stop conditions to Auto mode.  <a href="#ga60c5d4935d75b5178b1a1d95664c5fa7">More...</a><br /></td></tr>
<tr class="separator:ga60c5d4935d75b5178b1a1d95664c5fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67e065ab4c0356cb4e8b3153e8e2d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gae67e065ab4c0356cb4e8b3153e8e2d73">PHHAL_HW_RC523_BIT_TAUTORESTART</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gae67e065ab4c0356cb4e8b3153e8e2d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restarts the timer automatically after counting down to 0.  <a href="#gae67e065ab4c0356cb4e8b3153e8e2d73">More...</a><br /></td></tr>
<tr class="separator:gae67e065ab4c0356cb4e8b3153e8e2d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab2a04c4c064dc8d155ce73323253be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gacab2a04c4c064dc8d155ce73323253be">PHHAL_HW_RC523_MASK_TGATED</a>&#160;&#160;&#160;0x60U</td></tr>
<tr class="memdesc:gacab2a04c4c064dc8d155ce73323253be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TGated bits.  <a href="#gacab2a04c4c064dc8d155ce73323253be">More...</a><br /></td></tr>
<tr class="separator:gacab2a04c4c064dc8d155ce73323253be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade76472005e5ebd14ba40aef304086fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gade76472005e5ebd14ba40aef304086fc">PHHAL_HW_RC523_MASK_TPRESCALER_HI</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:gade76472005e5ebd14ba40aef304086fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for TPrescalerHi bits.  <a href="#gade76472005e5ebd14ba40aef304086fc">More...</a><br /></td></tr>
<tr class="separator:gade76472005e5ebd14ba40aef304086fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Register definitions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga77ebc975c7748b290024b6b52c1ee6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ebc975c7748b290024b6b52c1ee6d4">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_COMMAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_COMMAND&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command register. </p>
<p>Contains Command bits, PowerDown bit and bit to switch receiver off. </p>

</div>
</div>
<a id="gaeb829a62fb78ff7f8762894efd5f603d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb829a62fb78ff7f8762894efd5f603d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_COMMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_COMMIEN&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CommIEn register. </p>
<p>Contains Communication interrupt enable bits and bit for Interrupt inversion. </p>

</div>
</div>
<a id="gac22d8ecc5e3bfaf0a91a1cab04a4af89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac22d8ecc5e3bfaf0a91a1cab04a4af89">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_DIVIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_DIVIEN&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DivIEn register. </p>
<p>Contains RfOn, RfOff, CRC and Mode Interrupt enable and bit to switch Interrupt pin to PushPull mode. </p>

</div>
</div>
<a id="gac10ae18592c81b01cbc094f66ee56ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10ae18592c81b01cbc094f66ee56ec7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_COMMIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_COMMIRQ&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CommIrq register. </p>
<p>Contains Communication interrupt request bits. </p>

</div>
</div>
<a id="ga3bcacb6ce7ab343f029916a88aaddbfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bcacb6ce7ab343f029916a88aaddbfb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_DIVIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_DIVIRQ&#160;&#160;&#160;0x05U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DivIrq register. </p>
<p>Contains RfOn, RfOff, CRC and Mode Interrupt request. </p>

</div>
</div>
<a id="gad371d042372826705bc3196571248633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad371d042372826705bc3196571248633">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_ERROR&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error register. </p>
<p>Contains Protocol, Parity, CRC, Collision, Buffer overflow, Temperature and RF error flags. </p>

</div>
</div>
<a id="gac79e60c371428e2697beee20e73bda75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79e60c371428e2697beee20e73bda75">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_STATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_STATUS1&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status1 register. </p>
<p>Contains status information about Lo- and HiAlert, RF-field on, Timer, Interrupt request and CRC status. </p>

</div>
</div>
<a id="ga6a97235971d99544ac76a9ae23936020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a97235971d99544ac76a9ae23936020">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_STATUS2&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status2 register. </p>
<p>Contains information about internal states and Temperature sensor switch. </p>

</div>
</div>
<a id="ga9f6260705ce09a878ef7fdc9d930a0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6260705ce09a878ef7fdc9d930a0e7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_FIFODATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_FIFODATA&#160;&#160;&#160;0x09U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fifo register. </p>
<p>Read/Write Fifo. Writing to register increments the Fifo level, reading decrements it. </p>

</div>
</div>
<a id="ga6ac496fa638374cd3656ef120633dddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac496fa638374cd3656ef120633dddf">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_FIFOLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_FIFOLEVEL&#160;&#160;&#160;0x0AU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FifoLevel register. </p>
<p>Contains the actual level (number of bytes) of the Fifo. </p>

</div>
</div>
<a id="ga8d866ce544119cdc581fc657c4b763f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d866ce544119cdc581fc657c4b763f1">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_WATERLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_WATERLEVEL&#160;&#160;&#160;0x0BU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WaterLevel register. </p>
<p>Contains the Waterlevel value for the Fifo. </p>

</div>
</div>
<a id="ga3473a7ea2f92b50e51826c282c64bcd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3473a7ea2f92b50e51826c282c64bcd4">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_CONTROL&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register. </p>
<p>Contains information about last received bits, and to Start and stop the Timer unit. </p>

</div>
</div>
<a id="gac7f8f7308b9a0c95fbc5f0259b5b3f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7f8f7308b9a0c95fbc5f0259b5b3f1d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_BITFRAMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_BITFRAMING&#160;&#160;&#160;0x0DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit framing register. </p>
<p>Contains information of last bits to send, to align received bits in Fifo and activate sending. </p>

</div>
</div>
<a id="ga7740faa1f6172332930d1ca74970576e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7740faa1f6172332930d1ca74970576e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_COLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_COLL&#160;&#160;&#160;0x0EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Collision register. </p>
<p>Contains all necessary bits for Collision handling. </p>

</div>
</div>
<a id="gabe38d5bb186de4efeb57fcd3ca51c91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe38d5bb186de4efeb57fcd3ca51c91a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_MODE&#160;&#160;&#160;0x11U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode register. </p>
<p>Contains bits for auto wait on Rf and MSB first for CRC calculation. </p>

</div>
</div>
<a id="gab1d57f83139c271e74cb4658af08b919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d57f83139c271e74cb4658af08b919">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TXMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TXMODE&#160;&#160;&#160;0x12U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxMode register. </p>
<p>Contains Transmit Framing, Speed, CRC enable, bit for inverse mode and TXMix bit. </p>

</div>
</div>
<a id="ga93d6560e0e6534e99b9950f76d728827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d6560e0e6534e99b9950f76d728827">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_RXMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_RXMODE&#160;&#160;&#160;0x13U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RxMode register. </p>
<p>Contains Transmit Framing, Speed, CRC enable, bit for multiple receive and to filter errors. </p>

</div>
</div>
<a id="ga76472ca53209ca6a60acb7d32e233d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76472ca53209ca6a60acb7d32e233d4c">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TXCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TXCONTROL&#160;&#160;&#160;0x14U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxControl register. </p>
<p>Contains bits to activate and configure Tx1 and Tx2 and bit to activate 100% modulation. </p>

</div>
</div>
<a id="ga3744d335ed2d339fda79ebdf0b777621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3744d335ed2d339fda79ebdf0b777621">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TXASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TXASK&#160;&#160;&#160;0x15U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxAsk register. </p>
<p>Contains Tx ASK settings. </p>

</div>
</div>
<a id="gac77e802658ab6d5907c9a254949f09f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77e802658ab6d5907c9a254949f09f7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TXSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TXSEL&#160;&#160;&#160;0x16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxSel register. </p>
<p>Contains SigoutSel, DriverSel and LoadModSel bits. </p>

</div>
</div>
<a id="ga9d34a0fd40ba76131db558f9db6e052e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d34a0fd40ba76131db558f9db6e052e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_RXSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_RXSEL&#160;&#160;&#160;0x17U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RxSel register. </p>
<p>Contains UartSel and RxWait bits. </p>

</div>
</div>
<a id="ga4d00fccfe3e6c81e2edf2ba33005379c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d00fccfe3e6c81e2edf2ba33005379c">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_RXTHRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_RXTHRESHOLD&#160;&#160;&#160;0x18U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RxThreshold register. </p>
<p>Contains MinLevel and CollLevel for detection. </p>

</div>
</div>
<a id="ga3f5e4662b83c1c7b15b3d2080186bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f5e4662b83c1c7b15b3d2080186bfab">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_DEMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_DEMOD&#160;&#160;&#160;0x19U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Demod register. </p>
<p>Contains bits for time constants, hysteresis and IQ demodulator settings. </p>

</div>
</div>
<a id="ga26ca4f0ee60b4b324c61a89217b641c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ca4f0ee60b4b324c61a89217b641c7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_FELNFC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_FELNFC2&#160;&#160;&#160;0x1BU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FelNFC2Reg register. </p>
<p>Contains bits for Disabling Active Communication mode. </p>

</div>
</div>
<a id="gace25a554f2206f4a838debd1ad53f6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace25a554f2206f4a838debd1ad53f6ce">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_MFTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_MFTX&#160;&#160;&#160;0x1CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MfTx register. </p>
<p>Mifare transmission settings. </p>

</div>
</div>
<a id="ga2795df9e71d4cdb5157ae1797195f8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2795df9e71d4cdb5157ae1797195f8a7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_MFRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_MFRX&#160;&#160;&#160;0x1DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MfRx register. </p>
<p>Mifare reception settings. </p>

</div>
</div>
<a id="gafa7da40ce56ad286b25d39a0970da9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7da40ce56ad286b25d39a0970da9d5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TYPEB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TYPEB&#160;&#160;&#160;0x1EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TypeB register. </p>
<p>Used for ISO/IEC 14443 Type B configuration. </p>

</div>
</div>
<a id="gafbc8b556c5958a01dd7e9d5fe53771b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc8b556c5958a01dd7e9d5fe53771b8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_SERIALSPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_SERIALSPEED&#160;&#160;&#160;0x1FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SerialSpeed register. </p>
<p>Contains speed settings for RS232 interface. </p>

</div>
</div>
<a id="gaec06505249b6b8327b395b1576122062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec06505249b6b8327b395b1576122062">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_CRCRESULT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_CRCRESULT1&#160;&#160;&#160;0x21U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRCResult1 register. </p>
<p>Contains MSByte of CRC Result. </p>

</div>
</div>
<a id="ga646ea2f638def6458f19ffd3dbcc6c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga646ea2f638def6458f19ffd3dbcc6c13">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_CRCRESULT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_CRCRESULT2&#160;&#160;&#160;0x22U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRCResult2 register. </p>
<p>Contains LSByte of CRC Result. </p>

</div>
</div>
<a id="ga3d5a1b50827471e7edaaaef3e332e899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5a1b50827471e7edaaaef3e332e899">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_GSNOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_GSNOFF&#160;&#160;&#160;0x23U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GSNOff register. </p>
<p>Contains the conductance and the modulation settings for the N-MOS transistor for LoadModulation. </p>

</div>
</div>
<a id="gac9ed1ee6b51752bd72c30fff53508544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9ed1ee6b51752bd72c30fff53508544">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_MODWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_MODWIDTH&#160;&#160;&#160;0x24U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ModWidth register. </p>
<p>Contains modulation width setting. </p>

</div>
</div>
<a id="gad7f6627944eef58450421b5a88ec78ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f6627944eef58450421b5a88ec78ee">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_RFCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_RFCFG&#160;&#160;&#160;0x26U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RfCfg register. </p>
<p>Contains sensitivity of Rf Level detector, the receiver gain factor and the RfLevelAmp. </p>

</div>
</div>
<a id="gafb206c310d989f0dadf4f085970b574e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb206c310d989f0dadf4f085970b574e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_GSN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_GSN&#160;&#160;&#160;0x27U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GSN register. </p>
<p>Contains the conductance and the modulation settings for the N-MOS transistor during active modulation. </p>

</div>
</div>
<a id="ga915eb37a2d53f4fe1713c60d621ed24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga915eb37a2d53f4fe1713c60d621ed24f">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_CWGSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_CWGSP&#160;&#160;&#160;0x28U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CWGSP register. </p>
<p>Contains the conductance for the P-Mos transistor. </p>

</div>
</div>
<a id="ga0ccf70b1fd6d5a836fca366632306182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ccf70b1fd6d5a836fca366632306182">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_MODGSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_MODGSP&#160;&#160;&#160;0x29U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODGSP register. </p>
<p>Contains the modulation index for the PMos transistor. </p>

</div>
</div>
<a id="ga23977ad4729db7b473cde78862b35026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23977ad4729db7b473cde78862b35026">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TMODE&#160;&#160;&#160;0x2AU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TMode register. </p>
<p>Contains all settings for the timer and the highest 4 bits of the prescaler. </p>

</div>
</div>
<a id="ga0f030922b71a5a7cb2d683c42b3fdffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f030922b71a5a7cb2d683c42b3fdffc">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TPRESCALER&#160;&#160;&#160;0x2BU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TPrescaler register. </p>
<p>Contains the lowest byte of the pre-scaler. </p>

</div>
</div>
<a id="ga4983156f20491900a31242459a7196c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4983156f20491900a31242459a7196c8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TRELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TRELOADHI&#160;&#160;&#160;0x2CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TReloadHi register. </p>
<p>Contains the high byte of the reload value. </p>

</div>
</div>
<a id="gabbe98be6baceb4c0084947af5ece9e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe98be6baceb4c0084947af5ece9e06">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TRELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TRELOADLO&#160;&#160;&#160;0x2DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TReloadLo register. </p>
<p>Contains the low byte of the reload value. </p>

</div>
</div>
<a id="gacc013ed73d5ab64c8ea814ae5ac7f2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc013ed73d5ab64c8ea814ae5ac7f2eb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TCOUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TCOUNTERVALHI&#160;&#160;&#160;0x2EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCounterValHi register. </p>
<p>Contains the high byte of the counter value. </p>

</div>
</div>
<a id="gadfd61f618b202b19497394bff425f449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd61f618b202b19497394bff425f449">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TCOUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TCOUNTERVALLO&#160;&#160;&#160;0x2FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCounterValLo register. </p>
<p>Contains the low byte of the counter value. </p>

</div>
</div>
<a id="ga8580f354f07be9d9b9903568ca9304be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8580f354f07be9d9b9903568ca9304be">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTSEL1&#160;&#160;&#160;0x31U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga150a0457e4d0d715fb57e11dd348c0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150a0457e4d0d715fb57e11dd348c0c2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTSEL2&#160;&#160;&#160;0x32U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="gaef401a7f1a202898a57ce534ae00c273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef401a7f1a202898a57ce534ae00c273">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTPINEN&#160;&#160;&#160;0x33U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga379d7fc8e2c4484fafb74ce9c92c2893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga379d7fc8e2c4484fafb74ce9c92c2893">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTPINVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTPINVALUE&#160;&#160;&#160;0x34U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="gaeb220929bf5c8a56371c797c753f4696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb220929bf5c8a56371c797c753f4696">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTBUS&#160;&#160;&#160;0x35U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="gad6e02b9c306ba4a059b975b14fac2dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e02b9c306ba4a059b975b14fac2dff">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_AUTOTEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_AUTOTEST&#160;&#160;&#160;0x36U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga3ada839ff21cb7b11d262a6e51224170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ada839ff21cb7b11d262a6e51224170">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_VERSION&#160;&#160;&#160;0x37U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains the product number and the version. </p>

</div>
</div>
<a id="ga8caad82f2dcf72712e2d7d75188d5189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8caad82f2dcf72712e2d7d75188d5189">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_ANALOGTEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_ANALOGTEST&#160;&#160;&#160;0x38U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="gadb39fa4799a37443f6cce88104d184ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb39fa4799a37443f6cce88104d184ce">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTDAC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTDAC1&#160;&#160;&#160;0x39U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga7d29685ae232c6a83f2e13e20a302930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d29685ae232c6a83f2e13e20a302930">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTDAC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTDAC2&#160;&#160;&#160;0x3AU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga4f46047e3bbc2475bc9e1f4d428c0962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f46047e3bbc2475bc9e1f4d428c0962">&sect;&nbsp;</a></span>PHHAL_HW_RC523_REG_TESTADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_REG_TESTADC&#160;&#160;&#160;0x3BU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test register. </p>

</div>
</div>
<a id="ga203194ffb5b165344b71e761b7109db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203194ffb5b165344b71e761b7109db9">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RCVOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RCVOFF&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switches the receiver on/off. </p>

</div>
</div>
<a id="ga76b9ef3ef7d5b46f216960d32ea8977d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b9ef3ef7d5b46f216960d32ea8977d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_POWERDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_POWERDOWN&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switches Ic to Power Down mode. </p>

</div>
</div>
<a id="ga7b68369b7d1144c97e963e1be0d0c717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b68369b7d1144c97e963e1be0d0c717">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_IDLE&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No action; cancels current command execution. </p>

</div>
</div>
<a id="ga9273b41326b2b016916cb6f308341824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9273b41326b2b016916cb6f308341824">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_MEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_MEM&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy configuration data from Fifo to internal Buffer or if Fifo empty vice versa. </p>

</div>
</div>
<a id="ga1deb48869ca6baed35059b750ed882c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1deb48869ca6baed35059b750ed882c0">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_RANDOMIDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_RANDOMIDS&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replaces stored IDs with random ones. </p>

</div>
</div>
<a id="ga8f8763ef5adedf6f86d49f6763561598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f8763ef5adedf6f86d49f6763561598">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_CALCCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_CALCCRC&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate the CRC-Coprocessor. </p>
<p><b>Remark:</b> The result of the CRC calculation can be read from e.g. <a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gaec06505249b6b8327b395b1576122062" title="CRCResult1 register. ">PHHAL_HW_RC523_REG_CRCRESULT1</a>. </p>

</div>
</div>
<a id="ga153682ef3f21712d55a5ce0aa151089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153682ef3f21712d55a5ce0aa151089d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_TRANSMIT&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmits data from the FIFO buffer to Card. </p>

</div>
</div>
<a id="ga443c319dfff8dcabdf64c2e9f58c5138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga443c319dfff8dcabdf64c2e9f58c5138">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_NOCMDCHANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_NOCMDCHANGE&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No change; Use together with e.g. </p>
<p><a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga76b9ef3ef7d5b46f216960d32ea8977d" title="Switches Ic to Power Down mode. ">PHHAL_HW_RC523_BIT_POWERDOWN</a> to keep current command-state. </p>

</div>
</div>
<a id="ga1c651cac88aea09300ce53f84436b844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c651cac88aea09300ce53f84436b844">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_RECEIVE&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates the receiver circuitry. </p>

</div>
</div>
<a id="ga65544753a6a87f976ee3ad249f12d477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65544753a6a87f976ee3ad249f12d477">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_TRANSCEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_TRANSCEIVE&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Like <a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#ga153682ef3f21712d55a5ce0aa151089d" title="Transmits data from the FIFO buffer to Card. ">PHHAL_HW_RC523_CMD_TRANSMIT</a> but automatically activates the receiver after transmission is finished. </p>

</div>
</div>
<a id="gab76a4113a728313dda9290adc381758c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab76a4113a728313dda9290adc381758c">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_AUTOCOLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_AUTOCOLL&#160;&#160;&#160;0x0DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handles Felica polling or MIFARE anti-collision in Target mode. </p>

</div>
</div>
<a id="gad470a894e0ba1430cb6500bbd7ec2681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad470a894e0ba1430cb6500bbd7ec2681">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_AUTHENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_AUTHENT&#160;&#160;&#160;0x0EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs the Mifare Classic authentication (in Mifare Reader/Writer mode only). </p>

</div>
</div>
<a id="ga7ec0987910e5e31f0af321981ad26a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec0987910e5e31f0af321981ad26a07">&sect;&nbsp;</a></span>PHHAL_HW_RC523_CMD_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_CMD_SOFTRESET&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the IC. </p>

</div>
</div>
<a id="gab0cc3ebf79adc6d52b83c04e28ef6ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0cc3ebf79adc6d52b83c04e28ef6ce0">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_COMMAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_COMMAND&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Command-bits. </p>

</div>
</div>
<a id="ga3a41b6945caeb51b0d7b7717e908b4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a41b6945caeb51b0d7b7717e908b4d6">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_SET&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position to set/clear dedicated IRQ bits. </p>

</div>
</div>
<a id="ga050a9f076bbb17ca3ade42d64b17bce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga050a9f076bbb17ca3ade42d64b17bce0">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_IRQINV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_IRQINV&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts the output of IRQ Pin. </p>

</div>
</div>
<a id="ga02d3a11b54058200c076fa335b0449d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02d3a11b54058200c076fa335b0449d5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TXI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TXI&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Transmit Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga3df4c7a4e7a96280a403fc624540289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df4c7a4e7a96280a403fc624540289e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RXI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RXI&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Receive Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga55138be8e37bfa653823bec03c669a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55138be8e37bfa653823bec03c669a72">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_IDLEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_IDLEI&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Idle Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga744c51a04cb61577b67e0022ec6db39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga744c51a04cb61577b67e0022ec6db39b">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_HIALERTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_HIALERTI&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for HiAlert Interrupt Enable/Request. </p>

</div>
</div>
<a id="gac7148184f415e1241dca0f8ccf2d0c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7148184f415e1241dca0f8ccf2d0c3e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_LOALERTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_LOALERTI&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for LoAlert Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga2a8be791bbbcb53cf07b15dfd76b192d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8be791bbbcb53cf07b15dfd76b192d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_ERRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_ERRI&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Error Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga9f10865d3904fd5e385a46457918f80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f10865d3904fd5e385a46457918f80f">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TIMERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TIMERI&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Timer Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga78a7f053a0cdc4d9840a3426fae1d522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a7f053a0cdc4d9840a3426fae1d522">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_IRQPUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_IRQPUSHPULL&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the IRQ pin to Push Pull mode. </p>

</div>
</div>
<a id="ga33164d14bd335daf9aa6d923acf04a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33164d14bd335daf9aa6d923acf04a70">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MFINACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MFINACT&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for MfInAct Interrupt Enable/Request. </p>

</div>
</div>
<a id="gaf2662e2c55c8390cd9a3d68f04be4612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2662e2c55c8390cd9a3d68f04be4612">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRCI&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for CRC Interrupt Enable/Request. </p>

</div>
</div>
<a id="ga46f434460db469f199ae3dc1f3d873b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46f434460db469f199ae3dc1f3d873b3">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_EXT_RF_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_EXT_RF_ON&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for External RF ON. </p>

</div>
</div>
<a id="ga6b5bdbf4cbf4e75f41f520f515600aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b5bdbf4cbf4e75f41f520f515600aa2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_EXT_RF_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_EXT_RF_OFF&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for External RF OFF. </p>

</div>
</div>
<a id="gaa157c73ddc8d894c383efcdbfaf2daca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa157c73ddc8d894c383efcdbfaf2daca">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_WRERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_WRERR&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Write Access Error. </p>

</div>
</div>
<a id="ga30f95f1bc04d6d5f860e085457954fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30f95f1bc04d6d5f860e085457954fb6">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TEMPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TEMPERR&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Temperature Error. </p>

</div>
</div>
<a id="ga258e0ec18a840ce813485621cdd715eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga258e0ec18a840ce813485621cdd715eb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RFERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RFERR&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for RF Error. </p>

</div>
</div>
<a id="ga6eee0e7b027a19c1e582d9b96e7a7717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eee0e7b027a19c1e582d9b96e7a7717">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_BUFFEROVFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_BUFFEROVFL&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Buffer Overflow Error. </p>

</div>
</div>
<a id="gae48e6d0db718dcca08473290110db37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48e6d0db718dcca08473290110db37d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_COLLERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_COLLERR&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Collision Error. </p>

</div>
</div>
<a id="ga3543cae6ac23a2099d470650ab4409af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3543cae6ac23a2099d470650ab4409af">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRCERR&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for CRC Error. </p>

</div>
</div>
<a id="ga075e85ebc227305d70ede50c16c19890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga075e85ebc227305d70ede50c16c19890">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_PARITYERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_PARITYERR&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Parity Error. </p>

</div>
</div>
<a id="ga47174524ced960031f14aa157a803000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47174524ced960031f14aa157a803000">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_PROTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_PROTERR&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for Protocol Error. </p>

</div>
</div>
<a id="gae19b0551d8e433ac0c721cb6e60a7d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19b0551d8e433ac0c721cb6e60a7d8a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRCOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRCOK&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status CRC OK. </p>

</div>
</div>
<a id="gaec584fecec8dcad013c52ba2e85dc460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec584fecec8dcad013c52ba2e85dc460">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRCREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRCREADY&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status CRC Ready. </p>

</div>
</div>
<a id="ga28bb924d88bc2219a6d40399c20c0114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28bb924d88bc2219a6d40399c20c0114">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_IRQ&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status IRQ is active. </p>

</div>
</div>
<a id="gae6cb46e604e8925dfc1401ee0e2f18d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6cb46e604e8925dfc1401ee0e2f18d5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TRUNNUNG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TRUNNUNG&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status Timer is running. </p>

</div>
</div>
<a id="ga0c7d5705ea52bf3e630780a0a9bb1aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c7d5705ea52bf3e630780a0a9bb1aa8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RFON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RFON&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status External RF. </p>

</div>
</div>
<a id="ga4a44c49603307ae0ac4b23e253498628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a44c49603307ae0ac4b23e253498628">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_HIALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_HIALERT&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status HiAlert. </p>

</div>
</div>
<a id="ga73f8672b086742b539e7b9a60b822c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73f8672b086742b539e7b9a60b822c9a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_LOALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_LOALERT&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for status LoAlert. </p>

</div>
</div>
<a id="ga271b0ee84a94cbf3b893a01db88cfe7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga271b0ee84a94cbf3b893a01db88cfe7b">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TEMPSENSOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TEMPSENSOFF&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position to switch Temperature sensors on/off. </p>

</div>
</div>
<a id="ga75e3297ab22206bdd26bc3865e77e934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e3297ab22206bdd26bc3865e77e934">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_I2CFORCEHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_I2CFORCEHS&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position to forece High speed mode for I2C Interface. </p>

</div>
</div>
<a id="gaf45bc503677520d129d76d8212f6bbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf45bc503677520d129d76d8212f6bbcd">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TARGET_ACTIVATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TARGET_ACTIVATED&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for reader status Target Activated. </p>

</div>
</div>
<a id="gaa91b2d9e284b7dfe6cfaef83172b3a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91b2d9e284b7dfe6cfaef83172b3a8f">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRYPTO1ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRYPTO1ON&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit position for reader status Crypto is on. </p>

</div>
</div>
<a id="ga4640e9807b1982c2cd1977772d0dbdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4640e9807b1982c2cd1977772d0dbdf8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_MODEMBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_MODEMBITS&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for MODEM Status bits. </p>

</div>
</div>
<a id="ga3fa07ae09c71344f5dd81d68fe2425c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa07ae09c71344f5dd81d68fe2425c6">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_IDLE&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits represent MODEM Status as IDLE. </p>

</div>
</div>
<a id="gaecef4454362e6def9cce95ee6cec23db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecef4454362e6def9cce95ee6cec23db">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_WAIT_FOR_STARTSEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_WAIT_FOR_STARTSEND&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits represent MODEM Status as Wait for StartSend. </p>

</div>
</div>
<a id="ga7fdbb00694bff7739f008a7fb10761a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fdbb00694bff7739f008a7fb10761a9">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_WAIT_FOR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_WAIT_FOR_DATA&#160;&#160;&#160;0x05U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits represent MODEM Status as Wait for data. </p>

</div>
</div>
<a id="gad0e8ba25fa535be40d30e40cebefaacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e8ba25fa535be40d30e40cebefaacd">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_FLUSHBUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_FLUSHBUFFER&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears Fifo buffer if set to 1. </p>

</div>
</div>
<a id="ga6f03961b1d05230a9bfe95f46cabedca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f03961b1d05230a9bfe95f46cabedca">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_WATERLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_WATERLEVEL&#160;&#160;&#160;0x3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Waterlevel bits. </p>

</div>
</div>
<a id="gafb6d63c1cb52851888c255e5d2feb4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6d63c1cb52851888c255e5d2feb4df">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TSTOPNOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TSTOPNOW&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stops timer if set to 1. </p>

</div>
</div>
<a id="ga8dac141544fa01cc632ce75aed709b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dac141544fa01cc632ce75aed709b77">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TSTARTNOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TSTARTNOW&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Starts timer if set to 1. </p>

</div>
</div>
<a id="ga5dd0a530572dfbd7b646aca8a074a338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd0a530572dfbd7b646aca8a074a338">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INITIATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INITIATOR&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set to 1, the IC acts as initiator, otherwise as target. </p>

</div>
</div>
<a id="ga0a722356fdf779e4bd875b317df8efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a722356fdf779e4bd875b317df8efc5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_RXBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_RXBITS&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for RxLast bits. </p>

</div>
</div>
<a id="ga0e1a8e3737291e4912b21537a3a111a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e1a8e3737291e4912b21537a3a111a2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_STARTSEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_STARTSEND&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Starts transmission in transceive command if set to 1. </p>

</div>
</div>
<a id="ga49253f69a503c4643cfb5ca32ed677a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49253f69a503c4643cfb5ca32ed677a4">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TXBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TXBITS&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TxLast bits. </p>

</div>
</div>
<a id="gafa99167cb8ec2ff49eff51882df9caa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa99167cb8ec2ff49eff51882df9caa2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_RXALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_RXALIGN&#160;&#160;&#160;0x70U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for RxAlign bits. </p>

</div>
</div>
<a id="ga5562da4626e569e7d1638f25875dbde5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5562da4626e569e7d1638f25875dbde5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_VALUESAFTERCOLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_VALUESAFTERCOLL&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates mode to keep data after collision. </p>

</div>
</div>
<a id="ga3cbdceeb9847d59c1e08149074d9db4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cbdceeb9847d59c1e08149074d9db4e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_COLLPOSNOTVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_COLLPOSNOTVALID&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether collision position is valid or not. </p>

</div>
</div>
<a id="gad7b7bde8699be8b829602e627301bd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7b7bde8699be8b829602e627301bd9a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_COLLPOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_COLLPOS&#160;&#160;&#160;0x1FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CollPos bits. </p>

</div>
</div>
<a id="ga3195bc1a4f3223ef7de393b13ef1501b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3195bc1a4f3223ef7de393b13ef1501b">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MSBFIRST&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets CRC coprocessor with MSB first. </p>

</div>
</div>
<a id="ga1db958599cd20c417ac7591c51ac6f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1db958599cd20c417ac7591c51ac6f02">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TXWAITRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TXWAITRF&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits until RF is enabled until transmission is started, else starts immediately. </p>

</div>
</div>
<a id="ga955d70a06a9a77bb664926a83b06d5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955d70a06a9a77bb664926a83b06d5fe">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_POLMFIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_POLMFIN&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts polarity of MfinActIrq. </p>
<p>If bit is set to 1 IRQ occurs when Sigin line is 0. </p>

</div>
</div>
<a id="ga322aa3fac54fbe744e63036882b78a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322aa3fac54fbe744e63036882b78a78">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MODEDETOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MODEDETOFF&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to logic 1, the internal mode detector is switched off during <a class="el" href="../../d0/da5/group__phhalHw__Rc523__Reg.html#gab76a4113a728313dda9290adc381758c" title="Handles Felica polling or MIFARE anti-collision in Target mode. ">PHHAL_HW_RC523_CMD_AUTOCOLL</a>. </p>

</div>
</div>
<a id="ga80a6e90f40af694d46606b05bd929dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a6e90f40af694d46606b05bd929dc2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_CRCPRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_CRCPRESET&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CRCPreset bits. </p>

</div>
</div>
<a id="ga508c1bb69b8bd58c3d38e6cc0409d257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508c1bb69b8bd58c3d38e6cc0409d257">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CRCEN&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates transmit or receive CRC. </p>

</div>
</div>
<a id="ga8c0f4ef7f01e3976f2a3a3f2b26bfce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0f4ef7f01e3976f2a3a3f2b26bfce8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_848KBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_848KBPS&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates speed of 848kbps. </p>

</div>
</div>
<a id="gaf2f0fc9730802ac2070a54e2e83124ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2f0fc9730802ac2070a54e2e83124ad">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_424KBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_424KBPS&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates speed of 424kbps. </p>

</div>
</div>
<a id="ga8b41f1c0a178594936e1c114e30f2443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b41f1c0a178594936e1c114e30f2443">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_212KBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_212KBPS&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates speed of 212kbps. </p>

</div>
</div>
<a id="ga25d65e925b23a129127e6892b46433c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d65e925b23a129127e6892b46433c6">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_106KBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_106KBPS&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates speed of 106kbps. </p>

</div>
</div>
<a id="ga8f9e8bdb73a36f32c6f2aa1d9720673c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9e8bdb73a36f32c6f2aa1d9720673c">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INVMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INVMOD&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates inverted transmission mode. </p>

</div>
</div>
<a id="ga3780386a8a5c533f432214805be9cf35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3780386a8a5c533f432214805be9cf35">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RXNOERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RXNOERR&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set, receiver ignores less than 4 bits. </p>

</div>
</div>
<a id="gaea719b0dd92d5b8b86a67600966b995b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea719b0dd92d5b8b86a67600966b995b">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_RXMULTIPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_RXMULTIPLE&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates reception mode for multiple responses. </p>

</div>
</div>
<a id="gae1f2142d1ec21371138f2a0669aa51cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f2142d1ec21371138f2a0669aa51cb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TYPEB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TYPEB&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates Type B communication mode. </p>

</div>
</div>
<a id="ga490b34f09fa708c6579a7b093e6e3a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490b34f09fa708c6579a7b093e6e3a40">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_FELICA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_FELICA&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates Felica communication mode. </p>

</div>
</div>
<a id="ga2f8543f0d8c69e8f264bbef84f05818a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f8543f0d8c69e8f264bbef84f05818a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_ACTIVE&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates Active communication mode. </p>

</div>
</div>
<a id="ga9949e90dc77cb353f1efa40eed169187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9949e90dc77cb353f1efa40eed169187">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MIFARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MIFARE&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates Mifare communication mode. </p>

</div>
</div>
<a id="ga7fc384e41661d0919743cdeca0cc6ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc384e41661d0919743cdeca0cc6ea5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MIFARE_CE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MIFARE_CE&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates Mifare communication mode. </p>

</div>
</div>
<a id="ga0bbe60206ecac0a85c05cef446bee808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bbe60206ecac0a85c05cef446bee808">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_SPEED&#160;&#160;&#160;0x70U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Tx/RxSpeed bits. </p>

</div>
</div>
<a id="gaf285c5755fd0628296df50fe48edacc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf285c5755fd0628296df50fe48edacc2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_SHIFT_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_SHIFT_SPEED&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bits to be shifted. </p>

</div>
</div>
<a id="ga35e470e78d2ae35eeb6436405e983eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35e470e78d2ae35eeb6436405e983eda">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_FRAMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_FRAMING&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Tx/RxFraming bits. </p>

</div>
</div>
<a id="gaa30154b8a444b52e3bcce17825ebd27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30154b8a444b52e3bcce17825ebd27b">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_AUTORF_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_AUTORF_OFF&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Auto RF Off. </p>

</div>
</div>
<a id="ga917cb1e2f6caa7dbe38a6a2313cbccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga917cb1e2f6caa7dbe38a6a2313cbccef">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CA_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CA_ON&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CA. </p>

</div>
</div>
<a id="ga067ffcaed63423ba994099a72db824ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga067ffcaed63423ba994099a72db824ec">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_DETECT_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_DETECT_SYNC&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Detect Sync. </p>

</div>
</div>
<a id="gaa3e08b0678495fd8d36fc0e7ceeb3b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e08b0678495fd8d36fc0e7ceeb3b63">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INITIAL_RF_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INITIAL_RF_ON&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Initial RF on. </p>

</div>
</div>
<a id="ga7af9b725e43c6629a03ab7e2abdaafa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af9b725e43c6629a03ab7e2abdaafa2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TX2RFAutoEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TX2RFAutoEN&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Auto RF ON. </p>

</div>
</div>
<a id="gab7035edfdc6afacf99a2e7ddc4d12e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7035edfdc6afacf99a2e7ddc4d12e59">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TX1RFAutoEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TX1RFAutoEN&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for Auto RF ON. </p>

</div>
</div>
<a id="ga60c4a3c7ebbdd00ce05f313912814118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c4a3c7ebbdd00ce05f313912814118">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INVTX2ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INVTX2ON&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts the Tx2 output if drivers are switched on. </p>

</div>
</div>
<a id="ga789b65c0661ceec05959dbe3639ecd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga789b65c0661ceec05959dbe3639ecd97">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INVTX1ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INVTX1ON&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts the Tx1 output if drivers are switched on. </p>

</div>
</div>
<a id="gabe1b7bbb88e19db6a7021bc089807800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1b7bbb88e19db6a7021bc089807800">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INVTX2OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INVTX2OFF&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts the Tx2 output if drivers are switched off. </p>

</div>
</div>
<a id="ga01cc99dce739b1acb5f06a98e6081dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01cc99dce739b1acb5f06a98e6081dc5">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_INVTX1OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_INVTX1OFF&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverts the Tx1 output if drivers are switched off. </p>

</div>
</div>
<a id="ga2b230e37c3766e8efa851dc323aae2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b230e37c3766e8efa851dc323aae2b3">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TX2CW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TX2CW&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Does not modulate the Tx2 output, only constant wave. </p>

</div>
</div>
<a id="ga30fb30f0e10b4848eba99ef50e7023d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30fb30f0e10b4848eba99ef50e7023d8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_CHECKRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_CHECKRF&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to logic 1, RF field cannot be activated if external RF field is detected. </p>

</div>
</div>
<a id="gabc1037e9236d525cdfb6fe2fbd500412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1037e9236d525cdfb6fe2fbd500412">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TX2RFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TX2RFEN&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switches the driver for Tx2 pin on. </p>

</div>
</div>
<a id="ga45aab8563d20f3f83d57015050922cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45aab8563d20f3f83d57015050922cd2">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TX1RFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TX1RFEN&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switches the driver for Tx1 pin on. </p>

</div>
</div>
<a id="ga8d465f86731d6d7ccbebb026137a9078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d465f86731d6d7ccbebb026137a9078">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_FORCE100ASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_FORCE100ASK&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates 100ASK mode independent of driver settings. </p>

</div>
</div>
<a id="ga38506c7c7818ae7434b809b95174b227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38506c7c7818ae7434b809b95174b227">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_DRIVERSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_DRIVERSEL&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for DriverSel bits. </p>

</div>
</div>
<a id="gaf126fa4f0fc3183d640d45046477c4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf126fa4f0fc3183d640d45046477c4b8">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_MFOUTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_MFOUTSEL&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for MfOutSel bits. </p>

</div>
</div>
<a id="gaebf38ad318a04777b22a652117828b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf38ad318a04777b22a652117828b55">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_UARTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_UARTSEL&#160;&#160;&#160;0xC0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for UartSel bits. </p>

</div>
</div>
<a id="ga953f73a54b54fca16c2fbb9f050246ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953f73a54b54fca16c2fbb9f050246ac">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_RXWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_RXWAIT&#160;&#160;&#160;0x3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for RxWait bits. </p>

</div>
</div>
<a id="ga1cc6e5af3d367f5cd676cb7f93ec254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc6e5af3d367f5cd676cb7f93ec254d">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_MINLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_MINLEVEL&#160;&#160;&#160;0xF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for MinLevel bits. </p>

</div>
</div>
<a id="ga365772cba43010000b2ef7e67c46decb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga365772cba43010000b2ef7e67c46decb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_COLLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_COLLEVEL&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CollLevel bits. </p>

</div>
</div>
<a id="ga3672af246991e4d934ef2b4b2f73c870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3672af246991e4d934ef2b4b2f73c870">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_FIXIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_FIXIQ&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set and the lower bit of AddIQ is cleared, the receiving is fixed to I channel. </p>
<p><br />
If set and the lower bit of AddIQ is set, the receiving is fixed to Q channel. </p>

</div>
</div>
<a id="ga8bb09ac1c469228d138ce645b173049e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb09ac1c469228d138ce645b173049e">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_ADDIQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_ADDIQ&#160;&#160;&#160;0xC0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for ADDIQ bits. </p>

</div>
</div>
<a id="gacc4531e065b69c27cbe01799a0480a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc4531e065b69c27cbe01799a0480a90">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TAURCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TAURCV&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TauRcv bits. </p>

</div>
</div>
<a id="ga10b3afe0fe323dd547802afbfbf0680a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10b3afe0fe323dd547802afbfbf0680a">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TAUSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TAUSYNC&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TauSync bits. </p>

</div>
</div>
<a id="gabe830be0048809945ee4ab1b7f2bb387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe830be0048809945ee4ab1b7f2bb387">&sect;&nbsp;</a></span>PHHAL_HW_RC523_WAIT_FOR_SELECTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_WAIT_FOR_SELECTED&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for WaitForSelected bit. </p>

</div>
</div>
<a id="ga30d8c885e7c8bd10cde5b3c52ae24dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30d8c885e7c8bd10cde5b3c52ae24dcf">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TXWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TXWAIT&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TxWait bits. </p>

</div>
</div>
<a id="gaa295ab0135eda2c68fee7b9961d0e653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa295ab0135eda2c68fee7b9961d0e653">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_MFHALTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_MFHALTED&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to logic 1, Responds only for ALL_REQ ("52"). </p>

</div>
</div>
<a id="ga27a6488c6189226493bf7b070def2026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a6488c6189226493bf7b070def2026">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_PARITYDISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_PARITYDISABLE&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the parity generation and sending independent from the mode. </p>

</div>
</div>
<a id="gae505abbf91a029d7dc0aa4ea84bfeabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae505abbf91a029d7dc0aa4ea84bfeabb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_RXEOFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_RXEOFREQ&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for RX EOF required for Type B. </p>

</div>
</div>
<a id="ga3f54070f5c1291071a4cad3723367aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f54070f5c1291071a4cad3723367aac">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_RXGAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_RXGAIN&#160;&#160;&#160;0x70U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for RxGain bits. </p>

</div>
</div>
<a id="ga8c422844a3a9ffd3007b707124ec2fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c422844a3a9ffd3007b707124ec2fe1">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_CWGSN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_CWGSN&#160;&#160;&#160;0xF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CWGsN bits. </p>

</div>
</div>
<a id="ga0ac1ee50eb71ba038615e21ffbcf9f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ac1ee50eb71ba038615e21ffbcf9f93">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_MODGSN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_MODGSN&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for ModGsN bits. </p>

</div>
</div>
<a id="ga6f7e7112b705d64f32e37958871d1578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7e7112b705d64f32e37958871d1578">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_CWGSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_CWGSP&#160;&#160;&#160;0x3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for CWGsP bits. </p>

</div>
</div>
<a id="ga61e9a509533c8af1f9735161996d73cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e9a509533c8af1f9735161996d73cb">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_MODGSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_MODGSP&#160;&#160;&#160;0x3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for ModGsP bits. </p>

</div>
</div>
<a id="ga60c5d4935d75b5178b1a1d95664c5fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c5d4935d75b5178b1a1d95664c5fa7">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TAUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TAUTO&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the Timer start/stop conditions to Auto mode. </p>

</div>
</div>
<a id="gae67e065ab4c0356cb4e8b3153e8e2d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae67e065ab4c0356cb4e8b3153e8e2d73">&sect;&nbsp;</a></span>PHHAL_HW_RC523_BIT_TAUTORESTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_BIT_TAUTORESTART&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restarts the timer automatically after counting down to 0. </p>

</div>
</div>
<a id="gacab2a04c4c064dc8d155ce73323253be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab2a04c4c064dc8d155ce73323253be">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TGATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TGATED&#160;&#160;&#160;0x60U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TGated bits. </p>

</div>
</div>
<a id="gade76472005e5ebd14ba40aef304086fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade76472005e5ebd14ba40aef304086fc">&sect;&nbsp;</a></span>PHHAL_HW_RC523_MASK_TPRESCALER_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC523_MASK_TPRESCALER_HI&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitmask for TPrescalerHi bits. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga67693787f806c0ad995ad0402b0268f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67693787f806c0ad995ad0402b0268f5">&sect;&nbsp;</a></span>phhalHw_Rc523_WriteRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">phStatus_t phhalHw_Rc523_WriteRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d60/structphhalHw__Rc523__DataParams__t.html">phhalHw_Rc523_DataParams_t</a> *&#160;</td>
          <td class="paramname"><em>pDataParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to 8bit address of CL front-end register. </p>
<dl class="section return"><dt>Returns</dt><dd>Status code </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga6632f0657ed69bfa8a8910555a7819ac" title="Returned in case of no error. ">PH_ERR_SUCCESS</a></td><td>Operation successful. </td></tr>
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga3c61ea15af1827efae7ee8ddf5976ba7" title="An error occurred in RC communication. ">PH_ERR_INTERFACE_ERROR</a></td><td>Hardware problem </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pDataParams</td><td>Pointer to this layer's parameter structure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bAddress</td><td>Register Address. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bValue</td><td>Register Value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafa5f5ee7d9aa629eeb35ff2069cd9c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5f5ee7d9aa629eeb35ff2069cd9c5b">&sect;&nbsp;</a></span>phhalHw_Rc523_ReadRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">phStatus_t phhalHw_Rc523_ReadRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d60/structphhalHw__Rc523__DataParams__t.html">phhalHw_Rc523_DataParams_t</a> *&#160;</td>
          <td class="paramname"><em>pDataParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>pValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read 8bit register address from CL front-ends. </p>
<dl class="section return"><dt>Returns</dt><dd>Status code </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga6632f0657ed69bfa8a8910555a7819ac" title="Returned in case of no error. ">PH_ERR_SUCCESS</a></td><td>Operation successful. </td></tr>
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga3c61ea15af1827efae7ee8ddf5976ba7" title="An error occurred in RC communication. ">PH_ERR_INTERFACE_ERROR</a></td><td>Hardware problem </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pDataParams</td><td>Pointer to this layer's parameter structure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bAddress</td><td>Register Address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pValue</td><td>Register Value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
