

================================================================
== Vitis HLS Report for 'MixColumns88'
================================================================
* Date:           Sat Jan  1 23:29:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_0" [../src/AES_encrypt.cpp:51]   --->   Operation 2 'read' 'in_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_1" [../src/AES_encrypt.cpp:52]   --->   Operation 3 'read' 'in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.99ns)   --->   "%xor_ln52 = xor i8 %in_1_read, i8 %in_0_read" [../src/AES_encrypt.cpp:52]   --->   Operation 4 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_2" [../src/AES_encrypt.cpp:52]   --->   Operation 5 'read' 'in_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.99ns)   --->   "%xor_ln52_1 = xor i8 %in_2_read, i8 %xor_ln52" [../src/AES_encrypt.cpp:52]   --->   Operation 6 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_3" [../src/AES_encrypt.cpp:52]   --->   Operation 7 'read' 'in_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%xor_ln52_2 = xor i8 %in_3_read, i8 %xor_ln52_1" [../src/AES_encrypt.cpp:52]   --->   Operation 8 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_2)   --->   "%shl_ln68 = shl i8 %xor_ln52, i8 1" [../src/AES_common.cpp:68]   --->   Operation 9 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52, i32 7" [../src/AES_common.cpp:68]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_2)   --->   "%select_ln55 = select i1 %tmp, i8 27, i8 0" [../src/AES_encrypt.cpp:55]   --->   Operation 11 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_2)   --->   "%xor_ln55 = xor i8 %in_0_read, i8 %shl_ln68" [../src/AES_encrypt.cpp:55]   --->   Operation 12 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_2)   --->   "%xor_ln55_1 = xor i8 %select_ln55, i8 %xor_ln52_2" [../src/AES_encrypt.cpp:55]   --->   Operation 13 'xor' 'xor_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln55_2 = xor i8 %xor_ln55_1, i8 %xor_ln55" [../src/AES_encrypt.cpp:55]   --->   Operation 14 'xor' 'xor_ln55_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%xor_ln57 = xor i8 %in_2_read, i8 %in_1_read" [../src/AES_encrypt.cpp:57]   --->   Operation 15 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_2)   --->   "%shl_ln68_1 = shl i8 %xor_ln57, i8 1" [../src/AES_common.cpp:68]   --->   Operation 16 'shl' 'shl_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57, i32 7" [../src/AES_common.cpp:68]   --->   Operation 17 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_2)   --->   "%select_ln59 = select i1 %tmp_1, i8 27, i8 0" [../src/AES_encrypt.cpp:59]   --->   Operation 18 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_2)   --->   "%xor_ln59 = xor i8 %in_1_read, i8 %shl_ln68_1" [../src/AES_encrypt.cpp:59]   --->   Operation 19 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_2)   --->   "%xor_ln59_1 = xor i8 %select_ln59, i8 %xor_ln52_2" [../src/AES_encrypt.cpp:59]   --->   Operation 20 'xor' 'xor_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln59_2 = xor i8 %xor_ln59_1, i8 %xor_ln59" [../src/AES_encrypt.cpp:59]   --->   Operation 21 'xor' 'xor_ln59_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%xor_ln61 = xor i8 %in_3_read, i8 %in_2_read" [../src/AES_encrypt.cpp:61]   --->   Operation 22 'xor' 'xor_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_2)   --->   "%shl_ln68_2 = shl i8 %xor_ln61, i8 1" [../src/AES_common.cpp:68]   --->   Operation 23 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61, i32 7" [../src/AES_common.cpp:68]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_2)   --->   "%select_ln63 = select i1 %tmp_2, i8 27, i8 0" [../src/AES_encrypt.cpp:63]   --->   Operation 25 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_2)   --->   "%xor_ln63 = xor i8 %in_3_read, i8 %xor_ln52" [../src/AES_encrypt.cpp:63]   --->   Operation 26 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_2)   --->   "%xor_ln63_1 = xor i8 %shl_ln68_2, i8 %select_ln63" [../src/AES_encrypt.cpp:63]   --->   Operation 27 'xor' 'xor_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln63_2 = xor i8 %xor_ln63_1, i8 %xor_ln63" [../src/AES_encrypt.cpp:63]   --->   Operation 28 'xor' 'xor_ln63_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%xor_ln65 = xor i8 %in_3_read, i8 %in_0_read" [../src/AES_encrypt.cpp:65]   --->   Operation 29 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1)   --->   "%shl_ln68_3 = shl i8 %xor_ln65, i8 1" [../src/AES_common.cpp:68]   --->   Operation 30 'shl' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65, i32 7" [../src/AES_common.cpp:68]   --->   Operation 31 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1)   --->   "%select_ln67 = select i1 %tmp_3, i8 27, i8 0" [../src/AES_encrypt.cpp:67]   --->   Operation 32 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1)   --->   "%xor_ln67 = xor i8 %xor_ln52_1, i8 %select_ln67" [../src/AES_encrypt.cpp:67]   --->   Operation 33 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln67_1 = xor i8 %xor_ln67, i8 %shl_ln68_3" [../src/AES_encrypt.cpp:67]   --->   Operation 34 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_4" [../src/AES_encrypt.cpp:51]   --->   Operation 35 'read' 'in_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_5" [../src/AES_encrypt.cpp:52]   --->   Operation 36 'read' 'in_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln52_3 = xor i8 %in_5_read, i8 %in_4_read" [../src/AES_encrypt.cpp:52]   --->   Operation 37 'xor' 'xor_ln52_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_6" [../src/AES_encrypt.cpp:52]   --->   Operation 38 'read' 'in_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln52_4 = xor i8 %in_6_read, i8 %xor_ln52_3" [../src/AES_encrypt.cpp:52]   --->   Operation 39 'xor' 'xor_ln52_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_7" [../src/AES_encrypt.cpp:52]   --->   Operation 40 'read' 'in_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.99ns)   --->   "%xor_ln52_5 = xor i8 %in_7_read, i8 %xor_ln52_4" [../src/AES_encrypt.cpp:52]   --->   Operation 41 'xor' 'xor_ln52_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_5)   --->   "%shl_ln68_4 = shl i8 %xor_ln52_3, i8 1" [../src/AES_common.cpp:68]   --->   Operation 42 'shl' 'shl_ln68_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_5)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_3, i32 7" [../src/AES_common.cpp:68]   --->   Operation 43 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_5)   --->   "%select_ln55_1 = select i1 %tmp_4, i8 27, i8 0" [../src/AES_encrypt.cpp:55]   --->   Operation 44 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_5)   --->   "%xor_ln55_3 = xor i8 %in_4_read, i8 %shl_ln68_4" [../src/AES_encrypt.cpp:55]   --->   Operation 45 'xor' 'xor_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_5)   --->   "%xor_ln55_4 = xor i8 %select_ln55_1, i8 %xor_ln52_5" [../src/AES_encrypt.cpp:55]   --->   Operation 46 'xor' 'xor_ln55_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln55_5 = xor i8 %xor_ln55_4, i8 %xor_ln55_3" [../src/AES_encrypt.cpp:55]   --->   Operation 47 'xor' 'xor_ln55_5' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln57_1 = xor i8 %in_6_read, i8 %in_5_read" [../src/AES_encrypt.cpp:57]   --->   Operation 48 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%shl_ln68_5 = shl i8 %xor_ln57_1, i8 1" [../src/AES_common.cpp:68]   --->   Operation 49 'shl' 'shl_ln68_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_1, i32 7" [../src/AES_common.cpp:68]   --->   Operation 50 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%select_ln59_1 = select i1 %tmp_5, i8 27, i8 0" [../src/AES_encrypt.cpp:59]   --->   Operation 51 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_3 = xor i8 %in_5_read, i8 %shl_ln68_5" [../src/AES_encrypt.cpp:59]   --->   Operation 52 'xor' 'xor_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_4 = xor i8 %select_ln59_1, i8 %xor_ln52_5" [../src/AES_encrypt.cpp:59]   --->   Operation 53 'xor' 'xor_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln59_5 = xor i8 %xor_ln59_4, i8 %xor_ln59_3" [../src/AES_encrypt.cpp:59]   --->   Operation 54 'xor' 'xor_ln59_5' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.99ns)   --->   "%xor_ln61_1 = xor i8 %in_7_read, i8 %in_6_read" [../src/AES_encrypt.cpp:61]   --->   Operation 55 'xor' 'xor_ln61_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_5)   --->   "%shl_ln68_6 = shl i8 %xor_ln61_1, i8 1" [../src/AES_common.cpp:68]   --->   Operation 56 'shl' 'shl_ln68_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_1, i32 7" [../src/AES_common.cpp:68]   --->   Operation 57 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_5)   --->   "%select_ln63_1 = select i1 %tmp_6, i8 27, i8 0" [../src/AES_encrypt.cpp:63]   --->   Operation 58 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_5)   --->   "%xor_ln63_3 = xor i8 %in_7_read, i8 %xor_ln52_3" [../src/AES_encrypt.cpp:63]   --->   Operation 59 'xor' 'xor_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_5)   --->   "%xor_ln63_4 = xor i8 %shl_ln68_6, i8 %select_ln63_1" [../src/AES_encrypt.cpp:63]   --->   Operation 60 'xor' 'xor_ln63_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln63_5 = xor i8 %xor_ln63_4, i8 %xor_ln63_3" [../src/AES_encrypt.cpp:63]   --->   Operation 61 'xor' 'xor_ln63_5' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln65_1 = xor i8 %in_7_read, i8 %in_4_read" [../src/AES_encrypt.cpp:65]   --->   Operation 62 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_3)   --->   "%shl_ln68_7 = shl i8 %xor_ln65_1, i8 1" [../src/AES_common.cpp:68]   --->   Operation 63 'shl' 'shl_ln68_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_1, i32 7" [../src/AES_common.cpp:68]   --->   Operation 64 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_3)   --->   "%select_ln67_1 = select i1 %tmp_7, i8 27, i8 0" [../src/AES_encrypt.cpp:67]   --->   Operation 65 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_3)   --->   "%xor_ln67_2 = xor i8 %xor_ln52_4, i8 %select_ln67_1" [../src/AES_encrypt.cpp:67]   --->   Operation 66 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln67_3 = xor i8 %xor_ln67_2, i8 %shl_ln68_7" [../src/AES_encrypt.cpp:67]   --->   Operation 67 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_8" [../src/AES_encrypt.cpp:51]   --->   Operation 68 'read' 'in_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_9" [../src/AES_encrypt.cpp:52]   --->   Operation 69 'read' 'in_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln52_6 = xor i8 %in_9_read, i8 %in_8_read" [../src/AES_encrypt.cpp:52]   --->   Operation 70 'xor' 'xor_ln52_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_10" [../src/AES_encrypt.cpp:52]   --->   Operation 71 'read' 'in_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.99ns)   --->   "%xor_ln52_7 = xor i8 %in_10_read, i8 %xor_ln52_6" [../src/AES_encrypt.cpp:52]   --->   Operation 72 'xor' 'xor_ln52_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_11" [../src/AES_encrypt.cpp:52]   --->   Operation 73 'read' 'in_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.99ns)   --->   "%xor_ln52_8 = xor i8 %in_11_read, i8 %xor_ln52_7" [../src/AES_encrypt.cpp:52]   --->   Operation 74 'xor' 'xor_ln52_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_8)   --->   "%shl_ln68_8 = shl i8 %xor_ln52_6, i8 1" [../src/AES_common.cpp:68]   --->   Operation 75 'shl' 'shl_ln68_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_8)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_6, i32 7" [../src/AES_common.cpp:68]   --->   Operation 76 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_8)   --->   "%select_ln55_2 = select i1 %tmp_8, i8 27, i8 0" [../src/AES_encrypt.cpp:55]   --->   Operation 77 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_8)   --->   "%xor_ln55_6 = xor i8 %in_8_read, i8 %shl_ln68_8" [../src/AES_encrypt.cpp:55]   --->   Operation 78 'xor' 'xor_ln55_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_8)   --->   "%xor_ln55_7 = xor i8 %select_ln55_2, i8 %xor_ln52_8" [../src/AES_encrypt.cpp:55]   --->   Operation 79 'xor' 'xor_ln55_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln55_8 = xor i8 %xor_ln55_7, i8 %xor_ln55_6" [../src/AES_encrypt.cpp:55]   --->   Operation 80 'xor' 'xor_ln55_8' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln57_2 = xor i8 %in_10_read, i8 %in_9_read" [../src/AES_encrypt.cpp:57]   --->   Operation 81 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_8)   --->   "%shl_ln68_9 = shl i8 %xor_ln57_2, i8 1" [../src/AES_common.cpp:68]   --->   Operation 82 'shl' 'shl_ln68_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_8)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_2, i32 7" [../src/AES_common.cpp:68]   --->   Operation 83 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_8)   --->   "%select_ln59_2 = select i1 %tmp_9, i8 27, i8 0" [../src/AES_encrypt.cpp:59]   --->   Operation 84 'select' 'select_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_8)   --->   "%xor_ln59_6 = xor i8 %in_9_read, i8 %shl_ln68_9" [../src/AES_encrypt.cpp:59]   --->   Operation 85 'xor' 'xor_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_8)   --->   "%xor_ln59_7 = xor i8 %select_ln59_2, i8 %xor_ln52_8" [../src/AES_encrypt.cpp:59]   --->   Operation 86 'xor' 'xor_ln59_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln59_8 = xor i8 %xor_ln59_7, i8 %xor_ln59_6" [../src/AES_encrypt.cpp:59]   --->   Operation 87 'xor' 'xor_ln59_8' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln61_2 = xor i8 %in_11_read, i8 %in_10_read" [../src/AES_encrypt.cpp:61]   --->   Operation 88 'xor' 'xor_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_8)   --->   "%shl_ln68_10 = shl i8 %xor_ln61_2, i8 1" [../src/AES_common.cpp:68]   --->   Operation 89 'shl' 'shl_ln68_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_8)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_2, i32 7" [../src/AES_common.cpp:68]   --->   Operation 90 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_8)   --->   "%select_ln63_2 = select i1 %tmp_10, i8 27, i8 0" [../src/AES_encrypt.cpp:63]   --->   Operation 91 'select' 'select_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_8)   --->   "%xor_ln63_6 = xor i8 %in_11_read, i8 %xor_ln52_6" [../src/AES_encrypt.cpp:63]   --->   Operation 92 'xor' 'xor_ln63_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_8)   --->   "%xor_ln63_7 = xor i8 %shl_ln68_10, i8 %select_ln63_2" [../src/AES_encrypt.cpp:63]   --->   Operation 93 'xor' 'xor_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln63_8 = xor i8 %xor_ln63_7, i8 %xor_ln63_6" [../src/AES_encrypt.cpp:63]   --->   Operation 94 'xor' 'xor_ln63_8' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln65_2 = xor i8 %in_11_read, i8 %in_8_read" [../src/AES_encrypt.cpp:65]   --->   Operation 95 'xor' 'xor_ln65_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_5)   --->   "%shl_ln68_11 = shl i8 %xor_ln65_2, i8 1" [../src/AES_common.cpp:68]   --->   Operation 96 'shl' 'shl_ln68_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_5)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_2, i32 7" [../src/AES_common.cpp:68]   --->   Operation 97 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_5)   --->   "%select_ln67_2 = select i1 %tmp_11, i8 27, i8 0" [../src/AES_encrypt.cpp:67]   --->   Operation 98 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_5)   --->   "%xor_ln67_4 = xor i8 %xor_ln52_7, i8 %select_ln67_2" [../src/AES_encrypt.cpp:67]   --->   Operation 99 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln67_5 = xor i8 %xor_ln67_4, i8 %shl_ln68_11" [../src/AES_encrypt.cpp:67]   --->   Operation 100 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_12" [../src/AES_encrypt.cpp:51]   --->   Operation 101 'read' 'in_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_13" [../src/AES_encrypt.cpp:52]   --->   Operation 102 'read' 'in_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.99ns)   --->   "%xor_ln52_9 = xor i8 %in_13_read, i8 %in_12_read" [../src/AES_encrypt.cpp:52]   --->   Operation 103 'xor' 'xor_ln52_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_14" [../src/AES_encrypt.cpp:52]   --->   Operation 104 'read' 'in_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.99ns)   --->   "%xor_ln52_10 = xor i8 %in_14_read, i8 %xor_ln52_9" [../src/AES_encrypt.cpp:52]   --->   Operation 105 'xor' 'xor_ln52_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_15" [../src/AES_encrypt.cpp:52]   --->   Operation 106 'read' 'in_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.99ns)   --->   "%xor_ln52_11 = xor i8 %in_15_read, i8 %xor_ln52_10" [../src/AES_encrypt.cpp:52]   --->   Operation 107 'xor' 'xor_ln52_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_11)   --->   "%shl_ln68_12 = shl i8 %xor_ln52_9, i8 1" [../src/AES_common.cpp:68]   --->   Operation 108 'shl' 'shl_ln68_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_11)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_9, i32 7" [../src/AES_common.cpp:68]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_11)   --->   "%select_ln55_3 = select i1 %tmp_12, i8 27, i8 0" [../src/AES_encrypt.cpp:55]   --->   Operation 110 'select' 'select_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_11)   --->   "%xor_ln55_9 = xor i8 %in_12_read, i8 %shl_ln68_12" [../src/AES_encrypt.cpp:55]   --->   Operation 111 'xor' 'xor_ln55_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln55_11)   --->   "%xor_ln55_10 = xor i8 %select_ln55_3, i8 %xor_ln52_11" [../src/AES_encrypt.cpp:55]   --->   Operation 112 'xor' 'xor_ln55_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln55_11 = xor i8 %xor_ln55_10, i8 %xor_ln55_9" [../src/AES_encrypt.cpp:55]   --->   Operation 113 'xor' 'xor_ln55_11' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.99ns)   --->   "%xor_ln57_3 = xor i8 %in_14_read, i8 %in_13_read" [../src/AES_encrypt.cpp:57]   --->   Operation 114 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_11)   --->   "%shl_ln68_13 = shl i8 %xor_ln57_3, i8 1" [../src/AES_common.cpp:68]   --->   Operation 115 'shl' 'shl_ln68_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_11)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_3, i32 7" [../src/AES_common.cpp:68]   --->   Operation 116 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_11)   --->   "%select_ln59_3 = select i1 %tmp_13, i8 27, i8 0" [../src/AES_encrypt.cpp:59]   --->   Operation 117 'select' 'select_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_11)   --->   "%xor_ln59_9 = xor i8 %in_13_read, i8 %shl_ln68_13" [../src/AES_encrypt.cpp:59]   --->   Operation 118 'xor' 'xor_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_11)   --->   "%xor_ln59_10 = xor i8 %select_ln59_3, i8 %xor_ln52_11" [../src/AES_encrypt.cpp:59]   --->   Operation 119 'xor' 'xor_ln59_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln59_11 = xor i8 %xor_ln59_10, i8 %xor_ln59_9" [../src/AES_encrypt.cpp:59]   --->   Operation 120 'xor' 'xor_ln59_11' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.99ns)   --->   "%xor_ln61_3 = xor i8 %in_15_read, i8 %in_14_read" [../src/AES_encrypt.cpp:61]   --->   Operation 121 'xor' 'xor_ln61_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_11)   --->   "%shl_ln68_14 = shl i8 %xor_ln61_3, i8 1" [../src/AES_common.cpp:68]   --->   Operation 122 'shl' 'shl_ln68_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_11)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_3, i32 7" [../src/AES_common.cpp:68]   --->   Operation 123 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_11)   --->   "%select_ln63_3 = select i1 %tmp_14, i8 27, i8 0" [../src/AES_encrypt.cpp:63]   --->   Operation 124 'select' 'select_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_11)   --->   "%xor_ln63_9 = xor i8 %in_15_read, i8 %xor_ln52_9" [../src/AES_encrypt.cpp:63]   --->   Operation 125 'xor' 'xor_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63_11)   --->   "%xor_ln63_10 = xor i8 %shl_ln68_14, i8 %select_ln63_3" [../src/AES_encrypt.cpp:63]   --->   Operation 126 'xor' 'xor_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln63_11 = xor i8 %xor_ln63_10, i8 %xor_ln63_9" [../src/AES_encrypt.cpp:63]   --->   Operation 127 'xor' 'xor_ln63_11' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.99ns)   --->   "%xor_ln65_3 = xor i8 %in_15_read, i8 %in_12_read" [../src/AES_encrypt.cpp:65]   --->   Operation 128 'xor' 'xor_ln65_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%shl_ln68_15 = shl i8 %xor_ln65_3, i8 1" [../src/AES_common.cpp:68]   --->   Operation 129 'shl' 'shl_ln68_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_3, i32 7" [../src/AES_common.cpp:68]   --->   Operation 130 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%select_ln67_3 = select i1 %tmp_15, i8 27, i8 0" [../src/AES_encrypt.cpp:67]   --->   Operation 131 'select' 'select_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%xor_ln67_6 = xor i8 %xor_ln52_10, i8 %select_ln67_3" [../src/AES_encrypt.cpp:67]   --->   Operation 132 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln67_7 = xor i8 %xor_ln67_6, i8 %shl_ln68_15" [../src/AES_encrypt.cpp:67]   --->   Operation 133 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i8 %xor_ln55_2" [../src/AES_encrypt.cpp:69]   --->   Operation 134 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %xor_ln59_2" [../src/AES_encrypt.cpp:69]   --->   Operation 135 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln63_2" [../src/AES_encrypt.cpp:69]   --->   Operation 136 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln67_1" [../src/AES_encrypt.cpp:69]   --->   Operation 137 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln55_5" [../src/AES_encrypt.cpp:69]   --->   Operation 138 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln59_5" [../src/AES_encrypt.cpp:69]   --->   Operation 139 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln63_5" [../src/AES_encrypt.cpp:69]   --->   Operation 140 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln67_3" [../src/AES_encrypt.cpp:69]   --->   Operation 141 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln55_8" [../src/AES_encrypt.cpp:69]   --->   Operation 142 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln59_8" [../src/AES_encrypt.cpp:69]   --->   Operation 143 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %xor_ln63_8" [../src/AES_encrypt.cpp:69]   --->   Operation 144 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %xor_ln67_5" [../src/AES_encrypt.cpp:69]   --->   Operation 145 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln55_11" [../src/AES_encrypt.cpp:69]   --->   Operation 146 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln59_11" [../src/AES_encrypt.cpp:69]   --->   Operation 147 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln63_11" [../src/AES_encrypt.cpp:69]   --->   Operation 148 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln67_7" [../src/AES_encrypt.cpp:69]   --->   Operation 149 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i128 %mrv_14" [../src/AES_encrypt.cpp:69]   --->   Operation 150 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.16ns
The critical path consists of the following:
	wire read on port 'in_0' (../src/AES_encrypt.cpp:51) [17]  (0 ns)
	'xor' operation ('xor_ln52', ../src/AES_encrypt.cpp:52) [19]  (0.99 ns)
	'xor' operation ('xor_ln52_1', ../src/AES_encrypt.cpp:52) [21]  (0.99 ns)
	'xor' operation ('xor_ln52_2', ../src/AES_encrypt.cpp:52) [23]  (0.99 ns)
	'xor' operation ('xor_ln55_1', ../src/AES_encrypt.cpp:55) [28]  (0 ns)
	'xor' operation ('out[0]', ../src/AES_encrypt.cpp:55) [29]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
