<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › mmu-hash64.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mmu-hash64.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_POWERPC_MMU_HASH64_H_</span>
<span class="cp">#define _ASM_POWERPC_MMU_HASH64_H_</span>
<span class="cm">/*</span>
<span class="cm"> * PowerPC64 memory management structures</span>
<span class="cm"> *</span>
<span class="cm"> * Dave Engebretsen &amp; Mike Corrigan &lt;{engebret|mikejc}@us.ibm.com&gt;</span>
<span class="cm"> *   PPC64 rework.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/asm-compat.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Segment table</span>
<span class="cm"> */</span>

<span class="cp">#define STE_ESID_V	0x80</span>
<span class="cp">#define STE_ESID_KS	0x20</span>
<span class="cp">#define STE_ESID_KP	0x10</span>
<span class="cp">#define STE_ESID_N	0x08</span>

<span class="cp">#define STE_VSID_SHIFT	12</span>

<span class="cm">/* Location of cpu0&#39;s segment table */</span>
<span class="cp">#define STAB0_PAGE	0x8</span>
<span class="cp">#define STAB0_OFFSET	(STAB0_PAGE &lt;&lt; 12)</span>
<span class="cp">#define STAB0_PHYS_ADDR	(STAB0_OFFSET + PHYSICAL_START)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">extern</span> <span class="kt">char</span> <span class="n">initial_stab</span><span class="p">[];</span>
<span class="cp">#endif </span><span class="cm">/* ! __ASSEMBLY */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * SLB</span>
<span class="cm"> */</span>

<span class="cp">#define SLB_NUM_BOLTED		3</span>
<span class="cp">#define SLB_CACHE_ENTRIES	8</span>
<span class="cp">#define SLB_MIN_SIZE		32</span>

<span class="cm">/* Bits in the SLB ESID word */</span>
<span class="cp">#define SLB_ESID_V		ASM_CONST(0x0000000008000000) </span><span class="cm">/* valid */</span><span class="cp"></span>

<span class="cm">/* Bits in the SLB VSID word */</span>
<span class="cp">#define SLB_VSID_SHIFT		12</span>
<span class="cp">#define SLB_VSID_SHIFT_1T	24</span>
<span class="cp">#define SLB_VSID_SSIZE_SHIFT	62</span>
<span class="cp">#define SLB_VSID_B		ASM_CONST(0xc000000000000000)</span>
<span class="cp">#define SLB_VSID_B_256M		ASM_CONST(0x0000000000000000)</span>
<span class="cp">#define SLB_VSID_B_1T		ASM_CONST(0x4000000000000000)</span>
<span class="cp">#define SLB_VSID_KS		ASM_CONST(0x0000000000000800)</span>
<span class="cp">#define SLB_VSID_KP		ASM_CONST(0x0000000000000400)</span>
<span class="cp">#define SLB_VSID_N		ASM_CONST(0x0000000000000200) </span><span class="cm">/* no-execute */</span><span class="cp"></span>
<span class="cp">#define SLB_VSID_L		ASM_CONST(0x0000000000000100)</span>
<span class="cp">#define SLB_VSID_C		ASM_CONST(0x0000000000000080) </span><span class="cm">/* class */</span><span class="cp"></span>
<span class="cp">#define SLB_VSID_LP		ASM_CONST(0x0000000000000030)</span>
<span class="cp">#define SLB_VSID_LP_00		ASM_CONST(0x0000000000000000)</span>
<span class="cp">#define SLB_VSID_LP_01		ASM_CONST(0x0000000000000010)</span>
<span class="cp">#define SLB_VSID_LP_10		ASM_CONST(0x0000000000000020)</span>
<span class="cp">#define SLB_VSID_LP_11		ASM_CONST(0x0000000000000030)</span>
<span class="cp">#define SLB_VSID_LLP		(SLB_VSID_L|SLB_VSID_LP)</span>

<span class="cp">#define SLB_VSID_KERNEL		(SLB_VSID_KP)</span>
<span class="cp">#define SLB_VSID_USER		(SLB_VSID_KP|SLB_VSID_KS|SLB_VSID_C)</span>

<span class="cp">#define SLBIE_C			(0x08000000)</span>
<span class="cp">#define SLBIE_SSIZE_SHIFT	25</span>

<span class="cm">/*</span>
<span class="cm"> * Hash table</span>
<span class="cm"> */</span>

<span class="cp">#define HPTES_PER_GROUP 8</span>

<span class="cp">#define HPTE_V_SSIZE_SHIFT	62</span>
<span class="cp">#define HPTE_V_AVPN_SHIFT	7</span>
<span class="cp">#define HPTE_V_AVPN		ASM_CONST(0x3fffffffffffff80)</span>
<span class="cp">#define HPTE_V_AVPN_VAL(x)	(((x) &amp; HPTE_V_AVPN) &gt;&gt; HPTE_V_AVPN_SHIFT)</span>
<span class="cp">#define HPTE_V_COMPARE(x,y)	(!(((x) ^ (y)) &amp; 0xffffffffffffff80UL))</span>
<span class="cp">#define HPTE_V_BOLTED		ASM_CONST(0x0000000000000010)</span>
<span class="cp">#define HPTE_V_LOCK		ASM_CONST(0x0000000000000008)</span>
<span class="cp">#define HPTE_V_LARGE		ASM_CONST(0x0000000000000004)</span>
<span class="cp">#define HPTE_V_SECONDARY	ASM_CONST(0x0000000000000002)</span>
<span class="cp">#define HPTE_V_VALID		ASM_CONST(0x0000000000000001)</span>

<span class="cp">#define HPTE_R_PP0		ASM_CONST(0x8000000000000000)</span>
<span class="cp">#define HPTE_R_TS		ASM_CONST(0x4000000000000000)</span>
<span class="cp">#define HPTE_R_KEY_HI		ASM_CONST(0x3000000000000000)</span>
<span class="cp">#define HPTE_R_RPN_SHIFT	12</span>
<span class="cp">#define HPTE_R_RPN		ASM_CONST(0x0ffffffffffff000)</span>
<span class="cp">#define HPTE_R_PP		ASM_CONST(0x0000000000000003)</span>
<span class="cp">#define HPTE_R_N		ASM_CONST(0x0000000000000004)</span>
<span class="cp">#define HPTE_R_G		ASM_CONST(0x0000000000000008)</span>
<span class="cp">#define HPTE_R_M		ASM_CONST(0x0000000000000010)</span>
<span class="cp">#define HPTE_R_I		ASM_CONST(0x0000000000000020)</span>
<span class="cp">#define HPTE_R_W		ASM_CONST(0x0000000000000040)</span>
<span class="cp">#define HPTE_R_WIMG		ASM_CONST(0x0000000000000078)</span>
<span class="cp">#define HPTE_R_C		ASM_CONST(0x0000000000000080)</span>
<span class="cp">#define HPTE_R_R		ASM_CONST(0x0000000000000100)</span>
<span class="cp">#define HPTE_R_KEY_LO		ASM_CONST(0x0000000000000e00)</span>

<span class="cp">#define HPTE_V_1TB_SEG		ASM_CONST(0x4000000000000000)</span>
<span class="cp">#define HPTE_V_VRMA_MASK	ASM_CONST(0x4001ffffff000000)</span>

<span class="cm">/* Values for PP (assumes Ks=0, Kp=1) */</span>
<span class="cp">#define PP_RWXX	0	</span><span class="cm">/* Supervisor read/write, User none */</span><span class="cp"></span>
<span class="cp">#define PP_RWRX 1	</span><span class="cm">/* Supervisor read/write, User read */</span><span class="cp"></span>
<span class="cp">#define PP_RWRW 2	</span><span class="cm">/* Supervisor read/write, User read/write */</span><span class="cp"></span>
<span class="cp">#define PP_RXRX 3	</span><span class="cm">/* Supervisor read,       User read */</span><span class="cp"></span>
<span class="cp">#define PP_RXXX	(HPTE_R_PP0 | 2)	</span><span class="cm">/* Supervisor read, user none */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">struct</span> <span class="n">hash_pte</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">hash_pte</span> <span class="o">*</span><span class="n">htab_address</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">htab_size_bytes</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">htab_hash_mask</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Page size definition</span>
<span class="cm"> *</span>
<span class="cm"> *    shift : is the &quot;PAGE_SHIFT&quot; value for that page size</span>
<span class="cm"> *    sllp  : is a bit mask with the value of SLB L || LP to be or&#39;ed</span>
<span class="cm"> *            directly to a slbmte &quot;vsid&quot; value</span>
<span class="cm"> *    penc  : is the HPTE encoding mask for the &quot;LP&quot; field:</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">mmu_psize_def</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">shift</span><span class="p">;</span>	<span class="cm">/* number of bits */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">penc</span><span class="p">;</span>	<span class="cm">/* HPTE encoding */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">tlbiel</span><span class="p">;</span>	<span class="cm">/* tlbiel supported for that page size */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">avpnm</span><span class="p">;</span>	<span class="cm">/* bits to mask out in AVPN in the HPTE */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">sllp</span><span class="p">;</span>	<span class="cm">/* SLB L||LP (exact mask to use in slbmte) */</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Segment sizes.</span>
<span class="cm"> * These are the values used by hardware in the B field of</span>
<span class="cm"> * SLB entries and the first dword of MMU hashtable entries.</span>
<span class="cm"> * The B field is 2 bits; the values 2 and 3 are unused and reserved.</span>
<span class="cm"> */</span>
<span class="cp">#define MMU_SEGSIZE_256M	0</span>
<span class="cp">#define MMU_SEGSIZE_1T		1</span>


<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cm">/*</span>
<span class="cm"> * The current system page and segment sizes</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">mmu_psize_def</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">MMU_PAGE_COUNT</span><span class="p">];</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_linear_psize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_virtual_psize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_vmalloc_psize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_vmemmap_psize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_io_psize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_kernel_ssize</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_highuser_ssize</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">mmu_slb_size</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tce_alloc_start</span><span class="p">,</span> <span class="n">tce_alloc_end</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * If the processor supports 64k normal pages but not 64k cache</span>
<span class="cm"> * inhibited pages, we have to be prepared to switch processes</span>
<span class="cm"> * to use 4k pages when they create cache-inhibited mappings.</span>
<span class="cm"> * If this is the case, mmu_ci_restrictions will be set to 1.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mmu_ci_restrictions</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * This function sets the AVPN and L fields of the HPTE  appropriately</span>
<span class="cm"> * for the page size</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpte_encode_v</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">,</span> <span class="kt">int</span> <span class="n">psize</span><span class="p">,</span>
					  <span class="kt">int</span> <span class="n">ssize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="n">va</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">].</span><span class="n">avpnm</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&lt;&lt;=</span> <span class="n">HPTE_V_AVPN_SHIFT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">psize</span> <span class="o">!=</span> <span class="n">MMU_PAGE_4K</span><span class="p">)</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">HPTE_V_LARGE</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">ssize</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">HPTE_V_SSIZE_SHIFT</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function sets the ARPN, and LP fields of the HPTE appropriately</span>
<span class="cm"> * for the page size. We assume the pa is already &quot;clean&quot; that is properly</span>
<span class="cm"> * aligned for the requested page size</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpte_encode_r</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pa</span><span class="p">,</span> <span class="kt">int</span> <span class="n">psize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* A 4K page needs no special encoding */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">psize</span> <span class="o">==</span> <span class="n">MMU_PAGE_4K</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">pa</span> <span class="o">&amp;</span> <span class="n">HPTE_R_RPN</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">penc</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">].</span><span class="n">penc</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">mmu_psize_defs</span><span class="p">[</span><span class="n">psize</span><span class="p">].</span><span class="n">shift</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">pa</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1ul</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">penc</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Build a VA given VSID, EA and segment size</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt_va</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vsid</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">ssize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssize</span> <span class="o">==</span> <span class="n">MMU_SEGSIZE_256M</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">vsid</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ea</span> <span class="o">&amp;</span> <span class="mh">0xfffffffUL</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">vsid</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ea</span> <span class="o">&amp;</span> <span class="mh">0xffffffffffUL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This hashes a virtual address</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">hpt_hash</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">ssize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hash</span><span class="p">,</span> <span class="n">vsid</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ssize</span> <span class="o">==</span> <span class="n">MMU_SEGSIZE_256M</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hash</span> <span class="o">=</span> <span class="p">(</span><span class="n">va</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">^</span> <span class="p">((</span><span class="n">va</span> <span class="o">&amp;</span> <span class="mh">0x0fffffffUL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vsid</span> <span class="o">=</span> <span class="n">va</span> <span class="o">&gt;&gt;</span> <span class="mi">40</span><span class="p">;</span>
		<span class="n">hash</span> <span class="o">=</span> <span class="n">vsid</span> <span class="o">^</span> <span class="p">(</span><span class="n">vsid</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">^</span> <span class="p">((</span><span class="n">va</span> <span class="o">&amp;</span> <span class="mh">0xffffffffffUL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">hash</span> <span class="o">&amp;</span> <span class="mh">0x7fffffffffUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">__hash_page_4K</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">access</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vsid</span><span class="p">,</span> <span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trap</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">local</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">subpage_prot</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">__hash_page_64K</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">access</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vsid</span><span class="p">,</span> <span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trap</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">local</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">mm_struct</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hash_page_do_lazy_icache</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pp</span><span class="p">,</span> <span class="n">pte_t</span> <span class="n">pte</span><span class="p">,</span> <span class="kt">int</span> <span class="n">trap</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">hash_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">access</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trap</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">__hash_page_huge</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">access</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vsid</span><span class="p">,</span>
		     <span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">local</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmu_psize</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">hash_failure_debug</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">access</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vsid</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">trap</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">ssize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">psize</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pte</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">htab_bolt_mapping</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vstart</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vend</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pstart</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prot</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">psize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">add_gpage</span><span class="p">(</span><span class="n">u64</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u64</span> <span class="n">page_size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">number_of_pages</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">demote_segment_4k</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">hpte_init_native</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">hpte_init_lpar</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">hpte_init_beat</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">hpte_init_beat_v3</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">stabs_alloc</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_initialize</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_flush_and_rebolt</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">stab_initialize</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">stab</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_vmalloc_update</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">slb_set_size</span><span class="p">(</span><span class="n">u16</span> <span class="n">size</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * VSID allocation</span>
<span class="cm"> *</span>
<span class="cm"> * We first generate a 36-bit &quot;proto-VSID&quot;.  For kernel addresses this</span>
<span class="cm"> * is equal to the ESID, for user addresses it is:</span>
<span class="cm"> *	(context &lt;&lt; 15) | (esid &amp; 0x7fff)</span>
<span class="cm"> *</span>
<span class="cm"> * The two forms are distinguishable because the top bit is 0 for user</span>
<span class="cm"> * addresses, whereas the top two bits are 1 for kernel addresses.</span>
<span class="cm"> * Proto-VSIDs with the top two bits equal to 0b10 are reserved for</span>
<span class="cm"> * now.</span>
<span class="cm"> *</span>
<span class="cm"> * The proto-VSIDs are then scrambled into real VSIDs with the</span>
<span class="cm"> * multiplicative hash:</span>
<span class="cm"> *</span>
<span class="cm"> *	VSID = (proto-VSID * VSID_MULTIPLIER) % VSID_MODULUS</span>
<span class="cm"> *	where	VSID_MULTIPLIER = 268435399 = 0xFFFFFC7</span>
<span class="cm"> *		VSID_MODULUS = 2^36-1 = 0xFFFFFFFFF</span>
<span class="cm"> *</span>
<span class="cm"> * This scramble is only well defined for proto-VSIDs below</span>
<span class="cm"> * 0xFFFFFFFFF, so both proto-VSID and actual VSID 0xFFFFFFFFF are</span>
<span class="cm"> * reserved.  VSID_MULTIPLIER is prime, so in particular it is</span>
<span class="cm"> * co-prime to VSID_MODULUS, making this a 1:1 scrambling function.</span>
<span class="cm"> * Because the modulus is 2^n-1 we can compute it efficiently without</span>
<span class="cm"> * a divide or extra multiply (see below).</span>
<span class="cm"> *</span>
<span class="cm"> * This scheme has several advantages over older methods:</span>
<span class="cm"> *</span>
<span class="cm"> * 	- We have VSIDs allocated for every kernel address</span>
<span class="cm"> * (i.e. everything above 0xC000000000000000), except the very top</span>
<span class="cm"> * segment, which simplifies several things.</span>
<span class="cm"> *</span>
<span class="cm"> *	- We allow for 16 significant bits of ESID and 19 bits of</span>
<span class="cm"> * context for user addresses.  i.e. 16T (44 bits) of address space for</span>
<span class="cm"> * up to half a million contexts.</span>
<span class="cm"> *</span>
<span class="cm"> * 	- The scramble function gives robust scattering in the hash</span>
<span class="cm"> * table (at least based on some initial results).  The previous</span>
<span class="cm"> * method was more susceptible to pathological cases giving excessive</span>
<span class="cm"> * hash collisions.</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * WARNING - If you change these you must make sure the asm</span>
<span class="cm"> * implementations in slb_allocate (slb_low.S), do_stab_bolted</span>
<span class="cm"> * (head.S) and ASM_VSID_SCRAMBLE (below) are changed accordingly.</span>
<span class="cm"> */</span>

<span class="cp">#define VSID_MULTIPLIER_256M	ASM_CONST(200730139)	</span><span class="cm">/* 28-bit prime */</span><span class="cp"></span>
<span class="cp">#define VSID_BITS_256M		36</span>
<span class="cp">#define VSID_MODULUS_256M	((1UL&lt;&lt;VSID_BITS_256M)-1)</span>

<span class="cp">#define VSID_MULTIPLIER_1T	ASM_CONST(12538073)	</span><span class="cm">/* 24-bit prime */</span><span class="cp"></span>
<span class="cp">#define VSID_BITS_1T		24</span>
<span class="cp">#define VSID_MODULUS_1T		((1UL&lt;&lt;VSID_BITS_1T)-1)</span>

<span class="cp">#define CONTEXT_BITS		19</span>
<span class="cp">#define USER_ESID_BITS		16</span>
<span class="cp">#define USER_ESID_BITS_1T	4</span>

<span class="cp">#define USER_VSID_RANGE	(1UL &lt;&lt; (USER_ESID_BITS + SID_SHIFT))</span>

<span class="cm">/*</span>
<span class="cm"> * This macro generates asm code to compute the VSID scramble</span>
<span class="cm"> * function.  Used in slb_allocate() and do_stab_bolted.  The function</span>
<span class="cm"> * computed is: (protovsid*VSID_MULTIPLIER) % VSID_MODULUS</span>
<span class="cm"> *</span>
<span class="cm"> *	rt = register continaing the proto-VSID and into which the</span>
<span class="cm"> *		VSID will be stored</span>
<span class="cm"> *	rx = scratch register (clobbered)</span>
<span class="cm"> *</span>
<span class="cm"> * 	- rt and rx must be different registers</span>
<span class="cm"> * 	- The answer will end up in the low VSID_BITS bits of rt.  The higher</span>
<span class="cm"> * 	  bits may contain other garbage, so you may need to mask the</span>
<span class="cm"> * 	  result.</span>
<span class="cm"> */</span>
<span class="cp">#define ASM_VSID_SCRAMBLE(rt, rx, size)					\</span>
<span class="cp">	lis	rx,VSID_MULTIPLIER_##size@h;				\</span>
<span class="cp">	ori	rx,rx,VSID_MULTIPLIER_##size@l;				\</span>
<span class="cp">	mulld	rt,rt,rx;		</span><span class="cm">/* rt = rt * MULTIPLIER */</span><span class="cp">	\</span>
<span class="cp">									\</span>
<span class="cp">	srdi	rx,rt,VSID_BITS_##size;					\</span>
<span class="cp">	clrldi	rt,rt,(64-VSID_BITS_##size);				\</span>
<span class="cp">	add	rt,rt,rx;		</span><span class="cm">/* add high and low bits */</span><span class="cp">	\</span>
<span class="cp">	</span><span class="cm">/* Now, r3 == VSID (mod 2^36-1), and lies between 0 and		\</span>
<span class="cm">	 * 2^36-1+2^28-1.  That in particular means that if r3 &gt;=	\</span>
<span class="cm">	 * 2^36-1, then r3+1 has the 2^36 bit set.  So, if r3+1 has	\</span>
<span class="cm">	 * the bit clear, r3 already has the answer we want, if it	\</span>
<span class="cm">	 * doesn&#39;t, the answer is the low 36 bits of r3+1.  So in all	\</span>
<span class="cm">	 * cases the answer is the low 36 bits of (r3 + ((r3+1) &gt;&gt; 36))*/</span><span class="cp">\</span>
<span class="cp">	addi	rx,rt,1;						\</span>
<span class="cp">	srdi	rx,rx,VSID_BITS_##size;	</span><span class="cm">/* extract 2^VSID_BITS bit */</span><span class="cp">	\</span>
<span class="cp">	add	rt,rt,rx</span>


<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#ifdef CONFIG_PPC_SUBPAGE_PROT</span>
<span class="cm">/*</span>
<span class="cm"> * For the sub-page protection option, we extend the PGD with one of</span>
<span class="cm"> * these.  Basically we have a 3-level tree, with the top level being</span>
<span class="cm"> * the protptrs array.  To optimize speed and memory consumption when</span>
<span class="cm"> * only addresses &lt; 4GB are being protected, pointers to the first</span>
<span class="cm"> * four pages of sub-page protection words are stored in the low_prot</span>
<span class="cm"> * array.</span>
<span class="cm"> * Each page of sub-page protection words protects 1GB (4 bytes</span>
<span class="cm"> * protects 64k).  For the 3-level tree, each page of pointers then</span>
<span class="cm"> * protects 8TB.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">subpage_prot_table</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">maxaddr</span><span class="p">;</span>	<span class="cm">/* only addresses &lt; this are protected */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">**</span><span class="n">protptrs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">low_prot</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define SBP_L1_BITS		(PAGE_SHIFT - 2)</span>
<span class="cp">#define SBP_L2_BITS		(PAGE_SHIFT - 3)</span>
<span class="cp">#define SBP_L1_COUNT		(1 &lt;&lt; SBP_L1_BITS)</span>
<span class="cp">#define SBP_L2_COUNT		(1 &lt;&lt; SBP_L2_BITS)</span>
<span class="cp">#define SBP_L2_SHIFT		(PAGE_SHIFT + SBP_L1_BITS)</span>
<span class="cp">#define SBP_L3_SHIFT		(SBP_L2_SHIFT + SBP_L2_BITS)</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">subpage_prot_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">subpage_prot_init_new_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">subpage_prot_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">subpage_prot_init_new_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_SUBPAGE_PROT */</span><span class="cp"></span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mm_context_id_t</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">spinlock</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">mm_context_id_t</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">user_psize</span><span class="p">;</span>		<span class="cm">/* page size index */</span>

<span class="cp">#ifdef CONFIG_PPC_MM_SLICES</span>
	<span class="n">u64</span> <span class="n">low_slices_psize</span><span class="p">;</span>	<span class="cm">/* SLB page size encodings */</span>
	<span class="n">u64</span> <span class="n">high_slices_psize</span><span class="p">;</span>  <span class="cm">/* 4 bits per slice for now */</span>
<span class="cp">#else</span>
	<span class="n">u16</span> <span class="n">sllp</span><span class="p">;</span>		<span class="cm">/* SLB page size encoding */</span>
<span class="cp">#endif</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vdso_base</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PPC_SUBPAGE_PROT</span>
	<span class="k">struct</span> <span class="n">subpage_prot_table</span> <span class="n">spt</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_SUBPAGE_PROT */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_PPC_ICSWX</span>
	<span class="k">struct</span> <span class="n">spinlock</span> <span class="o">*</span><span class="n">cop_lockp</span><span class="p">;</span> <span class="cm">/* guard acop and cop_pid */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acop</span><span class="p">;</span>	<span class="cm">/* mask of enabled coprocessor types */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cop_pid</span><span class="p">;</span>	<span class="cm">/* pid value used with coprocessors */</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_ICSWX */</span><span class="cp"></span>
<span class="p">}</span> <span class="n">mm_context_t</span><span class="p">;</span>


<span class="cp">#if 0</span><span class="c"></span>
<span class="c">/*</span>
<span class="c"> * The code below is equivalent to this function for arguments</span>
<span class="c"> * &lt; 2^VSID_BITS, which is all this should ever be called</span>
<span class="c"> * with.  However gcc is not clever enough to compute the</span>
<span class="c"> * modulus (2^n-1) without a second multiply.</span>
<span class="c"> */</span>
<span class="c">#define vsid_scramble(protovsid, size) \</span>
<span class="c">	((((protovsid) * VSID_MULTIPLIER_##size) % VSID_MODULUS_##size))</span>

<span class="cp">#else /* 1 */</span>
<span class="cp">#define vsid_scramble(protovsid, size) \</span>
<span class="cp">	({								 \</span>
<span class="cp">		unsigned long x;					 \</span>
<span class="cp">		x = (protovsid) * VSID_MULTIPLIER_##size;		 \</span>
<span class="cp">		x = (x &gt;&gt; VSID_BITS_##size) + (x &amp; VSID_MODULUS_##size); \</span>
<span class="cp">		(x + ((x+1) &gt;&gt; VSID_BITS_##size)) &amp; VSID_MODULUS_##size; \</span>
<span class="cp">	})</span>
<span class="cp">#endif </span><span class="cm">/* 1 */</span><span class="cp"></span>

<span class="cm">/* This is only valid for addresses &gt;= PAGE_OFFSET */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_kernel_vsid</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ssize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssize</span> <span class="o">==</span> <span class="n">MMU_SEGSIZE_256M</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">vsid_scramble</span><span class="p">(</span><span class="n">ea</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT</span><span class="p">,</span> <span class="mi">256</span><span class="n">M</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">vsid_scramble</span><span class="p">(</span><span class="n">ea</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT_1T</span><span class="p">,</span> <span class="mi">1</span><span class="n">T</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Returns the segment size indicator for a user address */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">user_segment_size</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Use 1T segments if possible for addresses &gt;= 1T */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">SID_SHIFT_1T</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">mmu_highuser_ssize</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">MMU_SEGSIZE_256M</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* This is only valid for user addresses (which are below 2^44) */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_vsid</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">context</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ea</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">ssize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssize</span> <span class="o">==</span> <span class="n">MMU_SEGSIZE_256M</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">vsid_scramble</span><span class="p">((</span><span class="n">context</span> <span class="o">&lt;&lt;</span> <span class="n">USER_ESID_BITS</span><span class="p">)</span>
				     <span class="o">|</span> <span class="p">(</span><span class="n">ea</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT</span><span class="p">),</span> <span class="mi">256</span><span class="n">M</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">vsid_scramble</span><span class="p">((</span><span class="n">context</span> <span class="o">&lt;&lt;</span> <span class="n">USER_ESID_BITS_1T</span><span class="p">)</span>
			     <span class="o">|</span> <span class="p">(</span><span class="n">ea</span> <span class="o">&gt;&gt;</span> <span class="n">SID_SHIFT_1T</span><span class="p">),</span> <span class="mi">1</span><span class="n">T</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_MMU_HASH64_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
