<stg><name>Crypto1_Pipeline_VITIS_LOOP_342_614</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:1 %add_ln302_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln302

]]></Node>
<StgValue><ssdm name="add_ln302_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %select_ln291_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln291_6

]]></Node>
<StgValue><ssdm name="select_ln291_6_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %tmp_281_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_281_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body680.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body680.1:0 %l_7 = load i7 %l

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body680.1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body680.1:2 %icmp_ln342 = icmp_eq  i7 %l_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln342"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body680.1:3 %add_ln342 = add i7 %l_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body680.1:4 %br_ln342 = br i1 %icmp_ln342, void %for.body680.1.split, void %for.inc715.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.body680.1.split:0 %l_14_cast92 = zext i7 %l_7

]]></Node>
<StgValue><ssdm name="l_14_cast92"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="7">
<![CDATA[
for.body680.1.split:1 %empty = trunc i7 %l_7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body680.1.split:14 %trunc_ln342_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l_7, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln342_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:15 %OutputIndex_addr = getelementptr i6 %OutputIndex, i64 0, i64 %l_14_cast92

]]></Node>
<StgValue><ssdm name="OutputIndex_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6">
<![CDATA[
for.body680.1.split:16 %OutputIndex_load = load i6 %OutputIndex_addr

]]></Node>
<StgValue><ssdm name="OutputIndex_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body680.1.split:29 %br_ln344 = br i1 %select_ln291_6_read, void %if.else698.1, void %if.then683.1

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
<literal name="select_ln291_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.else698.1:0 %switch_ln347 = switch i3 %trunc_ln342_1, void %arrayidx71021.1.case.7, i3 0, void %arrayidx71021.1.case.0, i3 1, void %arrayidx71021.1.case.1, i3 2, void %arrayidx71021.1.case.2, i3 3, void %arrayidx71021.1.case.3, i3 4, void %arrayidx71021.1.case.4, i3 5, void %arrayidx71021.1.case.5, i3 6, void %arrayidx71021.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln347"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
<literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then683.1:14 %switch_ln345 = switch i3 %trunc_ln342_1, void %arrayidx69724.1.case.7, i3 0, void %arrayidx69724.1.case.0, i3 1, void %arrayidx69724.1.case.1, i3 2, void %arrayidx69724.1.case.2, i3 3, void %arrayidx69724.1.case.3, i3 4, void %arrayidx69724.1.case.4, i3 5, void %arrayidx69724.1.case.5, i3 6, void %arrayidx69724.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln345"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc712.1:0 %store_ln342 = store i7 %add_ln342, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc712.1:1 %br_ln342 = br void %for.body680.1

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6">
<![CDATA[
for.body680.1.split:16 %OutputIndex_load = load i6 %OutputIndex_addr

]]></Node>
<StgValue><ssdm name="OutputIndex_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="6">
<![CDATA[
for.body680.1.split:17 %trunc_ln347 = trunc i6 %OutputIndex_load

]]></Node>
<StgValue><ssdm name="trunc_ln347"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body680.1.split:18 %lshr_ln347_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %OutputIndex_load, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln347_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
for.body680.1.split:19 %zext_ln347_1 = zext i4 %lshr_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln347_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:20 %NTTData_addr = getelementptr i32 %NTTData, i64 0, i64 %zext_ln347_1

]]></Node>
<StgValue><ssdm name="NTTData_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:21 %NTTData_1_addr = getelementptr i32 %NTTData_1, i64 0, i64 %zext_ln347_1

]]></Node>
<StgValue><ssdm name="NTTData_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:22 %NTTData_2_addr = getelementptr i32 %NTTData_2, i64 0, i64 %zext_ln347_1

]]></Node>
<StgValue><ssdm name="NTTData_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:23 %NTTData_3_addr = getelementptr i32 %NTTData_3, i64 0, i64 %zext_ln347_1

]]></Node>
<StgValue><ssdm name="NTTData_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:24 %NTTData_load = load i4 %NTTData_addr

]]></Node>
<StgValue><ssdm name="NTTData_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:25 %NTTData_1_load = load i4 %NTTData_1_addr

]]></Node>
<StgValue><ssdm name="NTTData_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:26 %NTTData_2_load = load i4 %NTTData_2_addr

]]></Node>
<StgValue><ssdm name="NTTData_2_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:27 %NTTData_3_load = load i4 %NTTData_3_addr

]]></Node>
<StgValue><ssdm name="NTTData_3_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:0 %ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_14_cast92

]]></Node>
<StgValue><ssdm name="ReadAddr_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="6">
<![CDATA[
if.then683.1:1 %ReadAddr_load = load i6 %ReadAddr_addr

]]></Node>
<StgValue><ssdm name="ReadAddr_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:24 %NTTData_load = load i4 %NTTData_addr

]]></Node>
<StgValue><ssdm name="NTTData_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:25 %NTTData_1_load = load i4 %NTTData_1_addr

]]></Node>
<StgValue><ssdm name="NTTData_1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:26 %NTTData_2_load = load i4 %NTTData_2_addr

]]></Node>
<StgValue><ssdm name="NTTData_2_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
for.body680.1.split:27 %NTTData_3_load = load i4 %NTTData_3_addr

]]></Node>
<StgValue><ssdm name="NTTData_3_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body680.1.split:28 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %NTTData_load, i32 %NTTData_1_load, i32 %NTTData_2_load, i32 %NTTData_3_load, i2 %trunc_ln347

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.6:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.5:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.4:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.3:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.2:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.1:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.0:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.case.7:1 %br_ln347 = br void %arrayidx71021.1.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="6">
<![CDATA[
if.then683.1:1 %ReadAddr_load = load i6 %ReadAddr_addr

]]></Node>
<StgValue><ssdm name="ReadAddr_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="42">
<![CDATA[
if.then683.1:2 %trunc_ln345 = trunc i42 %add_ln302_read

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then683.1:3 %add_ln345 = add i10 %trunc_ln345, i10 %ReadAddr_load

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.6:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.5:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.4:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.3:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.2:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.1:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.0:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.case.7:1 %br_ln345 = br void %arrayidx69724.1.exit

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
for.inc715.1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body680.1.split:2 %speclooptripcount_ln342 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln342"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body680.1.split:3 %specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln342"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body680.1.split:4 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_281_read, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="13">
<![CDATA[
for.body680.1.split:5 %zext_ln347 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:6 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:7 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:8 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:9 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:10 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:11 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:12 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body680.1.split:13 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.6:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.5:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.4:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.3:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.2:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.1:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.0:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
<literal name="trunc_ln342_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx71021.1.case.7:0 %store_ln347 = store i32 %tmp_19, i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71021.1.exit:0 %br_ln0 = br void %for.inc712.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
if.then683.1:4 %tmp_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln345, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="13">
<![CDATA[
if.then683.1:5 %zext_ln345 = zext i13 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:6 %DataRAM_addr_5 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:7 %DataRAM_1_addr_5 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:8 %DataRAM_2_addr_5 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:9 %DataRAM_3_addr_5 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:10 %DataRAM_4_addr_5 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:11 %DataRAM_5_addr_5 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:12 %DataRAM_6_addr_5 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then683.1:13 %DataRAM_7_addr_5 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln345

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.6:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.5:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.4:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.3:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.2:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.1:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.0:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
<literal name="trunc_ln342_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx69724.1.case.7:0 %store_ln345 = store i32 %tmp_19, i13 %DataRAM_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_6_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx69724.1.exit:0 %br_ln346 = br void %for.inc712.1

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
