clock_and_adc_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clock_and_adc/ip/clock_and_adc_clk_wiz_0_0/clock_and_adc_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"incdir="../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"
clock_and_adc_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clock_and_adc/ip/clock_and_adc_clk_wiz_0_0/clock_and_adc_clk_wiz_0_0.v,incdir="$ref_dir/../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"incdir="../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"
clock_and_adc_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/clock_and_adc/ip/clock_and_adc_xadc_wiz_0_0/clock_and_adc_xadc_wiz_0_0.vhd,incdir="$ref_dir/../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"incdir="../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"
clock_and_adc.vhd,vhdl,xil_defaultlib,../../../bd/clock_and_adc/sim/clock_and_adc.vhd,incdir="$ref_dir/../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"incdir="../../../../pwm_gen.srcs/sources_1/bd/clock_and_adc/ipshared/4903"
glbl.v,Verilog,xil_defaultlib,glbl.v
