<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7A">
  <name>Cortex-A9_RTSM</name>
  <internal_name>Cortex-A9</internal_name>
  <series>A</series>

  <cr:register_list xmlns:cr="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7_tz.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="MON" xml:base="Registers/tz_registers.xml">
      <gui_name language="en">MON</gui_name>
      <description language="en">Banked Core Registers In MON mode</description>
      <register name="R13_MON" size="4" access="RW">
        <gui_name language="en">SP_MON</gui_name>
        <device_name type="alternative">SP_MON</device_name>
        <description language="en">Stack Pointer in MON mode</description>
      </register>
      <register name="R14_MON" size="4" access="RW">
        <gui_name language="en">LR_MON</gui_name>
        <device_name type="alternative">LR_MON</device_name>
        <description language="en">Link Register in MON mode</description>
      </register>
      <register name="SPSR_MON" size="4" access="RW">
        <gui_name language="en">SPSR_MON</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,MON=0x16,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7_tz.xml"/>

  </cr:register_list>
  <cr:register_list xmlns:cr="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="System" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">System</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">Main ID</gui_name>
        <alias_name>CP15_MIDR</alias_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <description language="en">Provides identification information for the processor, including an implementer code for the device and a device ID number</description>
        <bitField conditional="false" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number, or major revision, of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates whether the architecture is given in the feature registers</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary_part_number">
          <gui_name language="en">Primary part number</gui_name>
          <description language="en">Indicates the part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the revision number, or minor revision, of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">System Control</gui_name>
        <alias_name>CP15_SCTLR</alias_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <description language="en">Provides the top level control of the system, including its memory system</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception Enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_BANKED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Access Flag Enable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">TEX Remap Enable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField access="RO" conditional="false" enumerationId="E_DISABLED_ENABLED" name="NMFI">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">Nonmaskable FIQ support</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the E bit in the CPSR on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA">
          <gui_name language="en">HA</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Selects the base address of the exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">Multiprocessor Affinity</gui_name>
        <alias_name>CP15_MPIDR</alias_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <description language="en">Provides an additional processor identification mechanism for scheduling purposes in a multiprocessor system</description>
        <bitField conditional="false" enumerationId="E_MULTI_PROCESSOR" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">Multiprocessing Extensions</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="ClusterID">
          <gui_name language="en">ClusterID</gui_name>
          <description language="en">Identifies a Cortex-A9 MPCore processor in a system with more than one Cortex-A9 MPCore processor present</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_MPIDR_CPUID" name="CPUID">
          <gui_name language="en">CPUID</gui_name>
          <description language="en">Indicates the CPU number in the Cortex-A9 MPCore configuration</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">Processor Feature register 0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <description language="en">Provides information about the instruction set state support and programmers model for the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State3">
          <gui_name language="en">State3</gui_name>
          <description language="en">ThumbEE instruction set support</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE2" name="State2">
          <gui_name language="en">State2</gui_name>
          <description language="en">Jazelle extension support</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR0_STATE1" name="State1">
          <gui_name language="en">State1</gui_name>
          <description language="en">Thumb instruction set support</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="State0">
          <gui_name language="en">State0</gui_name>
          <description language="en">ARM instruction set support</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">Processor Feature register 1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <description language="en">Provides information about the instruction set state support and programmers model for the processor</description>
        <bitField conditional="false" enumerationId="CP15_ID_PFR1_MPPM" name="Microcontroller_programmers_model">
          <gui_name language="en">Microcontroller_programmers_model</gui_name>
          <description language="en">Indicates support for microcontroller programmer's model.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_PFR1_SE" name="Security_extensions">
          <gui_name language="en">Security_extensions</gui_name>
          <description language="en">Indicates support for Security Extensions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Programmers_Model">
          <gui_name language="en">Programmers_Model</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer's model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">Debug Feature Register 0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <description language="en">Provides top level information about the debug system for the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Debug_model_M_profile">
          <gui_name language="en">Debug_model_M_profile</gui_name>
          <description language="en">Indicates support for memory-mapped debug model for M profile processors</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Memory_mapped_trace_model">
          <gui_name language="en">Memory_mapped_trace_model</gui_name>
          <description language="en">Indicates support for memory-mapped trace model</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Coprocessor_trace_model">
          <gui_name language="en">Coprocessor_trace_model</gui_name>
          <description language="en">Indicates support for coprocessor-based trace model</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_DFR0_MMDMARP" name="Memory_mapped_debug_model_A_R_profiles">
          <gui_name language="en">Memory_mapped_debug_model_A_and_R_profiles</gui_name>
          <description language="en">Indicates support for memory-mapped debug model, for A and R profile processors</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_DFR0_CSDM" name="Coprocessor_Secure_debug_model">
          <gui_name language="en">Coprocessor_Secure_debug_model</gui_name>
          <description language="en">Indicates support for coprocessor-based Secure debug model</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_DFR0_CDM" name="Coprocessor_debug_model">
          <gui_name language="en">Coprocessor_debug_model</gui_name>
          <description language="en">Indicates support for coprocessor based debug model, for A and R profile processors</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">Auxiliary Feature Register 0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">ID_AFR0</device_name>
        <description language="en">Provides information about the implementation defined features of the processor</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <description language="en">Provides general information about the implemented memory model and memory management support</description>
        <bitField conditional="false" enumerationId="CP15_ID_MMFR0_IS" name="Innermost_shareability">
          <gui_name language="en">Innermost_shareability</gui_name>
          <description language="en">Indicates the innermost shareability domain implemented</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="FCSE_support">
          <gui_name language="en">FCSE_support</gui_name>
          <description language="en">Indicates whether the implementation includes the FCSE</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_ID_MMFR0_AR" name="Auxiliary_registers">
          <gui_name language="en">Auxiliary_registers</gui_name>
          <description language="en">Indicates support for Auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM">
          <gui_name language="en">TCM</gui_name>
          <description language="en">Indicates support for TCM and associated DMA. </description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Outer_shareable">
          <gui_name language="en">Outer_shareable</gui_name>
          <description language="en">Indicates support for outer shareable attribute. </description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Cache_coherence">
          <gui_name language="en">Cache_coherence</gui_name>
          <description language="en">Indicates support for cache coherency maintenance. </description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for Protected Memory System Architecture (PMSA).</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture (VMSA).</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <description language="en">Provides general information about the implemented memory model and memory management support</description>
        <bitField conditional="false" name="BTB">
          <gui_name language="en">BTB</gui_name>
          <description language="en">Indicates support for branch target buffer. </description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_test_clean_operations">
          <gui_name language="en">L1_test_clean_operations</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_maintenance_operations">
          <gui_name language="en">L1_unified_cache_maintenance_operations</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, unified architecture.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_maintenance_operations">
          <gui_name language="en">L1_Harvard_cache_maintenance_operations</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, Harvard architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_operations_by_set_and_way">
          <gui_name language="en">L1_unified_cache_line_maintenance_operations_by_set_and_way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, unified architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_operations_by_set_and_way">
          <gui_name language="en">L1_Harvard_cache_line_maintenance_operations_by_set_and_way</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="L1_unified_cache_line_maintenance_operations_by_MVA">
          <gui_name language="en">L1_unified_cache_line_maintenance_operations_by_MVA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, unified architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_Harvard_cache_line_maintenance_operations_by_MVA">
          <gui_name language="en">L1_Harvard_cache_line maintenance_operations_by_MVA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <description language="en">Provides general information about the implemented memory model and memory management support</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hardware_access_flag">
          <gui_name language="en">Hardware_access_flag</gui_name>
          <description language="en">Indicates support for hardware access flag. </description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="WFI">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for wait-for-interrupt stalling. </description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="Memory_barrier_features">
          <gui_name language="en">Memory_barrier_features</gui_name>
          <description language="en">Indicates support for memory barrier operations. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Unified_TLB_maintenance_operations">
          <gui_name language="en">Unified_TLB_maintenance_operations</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Harvard_TLB_maintenance_operations">
          <gui_name language="en">Harvard_TLB_maintenance_operations</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_cache_maintenance_range_operations">
          <gui_name language="en">Harvard_L1_cache_maintenance_range_operations</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_background_prefetch_cache_range_operations">
          <gui_name language="en">Harvard L1_background_prefetch_cache_range_operations</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Harvard_L1_foreground_prefetch_cache_range_operations">
          <gui_name language="en">Harvard_L1_foreground_prefetch_cache_range_operations</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <description language="en">Provides general information about the implemented memory model and memory management support</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates support for supersections.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Branch_predictor_maintenance">
          <gui_name language="en">Branch_predictor_maintenance</gui_name>
          <description language="en">Indicates support for branch predictor maintenance operations.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_operations_by_set_and_way">
          <gui_name language="en">Hierarchical_cache_maintenance_operations_by_set_and_way</gui_name>
          <description language="en">Indicates support for invalidate cache by set and way, clean by set and way, and invalidate and clean by set and way. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Hierarchical_cache_maintenance_operations_by_MVA">
          <gui_name language="en">Hierarchical_cache_maintenance_operations_by_MVA</gui_name>
          <description language="en">Indicates support for invalidate cache by MVA, clean by MVA, invalidate and clean by MVA, and invalidate all.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">Instruction Set Attribute register 0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <description language="en">Provides information about the instruction set supported by the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Divide_instructions">
          <gui_name language="en">Divide_instructions</gui_name>
          <description language="en">Indicates support for divide instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Debug_instructions">
          <gui_name language="en">Debug_instructions</gui_name>
          <description language="en">Indicates support for debug instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Coprocessor_instructions">
          <gui_name language="en">Coprocessor_instructions</gui_name>
          <description language="en">Indicates support for coprocessor instructions. This field reads as zero (RAZ).</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Compare_and_branch_instructions">
          <gui_name language="en">Compare_and_branch_instructions</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bitfield_instructions">
          <gui_name language="en">Bitfield_instructions</gui_name>
          <description language="en">Indicates support for bitfield instructions. </description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bit_count_instructions">
          <gui_name language="en">Bit_count_instructions</gui_name>
          <description language="en">Indicates support for bit counting instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Atomic_instructions">
          <gui_name language="en">Atomic_instructions</gui_name>
          <description language="en">Indicates support for atomic load and store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">Instruction Set Attribute register 1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <description language="en">Provides information about the instruction set supported by the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Jazelle_instructions">
          <gui_name language="en">Jazelle Instructions</gui_name>
          <description language="en">Indicates support for Jazelle instructions. </description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Interworking_instructions">
          <gui_name language="en">Interworking Instructions</gui_name>
          <description language="en">Indicates support for instructions that branch between ARM and Thumb code.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Immediate_instructions">
          <gui_name language="en">Immediate Instructions</gui_name>
          <description language="en">Indicates support for immediate instructions. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="ITE_instructions">
          <gui_name language="en">ITE Instructions</gui_name>
          <description language="en">Indicates support for IfThen instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Extend_instructions">
          <gui_name language="en">Extend Instructions</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions. </description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exception_2_instructions">
          <gui_name language="en">Exception 2 Instructions</gui_name>
          <description language="en">Indicates support for exception 2 instructions. </description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exception_1_instructions">
          <gui_name language="en">Exception 1 Instructions</gui_name>
          <description language="en">Indicates support for exception 1 instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Endian_instructions">
          <gui_name language="en">Endian Instructions</gui_name>
          <description language="en">Indicates support for endianness control instructions. </description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">Instruction Set Attribute register 2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <description language="en">Provides information about the instruction set supported by the processor</description>
        <bitField conditional="false" name="Reversal_instructions">
          <gui_name language="en">Reversal Instructions</gui_name>
          <description language="en">Indicates support for reversal instructions. </description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PSR_instructions">
          <gui_name language="en">PSR Instructions</gui_name>
          <description language="en">Indicates support for PSR instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="Unsigned_multiply_instructions">
          <gui_name language="en">Unsigned multiply instructions</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Signed_multiply_instructions">
          <gui_name language="en">Signed multiply instructions</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Multiply_instructions">
          <gui_name language="en">Multiply Instructions</gui_name>
          <description language="en">Indicates support for multiply instructions. </description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Interruptible_instructions">
          <gui_name language="en">Interruptible Instructions</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Memory_hint_instructions">
          <gui_name language="en">Memory Hint Instructions</gui_name>
          <description language="en">Indicates support for memory hint instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Load_and_store_instructions">
          <gui_name language="en">Load and Store Instructions</gui_name>
          <description language="en">Indicates support for load and store instructions. </description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">Instruction Set Attribute register 3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <description language="en">Provides information about the instruction set supported by the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Thumb2_executable_environment_extension_instructions">
          <gui_name language="en">Thumb2 executable environment extension instructions
                </gui_name>
          <description language="en">Indicates support for Thumb2 Executable Environment Extension instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="NOP_instructions">
          <gui_name language="en">NOP Instructions</gui_name>
          <description language="en">Indicates support for true NOP instructions. </description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Thumb_copy_instructions">
          <gui_name language="en">Thumb_copy_instructions</gui_name>
          <description language="en">Indicates support for Thumb copy instructions. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Table_branch_instructions">
          <gui_name language="en">Table_branch_instructions</gui_name>
          <description language="en">Indicates support for table branch instructions. </description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Synchronization_primitive_instructions">
          <gui_name language="en">Synchronization_primitive_instructions</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SVC_instructions">
          <gui_name language="en">SVC_instructions</gui_name>
          <description language="en">Indicates support for SVC instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD_instructions">
          <gui_name language="en">SIMD_instructions</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Saturate_instructions">
          <gui_name language="en">Saturate_instructions</gui_name>
          <description language="en">Indicates support for saturate instructions. </description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">Instruction Set Attribute register 4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <description language="en">Provides information about the instruction set supported by the processor</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Exclusive_instructions">
          <gui_name language="en">Exclusive_instructions</gui_name>
          <description language="en">Indicates support for exclusive instructions. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Barrier_instructions">
          <gui_name language="en">Barrier_instructions</gui_name>
          <description language="en">Indicates support for barrier instructions. </description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SMC_instructions">
          <gui_name language="en">SMC_instructions</gui_name>
          <description language="en">Indicates support for SMC instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Write_back_instructions">
          <gui_name language="en">Write_back_instructions</gui_name>
          <description language="en">Indicates support for write-back instructions. </description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="With_shift_instructions">
          <gui_name language="en">With_shift_instructions</gui_name>
          <description language="en">Indicates support for with-shift instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Unprivileged_instructions">
          <gui_name language="en">Unprivileged_instructions</gui_name>
          <description language="en">Indicates support for Unprivileged instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="AIDR" size="4">
        <gui_name language="en">Auxiliary ID</gui_name>
        <alias_name>CP15_AIDR</alias_name>
        <device_name type="rvi">CP15_AIDR</device_name>
        <device_name type="cadi">AIDR</device_name>
        <description language="en">Provides implementation-specific ID information</description>
      </register>
      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_ACTLR</alias_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <description language="en">Provides implementation-specific configuration and control options</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="Parity_on">
          <gui_name language="en">Parity_on</gui_name>
          <description language="en">Support for parity checking if implemented</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="Alloc_in_one_wy">
          <gui_name language="en">Alloc_in_one_wy</gui_name>
          <description language="en">Enable allocation in one cache way only</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="EXCL">
          <gui_name language="en">EXCL</gui_name>
          <description language="en">Exclusive cache</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="SMP">
          <gui_name language="en">SMP</gui_name>
          <description language="en">Signals if the Cortex-A9 processor is taking part in coherency or not</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="WR_full_line_of_zeros_mode">
          <gui_name language="en">WR_full_line_of_zeros_mode</gui_name>
          <description language="en">Enable write full line of zeros mode</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="L1_prefetch_enable">
          <gui_name language="en">L1_prefetch_enable</gui_name>
          <description language="en">Dside prefetch</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="L2_prefetch_enable">
          <gui_name language="en">L2_prefetch_enable</gui_name>
          <description language="en">Prefetch hint enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="FW">
          <gui_name language="en">FW</gui_name>
          <description language="en">Cache and TLB maintenance broadcast</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPACR" size="4">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <alias_name>CP15_CPACR</alias_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <description language="en">Controls access to all coprocessors other than CP14 and CP15</description>
        <bitField conditional="false" name="ASEDIS">
          <gui_name language="en">ASEDIS</gui_name>
          <description language="en">Disable Advanced SIMD Extension functionality</description>
          <definition>[31:31]</definition>
        </bitField>
        <bitField conditional="false" name="D32DIS">
          <gui_name language="en">D32DIS</gui_name>
          <description language="en">Disable use of D16-D31 of the VFP register file</description>
          <definition>[30:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp11">
          <gui_name language="en">cp11</gui_name>
          <description language="en">Defines access permissions for the CP11 coprocessor.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="cp10">
          <gui_name language="en">cp10</gui_name>
          <description language="en">Defines access permissions for the CP10 coprocessor. </description>
          <definition>[21:20]</definition>
        </bitField>
      </register>
      <register access="RW" name="NSACR" size="4">
        <gui_name language="en">Non-Secure Access Control</gui_name>
        <alias_name>CP15_NSACR</alias_name>
        <device_name type="rvi">CP15_NSACR</device_name>
        <device_name type="cadi">NSACR</device_name>
        <description language="en">Defines the Non-secure access permissions to the coprocessors CP0 to CP13</description>
        <bitField conditional="false" name="NS_SMP">
          <gui_name language="en">NS_SMP</gui_name>
          <description language="en">Determines if the SMP bit of the Auxiliary Control Register is writable in Non-secure state</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TL">
          <gui_name language="en">TL</gui_name>
          <description language="en">Determines if lockable translation table entries can be allocated in Non-secure state.</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="PLE">
          <gui_name language="en">PLE</gui_name>
          <description language="en">Determines if an access to PLE registers is permitted in Non-secure state.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="NSASEDIS">
          <gui_name language="en">NSASEDIS</gui_name>
          <description language="en">Disable Non-secure Advanced SIMD Extension functionality</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="NSD32DIS">
          <gui_name language="en">NSD32DIS</gui_name>
          <description language="en">Disable the Non-secure use of D16-D31 of the VFP register file</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="CP11_Acc_permission">
          <gui_name language="en">CP11_Acc_permission</gui_name>
          <description language="en">Determines permission to access coprocessor 11 in the Non-secure state</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="CP10_Acc_permission">
          <gui_name language="en">CP10_Acc_permission</gui_name>
          <description language="en">Determines permission to access coprocessor 10 in the Non-secure state</description>
          <definition>[10]</definition>
        </bitField>
      </register>
      <register access="RW" name="SCR" size="4">
        <gui_name language="en">Secure Configuration</gui_name>
        <alias_name>CP15_SCR</alias_name>
        <device_name type="rvi">CP15_SCR</device_name>
        <device_name type="cadi">SCR</device_name>
        <description language="en">Defines the configuration of the current security state</description>
        <bitField conditional="false" name="nET">
          <gui_name language="en">nET</gui_name>
          <description language="en">Not Early Termination. This bit disables early termination</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="AW">
          <gui_name language="en">AW</gui_name>
          <description language="en">A bit writable. This bit controls whether the A bit in the CPSR can be modified in Non-secure state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="FW">
          <gui_name language="en">FW</gui_name>
          <description language="en">F bit writable. This bit controls whether the F bit in the CPSR can be modified in Non-secure state</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External Abort handler. This bit controls which mode handles external aborts</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FIQ">
          <gui_name language="en">FIQ</gui_name>
          <description language="en">FIQ handler. This bit controls which mode the processor enters when a Fast Interrupt (FIQ) is taken</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IRQ">
          <gui_name language="en">IRQ</gui_name>
          <description language="en">IRQ handler. This bit controls which mode the processor enters when an Interrupt (IRQ) is taken</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Non Secure bit. Except when the processor is in Monitor mode, this bit determines the security state of the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SDER" size="4">
        <gui_name language="en">Secure Debug Enable</gui_name>
        <alias_name>CP15_SDER</alias_name>
        <device_name type="rvi">CP15_SDER</device_name>
        <device_name type="cadi">SDER</device_name>
        <description language="en">Controls invasive and non-invasive debug in Secure User mode</description>
        <bitField conditional="false" name="SUNIDEN">
          <gui_name language="en">SUNIDEN</gui_name>
          <description language="en">Secure User Non-Invasive Debug Enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SUIDEN">
          <gui_name language="en">SUIDEN</gui_name>
          <description language="en">Secure User Invasive Debug Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="VCR" size="4">
        <gui_name language="en">Virtualization Control</gui_name>
        <alias_name>CP15_VCR</alias_name>
        <device_name type="rvi">CP15_VCR</device_name>
        <device_name type="cadi">VCR</device_name>
        <description language="en">Forces an exception regardless of the value of the A, I, or F bits in the CPSR</description>
        <bitField conditional="false" name="AMO">
          <gui_name language="en">AMO</gui_name>
          <description language="en">Abort Mask Override</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="IMO">
          <gui_name language="en">IMO</gui_name>
          <description language="en">IRQ Mask Override</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="IFO">
          <gui_name language="en">IFO</gui_name>
          <description language="en">FIQ Mask Override</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RW" name="VIR" size="4">
        <gui_name language="en">Virtualization Interrupt</gui_name>
        <alias_name>CP15_VIR</alias_name>
        <device_name type="rvi">CP15_VIR</device_name>
        <device_name type="cadi">VIR</device_name>
        <description language="en">Indicates that there is a virtual interrupt pending</description>
        <bitField conditional="false" name="VA">
          <gui_name language="en">VA</gui_name>
          <description language="en">Virtual Abort Bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="VI">
          <gui_name language="en">VI</gui_name>
          <description language="en">Virtual IRQ Bit</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="VF">
          <gui_name language="en">VF</gui_name>
          <description language="en">Virtual FIQ Bit</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RW" name="VBAR" size="4">
        <gui_name language="en">Vector Base Address</gui_name>
        <alias_name>CP15_VBAR</alias_name>
        <device_name type="rvi">CP15_VBAR</device_name>
        <device_name type="cadi">VBAR</device_name>
        <description language="en">Provides the exception base address for exceptions that are not handled in Monitor mode</description>
      </register>
      <register access="RW" name="MVBAR" size="4">
        <gui_name language="en">Monitor Vector Base Address</gui_name>
        <alias_name>CP15_MVBAR</alias_name>
        <device_name type="rvi">CP15_MVBAR</device_name>
        <device_name type="cadi">MVBAR</device_name>
        <description language="en">Provides the exception base address for all exceptions that are handled in Monitor mode</description>
      </register>
      <register access="RW" name="ISR" size="4">
        <gui_name language="en">Interrupt Status</gui_name>
        <alias_name>CP15_ISR</alias_name>
        <device_name type="rvi">CP15_ISR</device_name>
        <device_name type="cadi">ISR</device_name>
        <description language="en">Shows whether an IRQ, FIQ or external abort is pending</description>
        <bitField conditional="false" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Indicates when an external abort is pending: 0 = no abort, reset value 1 = abort pending.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Indicates when an IRQ is pending: 0 = no IRQ, reset value 1 = IRQ pending.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates when an FIQ is pending: 0 = no FIQ, reset value 1 = FIQ pending.</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RO" name="CBAR" size="4">
        <gui_name language="en">Configuration Base Address</gui_name>
        <alias_name>CP15_CBAR</alias_name>
        <device_name type="rvi">CP15_CBAR</device_name>
        <device_name type="cadi">CBAR</device_name>
        <description language="en">Takes the physical base address value at reset</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="MMU" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">MMU</gui_name>
      <description language="en">Memory Management Unit Control and Configuration</description>
      <register access="RO" name="TLBTR" size="4">
        <gui_name language="en">TLB Type</gui_name>
        <alias_name>CP15_TLBTR</alias_name>
        <device_name type="rvi">CP15_TLBTR</device_name>
        <device_name type="cadi">TLBTR</device_name>
        <description language="en">Returns the number of lockable entries for the TLB</description>
        <bitField conditional="false" name="ILsize">
          <gui_name language="en">ILsize</gui_name>
          <description language="en">Instruction lockable size specifies the number of instruction TLB lockable entries.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="DLsize">
          <gui_name language="en">DLsize</gui_name>
          <description language="en">Data lockable size specifies the number of unified or data TLB lockable entries.</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLB_SIZE" name="TLB_Size">
          <gui_name language="en">TLB_Size</gui_name>
          <description language="en">Shows Number of entries in TLB</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="nU">
          <gui_name language="en">nU</gui_name>
          <description language="en">Unified specifies if the TLB is unified or if there are separate instruction and data TLBs.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0" size="4">
        <gui_name language="en">Translation Table Base Register 0</gui_name>
        <alias_name>CP15_TTBR0</alias_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">TTBR0</device_name>
        <description language="en">Holds the base address of translation table 0, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="TTBR1" size="4">
        <gui_name language="en">Translation Table Base Register 1</gui_name>
        <alias_name>CP15_TTBR1</alias_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">TTBR1</device_name>
        <description language="en">Holds the base address of translation table 1, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="TTBCR" size="4">
        <gui_name language="en">Translation Table Base Control</gui_name>
        <alias_name>CP15_TTBCR</alias_name>
        <device_name type="rvi">CP15_TTBCR</device_name>
        <device_name type="cadi">TTBCR</device_name>
        <description language="en">Determines which of the Translation Table Base Registers define the base address for a translation table walk</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">Domain Access Control</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">DACR</device_name>
        <description language="en">Defines the access permission for each of the sixteen memory domains</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15 </description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14 </description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13 </description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12 </description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11 </description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10 </description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9 </description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8 </description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7 </description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6 </description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5 </description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4 </description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3 </description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2 </description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1 </description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0 </description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <description language="en">holds status information about the last data fault</description>
        <bitField name="EXT" conditional="false">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External abort type.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField name="WNR" conditional="false" enumerationId="E_CP15_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read Bit. Indicates whether the abort was caused by a write or a read access.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField name="FS" conditional="false">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status Bits</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <description language="en">holds status information about the last instruction fault</description>
      </register>
      <register access="RW" name="ADFSR" size="4">
        <gui_name language="en">Auxiliary Data Fault Status</gui_name>
        <alias_name>CP15_ADFSR</alias_name>
        <device_name type="rvi">CP15_ADFSR</device_name>
        <device_name type="cadi">ADFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="AIFSR" size="4">
        <gui_name language="en">Auxiliary Instruction Fault Status</gui_name>
        <alias_name>CP15_AIFSR</alias_name>
        <device_name type="rvi">CP15_AIFSR</device_name>
        <device_name type="cadi">AIFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <description language="en">Holds the MVA of the faulting address that caused a synchronous Data Abort exception</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <description language="en">Holds the MVA of the faulting access that caused a synchronous Prefetch Abort exception</description>
      </register>
      <register access="WO" name="TLBIALLIS" size="4">
        <gui_name language="en">Invalidate Entire TLB Inner Shareable</gui_name>
        <alias_name>CP15_TLBIALLIS</alias_name>
        <device_name type="rvi">CP15_TLBIALLIS</device_name>
        <device_name type="cadi">TLBIALLIS</device_name>
        <description language="en">Invalidate Entire TLB Inner Shareable</description>
      </register>
      <register access="WO" name="TLBIMVAIS" size="4">
        <gui_name language="en">Invalidate unified TLB entry by MVA Inner shareable</gui_name>
        <alias_name>CP15_TLBIMVAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAIS</device_name>
        <device_name type="cadi">TLBIMVAIS</device_name>
        <description language="en">Invalidate unified TLB entry by MVA Inner shareable</description>
      </register>
      <register access="WO" name="TLBIASIDIS" size="4">
        <gui_name language="en">Invalidate unified TLB entry by ASID Match Inner shareable</gui_name>
        <alias_name>CP15_TLBIASIDIS</alias_name>
        <device_name type="rvi">CP15_TLBIASIDIS</device_name>
        <device_name type="cadi">TLBIASIDIS</device_name>
        <description language="en">Invalidate unified TLB entry by ASID Match Inner shareable</description>
      </register>
      <register access="WO" name="TLBIMVAAIS" size="4">
        <gui_name language="en">Invalidate unified TLB entry by MVA all ASID Match Inner shareable</gui_name>
        <alias_name>CP15_TLBIMVAAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAAIS</device_name>
        <device_name type="cadi">TLBIMVAAIS</device_name>
        <description language="en">Invalidate unified TLB entry by MVA all ASID Match Inner shareable</description>
      </register>
      <register access="WO" name="TLBIALL" size="4">
        <gui_name language="en">Invalidate Unified TLB</gui_name>
        <alias_name>CP15_TLBIALL</alias_name>
        <device_name type="rvi">CP15_TLBIALL</device_name>
        <device_name type="cadi">TLBIALL</device_name>
        <description language="en">Invalidate Unified TLB</description>
      </register>
      <register access="WO" name="TLBIMVA" size="4">
        <gui_name language="en">Invalidate unified TLB by MVA</gui_name>
        <alias_name>CP15_TLBIMVA</alias_name>
        <device_name type="rvi">CP15_TLBIMVA</device_name>
        <device_name type="cadi">TLBIMVA</device_name>
        <description language="en">Invalidate unified TLB by MVA</description>
      </register>
      <register access="WO" name="TLBIASID" size="4">
        <gui_name language="en">Invalidate unified TLB by ASID Match</gui_name>
        <alias_name>CP15_TLBIASID</alias_name>
        <device_name type="rvi">CP15_TLBIASID</device_name>
        <device_name type="cadi">TLBIASID</device_name>
        <description language="en">Invalidate unified TLB by ASID Match</description>
      </register>
      <register access="WO" name="TLBIMVAA" size="4">
        <gui_name language="en">Invalidate unified TLB by MVA all ASID</gui_name>
        <alias_name>CP15_TLBIMVAA</alias_name>
        <device_name type="rvi">CP15_TLBIMVAA</device_name>
        <device_name type="cadi">TLBIMVAA</device_name>
        <description language="en">Invalidate unified TLB by MVA all ASID</description>
      </register>
      <register access="RW" name="PRRR" size="4">
        <gui_name language="en">Primary Region Remap</gui_name>
        <alias_name>CP15_PRRR</alias_name>
        <device_name type="rvi">CP15_PRRR</device_name>
        <device_name type="cadi">PRRR</device_name>
        <description language="en">Controls, in some cases, the top level mapping of the TEX[0],C, and B memory region attributes</description>
      </register>
      <register access="RW" name="NMRR" size="4">
        <gui_name language="en">Normal Memory Remap</gui_name>
        <alias_name>CP15_NMRR</alias_name>
        <device_name type="rvi">CP15_NMRR</device_name>
        <device_name type="cadi">NMRR</device_name>
        <description language="en">Provides,in some cases, additional mapping controls for memory regions that are mapped as Normal memory by their entry in the PRRR</description>
      </register>
      <register access="RW" name="TLBLR" size="4">
        <gui_name language="en">Data or unified TLB Lockdown</gui_name>
        <alias_name>CP15_TLBLR</alias_name>
        <device_name type="rvi">CP15_TLBLR</device_name>
        <device_name type="cadi">TLBLR</device_name>
        <description language="en">Data or unified TLB Lockdown</description>
        <bitField conditional="false" name="Base">
          <gui_name language="en">Base</gui_name>
          <description language="en">Defines the offset from TLB entry 0 for which entries 0 to base - 1 are locked assuming P equals 1 during a hardware translation table walk.</description>
          <definition>[31:27]</definition>
        </bitField>
        <bitField conditional="false" name="Victim">
          <gui_name language="en">Victim</gui_name>
          <description language="en">Places the TLB entry in the lockdown region at the entry specified by the victim, in the range 0 to 3.</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Determines if the victim counter dictates the lockdown region, or set-associative region is used</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FCSEIDR" size="4">
        <gui_name language="en">FCSE Process ID</gui_name>
        <alias_name>CP15_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_FCSEIDR</device_name>
        <device_name type="cadi">FCSEIDR</device_name>
        <description language="en">identifies the current Process ID for the Fast Context Switch Extension</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="CONTEXTIDR" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <description language="en">identifies the current Process Identifier and Address Space Identifier</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">User Read/Write Thread ID</gui_name>
        <alias_name>CP15_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <description language="en">User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">User Read-only Thread ID</gui_name>
        <alias_name>CP15_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <description language="en">User Read-only Thread ID</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">Privileged Only Thread ID</gui_name>
        <alias_name>CP15_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <description language="en">Privileged Only Thread ID</description>
      </register>
      <register access="RW" name="LTLBAR" size="4">
        <gui_name language="en">Lockdown TLB attributes</gui_name>
        <alias_name>CP15_LTLBAR</alias_name>
        <device_name type="rvi">CP15_LTLBAR</device_name>
        <device_name type="cadi">LTLBAR</device_name>
        <description language="en">Lockdown TLB attributes</description>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Non-secure description.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Domain number of the TLB entry.</description>
          <definition>[10:7]</definition>
        </bitField>
        <bitField conditional="false" name="XN">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never attribute</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">Region type encoding.</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CB">
          <gui_name language="en">CB</gui_name>
          <description language="en"/>
          <definition>[2:1]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Shared Attribute</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="LTLBVAR" size="4">
        <gui_name language="en">Lockdown TLB VA</gui_name>
        <alias_name>CP15_LTLBVAR</alias_name>
        <device_name type="rvi">CP15_LTLBVAR</device_name>
        <device_name type="cadi">LTLBVAR</device_name>
        <description language="en">Lockdown TLB VA</description>
        <bitField conditional="false" name="VPN">
          <gui_name language="en">Virtual Page Number</gui_name>
          <description language="en">Bits of the virtual page number that are not translated as part of the page table translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Non-secure description.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="Process">
          <gui_name language="en">Process</gui_name>
          <description language="en">Memory space identifier.</description>
          <definition>[9:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="LTLBPAR" size="4">
        <gui_name language="en">Lockdown TLB PA</gui_name>
        <alias_name>CP15_LTLBPAR</alias_name>
        <device_name type="rvi">CP15_LTLBPAR</device_name>
        <device_name type="cadi">LTLBPAR</device_name>
        <description language="en">Lockdown TLB PA</description>
        <bitField conditional="false" name="PPN">
          <gui_name language="en">Physical Page Number</gui_name>
          <description language="en">Bits of the physical page number that are not translated as part of the page table translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Region_Size">
          <gui_name language="en">Region Size</gui_name>
          <description language="en">Region Size</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Value bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="SLTLBER" size="4">
        <gui_name language="en">Select Lockdown TLB Entry for Read</gui_name>
        <alias_name>CP15_SLTLBER</alias_name>
        <device_name type="rvi">CP15_SLTLBER</device_name>
        <device_name type="cadi">SLTLBER</device_name>
        <description language="en">Select Lockdown TLB Entry for Read</description>
        <bitField conditional="false" name="Index">
          <gui_name language="en">Index</gui_name>
          <description language="en">Selects the entry that the data read by a read Lockdown TLB VA/PA/attributes operations are coming from.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="SLTLBEW" size="4">
        <gui_name language="en">Select Lockdown TLB Entry for Write</gui_name>
        <alias_name>CP15_SLTLBEW</alias_name>
        <device_name type="rvi">CP15_SLTLBEW</device_name>
        <device_name type="cadi">SLTLBEW</device_name>
        <description language="en">Select Lockdown TLB Entry for Write</description>
        <bitField conditional="false" name="Index">
          <gui_name language="en">Index</gui_name>
          <description language="en">select the entry that the data write Lockdown TLB VA/PA/attributes data are written to.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Cache" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Cache Control and Configuration</description>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">Cache Type</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Provides information about the architecture of the caches</description>
        <bitField conditional="false" name="Cache_writeback_granule">
          <gui_name language="en">Cache_writeback_granule</gui_name>
          <description language="en">Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has ad a memory location within it modified. </description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 data cache.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="IMinLine">
          <gui_name language="en">IMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 instruction cache.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Selects the current CCSIDR</description>
        <bitField conditional="false" name="WT">
          <gui_name language="en">WT</gui_name>
          <description language="en">Indicates support available for write-through. </description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB">
          <gui_name language="en">WB</gui_name>
          <description language="en">Indicates support available for write-back. </description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA">
          <gui_name language="en">RA</gui_name>
          <description language="en">Indicates support available for read allocation. </description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA">
          <gui_name language="en">WA</gui_name>
          <description language="en">Indicates support available for write allocation. </description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NumSets">
          <gui_name language="en">NumSets</gui_name>
          <description language="en">Indicates number of sets - 1.</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="Associativity">
          <gui_name language="en">Associativity</gui_name>
          <description language="en">Indicates number of ways - 1.</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LineSize">
          <gui_name language="en">LineSize</gui_name>
          <description language="en">Indicates (log2(number of words in cache line)) - 2. </description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">Cache Size Selection</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Cache Size Selection</description>
        <bitField conditional="false" name="Level_Cache_level_selected">
          <gui_name language="en">Level_Cache_level_selected</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="InD">
          <gui_name language="en">InD</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">Cache Level ID</gui_name>
        <alias_name>CP15_CLIDR</alias_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <description language="en">Cache Level ID</description>
        <bitField conditional="false" name="LoU">
          <gui_name language="en">LoU</gui_name>
          <description language="en">Level of unification</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LoC">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="LoUIS">
          <gui_name language="en">LouIS</gui_name>
          <description language="en">Level of Unification Inner Shareable for the cache hierarchy,</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL_7">
          <gui_name language="en">CL_7</gui_name>
          <description language="en">Indicates cache at CL 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL_6">
          <gui_name language="en">CL_6</gui_name>
          <description language="en">Indicates cache at CL 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL_5">
          <gui_name language="en">CL_5</gui_name>
          <description language="en">Indicates cache at CL 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL_4">
          <gui_name language="en">CL_4</gui_name>
          <description language="en">Indicates cache at CL 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL_3">
          <gui_name language="en">CL_3</gui_name>
          <description language="en">Indicates cache at CL 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL_2">
          <gui_name language="en">CL_2</gui_name>
          <description language="en">Indicates cache at CL 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL_1">
          <gui_name language="en">CL_1</gui_name>
          <description language="en">Indicates separate instruction and data cache at CL 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">Invalidate all instruction caches to PoU</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Invalidate all instruction caches to PoU</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">Invalidate instruction cache by MVA</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Invalidate instruction cache by MVA</description>
      </register>
      <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">Flush entire branch predictor array</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Flush entire branch predictor array</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">Clean and Invalidate data cache line by MVA</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Clean and Invalidate data cache line by MVA</description>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">Invalidate data cache line by set/way</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Invalidate data cache line by set/way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">Clean data cache line by MVA</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Clean data cache line by MVA</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">Clean data cache line by set/way</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Clean data cache line by set/way</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">Clean unified cache line by MVA</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Clean unified cache line by MVA</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">Invalidate data cache line by MVA</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Invalidate data cache line by MVA</description>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">Clean and invalidate data cache line by set/way</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Clean and invalidate data cache line by set/way</description>
      </register>
      <register access="WO" name="ICIALLUIS" size="4">
        <gui_name language="en">Invalidate entire instruction cache Inner Shareable</gui_name>
        <alias_name>CP15_ICIALLUIS</alias_name>
        <device_name type="rvi">CP15_ICIALLUIS</device_name>
        <device_name type="cadi">ICIALLUIS</device_name>
        <description language="en">Invalidate entire instruction cache Inner Shareable</description>
      </register>
      <register access="WO" name="BPIALLIS" size="4">
        <gui_name language="en">Invalidate entire branch predictor array Inner Shareable</gui_name>
        <alias_name>CP15_BPIALLIS</alias_name>
        <device_name type="rvi">CP15_BPIALLIS</device_name>
        <device_name type="cadi">BPIALLIS</device_name>
        <description language="en">Invalidate entire branch predictor array Inner Shareable</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="VAtoPA" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">VA to PA Translation</gui_name>
      <description language="en">Virtual Address to Physical Address Translation</description>
      <register access="RW" name="PAR" size="4">
        <gui_name language="en">Physical Address</gui_name>
        <alias_name>CP15_PAR</alias_name>
        <device_name type="rvi">CP15_PAR</device_name>
        <device_name type="cadi">PAR</device_name>
        <description language="en">Receives the PA during any VA to PA translation</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en"/>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection">
          <gui_name language="en">Supersection</gui_name>
          <description language="en">Indicates if the result is a supersection.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DFSR">
          <gui_name language="en">DFSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="V2PCWPR" size="4">
        <gui_name language="en">Current World Privileged Read VA to PA translation</gui_name>
        <alias_name>CP15_V2PCWPR</alias_name>
        <device_name type="rvi">CP15_V2PCWPR</device_name>
        <device_name type="cadi">V2PCWPR</device_name>
        <description language="en">Current World Privileged Read VA to PA translation</description>
      </register>
      <register access="WO" name="V2PCWPW" size="4">
        <gui_name language="en">Current World Privileged Write VA to PA translation</gui_name>
        <alias_name>CP15_V2PCWPW</alias_name>
        <device_name type="rvi">CP15_V2PCWPW</device_name>
        <device_name type="cadi">V2PCWPW</device_name>
        <description language="en">Current World Privileged Write VA to PA translation</description>
      </register>
      <register access="WO" name="V2PCWUR" size="4">
        <gui_name language="en">Current World User Read VA to PA translation</gui_name>
        <alias_name>CP15_V2PCWUR</alias_name>
        <device_name type="rvi">CP15_V2PCWUR</device_name>
        <device_name type="cadi">V2PCWUR</device_name>
        <description language="en">Current World User Read VA to PA translation</description>
      </register>
      <register access="WO" name="V2PCWUW" size="4">
        <gui_name language="en">Current World User Write VA to PA translation</gui_name>
        <alias_name>CP15_V2PCWUW</alias_name>
        <device_name type="rvi">CP15_V2PCWUW</device_name>
        <device_name type="cadi">V2PCWUW</device_name>
        <description language="en">Current World User Write VA to PA translation</description>
      </register>
      <register access="WO" name="V2POWPR" size="4">
        <gui_name language="en">Other World Privileged Read VA to PA translation</gui_name>
        <alias_name>CP15_V2POWPR</alias_name>
        <device_name type="rvi">CP15_V2POWPR</device_name>
        <device_name type="cadi">V2POWPR</device_name>
        <description language="en">Other World Privileged Read VA to PA translation</description>
      </register>
      <register access="WO" name="V2POWPW" size="4">
        <gui_name language="en">Other World Privileged Write VA to PA translation</gui_name>
        <alias_name>CP15_V2POWPW</alias_name>
        <device_name type="rvi">CP15_V2POWPW</device_name>
        <device_name type="cadi">V2POWPW</device_name>
        <description language="en">Other World Privileged Write VA to PA translation</description>
      </register>
      <register access="WO" name="V2POWUR" size="4">
        <gui_name language="en">Other World User Read VA to PA translation</gui_name>
        <alias_name>CP15_V2POWUR</alias_name>
        <device_name type="rvi">CP15_V2POWUR</device_name>
        <device_name type="cadi">V2POWUR</device_name>
        <description language="en">Other World User Read VA to PA translation</description>
      </register>
      <register access="WO" name="V2POWUW" size="4">
        <gui_name language="en">Other World User Write VA to PA translation</gui_name>
        <alias_name>CP15_V2POWUW</alias_name>
        <device_name type="rvi">CP15_V2POWUW</device_name>
        <device_name type="cadi">V2POWUW</device_name>
        <description language="en">Other World User Write VA to PA translation</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Performance" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">Performance</gui_name>
      <description language="en">System Performance Monitor</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">Performance Monitor Control</gui_name>
        <alias_name>CP15_PMCR</alias_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <description language="en">Provides details of the performance monitor implementation and configures and controls the counters</description>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Specifies the implementor code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Specifies the identification code.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented.</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="DP">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disables cycle counter, CCNT, when non-invasive debug is prohibited.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X">
          <gui_name language="en">X</gui_name>
          <description language="en">Enables export of the events from the event bus to an external monitoring block, such as the ETM to trace events. </description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle count divider: 0 = counts every processor clock cycle.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset: 0 = no action 1 = resets cycle counter, CCNT, to zero. This bit Read-As-Zero.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Performance counter reset: 0 = no action 1 = resets all performance counters to zero. This bit Read-As-Zero.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable bit: 0 = disables all counters, including CCNT 1 = enables all counters including CCNT.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">Count Enable Set</gui_name>
        <alias_name>CP15_PMCNTENSET</alias_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <description language="en">Used to enable the Cycle Count Register and any implemented event counters</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Enable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Enable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Enable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Enable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Enable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">Count Enable Clear</gui_name>
        <alias_name>CP15_PMCNTENCLR</alias_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <description language="en">Used to disable the Cycle Count Register any implemented event counters</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Disable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Disable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Disable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Disable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Disable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">Overflow Flag Status</gui_name>
        <alias_name>CP15_PMOVSR</alias_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <description language="en">Holds the state of the overflow flags for the Cycle Count Register and each of the implemented event counters</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter overflow flag.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3 overflow flag.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 overflow flag.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 overflow flag.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 overflow flag.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="PMSWINC" size="4">
        <gui_name language="en">Software Increment</gui_name>
        <alias_name>CP15_PMSWINC</alias_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <description language="en">Increments a counter that is configured to count the Software count event</description>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Increment Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Increment Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">Event Counter Selection</gui_name>
        <alias_name>CP15_PMSELR</alias_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <description language="en">Selects the current event counter when a particular event counter is selected</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Counter select.</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">Cycle Count</gui_name>
        <alias_name>CP15_PMCCNTR</alias_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <description language="en">Counts processor clock cycles</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">Event Type Select</gui_name>
        <alias_name>CP15_PMXEVTYPER</alias_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <description language="en">Configures which event increments the current event counter or reads the current configuration</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Specifies the event selected.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">Event Count</gui_name>
        <alias_name>CP15_PMXEVCNTR</alias_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <description language="en">Used to read or write the value of the current event counter</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">CP15_PM_USER_ENABLE</gui_name>
        <alias_name>CP15_PMUSERENR</alias_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <description language="en">User enable register</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="EN">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">Interrupt Enable Set</gui_name>
        <alias_name>CP15_PMINTENSET</alias_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <description language="en">Enables the generation of interrupt requests on overflows from the Cycle Count Register and each implemented event counter</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">Interrupt Enable Clear</gui_name>
        <alias_name>CP15_PMINTENCLR</alias_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <description language="en">Disables the generation of interrupt requests on overflows from the Cycle Count Register and each implemented event counter</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="PLE" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">PLE</gui_name>
      <description language="en">PLE</description>
      <register access="RO" name="PLEIDR" size="4">
        <gui_name language="en">PLE ID</gui_name>
        <alias_name>CP15_PLEIDR</alias_name>
        <device_name type="rvi">CP15_PLEIDR</device_name>
        <device_name type="cadi">PLEIDR</device_name>
        <description language="en">Indicates whether the PLE is present or not and the size of its FIFO.</description>
        <bitField conditional="false" name="FIFO_Size">
          <gui_name language="en">FIFO_Size</gui_name>
          <description language="en">PLE's FIFO size</description>
          <definition>[20:16]</definition>
        </bitField>
        <bitField conditional="false" name="PLE_Available">
          <gui_name language="en">PLE_Available</gui_name>
          <description language="en">indicates whether the Preload Engine is present in the given configuration or not</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="PLEASR" size="4">
        <gui_name language="en">PLE Activity Status</gui_name>
        <alias_name>CP15_PLEASR</alias_name>
        <device_name type="rvi">CP15_PLEASR</device_name>
        <device_name type="cadi">PLEASR</device_name>
        <description language="en">Indicates whether the PLE engine is currently active</description>
        <bitField conditional="false" name="R">
          <gui_name language="en">R</gui_name>
          <description language="en">PLE Channel running</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="PLEFSR" size="4">
        <gui_name language="en">PLE FIFO Status</gui_name>
        <alias_name>CP15_PLEFSR</alias_name>
        <device_name type="rvi">CP15_PLEFSR</device_name>
        <device_name type="cadi">PLEFSR</device_name>
        <description language="en">Indicates how many entries remain available in the PLE FIFO</description>
        <bitField conditional="false" name="Available_entries">
          <gui_name language="en">Available_entries</gui_name>
          <description language="en">Number of available entries in the PLE FIFO</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PLEUAR" size="4">
        <gui_name language="en">Preload Engine User Accessibility</gui_name>
        <alias_name>CP15_PLEUAR</alias_name>
        <device_name type="rvi">CP15_PLEUAR</device_name>
        <device_name type="cadi">PLEUAR</device_name>
        <description language="en">Controls whether PLE operations are available in User mode</description>
        <bitField conditional="false" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">User accessibility</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PLEPCR" size="4">
        <gui_name language="en">Preload Engine Parameters Control</gui_name>
        <alias_name>CP15_PLEPCR</alias_name>
        <device_name type="rvi">CP15_PLEPCR</device_name>
        <device_name type="cadi">PLEPCR</device_name>
        <description language="en">Contains PLE control parameters, available only in Privilege modes, to limit the issuing rate and transfer size of the PLE</description>
        <bitField conditional="false" name="Block_size_Mask">
          <gui_name language="en">Block_size_Mask</gui_name>
          <description language="en">The transferred block size is: (Block size) AND (Block size mask).</description>
          <definition>[29:16]</definition>
        </bitField>
        <bitField conditional="false" name="Block_number_mask">
          <gui_name language="en">Block_number_mask</gui_name>
          <description language="en">The transferred block number is: (Block number) AND (Block number mask).</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="wait_states">
          <gui_name language="en">wait_states</gui_name>
          <description language="en">PLE wait states specifies the number of cycles inserted between two PLD requests performed by the PLE engine.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/Cortex-A9.xml">
      <gui_name language="en">TCM</gui_name>
      <description language="en">Tightly Coupled Memory Configuration and Control</description>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCM Type</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">Provides information about the implementation of the TCM</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="NSBanked" xml:base="Registers/CP15/Cortex-A9_Normal.xml">
      <gui_name language="en">Non-Secure Mode Registers</gui_name>
      <description language="en">Non-Secure Mode Registers</description>
      <register access="RW" name="N_SCTLR" size="4">
        <gui_name language="en">System Control</gui_name>
        <alias_name>CP15_N_SCTLR</alias_name>
        <device_name type="rvi">CP15_N_SCTLR</device_name>
        <device_name type="cadi">N_SCTLR</device_name>
        <description language="en">Provides the top level control of the system, including its memory system</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception Enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_BANKED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Access Flag Enable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">TEX Remap Enable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="NMFI">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">Nonmaskable FIQ support</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the E bit in the CPSR on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA">
          <gui_name language="en">HA</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Selects the base address of the exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_VBAR" size="4">
        <gui_name language="en">Vector Base Address</gui_name>
        <alias_name>CP15_N_VBAR</alias_name>
        <device_name type="rvi">CP15_N_VBAR</device_name>
        <device_name type="cadi">N_VBAR</device_name>
        <description language="en">Provides the exception base address for exceptions that are not handled in Monitor mode</description>
      </register>
      <register access="RW" name="N_TTBR0" size="4">
        <gui_name language="en">Translation Table Base Register 0</gui_name>
        <alias_name>CP15_N_TTBR0</alias_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">N_TTBR0</device_name>
        <description language="en">Holds the base address of translation table 0, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="N_TTBR1" size="4">
        <gui_name language="en">Translation Table Base Register 1</gui_name>
        <alias_name>CP15_N_TTBR1</alias_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">N_TTBR1</device_name>
        <description language="en">Holds the base address of translation table 1, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="N_TTBCR" size="4">
        <gui_name language="en">Translation Table Base Control</gui_name>
        <alias_name>CP15_N_TTBCR</alias_name>
        <device_name type="rvi">CP15_N_TTBCR</device_name>
        <device_name type="cadi">N_TTBCR</device_name>
        <description language="en">Determines which of the Translation Table Base Registers define the base address for a translation table walk</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DACR" size="4">
        <gui_name language="en">Domain Access Control</gui_name>
        <alias_name>CP15_N_DACR</alias_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">N_DACR</device_name>
        <description language="en">Defines the access permission for each of the sixteen memory domains</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15 </description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14 </description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13 </description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12 </description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11 </description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10 </description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9 </description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8 </description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7 </description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6 </description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5 </description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4 </description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3 </description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2 </description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1 </description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0 </description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_N_DFSR</alias_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">N_DFSR</device_name>
        <description language="en">holds status information about the last data fault</description>
        <bitField name="EXT" conditional="false">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External abort type.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField name="WNR" conditional="false" enumerationId="E_CP15_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read Bit. Indicates whether the abort was caused by a write or a read access.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField name="FS" conditional="false">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status Bits</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_N_IFSR</alias_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">N_IFSR</device_name>
        <description language="en">holds status information about the last instruction fault</description>
      </register>
      <register access="RW" name="N_ADFSR" size="4">
        <gui_name language="en">Auxiliary Data Fault Status</gui_name>
        <alias_name>CP15_N_ADFSR</alias_name>
        <device_name type="rvi">CP15_N_ADFSR</device_name>
        <device_name type="cadi">N_ADFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="N_AIFSR" size="4">
        <gui_name language="en">Auxiliary Instruction Fault Status</gui_name>
        <alias_name>CP15_N_AIFSR</alias_name>
        <device_name type="rvi">CP15_N_AIFSR</device_name>
        <device_name type="cadi">N_AIFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="N_DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_N_DFAR</alias_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">N_DFAR</device_name>
        <description language="en">Holds the MVA of the faulting address that caused a synchronous Data Abort exception</description>
      </register>
      <register access="RW" name="N_IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_N_IFAR</alias_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">N_IFAR</device_name>
        <description language="en">Holds the MVA of the faulting access that caused a synchronous Prefetch Abort exception</description>
      </register>
      <register access="RW" name="N_PRRR" size="4">
        <gui_name language="en">Primary Region Remap</gui_name>
        <alias_name>CP15_N_PRRR</alias_name>
        <device_name type="rvi">CP15_N_PRRR</device_name>
        <device_name type="cadi">N_PRRR</device_name>
        <description language="en">Controls, in some cases, the top level mapping of the TEX[0],C, and B memory region attributes</description>
      </register>
      <register access="RW" name="N_NMRR" size="4">
        <gui_name language="en">Normal Memory Remap</gui_name>
        <alias_name>CP15_N_NMRR</alias_name>
        <device_name type="rvi">CP15_N_NMRR</device_name>
        <device_name type="cadi">N_NMRR</device_name>
        <description language="en">Provides,in some cases, additional mapping controls for memory regions that are mapped as Normal memory by their entry in the PRRR</description>
      </register>
      <register access="RW" name="N_FCSEIDR" size="4">
        <gui_name language="en">FCSE Process ID</gui_name>
        <alias_name>CP15_N_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_N_FCSEIDR</device_name>
        <device_name type="cadi">N_FCSEIDR</device_name>
        <description language="en">identifies the current Process ID for the Fast Context Switch Extension</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_CONTEXTIDR" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_N_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
        <device_name type="cadi">N_CONTEXTIDR</device_name>
        <description language="en">identifies the current Process Identifier and Address Space Identifier</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TPIDRURW" size="4">
        <gui_name language="en">User Read/Write Thread ID</gui_name>
        <alias_name>CP15_N_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURW</device_name>
        <device_name type="cadi">N_TPIDRURW</device_name>
        <description language="en">User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRURO" size="4">
        <gui_name language="en">User Read-only Thread ID</gui_name>
        <alias_name>CP15_N_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURO</device_name>
        <device_name type="cadi">N_TPIDRURO</device_name>
        <description language="en">User Read-only Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRPRW" size="4">
        <gui_name language="en">Privileged Only Thread ID</gui_name>
        <alias_name>CP15_N_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
        <device_name type="cadi">N_TPIDRPRW</device_name>
        <description language="en">Privileged Only Thread ID</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="SBanked" xml:base="Registers/CP15/Cortex-A9_Secure.xml">
      <gui_name language="en">Secure Mode Registers</gui_name>
      <description language="en">Secure Mode Registers</description>
      <register access="RW" name="S_SCTLR" size="4">
        <gui_name language="en">System Control</gui_name>
        <alias_name>CP15_S_SCTLR</alias_name>
        <device_name type="rvi">CP15_S_SCTLR</device_name>
        <device_name type="cadi">S_SCTLR</device_name>
        <description language="en">Provides the top level control of the system, including its memory system</description>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception Enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_BANKED" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Access Flag Enable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">TEX Remap Enable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="NMFI">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">Nonmaskable FIQ support</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the value of the E bit in the CPSR on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA">
          <gui_name language="en">HA</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CP15_SCTLR_V" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Selects the base address of the exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Enables program flow prediction</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="SW">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED_ENABLED" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_VBAR" size="4">
        <gui_name language="en">Vector Base Address</gui_name>
        <alias_name>CP15_S_VBAR</alias_name>
        <device_name type="rvi">CP15_S_VBAR</device_name>
        <device_name type="cadi">S_VBAR</device_name>
        <description language="en">Provides the exception base address for exceptions that are not handled in Monitor mode</description>
      </register>
      <register access="RW" name="S_TTBR0" size="4">
        <gui_name language="en">Translation Table Base Register 0</gui_name>
        <alias_name>CP15_S_TTBR0</alias_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">S_TTBR0</device_name>
        <description language="en">Holds the base address of translation table 0, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="S_TTBR1" size="4">
        <gui_name language="en">Translation Table Base Register 1</gui_name>
        <alias_name>CP15_S_TTBR1</alias_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">S_TTBR1</device_name>
        <description language="en">Holds the base address of translation table 1, and information about the memory it occupies</description>
      </register>
      <register access="RW" name="S_TTBCR" size="4">
        <gui_name language="en">Translation Table Base Control</gui_name>
        <alias_name>CP15_S_TTBCR</alias_name>
        <device_name type="rvi">CP15_S_TTBCR</device_name>
        <device_name type="cadi">S_TTBCR</device_name>
        <description language="en">Determines which of the Translation Table Base Registers define the base address for a translation table walk</description>
        <bitField conditional="false" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DACR" size="4">
        <gui_name language="en">Domain Access Control</gui_name>
        <alias_name>CP15_S_DACR</alias_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">S_DACR</device_name>
        <description language="en">Defines the access permission for each of the sixteen memory domains</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15 </description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14 </description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13 </description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12 </description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11 </description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10 </description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9 </description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8 </description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7 </description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6 </description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5 </description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4 </description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3 </description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2 </description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1 </description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0 </description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_S_DFSR</alias_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">S_DFSR</device_name>
        <description language="en">holds status information about the last data fault</description>
        <bitField name="EXT" conditional="false">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External abort type.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField name="WNR" conditional="false" enumerationId="E_CP15_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read Bit. Indicates whether the abort was caused by a write or a read access.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField name="FS" conditional="false">
          <gui_name language="en">FS</gui_name>
          <description language="en">Fault Status Bits</description>
          <definition>[3:0][10]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_S_IFSR</alias_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">S_IFSR</device_name>
        <description language="en">holds status information about the last instruction fault</description>
      </register>
      <register access="RW" name="S_ADFSR" size="4">
        <gui_name language="en">Auxiliary Data Fault Status</gui_name>
        <alias_name>CP15_S_ADFSR</alias_name>
        <device_name type="rvi">CP15_S_ADFSR</device_name>
        <device_name type="cadi">S_ADFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="S_AIFSR" size="4">
        <gui_name language="en">Auxiliary Instruction Fault Status</gui_name>
        <alias_name>CP15_S_AIFSR</alias_name>
        <device_name type="rvi">CP15_S_AIFSR</device_name>
        <device_name type="cadi">S_AIFSR</device_name>
        <description language="en">Enables the system to return additional implementation defined fault status information</description>
      </register>
      <register access="RW" name="S_DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_S_DFAR</alias_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">S_DFAR</device_name>
        <description language="en">Holds the MVA of the faulting address that caused a synchronous Data Abort exception</description>
      </register>
      <register access="RW" name="S_IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_S_IFAR</alias_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">S_IFAR</device_name>
        <description language="en">Holds the MVA of the faulting access that caused a synchronous Prefetch Abort exception</description>
      </register>
      <register access="RW" name="S_PRRR" size="4">
        <gui_name language="en">Primary Region Remap</gui_name>
        <alias_name>CP15_S_PRRR</alias_name>
        <device_name type="rvi">CP15_S_PRRR</device_name>
        <device_name type="cadi">S_PRRR</device_name>
        <description language="en">Controls, in some cases, the top level mapping of the TEX[0],C, and B memory region attributes</description>
      </register>
      <register access="RW" name="S_NMRR" size="4">
        <gui_name language="en">Normal Memory Remap</gui_name>
        <alias_name>CP15_S_NMRR</alias_name>
        <device_name type="rvi">CP15_S_NMRR</device_name>
        <device_name type="cadi">S_NMRR</device_name>
        <description language="en">Provides,in some cases, additional mapping controls for memory regions that are mapped as Normal memory by their entry in the PRRR</description>
      </register>
      <register access="RW" name="S_FCSEIDR" size="4">
        <gui_name language="en">FCSE Process ID</gui_name>
        <alias_name>CP15_S_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_S_FCSEIDR</device_name>
        <device_name type="cadi">S_FCSEIDR</device_name>
        <description language="en">identifies the current Process ID for the Fast Context Switch Extension</description>
        <bitField conditional="false" name="FCSE_PID">
          <gui_name language="en">FCSE PID</gui_name>
          <description language="en">Holds the ProcID. Identifies a specific process for fast context switch. The reset value is 0. The purpose of the FCSE PID Register is to provide the ProcID for fast context switch memory mappings. The MMU uses the contents of this register to map memory addresses in the range 0-32MB.</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_CONTEXTIDR" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_S_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_S_CONTEXTIDR</device_name>
        <device_name type="cadi">S_CONTEXTIDR</device_name>
        <description language="en">identifies the current Process Identifier and Address Space Identifier</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process. The reset value is 0.</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID. The reset value is 0.</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TPIDRURW" size="4">
        <gui_name language="en">User Read/Write Thread ID</gui_name>
        <alias_name>CP15_S_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURW</device_name>
        <device_name type="cadi">S_TPIDRURW</device_name>
        <description language="en">User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRURO" size="4">
        <gui_name language="en">User Read-only Thread ID</gui_name>
        <alias_name>CP15_S_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURO</device_name>
        <device_name type="cadi">S_TPIDRURO</device_name>
        <description language="en">User Read-only Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRPRW" size="4">
        <gui_name language="en">Privileged Only Thread ID</gui_name>
        <alias_name>CP15_S_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRPRW</device_name>
        <device_name type="cadi">S_TPIDRPRW</device_name>
        <description language="en">Privileged Only Thread ID</description>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_MULTI_PROCESSOR" values="Part_of_MPCore_cluster=0,Uniprocessor=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT" values="Not_Supported=0,Supported=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLB_SIZE" values="Entries_64=0,Entries_128=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DOMAIN_ACC_CTRL" values="No_Access=0,Client=1,Reserved=2,Manager=3" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CP_ACC_PERMISSION" values="Access_denied=0,Privileged_only=1,Privileged_User=3" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_SCTLR_BANKED" values="Full_access_permissions=0,Simplified_access_permissions=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_SCTLR_V" values="Normal_vectors=0,High_vectors=1" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPIDR_CPUID" values="CPU_0=0,CPU_1=1,CPU_2=2,CPU_3=3" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE2" values="Not_supported=0,Supported_without_clearing_JOSCR_CV_on_exception=1,Supported_with_clearing_JOSCR_CV_on_exception=2" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE1" values="No_Thumb_support=0,Thumb_support=1,Thumb2_support=3" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_MPPM" values="Not_supported=0,Two_stack_model_supported=2" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_SE" values="Not_supported=0,Supported=1,Supported_with_NSACR_RFR=2" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_MMDMARP" values="Not_supported_or_pre_ARMv6=0,Memory_mapped_v7_Debug_support=4" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CSDM" values="Not_supported=0,v6_1_Debug_support=3,v7_Debug_support=4" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CDM" values="Not_supported=0,v6_Debug_support=2,v6_1_Debug_support=3,v7_Debug_support=4" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_IS" values="Non_cacheable=0,HW_coherency_support=1,Shareability_ignored=15" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_AR" values="None_supported=0,ACTLR_only=1,ACTLR_AIFSR_ADFSR_supported=2" xml:base="Registers/CP15/Cortex-A9_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CP15_WNR" xml:base="Registers/CP15/Cortex-A9_Enums.xml">
      <tcf:enumItem name="Read" number="0"/>
      <tcf:enumItem name="Write" number="1"/>
    </tcf:enumeration>

  </cr:register_list>
  <cr:register_list xmlns:cr="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Single Precision Register file</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Double" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP/SIMD Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>

  </cr:register_list>
  <cr:register_list xmlns:cr="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SIMD">

    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Quad" xml:base="Registers/VFP/SIMD.xml">
      <gui_name language="en">Quad Registers</gui_name>
      <description language="en">SIMD Quadword Register file</description>
      <register name="Q0" size="16" access="RW">
        <gui_name language="en">Q0</gui_name>
        <description language="en">Q0</description>
        <device_register name="D0" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D1" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q1" size="16" access="RW">
        <gui_name language="en">Q1</gui_name>
        <description language="en">Q1</description>
        <device_register name="D2" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D3" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q2" size="16" access="RW">
        <gui_name language="en">Q2</gui_name>
        <description language="en">Q2</description>
        <device_register name="D4" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D5" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q3" size="16" access="RW">
        <gui_name language="en">Q3</gui_name>
        <description language="en">Q3</description>
        <device_register name="D6" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D7" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q4" size="16" access="RW">
        <gui_name language="en">Q4</gui_name>
        <description language="en">Q4</description>
        <device_register name="D8" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D9" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q5" size="16" access="RW">
        <gui_name language="en">Q5</gui_name>
        <description language="en">Q5</description>
        <device_register name="D10" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D11" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q6" size="16" access="RW">
        <gui_name language="en">Q6</gui_name>
        <description language="en">Q6</description>
        <device_register name="D12" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D13" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q7" size="16" access="RW">
        <gui_name language="en">Q7</gui_name>
        <description language="en">Q7</description>
        <device_register name="D14" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D15" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q8" size="16" access="RW">
        <gui_name language="en">Q8</gui_name>
        <description language="en">Q8</description>
        <device_register name="D16" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D17" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q9" size="16" access="RW">
        <gui_name language="en">Q9</gui_name>
        <description language="en">Q9</description>
        <device_register name="D18" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D19" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q10" size="16" access="RW">
        <gui_name language="en">Q10</gui_name>
        <description language="en">Q10</description>
        <device_register name="D20" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D21" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q11" size="16" access="RW">
        <gui_name language="en">Q11</gui_name>
        <description language="en">Q11</description>
        <device_register name="D22" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D23" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q12" size="16" access="RW">
        <gui_name language="en">Q12</gui_name>
        <description language="en">Q12</description>
        <device_register name="D24" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D25" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q13" size="16" access="RW">
        <gui_name language="en">Q13</gui_name>
        <description language="en">Q13</description>
        <device_register name="D26" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D27" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q14" size="16" access="RW">
        <gui_name language="en">Q14</gui_name>
        <description language="en">Q14</description>
        <device_register name="D28" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D29" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q15" size="16" access="RW">
        <gui_name language="en">Q15</gui_name>
        <description language="en">Q15</description>
        <device_register name="D30" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D31" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
    </register_group>

  </cr:register_list>
  <cr:register_list xmlns:cr="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="GIC">

    <register_group xmlns="http://www.arm.com/core_reg" name="GIC_C" xml:base="Registers/GIC/Cortex-A9_GIC_C.xml">
      <gui_name language="en">GIC_Core</gui_name>
      <description language="en">GIC_Core</description>
      <register name="GIC_C_CTRL_S" size="4" access="RW">
        <gui_name language="en">GIC_C_CTRL_S</gui_name>
        <description language="en">[S] CPU Interface Control</description>
      </register>
      <register name="GIC_C_CTRL_N" size="4" access="RW">
        <gui_name language="en">GIC_C_CTRL_N</gui_name>
        <description language="en">[N] CPU Interface Control</description>
      </register>
      <register name="GIC_C_PRIO_MASK" size="4" access="RW">
        <gui_name language="en">GIC_C_PRIO_MASK</gui_name>
        <description language="en">Priority Mask Register</description>
      </register>
      <register name="GIC_C_BIN_PT_S" size="4" access="RW">
        <gui_name language="en">GIC_C_BIN_PT_S</gui_name>
        <description language="en">[S] Binary Point Register</description>
      </register>
      <register name="GIC_C_BIN_PT_N" size="4" access="RW">
        <gui_name language="en">GIC_C_BIN_PT_N</gui_name>
        <description language="en">[N] Binary Point Register</description>
      </register>
      <register name="GIC_C_INT_ACK" size="4" access="RW">
        <gui_name language="en">GIC_C_INT_ACK</gui_name>
        <description language="en">Interrupt Acknowledge</description>
      </register>
      <register name="GIC_C_EOI" size="4" access="RW">
        <gui_name language="en">GIC_C_EOI</gui_name>
        <description language="en">End of Interrupt</description>
      </register>
      <register name="GIC_C_RUN_PRIO" size="4" access="RW">
        <gui_name language="en">GIC_C_RUN_PRIO</gui_name>
        <description language="en">Running Priority</description>
      </register>
      <register name="GIC_C_HI_PEND" size="4" access="RW">
        <gui_name language="en">GIC_C_HI_PEND</gui_name>
        <description language="en">Highest Pending Interrupt</description>
      </register>
      <register name="GIC_C_A_BIN_PT_N" size="4" access="RW">
        <gui_name language="en">GIC_C_A_BIN_PT_N</gui_name>
        <description language="en">Aliased Non-Secure Binary Point</description>
      </register>
      <register name="GIC_C_CPU_IDENT" size="4" access="RW">
        <gui_name language="en">GIC_C_CPU_IDENT</gui_name>
        <description language="en">CPU Interface Implementation ID</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GIC_D" xml:base="Registers/GIC/Cortex-A9_GIC_D.xml">
      <gui_name language="en">GIC_Dist</gui_name>
      <description language="en">GIC_Dist</description>
      <register name="GIC_D_EN" size="4" access="RW">
        <gui_name language="en">GIC_D_EN</gui_name>
        <description language="en">Distributor Enable Register</description>
      </register>
      <register name="GIC_D_INT_CTRL_TP" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CTRL_TP</gui_name>
        <description language="en">Interrupt Controller Type</description>
      </register>
      <register name="GIC_D_IMPL_ID" size="4" access="RW">
        <gui_name language="en">GIC_D_IMPL_ID</gui_name>
        <description language="en">Distributor Implementer ID</description>
      </register>
      <register name="GIC_D_INT_SEU_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_0_31</gui_name>
        <description language="en">Interrupt Security 0-31</description>
      </register>
      <register name="GIC_D_INT_SEU_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_32_63</gui_name>
        <description language="en">Interrupt Security 32-63</description>
      </register>
      <register name="GIC_D_INT_SEU_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_64_95</gui_name>
        <description language="en">Interrupt Security 64-95</description>
      </register>
      <register name="GIC_D_EN_SET_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_0_31</gui_name>
        <description language="en">Enable Set Register 0-31</description>
      </register>
      <register name="GIC_D_EN_SET_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_32_63</gui_name>
        <description language="en">Enable Set Register 32-63</description>
      </register>
      <register name="GIC_D_EN_SET_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_64_95</gui_name>
        <description language="en">Enable Set Register 64-95</description>
      </register>
      <register name="GIC_D_EN_CLR_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_0_31</gui_name>
        <description language="en">Enable Clear Register 0-31</description>
      </register>
      <register name="GIC_D_EN_CLR_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_32_63</gui_name>
        <description language="en">Enable Clear Register 32-63</description>
      </register>
      <register name="GIC_D_EN_CLR_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_64_95</gui_name>
        <description language="en">Enable Clear Register 64-95</description>
      </register>
      <register name="GIC_D_PEND_SET_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_0_31</gui_name>
        <description language="en">Pending Set Register 0-31</description>
      </register>
      <register name="GIC_D_PEND_SET_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_32_63</gui_name>
        <description language="en">Pending Set Register 32-63</description>
      </register>
      <register name="GIC_D_PEND_SET_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_64_95</gui_name>
        <description language="en">Pending Set Register 64-95</description>
      </register>
      <register name="GIC_D_PEND_CLR_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_0_31</gui_name>
        <description language="en">Pending Clear Register 0-31</description>
      </register>
      <register name="GIC_D_PEND_CLR_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_32_63</gui_name>
        <description language="en">Pending Clear Register 32-63</description>
      </register>
      <register name="GIC_D_PEND_CLR_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_64_95</gui_name>
        <description language="en">Pending Clear Register 64-95</description>
      </register>
      <register name="GIC_D_ACT_ST_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_0_31</gui_name>
        <description language="en">Active Status Register 0-31</description>
      </register>
      <register name="GIC_D_ACT_ST_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_32_63</gui_name>
        <description language="en">Active Status Register 32-63</description>
      </register>
      <register name="GIC_D_ACT_ST_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_64_95</gui_name>
        <description language="en">Active Status Register 64-95</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_0_3</gui_name>
        <description language="en">Priority level STI 0-3</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_4_7" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_4_7</gui_name>
        <description language="en">Priority level STI 4-7</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_8_11" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_8_11</gui_name>
        <description language="en">Priority level STI 8-11</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_12_15" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_12_15</gui_name>
        <description language="en">Priority level STI 12-15</description>
      </register>
      <register name="GIC_D_PRI_LEV_PPI_4" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_PPI_4</gui_name>
        <description language="en">Priority level PPI 4</description>
      </register>
      <register name="GIC_D_PRI_LEV_PPI_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_PPI_0_3</gui_name>
        <description language="en">Priority level PPI 0-3</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_32_35" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_32_35</gui_name>
        <description language="en">Priority level SPI 32-35</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_36_39" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_36_39</gui_name>
        <description language="en">Priority level SPI 36-39</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_40_43" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_40_43</gui_name>
        <description language="en">Priority level SPI 40-43</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_44_47" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_44_47</gui_name>
        <description language="en">Priority level SPI 44-47</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_48_51" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_48_51</gui_name>
        <description language="en">Priority level SPI 48-51</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_52_55" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_52_55</gui_name>
        <description language="en">Priority level SPI 52-55</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_56_59" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_56_59</gui_name>
        <description language="en">Priority level SPI 56-59</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_60_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_60_63</gui_name>
        <description language="en">Priority level SPI 60-63</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_64_67" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_64_67</gui_name>
        <description language="en">Priority level SPI 64-67</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_68_71" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_68_71</gui_name>
        <description language="en">Priority level SPI 68-71</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_72_75" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_72_75</gui_name>
        <description language="en">Priority level SPI 72-75</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_76_79" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_76_79</gui_name>
        <description language="en">Priority level SPI 76-79</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_80_83" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_80_83</gui_name>
        <description language="en">Priority level SPI 80-83</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_84_87" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_84_87</gui_name>
        <description language="en">Priority level SPI 84-87</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_88_91" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_88_91</gui_name>
        <description language="en">Priority level SPI 88-91</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_92_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_92_95</gui_name>
        <description language="en">Priority level SPI 92-95</description>
      </register>
      <register name="GIC_D_SPI_TARGET_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_0_3</gui_name>
        <description language="en">SPI Target 0-3</description>
      </register>
      <register name="GIC_D_SPI_TARGET_4_7" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_4_7</gui_name>
        <description language="en">SPI Target 4-7</description>
      </register>
      <register name="GIC_D_SPI_TARGET_8_11" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_8_11</gui_name>
        <description language="en">SPI Target 8-11</description>
      </register>
      <register name="GIC_D_SPI_TARGET_12_15" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_12_15</gui_name>
        <description language="en">SPI Target 12-15</description>
      </register>
      <register name="GIC_D_SPI_TARGET_16_19" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_16_19</gui_name>
        <description language="en">SPI Target 16-19</description>
      </register>
      <register name="GIC_D_SPI_TARGET_20_23" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_20_23</gui_name>
        <description language="en">SPI Target 20-23</description>
      </register>
      <register name="GIC_D_SPI_TARGET_24_27" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_24_27</gui_name>
        <description language="en">SPI Target 24-27</description>
      </register>
      <register name="GIC_D_SPI_TARGET_28_31" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_28_31</gui_name>
        <description language="en">SPI Target 28-31</description>
      </register>
      <register name="GIC_D_SPI_TARGET_32_35" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_32_35</gui_name>
        <description language="en">SPI Target 32-35</description>
      </register>
      <register name="GIC_D_SPI_TARGET_36_39" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_36_39</gui_name>
        <description language="en">SPI Target 36-39</description>
      </register>
      <register name="GIC_D_SPI_TARGET_40_43" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_40_43</gui_name>
        <description language="en">SPI Target 40-43</description>
      </register>
      <register name="GIC_D_SPI_TARGET_44_47" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_44_47</gui_name>
        <description language="en">SPI Target 44-47</description>
      </register>
      <register name="GIC_D_SPI_TARGET_48_51" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_48_51</gui_name>
        <description language="en">SPI Target 48-51</description>
      </register>
      <register name="GIC_D_SPI_TARGET_52_55" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_52_55</gui_name>
        <description language="en">SPI Target 52-55</description>
      </register>
      <register name="GIC_D_SPI_TARGET_56_59" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_56_59</gui_name>
        <description language="en">SPI Target 56-59</description>
      </register>
      <register name="GIC_D_SPI_TARGET_60_63" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_60_63</gui_name>
        <description language="en">SPI Target 60-63</description>
      </register>
      <register name="GIC_D_SPI_TARGET_64_67" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_64_67</gui_name>
        <description language="en">SPI Target 64-67</description>
      </register>
      <register name="GIC_D_SPI_TARGET_68_71" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_68_71</gui_name>
        <description language="en">SPI Target 68-71</description>
      </register>
      <register name="GIC_D_SPI_TARGET_72_75" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_72_75</gui_name>
        <description language="en">SPI Target 72-75</description>
      </register>
      <register name="GIC_D_SPI_TARGET_76_79" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_76_79</gui_name>
        <description language="en">SPI Target 76-79</description>
      </register>
      <register name="GIC_D_SPI_TARGET_80_83" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_80_83</gui_name>
        <description language="en">SPI Target 80-83</description>
      </register>
      <register name="GIC_D_SPI_TARGET_84_87" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_84_87</gui_name>
        <description language="en">SPI Target 84-87</description>
      </register>
      <register name="GIC_D_SPI_TARGET_88_91" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_88_91</gui_name>
        <description language="en">SPI Target 88-91</description>
      </register>
      <register name="GIC_D_SPI_TARGET_92_95" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_92_95</gui_name>
        <description language="en">SPI Target 92-95</description>
      </register>
      <register name="GIC_D_INT_CONF_0_15" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_0_15</gui_name>
        <description language="en">Interrupt Configuration 0-15</description>
      </register>
      <register name="GIC_D_INT_CONF_16_31" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_16_31</gui_name>
        <description language="en">Interrupt Configuration 16-31</description>
      </register>
      <register name="GIC_D_INT_CONF_32_47" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_32_47</gui_name>
        <description language="en">Interrupt Configuration 32-47</description>
      </register>
      <register name="GIC_D_INT_CONF_48_63" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_48_63</gui_name>
        <description language="en">Interrupt Configuration 48-63</description>
      </register>
      <register name="GIC_D_INT_CONF_64_79" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_64_79</gui_name>
        <description language="en">Interrupt Configuration 64-79</description>
      </register>
      <register name="GIC_D_INT_CONF_80_95" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_80_95</gui_name>
        <description language="en">Interrupt Configuration 80-95</description>
      </register>
      <register name="GIC_D_PPI_ST" size="4" access="RW">
        <gui_name language="en">GIC_D_PPI_ST</gui_name>
        <description language="en">PPI Status Register</description>
      </register>
      <register name="GIC_D_SPI_ST_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_ST_0_31</gui_name>
        <description language="en">SPI Status 0-31</description>
      </register>
      <register name="GIC_D_SPI_ST_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_ST_32_63</gui_name>
        <description language="en">SPI Status 32-63</description>
      </register>
      <register name="GIC_D_SW_INT" size="4" access="RW">
        <gui_name language="en">GIC_D_SW_INT</gui_name>
        <description language="en">Software Triggered Interrupt</description>
      </register>
      <register name="GIC_D_PERH_ID_0" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_0</gui_name>
        <description language="en">Peripheral ID 0</description>
      </register>
      <register name="GIC_D_PERH_ID_1" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_1</gui_name>
        <description language="en">Peripheral ID 1</description>
      </register>
      <register name="GIC_D_PERH_ID_2" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_2</gui_name>
        <description language="en">Peripheral ID 2</description>
      </register>
      <register name="GIC_D_PERH_ID_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_3</gui_name>
        <description language="en">Peripheral ID 3</description>
      </register>
      <register name="GIC_D_PERH_ID_4" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_4</gui_name>
        <description language="en">Peripheral ID 4</description>
      </register>
      <register name="GIC_D_PRIM_ID_0" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_0</gui_name>
        <description language="en">PrimeCell ID 0</description>
      </register>
      <register name="GIC_D_PRIM_ID_1" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_1</gui_name>
        <description language="en">PrimeCell ID 1</description>
      </register>
      <register name="GIC_D_PRIM_ID_2" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_2</gui_name>
        <description language="en">PrimeCell ID 2</description>
      </register>
      <register name="GIC_D_PRIM_ID_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_3</gui_name>
        <description language="en">PrimeCell ID 3</description>
      </register>
    </register_group>

  </cr:register_list>

</core_definition>
