Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Oct 15 16:53:59 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_synth_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.793      -91.295                    140                21933       -0.170       -5.999                     96                21933        0.345        0.000                       0                 11618  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk0           {0.000 5.000}        10.000          100.000         
    CLKFBOUT     {0.000 5.000}        10.000          100.000         
    CLK_100_s    {0.000 5.000}        10.000          100.000         
    CLK_400_N_s  {1.250 2.500}        2.500           400.000         
    CLK_400_s    {0.000 1.250}        2.500           400.000         
  clk2x          {0.000 2.500}        5.000           200.000         
  clkdv          {0.000 10.000}       20.000          50.000          
  clkfx          {0.000 1.250}        2.500           400.000         
  clkfx180       {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk0                -0.793      -91.295                    140                15583        0.064        0.000                      0                15583        3.000        0.000                       0                 10581  
    CLKFBOUT                                                                                                                                                       7.845        0.000                       0                     3  
    CLK_100_s                                                                                                                                                      7.845        0.000                       0                     3  
    CLK_400_N_s                                                                                                                                                    0.345        0.000                       0                     3  
    CLK_400_s                                                                                                                                                      0.345        0.000                       0                     3  
  clk2x                                                                                                                                                            2.845        0.000                       0                     2  
  clkdv               14.718        0.000                      0                 6230        0.049        0.000                      0                 6230        8.750        0.000                       0                  1018  
  clkfx                                                                                                                                                            0.345        0.000                       0                     2  
  clkfx180                                                                                                                                                         0.345        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_100_s     clk0                8.698        0.000                      0                    8       -0.102       -0.813                      8                    8  
clkdv         clk0                5.168        0.000                      0                   71        0.019        0.000                      0                   71  
clk0          CLK_100_s           7.964        0.000                      0                    1        0.161        0.000                      0                    1  
clk0          clkdv               5.851        0.000                      0                   94       -0.170       -5.186                     88                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :          140  Failing Endpoints,  Worst Slack       -0.793ns,  Total Violation      -91.295ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 radio_inst_1/t_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg[1]_rep_bsel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 7.435ns (75.532%)  route 2.409ns (24.468%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584     2.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.111    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.584    -1.562    radio_inst_1/CLK
                         FDRE                                         r  radio_inst_1/t_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  radio_inst_1/t_reg[3][16]/Q
                         net (fo=14, unplaced)        0.803    -0.281    radio_inst_1/t_reg[3]__0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     3.930 r  radio_inst_1/wt_reg[1]0__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     3.930    radio_inst_1/wt_reg[1]0__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.448 r  radio_inst_1/wt_reg[1]0__1/P[0]
                         net (fo=2, unplaced)         0.803     6.251    radio_inst_1/wt_reg[1]0__1_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     6.375 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_35/O
                         net (fo=1, unplaced)         0.000     6.375    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_35_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.908 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     6.908    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.025    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.142    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.479 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_1/O[1]
                         net (fo=2, unplaced)         0.803     8.281    radio_inst_1/sel[7]
                         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    11.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.381     6.470 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.439     7.762    radio_inst_1/CLK
                         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/CLKARDCLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.059     8.233    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745     7.488    radio_inst_1/wt_reg[1]_rep_bsel
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140242267076080/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.147ns (48.588%)  route 0.156ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.114    -0.935    USER_DESIGN_INST_1/main_0_140242267076080/CLK
                         FDRE                                         r  USER_DESIGN_INST_1/main_0_140242267076080/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  USER_DESIGN_INST_1/main_0_140242267076080/result_reg[0]/Q
                         net (fo=7, unplaced)         0.156    -0.633    USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/DIA0
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.259    -1.070    USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/WCLK
                         RAMD32                                       r  USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism              0.280    -0.790    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.696    USER_DESIGN_INST_1/main_0_140242267076080/registers_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633               radio_inst_1/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000                radio_inst_1/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000                radio_inst_1/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                radio_inst_1/BUFG_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               radio_inst_1/PLLE2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  CLK_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                radio_inst_1/BUFG_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              radio_inst_1/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_N_s
  To Clock:  CLK_400_N_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_N_s
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                radio_inst_1/BUFG_inst_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              radio_inst_1/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_s
  To Clock:  CLK_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                radio_inst_1/BUFG_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500              radio_inst_1/PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dcm_sp_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                BUFG_INST5/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360              dcm_sp_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       14.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.718ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TX_CRC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.942ns (57.779%)  route 2.150ns (42.221%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584     2.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.111    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/ETH_CLK_OBUF
                         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     1.111 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[11]
                         net (fo=14, unplaced)        0.803     1.914    ethernet_inst_1/p_9_in[1]
                         LUT2 (Prop_lut2_I1_O)        0.116     2.030 r  ethernet_inst_1/TX_CRC[27]_i_5/O
                         net (fo=1, unplaced)         0.449     2.479    ethernet_inst_1/TX_CRC[27]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.603 r  ethernet_inst_1/TX_CRC[27]_i_4/O
                         net (fo=1, unplaced)         0.449     3.052    ethernet_inst_1/TX_CRC[27]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.176 f  ethernet_inst_1/TX_CRC[27]_i_2/O
                         net (fo=1, unplaced)         0.449     3.625    ethernet_inst_1/TX_CRC[27]_i_2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     3.749 r  ethernet_inst_1/TX_CRC[27]_i_1/O
                         net (fo=1, unplaced)         0.000     3.749    ethernet_inst_1/TX_CRC[27]_i_1_n_0
                         FDRE                                         r  ethernet_inst_1/TX_CRC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    21.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.381    16.470 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.658    17.981    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_CRC_reg[27]/C
                         clock pessimism              0.531    18.512    
                         clock uncertainty           -0.089    18.423    
                         FDRE (Setup_fdre_C_D)        0.044    18.467    ethernet_inst_1/TX_CRC_reg[27]
  -------------------------------------------------------------------
                         required time                         18.467    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 14.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.211    -0.838    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.691 r  ethernet_inst_1/RX_START_ADDRESS_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.550    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/DIA0
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/WCLK
                         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.280    -0.693    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094    -0.599    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424               CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360              dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345                BUFG_INST3/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfx180
  To Clock:  clkfx180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx180
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dcm_sp_inst/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         2.500       0.345                BUFG_INST4/I
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       2.500       210.860              dcm_sp_inst/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        8.698ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.102ns,  Total Violation       -0.813ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584     2.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.111    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.584    -1.562    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -3.045 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.803    -1.343    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653    -0.690 r  radio_inst_1/ISERDESE2_inst/Q8
                         net (fo=1, unplaced)         0.000    -0.690    radio_inst_1/rf_0[0]
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    11.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.381     6.470 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.439     7.762    radio_inst_1/CLK
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.531     8.293    
                         clock uncertainty           -0.241     8.052    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     8.008    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  8.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.102ns  (arrival time - required time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.114    -0.935    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.478    -1.414 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.338    -0.711    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.534 r  radio_inst_1/ISERDESE2_inst/Q8
                         net (fo=1, unplaced)         0.000    -0.534    radio_inst_1/rf_0[0]
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.259    -1.070    radio_inst_1/CLK
                         SRL16E                                       r  radio_inst_1/rf_2_reg[0]_srl2/CLK
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.241    -0.549    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.432    radio_inst_1/rf_2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 -0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1472_1535_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 2.110ns (49.554%)  route 2.148ns (50.446%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 7.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584     2.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.111    -3.045 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.803    -2.242    clkdv
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.803    -1.343    ethernet_inst_1/RX_MEMORY_reg_1472_1535_9_11/WCLK
                         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1472_1535_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    -0.026 r  ethernet_inst_1/RX_MEMORY_reg_1472_1535_9_11/RAMB/O
                         net (fo=1, unplaced)         0.964     0.938    ethernet_inst_1/RX_MEMORY_reg_1472_1535_9_11_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     1.062 r  ethernet_inst_1/RX[10]_i_11/O
                         net (fo=1, unplaced)         0.000     1.062    ethernet_inst_1/RX[10]_i_11_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     1.309 r  ethernet_inst_1/RX_reg[10]_i_5/O
                         net (fo=1, unplaced)         0.735     2.044    ethernet_inst_1/RX_reg[10]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     2.342 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, unplaced)         0.449     2.791    ethernet_inst_1/RX0[10]
                         LUT6 (Prop_lut6_I0_O)        0.124     2.915 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.915    ethernet_inst_1/RX[10]_i_1_n_0
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    11.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.381     6.470 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.439     7.762    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.485     8.248    
                         clock uncertainty           -0.209     8.039    
                         FDRE (Setup_fdre_C_D)        0.044     8.083    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  5.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.338    -1.075    clkdv
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.211    -0.838    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.691 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.550    ethernet_inst_1/RX_BUFFER_BUSY[0]
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.259    -1.070    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]/C
                         clock pessimism              0.301    -0.770    
                         clock uncertainty            0.209    -0.561    
                         FDRE (Hold_fdre_C_D)        -0.009    -0.570    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  CLK_100_s

Setup :            0  Failing Endpoints,  Worst Slack        7.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.319%)  route 0.803ns (62.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584     2.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.111    -3.045 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803    -2.242    clk0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.584    -1.562    CLK
                         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  INTERNAL_RST_reg/Q
                         net (fo=331, unplaced)       0.803    -0.281    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    11.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.381     6.470 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763     7.232    clk0
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.439     7.762    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     6.470 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763     7.232    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.091     7.323 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.763     8.086    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.531     8.617    
                         clock uncertainty           -0.242     8.375    
    ILOGIC_X0Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.692     7.683    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  7.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.114    -0.935    CLK
                         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  INTERNAL_RST_reg/Q
                         net (fo=331, unplaced)       0.338    -0.450    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    -1.358    clk0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.259    -1.070    radio_inst_1/CLK
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -0.644    -1.715 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    radio_inst_1/CLK_100_s
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, unplaced)         0.356    -0.973    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.280    -0.693    
                         clock uncertainty            0.242    -0.451    
    ILOGIC_X0Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.160    -0.611    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        5.851ns,  Total Violation        0.000ns
Hold  :           88  Failing Endpoints,  Worst Slack       -0.170ns,  Total Violation       -5.186ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        4.013ns  (logic 1.385ns (34.513%)  route 2.628ns (65.487%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 17.981 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.584    12.066    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.111     6.955 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.803     7.758    clk0
                         BUFG (Prop_bufg_I_O)         0.096     7.854 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.584     8.438    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     8.916 f  ethernet_inst_1/TX_PACKET_LENGTH_reg[0]/Q
                         net (fo=5, unplaced)         0.339     9.255    ethernet_inst_1/TX_PACKET_LENGTH[0]
                         LUT3 (Prop_lut3_I2_O)        0.287     9.542 f  ethernet_inst_1/TX_OUT_COUNT[2]_i_2/O
                         net (fo=2, unplaced)         0.460    10.002    ethernet_inst_1/TX_OUT_COUNT[2]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.126 r  ethernet_inst_1/TX_OUT_COUNT[4]_i_2/O
                         net (fo=2, unplaced)         0.460    10.586    ethernet_inst_1/TX_OUT_COUNT[4]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.710 r  ethernet_inst_1/TX_OUT_COUNT[6]_i_2/O
                         net (fo=2, unplaced)         0.460    11.170    ethernet_inst_1/TX_OUT_COUNT[6]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.294 r  ethernet_inst_1/TX_OUT_COUNT[8]_i_2/O
                         net (fo=2, unplaced)         0.460    11.754    ethernet_inst_1/TX_OUT_COUNT[8]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.878 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_5/O
                         net (fo=1, unplaced)         0.449    12.327    ethernet_inst_1/TX_OUT_COUNT[10]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  ethernet_inst_1/TX_OUT_COUNT[10]_i_2/O
                         net (fo=1, unplaced)         0.000    12.451    ethernet_inst_1/TX_OUT_COUNT0_in[10]
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.439    21.850    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -5.381    16.470 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.763    17.232    clkdv
                         BUFG (Prop_bufg_I_O)         0.091    17.323 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.658    17.981    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[10]/C
                         clock pessimism              0.485    18.467    
                         clock uncertainty           -0.209    18.258    
                         FDRE (Setup_fdre_C_D)        0.044    18.302    ethernet_inst_1/TX_OUT_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         18.302    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  5.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.170ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.364    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.777    -1.414 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.338    -1.075    clk0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  BUFG_INST2/O
                         net (fo=10606, unplaced)     0.114    -0.935    ethernet_inst_1/CLK
                         FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, unplaced)         0.145    -0.643    ethernet_inst_1/GO
                         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.697    clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.411    -1.715 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, unplaced)         0.356    -1.358    clkdv
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  BUFG_INST1/O
                         net (fo=1017, unplaced)      0.356    -0.973    ethernet_inst_1/ETH_CLK_OBUF
                         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.301    -0.672    
                         clock uncertainty            0.209    -0.464    
                         FDRE (Hold_fdre_C_D)        -0.009    -0.473    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 -0.170    





