

================================================================
== Vitis HLS Report for 'zculling'
================================================================
* Date:           Tue Dec 17 15:06:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        6|   196615|  60.000 ns|  1.966 ms|    6|  196615|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%counter_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %counter"   --->   Operation 7 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'agg_result_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.62ns)   --->   "%icmp_ln1019 = icmp_eq  i12 %counter_read, i12 0"   --->   Operation 9 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln1019, void %if.end, void %for.inc.preheader" [rendering.cpp:217]   --->   Operation 10 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer_V"   --->   Operation 11 'call' 'call_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer_V"   --->   Operation 12 'call' 'call_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 13 'br' 'br_ln0' <Predicate = (icmp_ln1019)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 14 [2/2] (1.06ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING, i16 %size_read, i8 %fragments_y, i8 %fragments_x, i8 %fragments_z, i8 %pixels_x, i8 %pixels_y, i6 %fragments_color, i6 %pixels_color, i16 %agg_result_0_loc, i8 %z_buffer_V"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @zculling_Pipeline_ZCULLING, i16 %size_read, i8 %fragments_y, i8 %fragments_x, i8 %fragments_z, i8 %pixels_x, i8 %pixels_y, i6 %fragments_color, i6 %pixels_color, i16 %agg_result_0_loc, i8 %z_buffer_V"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_0_loc_load = load i16 %agg_result_0_loc"   --->   Operation 16 'load' 'agg_result_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln246 = ret i16 %agg_result_0_loc_load" [rendering.cpp:246]   --->   Operation 17 'ret' 'ret_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.629ns
The critical path consists of the following:
	wire read operation ('counter_read') on port 'counter' [12]  (0 ns)
	'icmp' operation ('icmp_ln1019') [14]  (0.629 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.06ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'zculling_Pipeline_ZCULLING' [20]  (1.06 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
