#include "mipsim.hpp"

template<>
void Memory<Data8, Data32>::write(const unsigned int addr, const Data32 data) {
  // data is in native format
  //   if little-endian, 3210 (MSB=3)
  // memory is in big-endian format (0123, MSB=0)
  int i;
  unsigned int myAddr = addr - base;
  if (size() < myAddr + 4) {
    m.resize(myAddr + 4, 0);
  }
  if (myAddr < lowest) lowest = myAddr;
  if (myAddr > highest) highest = myAddr;
  if (opts.writes) {
    cout << hex << addr << ": " << data << " ( ";
    for (i = 0 ; i < 4 ; i++) {
      cout << static_cast<unsigned int>(data.data_ubyte4(i)) << ' ';
    }
    cout << ")" << endl;
  }
  for (i = 0 ; i < 4 ; i++) {
    m[myAddr+i] = Data8(data.data_ubyte4(i));
  }
}

template<>
void Memory<Data32, Data32>::write(const unsigned int addr, const Data32 data) {
  unsigned int myAddr = addr - base;
  // cout << hex << addr << ": " << data << endl;
  m[myAddr] = data;
}

template<>
const Data32 Memory<Data8, Data32>::operator[](const unsigned int addr) const {
  unsigned int myAddr = addr - base;
  return Data32(m[myAddr], m[myAddr+1], m[myAddr+2], m[myAddr+3]);
}

template<>
const Data32 Memory<Data32, Data32>::operator[](const unsigned int addr) const {
  unsigned int myAddr = addr - base;
  return m[myAddr];
}

template<>
void Memory<Data8, Data32>::dump(DataType dt) const {
  Data32 d(0);
  unsigned int addr;
  for (addr = lowest ; addr <= highest + 3 ; addr++) {
    unsigned int byte = addr & 0x3;
    d.set_data_ubyte4(byte, m[addr]);
    // cout << hex << byte << " " << static_cast<unsigned int>(m[addr]) << endl;
    if ((byte == 0x3) && (dt == INSTRUCTIONS)) {
      cout << hex << d << endl;
      d.printI(d);
    } else if ((byte == 0x3) && (dt == DATA) && (d.data_uint() != 0)) {
      cout << addr - 3 + getBase() << ": " << d << endl;
    }
  }
}

template<>
void Memory<Data32, Data32>::dump(DataType dt) const {
  if (dt == DATA) {
    for_each(m.begin(), m.end(), Data32::printD);
  }
}

// This must be updated by the students. It should return true for a
// cache hit and false for a cache miss, and on a cache miss, should
// update the cache tags. The "entries" vector contains the cache
// tags, so if you want to put the tag "t" into cache block "b", then
// evaluate "entries[b] = t;". The locals you have available to help
// you make this decision are "blocksize" (in bytes) and "size" (total
// cache size in blocks). You should also update the "hits" and
// "misses" counters.
bool Cache::access(unsigned int address) {
  int slots = size / blocksize; // How many slots
  //int indexl = log10(slots) / log10(2); //Bits long of index
  //int blockoffsetl = log10(blocksize) / log10(2); //Bits long of block offset
  int blockoffsetl, indexl;
  unsigned int index, tag;
  int i, temp, sizetemp, counter;
  temp = 1;
  counter = -1;
  sizetemp = blocksize;
  while(sizetemp > 0)
  {
      sizetemp >>= 1;
      counter++;
  }
  blockoffsetl = counter;
  counter = -1;
  sizetemp = slots;
  while(sizetemp > 0)
  {
      sizetemp >>= 1;
      counter++;
  }
  indexl = counter;
  for(i = 1; i < indexl; i++)
  {
     temp <<= 1;
     temp += 1;
  }
  for(i = 0; i < blockoffsetl + 2; i++)
  {
     temp <<= 1;
  }
  index = temp & address;
  temp = 1;
  for(i = 1; i < 30 - indexl - blockoffsetl; i++)
  {
     temp <<= 1;
     temp += 1;
  }
  for(i = 0; i < indexl + blockoffsetl + 2; i++)
  {
     temp <<= 1;
  }
  tag = temp & address;
  if(entries[index] == tag)
  {
      hits++;
      return true;
  }
  else
  {
      entries[index] = tag; //Update tag
      misses++;
      return false;
  }
}

void Stats::print() {
  cout << dec
       << "Total number of dynamic instructions: " << instrs << endl
       << "Branches: " << endl
       << "  Forward:" << endl
       << "    Taken: " << numForwardBranchesTaken << endl
       << "    Not taken: " << numForwardBranchesNotTaken << endl
       << "  Backward:" << endl
       << "    Taken: " << numBackwardBranchesTaken << endl
       << "    Not taken: " << numBackwardBranchesNotTaken << endl
       << "Branch delay slot: " << endl
       << "  Useful instruction: " << hasUsefulBranchDelaySlot << endl
       << "  Not useful instruction: " << hasUselessBranchDelaySlot << endl
       << "Load Use Hazard: " << endl
       << "  Has load use hazard: " << loadHasLoadUseHazard << endl
       << "  Has no load use hazard: " << loadHasNoLoadUseHazard << endl;
}

unsigned int swizzle(unsigned int d) {
  return (((d >> 24) & 0xff) |
          ((d >> 8)  & 0xff00) |
          ((d << 8)  & 0xff0000) |
          ((d << 24) & 0xff000000));
}
