#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  6 19:22:03 2020
# Process ID: 9952
# Current directory: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1
# Command line: vivado.exe -log bwt_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bwt_design_wrapper.tcl -notrace
# Log file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper.vdi
# Journal file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source bwt_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Vivado2019_1/Vivado/2019.1/data/ip'.
Command: link_design -top bwt_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.dcp' for cell 'bwt_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/bwt_design_bwt_ip_0_0.dcp' for cell 'bwt_design_i/bwt_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.dcp' for cell 'bwt_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.dcp' for cell 'bwt_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_xbar_0/bwt_design_xbar_0.dcp' for cell 'bwt_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_auto_pc_0/bwt_design_auto_pc_0.dcp' for cell 'bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.xdc] for cell 'bwt_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_processing_system7_0_0/bwt_design_processing_system7_0_0.xdc] for cell 'bwt_design_i/processing_system7_0/inst'
Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0_board.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0_board.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_rst_ps7_0_100M_0/bwt_design_rst_ps7_0_100M_0.xdc] for cell 'bwt_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0_board.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0_board.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_axi_gpio_0_0/bwt_design_axi_gpio_0_0.xdc] for cell 'bwt_design_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 755.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 755.309 ; gain = 450.293
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 778.344 ; gain = 23.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 206ef284b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.156 ; gain = 548.813

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a8bd0733

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 52 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a8bd0733

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 198709881

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 188 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 198709881

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 198709881

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f037c59a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1475.719 ; gain = 0.043
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              52  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             188  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1475.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d0e65333

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.719 ; gain = 0.043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d0e65333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1475.719 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d0e65333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.719 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1475.719 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d0e65333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1475.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1475.719 ; gain = 720.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1475.719 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1475.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bwt_design_wrapper_drc_opted.rpt -pb bwt_design_wrapper_drc_opted.pb -rpx bwt_design_wrapper_drc_opted.rpx
Command: report_drc -file bwt_design_wrapper_drc_opted.rpt -pb bwt_design_wrapper_drc_opted.pb -rpx bwt_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.719 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1475.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d0204b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1475.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1475.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3db172d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb5773fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb5773fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.488 ; gain = 18.770
Phase 1 Placer Initialization | Checksum: cb5773fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13e8c6642

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1494.488 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18bc7f5e0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1494.488 ; gain = 18.770
Phase 2.2 Global Placement Core | Checksum: 14446aaef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1494.488 ; gain = 18.770
Phase 2 Global Placement | Checksum: 14446aaef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186f6c90f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da3251b1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7d7892f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 181d1e4ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d22cd759

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2072c4f63

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d122a311

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1494.488 ; gain = 18.770
Phase 3 Detail Placement | Checksum: 1d122a311

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 1494.488 ; gain = 18.770

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25defe50d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25defe50d

Time (s): cpu = 00:01:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1523.828 ; gain = 48.109
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.753. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2be260aa7

Time (s): cpu = 00:01:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1523.828 ; gain = 48.109
Phase 4.1 Post Commit Optimization | Checksum: 2be260aa7

Time (s): cpu = 00:01:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1523.828 ; gain = 48.109

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2be260aa7

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1523.828 ; gain = 48.109

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2be260aa7

Time (s): cpu = 00:01:25 ; elapsed = 00:01:12 . Memory (MB): peak = 1523.828 ; gain = 48.109

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1523.828 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2cb7fba13

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1523.828 ; gain = 48.109
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cb7fba13

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1523.828 ; gain = 48.109
Ending Placer Task | Checksum: 1d43cc096

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1523.828 ; gain = 48.109
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 1523.828 ; gain = 48.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1523.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1523.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bwt_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1523.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bwt_design_wrapper_utilization_placed.rpt -pb bwt_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bwt_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.585 . Memory (MB): peak = 1523.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ea34d3c0 ConstDB: 0 ShapeSum: ea07ecd6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11cb715cc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1623.723 ; gain = 88.457
Post Restoration Checksum: NetGraph: e17b7424 NumContArr: 3b3ba1a8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11cb715cc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1655.996 ; gain = 120.730

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11cb715cc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1664.074 ; gain = 128.809

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11cb715cc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1664.074 ; gain = 128.809
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 155027dd4

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1691.016 ; gain = 155.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.949  | TNS=0.000  | WHS=-0.210 | THS=-248.719|

Phase 2 Router Initialization | Checksum: 12217c456

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1704.336 ; gain = 169.070

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9322
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9322
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bd14ea00

Time (s): cpu = 00:01:25 ; elapsed = 00:01:14 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2602
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.798  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0c853b0

Time (s): cpu = 00:02:33 ; elapsed = 00:02:00 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.798  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107f45162

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1727.359 ; gain = 192.094
Phase 4 Rip-up And Reroute | Checksum: 107f45162

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 107f45162

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 107f45162

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1727.359 ; gain = 192.094
Phase 5 Delay and Skew Optimization | Checksum: 107f45162

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c6f28aa8

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1727.359 ; gain = 192.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.812  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1311a4a4a

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1727.359 ; gain = 192.094
Phase 6 Post Hold Fix | Checksum: 1311a4a4a

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.16315 %
  Global Horizontal Routing Utilization  = 4.38278 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18c94bfea

Time (s): cpu = 00:02:38 ; elapsed = 00:02:04 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18c94bfea

Time (s): cpu = 00:02:38 ; elapsed = 00:02:04 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1984eb28b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:08 . Memory (MB): peak = 1727.359 ; gain = 192.094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.812  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1984eb28b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:09 . Memory (MB): peak = 1727.359 ; gain = 192.094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:02:09 . Memory (MB): peak = 1727.359 ; gain = 192.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:13 . Memory (MB): peak = 1727.359 ; gain = 203.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1727.359 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1727.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bwt_design_wrapper_drc_routed.rpt -pb bwt_design_wrapper_drc_routed.pb -rpx bwt_design_wrapper_drc_routed.rpx
Command: report_drc -file bwt_design_wrapper_drc_routed.rpt -pb bwt_design_wrapper_drc_routed.pb -rpx bwt_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bwt_design_wrapper_methodology_drc_routed.rpt -pb bwt_design_wrapper_methodology_drc_routed.pb -rpx bwt_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bwt_design_wrapper_methodology_drc_routed.rpt -pb bwt_design_wrapper_methodology_drc_routed.pb -rpx bwt_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/impl_1/bwt_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1757.105 ; gain = 29.746
INFO: [runtcl-4] Executing : report_power -file bwt_design_wrapper_power_routed.rpt -pb bwt_design_wrapper_power_summary_routed.pb -rpx bwt_design_wrapper_power_routed.rpx
Command: report_power -file bwt_design_wrapper_power_routed.rpt -pb bwt_design_wrapper_power_summary_routed.pb -rpx bwt_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file bwt_design_wrapper_route_status.rpt -pb bwt_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bwt_design_wrapper_timing_summary_routed.rpt -pb bwt_design_wrapper_timing_summary_routed.pb -rpx bwt_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bwt_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bwt_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bwt_design_wrapper_bus_skew_routed.rpt -pb bwt_design_wrapper_bus_skew_routed.pb -rpx bwt_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force bwt_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bwt_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 2198.117 ; gain = 441.012
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 19:28:54 2020...
